Classic Timing Analyzer report for Receive_Port
<<<<<<< HEAD
Tue Apr 28 15:16:21 2015
=======
Tue Apr 28 16:59:02 2015
>>>>>>> ca5943ec5eacd2e0f43015dc9a277b999122c09d
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
<<<<<<< HEAD
  6. Clock Setup: 'clk50'
  7. Clock Setup: 'clk25'
  8. tsu
  9. tco
 10. tpd
 11. th
 12. Timing Analyzer Messages
=======
  6. Clock Setup: 'clock25'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages
>>>>>>> ca5943ec5eacd2e0f43015dc9a277b999122c09d



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



<<<<<<< HEAD
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                                                                                                                                                                                                  ; To                                                                                                                                                                                                                                                ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.401 ns                                       ; input_4bit[1]                                                                                                                                                                                                         ; test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_current.A                                                                                                                                                                                      ; --         ; clk25    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.907 ns                                       ; test_bench1:test_bench_inst|FwdOutputCntrlr:FwdOutputCntrlr_inst|lengthValidReg:lengthValidReg_inst|lpm_ff:lpm_ff_component|dffs[2]                                                                                   ; length_buffer_out_11bit[2]                                                                                                                                                                                                                        ; clk50      ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 7.977 ns                                       ; clk25                                                                                                                                                                                                                 ; clk25_out                                                                                                                                                                                                                                         ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.011 ns                                      ; input_4bit[1]                                                                                                                                                                                                         ; test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|shift1_4bit:shift4bit_inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                                                                           ; --         ; clk25    ; 0            ;
; Clock Setup: 'clk50'         ; N/A   ; None          ; 208.99 MHz ( period = 4.785 ns )               ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[2]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[2]                                                ; clk50      ; clk50    ; 0            ;
; Clock Setup: 'clk25'         ; N/A   ; None          ; Restricted to 210.08 MHz ( period = 4.760 ns ) ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6] ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg11 ; clk25      ; clk25    ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                                                                                                                                                                                                       ;                                                                                                                                                                                                                                                   ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
=======
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                                                                                                                       ; To                                                                                                                ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 1.488 ns                                       ; init                                                                                                                                       ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                  ; --         ; clock25  ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.356 ns                                       ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[28]                                                          ; outCRC[28]                                                                                                        ; clock25    ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.150 ns                                       ; init                                                                                                                                       ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                 ; --         ; clock25  ; 0            ;
; Clock Setup: 'clock25'       ; N/A   ; None          ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg9 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[3] ; clock25    ; clock25  ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                                                                                                                            ;                                                                                                                   ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
>>>>>>> ca5943ec5eacd2e0f43015dc9a277b999122c09d


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
<<<<<<< HEAD
; clk50           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; clk25           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
=======
; clock25         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
>>>>>>> ca5943ec5eacd2e0f43015dc9a277b999122c09d
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


<<<<<<< HEAD
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                                                                                   ; To                                                                                                                                                                                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 208.99 MHz ( period = 4.785 ns )                    ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[2]                                                   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[2] ; clk50      ; clk50    ; None                        ; None                      ; 4.571 ns                ;
; N/A                                     ; 209.16 MHz ( period = 4.781 ns )                    ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[2]                                                   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[0]                                                      ; clk50      ; clk50    ; None                        ; None                      ; 4.524 ns                ;
; N/A                                     ; 209.16 MHz ( period = 4.781 ns )                    ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[2]                                                   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[1]                                                      ; clk50      ; clk50    ; None                        ; None                      ; 4.524 ns                ;
; N/A                                     ; 209.16 MHz ( period = 4.781 ns )                    ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[2]                                                   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[2]                                                      ; clk50      ; clk50    ; None                        ; None                      ; 4.524 ns                ;
; N/A                                     ; 209.16 MHz ( period = 4.781 ns )                    ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[2]                                                   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[3]                                                      ; clk50      ; clk50    ; None                        ; None                      ; 4.524 ns                ;
; N/A                                     ; 209.16 MHz ( period = 4.781 ns )                    ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[2]                                                   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[4]                                                      ; clk50      ; clk50    ; None                        ; None                      ; 4.524 ns                ;
; N/A                                     ; 209.16 MHz ( period = 4.781 ns )                    ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[2]                                                   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[5]                                                      ; clk50      ; clk50    ; None                        ; None                      ; 4.524 ns                ;
; N/A                                     ; 209.16 MHz ( period = 4.781 ns )                    ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[2]                                                   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[6]                                                      ; clk50      ; clk50    ; None                        ; None                      ; 4.524 ns                ;
; N/A                                     ; 209.16 MHz ( period = 4.781 ns )                    ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[2]                                                   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[7]                                                      ; clk50      ; clk50    ; None                        ; None                      ; 4.524 ns                ;
; N/A                                     ; 209.16 MHz ( period = 4.781 ns )                    ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[2]                                                   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[8]                                                      ; clk50      ; clk50    ; None                        ; None                      ; 4.524 ns                ;
; N/A                                     ; 209.16 MHz ( period = 4.781 ns )                    ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[2]                                                   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[9]                                                      ; clk50      ; clk50    ; None                        ; None                      ; 4.524 ns                ;
; N/A                                     ; 209.16 MHz ( period = 4.781 ns )                    ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[2]                                                   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[10]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.524 ns                ;
; N/A                                     ; 209.16 MHz ( period = 4.781 ns )                    ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[2]                                                   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[11]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.524 ns                ;
; N/A                                     ; 209.16 MHz ( period = 4.781 ns )                    ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[2]                                                   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[12]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.524 ns                ;
; N/A                                     ; 209.16 MHz ( period = 4.781 ns )                    ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[2]                                                   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[13]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.524 ns                ;
; N/A                                     ; 209.16 MHz ( period = 4.781 ns )                    ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[2]                                                   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[14]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.524 ns                ;
; N/A                                     ; 209.16 MHz ( period = 4.781 ns )                    ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[2]                                                   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[15]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.524 ns                ;
; N/A                                     ; 209.16 MHz ( period = 4.781 ns )                    ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[2]                                                   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[16]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.524 ns                ;
; N/A                                     ; 209.16 MHz ( period = 4.781 ns )                    ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[2]                                                   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[17]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.524 ns                ;
; N/A                                     ; 209.16 MHz ( period = 4.781 ns )                    ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[2]                                                   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[18]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.524 ns                ;
; N/A                                     ; 209.16 MHz ( period = 4.781 ns )                    ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[2]                                                   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[19]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.524 ns                ;
; N/A                                     ; 209.16 MHz ( period = 4.781 ns )                    ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[2]                                                   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[20]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.524 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[11]                                                  ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[0]                                                      ; clk50      ; clk50    ; None                        ; None                      ; 4.435 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[11]                                                  ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[1]                                                      ; clk50      ; clk50    ; None                        ; None                      ; 4.435 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[11]                                                  ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[2]                                                      ; clk50      ; clk50    ; None                        ; None                      ; 4.435 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[11]                                                  ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[3]                                                      ; clk50      ; clk50    ; None                        ; None                      ; 4.435 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[11]                                                  ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[4]                                                      ; clk50      ; clk50    ; None                        ; None                      ; 4.435 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[11]                                                  ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[5]                                                      ; clk50      ; clk50    ; None                        ; None                      ; 4.435 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[11]                                                  ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[6]                                                      ; clk50      ; clk50    ; None                        ; None                      ; 4.435 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[11]                                                  ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[7]                                                      ; clk50      ; clk50    ; None                        ; None                      ; 4.435 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[11]                                                  ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[8]                                                      ; clk50      ; clk50    ; None                        ; None                      ; 4.435 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[11]                                                  ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[9]                                                      ; clk50      ; clk50    ; None                        ; None                      ; 4.435 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[11]                                                  ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[10]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.435 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[11]                                                  ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[11]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.435 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[11]                                                  ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[12]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.435 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[11]                                                  ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[13]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.435 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[11]                                                  ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[14]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.435 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[11]                                                  ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[15]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.435 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[11]                                                  ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[16]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.435 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[11]                                                  ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[17]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.435 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[11]                                                  ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[18]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.435 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[11]                                                  ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[19]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.435 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[11]                                                  ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[20]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.435 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[6]                                                   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[0]                                                      ; clk50      ; clk50    ; None                        ; None                      ; 4.420 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[6]                                                   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[1]                                                      ; clk50      ; clk50    ; None                        ; None                      ; 4.420 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[6]                                                   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[2]                                                      ; clk50      ; clk50    ; None                        ; None                      ; 4.420 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[6]                                                   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[3]                                                      ; clk50      ; clk50    ; None                        ; None                      ; 4.420 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[6]                                                   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[4]                                                      ; clk50      ; clk50    ; None                        ; None                      ; 4.420 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[6]                                                   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[5]                                                      ; clk50      ; clk50    ; None                        ; None                      ; 4.420 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[6]                                                   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[6]                                                      ; clk50      ; clk50    ; None                        ; None                      ; 4.420 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[6]                                                   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[7]                                                      ; clk50      ; clk50    ; None                        ; None                      ; 4.420 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[6]                                                   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[8]                                                      ; clk50      ; clk50    ; None                        ; None                      ; 4.420 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[6]                                                   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[9]                                                      ; clk50      ; clk50    ; None                        ; None                      ; 4.420 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[6]                                                   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[10]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.420 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[6]                                                   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[11]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.420 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[6]                                                   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[12]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.420 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[6]                                                   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[13]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.420 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[6]                                                   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[14]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.420 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[6]                                                   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[15]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.420 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[6]                                                   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[16]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.420 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[6]                                                   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[17]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.420 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[6]                                                   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[18]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.420 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[6]                                                   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[19]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.420 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[6]                                                   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[20]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.420 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[10]                                                  ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[0]                                                      ; clk50      ; clk50    ; None                        ; None                      ; 4.399 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[10]                                                  ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[1]                                                      ; clk50      ; clk50    ; None                        ; None                      ; 4.399 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[10]                                                  ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[2]                                                      ; clk50      ; clk50    ; None                        ; None                      ; 4.399 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[10]                                                  ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[3]                                                      ; clk50      ; clk50    ; None                        ; None                      ; 4.399 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[10]                                                  ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[4]                                                      ; clk50      ; clk50    ; None                        ; None                      ; 4.399 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[10]                                                  ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[5]                                                      ; clk50      ; clk50    ; None                        ; None                      ; 4.399 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[10]                                                  ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[6]                                                      ; clk50      ; clk50    ; None                        ; None                      ; 4.399 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[10]                                                  ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[7]                                                      ; clk50      ; clk50    ; None                        ; None                      ; 4.399 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[10]                                                  ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[8]                                                      ; clk50      ; clk50    ; None                        ; None                      ; 4.399 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[10]                                                  ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[9]                                                      ; clk50      ; clk50    ; None                        ; None                      ; 4.399 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[10]                                                  ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[10]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.399 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[10]                                                  ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[11]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.399 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[10]                                                  ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[12]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.399 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[10]                                                  ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[13]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.399 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[10]                                                  ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[14]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.399 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[10]                                                  ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[15]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.399 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[10]                                                  ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[16]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.399 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[10]                                                  ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[17]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.399 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[10]                                                  ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[18]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.399 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[10]                                                  ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[19]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.399 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[10]                                                  ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[20]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.399 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[0]                                                      ; clk50      ; clk50    ; None                        ; None                      ; 4.387 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[1]                                                      ; clk50      ; clk50    ; None                        ; None                      ; 4.387 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[2]                                                      ; clk50      ; clk50    ; None                        ; None                      ; 4.387 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[3]                                                      ; clk50      ; clk50    ; None                        ; None                      ; 4.387 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[4]                                                      ; clk50      ; clk50    ; None                        ; None                      ; 4.387 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[5]                                                      ; clk50      ; clk50    ; None                        ; None                      ; 4.387 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[6]                                                      ; clk50      ; clk50    ; None                        ; None                      ; 4.387 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[7]                                                      ; clk50      ; clk50    ; None                        ; None                      ; 4.387 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[8]                                                      ; clk50      ; clk50    ; None                        ; None                      ; 4.387 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[9]                                                      ; clk50      ; clk50    ; None                        ; None                      ; 4.387 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[10]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.387 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[11]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.387 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[12]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.387 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[13]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.387 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[14]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.387 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[15]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.387 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[16]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.387 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[17]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.387 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[18]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.387 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[19]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.387 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[7]                                                   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[20]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.387 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_gd9:dffpipe6|dffe8a[1]                                                ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[0]                                                      ; clk50      ; clk50    ; None                        ; None                      ; 4.386 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_gd9:dffpipe6|dffe8a[1]                                                ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[1]                                                      ; clk50      ; clk50    ; None                        ; None                      ; 4.386 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_gd9:dffpipe6|dffe8a[1]                                                ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[2]                                                      ; clk50      ; clk50    ; None                        ; None                      ; 4.386 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_gd9:dffpipe6|dffe8a[1]                                                ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[3]                                                      ; clk50      ; clk50    ; None                        ; None                      ; 4.386 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_gd9:dffpipe6|dffe8a[1]                                                ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[4]                                                      ; clk50      ; clk50    ; None                        ; None                      ; 4.386 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_gd9:dffpipe6|dffe8a[1]                                                ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[5]                                                      ; clk50      ; clk50    ; None                        ; None                      ; 4.386 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_gd9:dffpipe6|dffe8a[1]                                                ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[6]                                                      ; clk50      ; clk50    ; None                        ; None                      ; 4.386 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_gd9:dffpipe6|dffe8a[1]                                                ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[7]                                                      ; clk50      ; clk50    ; None                        ; None                      ; 4.386 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_gd9:dffpipe6|dffe8a[1]                                                ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[8]                                                      ; clk50      ; clk50    ; None                        ; None                      ; 4.386 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_gd9:dffpipe6|dffe8a[1]                                                ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[9]                                                      ; clk50      ; clk50    ; None                        ; None                      ; 4.386 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_gd9:dffpipe6|dffe8a[1]                                                ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[10]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.386 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_gd9:dffpipe6|dffe8a[1]                                                ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[11]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.386 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_gd9:dffpipe6|dffe8a[1]                                                ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[12]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.386 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_gd9:dffpipe6|dffe8a[1]                                                ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[13]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.386 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_gd9:dffpipe6|dffe8a[1]                                                ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[14]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.386 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_gd9:dffpipe6|dffe8a[1]                                                ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[15]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.386 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_gd9:dffpipe6|dffe8a[1]                                                ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[16]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.386 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_gd9:dffpipe6|dffe8a[1]                                                ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[17]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.386 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_gd9:dffpipe6|dffe8a[1]                                                ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[18]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.386 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_gd9:dffpipe6|dffe8a[1]                                                ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[19]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.386 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_gd9:dffpipe6|dffe8a[1]                                                ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[20]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.386 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|rdptr_g[0]                                                                                               ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[0]                                                      ; clk50      ; clk50    ; None                        ; None                      ; 4.375 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|rdptr_g[0]                                                                                               ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[1]                                                      ; clk50      ; clk50    ; None                        ; None                      ; 4.375 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|rdptr_g[0]                                                                                               ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[2]                                                      ; clk50      ; clk50    ; None                        ; None                      ; 4.375 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|rdptr_g[0]                                                                                               ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[3]                                                      ; clk50      ; clk50    ; None                        ; None                      ; 4.375 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|rdptr_g[0]                                                                                               ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[4]                                                      ; clk50      ; clk50    ; None                        ; None                      ; 4.375 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|rdptr_g[0]                                                                                               ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[5]                                                      ; clk50      ; clk50    ; None                        ; None                      ; 4.375 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|rdptr_g[0]                                                                                               ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[6]                                                      ; clk50      ; clk50    ; None                        ; None                      ; 4.375 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|rdptr_g[0]                                                                                               ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[7]                                                      ; clk50      ; clk50    ; None                        ; None                      ; 4.375 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|rdptr_g[0]                                                                                               ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[8]                                                      ; clk50      ; clk50    ; None                        ; None                      ; 4.375 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|rdptr_g[0]                                                                                               ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[9]                                                      ; clk50      ; clk50    ; None                        ; None                      ; 4.375 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|rdptr_g[0]                                                                                               ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[10]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.375 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|rdptr_g[0]                                                                                               ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[11]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.375 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|rdptr_g[0]                                                                                               ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[12]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.375 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|rdptr_g[0]                                                                                               ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[13]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.375 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|rdptr_g[0]                                                                                               ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[14]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.375 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|rdptr_g[0]                                                                                               ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[15]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.375 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|rdptr_g[0]                                                                                               ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[16]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.375 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|rdptr_g[0]                                                                                               ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[17]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.375 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|rdptr_g[0]                                                                                               ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[18]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.375 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|rdptr_g[0]                                                                                               ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[19]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.375 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|rdptr_g[0]                                                                                               ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[20]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.375 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[10] ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[0]                                                      ; clk50      ; clk50    ; None                        ; None                      ; 4.339 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[10] ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[1]                                                      ; clk50      ; clk50    ; None                        ; None                      ; 4.339 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[10] ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[2]                                                      ; clk50      ; clk50    ; None                        ; None                      ; 4.339 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[10] ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[3]                                                      ; clk50      ; clk50    ; None                        ; None                      ; 4.339 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[10] ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[4]                                                      ; clk50      ; clk50    ; None                        ; None                      ; 4.339 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[10] ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[5]                                                      ; clk50      ; clk50    ; None                        ; None                      ; 4.339 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[10] ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[6]                                                      ; clk50      ; clk50    ; None                        ; None                      ; 4.339 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[10] ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[7]                                                      ; clk50      ; clk50    ; None                        ; None                      ; 4.339 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[10] ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[8]                                                      ; clk50      ; clk50    ; None                        ; None                      ; 4.339 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[10] ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[9]                                                      ; clk50      ; clk50    ; None                        ; None                      ; 4.339 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[10] ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[10]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.339 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[10] ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[11]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.339 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[10] ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[12]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.339 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[10] ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[13]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.339 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[10] ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[14]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.339 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[10] ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[15]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.339 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[10] ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[16]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.339 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[10] ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[17]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.339 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[10] ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[18]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.339 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[10] ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[19]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.339 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[10] ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[20]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.339 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[3]                                                   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[0]                                                      ; clk50      ; clk50    ; None                        ; None                      ; 4.325 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[3]                                                   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[1]                                                      ; clk50      ; clk50    ; None                        ; None                      ; 4.325 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[3]                                                   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[2]                                                      ; clk50      ; clk50    ; None                        ; None                      ; 4.325 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[3]                                                   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[3]                                                      ; clk50      ; clk50    ; None                        ; None                      ; 4.325 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[3]                                                   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[4]                                                      ; clk50      ; clk50    ; None                        ; None                      ; 4.325 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[3]                                                   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[5]                                                      ; clk50      ; clk50    ; None                        ; None                      ; 4.325 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[3]                                                   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[6]                                                      ; clk50      ; clk50    ; None                        ; None                      ; 4.325 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[3]                                                   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[7]                                                      ; clk50      ; clk50    ; None                        ; None                      ; 4.325 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[3]                                                   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[8]                                                      ; clk50      ; clk50    ; None                        ; None                      ; 4.325 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[3]                                                   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[9]                                                      ; clk50      ; clk50    ; None                        ; None                      ; 4.325 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[3]                                                   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[10]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.325 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[3]                                                   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[11]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.325 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[3]                                                   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[12]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.325 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[3]                                                   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[13]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.325 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[3]                                                   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[14]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.325 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[3]                                                   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[15]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.325 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[3]                                                   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[16]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.325 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[3]                                                   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[17]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.325 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[3]                                                   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[18]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.325 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[3]                                                   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[19]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.325 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[3]                                                   ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[20]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.325 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|rdptr_g[4]                                                                                               ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[10]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.311 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|rdptr_g[4]                                                                                               ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[11]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.311 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|rdptr_g[4]                                                                                               ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[12]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.311 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|rdptr_g[4]                                                                                               ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[13]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.311 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|rdptr_g[4]                                                                                               ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[14]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.311 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|rdptr_g[4]                                                                                               ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[15]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.311 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|rdptr_g[4]                                                                                               ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[16]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.311 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|rdptr_g[4]                                                                                               ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[17]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.311 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|rdptr_g[4]                                                                                               ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[18]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.311 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|rdptr_g[4]                                                                                               ; test_bench1:test_bench_inst|Length_DCFF:length_buffer_inst|dcfifo:dcfifo_component|dcfifo_lsh1:auto_generated|altsyncram_ro61:fifo_ram|q_b[19]                                                     ; clk50      ; clk50    ; None                        ; None                      ; 4.311 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                                                                        ;                                                                                                                                                                                                    ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk25'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                                                                                   ; To                                                                                                                                                                                                                                                ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_we_reg        ; clk25      ; clk25    ; None                        ; None                      ; 4.296 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_datain_reg0   ; clk25      ; clk25    ; None                        ; None                      ; 4.280 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg0  ; clk25      ; clk25    ; None                        ; None                      ; 4.296 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg1  ; clk25      ; clk25    ; None                        ; None                      ; 4.296 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg2  ; clk25      ; clk25    ; None                        ; None                      ; 4.296 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg3  ; clk25      ; clk25    ; None                        ; None                      ; 4.296 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg4  ; clk25      ; clk25    ; None                        ; None                      ; 4.296 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg5  ; clk25      ; clk25    ; None                        ; None                      ; 4.296 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg6  ; clk25      ; clk25    ; None                        ; None                      ; 4.296 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg7  ; clk25      ; clk25    ; None                        ; None                      ; 4.296 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg8  ; clk25      ; clk25    ; None                        ; None                      ; 4.296 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg9  ; clk25      ; clk25    ; None                        ; None                      ; 4.296 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg10 ; clk25      ; clk25    ; None                        ; None                      ; 4.296 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg11 ; clk25      ; clk25    ; None                        ; None                      ; 4.296 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_we_reg        ; clk25      ; clk25    ; None                        ; None                      ; 4.287 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_datain_reg0   ; clk25      ; clk25    ; None                        ; None                      ; 4.271 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg0  ; clk25      ; clk25    ; None                        ; None                      ; 4.287 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg1  ; clk25      ; clk25    ; None                        ; None                      ; 4.287 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg2  ; clk25      ; clk25    ; None                        ; None                      ; 4.287 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg3  ; clk25      ; clk25    ; None                        ; None                      ; 4.287 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg4  ; clk25      ; clk25    ; None                        ; None                      ; 4.287 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg5  ; clk25      ; clk25    ; None                        ; None                      ; 4.287 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg6  ; clk25      ; clk25    ; None                        ; None                      ; 4.287 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg7  ; clk25      ; clk25    ; None                        ; None                      ; 4.287 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg8  ; clk25      ; clk25    ; None                        ; None                      ; 4.287 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg9  ; clk25      ; clk25    ; None                        ; None                      ; 4.287 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg10 ; clk25      ; clk25    ; None                        ; None                      ; 4.287 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg11 ; clk25      ; clk25    ; None                        ; None                      ; 4.287 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_we_reg        ; clk25      ; clk25    ; None                        ; None                      ; 4.271 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_datain_reg0   ; clk25      ; clk25    ; None                        ; None                      ; 4.255 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg0  ; clk25      ; clk25    ; None                        ; None                      ; 4.271 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg1  ; clk25      ; clk25    ; None                        ; None                      ; 4.271 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg2  ; clk25      ; clk25    ; None                        ; None                      ; 4.271 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg3  ; clk25      ; clk25    ; None                        ; None                      ; 4.271 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg4  ; clk25      ; clk25    ; None                        ; None                      ; 4.271 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg5  ; clk25      ; clk25    ; None                        ; None                      ; 4.271 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg6  ; clk25      ; clk25    ; None                        ; None                      ; 4.271 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg7  ; clk25      ; clk25    ; None                        ; None                      ; 4.271 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg8  ; clk25      ; clk25    ; None                        ; None                      ; 4.271 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg9  ; clk25      ; clk25    ; None                        ; None                      ; 4.271 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg10 ; clk25      ; clk25    ; None                        ; None                      ; 4.271 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg11 ; clk25      ; clk25    ; None                        ; None                      ; 4.271 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_we_reg        ; clk25      ; clk25    ; None                        ; None                      ; 4.262 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_datain_reg0   ; clk25      ; clk25    ; None                        ; None                      ; 4.246 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg0  ; clk25      ; clk25    ; None                        ; None                      ; 4.262 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg1  ; clk25      ; clk25    ; None                        ; None                      ; 4.262 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg2  ; clk25      ; clk25    ; None                        ; None                      ; 4.262 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg3  ; clk25      ; clk25    ; None                        ; None                      ; 4.262 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg4  ; clk25      ; clk25    ; None                        ; None                      ; 4.262 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg5  ; clk25      ; clk25    ; None                        ; None                      ; 4.262 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg6  ; clk25      ; clk25    ; None                        ; None                      ; 4.262 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg7  ; clk25      ; clk25    ; None                        ; None                      ; 4.262 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg8  ; clk25      ; clk25    ; None                        ; None                      ; 4.262 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg9  ; clk25      ; clk25    ; None                        ; None                      ; 4.262 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg10 ; clk25      ; clk25    ; None                        ; None                      ; 4.262 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg11 ; clk25      ; clk25    ; None                        ; None                      ; 4.262 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[11] ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_we_reg        ; clk25      ; clk25    ; None                        ; None                      ; 4.237 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[11] ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_datain_reg0   ; clk25      ; clk25    ; None                        ; None                      ; 4.221 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[11] ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg0  ; clk25      ; clk25    ; None                        ; None                      ; 4.237 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[11] ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg1  ; clk25      ; clk25    ; None                        ; None                      ; 4.237 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[11] ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg2  ; clk25      ; clk25    ; None                        ; None                      ; 4.237 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[11] ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg3  ; clk25      ; clk25    ; None                        ; None                      ; 4.237 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[11] ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg4  ; clk25      ; clk25    ; None                        ; None                      ; 4.237 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[11] ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg5  ; clk25      ; clk25    ; None                        ; None                      ; 4.237 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[11] ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg6  ; clk25      ; clk25    ; None                        ; None                      ; 4.237 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[11] ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg7  ; clk25      ; clk25    ; None                        ; None                      ; 4.237 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[11] ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg8  ; clk25      ; clk25    ; None                        ; None                      ; 4.237 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[11] ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg9  ; clk25      ; clk25    ; None                        ; None                      ; 4.237 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[11] ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg10 ; clk25      ; clk25    ; None                        ; None                      ; 4.237 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[11] ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg11 ; clk25      ; clk25    ; None                        ; None                      ; 4.237 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[11] ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_we_reg        ; clk25      ; clk25    ; None                        ; None                      ; 4.228 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[11] ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_datain_reg0   ; clk25      ; clk25    ; None                        ; None                      ; 4.212 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[11] ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg0  ; clk25      ; clk25    ; None                        ; None                      ; 4.228 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[11] ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg1  ; clk25      ; clk25    ; None                        ; None                      ; 4.228 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[11] ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg2  ; clk25      ; clk25    ; None                        ; None                      ; 4.228 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[11] ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg3  ; clk25      ; clk25    ; None                        ; None                      ; 4.228 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[11] ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg4  ; clk25      ; clk25    ; None                        ; None                      ; 4.228 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[11] ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg5  ; clk25      ; clk25    ; None                        ; None                      ; 4.228 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[11] ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg6  ; clk25      ; clk25    ; None                        ; None                      ; 4.228 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[11] ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg7  ; clk25      ; clk25    ; None                        ; None                      ; 4.228 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[11] ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg8  ; clk25      ; clk25    ; None                        ; None                      ; 4.228 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[11] ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg9  ; clk25      ; clk25    ; None                        ; None                      ; 4.228 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[11] ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg10 ; clk25      ; clk25    ; None                        ; None                      ; 4.228 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[11] ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg11 ; clk25      ; clk25    ; None                        ; None                      ; 4.228 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[11]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_we_reg        ; clk25      ; clk25    ; None                        ; None                      ; 4.203 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[11]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_datain_reg0   ; clk25      ; clk25    ; None                        ; None                      ; 4.187 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[11]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg0  ; clk25      ; clk25    ; None                        ; None                      ; 4.203 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[11]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg1  ; clk25      ; clk25    ; None                        ; None                      ; 4.203 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[11]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg2  ; clk25      ; clk25    ; None                        ; None                      ; 4.203 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[11]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg3  ; clk25      ; clk25    ; None                        ; None                      ; 4.203 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[11]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg4  ; clk25      ; clk25    ; None                        ; None                      ; 4.203 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[11]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg5  ; clk25      ; clk25    ; None                        ; None                      ; 4.203 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[11]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg6  ; clk25      ; clk25    ; None                        ; None                      ; 4.203 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[11]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg7  ; clk25      ; clk25    ; None                        ; None                      ; 4.203 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[11]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg8  ; clk25      ; clk25    ; None                        ; None                      ; 4.203 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[11]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg9  ; clk25      ; clk25    ; None                        ; None                      ; 4.203 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[11]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg10 ; clk25      ; clk25    ; None                        ; None                      ; 4.203 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[11]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg11 ; clk25      ; clk25    ; None                        ; None                      ; 4.203 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[11]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_we_reg        ; clk25      ; clk25    ; None                        ; None                      ; 4.194 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[11]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_datain_reg0   ; clk25      ; clk25    ; None                        ; None                      ; 4.178 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[11]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg0  ; clk25      ; clk25    ; None                        ; None                      ; 4.194 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[11]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg1  ; clk25      ; clk25    ; None                        ; None                      ; 4.194 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[11]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg2  ; clk25      ; clk25    ; None                        ; None                      ; 4.194 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[11]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg3  ; clk25      ; clk25    ; None                        ; None                      ; 4.194 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[11]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg4  ; clk25      ; clk25    ; None                        ; None                      ; 4.194 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[11]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg5  ; clk25      ; clk25    ; None                        ; None                      ; 4.194 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[11]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg6  ; clk25      ; clk25    ; None                        ; None                      ; 4.194 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[11]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg7  ; clk25      ; clk25    ; None                        ; None                      ; 4.194 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[11]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg8  ; clk25      ; clk25    ; None                        ; None                      ; 4.194 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[11]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg9  ; clk25      ; clk25    ; None                        ; None                      ; 4.194 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[11]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg10 ; clk25      ; clk25    ; None                        ; None                      ; 4.194 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[11]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg11 ; clk25      ; clk25    ; None                        ; None                      ; 4.194 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[5]                                                   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_we_reg        ; clk25      ; clk25    ; None                        ; None                      ; 4.127 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[5]                                                   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_datain_reg0   ; clk25      ; clk25    ; None                        ; None                      ; 4.111 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[5]                                                   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg0  ; clk25      ; clk25    ; None                        ; None                      ; 4.127 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[5]                                                   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg1  ; clk25      ; clk25    ; None                        ; None                      ; 4.127 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[5]                                                   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg2  ; clk25      ; clk25    ; None                        ; None                      ; 4.127 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[5]                                                   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg3  ; clk25      ; clk25    ; None                        ; None                      ; 4.127 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[5]                                                   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg4  ; clk25      ; clk25    ; None                        ; None                      ; 4.127 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[5]                                                   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg5  ; clk25      ; clk25    ; None                        ; None                      ; 4.127 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[5]                                                   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg6  ; clk25      ; clk25    ; None                        ; None                      ; 4.127 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[5]                                                   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg7  ; clk25      ; clk25    ; None                        ; None                      ; 4.127 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[5]                                                   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg8  ; clk25      ; clk25    ; None                        ; None                      ; 4.127 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[5]                                                   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg9  ; clk25      ; clk25    ; None                        ; None                      ; 4.127 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[5]                                                   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg10 ; clk25      ; clk25    ; None                        ; None                      ; 4.127 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[5]                                                   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg11 ; clk25      ; clk25    ; None                        ; None                      ; 4.127 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[5]                                                   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_we_reg        ; clk25      ; clk25    ; None                        ; None                      ; 4.118 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[5]                                                   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_datain_reg0   ; clk25      ; clk25    ; None                        ; None                      ; 4.102 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[5]                                                   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg0  ; clk25      ; clk25    ; None                        ; None                      ; 4.118 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[5]                                                   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg1  ; clk25      ; clk25    ; None                        ; None                      ; 4.118 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[5]                                                   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg2  ; clk25      ; clk25    ; None                        ; None                      ; 4.118 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[5]                                                   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg3  ; clk25      ; clk25    ; None                        ; None                      ; 4.118 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[5]                                                   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg4  ; clk25      ; clk25    ; None                        ; None                      ; 4.118 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[5]                                                   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg5  ; clk25      ; clk25    ; None                        ; None                      ; 4.118 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[5]                                                   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg6  ; clk25      ; clk25    ; None                        ; None                      ; 4.118 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[5]                                                   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg7  ; clk25      ; clk25    ; None                        ; None                      ; 4.118 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[5]                                                   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg8  ; clk25      ; clk25    ; None                        ; None                      ; 4.118 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[5]                                                   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg9  ; clk25      ; clk25    ; None                        ; None                      ; 4.118 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[5]                                                   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg10 ; clk25      ; clk25    ; None                        ; None                      ; 4.118 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[5]                                                   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a2~portb_address_reg11 ; clk25      ; clk25    ; None                        ; None                      ; 4.118 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_we_reg        ; clk25      ; clk25    ; None                        ; None                      ; 4.037 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_datain_reg0   ; clk25      ; clk25    ; None                        ; None                      ; 4.021 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_address_reg0  ; clk25      ; clk25    ; None                        ; None                      ; 4.037 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_address_reg1  ; clk25      ; clk25    ; None                        ; None                      ; 4.037 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_address_reg2  ; clk25      ; clk25    ; None                        ; None                      ; 4.037 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_address_reg3  ; clk25      ; clk25    ; None                        ; None                      ; 4.037 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_address_reg4  ; clk25      ; clk25    ; None                        ; None                      ; 4.037 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_address_reg5  ; clk25      ; clk25    ; None                        ; None                      ; 4.037 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_address_reg6  ; clk25      ; clk25    ; None                        ; None                      ; 4.037 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_address_reg7  ; clk25      ; clk25    ; None                        ; None                      ; 4.037 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_address_reg8  ; clk25      ; clk25    ; None                        ; None                      ; 4.037 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_address_reg9  ; clk25      ; clk25    ; None                        ; None                      ; 4.037 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_address_reg10 ; clk25      ; clk25    ; None                        ; None                      ; 4.037 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_address_reg11 ; clk25      ; clk25    ; None                        ; None                      ; 4.037 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_we_reg        ; clk25      ; clk25    ; None                        ; None                      ; 4.012 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_datain_reg0   ; clk25      ; clk25    ; None                        ; None                      ; 3.996 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_address_reg0  ; clk25      ; clk25    ; None                        ; None                      ; 4.012 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_address_reg1  ; clk25      ; clk25    ; None                        ; None                      ; 4.012 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_address_reg2  ; clk25      ; clk25    ; None                        ; None                      ; 4.012 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_address_reg3  ; clk25      ; clk25    ; None                        ; None                      ; 4.012 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_address_reg4  ; clk25      ; clk25    ; None                        ; None                      ; 4.012 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_address_reg5  ; clk25      ; clk25    ; None                        ; None                      ; 4.012 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_address_reg6  ; clk25      ; clk25    ; None                        ; None                      ; 4.012 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_address_reg7  ; clk25      ; clk25    ; None                        ; None                      ; 4.012 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_address_reg8  ; clk25      ; clk25    ; None                        ; None                      ; 4.012 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_address_reg9  ; clk25      ; clk25    ; None                        ; None                      ; 4.012 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_address_reg10 ; clk25      ; clk25    ; None                        ; None                      ; 4.012 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[7]                                                   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_address_reg11 ; clk25      ; clk25    ; None                        ; None                      ; 4.012 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[11] ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_we_reg        ; clk25      ; clk25    ; None                        ; None                      ; 3.978 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[11] ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_datain_reg0   ; clk25      ; clk25    ; None                        ; None                      ; 3.962 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[11] ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_address_reg0  ; clk25      ; clk25    ; None                        ; None                      ; 3.978 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[11] ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_address_reg1  ; clk25      ; clk25    ; None                        ; None                      ; 3.978 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[11] ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_address_reg2  ; clk25      ; clk25    ; None                        ; None                      ; 3.978 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[11] ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_address_reg3  ; clk25      ; clk25    ; None                        ; None                      ; 3.978 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[11] ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_address_reg4  ; clk25      ; clk25    ; None                        ; None                      ; 3.978 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[11] ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_address_reg5  ; clk25      ; clk25    ; None                        ; None                      ; 3.978 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[11] ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_address_reg6  ; clk25      ; clk25    ; None                        ; None                      ; 3.978 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[11] ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_address_reg7  ; clk25      ; clk25    ; None                        ; None                      ; 3.978 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[11] ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_address_reg8  ; clk25      ; clk25    ; None                        ; None                      ; 3.978 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[11] ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_address_reg9  ; clk25      ; clk25    ; None                        ; None                      ; 3.978 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[11] ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_address_reg10 ; clk25      ; clk25    ; None                        ; None                      ; 3.978 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[11] ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_address_reg11 ; clk25      ; clk25    ; None                        ; None                      ; 3.978 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[11]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_we_reg        ; clk25      ; clk25    ; None                        ; None                      ; 3.944 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[11]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_datain_reg0   ; clk25      ; clk25    ; None                        ; None                      ; 3.928 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[11]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_address_reg0  ; clk25      ; clk25    ; None                        ; None                      ; 3.944 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[11]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_address_reg1  ; clk25      ; clk25    ; None                        ; None                      ; 3.944 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[11]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_address_reg2  ; clk25      ; clk25    ; None                        ; None                      ; 3.944 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[11]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_address_reg3  ; clk25      ; clk25    ; None                        ; None                      ; 3.944 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[11]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_address_reg4  ; clk25      ; clk25    ; None                        ; None                      ; 3.944 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[11]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_address_reg5  ; clk25      ; clk25    ; None                        ; None                      ; 3.944 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[11]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_address_reg6  ; clk25      ; clk25    ; None                        ; None                      ; 3.944 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[11]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_address_reg7  ; clk25      ; clk25    ; None                        ; None                      ; 3.944 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[11]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_address_reg8  ; clk25      ; clk25    ; None                        ; None                      ; 3.944 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[11]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_address_reg9  ; clk25      ; clk25    ; None                        ; None                      ; 3.944 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[11]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_address_reg10 ; clk25      ; clk25    ; None                        ; None                      ; 3.944 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[11]                                                  ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a3~portb_address_reg11 ; clk25      ; clk25    ; None                        ; None                      ; 3.944 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg7  ; clk25      ; clk25    ; None                        ; None                      ; 3.998 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg8  ; clk25      ; clk25    ; None                        ; None                      ; 3.998 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg9  ; clk25      ; clk25    ; None                        ; None                      ; 3.998 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[8]                                                   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_address_reg10 ; clk25      ; clk25    ; None                        ; None                      ; 3.998 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                                                                        ;                                                                                                                                                                                                                                                   ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                    ;
+-------+--------------+------------+---------------+-------------------------------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From          ; To                                                                                                                      ; To Clock ;
+-------+--------------+------------+---------------+-------------------------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 5.401 ns   ; input_4bit[1] ; test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_current.A                                                            ; clk25    ;
; N/A   ; None         ; 5.204 ns   ; input_4bit[3] ; test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_current.A                                                            ; clk25    ;
; N/A   ; None         ; 5.011 ns   ; input_4bit[2] ; test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_current.A                                                            ; clk25    ;
; N/A   ; None         ; 4.570 ns   ; input_4bit[1] ; test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_current.C                                                            ; clk25    ;
; N/A   ; None         ; 4.529 ns   ; input_4bit[1] ; test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_current.B                                                            ; clk25    ;
; N/A   ; None         ; 4.512 ns   ; input_4bit[3] ; test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_current.C                                                            ; clk25    ;
; N/A   ; None         ; 4.495 ns   ; input_4bit[0] ; test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_current.C                                                            ; clk25    ;
; N/A   ; None         ; 4.385 ns   ; input_4bit[2] ; test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_current.C                                                            ; clk25    ;
; N/A   ; None         ; 4.365 ns   ; input_4bit[0] ; test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_current.A                                                            ; clk25    ;
; N/A   ; None         ; 4.332 ns   ; input_4bit[3] ; test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_current.B                                                            ; clk25    ;
; N/A   ; None         ; 4.139 ns   ; input_4bit[2] ; test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_current.B                                                            ; clk25    ;
; N/A   ; None         ; 3.632 ns   ; input_4bit[3] ; test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|shift1_4bit:shift4bit_inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; clk25    ;
; N/A   ; None         ; 3.618 ns   ; rdv           ; test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|shift1_4bit:shift4bit_inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; clk25    ;
; N/A   ; None         ; 3.574 ns   ; rdv           ; test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_current.A                                                            ; clk25    ;
; N/A   ; None         ; 3.572 ns   ; rdv           ; test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_current.C                                                            ; clk25    ;
; N/A   ; None         ; 3.550 ns   ; input_4bit[2] ; test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|shift1_4bit:shift4bit_inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; clk25    ;
; N/A   ; None         ; 3.495 ns   ; input_4bit[0] ; test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_current.B                                                            ; clk25    ;
; N/A   ; None         ; 3.414 ns   ; input_4bit[0] ; test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|shift1_4bit:shift4bit_inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; clk25    ;
; N/A   ; None         ; 3.340 ns   ; rdv           ; test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|shift1_4bit:shift4bit_inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; clk25    ;
; N/A   ; None         ; 3.337 ns   ; rdv           ; test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|shift1_4bit:shift4bit_inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; clk25    ;
; N/A   ; None         ; 3.337 ns   ; rdv           ; test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|shift1_4bit:shift4bit_inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; clk25    ;
; N/A   ; None         ; 3.241 ns   ; input_4bit[1] ; test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|shift1_4bit:shift4bit_inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; clk25    ;
+-------+--------------+------------+---------------+-------------------------------------------------------------------------------------------------------------------------+----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                                                                   ;
+-------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                                                                                                                   ; To                          ; From Clock ;
+-------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------+
; N/A   ; None         ; 7.907 ns   ; test_bench1:test_bench_inst|FwdOutputCntrlr:FwdOutputCntrlr_inst|lengthValidReg:lengthValidReg_inst|lpm_ff:lpm_ff_component|dffs[2]                                                                                    ; length_buffer_out_11bit[2]  ; clk50      ;
; N/A   ; None         ; 7.826 ns   ; test_bench1:test_bench_inst|FwdOutputCntrlr:FwdOutputCntrlr_inst|lengthValidReg:lengthValidReg_inst|lpm_ff:lpm_ff_component|dffs[6]                                                                                    ; length_buffer_out_11bit[6]  ; clk50      ;
; N/A   ; None         ; 7.817 ns   ; test_bench1:test_bench_inst|FwdOutputCntrlr:FwdOutputCntrlr_inst|lengthValidReg:lengthValidReg_inst|lpm_ff:lpm_ff_component|dffs[12]                                                                                   ; sequence_count_fwd[0]       ; clk50      ;
; N/A   ; None         ; 7.757 ns   ; test_bench1:test_bench_inst|FwdOutputCntrlr:FwdOutputCntrlr_inst|lengthValidReg:lengthValidReg_inst|lpm_ff:lpm_ff_component|dffs[14]                                                                                   ; sequence_count_fwd[2]       ; clk50      ;
; N/A   ; None         ; 7.754 ns   ; test_bench1:test_bench_inst|FwdOutputCntrlr:FwdOutputCntrlr_inst|lengthValidReg:lengthValidReg_inst|lpm_ff:lpm_ff_component|dffs[9]                                                                                    ; length_buffer_out_11bit[9]  ; clk50      ;
; N/A   ; None         ; 7.690 ns   ; test_bench1:test_bench_inst|FwdOutputCntrlr:FwdOutputCntrlr_inst|lengthValidReg:lengthValidReg_inst|lpm_ff:lpm_ff_component|dffs[3]                                                                                    ; length_buffer_out_11bit[3]  ; clk50      ;
; N/A   ; None         ; 7.686 ns   ; test_bench1:test_bench_inst|FwdOutputCntrlr:FwdOutputCntrlr_inst|lengthValidReg:lengthValidReg_inst|lpm_ff:lpm_ff_component|dffs[1]                                                                                    ; length_buffer_out_11bit[1]  ; clk50      ;
; N/A   ; None         ; 7.673 ns   ; test_bench1:test_bench_inst|FwdOutputCntrlr:FwdOutputCntrlr_inst|lengthValidReg:lengthValidReg_inst|lpm_ff:lpm_ff_component|dffs[0]                                                                                    ; length_buffer_out_11bit[0]  ; clk50      ;
; N/A   ; None         ; 7.668 ns   ; test_bench1:test_bench_inst|FwdOutputCntrlr:FwdOutputCntrlr_inst|lengthValidReg:lengthValidReg_inst|lpm_ff:lpm_ff_component|dffs[4]                                                                                    ; length_buffer_out_11bit[4]  ; clk50      ;
; N/A   ; None         ; 7.641 ns   ; test_bench1:test_bench_inst|FwdOutputCntrlr:FwdOutputCntrlr_inst|lengthValidReg:lengthValidReg_inst|lpm_ff:lpm_ff_component|dffs[11]                                                                                   ; frame_valid_out             ; clk50      ;
; N/A   ; None         ; 7.615 ns   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[5] ; data_buffer_out_8bit[1]     ; clk50      ;
; N/A   ; None         ; 7.612 ns   ; test_bench1:test_bench_inst|FwdOutputCntrlr:FwdOutputCntrlr_inst|lengthValidReg:lengthValidReg_inst|lpm_ff:lpm_ff_component|dffs[10]                                                                                   ; length_buffer_out_11bit[10] ; clk50      ;
; N/A   ; None         ; 7.608 ns   ; test_bench1:test_bench_inst|FwdOutputCntrlr:FwdOutputCntrlr_inst|lengthValidReg:lengthValidReg_inst|lpm_ff:lpm_ff_component|dffs[7]                                                                                    ; length_buffer_out_11bit[7]  ; clk50      ;
; N/A   ; None         ; 7.599 ns   ; test_bench1:test_bench_inst|FwdOutputCntrlr:FwdOutputCntrlr_inst|lengthValidReg:lengthValidReg_inst|lpm_ff:lpm_ff_component|dffs[13]                                                                                   ; sequence_count_fwd[1]       ; clk50      ;
; N/A   ; None         ; 7.592 ns   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[4] ; data_buffer_out_8bit[0]     ; clk50      ;
; N/A   ; None         ; 7.589 ns   ; test_bench1:test_bench_inst|shift1_1bit:shift1_1bit_instLengthCRV|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                                                          ; frame_to_monitoring[0]      ; clk25      ;
; N/A   ; None         ; 7.585 ns   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[3] ; data_buffer_out_8bit[7]     ; clk50      ;
; N/A   ; None         ; 7.546 ns   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[2] ; data_buffer_out_8bit[6]     ; clk50      ;
; N/A   ; None         ; 7.544 ns   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[6] ; data_buffer_out_8bit[2]     ; clk50      ;
; N/A   ; None         ; 7.530 ns   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[1] ; data_buffer_out_8bit[5]     ; clk50      ;
; N/A   ; None         ; 7.478 ns   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[7] ; data_buffer_out_8bit[3]     ; clk50      ;
; N/A   ; None         ; 7.399 ns   ; test_bench1:test_bench_inst|FwdOutputCntrlr:FwdOutputCntrlr_inst|lengthValidReg:lengthValidReg_inst|lpm_ff:lpm_ff_component|dffs[8]                                                                                    ; length_buffer_out_11bit[8]  ; clk50      ;
; N/A   ; None         ; 7.348 ns   ; test_bench1:test_bench_inst|SequenceNumberCounter:seq_counter_inst|FrameAvailable                                                                                                                                      ; frame_available_monitoring  ; clk25      ;
; N/A   ; None         ; 7.331 ns   ; test_bench1:test_bench_inst|FrameValidFSM:FrameValidFSM_inst|state_reg                                                                                                                                                 ; frame_to_monitoring[0]      ; clk25      ;
; N/A   ; None         ; 7.325 ns   ; test_bench1:test_bench_inst|FwdOutputCntrlr:FwdOutputCntrlr_inst|lengthValidReg:lengthValidReg_inst|lpm_ff:lpm_ff_component|dffs[19]                                                                                   ; sequence_count_fwd[7]       ; clk50      ;
; N/A   ; None         ; 7.312 ns   ; test_bench1:test_bench_inst|FwdOutputCntrlr:FwdOutputCntrlr_inst|lengthValidReg:lengthValidReg_inst|lpm_ff:lpm_ff_component|dffs[17]                                                                                   ; sequence_count_fwd[5]       ; clk50      ;
; N/A   ; None         ; 7.310 ns   ; test_bench1:test_bench_inst|FwdOutputCntrlr:FwdOutputCntrlr_inst|lengthValidReg:lengthValidReg_inst|lpm_ff:lpm_ff_component|dffs[20]                                                                                   ; sequence_count_fwd[8]       ; clk50      ;
; N/A   ; None         ; 7.307 ns   ; test_bench1:test_bench_inst|FwdOutputCntrlr:FwdOutputCntrlr_inst|lengthValidReg:lengthValidReg_inst|lpm_ff:lpm_ff_component|dffs[16]                                                                                   ; sequence_count_fwd[4]       ; clk50      ;
; N/A   ; None         ; 7.290 ns   ; test_bench1:test_bench_inst|FwdOutputCntrlr:FwdOutputCntrlr_inst|lengthValidReg:lengthValidReg_inst|lpm_ff:lpm_ff_component|dffs[15]                                                                                   ; sequence_count_fwd[3]       ; clk50      ;
; N/A   ; None         ; 7.271 ns   ; test_bench1:test_bench_inst|FwdOutputCntrlr:FwdOutputCntrlr_inst|lengthValidReg:lengthValidReg_inst|lpm_ff:lpm_ff_component|dffs[18]                                                                                   ; sequence_count_fwd[6]       ; clk50      ;
; N/A   ; None         ; 7.243 ns   ; test_bench1:test_bench_inst|FwdOutputCntrlr:FwdOutputCntrlr_inst|lengthValidReg:lengthValidReg_inst|lpm_ff:lpm_ff_component|dffs[5]                                                                                    ; length_buffer_out_11bit[5]  ; clk50      ;
; N/A   ; None         ; 7.205 ns   ; test_bench1:test_bench_inst|shift1_1bit:shift1_1bit_instCR|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                                                                 ; frame_to_monitoring[0]      ; clk25      ;
; N/A   ; None         ; 7.140 ns   ; test_bench1:test_bench_inst|SequenceNumberCounter:seq_counter_inst|SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[2]                  ; frame_to_monitoring[3]      ; clk25      ;
; N/A   ; None         ; 7.031 ns   ; test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[0] ; data_buffer_out_8bit[4]     ; clk50      ;
; N/A   ; None         ; 7.010 ns   ; test_bench1:test_bench_inst|SequenceNumberCounter:seq_counter_inst|SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[1]                  ; frame_to_monitoring[2]      ; clk25      ;
; N/A   ; None         ; 6.978 ns   ; test_bench1:test_bench_inst|SequenceNumberCounter:seq_counter_inst|SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0]                  ; frame_to_monitoring[1]      ; clk25      ;
; N/A   ; None         ; 6.898 ns   ; test_bench1:test_bench_inst|SequenceNumberCounter:seq_counter_inst|SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[4]                  ; frame_to_monitoring[5]      ; clk25      ;
; N/A   ; None         ; 6.746 ns   ; test_bench1:test_bench_inst|SequenceNumberCounter:seq_counter_inst|SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[8]                  ; frame_to_monitoring[9]      ; clk25      ;
; N/A   ; None         ; 6.737 ns   ; test_bench1:test_bench_inst|SequenceNumberCounter:seq_counter_inst|SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[3]                  ; frame_to_monitoring[4]      ; clk25      ;
; N/A   ; None         ; 6.704 ns   ; test_bench1:test_bench_inst|SequenceNumberCounter:seq_counter_inst|SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[6]                  ; frame_to_monitoring[7]      ; clk25      ;
; N/A   ; None         ; 6.677 ns   ; test_bench1:test_bench_inst|SequenceNumberCounter:seq_counter_inst|SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[7]                  ; frame_to_monitoring[8]      ; clk25      ;
; N/A   ; None         ; 6.671 ns   ; test_bench1:test_bench_inst|SequenceNumberCounter:seq_counter_inst|SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[5]                  ; frame_to_monitoring[6]      ; clk25      ;
+-------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------+


+------------------------------------------------------------------------------------+
; tpd                                                                                ;
+-------+-------------------+-----------------+------------+-------------------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From       ; To                      ;
+-------+-------------------+-----------------+------------+-------------------------+
; N/A   ; None              ; 7.977 ns        ; clk25      ; clk25_out               ;
; N/A   ; None              ; 5.722 ns        ; port_id[0] ; frame_to_monitoring[10] ;
; N/A   ; None              ; 5.634 ns        ; clk50      ; clk50_out               ;
; N/A   ; None              ; 4.618 ns        ; reset      ; trigger                 ;
; N/A   ; None              ; 4.253 ns        ; port_id[1] ; frame_to_monitoring[11] ;
+-------+-------------------+-----------------+------------+-------------------------+
=======
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock25'                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                       ; To                                                                                                                                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 300.30 MHz ( period = 3.330 ns )                    ; MII_to_RCV:phy_inst|addr_curr[6]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[0]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.116 ns                ;
; N/A                                     ; 300.30 MHz ( period = 3.330 ns )                    ; MII_to_RCV:phy_inst|addr_curr[6]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[1]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.116 ns                ;
; N/A                                     ; 300.30 MHz ( period = 3.330 ns )                    ; MII_to_RCV:phy_inst|addr_curr[6]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[2]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.116 ns                ;
; N/A                                     ; 300.30 MHz ( period = 3.330 ns )                    ; MII_to_RCV:phy_inst|addr_curr[6]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[3]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.116 ns                ;
; N/A                                     ; 300.30 MHz ( period = 3.330 ns )                    ; MII_to_RCV:phy_inst|addr_curr[6]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[4]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.116 ns                ;
; N/A                                     ; 300.30 MHz ( period = 3.330 ns )                    ; MII_to_RCV:phy_inst|addr_curr[6]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.116 ns                ;
; N/A                                     ; 300.30 MHz ( period = 3.330 ns )                    ; MII_to_RCV:phy_inst|addr_curr[6]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[7]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.116 ns                ;
; N/A                                     ; 300.30 MHz ( period = 3.330 ns )                    ; MII_to_RCV:phy_inst|addr_curr[6]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.116 ns                ;
; N/A                                     ; 300.30 MHz ( period = 3.330 ns )                    ; MII_to_RCV:phy_inst|addr_curr[6]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.116 ns                ;
; N/A                                     ; 300.30 MHz ( period = 3.330 ns )                    ; MII_to_RCV:phy_inst|addr_curr[6]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[6]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.116 ns                ;
; N/A                                     ; 300.30 MHz ( period = 3.330 ns )                    ; MII_to_RCV:phy_inst|addr_curr[6]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; clock25    ; clock25  ; None                        ; None                      ; 3.116 ns                ;
; N/A                                     ; 300.30 MHz ( period = 3.330 ns )                    ; MII_to_RCV:phy_inst|addr_curr[6]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[11]                                   ; clock25    ; clock25  ; None                        ; None                      ; 3.116 ns                ;
; N/A                                     ; 304.41 MHz ( period = 3.285 ns )                    ; MII_to_RCV:phy_inst|addr_curr[9]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[0]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.071 ns                ;
; N/A                                     ; 304.41 MHz ( period = 3.285 ns )                    ; MII_to_RCV:phy_inst|addr_curr[9]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[1]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.071 ns                ;
; N/A                                     ; 304.41 MHz ( period = 3.285 ns )                    ; MII_to_RCV:phy_inst|addr_curr[9]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[2]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.071 ns                ;
; N/A                                     ; 304.41 MHz ( period = 3.285 ns )                    ; MII_to_RCV:phy_inst|addr_curr[9]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[3]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.071 ns                ;
; N/A                                     ; 304.41 MHz ( period = 3.285 ns )                    ; MII_to_RCV:phy_inst|addr_curr[9]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[4]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.071 ns                ;
; N/A                                     ; 304.41 MHz ( period = 3.285 ns )                    ; MII_to_RCV:phy_inst|addr_curr[9]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.071 ns                ;
; N/A                                     ; 304.41 MHz ( period = 3.285 ns )                    ; MII_to_RCV:phy_inst|addr_curr[9]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[7]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.071 ns                ;
; N/A                                     ; 304.41 MHz ( period = 3.285 ns )                    ; MII_to_RCV:phy_inst|addr_curr[9]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.071 ns                ;
; N/A                                     ; 304.41 MHz ( period = 3.285 ns )                    ; MII_to_RCV:phy_inst|addr_curr[9]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.071 ns                ;
; N/A                                     ; 304.41 MHz ( period = 3.285 ns )                    ; MII_to_RCV:phy_inst|addr_curr[9]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[6]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.071 ns                ;
; N/A                                     ; 304.41 MHz ( period = 3.285 ns )                    ; MII_to_RCV:phy_inst|addr_curr[9]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; clock25    ; clock25  ; None                        ; None                      ; 3.071 ns                ;
; N/A                                     ; 304.41 MHz ( period = 3.285 ns )                    ; MII_to_RCV:phy_inst|addr_curr[9]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[11]                                   ; clock25    ; clock25  ; None                        ; None                      ; 3.071 ns                ;
; N/A                                     ; 312.11 MHz ( period = 3.204 ns )                    ; MII_to_RCV:phy_inst|addr_curr[7]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[0]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.990 ns                ;
; N/A                                     ; 312.11 MHz ( period = 3.204 ns )                    ; MII_to_RCV:phy_inst|addr_curr[7]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[1]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.990 ns                ;
; N/A                                     ; 312.11 MHz ( period = 3.204 ns )                    ; MII_to_RCV:phy_inst|addr_curr[7]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[2]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.990 ns                ;
; N/A                                     ; 312.11 MHz ( period = 3.204 ns )                    ; MII_to_RCV:phy_inst|addr_curr[7]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[3]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.990 ns                ;
; N/A                                     ; 312.11 MHz ( period = 3.204 ns )                    ; MII_to_RCV:phy_inst|addr_curr[7]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[4]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.990 ns                ;
; N/A                                     ; 312.11 MHz ( period = 3.204 ns )                    ; MII_to_RCV:phy_inst|addr_curr[7]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.990 ns                ;
; N/A                                     ; 312.11 MHz ( period = 3.204 ns )                    ; MII_to_RCV:phy_inst|addr_curr[7]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[7]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.990 ns                ;
; N/A                                     ; 312.11 MHz ( period = 3.204 ns )                    ; MII_to_RCV:phy_inst|addr_curr[7]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.990 ns                ;
; N/A                                     ; 312.11 MHz ( period = 3.204 ns )                    ; MII_to_RCV:phy_inst|addr_curr[7]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.990 ns                ;
; N/A                                     ; 312.11 MHz ( period = 3.204 ns )                    ; MII_to_RCV:phy_inst|addr_curr[7]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[6]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.990 ns                ;
; N/A                                     ; 312.11 MHz ( period = 3.204 ns )                    ; MII_to_RCV:phy_inst|addr_curr[7]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; clock25    ; clock25  ; None                        ; None                      ; 2.990 ns                ;
; N/A                                     ; 312.11 MHz ( period = 3.204 ns )                    ; MII_to_RCV:phy_inst|addr_curr[7]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[11]                                   ; clock25    ; clock25  ; None                        ; None                      ; 2.990 ns                ;
; N/A                                     ; 312.89 MHz ( period = 3.196 ns )                    ; MII_to_RCV:phy_inst|addr_curr[8]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[0]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.982 ns                ;
; N/A                                     ; 312.89 MHz ( period = 3.196 ns )                    ; MII_to_RCV:phy_inst|addr_curr[8]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[1]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.982 ns                ;
; N/A                                     ; 312.89 MHz ( period = 3.196 ns )                    ; MII_to_RCV:phy_inst|addr_curr[8]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[2]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.982 ns                ;
; N/A                                     ; 312.89 MHz ( period = 3.196 ns )                    ; MII_to_RCV:phy_inst|addr_curr[8]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[3]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.982 ns                ;
; N/A                                     ; 312.89 MHz ( period = 3.196 ns )                    ; MII_to_RCV:phy_inst|addr_curr[8]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[4]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.982 ns                ;
; N/A                                     ; 312.89 MHz ( period = 3.196 ns )                    ; MII_to_RCV:phy_inst|addr_curr[8]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.982 ns                ;
; N/A                                     ; 312.89 MHz ( period = 3.196 ns )                    ; MII_to_RCV:phy_inst|addr_curr[8]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[7]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.982 ns                ;
; N/A                                     ; 312.89 MHz ( period = 3.196 ns )                    ; MII_to_RCV:phy_inst|addr_curr[8]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.982 ns                ;
; N/A                                     ; 312.89 MHz ( period = 3.196 ns )                    ; MII_to_RCV:phy_inst|addr_curr[8]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.982 ns                ;
; N/A                                     ; 312.89 MHz ( period = 3.196 ns )                    ; MII_to_RCV:phy_inst|addr_curr[8]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[6]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.982 ns                ;
; N/A                                     ; 312.89 MHz ( period = 3.196 ns )                    ; MII_to_RCV:phy_inst|addr_curr[8]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; clock25    ; clock25  ; None                        ; None                      ; 2.982 ns                ;
; N/A                                     ; 312.89 MHz ( period = 3.196 ns )                    ; MII_to_RCV:phy_inst|addr_curr[8]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[11]                                   ; clock25    ; clock25  ; None                        ; None                      ; 2.982 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg0 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[0]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg1 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[0]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg2 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[0]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg3 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[0]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg4 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[0]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg5 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[0]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg6 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[0]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg7 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[0]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg8 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[0]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg9 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[0]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg0 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[1]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg1 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[1]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg2 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[1]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg3 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[1]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg4 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[1]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg5 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[1]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg6 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[1]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg7 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[1]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg8 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[1]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg9 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[1]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg0 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[2]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg1 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[2]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg2 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[2]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg3 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[2]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg4 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[2]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg5 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[2]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg6 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[2]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg7 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[2]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg8 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[2]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg9 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[2]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg0 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[3]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg1 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[3]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg2 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[3]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg3 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[3]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg4 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[3]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg5 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[3]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg6 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[3]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg7 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[3]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg8 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[3]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg9 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[3]                          ; clock25    ; clock25  ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; 320.72 MHz ( period = 3.118 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[0]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.904 ns                ;
; N/A                                     ; 320.72 MHz ( period = 3.118 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[1]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.904 ns                ;
; N/A                                     ; 320.72 MHz ( period = 3.118 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[2]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.904 ns                ;
; N/A                                     ; 320.72 MHz ( period = 3.118 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[3]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.904 ns                ;
; N/A                                     ; 320.72 MHz ( period = 3.118 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[4]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.904 ns                ;
; N/A                                     ; 320.72 MHz ( period = 3.118 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.904 ns                ;
; N/A                                     ; 320.72 MHz ( period = 3.118 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[7]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.904 ns                ;
; N/A                                     ; 320.72 MHz ( period = 3.118 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.904 ns                ;
; N/A                                     ; 320.72 MHz ( period = 3.118 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.904 ns                ;
; N/A                                     ; 320.72 MHz ( period = 3.118 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[6]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.904 ns                ;
; N/A                                     ; 320.72 MHz ( period = 3.118 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; clock25    ; clock25  ; None                        ; None                      ; 2.904 ns                ;
; N/A                                     ; 320.72 MHz ( period = 3.118 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[11]                                   ; clock25    ; clock25  ; None                        ; None                      ; 2.904 ns                ;
; N/A                                     ; 323.21 MHz ( period = 3.094 ns )                    ; MII_to_RCV:phy_inst|addr_curr[3]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[0]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.880 ns                ;
; N/A                                     ; 323.21 MHz ( period = 3.094 ns )                    ; MII_to_RCV:phy_inst|addr_curr[3]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[1]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.880 ns                ;
; N/A                                     ; 323.21 MHz ( period = 3.094 ns )                    ; MII_to_RCV:phy_inst|addr_curr[3]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[2]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.880 ns                ;
; N/A                                     ; 323.21 MHz ( period = 3.094 ns )                    ; MII_to_RCV:phy_inst|addr_curr[3]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[3]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.880 ns                ;
; N/A                                     ; 323.21 MHz ( period = 3.094 ns )                    ; MII_to_RCV:phy_inst|addr_curr[3]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[4]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.880 ns                ;
; N/A                                     ; 323.21 MHz ( period = 3.094 ns )                    ; MII_to_RCV:phy_inst|addr_curr[3]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.880 ns                ;
; N/A                                     ; 323.21 MHz ( period = 3.094 ns )                    ; MII_to_RCV:phy_inst|addr_curr[3]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[7]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.880 ns                ;
; N/A                                     ; 323.21 MHz ( period = 3.094 ns )                    ; MII_to_RCV:phy_inst|addr_curr[3]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.880 ns                ;
; N/A                                     ; 323.21 MHz ( period = 3.094 ns )                    ; MII_to_RCV:phy_inst|addr_curr[3]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.880 ns                ;
; N/A                                     ; 323.21 MHz ( period = 3.094 ns )                    ; MII_to_RCV:phy_inst|addr_curr[3]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[6]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.880 ns                ;
; N/A                                     ; 323.21 MHz ( period = 3.094 ns )                    ; MII_to_RCV:phy_inst|addr_curr[3]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; clock25    ; clock25  ; None                        ; None                      ; 2.880 ns                ;
; N/A                                     ; 323.21 MHz ( period = 3.094 ns )                    ; MII_to_RCV:phy_inst|addr_curr[3]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[11]                                   ; clock25    ; clock25  ; None                        ; None                      ; 2.880 ns                ;
; N/A                                     ; 323.94 MHz ( period = 3.087 ns )                    ; MII_to_RCV:phy_inst|addr_curr[2]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[0]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.873 ns                ;
; N/A                                     ; 323.94 MHz ( period = 3.087 ns )                    ; MII_to_RCV:phy_inst|addr_curr[2]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[1]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.873 ns                ;
; N/A                                     ; 323.94 MHz ( period = 3.087 ns )                    ; MII_to_RCV:phy_inst|addr_curr[2]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[2]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.873 ns                ;
; N/A                                     ; 323.94 MHz ( period = 3.087 ns )                    ; MII_to_RCV:phy_inst|addr_curr[2]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[3]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.873 ns                ;
; N/A                                     ; 323.94 MHz ( period = 3.087 ns )                    ; MII_to_RCV:phy_inst|addr_curr[2]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[4]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.873 ns                ;
; N/A                                     ; 323.94 MHz ( period = 3.087 ns )                    ; MII_to_RCV:phy_inst|addr_curr[2]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.873 ns                ;
; N/A                                     ; 323.94 MHz ( period = 3.087 ns )                    ; MII_to_RCV:phy_inst|addr_curr[2]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[7]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.873 ns                ;
; N/A                                     ; 323.94 MHz ( period = 3.087 ns )                    ; MII_to_RCV:phy_inst|addr_curr[2]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.873 ns                ;
; N/A                                     ; 323.94 MHz ( period = 3.087 ns )                    ; MII_to_RCV:phy_inst|addr_curr[2]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.873 ns                ;
; N/A                                     ; 323.94 MHz ( period = 3.087 ns )                    ; MII_to_RCV:phy_inst|addr_curr[2]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[6]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.873 ns                ;
; N/A                                     ; 323.94 MHz ( period = 3.087 ns )                    ; MII_to_RCV:phy_inst|addr_curr[2]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; clock25    ; clock25  ; None                        ; None                      ; 2.873 ns                ;
; N/A                                     ; 323.94 MHz ( period = 3.087 ns )                    ; MII_to_RCV:phy_inst|addr_curr[2]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[11]                                   ; clock25    ; clock25  ; None                        ; None                      ; 2.873 ns                ;
; N/A                                     ; 324.46 MHz ( period = 3.082 ns )                    ; MII_to_RCV:phy_inst|addr_curr[4]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[0]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.868 ns                ;
; N/A                                     ; 324.46 MHz ( period = 3.082 ns )                    ; MII_to_RCV:phy_inst|addr_curr[4]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[1]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.868 ns                ;
; N/A                                     ; 324.46 MHz ( period = 3.082 ns )                    ; MII_to_RCV:phy_inst|addr_curr[4]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[2]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.868 ns                ;
; N/A                                     ; 324.46 MHz ( period = 3.082 ns )                    ; MII_to_RCV:phy_inst|addr_curr[4]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[3]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.868 ns                ;
; N/A                                     ; 324.46 MHz ( period = 3.082 ns )                    ; MII_to_RCV:phy_inst|addr_curr[4]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[4]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.868 ns                ;
; N/A                                     ; 324.46 MHz ( period = 3.082 ns )                    ; MII_to_RCV:phy_inst|addr_curr[4]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.868 ns                ;
; N/A                                     ; 324.46 MHz ( period = 3.082 ns )                    ; MII_to_RCV:phy_inst|addr_curr[4]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[7]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.868 ns                ;
; N/A                                     ; 324.46 MHz ( period = 3.082 ns )                    ; MII_to_RCV:phy_inst|addr_curr[4]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.868 ns                ;
; N/A                                     ; 324.46 MHz ( period = 3.082 ns )                    ; MII_to_RCV:phy_inst|addr_curr[4]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.868 ns                ;
; N/A                                     ; 324.46 MHz ( period = 3.082 ns )                    ; MII_to_RCV:phy_inst|addr_curr[4]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[6]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.868 ns                ;
; N/A                                     ; 324.46 MHz ( period = 3.082 ns )                    ; MII_to_RCV:phy_inst|addr_curr[4]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; clock25    ; clock25  ; None                        ; None                      ; 2.868 ns                ;
; N/A                                     ; 324.46 MHz ( period = 3.082 ns )                    ; MII_to_RCV:phy_inst|addr_curr[4]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[11]                                   ; clock25    ; clock25  ; None                        ; None                      ; 2.868 ns                ;
; N/A                                     ; 333.33 MHz ( period = 3.000 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[0]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.786 ns                ;
; N/A                                     ; 333.33 MHz ( period = 3.000 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[1]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.786 ns                ;
; N/A                                     ; 333.33 MHz ( period = 3.000 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[2]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.786 ns                ;
; N/A                                     ; 333.33 MHz ( period = 3.000 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[3]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.786 ns                ;
; N/A                                     ; 333.33 MHz ( period = 3.000 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[4]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.786 ns                ;
; N/A                                     ; 333.33 MHz ( period = 3.000 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.786 ns                ;
; N/A                                     ; 333.33 MHz ( period = 3.000 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[7]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.786 ns                ;
; N/A                                     ; 333.33 MHz ( period = 3.000 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.786 ns                ;
; N/A                                     ; 333.33 MHz ( period = 3.000 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.786 ns                ;
; N/A                                     ; 333.33 MHz ( period = 3.000 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[6]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.786 ns                ;
; N/A                                     ; 333.33 MHz ( period = 3.000 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; clock25    ; clock25  ; None                        ; None                      ; 2.786 ns                ;
; N/A                                     ; 333.33 MHz ( period = 3.000 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[11]                                   ; clock25    ; clock25  ; None                        ; None                      ; 2.786 ns                ;
; N/A                                     ; 337.72 MHz ( period = 2.961 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[0]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.747 ns                ;
; N/A                                     ; 337.72 MHz ( period = 2.961 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[1]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.747 ns                ;
; N/A                                     ; 337.72 MHz ( period = 2.961 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[2]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.747 ns                ;
; N/A                                     ; 337.72 MHz ( period = 2.961 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[3]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.747 ns                ;
; N/A                                     ; 337.72 MHz ( period = 2.961 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[4]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.747 ns                ;
; N/A                                     ; 337.72 MHz ( period = 2.961 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.747 ns                ;
; N/A                                     ; 337.72 MHz ( period = 2.961 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[7]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.747 ns                ;
; N/A                                     ; 337.72 MHz ( period = 2.961 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.747 ns                ;
; N/A                                     ; 337.72 MHz ( period = 2.961 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.747 ns                ;
; N/A                                     ; 337.72 MHz ( period = 2.961 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[6]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.747 ns                ;
; N/A                                     ; 337.72 MHz ( period = 2.961 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; clock25    ; clock25  ; None                        ; None                      ; 2.747 ns                ;
; N/A                                     ; 337.72 MHz ( period = 2.961 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[11]                                   ; clock25    ; clock25  ; None                        ; None                      ; 2.747 ns                ;
; N/A                                     ; 339.79 MHz ( period = 2.943 ns )                    ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[2]                          ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                                           ; clock25    ; clock25  ; None                        ; None                      ; 2.740 ns                ;
; N/A                                     ; 339.90 MHz ( period = 2.942 ns )                    ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[2]                          ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                                          ; clock25    ; clock25  ; None                        ; None                      ; 2.739 ns                ;
; N/A                                     ; 339.90 MHz ( period = 2.942 ns )                    ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[2]                          ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                           ; clock25    ; clock25  ; None                        ; None                      ; 2.739 ns                ;
; N/A                                     ; 340.14 MHz ( period = 2.940 ns )                    ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[2]                          ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                                          ; clock25    ; clock25  ; None                        ; None                      ; 2.737 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|addr_curr[8]                                                                                                           ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg8 ; clock25    ; clock25  ; None                        ; None                      ; 2.676 ns                ;
; N/A                                     ; 345.78 MHz ( period = 2.892 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[0]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.678 ns                ;
; N/A                                     ; 345.78 MHz ( period = 2.892 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[1]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.678 ns                ;
; N/A                                     ; 345.78 MHz ( period = 2.892 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[2]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.678 ns                ;
; N/A                                     ; 345.78 MHz ( period = 2.892 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[3]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.678 ns                ;
; N/A                                     ; 345.78 MHz ( period = 2.892 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[4]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.678 ns                ;
; N/A                                     ; 345.78 MHz ( period = 2.892 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.678 ns                ;
; N/A                                     ; 345.78 MHz ( period = 2.892 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[7]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.678 ns                ;
; N/A                                     ; 345.78 MHz ( period = 2.892 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.678 ns                ;
; N/A                                     ; 345.78 MHz ( period = 2.892 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.678 ns                ;
; N/A                                     ; 345.78 MHz ( period = 2.892 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[6]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.678 ns                ;
; N/A                                     ; 345.78 MHz ( period = 2.892 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; clock25    ; clock25  ; None                        ; None                      ; 2.678 ns                ;
; N/A                                     ; 345.78 MHz ( period = 2.892 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[11]                                   ; clock25    ; clock25  ; None                        ; None                      ; 2.678 ns                ;
; N/A                                     ; 346.02 MHz ( period = 2.890 ns )                    ; MII_to_RCV:phy_inst|addr_curr[1]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[0]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.676 ns                ;
; N/A                                     ; 346.02 MHz ( period = 2.890 ns )                    ; MII_to_RCV:phy_inst|addr_curr[1]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[1]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.676 ns                ;
; N/A                                     ; 346.02 MHz ( period = 2.890 ns )                    ; MII_to_RCV:phy_inst|addr_curr[1]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[2]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.676 ns                ;
; N/A                                     ; 346.02 MHz ( period = 2.890 ns )                    ; MII_to_RCV:phy_inst|addr_curr[1]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[3]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.676 ns                ;
; N/A                                     ; 346.02 MHz ( period = 2.890 ns )                    ; MII_to_RCV:phy_inst|addr_curr[1]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[4]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.676 ns                ;
; N/A                                     ; 346.02 MHz ( period = 2.890 ns )                    ; MII_to_RCV:phy_inst|addr_curr[1]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.676 ns                ;
; N/A                                     ; 346.02 MHz ( period = 2.890 ns )                    ; MII_to_RCV:phy_inst|addr_curr[1]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[7]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.676 ns                ;
; N/A                                     ; 346.02 MHz ( period = 2.890 ns )                    ; MII_to_RCV:phy_inst|addr_curr[1]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.676 ns                ;
; N/A                                     ; 346.02 MHz ( period = 2.890 ns )                    ; MII_to_RCV:phy_inst|addr_curr[1]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.676 ns                ;
; N/A                                     ; 346.02 MHz ( period = 2.890 ns )                    ; MII_to_RCV:phy_inst|addr_curr[1]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[6]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.676 ns                ;
; N/A                                     ; 346.02 MHz ( period = 2.890 ns )                    ; MII_to_RCV:phy_inst|addr_curr[1]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; clock25    ; clock25  ; None                        ; None                      ; 2.676 ns                ;
; N/A                                     ; 346.02 MHz ( period = 2.890 ns )                    ; MII_to_RCV:phy_inst|addr_curr[1]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[11]                                   ; clock25    ; clock25  ; None                        ; None                      ; 2.676 ns                ;
; N/A                                     ; 346.14 MHz ( period = 2.889 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[3]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[6]                                    ; clock25    ; clock25  ; None                        ; None                      ; 2.675 ns                ;
; N/A                                     ; 346.14 MHz ( period = 2.889 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[3]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; clock25    ; clock25  ; None                        ; None                      ; 2.675 ns                ;
; N/A                                     ; 346.14 MHz ( period = 2.889 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[3]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[11]                                   ; clock25    ; clock25  ; None                        ; None                      ; 2.675 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|addr_curr[9]                                                                                                           ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg9 ; clock25    ; clock25  ; None                        ; None                      ; 2.534 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|addr_curr[2]                                                                                                           ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg2 ; clock25    ; clock25  ; None                        ; None                      ; 2.477 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|addr_curr[5]                                                                                                           ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg5 ; clock25    ; clock25  ; None                        ; None                      ; 2.435 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|addr_curr[0]                                                                                                           ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg0 ; clock25    ; clock25  ; None                        ; None                      ; 2.409 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|addr_curr[7]                                                                                                           ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg7 ; clock25    ; clock25  ; None                        ; None                      ; 2.397 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|addr_curr[3]                                                                                                           ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg3 ; clock25    ; clock25  ; None                        ; None                      ; 2.393 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|addr_curr[1]                                                                                                           ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg1 ; clock25    ; clock25  ; None                        ; None                      ; 2.346 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MII_to_RCV:phy_inst|addr_curr[6]                                                                                                           ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|ram_block1a0~porta_address_reg6 ; clock25    ; clock25  ; None                        ; None                      ; 2.153 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                            ;                                                                                                                                            ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                        ;
+-------+--------------+------------+---------+-----------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From    ; To                                                                                ; To Clock ;
+-------+--------------+------------+---------+-----------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 1.488 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ; clock25  ;
; N/A   ; None         ; 1.488 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[26] ; clock25  ;
; N/A   ; None         ; 1.488 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[25] ; clock25  ;
; N/A   ; None         ; 1.488 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; clock25  ;
; N/A   ; None         ; 1.488 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; clock25  ;
; N/A   ; None         ; 1.488 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; clock25  ;
; N/A   ; None         ; 1.488 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; clock25  ;
; N/A   ; None         ; 1.488 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; clock25  ;
; N/A   ; None         ; 1.488 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; clock25  ;
; N/A   ; None         ; 1.488 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; clock25  ;
; N/A   ; None         ; 1.488 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; clock25  ;
; N/A   ; None         ; 1.488 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; clock25  ;
; N/A   ; None         ; 1.488 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; clock25  ;
; N/A   ; None         ; 1.488 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; clock25  ;
; N/A   ; None         ; 1.488 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; clock25  ;
; N/A   ; None         ; 1.488 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; clock25  ;
; N/A   ; None         ; 1.286 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ; clock25  ;
; N/A   ; None         ; 1.286 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[26] ; clock25  ;
; N/A   ; None         ; 1.286 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[25] ; clock25  ;
; N/A   ; None         ; 1.286 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; clock25  ;
; N/A   ; None         ; 1.286 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; clock25  ;
; N/A   ; None         ; 1.286 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; clock25  ;
; N/A   ; None         ; 1.286 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; clock25  ;
; N/A   ; None         ; 1.286 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; clock25  ;
; N/A   ; None         ; 1.286 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; clock25  ;
; N/A   ; None         ; 1.286 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; clock25  ;
; N/A   ; None         ; 1.286 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; clock25  ;
; N/A   ; None         ; 1.286 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; clock25  ;
; N/A   ; None         ; 1.286 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; clock25  ;
; N/A   ; None         ; 1.286 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; clock25  ;
; N/A   ; None         ; 1.286 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; clock25  ;
; N/A   ; None         ; 1.286 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; clock25  ;
; N/A   ; None         ; 1.264 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; clock25  ;
; N/A   ; None         ; 1.264 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ; clock25  ;
; N/A   ; None         ; 1.264 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; clock25  ;
; N/A   ; None         ; 1.264 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; clock25  ;
; N/A   ; None         ; 1.264 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; clock25  ;
; N/A   ; None         ; 1.264 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[27] ; clock25  ;
; N/A   ; None         ; 1.264 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; clock25  ;
; N/A   ; None         ; 1.264 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; clock25  ;
; N/A   ; None         ; 1.264 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; clock25  ;
; N/A   ; None         ; 1.264 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; clock25  ;
; N/A   ; None         ; 1.264 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; clock25  ;
; N/A   ; None         ; 1.075 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[28] ; clock25  ;
; N/A   ; None         ; 1.075 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ; clock25  ;
; N/A   ; None         ; 1.075 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; clock25  ;
; N/A   ; None         ; 1.075 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[31] ; clock25  ;
; N/A   ; None         ; 1.075 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; clock25  ;
; N/A   ; None         ; 1.062 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; clock25  ;
; N/A   ; None         ; 1.062 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ; clock25  ;
; N/A   ; None         ; 1.062 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; clock25  ;
; N/A   ; None         ; 1.062 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; clock25  ;
; N/A   ; None         ; 1.062 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; clock25  ;
; N/A   ; None         ; 1.062 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[27] ; clock25  ;
; N/A   ; None         ; 1.062 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; clock25  ;
; N/A   ; None         ; 1.062 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; clock25  ;
; N/A   ; None         ; 1.062 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; clock25  ;
; N/A   ; None         ; 1.062 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; clock25  ;
; N/A   ; None         ; 1.062 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; clock25  ;
; N/A   ; None         ; 0.873 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[28] ; clock25  ;
; N/A   ; None         ; 0.873 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ; clock25  ;
; N/A   ; None         ; 0.873 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; clock25  ;
; N/A   ; None         ; 0.873 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[31] ; clock25  ;
; N/A   ; None         ; 0.873 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; clock25  ;
+-------+--------------+------------+---------+-----------------------------------------------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                               ;
+-------+--------------+------------+-------------------------------------------------------------------------------------------------------------------+--------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                              ; To           ; From Clock ;
+-------+--------------+------------+-------------------------------------------------------------------------------------------------------------------+--------------+------------+
; N/A   ; None         ; 7.356 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[28]                                 ; outCRC[28]   ; clock25    ;
; N/A   ; None         ; 7.294 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[29]                                 ; outCRC[29]   ; clock25    ;
; N/A   ; None         ; 7.249 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                 ; outCRC[17]   ; clock25    ;
; N/A   ; None         ; 7.233 ns   ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[1] ; out_input[1] ; clock25    ;
; N/A   ; None         ; 7.208 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                 ; outCRC[20]   ; clock25    ;
; N/A   ; None         ; 7.191 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                 ; outCRC[11]   ; clock25    ;
; N/A   ; None         ; 7.087 ns   ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[0] ; out_input[0] ; clock25    ;
; N/A   ; None         ; 7.077 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                 ; outCRC[15]   ; clock25    ;
; N/A   ; None         ; 7.049 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                 ; outCRC[12]   ; clock25    ;
; N/A   ; None         ; 6.942 ns   ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[2] ; out_input[2] ; clock25    ;
; N/A   ; None         ; 6.929 ns   ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_mo71:auto_generated|q_a[3] ; out_input[3] ; clock25    ;
; N/A   ; None         ; 6.897 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                  ; outCRC[8]    ; clock25    ;
; N/A   ; None         ; 6.875 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                  ; outCRC[6]    ; clock25    ;
; N/A   ; None         ; 6.858 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                  ; outCRC[0]    ; clock25    ;
; N/A   ; None         ; 6.845 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                 ; outCRC[18]   ; clock25    ;
; N/A   ; None         ; 6.834 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[25]                                 ; outCRC[25]   ; clock25    ;
; N/A   ; None         ; 6.833 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                 ; outCRC[22]   ; clock25    ;
; N/A   ; None         ; 6.701 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                 ; outCRC[13]   ; clock25    ;
; N/A   ; None         ; 6.698 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                  ; outCRC[9]    ; clock25    ;
; N/A   ; None         ; 6.696 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                  ; outCRC[4]    ; clock25    ;
; N/A   ; None         ; 6.689 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                 ; outCRC[10]   ; clock25    ;
; N/A   ; None         ; 6.670 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                  ; outCRC[5]    ; clock25    ;
; N/A   ; None         ; 6.653 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[30]                                 ; outCRC[30]   ; clock25    ;
; N/A   ; None         ; 6.653 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[26]                                 ; outCRC[26]   ; clock25    ;
; N/A   ; None         ; 6.652 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                 ; outCRC[19]   ; clock25    ;
; N/A   ; None         ; 6.634 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                 ; outCRC[21]   ; clock25    ;
; N/A   ; None         ; 6.612 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                 ; outCRC[24]   ; clock25    ;
; N/A   ; None         ; 6.597 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[31]                                 ; outCRC[31]   ; clock25    ;
; N/A   ; None         ; 6.474 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                  ; outCRC[1]    ; clock25    ;
; N/A   ; None         ; 6.472 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                  ; outCRC[7]    ; clock25    ;
; N/A   ; None         ; 6.442 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                 ; outCRC[14]   ; clock25    ;
; N/A   ; None         ; 6.417 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                  ; outCRC[2]    ; clock25    ;
; N/A   ; None         ; 6.414 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                 ; outCRC[23]   ; clock25    ;
; N/A   ; None         ; 6.405 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                  ; outCRC[3]    ; clock25    ;
; N/A   ; None         ; 6.402 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[27]                                 ; outCRC[27]   ; clock25    ;
; N/A   ; None         ; 6.395 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                 ; outCRC[16]   ; clock25    ;
+-------+--------------+------------+-------------------------------------------------------------------------------------------------------------------+--------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                               ;
+---------------+-------------+-----------+---------+-----------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From    ; To                                                                                ; To Clock ;
+---------------+-------------+-----------+---------+-----------------------------------------------------------------------------------+----------+
; N/A           ; None        ; 0.150 ns  ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; clock25  ;
; N/A           ; None        ; 0.148 ns  ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ; clock25  ;
; N/A           ; None        ; 0.147 ns  ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[31] ; clock25  ;
; N/A           ; None        ; 0.145 ns  ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[28] ; clock25  ;
; N/A           ; None        ; 0.144 ns  ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; clock25  ;
; N/A           ; None        ; 0.107 ns  ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; clock25  ;
; N/A           ; None        ; 0.107 ns  ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; clock25  ;
; N/A           ; None        ; 0.105 ns  ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[27] ; clock25  ;
; N/A           ; None        ; 0.105 ns  ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; clock25  ;
; N/A           ; None        ; 0.099 ns  ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; clock25  ;
; N/A           ; None        ; 0.098 ns  ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; clock25  ;
; N/A           ; None        ; 0.098 ns  ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; clock25  ;
; N/A           ; None        ; 0.021 ns  ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; clock25  ;
; N/A           ; None        ; 0.020 ns  ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; clock25  ;
; N/A           ; None        ; 0.018 ns  ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; clock25  ;
; N/A           ; None        ; 0.016 ns  ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[26] ; clock25  ;
; N/A           ; None        ; 0.016 ns  ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[25] ; clock25  ;
; N/A           ; None        ; 0.016 ns  ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; clock25  ;
; N/A           ; None        ; 0.016 ns  ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; clock25  ;
; N/A           ; None        ; 0.015 ns  ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; clock25  ;
; N/A           ; None        ; 0.014 ns  ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; clock25  ;
; N/A           ; None        ; 0.014 ns  ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; clock25  ;
; N/A           ; None        ; 0.013 ns  ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; clock25  ;
; N/A           ; None        ; 0.013 ns  ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; clock25  ;
; N/A           ; None        ; 0.012 ns  ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; clock25  ;
; N/A           ; None        ; -0.066 ns ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; clock25  ;
; N/A           ; None        ; -0.066 ns ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; clock25  ;
; N/A           ; None        ; -0.070 ns ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ; clock25  ;
; N/A           ; None        ; -0.070 ns ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; clock25  ;
; N/A           ; None        ; -0.151 ns ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; clock25  ;
; N/A           ; None        ; -0.155 ns ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ; clock25  ;
; N/A           ; None        ; -0.156 ns ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; clock25  ;
; N/A           ; None        ; -0.643 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[28] ; clock25  ;
; N/A           ; None        ; -0.643 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ; clock25  ;
; N/A           ; None        ; -0.643 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; clock25  ;
; N/A           ; None        ; -0.643 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[31] ; clock25  ;
; N/A           ; None        ; -0.643 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; clock25  ;
; N/A           ; None        ; -0.832 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; clock25  ;
; N/A           ; None        ; -0.832 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ; clock25  ;
; N/A           ; None        ; -0.832 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; clock25  ;
; N/A           ; None        ; -0.832 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; clock25  ;
; N/A           ; None        ; -0.832 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; clock25  ;
; N/A           ; None        ; -0.832 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[27] ; clock25  ;
; N/A           ; None        ; -0.832 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; clock25  ;
; N/A           ; None        ; -0.832 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; clock25  ;
; N/A           ; None        ; -0.832 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; clock25  ;
; N/A           ; None        ; -0.832 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; clock25  ;
; N/A           ; None        ; -0.832 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; clock25  ;
; N/A           ; None        ; -1.056 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ; clock25  ;
; N/A           ; None        ; -1.056 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[26] ; clock25  ;
; N/A           ; None        ; -1.056 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[25] ; clock25  ;
; N/A           ; None        ; -1.056 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; clock25  ;
; N/A           ; None        ; -1.056 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; clock25  ;
; N/A           ; None        ; -1.056 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; clock25  ;
; N/A           ; None        ; -1.056 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; clock25  ;
; N/A           ; None        ; -1.056 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; clock25  ;
; N/A           ; None        ; -1.056 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; clock25  ;
; N/A           ; None        ; -1.056 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; clock25  ;
; N/A           ; None        ; -1.056 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; clock25  ;
; N/A           ; None        ; -1.056 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; clock25  ;
; N/A           ; None        ; -1.056 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; clock25  ;
; N/A           ; None        ; -1.056 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; clock25  ;
; N/A           ; None        ; -1.056 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; clock25  ;
; N/A           ; None        ; -1.056 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; clock25  ;
+---------------+-------------+-----------+---------+-----------------------------------------------------------------------------------+----------+
>>>>>>> ca5943ec5eacd2e0f43015dc9a277b999122c09d


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                           ;
+---------------+-------------+-----------+---------------+-------------------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From          ; To                                                                                                                      ; To Clock ;
+---------------+-------------+-----------+---------------+-------------------------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; -3.011 ns ; input_4bit[1] ; test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|shift1_4bit:shift4bit_inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; clk25    ;
; N/A           ; None        ; -3.107 ns ; rdv           ; test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|shift1_4bit:shift4bit_inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; clk25    ;
; N/A           ; None        ; -3.107 ns ; rdv           ; test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|shift1_4bit:shift4bit_inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; clk25    ;
; N/A           ; None        ; -3.110 ns ; rdv           ; test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|shift1_4bit:shift4bit_inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; clk25    ;
; N/A           ; None        ; -3.184 ns ; input_4bit[0] ; test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|shift1_4bit:shift4bit_inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; clk25    ;
; N/A           ; None        ; -3.265 ns ; input_4bit[0] ; test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_current.B                                                            ; clk25    ;
; N/A           ; None        ; -3.320 ns ; input_4bit[2] ; test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|shift1_4bit:shift4bit_inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; clk25    ;
; N/A           ; None        ; -3.342 ns ; rdv           ; test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_current.C                                                            ; clk25    ;
; N/A           ; None        ; -3.344 ns ; rdv           ; test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_current.A                                                            ; clk25    ;
; N/A           ; None        ; -3.388 ns ; rdv           ; test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|shift1_4bit:shift4bit_inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; clk25    ;
; N/A           ; None        ; -3.402 ns ; input_4bit[3] ; test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|shift1_4bit:shift4bit_inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; clk25    ;
; N/A           ; None        ; -3.909 ns ; input_4bit[2] ; test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_current.B                                                            ; clk25    ;
; N/A           ; None        ; -4.102 ns ; input_4bit[3] ; test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_current.B                                                            ; clk25    ;
; N/A           ; None        ; -4.135 ns ; input_4bit[0] ; test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_current.A                                                            ; clk25    ;
; N/A           ; None        ; -4.155 ns ; input_4bit[2] ; test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_current.C                                                            ; clk25    ;
; N/A           ; None        ; -4.265 ns ; input_4bit[0] ; test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_current.C                                                            ; clk25    ;
; N/A           ; None        ; -4.282 ns ; input_4bit[3] ; test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_current.C                                                            ; clk25    ;
; N/A           ; None        ; -4.299 ns ; input_4bit[1] ; test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_current.B                                                            ; clk25    ;
; N/A           ; None        ; -4.340 ns ; input_4bit[1] ; test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_current.C                                                            ; clk25    ;
; N/A           ; None        ; -4.781 ns ; input_4bit[2] ; test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_current.A                                                            ; clk25    ;
; N/A           ; None        ; -4.974 ns ; input_4bit[3] ; test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_current.A                                                            ; clk25    ;
; N/A           ; None        ; -5.171 ns ; input_4bit[1] ; test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_current.A                                                            ; clk25    ;
+---------------+-------------+-----------+---------------+-------------------------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
<<<<<<< HEAD
    Info: Processing started: Tue Apr 28 15:16:20 2015
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Receive_Port -c Receive_Port --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk50" is an undefined clock
    Info: Assuming node "clk25" is an undefined clock
Info: Clock "clk50" has Internal fmax of 208.99 MHz between source register "test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[2]" and destination register "test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[2]" (period= 4.785 ns)
    Info: + Longest register to register delay is 4.571 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X48_Y19_N1; Fanout = 2; REG Node = 'test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[2]'
        Info: 2: + IC(0.507 ns) + CELL(0.438 ns) = 0.945 ns; Loc. = LCCOMB_X48_Y19_N30; Fanout = 3; COMB Node = 'test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|cmpr_736:rdempty_eq_comp|aneb_result_wire[0]~5'
        Info: 3: + IC(0.705 ns) + CELL(0.242 ns) = 1.892 ns; Loc. = LCCOMB_X46_Y19_N10; Fanout = 2; COMB Node = 'test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|cmpr_736:rdempty_eq_comp|aneb_result_wire[0]~7'
        Info: 4: + IC(0.251 ns) + CELL(0.150 ns) = 2.293 ns; Loc. = LCCOMB_X46_Y19_N28; Fanout = 53; COMB Node = 'test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdcnt_addr_ena'
        Info: 5: + IC(0.687 ns) + CELL(0.393 ns) = 3.373 ns; Loc. = LCCOMB_X48_Y19_N24; Fanout = 1; COMB Node = 'test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_q96:rdptr_g1p|_~1'
        Info: 6: + IC(0.676 ns) + CELL(0.438 ns) = 4.487 ns; Loc. = LCCOMB_X48_Y19_N8; Fanout = 1; COMB Node = 'test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[2]~1'
        Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 4.571 ns; Loc. = LCFF_X48_Y19_N9; Fanout = 11; REG Node = 'test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[2]'
        Info: Total cell delay = 1.745 ns ( 38.18 % )
        Info: Total interconnect delay = 2.826 ns ( 61.82 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clk50" to destination register is 2.685 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk50'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 196; COMB Node = 'clk50~clkctrl'
            Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.685 ns; Loc. = LCFF_X48_Y19_N9; Fanout = 11; REG Node = 'test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|a_graycounter_q96:rdptr_g1p|counter7a[2]'
            Info: Total cell delay = 1.536 ns ( 57.21 % )
            Info: Total interconnect delay = 1.149 ns ( 42.79 % )
        Info: - Longest clock path from clock "clk50" to source register is 2.685 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk50'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 196; COMB Node = 'clk50~clkctrl'
            Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.685 ns; Loc. = LCFF_X48_Y19_N1; Fanout = 2; REG Node = 'test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[2]'
            Info: Total cell delay = 1.536 ns ( 57.21 % )
            Info: Total interconnect delay = 1.149 ns ( 42.79 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: Clock "clk25" Internal fmax is restricted to 210.08 MHz between source register "test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]" and destination memory "test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_we_reg"
    Info: fmax restricted to Clock High delay (2.38 ns) plus Clock Low delay (2.38 ns) : restricted to 4.76 ns. Expand message to see actual delay path.
        Info: + Longest register to memory delay is 4.296 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X51_Y17_N13; Fanout = 1; REG Node = 'test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]'
            Info: 2: + IC(0.319 ns) + CELL(0.438 ns) = 0.757 ns; Loc. = LCCOMB_X51_Y17_N24; Fanout = 1; COMB Node = 'test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|cmpr_736:wrfull_eq_comp|aneb_result_wire[0]~2'
            Info: 3: + IC(0.747 ns) + CELL(0.420 ns) = 1.924 ns; Loc. = LCCOMB_X50_Y19_N16; Fanout = 3; COMB Node = 'test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|cmpr_736:wrfull_eq_comp|aneb_result_wire[0]~4'
            Info: 4: + IC(0.450 ns) + CELL(0.150 ns) = 2.524 ns; Loc. = LCCOMB_X51_Y19_N6; Fanout = 74; COMB Node = 'test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|valid_wrreq~2'
            Info: 5: + IC(1.112 ns) + CELL(0.660 ns) = 4.296 ns; Loc. = M4K_X52_Y21; Fanout = 0; MEM Node = 'test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_we_reg'
            Info: Total cell delay = 1.668 ns ( 38.83 % )
            Info: Total interconnect delay = 2.628 ns ( 61.17 % )
        Info: - Smallest clock skew is 0.548 ns
            Info: + Shortest clock path from clock "clk25" to destination memory is 3.454 ns
                Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T24; Fanout = 278; CLK Node = 'clk25'
                Info: 2: + IC(1.923 ns) + CELL(0.689 ns) = 3.454 ns; Loc. = M4K_X52_Y21; Fanout = 0; MEM Node = 'test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_we_reg'
                Info: Total cell delay = 1.531 ns ( 44.33 % )
                Info: Total interconnect delay = 1.923 ns ( 55.67 % )
            Info: - Longest clock path from clock "clk25" to source register is 2.906 ns
                Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T24; Fanout = 278; CLK Node = 'clk25'
                Info: 2: + IC(1.527 ns) + CELL(0.537 ns) = 2.906 ns; Loc. = LCFF_X51_Y17_N13; Fanout = 1; REG Node = 'test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]'
                Info: Total cell delay = 1.379 ns ( 47.45 % )
                Info: Total interconnect delay = 1.527 ns ( 52.55 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is 0.035 ns
Info: tsu for register "test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_current.A" (data pin = "input_4bit[1]", clock pin = "clk25") is 5.401 ns
    Info: + Longest pin to register delay is 8.355 ns
        Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_R24; Fanout = 3; PIN Node = 'input_4bit[1]'
        Info: 2: + IC(5.452 ns) + CELL(0.420 ns) = 6.724 ns; Loc. = LCCOMB_X49_Y19_N2; Fanout = 2; COMB Node = 'test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_next.B~0'
        Info: 3: + IC(0.258 ns) + CELL(0.419 ns) = 7.401 ns; Loc. = LCCOMB_X49_Y19_N30; Fanout = 1; COMB Node = 'test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|Selector0~0'
        Info: 4: + IC(0.432 ns) + CELL(0.438 ns) = 8.271 ns; Loc. = LCCOMB_X49_Y19_N12; Fanout = 1; COMB Node = 'test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|Selector0~1'
        Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 8.355 ns; Loc. = LCFF_X49_Y19_N13; Fanout = 3; REG Node = 'test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_current.A'
        Info: Total cell delay = 2.213 ns ( 26.49 % )
        Info: Total interconnect delay = 6.142 ns ( 73.51 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk25" to destination register is 2.918 ns
        Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T24; Fanout = 278; CLK Node = 'clk25'
        Info: 2: + IC(1.539 ns) + CELL(0.537 ns) = 2.918 ns; Loc. = LCFF_X49_Y19_N13; Fanout = 3; REG Node = 'test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_current.A'
        Info: Total cell delay = 1.379 ns ( 47.26 % )
        Info: Total interconnect delay = 1.539 ns ( 52.74 % )
Info: tco from clock "clk50" to destination pin "length_buffer_out_11bit[2]" through register "test_bench1:test_bench_inst|FwdOutputCntrlr:FwdOutputCntrlr_inst|lengthValidReg:lengthValidReg_inst|lpm_ff:lpm_ff_component|dffs[2]" is 7.907 ns
    Info: + Longest clock path from clock "clk50" to source register is 2.684 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk50'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 196; COMB Node = 'clk50~clkctrl'
        Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 2.684 ns; Loc. = LCFF_X53_Y19_N13; Fanout = 2; REG Node = 'test_bench1:test_bench_inst|FwdOutputCntrlr:FwdOutputCntrlr_inst|lengthValidReg:lengthValidReg_inst|lpm_ff:lpm_ff_component|dffs[2]'
        Info: Total cell delay = 1.536 ns ( 57.23 % )
        Info: Total interconnect delay = 1.148 ns ( 42.77 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 4.973 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X53_Y19_N13; Fanout = 2; REG Node = 'test_bench1:test_bench_inst|FwdOutputCntrlr:FwdOutputCntrlr_inst|lengthValidReg:lengthValidReg_inst|lpm_ff:lpm_ff_component|dffs[2]'
        Info: 2: + IC(2.311 ns) + CELL(2.662 ns) = 4.973 ns; Loc. = PIN_E26; Fanout = 0; PIN Node = 'length_buffer_out_11bit[2]'
        Info: Total cell delay = 2.662 ns ( 53.53 % )
        Info: Total interconnect delay = 2.311 ns ( 46.47 % )
Info: Longest tpd from source pin "clk25" to destination pin "clk25_out" is 7.977 ns
    Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T24; Fanout = 278; CLK Node = 'clk25'
    Info: 2: + IC(4.493 ns) + CELL(2.642 ns) = 7.977 ns; Loc. = PIN_T25; Fanout = 0; PIN Node = 'clk25_out'
    Info: Total cell delay = 3.484 ns ( 43.68 % )
    Info: Total interconnect delay = 4.493 ns ( 56.32 % )
Info: th for register "test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|shift1_4bit:shift4bit_inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]" (data pin = "input_4bit[1]", clock pin = "clk25") is -3.011 ns
    Info: + Longest clock path from clock "clk25" to destination register is 2.906 ns
        Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T24; Fanout = 278; CLK Node = 'clk25'
        Info: 2: + IC(1.527 ns) + CELL(0.537 ns) = 2.906 ns; Loc. = LCFF_X51_Y17_N27; Fanout = 5; REG Node = 'test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|shift1_4bit:shift4bit_inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]'
        Info: Total cell delay = 1.379 ns ( 47.45 % )
        Info: Total interconnect delay = 1.527 ns ( 52.55 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 6.183 ns
        Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_R24; Fanout = 3; PIN Node = 'input_4bit[1]'
        Info: 2: + IC(5.097 ns) + CELL(0.150 ns) = 6.099 ns; Loc. = LCCOMB_X51_Y17_N26; Fanout = 1; COMB Node = 'test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|shift1_4bit:shift4bit_inst|lpm_shiftreg:lpm_shiftreg_component|_~1'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.183 ns; Loc. = LCFF_X51_Y17_N27; Fanout = 5; REG Node = 'test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|shift1_4bit:shift4bit_inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]'
        Info: Total cell delay = 1.086 ns ( 17.56 % )
        Info: Total interconnect delay = 5.097 ns ( 82.44 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 173 megabytes
    Info: Processing ended: Tue Apr 28 15:16:21 2015
    Info: Elapsed time: 00:00:01
=======
    Info: Processing started: Tue Apr 28 16:59:02 2015
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Receive_Port -c Receive_Port --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock25" is an undefined clock
Info: Clock "clock25" has Internal fmax of 300.3 MHz between source register "MII_to_RCV:phy_inst|addr_curr[6]" and destination register "MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[0]" (period= 3.33 ns)
    Info: + Longest register to register delay is 3.116 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y6_N21; Fanout = 2; REG Node = 'MII_to_RCV:phy_inst|addr_curr[6]'
        Info: 2: + IC(0.332 ns) + CELL(0.398 ns) = 0.730 ns; Loc. = LCCOMB_X14_Y6_N18; Fanout = 1; COMB Node = 'MII_to_RCV:phy_inst|Equal1~0'
        Info: 3: + IC(0.251 ns) + CELL(0.388 ns) = 1.369 ns; Loc. = LCCOMB_X14_Y6_N16; Fanout = 2; COMB Node = 'MII_to_RCV:phy_inst|Equal1~2'
        Info: 4: + IC(0.437 ns) + CELL(0.419 ns) = 2.225 ns; Loc. = LCCOMB_X15_Y6_N30; Fanout = 12; COMB Node = 'MII_to_RCV:phy_inst|Selector3~1'
        Info: 5: + IC(0.232 ns) + CELL(0.659 ns) = 3.116 ns; Loc. = LCFF_X15_Y6_N7; Fanout = 4; REG Node = 'MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[0]'
        Info: Total cell delay = 1.864 ns ( 59.82 % )
        Info: Total interconnect delay = 1.252 ns ( 40.18 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clock25" to destination register is 2.674 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; CLK Node = 'clock25'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G6; Fanout = 72; COMB Node = 'clock25~clkctrl'
            Info: 3: + IC(1.020 ns) + CELL(0.537 ns) = 2.674 ns; Loc. = LCFF_X15_Y6_N7; Fanout = 4; REG Node = 'MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[0]'
            Info: Total cell delay = 1.536 ns ( 57.44 % )
            Info: Total interconnect delay = 1.138 ns ( 42.56 % )
        Info: - Longest clock path from clock "clock25" to source register is 2.674 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; CLK Node = 'clock25'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G6; Fanout = 72; COMB Node = 'clock25~clkctrl'
            Info: 3: + IC(1.020 ns) + CELL(0.537 ns) = 2.674 ns; Loc. = LCFF_X14_Y6_N21; Fanout = 2; REG Node = 'MII_to_RCV:phy_inst|addr_curr[6]'
            Info: Total cell delay = 1.536 ns ( 57.44 % )
            Info: Total interconnect delay = 1.138 ns ( 42.56 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[24]" (data pin = "init", clock pin = "clock25") is 1.488 ns
    Info: + Longest pin to register delay is 4.206 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 33; PIN Node = 'init'
        Info: 2: + IC(1.494 ns) + CELL(0.420 ns) = 2.893 ns; Loc. = LCCOMB_X18_Y33_N26; Fanout = 32; COMB Node = 'crc32x4r:crc_inst|crcreg_clock_enable'
        Info: 3: + IC(0.653 ns) + CELL(0.660 ns) = 4.206 ns; Loc. = LCFF_X16_Y33_N3; Fanout = 2; REG Node = 'crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[24]'
        Info: Total cell delay = 2.059 ns ( 48.95 % )
        Info: Total interconnect delay = 2.147 ns ( 51.05 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clock25" to destination register is 2.682 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; CLK Node = 'clock25'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G6; Fanout = 72; COMB Node = 'clock25~clkctrl'
        Info: 3: + IC(1.028 ns) + CELL(0.537 ns) = 2.682 ns; Loc. = LCFF_X16_Y33_N3; Fanout = 2; REG Node = 'crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[24]'
        Info: Total cell delay = 1.536 ns ( 57.27 % )
        Info: Total interconnect delay = 1.146 ns ( 42.73 % )
Info: tco from clock "clock25" to destination pin "outCRC[28]" through register "crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[28]" is 7.356 ns
    Info: + Longest clock path from clock "clock25" to source register is 2.685 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; CLK Node = 'clock25'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G6; Fanout = 72; COMB Node = 'clock25~clkctrl'
        Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.685 ns; Loc. = LCFF_X18_Y33_N5; Fanout = 6; REG Node = 'crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[28]'
        Info: Total cell delay = 1.536 ns ( 57.21 % )
        Info: Total interconnect delay = 1.149 ns ( 42.79 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 4.421 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y33_N5; Fanout = 6; REG Node = 'crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[28]'
        Info: 2: + IC(1.632 ns) + CELL(2.789 ns) = 4.421 ns; Loc. = PIN_F6; Fanout = 0; PIN Node = 'outCRC[28]'
        Info: Total cell delay = 2.789 ns ( 63.09 % )
        Info: Total interconnect delay = 1.632 ns ( 36.91 % )
Info: th for register "crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[21]" (data pin = "init", clock pin = "clock25") is 0.150 ns
    Info: + Longest clock path from clock "clock25" to destination register is 2.685 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; CLK Node = 'clock25'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G6; Fanout = 72; COMB Node = 'clock25~clkctrl'
        Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.685 ns; Loc. = LCFF_X18_Y33_N11; Fanout = 2; REG Node = 'crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[21]'
        Info: Total cell delay = 1.536 ns ( 57.21 % )
        Info: Total interconnect delay = 1.149 ns ( 42.79 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.801 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 33; PIN Node = 'init'
        Info: 2: + IC(1.496 ns) + CELL(0.242 ns) = 2.717 ns; Loc. = LCCOMB_X18_Y33_N10; Fanout = 1; COMB Node = 'crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|_~23'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.801 ns; Loc. = LCFF_X18_Y33_N11; Fanout = 2; REG Node = 'crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[21]'
        Info: Total cell delay = 1.305 ns ( 46.59 % )
        Info: Total interconnect delay = 1.496 ns ( 53.41 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 163 megabytes
    Info: Processing ended: Tue Apr 28 16:59:02 2015
    Info: Elapsed time: 00:00:00
>>>>>>> ca5943ec5eacd2e0f43015dc9a277b999122c09d
    Info: Total CPU time (on all processors): 00:00:01


