

================================================================
== Vitis HLS Report for 'cordiccart2pol'
================================================================
* Date:           Sun Oct 29 22:27:28 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        cordiccart2pol
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.848 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      267|      267|  2.670 us|  2.670 us|  268|  268|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                   |                                         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                      Instance                     |                  Module                 |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_cordiccart2pol_Pipeline_VITIS_LOOP_30_1_fu_96  |cordiccart2pol_Pipeline_VITIS_LOOP_30_1  |      243|      243|  2.430 us|  2.430 us|  243|  243|       no|
        +---------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    226|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   11|    1260|   2032|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    214|    -|
|Register         |        -|    -|     256|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   11|    1516|   2472|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    5|       1|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+
    |                      Instance                     |                  Module                 | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+
    |control_s_axi_U                                    |control_s_axi                            |        0|   0|  182|  296|    0|
    |grp_cordiccart2pol_Pipeline_VITIS_LOOP_30_1_fu_96  |cordiccart2pol_Pipeline_VITIS_LOOP_30_1  |        0|   3|  587|  704|    0|
    |faddfsub_32ns_32ns_32_5_full_dsp_1_U10             |faddfsub_32ns_32ns_32_5_full_dsp_1       |        0|   2|  205|  390|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U13                    |fcmp_32ns_32ns_1_2_no_dsp_1              |        0|   0|    0|    0|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U11                  |fmul_32ns_32ns_32_4_max_dsp_1            |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U12                  |fmul_32ns_32ns_32_4_max_dsp_1            |        0|   3|  143|  321|    0|
    |fsqrt_32ns_32ns_32_16_no_dsp_1_U14                 |fsqrt_32ns_32ns_32_16_no_dsp_1           |        0|   0|    0|    0|    0|
    +---------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+
    |Total                                              |                                         |        0|  11| 1260| 2032|    0|
    +---------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |QUAD23_fu_167_p2         |       and|   0|  0|   2|           1|           1|
    |and_ln48_fu_223_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln22_1_fu_155_p2    |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln22_fu_149_p2      |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln48_1_fu_213_p2    |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln48_fu_207_p2      |      icmp|   0|  0|  15|           8|           2|
    |or_ln22_fu_161_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln48_fu_219_p2        |        or|   0|  0|   2|           1|           1|
    |current_theta_fu_240_p3  |    select|   0|  0|  32|           1|          32|
    |current_x_3_fu_182_p3    |    select|   0|  0|  32|           1|          32|
    |select_ln48_fu_228_p3    |    select|   0|  0|  31|           1|          31|
    |xor_ln24_fu_172_p2       |       xor|   0|  0|  33|          32|          33|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 226|         101|         138|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  117|         26|    1|         26|
    |grp_fu_105_ce      |    9|          2|    1|          2|
    |grp_fu_105_opcode  |   20|          4|    2|          8|
    |grp_fu_105_p0      |   20|          4|   32|        128|
    |grp_fu_105_p1      |   20|          4|   32|        128|
    |grp_fu_121_opcode  |   14|          3|    5|         15|
    |grp_fu_121_p0      |   14|          3|   32|         96|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  214|         46|  105|        403|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                              | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |QUAD23_reg_284                                                  |   1|   0|    1|          0|
    |ap_CS_fsm                                                       |  25|   0|   25|          0|
    |current_theta_1_reg_332                                         |  32|   0|   32|          0|
    |current_x_3_reg_289                                             |  32|   0|   32|          0|
    |grp_cordiccart2pol_Pipeline_VITIS_LOOP_30_1_fu_96_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln48_1_reg_309                                             |   1|   0|    1|          0|
    |icmp_ln48_reg_304                                               |   1|   0|    1|          0|
    |mul1_reg_294                                                    |  32|   0|   32|          0|
    |mul_reg_299                                                     |  32|   0|   32|          0|
    |p_x_assign_reg_319                                              |  32|   0|   32|          0|
    |select_ln48_reg_324                                             |   1|   0|   32|         31|
    |tmp_1_reg_279                                                   |   1|   0|    1|          0|
    |tmp_3_reg_314                                                   |   1|   0|    1|          0|
    |x_read_reg_264                                                  |  32|   0|   32|          0|
    |y_read_reg_255                                                  |  32|   0|   32|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                           | 256|   0|  287|         31|
    +----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|         control|       pointer|
|s_axi_control_AWREADY  |  out|    1|       s_axi|         control|       pointer|
|s_axi_control_AWADDR   |   in|    6|       s_axi|         control|       pointer|
|s_axi_control_WVALID   |   in|    1|       s_axi|         control|       pointer|
|s_axi_control_WREADY   |  out|    1|       s_axi|         control|       pointer|
|s_axi_control_WDATA    |   in|   32|       s_axi|         control|       pointer|
|s_axi_control_WSTRB    |   in|    4|       s_axi|         control|       pointer|
|s_axi_control_ARVALID  |   in|    1|       s_axi|         control|       pointer|
|s_axi_control_ARREADY  |  out|    1|       s_axi|         control|       pointer|
|s_axi_control_ARADDR   |   in|    6|       s_axi|         control|       pointer|
|s_axi_control_RVALID   |  out|    1|       s_axi|         control|       pointer|
|s_axi_control_RREADY   |   in|    1|       s_axi|         control|       pointer|
|s_axi_control_RDATA    |  out|   32|       s_axi|         control|       pointer|
|s_axi_control_RRESP    |  out|    2|       s_axi|         control|       pointer|
|s_axi_control_BVALID   |  out|    1|       s_axi|         control|       pointer|
|s_axi_control_BREADY   |   in|    1|       s_axi|         control|       pointer|
|s_axi_control_BRESP    |  out|    2|       s_axi|         control|       pointer|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
+-----------------------+-----+-----+------------+----------------+--------------+

