// ttl_74x16863 - 18-bit bus transceiver (3-state). Widebus 245 scaled to 18 bits.
module ttl_74x16863 (
    input  logic        oe_n,
    input  logic        dir,
    input  logic [17:0] a_in,
    input  logic [17:0] b_in,
    output logic [17:0] a_out,
    output logic [17:0] b_out,
    output logic        a_oe_n,
    output logic        b_oe_n
);
    always_comb begin
        if (oe_n) begin
            a_out  = 18'h0_0000; b_out  = 18'h0_0000;
            a_oe_n = 1'b1;       b_oe_n = 1'b1;
        end else if (dir) begin
            a_out  = 18'h0_0000; b_out  = a_in;
            a_oe_n = 1'b1;       b_oe_n = 1'b0;
        end else begin
            a_out  = b_in;       b_out  = 18'h0_0000;
            a_oe_n = 1'b0;       b_oe_n = 1'b1;
        end
    end
endmodule
