\begin{acronym}
\acro{ADC}[ADC]{Analog to Digital Converter}
\acro{ADEXP}[AdExp-I\&F]{Adaptive-Exponential Integrate and Fire}
\acro{ADEXP-LIF}[AdExp-LIF]{Adaptive-Exponential Leaky Integrate-and-fire}
\acro{ADM}[ADM]{Asynchronous Delta Modulator}
\acro{AER}[AER]{Address-Event Representation}
\acro{AEX}[AEX]{AER EXtension board}
\acro{AE}[AE]{Address-Event}
\acro{AFM}[AFM]{Atomic Force Microscope}
\acro{AGC}[AGC]{Automatic Gain Control}
\acro{AI}[AI]{Artificial Intelligence}
\acro{AMDA}[AMDA]{AER Motherboard with D/A converters}
\acro{ANN}[ANN]{Artificial Neural Network}
\acro{API}[API]{Application Programming Interface}
\acro{APMOM}[APMOM]{Alternate Polarity Metal On Metal}
\acro{ARM}[ARM]{Advanced RISC Machine}
\acro{ASIC}[ASIC]{Application Specific Integrated Circuit}
\acro{AdExp}[AdExp-IF]{Adaptive Exponential Integrate-and-Fire}
\acro{BCM}[BMC]{Bienenstock-Cooper-Munro}
\acro{BD}[BD]{Bundled Data}
\acro{BEOL}[BEOL]{Back-end of Line}
\acro{BG}[BG]{Bias Generator}
\acro{BMI}[BMI]{Brain-Machince Interface}
\acro{BTB}[BTB]{band-to-band tunnelling}
\acro{CAD}[CAD]{Computer Aided Design}
\acro{CAM}[CAM]{Content Addressable Memory}
\acro{CAVIAR}[CAVIAR]{Convolution AER Vision Architecture for Real-Time}
\acro{CA}[CA]{Cortical Automaton}
\acro{CCN}[CCN]{Cooperative and Competitive Network}
\acro{CDR}[CDR]{Clock-Data Recovery}
\acro{CFC}[CFC]{Current to Frequency Converter}
\acro{CHP}[CHP]{Communicating Hardware Processes}
\acro{CMIM}[CMIM]{Metal-insulator-metal Capacitor}
\acro{CML}[CML]{Current Mode Logic}
\acro{CMOL}[CMOL]{Hybrid CMOS nanoelectronic circuits}
\acro{CMOS}[CMOS]{Complementary Metal-Oxide-Semiconductor}
\acro{CNN}[CCN]{Convolutional Neural Network}
\acro{COTS}[COTS]{Commercial Off-The-Shelf}
\acro{CPG}[CPG]{Central Pattern Generator}
\acro{CPLD}[CPLD]{Complex Programmable Logic Device}
\acro{CPU}[CPU]{Central Processing Unit}
\acro{CSM}[CSM]{Cortical State Machine}
\acro{CSP}[CSP]{Constraint Satisfaction Problem}
\acro{CTXCTL}[CTXCTL]{CortexControl}
\acro{CV}[CV]{Coefficient of Variation}
\acro{DAC}[DAC]{Digital to Analog Converter}
\acro{DAS}[DAS]{Dynamic Auditory Sensor}
\acro{DAVIS}[DAVIS]{Dynamic and Active Pixel Vision Sensor}
\acro{DBN}[DBN]{Deep Belief Network}
\acro{DFA}[DFA]{Deterministic Finite Automaton}
\acro{DIBL}[DIBL]{drain-induced-barrier-lowering}
\acro{DI}[DI]{delay insensitive}
\acro{DMA}[DMA]{Direct Memory Access}
\acro{DNF}[DNF]{Dynamic Neural Field}
\acro{DNN}[DNN]{Deep Neural Network}
\acro{DOF}[DOF]{Degrees of Freedom}
\acro{DPE}[DPE]{Dynamic Parameter Estimation}
\acro{DPI}[DPI]{Differential Pair Integrator}
\acro{DRAM}[DRAM]{Dynamic Random Access Memory}
\acro{DRRZ}[DR-RZ]{Dual-Rail Return-to-Zero}
\acro{DR}[DR]{Dual Rail}
\acro{DSP}[DSP]{Digital Signal Processor}
\acro{DVS}[DVS]{Dynamic Vision Sensor}
\acro{DYNAP}[DYNAP]{Dynamic Neuromorphic Asynchronous Processor}
\acro{EBL}[EBL]{Electron Beam Lithography}
\acro{EDVAC}[EDVAC]{Electronic Discrete Variable Automatic Computer}
\acro{EEG}[EEG]{electroencephalography}
\acro{EIN}[EIN]{Excitatory-Inhibitory Network}
\acro{EM}[EM]{Expectation Maximization}
\acro{EPSC}[EPSC]{Excitatory Post-Synaptic Current}
\acro{EPSP}[EPSP]{Excitatory Post-Synaptic Potential}
\acro{EZ}[EZ]{Epileptogenic Zone}
\acro{FDSOI}[FDSOI]{Fully-Depleted Silicon on Insulator}
\acro{FET}[FET]{Field-Effect Transistor}
\acro{FFT}[FFT]{Fast Fourier Transform}
\acro{FI}[F-I]{Frequency-Current}
\acro{FPGA}[FPGA]{Field Programmable Gate Array}
\acro{FR}[FR]{Fast Ripple}
\acro{FSA}[FSA]{Finite State Automaton}
\acro{FSM}[FSM]{Finite State Machine}
\acro{GIDL}[GIDL]{gate-induced-drain-leakage}
\acro{GOPS}[GOPS]{Giga-Operations per Second}
\acro{GPU}[GPU]{Graphical Processing Unit}
\acro{GUI}[GUI]{Graphical User Interface}
\acro{HAL}[HAL]{Hardware Abstraction Layer}
\acro{HFO}[HFO]{High Frequency Oscillation}
\acro{HH}[H\&H]{Hodgkin \& Huxley}
\acro{HMM}[HMM]{Hidden Markov Model}
\acro{HRS}[HRS]{High-Resistive State}
\acro{HR}[HR]{Human Readable}
\acro{HSE}[HSE]{Handshaking Expansion}
\acro{HW}[HW]{Hardware}
\acro{ICT}[ICT]{Information and Communication Technology}
\acro{IC}[IC]{Integrated Circuit}
\acro{IEEG}[iEEG]{intracranial electroencephalography}
\acro{IF2DWTA}[IF2DWTA]{Integrate \& Fire 2--Dimensional WTA}
\acro{IFSLWTA}[IFSLWTA]{Integrate \& Fire Stop Learning WTA}
\acro{IF}[I\&F]{Integrate-and-Fire}
\acro{IMU}[IMU]{Inertial Measurement Unit}
\acro{INCF}[INCF]{International Neuroinformatics Coordinating Facility}
\acro{INI}[INI]{Institute of Neuroinformatics}
\acro{IO}[I/O]{Input/Output}
\acro{IPSC}[IPSC]{Inhibitory Post-Synaptic Current}
\acro{IPSP}[IPSP]{Inhibitory Post-Synaptic Potential}
\acro{IP}[IP]{Intellectual Property}
\acro{ISI}[ISI]{Inter-Spike Interval}
\acro{IoT}[IoT]{Internet of Things}
\acro{JFLAP}[JFLAP]{Java - Formal Languages and Automata Package}
\acro{LEDR}[LEDR]{Level-Encoded Dual-Rail}
\acro{LFP}[LFP]{Local Field Potential}
\acro{LIF}[LIF]{Leaky Integrate-and-fire}
\acro{LLC}[LLC]{Low Leakage Cell}
\acro{LNA}[LNA]{Low-Noise Amplifier}
\acro{LPF}[LPF]{Low Pass Filter}
\acro{LRS}[LRS]{Low-Resistive State}
\acro{LSM}[LSM]{Liquid State Machine}
\acro{LTD}[LTD]{Long Term Depression}
\acro{LTI}[LTI]{Linear Time-Invariant}
\acro{LTP}[LTP]{Long Term Potentiation}
\acro{LTU}[LTU]{Linear Threshold Unit}
\acro{LUT}[LUT]{Look-Up Table}
\acro{LVDS}[LVDS]{Low Voltage Differential Signaling}
\acro{MCMC}[MCMC]{Markov-Chain Monte Carlo}
\acro{MEMS}[MEMS]{Micro Electro Mechanical System}
\acro{MFR}[MFR]{Mean Firing Rate}
\acro{MIM}[MIM]{Metal Insulator Metal}
\acro{MLP}[MLP]{Multilayer Perceptron}
\acro{MOSCAP}[MOSCAP]{Metal Oxide Semiconductor Capacitor}
\acro{MOSFET}[MOSFET]{Metal Oxide Semiconductor Field-Effect Transistor}
\acro{MOS}[MOS]{Metal Oxide Semiconductor}
\acro{MRI}[MRI]{Magnetic Resonance Imaging}
\acro{NDFSM}[NDFSM]{Non-deterministic Finite State Machine} 
\acro{ND}[ND]{Noise-Driven}
\acro{NEF}[NEF]{Neural Engineering Framework}
\acro{NHML}[NHML]{Neuromorphic Hardware Mark-up Language}
\acro{NIL}[NIL]{Nano-Imprint Lithography}
\acro{NMDA}[NMDA]{N-Methyl-D-Aspartate}
\acro{NME}[NE]{Neuromorphic Engineering}
\acro{NN}[NN]{Neural Network}
\acro{NOC}[NoC]{Network-on-Chip}
\acro{NRZ}[NRZ]{Non-Return-to-Zero}
\acro{NSM}[NSM]{Neural State Machine}
\acro{OR}[OR]{Operating Room}
\acro{OTA}[OTA]{Operational Transconductance Amplifier}
\acro{PCB}[PCB]{Printed Circuit Board}
\acro{PCHB}[PCHB]{Pre-Charge Half-Buffer}
\acro{PCM}[PCM]{Phase Change Memory}
\acro{PE}[PE]{Phase Encoding}
\acro{PFA}[PFA]{Probabilistic Finite Automaton}
\acro{PFC}[PFC]{prefrontal cortex}
\acro{PFM}[PFM]{Pulse Frequency Modulation}
\acro{PR}[PR]{Production Rule}
\acro{PSC}[PSC]{Post-Synaptic Current}
\acro{PSP}[PSP]{Post-Synaptic Potential}
\acro{PSTH}[PSTH]{Peri-Stimulus Time Histogram}
\acro{QDI}[QDI]{Quasi Delay Insensitive}
\acro{RAM}[RAM]{Random Access Memory}
\acro{RA}[RA]{Resected Area}
\acro{RDF}[RDF]{random dopant fluctuation}
\acro{RELU}[ReLu]{Rectified Linear Unit}
\acro{RLS}[RLS]{Recursive Least-Squares}
\acro{RMSE}[RMSE]{Root Mean Squared-Error}
\acro{RMS}[RMS]{Root Mean Squared}
\acro{RNN}[RNN]{Recurrent Neural Networks}
\acro{ROLLS}[ROLLS]{Reconfigurable On-Line Learning Spiking}
\acro{RRAM}[R-RAM]{Resistive Random Access Memory}
\acro{R}[R]{Ripples}
\acro{SAC}[SAC]{Selective Attention Chip}
\acro{SAT}[SAT]{Boolean Satisfiability Problem}
\acro{SCX}[SCX]{Silicon CorteX}
\acro{SD}[SD]{Signal-Driven}
\acro{SEM}[SEM]{Spike-based Expectation Maximization}
\acro{SFA}[SFA]{Spike-frequency Adaptation}
\acro{SSA}[SSA]{Stimulus-specific adaptation}
\acro{SLAM}[SLAM]{Simultaneous Localization and Mapping}
\acro{SNN}[SNN]{Spiking Neural Network}
\acro{SNR}[SNR]{Signal to Noise Ratio}
\acro{SOC}[SOC]{System-On-Chip}
\acro{SOI}[SOI]{Silicon on Insulator}
\acro{SOZ}[SOZ]{Seizure Onset Zone}
\acro{SP}[SP]{Separation Property}
\acro{SRAM}[SRAM]{Static Random Access Memory}
\acro{STDP}[STDP]{Spike-Timing Dependent Plasticity}
\acro{tSTDP}[tSTDP]{triplet-STDP}
\acro{STD}[STD]{Short-Term Depression}
\acro{STP}[STP]{Short-Term Plasticity}
\acro{STT-MRAM}[STT-MRAM]{Spin-Transfer Torque Magnetic Random Access Memory}
\acro{STT}[STT]{Spin-Transfer Torque}
\acro{SW}[SW]{Software}
\acro{TCAM}[TCAM]{Ternary Content-Addressable Memory}
\acro{TFT}[TFT]{Thin Film Transistor}
\acro{TLE}[TLE]{Temporal Lobe Epilepsy}
\acro{TTFS}[TTFS]{Time-to-the-First-Spike}
\acro{USB}[USB]{Universal Serial Bus}
\acro{VHDL}[VHDL]{VHSIC Hardware Description Language}
\acro{VLSI}[VLSI]{Very Large Scale Integration}
\acro{VTA}[VTA]{Ventral Tegmental Area}
\acro{VOR}[VOR]{Vestibulo-Ocular Reflex}
\acro{WCST}[WCST]{Wisconsin Card Sorting Test}
\acro{WTA}[WTA]{Winner-Take-All}
\acro{XML}[XML]{eXtensible Mark-up Language}
\acro{divmod3}[DIVMOD3]{divisibility of a number by three}
\acro{hWTA}[hWTA]{hard Winner-Take-All}
\acro{sWTA}[sWTA]{soft Winner-Take-All}
\end{acronym}
