
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v' to AST representation.
Generating RTLIL representation for module `\c_matrix_vec_mult_core_18_10_16_1_1'.
Generating RTLIL representation for module `\elementwise_add_core_18_18_9'.
Generating RTLIL representation for module `\elementwise_sub_core_18_18_9'.
Generating RTLIL representation for module `\elementwise_mult_core_18_1810_9_1'.
Generating RTLIL representation for module `\fp_rounding_unit_1_37_10'.
Generating RTLIL representation for module `\dsp_signed_mult_18x18_unit_18_18_1'.
Generating RTLIL representation for module `\dft_16_top_18'.
Generating RTLIL representation for module `\codeBlock89324_18'.
Generating RTLIL representation for module `\codeBlock88206_18'.
Generating RTLIL representation for module `\shift_register_group_18_910'.
Generating RTLIL representation for module `\shift_register_unit_18_10'.
Generating RTLIL representation for module `\addfxp_18_1'.
Generating RTLIL representation for module `\multfix_alt_dsp_18'.
Generating RTLIL representation for module `\dsp_signed_mult_18x18_unit_18_36_0'.
Generating RTLIL representation for module `\shiftRegFIFO_2_1'.
Generating RTLIL representation for module `\shiftRegFIFO_5_1'.
Generating RTLIL representation for module `\subfxp_18_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: subfxp_18_1         
root of   0 design levels: shiftRegFIFO_5_1    
root of   0 design levels: shiftRegFIFO_2_1    
root of   0 design levels: dsp_signed_mult_18x18_unit_18_36_0
root of   1 design levels: multfix_alt_dsp_18  
root of   0 design levels: addfxp_18_1         
root of   0 design levels: shift_register_unit_18_10
root of   1 design levels: shift_register_group_18_910
root of   2 design levels: codeBlock88206_18   
root of   1 design levels: codeBlock89324_18   
root of   3 design levels: dft_16_top_18       
root of   0 design levels: dsp_signed_mult_18x18_unit_18_18_1
root of   0 design levels: fp_rounding_unit_1_37_10
root of   1 design levels: elementwise_mult_core_18_1810_9_1
root of   0 design levels: elementwise_sub_core_18_18_9
root of   0 design levels: elementwise_add_core_18_18_9
root of   4 design levels: c_matrix_vec_mult_core_18_10_16_1_1
Automatically selected c_matrix_vec_mult_core_18_10_16_1_1 as design top module.

2.2. Analyzing design hierarchy..
Top module:  \c_matrix_vec_mult_core_18_10_16_1_1
Used module:     \elementwise_add_core_18_18_9
Used module:     \elementwise_sub_core_18_18_9
Used module:     \elementwise_mult_core_18_1810_9_1
Used module:         \fp_rounding_unit_1_37_10
Used module:         \dsp_signed_mult_18x18_unit_18_18_1
Used module:     \dft_16_top_18
Used module:         \codeBlock89324_18
Used module:             \addfxp_18_1
Used module:             \subfxp_18_1
Used module:             \shiftRegFIFO_2_1
Used module:         \codeBlock88206_18
Used module:             \multfix_alt_dsp_18
Used module:                 \dsp_signed_mult_18x18_unit_18_36_0
Used module:             \shiftRegFIFO_5_1
Used module:     \shift_register_group_18_910
Used module:         \shift_register_unit_18_10

2.3. Analyzing design hierarchy..
Top module:  \c_matrix_vec_mult_core_18_10_16_1_1
Used module:     \elementwise_add_core_18_18_9
Used module:     \elementwise_sub_core_18_18_9
Used module:     \elementwise_mult_core_18_1810_9_1
Used module:         \fp_rounding_unit_1_37_10
Used module:         \dsp_signed_mult_18x18_unit_18_18_1
Used module:     \dft_16_top_18
Used module:         \codeBlock89324_18
Used module:             \addfxp_18_1
Used module:             \subfxp_18_1
Used module:             \shiftRegFIFO_2_1
Used module:         \codeBlock88206_18
Used module:             \multfix_alt_dsp_18
Used module:                 \dsp_signed_mult_18x18_unit_18_36_0
Used module:             \shiftRegFIFO_5_1
Used module:     \shift_register_group_18_910
Used module:         \shift_register_unit_18_10
Removed 0 unused modules.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_1_1.dft_16_top_18_inst.X31 from 32 bits to 18 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_1_1.dft_16_top_18_inst.X29 from 32 bits to 18 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_1_1.dft_16_top_18_inst.X27 from 32 bits to 18 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_1_1.dft_16_top_18_inst.X25 from 32 bits to 18 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_1_1.dft_16_top_18_inst.X23 from 32 bits to 18 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_1_1.dft_16_top_18_inst.X21 from 32 bits to 18 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_1_1.dft_16_top_18_inst.X19 from 32 bits to 18 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_1_1.dft_16_top_18_inst.X17 from 32 bits to 18 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_1_1.dft_16_top_18_inst.X15 from 32 bits to 18 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_1_1.dft_16_top_18_inst.X13 from 32 bits to 18 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_1_1.dft_16_top_18_inst.X11 from 32 bits to 18 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_1_1.dft_16_top_18_inst.X9 from 32 bits to 18 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_1_1.dft_16_top_18_inst.X7 from 32 bits to 18 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_1_1.dft_16_top_18_inst.X5 from 32 bits to 18 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_1_1.dft_16_top_18_inst.X3 from 32 bits to 18 bits.
Warning: Resizing cell port c_matrix_vec_mult_core_18_10_16_1_1.dft_16_top_18_inst.X1 from 32 bits to 18 bits.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3172$88 in module shiftRegFIFO_5_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3146$87 in module shiftRegFIFO_2_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3120$86 in module dsp_signed_mult_18x18_unit_18_36_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3016$80 in module shift_register_unit_18_10.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2812$75 in module codeBlock88206_18.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2309$64 in module codeBlock89324_18.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1577$63 in module dsp_signed_mult_18x18_unit_18_18_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1556$60 in module dsp_signed_mult_18x18_unit_18_18_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1517$56 in module fp_rounding_unit_1_37_10.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1507$55 in module fp_rounding_unit_1_37_10.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1433$53 in module elementwise_mult_core_18_1810_9_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1090$42 in module elementwise_sub_core_18_18_9.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:945$31 in module elementwise_add_core_18_18_9.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:663$19 in module c_matrix_vec_mult_core_18_10_16_1_1.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 9 redundant assignments.
Promoted 5 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\subfxp_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3200$89'.
Creating decoders for process `\shiftRegFIFO_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3172$88'.
     1/5: $0\mem_4[0:0]
     2/5: $0\mem_3[0:0]
     3/5: $0\mem_2[0:0]
     4/5: $0\mem_1[0:0]
     5/5: $0\mem_0[0:0]
Creating decoders for process `\shiftRegFIFO_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3146$87'.
     1/2: $0\mem_1[0:0]
     2/2: $0\mem_0[0:0]
Creating decoders for process `\dsp_signed_mult_18x18_unit_18_36_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3120$86'.
     1/3: $0\output_valid[0:0]
     2/3: $0\result_valid[0:0]
     3/3: $0\input_valid[0:0]
Creating decoders for process `\dsp_signed_mult_18x18_unit_18_36_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3113$83'.
Creating decoders for process `\addfxp_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3056$81'.
Creating decoders for process `\shift_register_unit_18_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3016$80'.
     1/10: $0\shift_registers_9[17:0]
     2/10: $0\shift_registers_8[17:0]
     3/10: $0\shift_registers_7[17:0]
     4/10: $0\shift_registers_6[17:0]
     5/10: $0\shift_registers_5[17:0]
     6/10: $0\shift_registers_4[17:0]
     7/10: $0\shift_registers_3[17:0]
     8/10: $0\shift_registers_2[17:0]
     9/10: $0\shift_registers_1[17:0]
    10/10: $0\shift_registers_0[17:0]
Creating decoders for process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2812$75'.
     1/81: $0\next[0:0]
     2/81: $0\tm71[17:0]
     3/81: $0\tm68[17:0]
     4/81: $0\tm65[17:0]
     5/81: $0\tm62[17:0]
     6/81: $0\tm59[17:0]
     7/81: $0\tm56[17:0]
     8/81: $0\tm53[17:0]
     9/81: $0\tm50[17:0]
    10/81: $0\tm47[17:0]
    11/81: $0\tm44[17:0]
    12/81: $0\tm41[17:0]
    13/81: $0\tm38[17:0]
    14/81: $0\tm35[17:0]
    15/81: $0\tm32[17:0]
    16/81: $0\tm29[17:0]
    17/81: $0\tm26[17:0]
    18/81: $0\tm70[17:0]
    19/81: $0\tm67[17:0]
    20/81: $0\tm64[17:0]
    21/81: $0\tm61[17:0]
    22/81: $0\tm58[17:0]
    23/81: $0\tm55[17:0]
    24/81: $0\tm52[17:0]
    25/81: $0\tm49[17:0]
    26/81: $0\tm46[17:0]
    27/81: $0\tm43[17:0]
    28/81: $0\tm40[17:0]
    29/81: $0\tm37[17:0]
    30/81: $0\tm34[17:0]
    31/81: $0\tm31[17:0]
    32/81: $0\tm28[17:0]
    33/81: $0\tm25[17:0]
    34/81: $0\tm69[17:0]
    35/81: $0\tm66[17:0]
    36/81: $0\tm63[17:0]
    37/81: $0\tm60[17:0]
    38/81: $0\tm57[17:0]
    39/81: $0\tm54[17:0]
    40/81: $0\tm51[17:0]
    41/81: $0\tm48[17:0]
    42/81: $0\tm45[17:0]
    43/81: $0\tm42[17:0]
    44/81: $0\tm39[17:0]
    45/81: $0\tm36[17:0]
    46/81: $0\tm33[17:0]
    47/81: $0\tm30[17:0]
    48/81: $0\tm27[17:0]
    49/81: $0\tm24[17:0]
    50/81: $0\X31[17:0]
    51/81: $0\X30[17:0]
    52/81: $0\X29[17:0]
    53/81: $0\X28[17:0]
    54/81: $0\X27[17:0]
    55/81: $0\X26[17:0]
    56/81: $0\X25[17:0]
    57/81: $0\X24[17:0]
    58/81: $0\X23[17:0]
    59/81: $0\X22[17:0]
    60/81: $0\X21[17:0]
    61/81: $0\X20[17:0]
    62/81: $0\X19[17:0]
    63/81: $0\X18[17:0]
    64/81: $0\X17[17:0]
    65/81: $0\X16[17:0]
    66/81: $0\X15[17:0]
    67/81: $0\X14[17:0]
    68/81: $0\X13[17:0]
    69/81: $0\X12[17:0]
    70/81: $0\X11[17:0]
    71/81: $0\X10[17:0]
    72/81: $0\X9[17:0]
    73/81: $0\X8[17:0]
    74/81: $0\X7[17:0]
    75/81: $0\X6[17:0]
    76/81: $0\X5[17:0]
    77/81: $0\X4[17:0]
    78/81: $0\X3[17:0]
    79/81: $0\X2[17:0]
    80/81: $0\X1[17:0]
    81/81: $0\X0[17:0]
Creating decoders for process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2309$64'.
     1/33: $0\next[0:0]
     2/33: $0\X31[17:0]
     3/33: $0\X30[17:0]
     4/33: $0\X29[17:0]
     5/33: $0\X28[17:0]
     6/33: $0\X27[17:0]
     7/33: $0\X26[17:0]
     8/33: $0\X25[17:0]
     9/33: $0\X24[17:0]
    10/33: $0\X23[17:0]
    11/33: $0\X22[17:0]
    12/33: $0\X21[17:0]
    13/33: $0\X20[17:0]
    14/33: $0\X19[17:0]
    15/33: $0\X18[17:0]
    16/33: $0\X17[17:0]
    17/33: $0\X16[17:0]
    18/33: $0\X15[17:0]
    19/33: $0\X14[17:0]
    20/33: $0\X13[17:0]
    21/33: $0\X12[17:0]
    22/33: $0\X11[17:0]
    23/33: $0\X10[17:0]
    24/33: $0\X9[17:0]
    25/33: $0\X8[17:0]
    26/33: $0\X7[17:0]
    27/33: $0\X6[17:0]
    28/33: $0\X5[17:0]
    29/33: $0\X4[17:0]
    30/33: $0\X3[17:0]
    31/33: $0\X2[17:0]
    32/33: $0\X1[17:0]
    33/33: $0\X0[17:0]
Creating decoders for process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1577$63'.
     1/3: $0\output_valid[0:0]
     2/3: $0\result_valid[0:0]
     3/3: $0\input_valid[0:0]
Creating decoders for process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1556$60'.
     1/6: $0\reg_resb[36:0]
     2/6: $0\reg_resa[36:0]
     3/6: $0\reg_by[17:0]
     4/6: $0\reg_bx[17:0]
     5/6: $0\reg_ay[17:0]
     6/6: $0\reg_ax[17:0]
Creating decoders for process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1517$56'.
     1/6: $0\out_reg[36:0]
     2/6: $0\valid_reg[0:0]
     3/6: $0\floor_ceil_valid[0:0]
     4/6: $0\is_ceil[0:0]
     5/6: $0\ceil[36:0]
     6/6: $0\floor[36:0]
Creating decoders for process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1507$55'.
     1/1: $1\rounded_result[36:0]
Creating decoders for process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1433$53'.
     1/19: $0\valid_A_B[0:0]
     2/19: $0\reg_B_8[17:0]
     3/19: $0\reg_A_8[17:0]
     4/19: $0\reg_B_7[17:0]
     5/19: $0\reg_A_7[17:0]
     6/19: $0\reg_B_6[17:0]
     7/19: $0\reg_A_6[17:0]
     8/19: $0\reg_B_5[17:0]
     9/19: $0\reg_A_5[17:0]
    10/19: $0\reg_B_4[17:0]
    11/19: $0\reg_A_4[17:0]
    12/19: $0\reg_B_3[17:0]
    13/19: $0\reg_A_3[17:0]
    14/19: $0\reg_B_2[17:0]
    15/19: $0\reg_A_2[17:0]
    16/19: $0\reg_B_1[17:0]
    17/19: $0\reg_A_1[17:0]
    18/19: $0\reg_B_0[17:0]
    19/19: $0\reg_A_0[17:0]
Creating decoders for process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1090$42'.
     1/29: $0\valid_C[0:0]
     2/29: $0\valid_A_B[0:0]
     3/29: $0\reg_C_8[17:0]
     4/29: $0\reg_B_8[17:0]
     5/29: $0\reg_A_8[17:0]
     6/29: $0\reg_C_7[17:0]
     7/29: $0\reg_B_7[17:0]
     8/29: $0\reg_A_7[17:0]
     9/29: $0\reg_C_6[17:0]
    10/29: $0\reg_B_6[17:0]
    11/29: $0\reg_A_6[17:0]
    12/29: $0\reg_C_5[17:0]
    13/29: $0\reg_B_5[17:0]
    14/29: $0\reg_A_5[17:0]
    15/29: $0\reg_C_4[17:0]
    16/29: $0\reg_B_4[17:0]
    17/29: $0\reg_A_4[17:0]
    18/29: $0\reg_C_3[17:0]
    19/29: $0\reg_B_3[17:0]
    20/29: $0\reg_A_3[17:0]
    21/29: $0\reg_C_2[17:0]
    22/29: $0\reg_B_2[17:0]
    23/29: $0\reg_A_2[17:0]
    24/29: $0\reg_C_1[17:0]
    25/29: $0\reg_B_1[17:0]
    26/29: $0\reg_A_1[17:0]
    27/29: $0\reg_C_0[17:0]
    28/29: $0\reg_B_0[17:0]
    29/29: $0\reg_A_0[17:0]
Creating decoders for process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:945$31'.
     1/29: $0\valid_C[0:0]
     2/29: $0\valid_A_B[0:0]
     3/29: $0\reg_C_8[17:0]
     4/29: $0\reg_B_8[17:0]
     5/29: $0\reg_A_8[17:0]
     6/29: $0\reg_C_7[17:0]
     7/29: $0\reg_B_7[17:0]
     8/29: $0\reg_A_7[17:0]
     9/29: $0\reg_C_6[17:0]
    10/29: $0\reg_B_6[17:0]
    11/29: $0\reg_A_6[17:0]
    12/29: $0\reg_C_5[17:0]
    13/29: $0\reg_B_5[17:0]
    14/29: $0\reg_A_5[17:0]
    15/29: $0\reg_C_4[17:0]
    16/29: $0\reg_B_4[17:0]
    17/29: $0\reg_A_4[17:0]
    18/29: $0\reg_C_3[17:0]
    19/29: $0\reg_B_3[17:0]
    20/29: $0\reg_A_3[17:0]
    21/29: $0\reg_C_2[17:0]
    22/29: $0\reg_B_2[17:0]
    23/29: $0\reg_A_2[17:0]
    24/29: $0\reg_C_1[17:0]
    25/29: $0\reg_B_1[17:0]
    26/29: $0\reg_A_1[17:0]
    27/29: $0\reg_C_0[17:0]
    28/29: $0\reg_B_0[17:0]
    29/29: $0\reg_A_0[17:0]
Creating decoders for process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:663$19'.
     1/86: $0\reg_o_ready[0:0]
     2/86: $0\fft_valid[0:0]
     3/86: $0\reg_o_valid[0:0]
     4/86: $0\reg_Y_imag_0_15[17:0]
     5/86: $0\reg_Y_real_0_15[17:0]
     6/86: $0\reg_Y_imag_0_14[17:0]
     7/86: $0\reg_Y_real_0_14[17:0]
     8/86: $0\reg_Y_imag_0_13[17:0]
     9/86: $0\reg_Y_real_0_13[17:0]
    10/86: $0\reg_Y_imag_0_12[17:0]
    11/86: $0\reg_Y_real_0_12[17:0]
    12/86: $0\reg_Y_imag_0_11[17:0]
    13/86: $0\reg_Y_real_0_11[17:0]
    14/86: $0\reg_Y_imag_0_10[17:0]
    15/86: $0\reg_Y_real_0_10[17:0]
    16/86: $0\reg_Y_imag_0_9[17:0]
    17/86: $0\reg_Y_real_0_9[17:0]
    18/86: $0\reg_Y_imag_0_8[17:0]
    19/86: $0\reg_Y_real_0_8[17:0]
    20/86: $0\reg_Y_imag_0_7[17:0]
    21/86: $0\reg_Y_real_0_7[17:0]
    22/86: $0\reg_Y_imag_0_6[17:0]
    23/86: $0\reg_Y_real_0_6[17:0]
    24/86: $0\reg_Y_imag_0_5[17:0]
    25/86: $0\reg_Y_real_0_5[17:0]
    26/86: $0\reg_Y_imag_0_4[17:0]
    27/86: $0\reg_Y_real_0_4[17:0]
    28/86: $0\reg_Y_imag_0_3[17:0]
    29/86: $0\reg_Y_real_0_3[17:0]
    30/86: $0\reg_Y_imag_0_2[17:0]
    31/86: $0\reg_Y_real_0_2[17:0]
    32/86: $0\reg_Y_imag_0_1[17:0]
    33/86: $0\reg_Y_real_0_1[17:0]
    34/86: $0\reg_Y_imag_0_0[17:0]
    35/86: $0\reg_Y_real_0_0[17:0]
    36/86: $0\reg_i_valid[0:0]
    37/86: $0\reg_W_imag_0_8[17:0]
    38/86: $0\reg_W_real_0_8[17:0]
    39/86: $0\reg_W_imag_0_7[17:0]
    40/86: $0\reg_W_real_0_7[17:0]
    41/86: $0\reg_W_imag_0_6[17:0]
    42/86: $0\reg_W_real_0_6[17:0]
    43/86: $0\reg_W_imag_0_5[17:0]
    44/86: $0\reg_W_real_0_5[17:0]
    45/86: $0\reg_W_imag_0_4[17:0]
    46/86: $0\reg_W_real_0_4[17:0]
    47/86: $0\reg_W_imag_0_3[17:0]
    48/86: $0\reg_W_real_0_3[17:0]
    49/86: $0\reg_W_imag_0_2[17:0]
    50/86: $0\reg_W_real_0_2[17:0]
    51/86: $0\reg_W_imag_0_1[17:0]
    52/86: $0\reg_W_real_0_1[17:0]
    53/86: $0\reg_W_imag_0_0[17:0]
    54/86: $0\reg_W_real_0_0[17:0]
    55/86: $0\reg_X_2_15[17:0]
    56/86: $0\reg_X_15[17:0]
    57/86: $0\reg_X_2_14[17:0]
    58/86: $0\reg_X_14[17:0]
    59/86: $0\reg_X_2_13[17:0]
    60/86: $0\reg_X_13[17:0]
    61/86: $0\reg_X_2_12[17:0]
    62/86: $0\reg_X_12[17:0]
    63/86: $0\reg_X_2_11[17:0]
    64/86: $0\reg_X_11[17:0]
    65/86: $0\reg_X_2_10[17:0]
    66/86: $0\reg_X_10[17:0]
    67/86: $0\reg_X_2_9[17:0]
    68/86: $0\reg_X_9[17:0]
    69/86: $0\reg_X_2_8[17:0]
    70/86: $0\reg_X_8[17:0]
    71/86: $0\reg_X_2_7[17:0]
    72/86: $0\reg_X_7[17:0]
    73/86: $0\reg_X_2_6[17:0]
    74/86: $0\reg_X_6[17:0]
    75/86: $0\reg_X_2_5[17:0]
    76/86: $0\reg_X_5[17:0]
    77/86: $0\reg_X_2_4[17:0]
    78/86: $0\reg_X_4[17:0]
    79/86: $0\reg_X_2_3[17:0]
    80/86: $0\reg_X_3[17:0]
    81/86: $0\reg_X_2_2[17:0]
    82/86: $0\reg_X_2[17:0]
    83/86: $0\reg_X_2_1[17:0]
    84/86: $0\reg_X_1[17:0]
    85/86: $0\reg_X_2_0[17:0]
    86/86: $0\reg_X_0[17:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\fp_rounding_unit_1_37_10.\rounded_result' from process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1507$55'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\subfxp_18_1.\res_0' using process `\subfxp_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3200$89'.
  created $dff cell `$procdff$1412' with positive edge clock.
Creating register for signal `\shiftRegFIFO_5_1.\mem_0' using process `\shiftRegFIFO_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3172$88'.
  created $dff cell `$procdff$1413' with positive edge clock.
Creating register for signal `\shiftRegFIFO_5_1.\mem_1' using process `\shiftRegFIFO_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3172$88'.
  created $dff cell `$procdff$1414' with positive edge clock.
Creating register for signal `\shiftRegFIFO_5_1.\mem_2' using process `\shiftRegFIFO_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3172$88'.
  created $dff cell `$procdff$1415' with positive edge clock.
Creating register for signal `\shiftRegFIFO_5_1.\mem_3' using process `\shiftRegFIFO_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3172$88'.
  created $dff cell `$procdff$1416' with positive edge clock.
Creating register for signal `\shiftRegFIFO_5_1.\mem_4' using process `\shiftRegFIFO_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3172$88'.
  created $dff cell `$procdff$1417' with positive edge clock.
Creating register for signal `\shiftRegFIFO_2_1.\mem_0' using process `\shiftRegFIFO_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3146$87'.
  created $dff cell `$procdff$1418' with positive edge clock.
Creating register for signal `\shiftRegFIFO_2_1.\mem_1' using process `\shiftRegFIFO_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3146$87'.
  created $dff cell `$procdff$1419' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_36_0.\input_valid' using process `\dsp_signed_mult_18x18_unit_18_36_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3120$86'.
  created $dff cell `$procdff$1420' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_36_0.\result_valid' using process `\dsp_signed_mult_18x18_unit_18_36_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3120$86'.
  created $dff cell `$procdff$1421' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_36_0.\output_valid' using process `\dsp_signed_mult_18x18_unit_18_36_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3120$86'.
  created $dff cell `$procdff$1422' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_36_0.\reg_resa' using process `\dsp_signed_mult_18x18_unit_18_36_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3113$83'.
  created $dff cell `$procdff$1423' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_36_0.\reg_resb' using process `\dsp_signed_mult_18x18_unit_18_36_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3113$83'.
  created $dff cell `$procdff$1424' with positive edge clock.
Creating register for signal `\addfxp_18_1.\res_0' using process `\addfxp_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3056$81'.
  created $dff cell `$procdff$1425' with positive edge clock.
Creating register for signal `\shift_register_unit_18_10.\shift_registers_0' using process `\shift_register_unit_18_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3016$80'.
  created $dff cell `$procdff$1426' with positive edge clock.
Creating register for signal `\shift_register_unit_18_10.\shift_registers_1' using process `\shift_register_unit_18_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3016$80'.
  created $dff cell `$procdff$1427' with positive edge clock.
Creating register for signal `\shift_register_unit_18_10.\shift_registers_2' using process `\shift_register_unit_18_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3016$80'.
  created $dff cell `$procdff$1428' with positive edge clock.
Creating register for signal `\shift_register_unit_18_10.\shift_registers_3' using process `\shift_register_unit_18_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3016$80'.
  created $dff cell `$procdff$1429' with positive edge clock.
Creating register for signal `\shift_register_unit_18_10.\shift_registers_4' using process `\shift_register_unit_18_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3016$80'.
  created $dff cell `$procdff$1430' with positive edge clock.
Creating register for signal `\shift_register_unit_18_10.\shift_registers_5' using process `\shift_register_unit_18_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3016$80'.
  created $dff cell `$procdff$1431' with positive edge clock.
Creating register for signal `\shift_register_unit_18_10.\shift_registers_6' using process `\shift_register_unit_18_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3016$80'.
  created $dff cell `$procdff$1432' with positive edge clock.
Creating register for signal `\shift_register_unit_18_10.\shift_registers_7' using process `\shift_register_unit_18_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3016$80'.
  created $dff cell `$procdff$1433' with positive edge clock.
Creating register for signal `\shift_register_unit_18_10.\shift_registers_8' using process `\shift_register_unit_18_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3016$80'.
  created $dff cell `$procdff$1434' with positive edge clock.
Creating register for signal `\shift_register_unit_18_10.\shift_registers_9' using process `\shift_register_unit_18_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3016$80'.
  created $dff cell `$procdff$1435' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\next' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2812$75'.
  created $dff cell `$procdff$1436' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X0' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2812$75'.
  created $dff cell `$procdff$1437' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X1' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2812$75'.
  created $dff cell `$procdff$1438' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X2' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2812$75'.
  created $dff cell `$procdff$1439' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X3' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2812$75'.
  created $dff cell `$procdff$1440' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X4' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2812$75'.
  created $dff cell `$procdff$1441' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X5' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2812$75'.
  created $dff cell `$procdff$1442' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X6' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2812$75'.
  created $dff cell `$procdff$1443' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X7' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2812$75'.
  created $dff cell `$procdff$1444' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X8' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2812$75'.
  created $dff cell `$procdff$1445' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X9' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2812$75'.
  created $dff cell `$procdff$1446' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X10' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2812$75'.
  created $dff cell `$procdff$1447' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X11' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2812$75'.
  created $dff cell `$procdff$1448' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X12' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2812$75'.
  created $dff cell `$procdff$1449' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X13' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2812$75'.
  created $dff cell `$procdff$1450' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X14' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2812$75'.
  created $dff cell `$procdff$1451' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X15' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2812$75'.
  created $dff cell `$procdff$1452' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X16' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2812$75'.
  created $dff cell `$procdff$1453' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X17' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2812$75'.
  created $dff cell `$procdff$1454' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X18' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2812$75'.
  created $dff cell `$procdff$1455' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X19' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2812$75'.
  created $dff cell `$procdff$1456' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X20' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2812$75'.
  created $dff cell `$procdff$1457' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X21' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2812$75'.
  created $dff cell `$procdff$1458' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X22' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2812$75'.
  created $dff cell `$procdff$1459' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X23' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2812$75'.
  created $dff cell `$procdff$1460' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X24' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2812$75'.
  created $dff cell `$procdff$1461' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X25' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2812$75'.
  created $dff cell `$procdff$1462' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X26' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2812$75'.
  created $dff cell `$procdff$1463' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X27' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2812$75'.
  created $dff cell `$procdff$1464' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X28' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2812$75'.
  created $dff cell `$procdff$1465' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X29' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2812$75'.
  created $dff cell `$procdff$1466' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X30' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2812$75'.
  created $dff cell `$procdff$1467' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\X31' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2812$75'.
  created $dff cell `$procdff$1468' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm24' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2812$75'.
  created $dff cell `$procdff$1469' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm27' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2812$75'.
  created $dff cell `$procdff$1470' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm30' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2812$75'.
  created $dff cell `$procdff$1471' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm33' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2812$75'.
  created $dff cell `$procdff$1472' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm36' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2812$75'.
  created $dff cell `$procdff$1473' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm39' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2812$75'.
  created $dff cell `$procdff$1474' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm42' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2812$75'.
  created $dff cell `$procdff$1475' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm45' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2812$75'.
  created $dff cell `$procdff$1476' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm48' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2812$75'.
  created $dff cell `$procdff$1477' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm51' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2812$75'.
  created $dff cell `$procdff$1478' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm54' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2812$75'.
  created $dff cell `$procdff$1479' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm57' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2812$75'.
  created $dff cell `$procdff$1480' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm60' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2812$75'.
  created $dff cell `$procdff$1481' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm63' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2812$75'.
  created $dff cell `$procdff$1482' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm66' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2812$75'.
  created $dff cell `$procdff$1483' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm69' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2812$75'.
  created $dff cell `$procdff$1484' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm25' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2812$75'.
  created $dff cell `$procdff$1485' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm28' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2812$75'.
  created $dff cell `$procdff$1486' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm31' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2812$75'.
  created $dff cell `$procdff$1487' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm34' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2812$75'.
  created $dff cell `$procdff$1488' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm37' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2812$75'.
  created $dff cell `$procdff$1489' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm40' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2812$75'.
  created $dff cell `$procdff$1490' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm43' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2812$75'.
  created $dff cell `$procdff$1491' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm46' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2812$75'.
  created $dff cell `$procdff$1492' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm49' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2812$75'.
  created $dff cell `$procdff$1493' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm52' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2812$75'.
  created $dff cell `$procdff$1494' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm55' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2812$75'.
  created $dff cell `$procdff$1495' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm58' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2812$75'.
  created $dff cell `$procdff$1496' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm61' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2812$75'.
  created $dff cell `$procdff$1497' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm64' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2812$75'.
  created $dff cell `$procdff$1498' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm67' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2812$75'.
  created $dff cell `$procdff$1499' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm70' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2812$75'.
  created $dff cell `$procdff$1500' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm26' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2812$75'.
  created $dff cell `$procdff$1501' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm29' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2812$75'.
  created $dff cell `$procdff$1502' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm32' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2812$75'.
  created $dff cell `$procdff$1503' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm35' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2812$75'.
  created $dff cell `$procdff$1504' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm38' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2812$75'.
  created $dff cell `$procdff$1505' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm41' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2812$75'.
  created $dff cell `$procdff$1506' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm44' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2812$75'.
  created $dff cell `$procdff$1507' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm47' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2812$75'.
  created $dff cell `$procdff$1508' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm50' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2812$75'.
  created $dff cell `$procdff$1509' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm53' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2812$75'.
  created $dff cell `$procdff$1510' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm56' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2812$75'.
  created $dff cell `$procdff$1511' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm59' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2812$75'.
  created $dff cell `$procdff$1512' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm62' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2812$75'.
  created $dff cell `$procdff$1513' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm65' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2812$75'.
  created $dff cell `$procdff$1514' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm68' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2812$75'.
  created $dff cell `$procdff$1515' with positive edge clock.
Creating register for signal `\codeBlock88206_18.\tm71' using process `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2812$75'.
  created $dff cell `$procdff$1516' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\next' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2309$64'.
  created $dff cell `$procdff$1517' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X0' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2309$64'.
  created $dff cell `$procdff$1518' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X1' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2309$64'.
  created $dff cell `$procdff$1519' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X2' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2309$64'.
  created $dff cell `$procdff$1520' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X3' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2309$64'.
  created $dff cell `$procdff$1521' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X4' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2309$64'.
  created $dff cell `$procdff$1522' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X5' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2309$64'.
  created $dff cell `$procdff$1523' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X6' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2309$64'.
  created $dff cell `$procdff$1524' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X7' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2309$64'.
  created $dff cell `$procdff$1525' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X8' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2309$64'.
  created $dff cell `$procdff$1526' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X9' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2309$64'.
  created $dff cell `$procdff$1527' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X10' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2309$64'.
  created $dff cell `$procdff$1528' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X11' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2309$64'.
  created $dff cell `$procdff$1529' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X12' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2309$64'.
  created $dff cell `$procdff$1530' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X13' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2309$64'.
  created $dff cell `$procdff$1531' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X14' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2309$64'.
  created $dff cell `$procdff$1532' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X15' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2309$64'.
  created $dff cell `$procdff$1533' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X16' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2309$64'.
  created $dff cell `$procdff$1534' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X17' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2309$64'.
  created $dff cell `$procdff$1535' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X18' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2309$64'.
  created $dff cell `$procdff$1536' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X19' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2309$64'.
  created $dff cell `$procdff$1537' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X20' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2309$64'.
  created $dff cell `$procdff$1538' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X21' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2309$64'.
  created $dff cell `$procdff$1539' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X22' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2309$64'.
  created $dff cell `$procdff$1540' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X23' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2309$64'.
  created $dff cell `$procdff$1541' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X24' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2309$64'.
  created $dff cell `$procdff$1542' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X25' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2309$64'.
  created $dff cell `$procdff$1543' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X26' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2309$64'.
  created $dff cell `$procdff$1544' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X27' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2309$64'.
  created $dff cell `$procdff$1545' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X28' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2309$64'.
  created $dff cell `$procdff$1546' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X29' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2309$64'.
  created $dff cell `$procdff$1547' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X30' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2309$64'.
  created $dff cell `$procdff$1548' with positive edge clock.
Creating register for signal `\codeBlock89324_18.\X31' using process `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2309$64'.
  created $dff cell `$procdff$1549' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\input_valid' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1577$63'.
  created $dff cell `$procdff$1550' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\result_valid' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1577$63'.
  created $dff cell `$procdff$1551' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\output_valid' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1577$63'.
  created $dff cell `$procdff$1552' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\reg_ax' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1556$60'.
  created $dff cell `$procdff$1553' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\reg_ay' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1556$60'.
  created $dff cell `$procdff$1554' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\reg_bx' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1556$60'.
  created $dff cell `$procdff$1555' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\reg_by' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1556$60'.
  created $dff cell `$procdff$1556' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\reg_resa' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1556$60'.
  created $dff cell `$procdff$1557' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\reg_resb' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1556$60'.
  created $dff cell `$procdff$1558' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_37_10.\floor' using process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1517$56'.
  created $dff cell `$procdff$1559' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_37_10.\ceil' using process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1517$56'.
  created $dff cell `$procdff$1560' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_37_10.\is_ceil' using process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1517$56'.
  created $dff cell `$procdff$1561' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_37_10.\floor_ceil_valid' using process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1517$56'.
  created $dff cell `$procdff$1562' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_37_10.\valid_reg' using process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1517$56'.
  created $dff cell `$procdff$1563' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_37_10.\out_reg' using process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1517$56'.
  created $dff cell `$procdff$1564' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_A_0' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1433$53'.
  created $dff cell `$procdff$1565' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_B_0' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1433$53'.
  created $dff cell `$procdff$1566' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_A_1' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1433$53'.
  created $dff cell `$procdff$1567' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_B_1' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1433$53'.
  created $dff cell `$procdff$1568' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_A_2' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1433$53'.
  created $dff cell `$procdff$1569' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_B_2' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1433$53'.
  created $dff cell `$procdff$1570' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_A_3' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1433$53'.
  created $dff cell `$procdff$1571' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_B_3' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1433$53'.
  created $dff cell `$procdff$1572' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_A_4' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1433$53'.
  created $dff cell `$procdff$1573' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_B_4' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1433$53'.
  created $dff cell `$procdff$1574' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_A_5' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1433$53'.
  created $dff cell `$procdff$1575' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_B_5' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1433$53'.
  created $dff cell `$procdff$1576' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_A_6' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1433$53'.
  created $dff cell `$procdff$1577' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_B_6' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1433$53'.
  created $dff cell `$procdff$1578' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_A_7' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1433$53'.
  created $dff cell `$procdff$1579' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_B_7' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1433$53'.
  created $dff cell `$procdff$1580' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_A_8' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1433$53'.
  created $dff cell `$procdff$1581' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\reg_B_8' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1433$53'.
  created $dff cell `$procdff$1582' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_1810_9_1.\valid_A_B' using process `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1433$53'.
  created $dff cell `$procdff$1583' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_A_0' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1090$42'.
  created $dff cell `$procdff$1584' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_B_0' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1090$42'.
  created $dff cell `$procdff$1585' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_C_0' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1090$42'.
  created $dff cell `$procdff$1586' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_A_1' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1090$42'.
  created $dff cell `$procdff$1587' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_B_1' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1090$42'.
  created $dff cell `$procdff$1588' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_C_1' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1090$42'.
  created $dff cell `$procdff$1589' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_A_2' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1090$42'.
  created $dff cell `$procdff$1590' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_B_2' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1090$42'.
  created $dff cell `$procdff$1591' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_C_2' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1090$42'.
  created $dff cell `$procdff$1592' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_A_3' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1090$42'.
  created $dff cell `$procdff$1593' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_B_3' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1090$42'.
  created $dff cell `$procdff$1594' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_C_3' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1090$42'.
  created $dff cell `$procdff$1595' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_A_4' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1090$42'.
  created $dff cell `$procdff$1596' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_B_4' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1090$42'.
  created $dff cell `$procdff$1597' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_C_4' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1090$42'.
  created $dff cell `$procdff$1598' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_A_5' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1090$42'.
  created $dff cell `$procdff$1599' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_B_5' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1090$42'.
  created $dff cell `$procdff$1600' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_C_5' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1090$42'.
  created $dff cell `$procdff$1601' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_A_6' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1090$42'.
  created $dff cell `$procdff$1602' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_B_6' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1090$42'.
  created $dff cell `$procdff$1603' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_C_6' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1090$42'.
  created $dff cell `$procdff$1604' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_A_7' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1090$42'.
  created $dff cell `$procdff$1605' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_B_7' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1090$42'.
  created $dff cell `$procdff$1606' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_C_7' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1090$42'.
  created $dff cell `$procdff$1607' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_A_8' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1090$42'.
  created $dff cell `$procdff$1608' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_B_8' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1090$42'.
  created $dff cell `$procdff$1609' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\reg_C_8' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1090$42'.
  created $dff cell `$procdff$1610' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\valid_A_B' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1090$42'.
  created $dff cell `$procdff$1611' with positive edge clock.
Creating register for signal `\elementwise_sub_core_18_18_9.\valid_C' using process `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1090$42'.
  created $dff cell `$procdff$1612' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_A_0' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:945$31'.
  created $dff cell `$procdff$1613' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_B_0' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:945$31'.
  created $dff cell `$procdff$1614' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_C_0' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:945$31'.
  created $dff cell `$procdff$1615' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_A_1' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:945$31'.
  created $dff cell `$procdff$1616' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_B_1' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:945$31'.
  created $dff cell `$procdff$1617' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_C_1' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:945$31'.
  created $dff cell `$procdff$1618' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_A_2' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:945$31'.
  created $dff cell `$procdff$1619' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_B_2' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:945$31'.
  created $dff cell `$procdff$1620' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_C_2' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:945$31'.
  created $dff cell `$procdff$1621' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_A_3' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:945$31'.
  created $dff cell `$procdff$1622' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_B_3' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:945$31'.
  created $dff cell `$procdff$1623' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_C_3' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:945$31'.
  created $dff cell `$procdff$1624' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_A_4' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:945$31'.
  created $dff cell `$procdff$1625' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_B_4' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:945$31'.
  created $dff cell `$procdff$1626' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_C_4' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:945$31'.
  created $dff cell `$procdff$1627' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_A_5' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:945$31'.
  created $dff cell `$procdff$1628' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_B_5' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:945$31'.
  created $dff cell `$procdff$1629' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_C_5' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:945$31'.
  created $dff cell `$procdff$1630' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_A_6' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:945$31'.
  created $dff cell `$procdff$1631' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_B_6' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:945$31'.
  created $dff cell `$procdff$1632' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_C_6' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:945$31'.
  created $dff cell `$procdff$1633' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_A_7' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:945$31'.
  created $dff cell `$procdff$1634' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_B_7' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:945$31'.
  created $dff cell `$procdff$1635' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_C_7' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:945$31'.
  created $dff cell `$procdff$1636' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_A_8' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:945$31'.
  created $dff cell `$procdff$1637' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_B_8' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:945$31'.
  created $dff cell `$procdff$1638' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\reg_C_8' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:945$31'.
  created $dff cell `$procdff$1639' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\valid_A_B' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:945$31'.
  created $dff cell `$procdff$1640' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_9.\valid_C' using process `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:945$31'.
  created $dff cell `$procdff$1641' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_X_0' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:663$19'.
  created $dff cell `$procdff$1642' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_X_2_0' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:663$19'.
  created $dff cell `$procdff$1643' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_X_1' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:663$19'.
  created $dff cell `$procdff$1644' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_X_2_1' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:663$19'.
  created $dff cell `$procdff$1645' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_X_2' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:663$19'.
  created $dff cell `$procdff$1646' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_X_2_2' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:663$19'.
  created $dff cell `$procdff$1647' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_X_3' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:663$19'.
  created $dff cell `$procdff$1648' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_X_2_3' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:663$19'.
  created $dff cell `$procdff$1649' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_X_4' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:663$19'.
  created $dff cell `$procdff$1650' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_X_2_4' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:663$19'.
  created $dff cell `$procdff$1651' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_X_5' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:663$19'.
  created $dff cell `$procdff$1652' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_X_2_5' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:663$19'.
  created $dff cell `$procdff$1653' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_X_6' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:663$19'.
  created $dff cell `$procdff$1654' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_X_2_6' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:663$19'.
  created $dff cell `$procdff$1655' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_X_7' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:663$19'.
  created $dff cell `$procdff$1656' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_X_2_7' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:663$19'.
  created $dff cell `$procdff$1657' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_X_8' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:663$19'.
  created $dff cell `$procdff$1658' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_X_2_8' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:663$19'.
  created $dff cell `$procdff$1659' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_X_9' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:663$19'.
  created $dff cell `$procdff$1660' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_X_2_9' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:663$19'.
  created $dff cell `$procdff$1661' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_X_10' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:663$19'.
  created $dff cell `$procdff$1662' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_X_2_10' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:663$19'.
  created $dff cell `$procdff$1663' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_X_11' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:663$19'.
  created $dff cell `$procdff$1664' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_X_2_11' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:663$19'.
  created $dff cell `$procdff$1665' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_X_12' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:663$19'.
  created $dff cell `$procdff$1666' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_X_2_12' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:663$19'.
  created $dff cell `$procdff$1667' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_X_13' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:663$19'.
  created $dff cell `$procdff$1668' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_X_2_13' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:663$19'.
  created $dff cell `$procdff$1669' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_X_14' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:663$19'.
  created $dff cell `$procdff$1670' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_X_2_14' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:663$19'.
  created $dff cell `$procdff$1671' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_X_15' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:663$19'.
  created $dff cell `$procdff$1672' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_X_2_15' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:663$19'.
  created $dff cell `$procdff$1673' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_W_real_0_0' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:663$19'.
  created $dff cell `$procdff$1674' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_W_imag_0_0' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:663$19'.
  created $dff cell `$procdff$1675' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_W_real_0_1' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:663$19'.
  created $dff cell `$procdff$1676' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_W_imag_0_1' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:663$19'.
  created $dff cell `$procdff$1677' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_W_real_0_2' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:663$19'.
  created $dff cell `$procdff$1678' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_W_imag_0_2' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:663$19'.
  created $dff cell `$procdff$1679' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_W_real_0_3' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:663$19'.
  created $dff cell `$procdff$1680' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_W_imag_0_3' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:663$19'.
  created $dff cell `$procdff$1681' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_W_real_0_4' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:663$19'.
  created $dff cell `$procdff$1682' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_W_imag_0_4' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:663$19'.
  created $dff cell `$procdff$1683' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_W_real_0_5' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:663$19'.
  created $dff cell `$procdff$1684' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_W_imag_0_5' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:663$19'.
  created $dff cell `$procdff$1685' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_W_real_0_6' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:663$19'.
  created $dff cell `$procdff$1686' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_W_imag_0_6' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:663$19'.
  created $dff cell `$procdff$1687' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_W_real_0_7' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:663$19'.
  created $dff cell `$procdff$1688' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_W_imag_0_7' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:663$19'.
  created $dff cell `$procdff$1689' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_W_real_0_8' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:663$19'.
  created $dff cell `$procdff$1690' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_W_imag_0_8' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:663$19'.
  created $dff cell `$procdff$1691' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_i_valid' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:663$19'.
  created $dff cell `$procdff$1692' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_Y_real_0_0' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:663$19'.
  created $dff cell `$procdff$1693' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_Y_imag_0_0' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:663$19'.
  created $dff cell `$procdff$1694' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_Y_real_0_1' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:663$19'.
  created $dff cell `$procdff$1695' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_Y_imag_0_1' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:663$19'.
  created $dff cell `$procdff$1696' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_Y_real_0_2' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:663$19'.
  created $dff cell `$procdff$1697' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_Y_imag_0_2' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:663$19'.
  created $dff cell `$procdff$1698' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_Y_real_0_3' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:663$19'.
  created $dff cell `$procdff$1699' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_Y_imag_0_3' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:663$19'.
  created $dff cell `$procdff$1700' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_Y_real_0_4' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:663$19'.
  created $dff cell `$procdff$1701' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_Y_imag_0_4' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:663$19'.
  created $dff cell `$procdff$1702' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_Y_real_0_5' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:663$19'.
  created $dff cell `$procdff$1703' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_Y_imag_0_5' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:663$19'.
  created $dff cell `$procdff$1704' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_Y_real_0_6' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:663$19'.
  created $dff cell `$procdff$1705' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_Y_imag_0_6' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:663$19'.
  created $dff cell `$procdff$1706' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_Y_real_0_7' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:663$19'.
  created $dff cell `$procdff$1707' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_Y_imag_0_7' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:663$19'.
  created $dff cell `$procdff$1708' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_Y_real_0_8' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:663$19'.
  created $dff cell `$procdff$1709' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_Y_imag_0_8' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:663$19'.
  created $dff cell `$procdff$1710' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_Y_real_0_9' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:663$19'.
  created $dff cell `$procdff$1711' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_Y_imag_0_9' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:663$19'.
  created $dff cell `$procdff$1712' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_Y_real_0_10' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:663$19'.
  created $dff cell `$procdff$1713' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_Y_imag_0_10' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:663$19'.
  created $dff cell `$procdff$1714' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_Y_real_0_11' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:663$19'.
  created $dff cell `$procdff$1715' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_Y_imag_0_11' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:663$19'.
  created $dff cell `$procdff$1716' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_Y_real_0_12' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:663$19'.
  created $dff cell `$procdff$1717' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_Y_imag_0_12' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:663$19'.
  created $dff cell `$procdff$1718' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_Y_real_0_13' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:663$19'.
  created $dff cell `$procdff$1719' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_Y_imag_0_13' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:663$19'.
  created $dff cell `$procdff$1720' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_Y_real_0_14' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:663$19'.
  created $dff cell `$procdff$1721' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_Y_imag_0_14' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:663$19'.
  created $dff cell `$procdff$1722' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_Y_real_0_15' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:663$19'.
  created $dff cell `$procdff$1723' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_Y_imag_0_15' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:663$19'.
  created $dff cell `$procdff$1724' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_o_valid' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:663$19'.
  created $dff cell `$procdff$1725' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\fft_valid' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:663$19'.
  created $dff cell `$procdff$1726' with positive edge clock.
Creating register for signal `\c_matrix_vec_mult_core_18_10_16_1_1.\reg_o_ready' using process `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:663$19'.
  created $dff cell `$procdff$1727' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `subfxp_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3200$89'.
Found and cleaned up 1 empty switch in `\shiftRegFIFO_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3172$88'.
Removing empty process `shiftRegFIFO_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3172$88'.
Found and cleaned up 1 empty switch in `\shiftRegFIFO_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3146$87'.
Removing empty process `shiftRegFIFO_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3146$87'.
Found and cleaned up 2 empty switches in `\dsp_signed_mult_18x18_unit_18_36_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3120$86'.
Removing empty process `dsp_signed_mult_18x18_unit_18_36_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3120$86'.
Removing empty process `dsp_signed_mult_18x18_unit_18_36_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3113$83'.
Removing empty process `addfxp_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3056$81'.
Found and cleaned up 2 empty switches in `\shift_register_unit_18_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3016$80'.
Removing empty process `shift_register_unit_18_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:3016$80'.
Found and cleaned up 1 empty switch in `\codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2812$75'.
Removing empty process `codeBlock88206_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2812$75'.
Found and cleaned up 1 empty switch in `\codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2309$64'.
Removing empty process `codeBlock89324_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2309$64'.
Found and cleaned up 2 empty switches in `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1577$63'.
Removing empty process `dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1577$63'.
Found and cleaned up 2 empty switches in `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1556$60'.
Removing empty process `dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1556$60'.
Found and cleaned up 2 empty switches in `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1517$56'.
Removing empty process `fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1517$56'.
Found and cleaned up 1 empty switch in `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1507$55'.
Removing empty process `fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1507$55'.
Found and cleaned up 2 empty switches in `\elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1433$53'.
Removing empty process `elementwise_mult_core_18_1810_9_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1433$53'.
Found and cleaned up 2 empty switches in `\elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1090$42'.
Removing empty process `elementwise_sub_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1090$42'.
Found and cleaned up 2 empty switches in `\elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:945$31'.
Removing empty process `elementwise_add_core_18_18_9.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:945$31'.
Found and cleaned up 2 empty switches in `\c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:663$19'.
Removing empty process `c_matrix_vec_mult_core_18_10_16_1_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:663$19'.
Cleaned up 23 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module subfxp_18_1.
Optimizing module shiftRegFIFO_5_1.
Optimizing module shiftRegFIFO_2_1.
Optimizing module dsp_signed_mult_18x18_unit_18_36_0.
Optimizing module multfix_alt_dsp_18.
Optimizing module addfxp_18_1.
Optimizing module shift_register_unit_18_10.
Optimizing module shift_register_group_18_910.
Optimizing module codeBlock88206_18.
<suppressed ~1 debug messages>
Optimizing module codeBlock89324_18.
<suppressed ~1 debug messages>
Optimizing module dft_16_top_18.
Optimizing module dsp_signed_mult_18x18_unit_18_18_1.
Optimizing module fp_rounding_unit_1_37_10.
<suppressed ~2 debug messages>
Optimizing module elementwise_mult_core_18_1810_9_1.
Optimizing module elementwise_sub_core_18_18_9.
Optimizing module elementwise_add_core_18_18_9.
Optimizing module c_matrix_vec_mult_core_18_10_16_1_1.

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module subfxp_18_1.
Optimizing module shiftRegFIFO_5_1.
Optimizing module shiftRegFIFO_2_1.
Optimizing module dsp_signed_mult_18x18_unit_18_36_0.
Optimizing module multfix_alt_dsp_18.
Optimizing module addfxp_18_1.
Optimizing module shift_register_unit_18_10.
Optimizing module shift_register_group_18_910.
Optimizing module codeBlock88206_18.
Optimizing module codeBlock89324_18.
Optimizing module dft_16_top_18.
Optimizing module dsp_signed_mult_18x18_unit_18_18_1.
Optimizing module fp_rounding_unit_1_37_10.
Optimizing module elementwise_mult_core_18_1810_9_1.
Optimizing module elementwise_sub_core_18_18_9.
Optimizing module elementwise_add_core_18_18_9.
Optimizing module c_matrix_vec_mult_core_18_10_16_1_1.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\subfxp_18_1'.
Finding identical cells in module `\shiftRegFIFO_5_1'.
Finding identical cells in module `\shiftRegFIFO_2_1'.
Finding identical cells in module `\dsp_signed_mult_18x18_unit_18_36_0'.
Finding identical cells in module `\multfix_alt_dsp_18'.
Finding identical cells in module `\addfxp_18_1'.
Finding identical cells in module `\shift_register_unit_18_10'.
Finding identical cells in module `\shift_register_group_18_910'.
Finding identical cells in module `\codeBlock88206_18'.
Finding identical cells in module `\codeBlock89324_18'.
Finding identical cells in module `\dft_16_top_18'.
Finding identical cells in module `\dsp_signed_mult_18x18_unit_18_18_1'.
Finding identical cells in module `\fp_rounding_unit_1_37_10'.
Finding identical cells in module `\elementwise_mult_core_18_1810_9_1'.
Finding identical cells in module `\elementwise_sub_core_18_18_9'.
Finding identical cells in module `\elementwise_add_core_18_18_9'.
Finding identical cells in module `\c_matrix_vec_mult_core_18_10_16_1_1'.
Removed a total of 0 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \subfxp_18_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shiftRegFIFO_5_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \shiftRegFIFO_2_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dsp_signed_mult_18x18_unit_18_36_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \multfix_alt_dsp_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \addfxp_18_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shift_register_unit_18_10..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \shift_register_group_18_910..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \codeBlock88206_18..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \codeBlock89324_18..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dft_16_top_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \dsp_signed_mult_18x18_unit_18_18_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fp_rounding_unit_1_37_10..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \elementwise_mult_core_18_1810_9_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \elementwise_sub_core_18_18_9..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \elementwise_add_core_18_18_9..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \c_matrix_vec_mult_core_18_10_16_1_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~312 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \subfxp_18_1.
  Optimizing cells in module \shiftRegFIFO_5_1.
  Optimizing cells in module \shiftRegFIFO_2_1.
  Optimizing cells in module \dsp_signed_mult_18x18_unit_18_36_0.
  Optimizing cells in module \multfix_alt_dsp_18.
  Optimizing cells in module \addfxp_18_1.
  Optimizing cells in module \shift_register_unit_18_10.
  Optimizing cells in module \shift_register_group_18_910.
  Optimizing cells in module \codeBlock88206_18.
  Optimizing cells in module \codeBlock89324_18.
  Optimizing cells in module \dft_16_top_18.
  Optimizing cells in module \dsp_signed_mult_18x18_unit_18_18_1.
  Optimizing cells in module \fp_rounding_unit_1_37_10.
  Optimizing cells in module \elementwise_mult_core_18_1810_9_1.
  Optimizing cells in module \elementwise_sub_core_18_18_9.
  Optimizing cells in module \elementwise_add_core_18_18_9.
  Optimizing cells in module \c_matrix_vec_mult_core_18_10_16_1_1.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\subfxp_18_1'.
Finding identical cells in module `\shiftRegFIFO_5_1'.
Finding identical cells in module `\shiftRegFIFO_2_1'.
Finding identical cells in module `\dsp_signed_mult_18x18_unit_18_36_0'.
Finding identical cells in module `\multfix_alt_dsp_18'.
Finding identical cells in module `\addfxp_18_1'.
Finding identical cells in module `\shift_register_unit_18_10'.
Finding identical cells in module `\shift_register_group_18_910'.
Finding identical cells in module `\codeBlock88206_18'.
Finding identical cells in module `\codeBlock89324_18'.
Finding identical cells in module `\dft_16_top_18'.
Finding identical cells in module `\dsp_signed_mult_18x18_unit_18_18_1'.
Finding identical cells in module `\fp_rounding_unit_1_37_10'.
Finding identical cells in module `\elementwise_mult_core_18_1810_9_1'.
Finding identical cells in module `\elementwise_sub_core_18_18_9'.
Finding identical cells in module `\elementwise_add_core_18_18_9'.
Finding identical cells in module `\c_matrix_vec_mult_core_18_10_16_1_1'.
Removed a total of 0 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$1413 ($dff) from module shiftRegFIFO_5_1 (D = \X, Q = \mem_0, rval = 1'0).
Adding SRST signal on $procdff$1414 ($dff) from module shiftRegFIFO_5_1 (D = \mem_0, Q = \mem_1, rval = 1'0).
Adding SRST signal on $procdff$1415 ($dff) from module shiftRegFIFO_5_1 (D = \mem_1, Q = \mem_2, rval = 1'0).
Adding SRST signal on $procdff$1416 ($dff) from module shiftRegFIFO_5_1 (D = \mem_2, Q = \mem_3, rval = 1'0).
Adding SRST signal on $procdff$1417 ($dff) from module shiftRegFIFO_5_1 (D = \mem_3, Q = \mem_4, rval = 1'0).
Adding SRST signal on $procdff$1418 ($dff) from module shiftRegFIFO_2_1 (D = \X, Q = \mem_0, rval = 1'0).
Adding SRST signal on $procdff$1419 ($dff) from module shiftRegFIFO_2_1 (D = \mem_0, Q = \mem_1, rval = 1'0).
Adding SRST signal on $procdff$1420 ($dff) from module dsp_signed_mult_18x18_unit_18_36_0 (D = $procmux$122_Y, Q = \input_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1735 ($sdff) from module dsp_signed_mult_18x18_unit_18_36_0 (D = \i_valid, Q = \input_valid).
Adding SRST signal on $procdff$1421 ($dff) from module dsp_signed_mult_18x18_unit_18_36_0 (D = $procmux$117_Y, Q = \result_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1737 ($sdff) from module dsp_signed_mult_18x18_unit_18_36_0 (D = \input_valid, Q = \result_valid).
Adding SRST signal on $procdff$1422 ($dff) from module dsp_signed_mult_18x18_unit_18_36_0 (D = $procmux$112_Y, Q = \output_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1739 ($sdff) from module dsp_signed_mult_18x18_unit_18_36_0 (D = \result_valid, Q = \output_valid).
Adding SRST signal on $procdff$1426 ($dff) from module shift_register_unit_18_10 (D = $procmux$172_Y, Q = \shift_registers_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1741 ($sdff) from module shift_register_unit_18_10 (D = \in, Q = \shift_registers_0).
Adding SRST signal on $procdff$1427 ($dff) from module shift_register_unit_18_10 (D = $procmux$167_Y, Q = \shift_registers_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1743 ($sdff) from module shift_register_unit_18_10 (D = \shift_registers_0, Q = \shift_registers_1).
Adding SRST signal on $procdff$1428 ($dff) from module shift_register_unit_18_10 (D = $procmux$162_Y, Q = \shift_registers_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1745 ($sdff) from module shift_register_unit_18_10 (D = \shift_registers_1, Q = \shift_registers_2).
Adding SRST signal on $procdff$1429 ($dff) from module shift_register_unit_18_10 (D = $procmux$157_Y, Q = \shift_registers_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1747 ($sdff) from module shift_register_unit_18_10 (D = \shift_registers_2, Q = \shift_registers_3).
Adding SRST signal on $procdff$1430 ($dff) from module shift_register_unit_18_10 (D = $procmux$152_Y, Q = \shift_registers_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1749 ($sdff) from module shift_register_unit_18_10 (D = \shift_registers_3, Q = \shift_registers_4).
Adding SRST signal on $procdff$1431 ($dff) from module shift_register_unit_18_10 (D = $procmux$147_Y, Q = \shift_registers_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1751 ($sdff) from module shift_register_unit_18_10 (D = \shift_registers_4, Q = \shift_registers_5).
Adding SRST signal on $procdff$1432 ($dff) from module shift_register_unit_18_10 (D = $procmux$142_Y, Q = \shift_registers_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1753 ($sdff) from module shift_register_unit_18_10 (D = \shift_registers_5, Q = \shift_registers_6).
Adding SRST signal on $procdff$1433 ($dff) from module shift_register_unit_18_10 (D = $procmux$137_Y, Q = \shift_registers_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1755 ($sdff) from module shift_register_unit_18_10 (D = \shift_registers_6, Q = \shift_registers_7).
Adding SRST signal on $procdff$1434 ($dff) from module shift_register_unit_18_10 (D = $procmux$132_Y, Q = \shift_registers_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1757 ($sdff) from module shift_register_unit_18_10 (D = \shift_registers_7, Q = \shift_registers_8).
Adding SRST signal on $procdff$1435 ($dff) from module shift_register_unit_18_10 (D = $procmux$127_Y, Q = \shift_registers_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1759 ($sdff) from module shift_register_unit_18_10 (D = \shift_registers_8, Q = \shift_registers_9).
Adding EN signal on $procdff$1516 ($dff) from module codeBlock88206_18 (D = \tm70, Q = \tm71).
Adding SRST signal on $procdff$1436 ($dff) from module codeBlock88206_18 (D = \next_in, Q = \next, rval = 1'0).
Adding EN signal on $procdff$1437 ($dff) from module codeBlock88206_18 (D = \X0_in, Q = \X0).
Adding EN signal on $procdff$1438 ($dff) from module codeBlock88206_18 (D = \X1_in, Q = \X1).
Adding EN signal on $procdff$1439 ($dff) from module codeBlock88206_18 (D = \X2_in, Q = \X2).
Adding EN signal on $procdff$1440 ($dff) from module codeBlock88206_18 (D = \X3_in, Q = \X3).
Adding EN signal on $procdff$1441 ($dff) from module codeBlock88206_18 (D = \X4_in, Q = \X4).
Adding EN signal on $procdff$1442 ($dff) from module codeBlock88206_18 (D = \X5_in, Q = \X5).
Adding EN signal on $procdff$1443 ($dff) from module codeBlock88206_18 (D = \X6_in, Q = \X6).
Adding EN signal on $procdff$1444 ($dff) from module codeBlock88206_18 (D = \X7_in, Q = \X7).
Adding EN signal on $procdff$1445 ($dff) from module codeBlock88206_18 (D = \X8_in, Q = \X8).
Adding EN signal on $procdff$1446 ($dff) from module codeBlock88206_18 (D = \X9_in, Q = \X9).
Adding EN signal on $procdff$1447 ($dff) from module codeBlock88206_18 (D = \X10_in, Q = \X10).
Adding EN signal on $procdff$1448 ($dff) from module codeBlock88206_18 (D = \X11_in, Q = \X11).
Adding EN signal on $procdff$1449 ($dff) from module codeBlock88206_18 (D = \X12_in, Q = \X12).
Adding EN signal on $procdff$1450 ($dff) from module codeBlock88206_18 (D = \X13_in, Q = \X13).
Adding EN signal on $procdff$1451 ($dff) from module codeBlock88206_18 (D = \X14_in, Q = \X14).
Adding EN signal on $procdff$1452 ($dff) from module codeBlock88206_18 (D = \X15_in, Q = \X15).
Adding EN signal on $procdff$1453 ($dff) from module codeBlock88206_18 (D = \X16_in, Q = \X16).
Adding EN signal on $procdff$1454 ($dff) from module codeBlock88206_18 (D = \X17_in, Q = \X17).
Adding EN signal on $procdff$1455 ($dff) from module codeBlock88206_18 (D = \X18_in, Q = \X18).
Adding EN signal on $procdff$1456 ($dff) from module codeBlock88206_18 (D = \X19_in, Q = \X19).
Adding EN signal on $procdff$1457 ($dff) from module codeBlock88206_18 (D = \X20_in, Q = \X20).
Adding EN signal on $procdff$1458 ($dff) from module codeBlock88206_18 (D = \X21_in, Q = \X21).
Adding EN signal on $procdff$1459 ($dff) from module codeBlock88206_18 (D = \X22_in, Q = \X22).
Adding EN signal on $procdff$1460 ($dff) from module codeBlock88206_18 (D = \X23_in, Q = \X23).
Adding EN signal on $procdff$1461 ($dff) from module codeBlock88206_18 (D = \X24_in, Q = \X24).
Adding EN signal on $procdff$1462 ($dff) from module codeBlock88206_18 (D = \X25_in, Q = \X25).
Adding EN signal on $procdff$1463 ($dff) from module codeBlock88206_18 (D = \X26_in, Q = \X26).
Adding EN signal on $procdff$1464 ($dff) from module codeBlock88206_18 (D = \X27_in, Q = \X27).
Adding EN signal on $procdff$1465 ($dff) from module codeBlock88206_18 (D = \X28_in, Q = \X28).
Adding EN signal on $procdff$1466 ($dff) from module codeBlock88206_18 (D = \X29_in, Q = \X29).
Adding EN signal on $procdff$1467 ($dff) from module codeBlock88206_18 (D = \X30_in, Q = \X30).
Adding EN signal on $procdff$1468 ($dff) from module codeBlock88206_18 (D = \X31_in, Q = \X31).
Adding EN signal on $procdff$1469 ($dff) from module codeBlock88206_18 (D = \t922, Q = \tm24).
Adding EN signal on $procdff$1470 ($dff) from module codeBlock88206_18 (D = \t923, Q = \tm27).
Adding EN signal on $procdff$1471 ($dff) from module codeBlock88206_18 (D = \t924, Q = \tm30).
Adding EN signal on $procdff$1472 ($dff) from module codeBlock88206_18 (D = \t925, Q = \tm33).
Adding EN signal on $procdff$1473 ($dff) from module codeBlock88206_18 (D = \t926, Q = \tm36).
Adding EN signal on $procdff$1474 ($dff) from module codeBlock88206_18 (D = \t927, Q = \tm39).
Adding EN signal on $procdff$1475 ($dff) from module codeBlock88206_18 (D = \t928, Q = \tm42).
Adding EN signal on $procdff$1476 ($dff) from module codeBlock88206_18 (D = \t929, Q = \tm45).
Adding EN signal on $procdff$1477 ($dff) from module codeBlock88206_18 (D = \t938, Q = \tm48).
Adding EN signal on $procdff$1478 ($dff) from module codeBlock88206_18 (D = \t939, Q = \tm51).
Adding EN signal on $procdff$1479 ($dff) from module codeBlock88206_18 (D = \t960, Q = \tm54).
Adding EN signal on $procdff$1480 ($dff) from module codeBlock88206_18 (D = \t961, Q = \tm57).
Adding EN signal on $procdff$1481 ($dff) from module codeBlock88206_18 (D = \t963, Q = \tm60).
Adding EN signal on $procdff$1482 ($dff) from module codeBlock88206_18 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:2862$79_Y [17:0], Q = \tm63).
Adding EN signal on $procdff$1483 ($dff) from module codeBlock88206_18 (D = \t980, Q = \tm66).
Adding EN signal on $procdff$1484 ($dff) from module codeBlock88206_18 (D = \t981, Q = \tm69).
Adding EN signal on $procdff$1485 ($dff) from module codeBlock88206_18 (D = \tm24, Q = \tm25).
Adding EN signal on $procdff$1486 ($dff) from module codeBlock88206_18 (D = \tm27, Q = \tm28).
Adding EN signal on $procdff$1487 ($dff) from module codeBlock88206_18 (D = \tm30, Q = \tm31).
Adding EN signal on $procdff$1488 ($dff) from module codeBlock88206_18 (D = \tm33, Q = \tm34).
Adding EN signal on $procdff$1489 ($dff) from module codeBlock88206_18 (D = \tm36, Q = \tm37).
Adding EN signal on $procdff$1490 ($dff) from module codeBlock88206_18 (D = \tm39, Q = \tm40).
Adding EN signal on $procdff$1491 ($dff) from module codeBlock88206_18 (D = \tm42, Q = \tm43).
Adding EN signal on $procdff$1492 ($dff) from module codeBlock88206_18 (D = \tm45, Q = \tm46).
Adding EN signal on $procdff$1493 ($dff) from module codeBlock88206_18 (D = \tm48, Q = \tm49).
Adding EN signal on $procdff$1494 ($dff) from module codeBlock88206_18 (D = \tm51, Q = \tm52).
Adding EN signal on $procdff$1495 ($dff) from module codeBlock88206_18 (D = \tm54, Q = \tm55).
Adding EN signal on $procdff$1496 ($dff) from module codeBlock88206_18 (D = \tm57, Q = \tm58).
Adding EN signal on $procdff$1497 ($dff) from module codeBlock88206_18 (D = \tm60, Q = \tm61).
Adding EN signal on $procdff$1498 ($dff) from module codeBlock88206_18 (D = \tm63, Q = \tm64).
Adding EN signal on $procdff$1499 ($dff) from module codeBlock88206_18 (D = \tm66, Q = \tm67).
Adding EN signal on $procdff$1500 ($dff) from module codeBlock88206_18 (D = \tm69, Q = \tm70).
Adding EN signal on $procdff$1501 ($dff) from module codeBlock88206_18 (D = \tm25, Q = \tm26).
Adding EN signal on $procdff$1502 ($dff) from module codeBlock88206_18 (D = \tm28, Q = \tm29).
Adding EN signal on $procdff$1503 ($dff) from module codeBlock88206_18 (D = \tm31, Q = \tm32).
Adding EN signal on $procdff$1504 ($dff) from module codeBlock88206_18 (D = \tm34, Q = \tm35).
Adding EN signal on $procdff$1505 ($dff) from module codeBlock88206_18 (D = \tm37, Q = \tm38).
Adding EN signal on $procdff$1506 ($dff) from module codeBlock88206_18 (D = \tm40, Q = \tm41).
Adding EN signal on $procdff$1507 ($dff) from module codeBlock88206_18 (D = \tm43, Q = \tm44).
Adding EN signal on $procdff$1508 ($dff) from module codeBlock88206_18 (D = \tm46, Q = \tm47).
Adding EN signal on $procdff$1509 ($dff) from module codeBlock88206_18 (D = \tm49, Q = \tm50).
Adding EN signal on $procdff$1510 ($dff) from module codeBlock88206_18 (D = \tm52, Q = \tm53).
Adding EN signal on $procdff$1511 ($dff) from module codeBlock88206_18 (D = \tm55, Q = \tm56).
Adding EN signal on $procdff$1512 ($dff) from module codeBlock88206_18 (D = \tm58, Q = \tm59).
Adding EN signal on $procdff$1513 ($dff) from module codeBlock88206_18 (D = \tm61, Q = \tm62).
Adding EN signal on $procdff$1514 ($dff) from module codeBlock88206_18 (D = \tm64, Q = \tm65).
Adding EN signal on $procdff$1515 ($dff) from module codeBlock88206_18 (D = \tm67, Q = \tm68).
Adding EN signal on $procdff$1549 ($dff) from module codeBlock89324_18 (D = \X31_in, Q = \X31).
Adding SRST signal on $procdff$1517 ($dff) from module codeBlock89324_18 (D = \next_in, Q = \next, rval = 1'0).
Adding EN signal on $procdff$1518 ($dff) from module codeBlock89324_18 (D = \X0_in, Q = \X0).
Adding EN signal on $procdff$1519 ($dff) from module codeBlock89324_18 (D = \X1_in, Q = \X1).
Adding EN signal on $procdff$1520 ($dff) from module codeBlock89324_18 (D = \X2_in, Q = \X2).
Adding EN signal on $procdff$1521 ($dff) from module codeBlock89324_18 (D = \X3_in, Q = \X3).
Adding EN signal on $procdff$1522 ($dff) from module codeBlock89324_18 (D = \X4_in, Q = \X4).
Adding EN signal on $procdff$1523 ($dff) from module codeBlock89324_18 (D = \X5_in, Q = \X5).
Adding EN signal on $procdff$1524 ($dff) from module codeBlock89324_18 (D = \X6_in, Q = \X6).
Adding EN signal on $procdff$1525 ($dff) from module codeBlock89324_18 (D = \X7_in, Q = \X7).
Adding EN signal on $procdff$1526 ($dff) from module codeBlock89324_18 (D = \X8_in, Q = \X8).
Adding EN signal on $procdff$1527 ($dff) from module codeBlock89324_18 (D = \X9_in, Q = \X9).
Adding EN signal on $procdff$1528 ($dff) from module codeBlock89324_18 (D = \X10_in, Q = \X10).
Adding EN signal on $procdff$1529 ($dff) from module codeBlock89324_18 (D = \X11_in, Q = \X11).
Adding EN signal on $procdff$1530 ($dff) from module codeBlock89324_18 (D = \X12_in, Q = \X12).
Adding EN signal on $procdff$1531 ($dff) from module codeBlock89324_18 (D = \X13_in, Q = \X13).
Adding EN signal on $procdff$1532 ($dff) from module codeBlock89324_18 (D = \X14_in, Q = \X14).
Adding EN signal on $procdff$1533 ($dff) from module codeBlock89324_18 (D = \X15_in, Q = \X15).
Adding EN signal on $procdff$1534 ($dff) from module codeBlock89324_18 (D = \X16_in, Q = \X16).
Adding EN signal on $procdff$1535 ($dff) from module codeBlock89324_18 (D = \X17_in, Q = \X17).
Adding EN signal on $procdff$1536 ($dff) from module codeBlock89324_18 (D = \X18_in, Q = \X18).
Adding EN signal on $procdff$1537 ($dff) from module codeBlock89324_18 (D = \X19_in, Q = \X19).
Adding EN signal on $procdff$1538 ($dff) from module codeBlock89324_18 (D = \X20_in, Q = \X20).
Adding EN signal on $procdff$1539 ($dff) from module codeBlock89324_18 (D = \X21_in, Q = \X21).
Adding EN signal on $procdff$1540 ($dff) from module codeBlock89324_18 (D = \X22_in, Q = \X22).
Adding EN signal on $procdff$1541 ($dff) from module codeBlock89324_18 (D = \X23_in, Q = \X23).
Adding EN signal on $procdff$1542 ($dff) from module codeBlock89324_18 (D = \X24_in, Q = \X24).
Adding EN signal on $procdff$1543 ($dff) from module codeBlock89324_18 (D = \X25_in, Q = \X25).
Adding EN signal on $procdff$1544 ($dff) from module codeBlock89324_18 (D = \X26_in, Q = \X26).
Adding EN signal on $procdff$1545 ($dff) from module codeBlock89324_18 (D = \X27_in, Q = \X27).
Adding EN signal on $procdff$1546 ($dff) from module codeBlock89324_18 (D = \X28_in, Q = \X28).
Adding EN signal on $procdff$1547 ($dff) from module codeBlock89324_18 (D = \X29_in, Q = \X29).
Adding EN signal on $procdff$1548 ($dff) from module codeBlock89324_18 (D = \X30_in, Q = \X30).
Adding SRST signal on $procdff$1550 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$529_Y, Q = \input_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1875 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = \i_valid, Q = \input_valid).
Adding SRST signal on $procdff$1551 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$524_Y, Q = \result_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1877 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = \input_valid, Q = \result_valid).
Adding SRST signal on $procdff$1552 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$519_Y, Q = \output_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1879 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = \result_valid, Q = \output_valid).
Adding SRST signal on $procdff$1553 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$559_Y, Q = \reg_ax, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1881 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = \ax, Q = \reg_ax).
Adding SRST signal on $procdff$1554 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$554_Y, Q = \reg_ay, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1883 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = \ay, Q = \reg_ay).
Adding SRST signal on $procdff$1555 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$549_Y, Q = \reg_bx, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1885 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = \bx, Q = \reg_bx).
Adding SRST signal on $procdff$1556 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$544_Y, Q = \reg_by, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1887 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = \by, Q = \reg_by).
Adding SRST signal on $procdff$1557 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$539_Y, Q = \reg_resa, rval = 37'0000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1889 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $mul$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1569$61_Y, Q = \reg_resa).
Adding SRST signal on $procdff$1558 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$534_Y, Q = \reg_resb, rval = 37'0000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1891 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $mul$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1570$62_Y, Q = \reg_resb).
Adding SRST signal on $procdff$1564 ($dff) from module fp_rounding_unit_1_37_10 (D = $procmux$564_Y, Q = \out_reg, rval = 37'0000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1893 ($sdff) from module fp_rounding_unit_1_37_10 (D = $procmux$595_Y, Q = \out_reg).
Adding SRST signal on $procdff$1563 ($dff) from module fp_rounding_unit_1_37_10 (D = $procmux$569_Y, Q = \valid_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1895 ($sdff) from module fp_rounding_unit_1_37_10 (D = \floor_ceil_valid, Q = \valid_reg).
Adding SRST signal on $procdff$1559 ($dff) from module fp_rounding_unit_1_37_10 (D = $procmux$589_Y, Q = \floor, rval = 37'0000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1897 ($sdff) from module fp_rounding_unit_1_37_10 (D = { 10'0000000000 \in [36:10] }, Q = \floor).
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$1898 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$1898 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$1898 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$1898 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$1898 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 32 on $auto$ff.cc:262:slice$1898 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 33 on $auto$ff.cc:262:slice$1898 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 34 on $auto$ff.cc:262:slice$1898 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 35 on $auto$ff.cc:262:slice$1898 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 36 on $auto$ff.cc:262:slice$1898 ($sdffe) from module fp_rounding_unit_1_37_10.
Adding SRST signal on $procdff$1560 ($dff) from module fp_rounding_unit_1_37_10 (D = $procmux$584_Y, Q = \ceil, rval = 37'0000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1900 ($sdff) from module fp_rounding_unit_1_37_10 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1528$59_Y, Q = \ceil).
Adding SRST signal on $procdff$1561 ($dff) from module fp_rounding_unit_1_37_10 (D = $procmux$579_Y, Q = \is_ceil, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1902 ($sdff) from module fp_rounding_unit_1_37_10 (D = \in [9], Q = \is_ceil).
Adding SRST signal on $procdff$1562 ($dff) from module fp_rounding_unit_1_37_10 (D = $procmux$574_Y, Q = \floor_ceil_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1904 ($sdff) from module fp_rounding_unit_1_37_10 (D = \i_valid, Q = \floor_ceil_valid).
Adding SRST signal on $procdff$1565 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$687_Y, Q = \reg_A_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1906 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_A_0, Q = \reg_A_0).
Adding SRST signal on $procdff$1566 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$682_Y, Q = \reg_B_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1908 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_B_0, Q = \reg_B_0).
Adding SRST signal on $procdff$1567 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$677_Y, Q = \reg_A_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1910 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_A_1, Q = \reg_A_1).
Adding SRST signal on $procdff$1568 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$672_Y, Q = \reg_B_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1912 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_B_1, Q = \reg_B_1).
Adding SRST signal on $procdff$1569 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$667_Y, Q = \reg_A_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1914 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_A_2, Q = \reg_A_2).
Adding SRST signal on $procdff$1570 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$662_Y, Q = \reg_B_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1916 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_B_2, Q = \reg_B_2).
Adding SRST signal on $procdff$1571 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$657_Y, Q = \reg_A_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1918 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_A_3, Q = \reg_A_3).
Adding SRST signal on $procdff$1572 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$652_Y, Q = \reg_B_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1920 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_B_3, Q = \reg_B_3).
Adding SRST signal on $procdff$1573 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$647_Y, Q = \reg_A_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1922 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_A_4, Q = \reg_A_4).
Adding SRST signal on $procdff$1574 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$642_Y, Q = \reg_B_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1924 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_B_4, Q = \reg_B_4).
Adding SRST signal on $procdff$1575 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$637_Y, Q = \reg_A_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1926 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_A_5, Q = \reg_A_5).
Adding SRST signal on $procdff$1576 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$632_Y, Q = \reg_B_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1928 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_B_5, Q = \reg_B_5).
Adding SRST signal on $procdff$1577 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$627_Y, Q = \reg_A_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1930 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_A_6, Q = \reg_A_6).
Adding SRST signal on $procdff$1578 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$622_Y, Q = \reg_B_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1932 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_B_6, Q = \reg_B_6).
Adding SRST signal on $procdff$1579 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$617_Y, Q = \reg_A_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1934 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_A_7, Q = \reg_A_7).
Adding SRST signal on $procdff$1580 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$612_Y, Q = \reg_B_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1936 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_B_7, Q = \reg_B_7).
Adding SRST signal on $procdff$1581 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$607_Y, Q = \reg_A_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1938 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_A_8, Q = \reg_A_8).
Adding SRST signal on $procdff$1582 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$602_Y, Q = \reg_B_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1940 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_B_8, Q = \reg_B_8).
Adding SRST signal on $procdff$1583 ($dff) from module elementwise_mult_core_18_1810_9_1 (D = $procmux$597_Y, Q = \valid_A_B, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1942 ($sdff) from module elementwise_mult_core_18_1810_9_1 (D = \i_valid, Q = \valid_A_B).
Adding SRST signal on $procdff$1584 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$832_Y, Q = \reg_A_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1944 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_A_0, Q = \reg_A_0).
Adding SRST signal on $procdff$1585 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$827_Y, Q = \reg_B_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1946 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_B_0, Q = \reg_B_0).
Adding SRST signal on $procdff$1586 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$822_Y, Q = \reg_C_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1948 ($sdff) from module elementwise_sub_core_18_18_9 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1124$43_Y, Q = \reg_C_0).
Adding SRST signal on $procdff$1587 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$817_Y, Q = \reg_A_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1950 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_A_1, Q = \reg_A_1).
Adding SRST signal on $procdff$1588 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$812_Y, Q = \reg_B_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1952 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_B_1, Q = \reg_B_1).
Adding SRST signal on $procdff$1589 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$807_Y, Q = \reg_C_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1954 ($sdff) from module elementwise_sub_core_18_18_9 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1127$44_Y, Q = \reg_C_1).
Adding SRST signal on $procdff$1590 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$802_Y, Q = \reg_A_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1956 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_A_2, Q = \reg_A_2).
Adding SRST signal on $procdff$1591 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$797_Y, Q = \reg_B_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1958 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_B_2, Q = \reg_B_2).
Adding SRST signal on $procdff$1592 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$792_Y, Q = \reg_C_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1960 ($sdff) from module elementwise_sub_core_18_18_9 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1130$45_Y, Q = \reg_C_2).
Adding SRST signal on $procdff$1593 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$787_Y, Q = \reg_A_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1962 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_A_3, Q = \reg_A_3).
Adding SRST signal on $procdff$1594 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$782_Y, Q = \reg_B_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1964 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_B_3, Q = \reg_B_3).
Adding SRST signal on $procdff$1595 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$777_Y, Q = \reg_C_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1966 ($sdff) from module elementwise_sub_core_18_18_9 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1133$46_Y, Q = \reg_C_3).
Adding SRST signal on $procdff$1596 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$772_Y, Q = \reg_A_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1968 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_A_4, Q = \reg_A_4).
Adding SRST signal on $procdff$1597 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$767_Y, Q = \reg_B_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1970 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_B_4, Q = \reg_B_4).
Adding SRST signal on $procdff$1598 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$762_Y, Q = \reg_C_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1972 ($sdff) from module elementwise_sub_core_18_18_9 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1136$47_Y, Q = \reg_C_4).
Adding SRST signal on $procdff$1599 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$757_Y, Q = \reg_A_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1974 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_A_5, Q = \reg_A_5).
Adding SRST signal on $procdff$1600 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$752_Y, Q = \reg_B_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1976 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_B_5, Q = \reg_B_5).
Adding SRST signal on $procdff$1601 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$747_Y, Q = \reg_C_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1978 ($sdff) from module elementwise_sub_core_18_18_9 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1139$48_Y, Q = \reg_C_5).
Adding SRST signal on $procdff$1602 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$742_Y, Q = \reg_A_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1980 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_A_6, Q = \reg_A_6).
Adding SRST signal on $procdff$1603 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$737_Y, Q = \reg_B_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1982 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_B_6, Q = \reg_B_6).
Adding SRST signal on $procdff$1604 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$732_Y, Q = \reg_C_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1984 ($sdff) from module elementwise_sub_core_18_18_9 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1142$49_Y, Q = \reg_C_6).
Adding SRST signal on $procdff$1605 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$727_Y, Q = \reg_A_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1986 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_A_7, Q = \reg_A_7).
Adding SRST signal on $procdff$1606 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$722_Y, Q = \reg_B_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1988 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_B_7, Q = \reg_B_7).
Adding SRST signal on $procdff$1607 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$717_Y, Q = \reg_C_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1990 ($sdff) from module elementwise_sub_core_18_18_9 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1145$50_Y, Q = \reg_C_7).
Adding SRST signal on $procdff$1608 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$712_Y, Q = \reg_A_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1992 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_A_8, Q = \reg_A_8).
Adding SRST signal on $procdff$1609 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$707_Y, Q = \reg_B_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1994 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_B_8, Q = \reg_B_8).
Adding SRST signal on $procdff$1610 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$702_Y, Q = \reg_C_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1996 ($sdff) from module elementwise_sub_core_18_18_9 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1148$51_Y, Q = \reg_C_8).
Adding SRST signal on $procdff$1611 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$697_Y, Q = \valid_A_B, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1998 ($sdff) from module elementwise_sub_core_18_18_9 (D = \i_valid, Q = \valid_A_B).
Adding SRST signal on $procdff$1612 ($dff) from module elementwise_sub_core_18_18_9 (D = $procmux$692_Y, Q = \valid_C, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2000 ($sdff) from module elementwise_sub_core_18_18_9 (D = \valid_A_B, Q = \valid_C).
Adding SRST signal on $procdff$1613 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$977_Y, Q = \reg_A_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2002 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_A_0, Q = \reg_A_0).
Adding SRST signal on $procdff$1614 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$972_Y, Q = \reg_B_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2004 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_B_0, Q = \reg_B_0).
Adding SRST signal on $procdff$1615 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$967_Y, Q = \reg_C_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2006 ($sdff) from module elementwise_add_core_18_18_9 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:979$32_Y, Q = \reg_C_0).
Adding SRST signal on $procdff$1616 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$962_Y, Q = \reg_A_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2008 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_A_1, Q = \reg_A_1).
Adding SRST signal on $procdff$1617 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$957_Y, Q = \reg_B_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2010 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_B_1, Q = \reg_B_1).
Adding SRST signal on $procdff$1618 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$952_Y, Q = \reg_C_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2012 ($sdff) from module elementwise_add_core_18_18_9 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:982$33_Y, Q = \reg_C_1).
Adding SRST signal on $procdff$1619 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$947_Y, Q = \reg_A_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2014 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_A_2, Q = \reg_A_2).
Adding SRST signal on $procdff$1620 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$942_Y, Q = \reg_B_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2016 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_B_2, Q = \reg_B_2).
Adding SRST signal on $procdff$1621 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$937_Y, Q = \reg_C_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2018 ($sdff) from module elementwise_add_core_18_18_9 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:985$34_Y, Q = \reg_C_2).
Adding SRST signal on $procdff$1622 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$932_Y, Q = \reg_A_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2020 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_A_3, Q = \reg_A_3).
Adding SRST signal on $procdff$1623 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$927_Y, Q = \reg_B_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2022 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_B_3, Q = \reg_B_3).
Adding SRST signal on $procdff$1624 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$922_Y, Q = \reg_C_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2024 ($sdff) from module elementwise_add_core_18_18_9 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:988$35_Y, Q = \reg_C_3).
Adding SRST signal on $procdff$1625 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$917_Y, Q = \reg_A_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2026 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_A_4, Q = \reg_A_4).
Adding SRST signal on $procdff$1626 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$912_Y, Q = \reg_B_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2028 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_B_4, Q = \reg_B_4).
Adding SRST signal on $procdff$1627 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$907_Y, Q = \reg_C_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2030 ($sdff) from module elementwise_add_core_18_18_9 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:991$36_Y, Q = \reg_C_4).
Adding SRST signal on $procdff$1628 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$902_Y, Q = \reg_A_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2032 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_A_5, Q = \reg_A_5).
Adding SRST signal on $procdff$1629 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$897_Y, Q = \reg_B_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2034 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_B_5, Q = \reg_B_5).
Adding SRST signal on $procdff$1630 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$892_Y, Q = \reg_C_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2036 ($sdff) from module elementwise_add_core_18_18_9 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:994$37_Y, Q = \reg_C_5).
Adding SRST signal on $procdff$1631 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$887_Y, Q = \reg_A_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2038 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_A_6, Q = \reg_A_6).
Adding SRST signal on $procdff$1632 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$882_Y, Q = \reg_B_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2040 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_B_6, Q = \reg_B_6).
Adding SRST signal on $procdff$1633 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$877_Y, Q = \reg_C_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2042 ($sdff) from module elementwise_add_core_18_18_9 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:997$38_Y, Q = \reg_C_6).
Adding SRST signal on $procdff$1634 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$872_Y, Q = \reg_A_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2044 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_A_7, Q = \reg_A_7).
Adding SRST signal on $procdff$1635 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$867_Y, Q = \reg_B_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2046 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_B_7, Q = \reg_B_7).
Adding SRST signal on $procdff$1636 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$862_Y, Q = \reg_C_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2048 ($sdff) from module elementwise_add_core_18_18_9 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1000$39_Y, Q = \reg_C_7).
Adding SRST signal on $procdff$1637 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$857_Y, Q = \reg_A_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2050 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_A_8, Q = \reg_A_8).
Adding SRST signal on $procdff$1638 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$852_Y, Q = \reg_B_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2052 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_B_8, Q = \reg_B_8).
Adding SRST signal on $procdff$1639 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$847_Y, Q = \reg_C_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2054 ($sdff) from module elementwise_add_core_18_18_9 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:1003$40_Y, Q = \reg_C_8).
Adding SRST signal on $procdff$1640 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$842_Y, Q = \valid_A_B, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2056 ($sdff) from module elementwise_add_core_18_18_9 (D = \i_valid, Q = \valid_A_B).
Adding SRST signal on $procdff$1641 ($dff) from module elementwise_add_core_18_18_9 (D = $procmux$837_Y, Q = \valid_C, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2058 ($sdff) from module elementwise_add_core_18_18_9 (D = \valid_A_B, Q = \valid_C).
Adding SRST signal on $procdff$1642 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1407_Y, Q = \reg_X_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2060 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \i_X_0, Q = \reg_X_0).
Adding SRST signal on $procdff$1643 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1402_Y, Q = \reg_X_2_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2062 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \reg_X_0, Q = \reg_X_2_0).
Adding SRST signal on $procdff$1644 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1397_Y, Q = \reg_X_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2064 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \i_X_1, Q = \reg_X_1).
Adding SRST signal on $procdff$1645 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1392_Y, Q = \reg_X_2_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2066 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \reg_X_1, Q = \reg_X_2_1).
Adding SRST signal on $procdff$1646 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1387_Y, Q = \reg_X_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2068 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \i_X_2, Q = \reg_X_2).
Adding SRST signal on $procdff$1647 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1382_Y, Q = \reg_X_2_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2070 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \reg_X_2, Q = \reg_X_2_2).
Adding SRST signal on $procdff$1648 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1377_Y, Q = \reg_X_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2072 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \i_X_3, Q = \reg_X_3).
Adding SRST signal on $procdff$1649 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1372_Y, Q = \reg_X_2_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2074 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \reg_X_3, Q = \reg_X_2_3).
Adding SRST signal on $procdff$1650 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1367_Y, Q = \reg_X_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2076 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \i_X_4, Q = \reg_X_4).
Adding SRST signal on $procdff$1651 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1362_Y, Q = \reg_X_2_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2078 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \reg_X_4, Q = \reg_X_2_4).
Adding SRST signal on $procdff$1652 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1357_Y, Q = \reg_X_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2080 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \i_X_5, Q = \reg_X_5).
Adding SRST signal on $procdff$1653 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1352_Y, Q = \reg_X_2_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2082 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \reg_X_5, Q = \reg_X_2_5).
Adding SRST signal on $procdff$1654 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1347_Y, Q = \reg_X_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2084 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \i_X_6, Q = \reg_X_6).
Adding SRST signal on $procdff$1655 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1342_Y, Q = \reg_X_2_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2086 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \reg_X_6, Q = \reg_X_2_6).
Adding SRST signal on $procdff$1656 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1337_Y, Q = \reg_X_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2088 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \i_X_7, Q = \reg_X_7).
Adding SRST signal on $procdff$1657 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1332_Y, Q = \reg_X_2_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2090 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \reg_X_7, Q = \reg_X_2_7).
Adding SRST signal on $procdff$1658 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1327_Y, Q = \reg_X_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2092 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \i_X_8, Q = \reg_X_8).
Adding SRST signal on $procdff$1659 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1322_Y, Q = \reg_X_2_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2094 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \reg_X_8, Q = \reg_X_2_8).
Adding SRST signal on $procdff$1660 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1317_Y, Q = \reg_X_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2096 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \i_X_9, Q = \reg_X_9).
Adding SRST signal on $procdff$1661 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1312_Y, Q = \reg_X_2_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2098 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \reg_X_9, Q = \reg_X_2_9).
Adding SRST signal on $procdff$1662 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1307_Y, Q = \reg_X_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2100 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \i_X_10, Q = \reg_X_10).
Adding SRST signal on $procdff$1663 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1302_Y, Q = \reg_X_2_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2102 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \reg_X_10, Q = \reg_X_2_10).
Adding SRST signal on $procdff$1664 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1297_Y, Q = \reg_X_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2104 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \i_X_11, Q = \reg_X_11).
Adding SRST signal on $procdff$1665 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1292_Y, Q = \reg_X_2_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2106 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \reg_X_11, Q = \reg_X_2_11).
Adding SRST signal on $procdff$1666 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1287_Y, Q = \reg_X_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2108 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \i_X_12, Q = \reg_X_12).
Adding SRST signal on $procdff$1667 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1282_Y, Q = \reg_X_2_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2110 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \reg_X_12, Q = \reg_X_2_12).
Adding SRST signal on $procdff$1668 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1277_Y, Q = \reg_X_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2112 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \i_X_13, Q = \reg_X_13).
Adding SRST signal on $procdff$1669 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1272_Y, Q = \reg_X_2_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2114 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \reg_X_13, Q = \reg_X_2_13).
Adding SRST signal on $procdff$1670 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1267_Y, Q = \reg_X_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2116 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \i_X_14, Q = \reg_X_14).
Adding SRST signal on $procdff$1671 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1262_Y, Q = \reg_X_2_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2118 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \reg_X_14, Q = \reg_X_2_14).
Adding SRST signal on $procdff$1672 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1257_Y, Q = \reg_X_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2120 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \i_X_15, Q = \reg_X_15).
Adding SRST signal on $procdff$1673 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1252_Y, Q = \reg_X_2_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2122 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \reg_X_15, Q = \reg_X_2_15).
Adding SRST signal on $procdff$1674 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1247_Y, Q = \reg_W_real_0_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2124 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \i_W_real_0_0, Q = \reg_W_real_0_0).
Adding SRST signal on $procdff$1675 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1242_Y, Q = \reg_W_imag_0_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2126 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \i_W_imag_0_0, Q = \reg_W_imag_0_0).
Adding SRST signal on $procdff$1676 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1237_Y, Q = \reg_W_real_0_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2128 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \i_W_real_0_1, Q = \reg_W_real_0_1).
Adding SRST signal on $procdff$1677 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1232_Y, Q = \reg_W_imag_0_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2130 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \i_W_imag_0_1, Q = \reg_W_imag_0_1).
Adding SRST signal on $procdff$1678 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1227_Y, Q = \reg_W_real_0_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2132 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \i_W_real_0_2, Q = \reg_W_real_0_2).
Adding SRST signal on $procdff$1679 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1222_Y, Q = \reg_W_imag_0_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2134 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \i_W_imag_0_2, Q = \reg_W_imag_0_2).
Adding SRST signal on $procdff$1680 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1217_Y, Q = \reg_W_real_0_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2136 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \i_W_real_0_3, Q = \reg_W_real_0_3).
Adding SRST signal on $procdff$1681 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1212_Y, Q = \reg_W_imag_0_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2138 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \i_W_imag_0_3, Q = \reg_W_imag_0_3).
Adding SRST signal on $procdff$1682 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1207_Y, Q = \reg_W_real_0_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2140 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \i_W_real_0_4, Q = \reg_W_real_0_4).
Adding SRST signal on $procdff$1683 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1202_Y, Q = \reg_W_imag_0_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2142 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \i_W_imag_0_4, Q = \reg_W_imag_0_4).
Adding SRST signal on $procdff$1684 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1197_Y, Q = \reg_W_real_0_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2144 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \i_W_real_0_5, Q = \reg_W_real_0_5).
Adding SRST signal on $procdff$1685 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1192_Y, Q = \reg_W_imag_0_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2146 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \i_W_imag_0_5, Q = \reg_W_imag_0_5).
Adding SRST signal on $procdff$1686 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1187_Y, Q = \reg_W_real_0_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2148 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \i_W_real_0_6, Q = \reg_W_real_0_6).
Adding SRST signal on $procdff$1687 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1182_Y, Q = \reg_W_imag_0_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2150 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \i_W_imag_0_6, Q = \reg_W_imag_0_6).
Adding SRST signal on $procdff$1688 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1177_Y, Q = \reg_W_real_0_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2152 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \i_W_real_0_7, Q = \reg_W_real_0_7).
Adding SRST signal on $procdff$1689 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1172_Y, Q = \reg_W_imag_0_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2154 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \i_W_imag_0_7, Q = \reg_W_imag_0_7).
Adding SRST signal on $procdff$1690 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1167_Y, Q = \reg_W_real_0_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2156 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \i_W_real_0_8, Q = \reg_W_real_0_8).
Adding SRST signal on $procdff$1691 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1162_Y, Q = \reg_W_imag_0_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2158 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \i_W_imag_0_8, Q = \reg_W_imag_0_8).
Adding SRST signal on $procdff$1692 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1157_Y, Q = \reg_i_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2160 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \i_valid, Q = \reg_i_valid).
Adding SRST signal on $procdff$1693 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1152_Y, Q = \reg_Y_real_0_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2162 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \o_sub_y_real_0_0, Q = \reg_Y_real_0_0).
Adding SRST signal on $procdff$1694 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1147_Y, Q = \reg_Y_imag_0_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2164 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \o_add_y_imag_0_0, Q = \reg_Y_imag_0_0).
Adding SRST signal on $procdff$1695 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1142_Y, Q = \reg_Y_real_0_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2166 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \o_sub_y_real_0_1, Q = \reg_Y_real_0_1).
Adding SRST signal on $procdff$1696 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1137_Y, Q = \reg_Y_imag_0_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2168 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \o_add_y_imag_0_1, Q = \reg_Y_imag_0_1).
Adding SRST signal on $procdff$1697 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1132_Y, Q = \reg_Y_real_0_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2170 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \o_sub_y_real_0_2, Q = \reg_Y_real_0_2).
Adding SRST signal on $procdff$1698 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1127_Y, Q = \reg_Y_imag_0_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2172 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \o_add_y_imag_0_2, Q = \reg_Y_imag_0_2).
Adding SRST signal on $procdff$1699 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1122_Y, Q = \reg_Y_real_0_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2174 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \o_sub_y_real_0_3, Q = \reg_Y_real_0_3).
Adding SRST signal on $procdff$1700 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1117_Y, Q = \reg_Y_imag_0_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2176 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \o_add_y_imag_0_3, Q = \reg_Y_imag_0_3).
Adding SRST signal on $procdff$1701 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1112_Y, Q = \reg_Y_real_0_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2178 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \o_sub_y_real_0_4, Q = \reg_Y_real_0_4).
Adding SRST signal on $procdff$1702 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1107_Y, Q = \reg_Y_imag_0_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2180 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \o_add_y_imag_0_4, Q = \reg_Y_imag_0_4).
Adding SRST signal on $procdff$1703 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1102_Y, Q = \reg_Y_real_0_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2182 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \o_sub_y_real_0_5, Q = \reg_Y_real_0_5).
Adding SRST signal on $procdff$1704 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1097_Y, Q = \reg_Y_imag_0_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2184 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \o_add_y_imag_0_5, Q = \reg_Y_imag_0_5).
Adding SRST signal on $procdff$1705 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1092_Y, Q = \reg_Y_real_0_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2186 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \o_sub_y_real_0_6, Q = \reg_Y_real_0_6).
Adding SRST signal on $procdff$1706 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1087_Y, Q = \reg_Y_imag_0_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2188 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \o_add_y_imag_0_6, Q = \reg_Y_imag_0_6).
Adding SRST signal on $procdff$1707 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1082_Y, Q = \reg_Y_real_0_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2190 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \o_sub_y_real_0_7, Q = \reg_Y_real_0_7).
Adding SRST signal on $procdff$1708 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1077_Y, Q = \reg_Y_imag_0_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2192 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \o_add_y_imag_0_7, Q = \reg_Y_imag_0_7).
Adding SRST signal on $procdff$1709 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1072_Y, Q = \reg_Y_real_0_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2194 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \o_sub_y_real_0_8, Q = \reg_Y_real_0_8).
Adding SRST signal on $procdff$1710 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1067_Y, Q = \reg_Y_imag_0_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2196 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \o_add_y_imag_0_8, Q = \reg_Y_imag_0_8).
Adding SRST signal on $procdff$1711 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1062_Y, Q = \reg_Y_real_0_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2198 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \o_sub_y_real_0_7, Q = \reg_Y_real_0_9).
Adding SRST signal on $procdff$1712 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1057_Y, Q = \reg_Y_imag_0_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2200 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:825$23_Y, Q = \reg_Y_imag_0_9).
Adding SRST signal on $procdff$1713 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1052_Y, Q = \reg_Y_real_0_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2202 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \o_sub_y_real_0_6, Q = \reg_Y_real_0_10).
Adding SRST signal on $procdff$1714 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1047_Y, Q = \reg_Y_imag_0_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2204 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:827$24_Y, Q = \reg_Y_imag_0_10).
Adding SRST signal on $procdff$1715 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1042_Y, Q = \reg_Y_real_0_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2206 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \o_sub_y_real_0_5, Q = \reg_Y_real_0_11).
Adding SRST signal on $procdff$1716 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1037_Y, Q = \reg_Y_imag_0_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2208 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:829$25_Y, Q = \reg_Y_imag_0_11).
Adding SRST signal on $procdff$1717 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1032_Y, Q = \reg_Y_real_0_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2210 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \o_sub_y_real_0_4, Q = \reg_Y_real_0_12).
Adding SRST signal on $procdff$1718 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1027_Y, Q = \reg_Y_imag_0_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2212 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:831$26_Y, Q = \reg_Y_imag_0_12).
Adding SRST signal on $procdff$1719 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1022_Y, Q = \reg_Y_real_0_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2214 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \o_sub_y_real_0_3, Q = \reg_Y_real_0_13).
Adding SRST signal on $procdff$1720 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1017_Y, Q = \reg_Y_imag_0_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2216 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:833$27_Y, Q = \reg_Y_imag_0_13).
Adding SRST signal on $procdff$1721 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1012_Y, Q = \reg_Y_real_0_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2218 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \o_sub_y_real_0_2, Q = \reg_Y_real_0_14).
Adding SRST signal on $procdff$1722 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1007_Y, Q = \reg_Y_imag_0_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2220 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:835$28_Y, Q = \reg_Y_imag_0_14).
Adding SRST signal on $procdff$1723 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$1002_Y, Q = \reg_Y_real_0_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2222 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \o_sub_y_real_0_1, Q = \reg_Y_real_0_15).
Adding SRST signal on $procdff$1724 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$997_Y, Q = \reg_Y_imag_0_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2224 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $neg$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:837$29_Y, Q = \reg_Y_imag_0_15).
Adding SRST signal on $procdff$1725 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$992_Y, Q = \reg_o_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2226 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:754$20_Y, Q = \reg_o_valid).
Adding SRST signal on $procdff$1726 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$987_Y, Q = \fft_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2228 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = \o_fft_next, Q = \fft_valid).
Adding SRST signal on $procdff$1727 ($dff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $procmux$982_Y, Q = \reg_o_ready, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2230 ($sdff) from module c_matrix_vec_mult_core_18_10_16_1_1 (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v:755$22_Y, Q = \reg_o_ready).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \subfxp_18_1..
Finding unused cells or wires in module \shiftRegFIFO_5_1..
Finding unused cells or wires in module \shiftRegFIFO_2_1..
Finding unused cells or wires in module \dsp_signed_mult_18x18_unit_18_36_0..
Finding unused cells or wires in module \multfix_alt_dsp_18..
Finding unused cells or wires in module \addfxp_18_1..
Finding unused cells or wires in module \shift_register_unit_18_10..
Finding unused cells or wires in module \shift_register_group_18_910..
Finding unused cells or wires in module \codeBlock88206_18..
Finding unused cells or wires in module \codeBlock89324_18..
Finding unused cells or wires in module \dft_16_top_18..
Finding unused cells or wires in module \dsp_signed_mult_18x18_unit_18_18_1..
Finding unused cells or wires in module \fp_rounding_unit_1_37_10..
Finding unused cells or wires in module \elementwise_mult_core_18_1810_9_1..
Finding unused cells or wires in module \elementwise_sub_core_18_18_9..
Finding unused cells or wires in module \elementwise_add_core_18_18_9..
Finding unused cells or wires in module \c_matrix_vec_mult_core_18_10_16_1_1..
Removed 503 unused cells and 1356 unused wires.
<suppressed ~521 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module addfxp_18_1.
Optimizing module c_matrix_vec_mult_core_18_10_16_1_1.
Optimizing module codeBlock88206_18.
Optimizing module codeBlock89324_18.
Optimizing module dft_16_top_18.
Optimizing module dsp_signed_mult_18x18_unit_18_18_1.
Optimizing module dsp_signed_mult_18x18_unit_18_36_0.
Optimizing module elementwise_add_core_18_18_9.
Optimizing module elementwise_mult_core_18_1810_9_1.
Optimizing module elementwise_sub_core_18_18_9.
Optimizing module fp_rounding_unit_1_37_10.
Optimizing module multfix_alt_dsp_18.
Optimizing module shiftRegFIFO_2_1.
Optimizing module shiftRegFIFO_5_1.
Optimizing module shift_register_group_18_910.
Optimizing module shift_register_unit_18_10.
Optimizing module subfxp_18_1.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \addfxp_18_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \c_matrix_vec_mult_core_18_10_16_1_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \codeBlock88206_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \codeBlock89324_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \dft_16_top_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \dsp_signed_mult_18x18_unit_18_18_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \dsp_signed_mult_18x18_unit_18_36_0..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \elementwise_add_core_18_18_9..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \elementwise_mult_core_18_1810_9_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \elementwise_sub_core_18_18_9..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \fp_rounding_unit_1_37_10..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \multfix_alt_dsp_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shiftRegFIFO_2_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shiftRegFIFO_5_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shift_register_group_18_910..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shift_register_unit_18_10..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \subfxp_18_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \addfxp_18_1.
  Optimizing cells in module \c_matrix_vec_mult_core_18_10_16_1_1.
  Optimizing cells in module \codeBlock88206_18.
  Optimizing cells in module \codeBlock89324_18.
  Optimizing cells in module \dft_16_top_18.
  Optimizing cells in module \dsp_signed_mult_18x18_unit_18_18_1.
  Optimizing cells in module \dsp_signed_mult_18x18_unit_18_36_0.
  Optimizing cells in module \elementwise_add_core_18_18_9.
  Optimizing cells in module \elementwise_mult_core_18_1810_9_1.
  Optimizing cells in module \elementwise_sub_core_18_18_9.
  Optimizing cells in module \fp_rounding_unit_1_37_10.
  Optimizing cells in module \multfix_alt_dsp_18.
  Optimizing cells in module \shiftRegFIFO_2_1.
  Optimizing cells in module \shiftRegFIFO_5_1.
  Optimizing cells in module \shift_register_group_18_910.
  Optimizing cells in module \shift_register_unit_18_10.
  Optimizing cells in module \subfxp_18_1.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\addfxp_18_1'.
Finding identical cells in module `\c_matrix_vec_mult_core_18_10_16_1_1'.
<suppressed ~21 debug messages>
Finding identical cells in module `\codeBlock88206_18'.
Finding identical cells in module `\codeBlock89324_18'.
Finding identical cells in module `\dft_16_top_18'.
Finding identical cells in module `\dsp_signed_mult_18x18_unit_18_18_1'.
Finding identical cells in module `\dsp_signed_mult_18x18_unit_18_36_0'.
Finding identical cells in module `\elementwise_add_core_18_18_9'.
Finding identical cells in module `\elementwise_mult_core_18_1810_9_1'.
Finding identical cells in module `\elementwise_sub_core_18_18_9'.
Finding identical cells in module `\fp_rounding_unit_1_37_10'.
Finding identical cells in module `\multfix_alt_dsp_18'.
Finding identical cells in module `\shiftRegFIFO_2_1'.
Finding identical cells in module `\shiftRegFIFO_5_1'.
Finding identical cells in module `\shift_register_group_18_910'.
Finding identical cells in module `\shift_register_unit_18_10'.
Finding identical cells in module `\subfxp_18_1'.
Removed a total of 7 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \addfxp_18_1..
Finding unused cells or wires in module \c_matrix_vec_mult_core_18_10_16_1_1..
Finding unused cells or wires in module \codeBlock88206_18..
Finding unused cells or wires in module \codeBlock89324_18..
Finding unused cells or wires in module \dft_16_top_18..
Finding unused cells or wires in module \dsp_signed_mult_18x18_unit_18_18_1..
Finding unused cells or wires in module \dsp_signed_mult_18x18_unit_18_36_0..
Finding unused cells or wires in module \elementwise_add_core_18_18_9..
Finding unused cells or wires in module \elementwise_mult_core_18_1810_9_1..
Finding unused cells or wires in module \elementwise_sub_core_18_18_9..
Finding unused cells or wires in module \fp_rounding_unit_1_37_10..
Finding unused cells or wires in module \multfix_alt_dsp_18..
Finding unused cells or wires in module \shiftRegFIFO_2_1..
Finding unused cells or wires in module \shiftRegFIFO_5_1..
Finding unused cells or wires in module \shift_register_group_18_910..
Finding unused cells or wires in module \shift_register_unit_18_10..
Finding unused cells or wires in module \subfxp_18_1..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module addfxp_18_1.
Optimizing module c_matrix_vec_mult_core_18_10_16_1_1.
Optimizing module codeBlock88206_18.
Optimizing module codeBlock89324_18.
Optimizing module dft_16_top_18.
Optimizing module dsp_signed_mult_18x18_unit_18_18_1.
Optimizing module dsp_signed_mult_18x18_unit_18_36_0.
Optimizing module elementwise_add_core_18_18_9.
Optimizing module elementwise_mult_core_18_1810_9_1.
Optimizing module elementwise_sub_core_18_18_9.
Optimizing module fp_rounding_unit_1_37_10.
Optimizing module multfix_alt_dsp_18.
Optimizing module shiftRegFIFO_2_1.
Optimizing module shiftRegFIFO_5_1.
Optimizing module shift_register_group_18_910.
Optimizing module shift_register_unit_18_10.
Optimizing module subfxp_18_1.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \addfxp_18_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \c_matrix_vec_mult_core_18_10_16_1_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \codeBlock88206_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \codeBlock89324_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \dft_16_top_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \dsp_signed_mult_18x18_unit_18_18_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \dsp_signed_mult_18x18_unit_18_36_0..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \elementwise_add_core_18_18_9..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \elementwise_mult_core_18_1810_9_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \elementwise_sub_core_18_18_9..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \fp_rounding_unit_1_37_10..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \multfix_alt_dsp_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shiftRegFIFO_2_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shiftRegFIFO_5_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shift_register_group_18_910..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shift_register_unit_18_10..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \subfxp_18_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \addfxp_18_1.
  Optimizing cells in module \c_matrix_vec_mult_core_18_10_16_1_1.
  Optimizing cells in module \codeBlock88206_18.
  Optimizing cells in module \codeBlock89324_18.
  Optimizing cells in module \dft_16_top_18.
  Optimizing cells in module \dsp_signed_mult_18x18_unit_18_18_1.
  Optimizing cells in module \dsp_signed_mult_18x18_unit_18_36_0.
  Optimizing cells in module \elementwise_add_core_18_18_9.
  Optimizing cells in module \elementwise_mult_core_18_1810_9_1.
  Optimizing cells in module \elementwise_sub_core_18_18_9.
  Optimizing cells in module \fp_rounding_unit_1_37_10.
  Optimizing cells in module \multfix_alt_dsp_18.
  Optimizing cells in module \shiftRegFIFO_2_1.
  Optimizing cells in module \shiftRegFIFO_5_1.
  Optimizing cells in module \shift_register_group_18_910.
  Optimizing cells in module \shift_register_unit_18_10.
  Optimizing cells in module \subfxp_18_1.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\addfxp_18_1'.
Finding identical cells in module `\c_matrix_vec_mult_core_18_10_16_1_1'.
Finding identical cells in module `\codeBlock88206_18'.
Finding identical cells in module `\codeBlock89324_18'.
Finding identical cells in module `\dft_16_top_18'.
Finding identical cells in module `\dsp_signed_mult_18x18_unit_18_18_1'.
Finding identical cells in module `\dsp_signed_mult_18x18_unit_18_36_0'.
Finding identical cells in module `\elementwise_add_core_18_18_9'.
Finding identical cells in module `\elementwise_mult_core_18_1810_9_1'.
Finding identical cells in module `\elementwise_sub_core_18_18_9'.
Finding identical cells in module `\fp_rounding_unit_1_37_10'.
Finding identical cells in module `\multfix_alt_dsp_18'.
Finding identical cells in module `\shiftRegFIFO_2_1'.
Finding identical cells in module `\shiftRegFIFO_5_1'.
Finding identical cells in module `\shift_register_group_18_910'.
Finding identical cells in module `\shift_register_unit_18_10'.
Finding identical cells in module `\subfxp_18_1'.
Removed a total of 0 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \addfxp_18_1..
Finding unused cells or wires in module \c_matrix_vec_mult_core_18_10_16_1_1..
Finding unused cells or wires in module \codeBlock88206_18..
Finding unused cells or wires in module \codeBlock89324_18..
Finding unused cells or wires in module \dft_16_top_18..
Finding unused cells or wires in module \dsp_signed_mult_18x18_unit_18_18_1..
Finding unused cells or wires in module \dsp_signed_mult_18x18_unit_18_36_0..
Finding unused cells or wires in module \elementwise_add_core_18_18_9..
Finding unused cells or wires in module \elementwise_mult_core_18_1810_9_1..
Finding unused cells or wires in module \elementwise_sub_core_18_18_9..
Finding unused cells or wires in module \fp_rounding_unit_1_37_10..
Finding unused cells or wires in module \multfix_alt_dsp_18..
Finding unused cells or wires in module \shiftRegFIFO_2_1..
Finding unused cells or wires in module \shiftRegFIFO_5_1..
Finding unused cells or wires in module \shift_register_group_18_910..
Finding unused cells or wires in module \shift_register_unit_18_10..
Finding unused cells or wires in module \subfxp_18_1..

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module addfxp_18_1.
Optimizing module c_matrix_vec_mult_core_18_10_16_1_1.
Optimizing module codeBlock88206_18.
Optimizing module codeBlock89324_18.
Optimizing module dft_16_top_18.
Optimizing module dsp_signed_mult_18x18_unit_18_18_1.
Optimizing module dsp_signed_mult_18x18_unit_18_36_0.
Optimizing module elementwise_add_core_18_18_9.
Optimizing module elementwise_mult_core_18_1810_9_1.
Optimizing module elementwise_sub_core_18_18_9.
Optimizing module fp_rounding_unit_1_37_10.
Optimizing module multfix_alt_dsp_18.
Optimizing module shiftRegFIFO_2_1.
Optimizing module shiftRegFIFO_5_1.
Optimizing module shift_register_group_18_910.
Optimizing module shift_register_unit_18_10.
Optimizing module subfxp_18_1.

4.23. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== addfxp_18_1 ===

   Number of wires:                  6
   Number of wire bits:             91
   Number of public wires:           5
   Number of public wire bits:      73
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $add                           18
     $dff                           18

=== c_matrix_vec_mult_core_18_10_16_1_1 ===

   Number of wires:                300
   Number of wire bits:           5009
   Number of public wires:         290
   Number of public wire bits:    4880
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                101
     $and                            5
     $neg                          126
     $not                            1
     $sdffe                       1354

=== codeBlock88206_18 ===

   Number of wires:                296
   Number of wire bits:           5355
   Number of public wires:         288
   Number of public wire bits:    5099
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                182
     $add                          128
     $dffe                        1440
     $not                          128
     $sdff                           1

=== codeBlock89324_18 ===

   Number of wires:                197
   Number of wire bits:           3461
   Number of public wires:         197
   Number of public wire bits:    3461
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 98
     $dffe                         576
     $sdff                           1

=== dft_16_top_18 ===

   Number of wires:                167
   Number of wire bits:           2887
   Number of public wires:         167
   Number of public wire bits:    2887
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2

=== dsp_signed_mult_18x18_unit_18_18_1 ===

   Number of wires:                 22
   Number of wire bits:            374
   Number of public wires:          20
   Number of public wire bits:     300
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $mul                           74
     $sdffe                        149

=== dsp_signed_mult_18x18_unit_18_36_0 ===

   Number of wires:                 18
   Number of wire bits:            296
   Number of public wires:          16
   Number of public wire bits:     224
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $dff                           72
     $mul                           72
     $sdffe                          3

=== elementwise_add_core_18_18_9 ===

   Number of wires:                 72
   Number of wire bits:           1143
   Number of public wires:          63
   Number of public wire bits:     981
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 39
     $add                          162
     $and                            1
     $sdffe                        488

=== elementwise_mult_core_18_1810_9_1 ===

   Number of wires:                 99
   Number of wire bits:           1665
   Number of public wires:          99
   Number of public wire bits:    1665
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $and                            1
     $sdffe                        325

=== elementwise_sub_core_18_18_9 ===

   Number of wires:                 72
   Number of wire bits:           1143
   Number of public wires:          63
   Number of public wire bits:     981
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 39
     $and                            1
     $sdffe                        488
     $sub                          162

=== fp_rounding_unit_1_37_10 ===

   Number of wires:                 15
   Number of wire bits:            267
   Number of public wires:          14
   Number of public wire bits:     230
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $add                           37
     $mux                           37
     $sdffe                        104

=== multfix_alt_dsp_18 ===

   Number of wires:                 12
   Number of wire bits:            218
   Number of public wires:          12
   Number of public wire bits:     218
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== shiftRegFIFO_2_1 ===

   Number of wires:                  6
   Number of wire bits:              6
   Number of public wires:           6
   Number of public wire bits:       6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $sdff                           2

=== shiftRegFIFO_5_1 ===

   Number of wires:                  9
   Number of wire bits:              9
   Number of public wires:           9
   Number of public wire bits:       9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $sdff                           5

=== shift_register_group_18_910 ===

   Number of wires:                 21
   Number of wire bits:            327
   Number of public wires:          21
   Number of public wire bits:     327
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9

=== shift_register_unit_18_10 ===

   Number of wires:                 15
   Number of wire bits:            219
   Number of public wires:          15
   Number of public wire bits:     219
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 10
     $sdffe                        180

=== subfxp_18_1 ===

   Number of wires:                  6
   Number of wire bits:             91
   Number of public wires:           5
   Number of public wire bits:      73
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $add                           18
     $dff                           18

=== design hierarchy ===

   c_matrix_vec_mult_core_18_10_16_1_1      1
     dft_16_top_18                   0
       codeBlock88206_18             0
         addfxp_18_1                 0
         multfix_alt_dsp_18          0
           dsp_signed_mult_18x18_unit_18_36_0      0
         shiftRegFIFO_5_1            0
         subfxp_18_1                 0
       codeBlock89324_18             0
         addfxp_18_1                 0
         shiftRegFIFO_2_1            0
         subfxp_18_1                 0
     elementwise_add_core_18_18_9      0
     elementwise_mult_core_18_1810_9_1      0
       dsp_signed_mult_18x18_unit_18_18_1      0
       fp_rounding_unit_1_37_10      0
     elementwise_sub_core_18_18_9      0
     shift_register_group_18_910      0
       shift_register_unit_18_10      0

   Number of wires:                300
   Number of wire bits:           5009
   Number of public wires:         290
   Number of public wire bits:    4880
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                101
     $and                            5
     $neg                          126
     $not                            1
     $sdffe                       1354

Warnings: 16 unique messages, 16 total
End of script. Logfile hash: 39946c2eaf, CPU: user 0.85s system 0.02s, MEM: 29.01 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 24% 3x opt_clean (0 sec), 18% 3x opt_dff (0 sec), ...
