['module', 'aes_ip', '']
['', '', '']
['', 'output', 'int_ccf', '', '']
['', 'output', 'int_err', '', '']
['', 'output', 'dma_req_wr', '', '']
['', 'output', 'dma_req_rd', '', '']
['', 'output', 'PREADY', '', '']
['', 'output', 'PSLVERR', '', '']
['', 'output', '[31:0]', 'PRDATA', '', '']
['', 'input', '', '[', '3:0]', 'PADDR', '', '']
['', 'input', '', '[31:0]', 'PWDATA', '', '']
['', 'input', 'PWRITE', '', '']
['', 'input', 'PENABLE', '', '']
['', 'input', 'PSEL', '', '']
['', 'input', 'PCLK', '', '']
['', 'input', 'PRESETn', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/apbtoaes
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports PCLK]

['module', 'aes_core', '']
['', '', '']
['', 'output', '[31:0]', 'col_out', '', '']
['', 'output', '[31:0]', 'key_out', '', '']
['', 'output', '[31:0]', 'iv_out', '', '']
['', 'output', 'end_aes', '', '']
['', 'input', '', '[31:0]', 'bus_in', '', '']
['', 'input', '', '[', '3:0]', 'iv_en', '', '']
['', 'input', '', '[', '3:0]', 'iv_sel_rd', '', '']
['', 'input', '', '[', '3:0]', 'key_en', '', '']
['', 'input', '', '[', '1:0]', 'key_sel_rd', '', '']
['', 'input', '', '[', '1:0]', 'data_type', '', '']
['', 'input', '', '[', '1:0]', 'addr', '', '']
['', 'input', '', '[', '1:0]', 'op_mode', '', '']
['', 'input', '', '[', '1:0]', 'aes_mode', '', '']
['', 'input', 'start', '', '']
['', 'input', 'disable_core', '', '']
['', 'input', 'write_en', '', '']
['', 'input', 'read_en', '', '']
['', 'input', 'first_block', '', '']
['', 'input', 'rst_n', '', '']
['', 'input', 'clk', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/apbtoaes_submodules/aes_core
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'control_unit', '']
['', '', '']
['', 'output', 'reg', '[', '2:0]', 'sbox_sel', '', '']
['', 'output', 'reg', '[', '1:0]', 'rk_sel', '', '']
['', 'output', 'reg', '[', '1:0]', 'key_out_sel', '', '']
['', 'output', 'reg', '[', '1:0]', 'col_sel', '', '']
['', 'output', 'reg', '[', '3:0]', 'key_en', '', '']
['', 'output', 'reg', '[', '3:0]', 'col_en', '', '']
['', 'output', '', '', '', '', '[', '3:0]', 'round', '', '']
['', 'output', 'reg', 'bypass_rk', '', '']
['', 'output', 'reg', 'bypass_key_en', '', '']
['', 'output', 'reg', 'key_sel', '', '']
['', 'output', 'reg', 'iv_cnt_en', '', '']
['', 'output', 'reg', 'iv_cnt_sel', '', '']
['', 'output', 'reg', 'key_derivation_en', '', '']
['', 'output', 'end_comp', '', '']
['', 'output', 'key_init', '', '']
['', 'output', 'key_gen', '', '']
['', 'output', 'mode_ctr', '', '']
['', 'output', 'mode_cbc', '', '']
['', 'output', 'last_round', '', '']
['', '', 'output', 'encrypt_decrypt', '', '', '']
['', 'input', '[1:0]', 'operation_mode', '', '']
['', 'input', '[1:0]', 'aes_mode', '', '']
['', 'input', 'start', '', '']
['', 'input', 'disable_core', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'rst_n', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/apbtoaes_submodules/control_unit
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'data_swap', '']
['#', '', '']
['', 'parameter', 'WIDTH', '=', '32', '']
['', '', '', '']
['', 'output', '[WIDTH', '-', '1:0]', 'data_swap', '', '']
['', 'input', '', '[WIDTH', '-', '1:0]', 'data_in', '', '']
['', 'input', '', '[', '1:0]', 'swap_type', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/apbtoaes_submodules/data_swap

['module', 'datapath', '']
['', '', '']
['', 'output', '[31:0]', 'col_bus', '', '']
['', 'output', '[31:0]', 'key_bus', '', '']
['', 'output', '[31:0]', 'iv_bus', '', '']
['', 'output', 'end_aes', '', '']
['', 'input', '[31:0]', 'bus_in', '', '']
['', 'input', '[', '1:0]', 'data_type', '', '']
['', 'input', '[', '1:0]', 'rk_sel', '', '']
['', 'input', '[', '1:0]', 'key_out_sel', '', '']
['', 'input', '[', '3:0]', 'round', '', '']
['', 'input', '[', '2:0]', 'sbox_sel', '', '']
['', 'input', '[', '3:0]', 'iv_en', '', '']
['', 'input', '[', '3:0]', 'iv_sel_rd', '', '']
['', 'input', '[', '3:0]', 'col_en_host', '', '']
['', 'input', '[', '3:0]', 'col_en_cnt_unit', '', '']
['', 'input', '[', '3:0]', 'key_host_en', '', '']
['', 'input', '[', '3:0]', 'key_en', '', '']
['', 'input', '[', '1:0]', 'key_sel_rd', '', '']
['', 'input', '[', '1:0]', 'col_sel', '', '']
['', 'input', '[', '1:0]', 'col_sel_host', '', '']
['', 'input', 'end_comp', '', '']
['', 'input', 'key_sel', '', '']
['', 'input', 'key_init', '', '']
['', 'input', 'bypass_rk', '', '']
['', 'input', 'bypass_key_en', '', '']
['', 'input', 'first_block', '', '']
['', 'input', 'last_round', '', '']
['', 'input', 'iv_cnt_en', '', '']
['', 'input', 'iv_cnt_sel', '', '']
['', 'input', 'enc_dec', '', '']
['', 'input', 'mode_ctr', '', '']
['', 'input', 'mode_cbc', '', '']
['', 'input', 'key_gen', '', '']
['', 'input', 'key_derivation_en', '', '']
['', 'input', 'rst_n', '', '']
['', 'input', 'clk', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/apbtoaes_submodules/datapath
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'host_interface', '']
['', '', '']
['', 'output', '[3:0]', 'key_en', '', '']
['', 'output', '[1:0]', 'col_addr', '', '']
['', 'output', '[1:0]', 'chmod', '', '']
['', 'output', '[1:0]', 'mode', '', '']
['', 'output', '[1:0]', 'data_type', '', '']
['', 'output', 'col_wr_en', '', '']
['', 'output', 'col_rd_en', '', '']
['', 'output', '[1:0]', 'key_sel', '', '']
['', 'output', '[3:0]', 'iv_en', '', '']
['', 'output', '[3:0]', 'iv_sel', '', '']
['', 'output', 'int_ccf', '', '']
['', 'output', 'int_err', '', '']
['', 'output', 'disable_core', '', '']
['', 'output', 'reg', 'first_block', '', '']
['', 'output', 'dma_req_wr', '', '']
['', 'output', 'dma_req_rd', '', '']
['', 'output', 'reg', 'start_core', '', '']
['', 'output', '[31:0]', 'PRDATA', '', '']
['', 'input', '[3:0]', 'PADDR', '', '']
['', 'input', '[12:0]', 'PWDATA', '', '']
['', 'input', 'PWRITE', '', '']
['', 'input', 'PENABLE', '', '']
['', 'input', 'PSEL', '', '']
['', 'input', 'PCLK', '', '']
['', 'input', 'PRESETn', '', '']
['', 'input', '[31:0]', 'key_bus', '', '']
['', 'input', '[31:0]', 'col_bus', '', '']
['', 'input', '[31:0]', 'iv_bus', '', '']
['', 'input', 'ccf_set', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/apbtoaes_submodules/host_interface
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports PCLK]

['module', 'key_expander', '']
['', '', '']
['', 'output', '', '[127:0]', 'key_out', '', '']
['', 'output', '', '[', '31:0]', 'g_in', '', '']
['', 'input', '', '[', '31:0]', 'g_out', '', '']
['', 'input', '', '[127:0]', 'key_in', '', '']
['', 'input', '', '[', '', '3:0]', 'round', '', '']
['', 'input', 'add_w_out', '', '']
['', 'input', 'enc_dec', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/apbtoaes_submodules/key_expander

['module', 'mix_columns', '']
['', '', '']
['', 'output', '[31:0]', 'mix_out_enc', '', '']
['', 'output', '[31:0]', 'mix_out_dec', '', '']
['', 'input', '', '[31:0]', 'mix_in', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/apbtoaes_submodules/mix_columns

['module', 'sBox', '']
['#', '', '']
['', '', 'parameter', 'SBOX_NUM', '=', '4', '']
['', '', '', '']
['', '', 'output', '[8*SBOX_NUM', '-', '1:0]', 'sbox_out_enc', '', '']
['', '', 'output', '[8*SBOX_NUM', '-', '1:0]', 'sbox_out_dec', '', '']
['', '', 'input', '', '[8*SBOX_NUM', '-', '1:0]', 'sbox_in', '', '']
['', 'input', 'enc_dec', '', '']
['', 'input', 'clk', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'sBox_8', '']
['', '', '']
['', '', 'output', '[7:0]', 'sbox_out_enc', '', '//', 'Direct', 'SBOX', '']
['', 'output', '[7:0]', 'sbox_out_dec', '', '//', 'Inverse', 'SBOX', '']
['', '', 'input', '', '[7:0]', 'sbox_in', '', '']
['', 'input', 'enc_dec', '', '']
['', 'input', 'clk', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'shift_rows', '']
['', '', '']
['', 'output', '[127', ':', '0]', 'data_out_enc', '', '', '//', 'Result', 'after', 'Shift', 'Rows', 'operation', '-', 'enc', '']
['', 'output', '[127', ':', '0]', 'data_out_dec', '', '', '//', 'Result', 'after', 'Shift', 'Rows', 'operation', '-', 'dec', '']
['', 'input', '', '[127', ':', '0]', 'data_in', '', '', '', '', '', '', '', '//', 'Input', 'Bus', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/apbtoaes_submodules/shift_rows

['module', 'ca_prng', '', '']
['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'input', 'wire', '', '', '', '', '', '', '', '', '', '', 'clk', '', '']
['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'input', 'wire', '', '', '', '', '', '', '', '', '', '', 'reset_n', '', '']
['', '']
['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'input', 'wire', '[31', ':', '0]', '', 'init_pattern_data', '', '']
['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'input', 'wire', '', '', '', '', '', '', '', '', '', '', 'load_init_pattern', '', '']
['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'input', 'wire', '', '', '', '', '', '', '', '', '', '', 'next_pattern', '', '']
['', '']
['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'input', 'wire', '[7', ':', '0]', '', '', 'update_rule', '', '']
['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'input', 'wire', '', '', '', '', '', '', '', '', '', '', 'load_update_rule', '', '']
['', '']
['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'output', 'wire', '[31', ':', '0]', 'prng_data', '']
['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ca_prng
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'cavlc_top', '']
['', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'rst_n', '', '']
['', '', '', '', 'ena', '', '']
['', '', '', '', 'start', '', '']
['', '', '', '', 'rbsp', '', '']
['', '', '', '', 'nC', '', '']
['', '', '', '', 'max_coeff_num', '', '']
['', '']
['', '', '', '', 'coeff_0', '', '']
['', '', '', '', 'coeff_1', '', '']
['', '', '', '', 'coeff_2', '', '']
['', '', '', '', 'coeff_3', '', '']
['', '', '', '', 'coeff_4', '', '']
['', '', '', '', 'coeff_5', '', '']
['', '', '', '', 'coeff_6', '', '']
['', '', '', '', 'coeff_7', '', '']
['', '', '', '', 'coeff_8', '', '']
['', '', '', '', 'coeff_9', '', '']
['', '', '', '', 'coeff_10', '', '']
['', '', '', '', 'coeff_11', '', '']
['', '', '', '', 'coeff_12', '', '']
['', '', '', '', 'coeff_13', '', '']
['', '', '', '', 'coeff_14', '', '']
['', '', '', '', 'coeff_15', '', '']
['', '', '', '', 'TotalCoeff', '', '']
['', '', '', '', 'len_comb', '', '']
['', '', '', '', 'idle', '', '']
['', '', '', '', 'valid', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/cavlc
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'cavlc_fsm', '']
['', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'rst_n', '', '']
['', '', '', '', 'ena', '', '']
['', '', '', '', 'start', '', '']
['', '', '', '', 'max_coeff_num', '', '']
['', '', '', '', 'TotalCoeff', '', '']
['', '', '', '', 'TotalCoeff_comb', '', '']
['', '', '', '', 'TrailingOnes', '', '']
['', '', '', '', 'TrailingOnes_comb', '', '']
['', '', '', '', 'ZeroLeft', '', '']
['', '', '', '', 'state', '', '']
['', '', '', '', 'i', '', '']
['', '', '', '', 'idle', '', '']
['', '', '', '', 'valid', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/cavlc_submodules/cavlc_fsm
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'cavlc_len_gen', '']
['', '', '']
['', '', '', '', 'cavlc_state', '', '']
['', '', '', '', 'len_read_total_coeffs_comb', '', '']
['', '', '', '', 'len_read_levels_comb', '', '']
['', '', '', '', 'len_read_total_zeros_comb', '', '']
['', '', '', '', 'len_read_run_befores_comb', '', '']
['', '', '', '', 'len_comb', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/cavlc_submodules/cavlc_len_gen

['module', 'cavlc_read_levels', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'rst_n', '', '']
['', '', '', '', 'ena', '', '']
['', '', '', '', 't1s_sel', '', '']
['', '', '', '', 'prefix_sel', '', '']
['', '', '', '', 'suffix_sel', '', '']
['', '', '', '', 'calc_sel', '', '']
['', '', '', '', 'TrailingOnes', '', '']
['', '', '', '', 'TotalCoeff', '', '']
['', '', '', '', 'rbsp', '', '']
['', '', '', '', 'i', '', '']
['', '', '', '', 'level_0', '', '']
['', '', '', '', 'level_1', '', '']
['', '', '', '', 'level_2', '', '']
['', '', '', '', 'level_3', '', '']
['', '', '', '', 'level_4', '', '']
['', '', '', '', 'level_5', '', '']
['', '', '', '', 'level_6', '', '']
['', '', '', '', 'level_7', '', '']
['', '', '', '', 'level_8', '', '']
['', '', '', '', 'level_9', '', '']
['', '', '', '', 'level_10', '', '']
['', '', '', '', 'level_11', '', '']
['', '', '', '', 'level_12', '', '']
['', '', '', '', 'level_13', '', '']
['', '', '', '', 'level_14', '', '']
['', '', '', '', 'level_15', '', '']
['', '', '', '', 'len_comb', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/cavlc_submodules/cavlc_read_levels
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'cavlc_read_run_befores', '']
['', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'rst_n', '', '']
['', '', '', '', 'ena', '', '']
['', '', '', '', 'sel', '', '']
['', '', '', '', 'clr', '', '']
['', '', '', '', 'ZeroLeft_init', '', '']
['', '', '', '', '', '']
['', '', '', '', 'rbsp', '', '']
['', '', '', '', 'i', '', '']
['', '', '', '', 'TotalZeros_comb', '', '']
['', '', '', '', '', '']
['', '', '', '', 'level_0', '', '']
['', '', '', '', 'level_1', '', '']
['', '', '', '', 'level_2', '', '']
['', '', '', '', 'level_3', '', '']
['', '', '', '', 'level_4', '', '']
['', '', '', '', 'level_5', '', '']
['', '', '', '', 'level_6', '', '']
['', '', '', '', 'level_7', '', '']
['', '', '', '', 'level_8', '', '']
['', '', '', '', 'level_9', '', '']
['', '', '', '', 'level_10', '', '']
['', '', '', '', 'level_11', '', '']
['', '', '', '', 'level_12', '', '']
['', '', '', '', 'level_13', '', '']
['', '', '', '', 'level_14', '', '']
['', '', '', '', 'level_15', '', '']
['', '', '', '', '', '', '', '', '', '']
['', '', '', '', 'coeff_0', '', '']
['', '', '', '', 'coeff_1', '', '']
['', '', '', '', 'coeff_2', '', '']
['', '', '', '', 'coeff_3', '', '']
['', '', '', '', 'coeff_4', '', '']
['', '', '', '', 'coeff_5', '', '']
['', '', '', '', 'coeff_6', '', '']
['', '', '', '', 'coeff_7', '', '']
['', '', '', '', 'coeff_8', '', '']
['', '', '', '', 'coeff_9', '', '']
['', '', '', '', 'coeff_10', '', '']
['', '', '', '', 'coeff_11', '', '']
['', '', '', '', 'coeff_12', '', '']
['', '', '', '', 'coeff_13', '', '']
['', '', '', '', 'coeff_14', '', '']
['', '', '', '', 'coeff_15', '', '']
['', '', '', '', 'ZeroLeft', '', '']
['', '', '', '', 'len_comb', '']
['', '', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/cavlc_submodules/cavlc_read_run_befores
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'cavlc_read_total_coeffs', '']
['', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'rst_n', '', '']
['', '', '', '', 'ena', '', '']
['', '', '', '', 'start', '', '']
['', '', '', '', 'sel', '', '']
['', '', '', '', 'rbsp', '', 'nC', '', '']
['', '', '', '', 'TrailingOnes', '', '']
['', '', '', '', 'TotalCoeff', '', '']
['', '', '', '', 'TrailingOnes_comb', '', '']
['', '', '', '', 'TotalCoeff_comb', '', '']
['', '', '', '', 'len_comb', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/cavlc_submodules/cavlc_read_total_coeffs
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'cavlc_read_total_zeros', '']
['', '', '']
['', '', '', '', 'ena', '', '']
['', '', '', '', 'sel', '', '']
['', '', '', '', 'chroma_DC_sel', '', '']
['', '', '', '', 'rbsp', '', '']
['', '', '', '', 'TotalCoeff', '', '']
['', '', '', '', 'TotalZeros_comb', '', '']
['', '', '', '', 'len_comb', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/cavlc_submodules/cavlc_read_total_zeros

['module', '', 'cfg_crc', '#', '', '']
['', '', '', '', '', '', '', '', 'parameter', '', 'datw', '=', '6', '', '']
['', '', '', '', '', '', '', '', 'parameter', '', '[datw', '-', '1:', '0]', 'coff', '=', "6'b10_0101", '']
['', '', '', '', '', '', '']
['', '', '', '', '', '', '']
['', '', '', '', '', '', '', '', 'input', '', '', 'clk', '', 'rst', '', '']
['', '', '', '', '', '', '', '', 'input', '', '', 'rst_syn', '', '']
['', '', '', '', '', '', '', '', 'input', '', '', 'crc_en', '', '']
['', '', '', '', '', '', '', '', 'input', '', '', 'dat_i', '', '']
['', '', '', '', '', '', '', '', 'output', '', 'reg', '', '[datw', '-', '2:', '0]', 'dat_o', '']
['', '', '', '', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/cfg_crc
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'cr_div_tb', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/cr_div

['module', 'cr_div', 'rst', '', 'clk', '', 'addr', '', 'start', '', 'a', '', 'b', '', 'q', '', 'r', '', 'done', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/cr_div_submodules/cr_div
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'crc_ip', '']
['', '', '']
['', 'output', '[31:0]', 'HRDATA', '', '']
['', 'output', 'HREADYOUT', '', '']
['', 'output', 'HRESP', '', '']
['', 'input', '[31:0]', 'HWDATA', '', '']
['', 'input', '[31:0]', 'HADDR', '', '']
['', 'input', '[', '2:0]', 'HSIZE', '', '']
['', 'input', '[', '1:0]', 'HTRANS', '', '']
['', 'input', 'HWRITE', '', '']
['', 'input', 'HSElx', '', '']
['', 'input', 'HREADY', '', '']
['', 'input', 'HRESETn', '', '']
['', 'input', 'HCLK', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/crcahb
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports HCLK]

['module', 'crc_comb', '']
['#', '', '']
['', 'parameter', 'CRC_SIZE', '', '', '', '', '', '=', '8', '', '', '', '', '', '', '', '', '', '//', 'Define', 'the', 'size', 'of', 'CRC', 'Code', '']
['', '', 'parameter', 'MASK', '', '', '', '', '', '', '', '', '', '=', "8'hff", '', '', '', '', '', '//', 'This', 'mask', 'define', 'the', 'level', 'of', 'configurability', 'of', 'the', 'module', '']
['', '', '', '']
['', 'output', '[CRC_SIZE', '-', '1', ':', '0]', 'crc_out', '', '', '', '//', 'CRC', 'code', 'after', 'one', 'round', 'of', 'calculation', '']
['', 'input', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'data_in', '', '', '', '', '//', 'One', 'bit', 'of', 'data', 'block', '']
['', 'input', '[CRC_SIZE', '-', '1', ':', '0]', 'crc_in', '', '', '', '', '', '//', 'In', 'cascated', 'mode', '', 'this', 'input', 'is', 'the', 'previous', 'calculated', 'CRC', 'code', '']
['', 'input', '[CRC_SIZE', '-', '1', ':', '0]', 'crc_poly', '', '', '', '//', 'Generator', 'Polynomial', '']
['', '', 'input', '[CRC_SIZE', '-', '2', ':', '0]', 'crc_poly_size', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/crcahb_submodules/crc_comb

['module', 'crc_control_unit', '']
['', '', '']
['', 'output', 'reg', '[1:0]', 'byte_sel', '', '']
['', 'output', 'bypass_byte0', '', '']
['', 'output', 'buffer_full', '', '']
['', 'output', 'read_wait', '', '']
['', 'output', 'bypass_size', '', '']
['', 'output', 'set_crc_init_sel', '', '']
['', 'output', 'clear_crc_init_sel', '', '']
['', 'output', 'crc_out_en', '', '']
['', 'output', 'byte_en', '', '']
['', 'output', 'reset_pending', '', '']
['', 'input', '[1:0]', 'size_in', '', '']
['', 'input', 'write', '', '']
['', 'input', 'reset_chain', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'rst_n', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/crcahb_submodules/crc_control_unit
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'crc_datapath', '']
['', '', '']
['', 'output', '[31:0]', 'crc_out', '', '']
['', 'output', '[', '1:0]', 'size_out', '', '']
['', 'output', '[', '7:0]', 'crc_idr_out', '', '']
['', 'output', '[31:0]', 'crc_poly_out', '', '']
['', 'output', '[31:0]', 'crc_init_out', '', '']
['', 'input', '[31:0]', 'bus_wr', '', '//Write', 'data', 'Bus', '']
['', 'input', '[', '1:0]', 'rev_in_type', '', '//select', 'type', 'of', 'reversion', 'of', 'bus', '']
['', 'input', 'rev_out_type', '', '']
['', 'input', 'buffer_en', '', '']
['', 'input', 'byte_en', '', '']
['', 'input', 'crc_init_en', '', '']
['', 'input', 'crc_out_en', '', '']
['', 'input', 'crc_idr_en', '', '']
['', 'input', 'crc_poly_en', '', '']
['', 'input', 'buffer_rst', '', '']
['', 'input', 'bypass_byte0', '', '']
['', 'input', 'bypass_size', '', '']
['', 'input', '[1:0]', 'byte_sel', '', '']
['', 'input', '[1:0]', 'size_in', '', '']
['', 'input', 'clear_crc_init_sel', '', '']
['', 'input', 'set_crc_init_sel', '', '']
['', 'input', '[1:0]', 'crc_poly_size', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'rst_n', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'crc_parallel', '']
['#', '', '']
['', 'parameter', 'CRC_SIZE', '', '', '', '', '', '=', '8', '', '', '', '', '', '', '', '', '', '//', 'Define', 'the', 'size', 'of', 'CRC', 'Code', '']
['', 'parameter', 'FRAME_SIZE', '', '', '', '=', '8', '', '', '', '', '', '', '', '', '', '//', 'Number', 'of', 'bits', 'in', 'the', 'data', 'block', '']
['', '', '', '']
['', 'output', '[CRC_SIZE', '', '', '-', '1', ':', '0]', 'crc_out', '', '']
['', 'input', '', '[FRAME_SIZE', '-', '1', ':', '0]', 'data_in', '', '']
['', 'input', '', '[CRC_SIZE', '', '', '-', '1', ':', '0]', 'crc_init', '', '']
['', 'input', '', '[CRC_SIZE', '', '', '-', '1', ':', '0]', 'crc_poly', '', '']
['', 'input', '', '[CRC_SIZE', '', '', '-', '1', ':', '0]', 'crc_poly_size', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/crcahb_submodules/crc_parallel

['module', 'crc_unit', '']
['', '', '']
['', 'output', '[31:0]', 'crc_poly_out', '', '']
['', 'output', '[31:0]', 'crc_out', '', '']
['', 'output', '[31:0]', 'crc_init_out', '', '']
['', 'output', '[7:0]', 'crc_idr_out', '', '']
['', 'output', 'buffer_full', '', '']
['', 'output', 'read_wait', '', '']
['', 'output', 'reset_pending', '', '']
['', 'input', '[31:0]', 'bus_wr', '', '']
['', 'input', '[', '1:0]', 'crc_poly_size', '', '']
['', 'input', '[', '1:0]', 'bus_size', '', '']
['', 'input', '[', '1:0]', 'rev_in_type', '', '']
['', 'input', 'rev_out_type', '', '']
['', 'input', 'crc_init_en', '', '']
['', 'input', 'crc_idr_en', '', '']
['', 'input', 'crc_poly_en', '', '']
['', 'input', 'buffer_write_en', '', '']
['', 'input', 'reset_chain', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'rst_n', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/crcahb_submodules/crc_unit
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'host_interface', '']
['', '', '']
['', 'output', '[31:0]', 'HRDATA', '', '']
['', 'output', 'HREADYOUT', '', '']
['', 'output', 'HRESP', '', '']
['', 'output', '[31:0]', 'bus_wr', '', '']
['', 'output', '[', '1:0]', 'crc_poly_size', '', '']
['', 'output', '[', '1:0]', 'bus_size', '', '']
['', 'output', '[', '1:0]', 'rev_in_type', '', '']
['', 'output', 'rev_out_type', '', '']
['', 'output', 'crc_init_en', '', '']
['', 'output', 'crc_idr_en', '', '']
['', 'output', 'crc_poly_en', '', '']
['', 'output', 'buffer_write_en', '', '']
['', 'output', 'reset_chain', '', '']
['', 'input', '[31:0]', 'HWDATA', '', '']
['', 'input', '[31:0]', 'HADDR', '', '']
['', 'input', '[', '2:0]', 'HSIZE', '', '']
['', 'input', '[', '1:0]', 'HTRANS', '', '']
['', 'input', 'HWRITE', '', '']
['', 'input', 'HSElx', '', '']
['', 'input', 'HREADY', '', '']
['', 'input', 'HRESETn', '', '']
['', 'input', 'HCLK', '', '']
['', 'input', '[31:0]', 'crc_poly_out', '', '']
['', 'input', '[31:0]', 'crc_out', '', '']
['', 'input', '[31:0]', 'crc_init_out', '', '']
['', 'input', '[', '7:0]', 'crc_idr_out', '', '']
['', 'input', 'buffer_full', '', '']
['', 'input', 'reset_pending', '', '']
['', 'input', 'read_wait', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/crcahb_submodules/host_interface
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports HCLK]

['module', 'fpu', '', 'clk', '', 'rst', '', 'enable', '', 'rmode', '', 'fpu_op', '', 'opa', '', 'opb', '', 'out', '', 'ready', '', 'underflow', '', '']
['overflow', '', 'inexact', '', 'exception', '', 'invalid', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/double_fpu
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'fpu_add', '', 'clk', '', 'rst', '', 'enable', '', 'opa', '', 'opb', '', 'sign', '', 'sum_2', '', 'exponent_2', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/double_fpu_submodules/fpu_add
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'fpu_div', '', 'clk', '', 'rst', '', 'enable', '', 'opa', '', 'opb', '', 'sign', '', 'mantissa_7', '', '']
['exponent_out', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/double_fpu_submodules/fpu_div
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'fpu_exceptions', '', 'clk', '', 'rst', '', 'enable', '', 'rmode', '', 'opa', '', 'opb', '', 'in_except', '', '']
['exponent_in', '', 'mantissa_in', '', 'fpu_op', '', 'out', '', 'ex_enable', '', 'underflow', '', 'overflow', '', '', '']
['inexact', '', 'exception', '', 'invalid', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/double_fpu_submodules/fpu_exceptions
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'fpu_mul', '', 'clk', '', 'rst', '', 'enable', '', 'opa', '', 'opb', '', 'sign', '', 'product_7', '', 'exponent_5', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/double_fpu_submodules/fpu_mul
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'fpu_round', '', 'clk', '', 'rst', '', 'enable', '', 'round_mode', '', 'sign_term', '', '', '']
['mantissa_term', '', 'exponent_term', '', 'round_out', '', 'exponent_final', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/double_fpu_submodules/fpu_round
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'fpu_sub', '', 'clk', '', 'rst', '', 'enable', '', 'opa', '', 'opb', '', 'fpu_op', '', 'sign', '', 'diff_2', '', 'exponent_2', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/double_fpu_submodules/fpu_sub
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'dpll', 'SignalIn', '', 'SignalOut', '', 'MainClock', '', '']
['', '', '', '', '', '', '', '', '', '', '', '', 'Positive', '', 'Negative', '', 'Lead', '', 'Lag', '']
['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/dpll-isdn
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports MainClock]

['module', 'freqdivider', 'MainClock', '', 'Positive', '', 'Negative', '', 'FrequencyOut', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/dpll-isdn_submodules/freqdivider
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports MainClock]

['module', 'phasecomparator', 'InputSignal', '', 'OutputSignal', '', 'MainClock', '', 'Lead', '', 'Lag', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/dpll-isdn_submodules/phasecomparator
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports MainClock]

['module', 'randomwalkfilter', 'MainClock', '', 'Lead', '', 'Lag', '', 'Positive', '', 'Negative', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/dpll-isdn_submodules/randomwalkfilter
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports MainClock]

['module', 'variableresetrandomwalkfilter', 'MainClock', '', 'Lead', '', 'Lag', '', 'Positive', '', 'Negative', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/dpll-isdn_submodules/variableresetrandomwalkfilter
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports MainClock]

['module', 'ldp_top', '#', '', '']
['', '', 'parameter', 'FOLDFACTOR', '', '', '', '', '=', '4', '', '']
['', '', 'parameter', 'LOG2FOLDFACTOR', '=', '2', '', '']
['', '', 'parameter', 'NUMINSTANCES', '', '', '=', '360', '', '']
['', '', 'parameter', 'LLRWIDTH', '', '', '', '', '', '', '=', '6', '']
['', '', '', '']
['', '', 'input', 'clk', '', '']
['', '', 'input', 'rst', '', '']
['', '']
['', '', 'input', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'llr_access', '', '']
['', '', 'input[7+FOLDFACTOR-1:0]', '', '', '', '', '', '', '', '', '', '', 'llr_addr', '', '']
['', '', 'input', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'llr_din_we', '', '']
['', '', 'input[NUMINSTANCES*LLRWIDTH-1:0]', '', 'llr_din', '', '']
['', '', 'output[NUMINSTANCES*LLRWIDTH-1:0]', 'llr_dout', '', '']
['', '']
['', '', 'input', '', '', '', '', '', 'start', '', '']
['', '', 'input[4:0]', 'mode', '', '']
['', '', 'input[5:0]', 'iter_limit', '', '']
['', '', 'output', '', '', '', '', 'done', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'ldpc_cn', '#', '', '']
['', '', 'parameter', 'FOLDFACTOR', '', '', '', '', '=', '1', '', '']
['', '', 'parameter', 'LLRWIDTH', '', '', '', '', '', '', '=', '6', '']
['', '', '', '']
['', '', 'input', 'clk', '', '']
['', '', 'input', 'rst', '', '']
['', '']
['', '', 'input', '', '', '', '', '', 'llr_access', '', '']
['', '', 'input[7:0]', 'llr_addr', '', '']
['', '', 'input', '', '', '', '', '', 'llr_din_we', '', '']
['', '']
['', '', 'input', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'iteration', '', '', '', '', '', '', '', '', '', '//', 'toggle', 'each', 'iteration', '']
['', '', 'input', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'first_half', '', '']
['', '', 'input', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'first_iteration', '', '', '', '//', "don't", 'need', 'to', 'subtract-off', 'previous', 'message!', '']
['', '', 'input', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'cn_we', '', '']
['', '', 'input', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'cn_rd', '', '']
['', '', 'input', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'disable_cn', '', '//', 'parity', 'mix', 'disables', 'one', 'node', '']
['', '', 'input[7+FOLDFACTOR-1:0]', 'addr_cn', '', '']
['', '', 'input[LLRWIDTH-1:0]', '', '', '', '', 'sh_msg', '', '']
['', '', 'output[LLRWIDTH-1:0]', '', '', '', 'cn_msg', '', '']
['', '']
['', '', 'output', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'dnmsg_we', '', '']
['', '', 'output[7+FOLDFACTOR-1:0]', '', '', '', '', '', '', 'dnmsg_wraddr', '', '']
['', '', 'output[7+FOLDFACTOR-1:0]', '', '', '', '', '', '', 'dnmsg_rdaddr', '', '']
['', '', 'output[17+4*', 'LLRWIDTH-1', '+31:0]', 'dnmsg_din', '', '']
['', '', 'input[17+4*', 'LLRWIDTH-1', '+31:0]', '', 'dnmsg_dout', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_cn
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'ldpc_edgetable', '', '']
['', '', 'input', '', '', '', '', '', '', '', 'clk', '', '']
['', '', 'input', '', '', '', '', '', '', '', 'rst', '', '']
['', '', 'input[12:0]', '', 'romaddr', '', '']
['', '', 'output[16:0]', 'romdata', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_edgetable
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'ldpc_iocontrol', '#', '', '']
['', '', 'parameter', 'FOLDFACTOR', '', '', '', '', '=', '4', '', '']
['', '', 'parameter', 'LOG2FOLDFACTOR', '=', '2', '', '']
['', '', 'parameter', 'LASTSHIFTWIDTH', '=', '3', '', '']
['', '', 'parameter', 'NUMINSTANCES', '', '', '=', '180', '']
['', '', '', '']
['', '', 'input', 'clk', '', '']
['', '', 'input', 'rst', '', '']
['', '']
['', '', 'input', '', '', '', '', '', 'start', '', '']
['', '', 'input[4:0]', 'mode', '', '']
['', '', 'input[5:0]', 'iter_limit', '', '']
['', '', 'output', '', '', '', '', 'done', '', '']
['', '']
['', '', 'output', 'iteration', '', '']
['', '', 'output', 'first_iteration', '', '']
['', '', 'output', 'disable_vn', '', '']
['', '', 'output', 'disable_cn', '', '']
['', '']
['', '', 'output', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'we_vnmsg', '', '']
['', '', 'output[7:0]', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'addr_vn', '', '']
['', '', 'output[LOG2FOLDFACTOR-1:0]', 'addr_vn_lo', '', '']
['', '']
['', '', 'output', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'first_half', '', '']
['', '', 'output[1:0]', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'shift0', '', '']
['', '', 'output[2:0]', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'shift1', '', '']
['', '', 'output[LASTSHIFTWIDTH-1:0]', 'shift2', '', '']
['', '']
['', '', 'output', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'cn_we', '', '']
['', '', 'output', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'cn_rd', '', '']
['', '', 'output[7:0]', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'addr_cn', '', '']
['', '', 'output[LOG2FOLDFACTOR-1:0]', 'addr_cn_lo', '', '']
['', '']
['', '', 'output[12:0]', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'romaddr', '', '']
['', '', 'input[8+5+LASTSHIFTWIDTH-1:0]', 'romdata', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_iocontrol
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'ldpc_muxreg', '#', '', '']
['', '', 'parameter', 'LLRWIDTH', '=', '4', '', '']
['', '', 'parameter', 'NUMINPS', '', '=', '4', '', '']
['', '', 'parameter', 'MUXSIZE', '', '=', '4', '', '']
['', '', 'parameter', 'SELBITS', '', '=', '2', '']
['', '', '', '']
['', '', 'input', 'clk', '', '']
['', '', 'input', 'rst', '', '']
['', '']
['', '', 'input[SELBITS-1:0]', '', '', '', '', '', '', '', '', '', 'sel', '', '']
['', '', 'input[NUMINPS*LLRWIDTH-1:0]', 'din', '', '']
['', '', 'output[LLRWIDTH-1:0]', '', '', '', '', '', '', '', 'dout', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_muxreg
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'ldpc_ram_behav', '#', '', '']
['', '', 'parameter', 'WIDTH', '', '', '', '', '=', '4', '', '']
['', '', 'parameter', 'LOG2DEPTH', '=', '4', '']
['', '', '', '']
['', '', 'input', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'clk', '', '']
['', '', 'input', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'we', '', '']
['', '', 'input[WIDTH-1:0]', '', '', '', '', 'din', '', '']
['', '', 'input[LOG2DEPTH-1:0]', 'wraddr', '', '']
['', '', 'input[LOG2DEPTH-1:0]', 'rdaddr', '', '']
['', '', 'output[WIDTH-1:0]', '', '', '', 'dout', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_ram_behav
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'ldpc_shuffle', '#', '', '']
['', '', 'parameter', 'FOLDFACTOR', '', '', '', '', '=', '4', '', '']
['', '', 'parameter', 'NUMINSTANCES', '', '', '=', '360/FOLDFACTOR', '', '']
['', '', 'parameter', 'LOG2INSTANCES', '', '=', '10', '-', 'FOLDFACTOR', '', '']
['', '', 'parameter', 'LLRWIDTH', '', '', '', '', '', '', '=', '4', '', '']
['', '', 'parameter', 'LASTSHIFTWIDTH', '=', '3', '', '']
['', '', 'parameter', 'LASTSHIFTDIST', '', '=', '6', '']
['', '', '', '']
['', '', 'input', 'clk', '', '']
['', '', 'input', 'rst', '', '']
['', '']
['', '', 'input', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'first_half', '', '']
['', '', 'input[1:0]', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'shift0', '', '']
['', '', 'input[2:0]', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'shift1', '', '']
['', '', 'input[LASTSHIFTWIDTH-1:0]', 'shift2', '', '']
['', '']
['', '', 'input[NUMINSTANCES*LLRWIDTH-1:0]', '', 'vn_concat', '', '']
['', '', 'input[NUMINSTANCES*LLRWIDTH-1:0]', '', 'cn_concat', '', '']
['', '', 'output[NUMINSTANCES*LLRWIDTH-1:0]', 'sh_concat', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_shuffle
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'ldpc_vn', '#', '', '']
['', '', 'parameter', 'FOLDFACTOR', '', '', '', '', '=', '1', '', '']
['', '', 'parameter', 'LLRWIDTH', '', '', '', '', '', '', '=', '6', '']
['', '', '', '']
['', '', 'input', 'clk', '', '']
['', '', 'input', 'rst', '', '']
['', '']
['', '', 'input', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'llr_access', '', '']
['', '', 'input[7+FOLDFACTOR-1:0]', 'llr_addr', '', '']
['', '', 'input', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'llr_din_we', '', '']
['', '', 'input[LLRWIDTH-1:0]', '', '', '', '', 'llr_din', '', '']
['', '', 'output[LLRWIDTH-1:0]', '', '', '', 'llr_dout', '', '']
['', '']
['', '', 'input', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'iteration', '', '']
['', '', 'input', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'first_half', '', '']
['', '', 'input', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'first_iteration', '', '', '//', 'ignore', 'upmsgs', '']
['', '', 'input', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'we_vnmsg', '', '']
['', '', 'input', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'disable_vn', '', '']
['', '', 'input[7+FOLDFACTOR-1:0]', 'addr_vn', '', '']
['', '']
['', '', 'input[LLRWIDTH-1:0]', '', 'sh_msg', '', '']
['', '', 'output[LLRWIDTH-1:0]', 'vn_msg', '', '']
['', '']
['', '', 'output[7+FOLDFACTOR-1:0]', 'vnram_wraddr', '', '']
['', '', 'output[7+FOLDFACTOR-1:0]', 'vnram_rdaddr', '', '']
['', '', 'output', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'upmsg_we', '', '']
['', '', 'output[2*LLRWIDTH+4:0]', '', '', 'upmsg_din', '', '']
['', '', 'input[2*LLRWIDTH+4:0]', '', '', '', 'upmsg_dout', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vn
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'ldpc_vncluster', '#', '', '']
['', '', 'parameter', 'NUMVNS', '', '', '', '', '', '', '', '', '=', '3', '', '']
['', '', 'parameter', 'ENABLE_DISABLE', '=', '1', '', '']
['', '', 'parameter', 'FOLDFACTOR', '', '', '', '', '=', '1', '', '']
['', '', 'parameter', 'LASTSHIFTWIDTH', '=', '4', '', '']
['', '', 'parameter', 'LLRWIDTH', '', '', '', '', '', '', '=', '6', '']
['', '', '', '']
['', '', 'input', 'clk', '', '']
['', '', 'input', 'rst', '', '']
['', '']
['', '', 'input', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'llr_access', '', '']
['', '', 'input[7+FOLDFACTOR-1:0]', '', '', '', '', 'llr_addr', '', '']
['', '', 'input', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'llr_din_we', '', '']
['', '', 'input[NUMVNS*LLRWIDTH-1:0]', '', 'llr_din', '', '']
['', '', 'output[NUMVNS*LLRWIDTH-1:0]', 'llr_dout', '', '']
['', '']
['', '', 'input', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'iteration', '', '']
['', '', 'input', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'first_half', '', '']
['', '', 'input', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'first_iteration', '', '', '//', 'ignore', 'upmsgs', '']
['', '', 'input', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'we_vnmsg', '', '']
['', '', 'input', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'disable_vn', '', '']
['', '', 'input[7+FOLDFACTOR-1:0]', 'addr_vn', '', '']
['', '']
['', '', 'input', '', 'wire[NUMVNS*LLRWIDTH-1:0]', 'sh_cluster_msg', '', '']
['', '', 'output', 'wire[NUMVNS*LLRWIDTH-1:0]', 'vn_cluster_msg', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder_submodules/ldpc_vncluster
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'point_scalar_mult', 'clk', '', 'reset', '', 'x1', '', 'y1', '', 'zero1', '', 'c', '', 'done', '', 'x3', '', 'y3', '', 'zero3', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'f3_add', 'A', '', 'B', '', 'C', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/f3_add

['module', 'f3_mult', 'A', '', 'B', '', 'C', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/f3_mult

['module', 'f3_sub', 'A', '', 'B', '', 'C', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/f3_sub

['module', 'f3m_add', 'A', '', 'B', '', 'C', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/f3m_add

['module', 'f3m_cubic', 'input', 'wire', '[193:0]', 'in', '', 'output', 'wire', '[193:0]', 'out', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/f3m_cubic

['module', 'f3m_inv', 'clk', '', 'reset', '', 'A', '', 'C', '', 'done', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/f3m_inv
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'f3m_mult', 'clk', '', 'reset', '', 'A', '', 'B', '', 'C', '', 'done', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/f3m_mult
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'f3m_neg', 'a', '', 'c', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/f3m_neg

['module', 'f3m_sub', 'A', '', 'B', '', 'C', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/f3m_sub

['module', 'func1', 'S', '', 'R', '', 'q', '', 'out', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/func1

['module', 'func10', 'clk', '', 'reset', '', 'x1', '', 'y1', '', 'done', '', 'x3', '', 'y3', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/func10
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'func11', 'clk', '', 'reset', '', 'x1', '', 'y1', '', 'x2', '', 'y2', '', 'done', '', 'x3', '', 'y3', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/func11
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'func2', 'A', '', 'out', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/func2

['module', 'func3', 'B', '', 'C', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/func3

['module', 'func4', 'A', '', 'aa', '', 'C', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/func4

['module', 'func5', 'A', '', 'C', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/func5

['module', 'func6', 'clk', '', 'reset', '', 'in', '', 'out', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/func6
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'func7', 'input', 'wire', '[193:0]', 'in', '', 'output', 'wire', '[193:0]', 'out', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/func7

['module', 'func8', '', 'a', '', 'b', '', 'c', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/func8

['module', 'func9', 'x1', '', 'y1', '', 'zero1', '', 'x2', '', 'y2', '', 'zero2', '', 'x3', '', 'y3', '', 'zero3', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/func9

['module', 'point_add', 'clk', '', 'reset', '', 'x1', '', 'y1', '', 'zero1', '', 'x2', '', 'y2', '', 'zero2', '', 'done', '', 'x3', '', 'y3', '', 'zero3', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/point_add
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'AntiLog2', '']
['', '', '']
['', 'input', '[9:0]', 'DIN', '', '']
['', 'input', '', '', 'clk', '', '']
['', '']
['', 'output', 'reg', '[23:0]', 'DOUT', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/fast_antilog
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'Log2pipelined', '']
['', '']
['/*', '', '']
['A', 'fast', 'base-2', 'logarithm', 'function', '', '24', 'bits', '', '21', 'used', '', 'in', '', '8', 'bits', 'out.', '']
['Designed', 'and', 'coded', 'by:', 'Michael', 'Dunn', '', 'http://www.cantares.on.ca/', '']
['', 'more', 'info', 'at', 'the', 'web', 'site', '-', 'see', '"Extras"', '', '']
['Executes', 'every', 'cycle', '', 'with', 'a', 'latency', 'of', '3.', '']
['', '']
['This', 'version', 'has', 'a', 'smallish', 'lookup', 'table', '', 'hence', '', 'a', 'slightly', 'uneven', 'output.', '']
['Valid', 'input', 'range', '=', '000100', '-', 'FFFFFF.', 'In', 'effect', '', 'there', 'is', 'a', 'binary', 'point:', '']
['xxxx.yy.', 'Logs', 'of', 'inputs', 'below', '1.00', 'are', 'negative', '', 'and', 'not', 'handled', 'by', 'this', 'design.', '']
['', '']
['License:', 'Free', 'to', 'use', '&', 'modify', '', 'but', 'please', 'keep', 'this', 'header', 'intact.', '']
['July', '22', '', '2010', '', 'Kitchener', '', 'Ontario', '', 'Canada', '']
['*/', '']
['', '']
['', '', '']
['', 'input', '[23:0]', 'DIN', '', '']
['', 'input', '', '', 'clk', '', '']
['', '']
['', 'output', '[7:0]', 'DOUT', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/fast_log
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'median', '']
['#', '', '']
['', '', '', '', 'parameter', 'MEM_DATA_WIDTH', '=', '32', '', '']
['', '', '', '', 'parameter', 'LUT_ADDR_WIDTH', '=', '10', '', '//', 'Input', 'LUTs', '']
['', '', '', '', 'parameter', 'MEM_ADDR_WIDTH', '=', '10', '', '//', 'Output', 'Memory', '']
['', '', '', '', 'parameter', 'PIXEL_DATA_WIDTH', '=', '8', '', '']
['', '', '', '', 'parameter', 'IMG_WIDTH', '', '=', '320', '', '']
['', '', '', '', 'parameter', 'IMG_HEIGHT', '=', '320', '']
['', '', '', '']
['', '', '', '', 'input', 'clk', '', '//', 'Clock', '']
['', '', '', '', 'input', 'rst_n', '', '//', 'Asynchronous', 'reset', 'active', 'low', '']
['', '', '', '', 'input', '[31:0]', 'word0', '', '']
['', '', '', '', 'input', '[31:0]', 'word1', '', '']
['', '', '', '', 'input', '[31:0]', 'word2', '', '']
['', '']
['', '', '', '', '`ifdef', 'DEBUG', '']
['', '', '', '', 'output', '[PIXEL_DATA_WIDTH-1:0]', 'pixel1', '', '']
['', '', '', '', 'output', '[PIXEL_DATA_WIDTH-1:0]', 'pixel2', '', '']
['', '', '', '', 'output', '[PIXEL_DATA_WIDTH-1:0]', 'pixel3', '', '']
['', '', '', '', 'output', '[PIXEL_DATA_WIDTH-1:0]', 'pixel4', '', '']
['', '', '', '', '`else', '']
['', '', '', '', 'output', '[MEM_DATA_WIDTH-1:0]', 'median_word', '', '']
['', '', '', '', '`endif', '']
['', '', '', '', 'output', '[LUT_ADDR_WIDTH-1:0]', 'raddr_a', '', '']
['', '', '', '', 'output', '[LUT_ADDR_WIDTH-1:0]', 'raddr_b', '', '']
['', '', '', '', 'output', '[LUT_ADDR_WIDTH-1:0]', 'raddr_c', '', '']
['', '']
['', '', '', '', 'output', '[MEM_ADDR_WIDTH-1:0]', 'waddr', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/fpga-median
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports Clock]

['module', 'common_network', '']
['#', '', '']
['', '', '', '', 'parameter', 'DATA_WIDTH', '=', '8', '']
['', '', '', '']
['', '', '', '', 'input', '[DATA_WIDTH-1:0]', 'x2_y1', '', '']
['', '', '', '', 'input', '[DATA_WIDTH-1:0]', 'x2_y0', '', '']
['', '', '', '', 'input', '[DATA_WIDTH-1:0]', 'x2_ym1', '', '']
['', '', '', '', 'input', '[DATA_WIDTH-1:0]', 'x1_y1', '', '']
['', '', '', '', 'input', '[DATA_WIDTH-1:0]', 'x1_y0', '', '']
['', '', '', '', 'input', '[DATA_WIDTH-1:0]', 'x1_ym1', '', '']
['', '', '', '', 'input', '[DATA_WIDTH-1:0]', 'x0_y1', '', '']
['', '', '', '', 'input', '[DATA_WIDTH-1:0]', 'x0_y0', '', '']
['', '', '', '', 'input', '[DATA_WIDTH-1:0]', 'x0_ym1', '', '']
['', '', '', '', 'input', '[DATA_WIDTH-1:0]', 'xm1_y1', '', '']
['', '', '', '', 'input', '[DATA_WIDTH-1:0]', 'xm1_y0', '', '']
['', '', '', '', 'input', '[DATA_WIDTH-1:0]', 'xm1_ym1', '', '']
['', '']
['', '', '', '', 'output', '[DATA_WIDTH-1:0]', 'c3l', '', '']
['', '', '', '', 'output', '[DATA_WIDTH-1:0]', 'c3h', '', '']
['', '', '', '', 'output', '[DATA_WIDTH-1:0]', 'c3m', '', '']
['', '', '', '', 'output', '[DATA_WIDTH-1:0]', 'c2l', '', '']
['', '', '', '', 'output', '[DATA_WIDTH-1:0]', 'c2h', '', '']
['', '', '', '', 'output', '[DATA_WIDTH-1:0]', 'c2m', '', '']
['', '', '', '', 'output', '[DATA_WIDTH-1:0]', 'c1l', '', '']
['', '', '', '', 'output', '[DATA_WIDTH-1:0]', 'c1h', '', '']
['', '', '', '', 'output', '[DATA_WIDTH-1:0]', 'c1m', '', '']
['', '', '', '', 'output', '[DATA_WIDTH-1:0]', 'c0h', '', '']
['', '', '', '', 'output', '[DATA_WIDTH-1:0]', 'c0m', '', '']
['', '', '', '', 'output', '[DATA_WIDTH-1:0]', 'c0l', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/fpga-median_submodules/common_network

['module', 'dff_3_pipe', '']
['#', '', '']
['', '', '', '', 'parameter', 'DATA_WIDTH', '=', '8', '']
['', '', '', '']
['', '', '', '', 'input', 'clk', '', '']
['', '', '', '', 'input', 'rst_n', '', '']
['', '', '', '', 'input', '[DATA_WIDTH-1:0]', 'd0', '', '']
['', '', '', '', 'input', '[DATA_WIDTH-1:0]', 'd1', '', '']
['', '', '', '', 'input', '[DATA_WIDTH-1:0]', 'd2', '', '']
['', '']
['', '', '', '', 'output', 'reg', '[DATA_WIDTH-1:0]', 'q0', '', '']
['', '', '', '', 'output', 'reg', '[DATA_WIDTH-1:0]', 'q1', '', '']
['', '', '', '', 'output', 'reg', '[DATA_WIDTH-1:0]', 'q2', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/fpga-median_submodules/dff_3_pipe
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'node', '']
['#', '', '']
['', '', '', '', 'parameter', 'DATA_WIDTH', '=', '8', '', '']
['', '', '', '', 'parameter', 'LOW_MUX', '=', '1', '', '//', 'disable', 'low', 'output', '']
['', '', '', '', 'parameter', 'HI_MUX', '=', '1', '//', 'disable', 'hight', 'output', '']
['', '', '', '']
['', '', '', '', 'input', '[DATA_WIDTH-1:0]', 'data_a', '', '']
['', '', '', '', 'input', '[DATA_WIDTH-1:0]', 'data_b', '', '']
['', '']
['', '', '', '', 'output', 'reg', '[DATA_WIDTH-1:0]', 'data_hi', '', '']
['', '', '', '', 'output', 'reg', '[DATA_WIDTH-1:0]', 'data_lo', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/fpga-median_submodules/node

['module', 'pixel_network', '']
['#', '', '']
['', '', '', '', 'parameter', 'DATA_WIDTH', '=', '8', '']
['', '', '', '']
['', '', '', '', 'input', '[DATA_WIDTH-1:0]', 'c3h', '', '']
['', '', '', '', 'input', '[DATA_WIDTH-1:0]', 'c3m', '', '']
['', '', '', '', 'input', '[DATA_WIDTH-1:0]', 'c3l', '', '']
['', '', '', '', 'input', '[DATA_WIDTH-1:0]', 'c2h', '', '']
['', '', '', '', 'input', '[DATA_WIDTH-1:0]', 'c2m', '', '']
['', '', '', '', 'input', '[DATA_WIDTH-1:0]', 'c2l', '', '']
['', '', '', '', 'input', '[DATA_WIDTH-1:0]', 'c1h', '', '']
['', '', '', '', 'input', '[DATA_WIDTH-1:0]', 'c1m', '', '']
['', '', '', '', 'input', '[DATA_WIDTH-1:0]', 'c1l', '', '']
['', '']
['', '', '', '', 'output', '[DATA_WIDTH-1:0]', 'median', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/fpga-median_submodules/pixel_network

['module', 'state_machine', '']
['#', '', '']
['', '', '', '', 'parameter', 'LUT_ADDR_WIDTH', '=', '10', '', '']
['', '', '', '', 'parameter', 'IMG_WIDTH', '=', '234', '', '']
['', '', '', '', 'parameter', 'IMG_HEIGHT', '=', '234', '']
['', '', '', '']
['', '', '', '', 'input', 'clk', '', '//', 'Clock', '']
['', '', '', '', 'input', 'rst_n', '', '//', 'Asynchronous', 'reset', 'active', 'low', '']
['', '']
['', '', '', '', 'output', 'reg', '[LUT_ADDR_WIDTH-1:0]', 'raddr_a', '', '']
['', '', '', '', 'output', 'reg', '[LUT_ADDR_WIDTH-1:0]', 'raddr_b', '', '']
['', '', '', '', 'output', 'reg', '[LUT_ADDR_WIDTH-1:0]', 'raddr_c', '', '']
['', '', '', '', 'output', 'reg', '[LUT_ADDR_WIDTH-1:0]', 'waddr', '', '']
['', '', '', '', 'output', 'reg', '[1:0]', 'window_line_counter', '', '']
['', '', '', '', 'output', 'reg', '[9:0]', 'window_column_counter', '', '']
['', '', '', '', 'output', 'reg', '[9:0]', 'memory_shift', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/fpga-median_submodules/state_machine
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports Clock]

['module', 'gng', '#', '', '']
['', '', '', '', 'parameter', 'INIT_Z1', '=', "64'd5030521883283424767", '', '']
['', '', '', '', 'parameter', 'INIT_Z2', '=', "64'd18445829279364155008", '', '']
['', '', '', '', 'parameter', 'INIT_Z3', '=', "64'd18436106298727503359", '']
['', '', '']
['', '', '']
['', '', '', '', 'input', 'clk', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '//', 'system', 'clock', '']
['', '', '', '', 'input', 'rstn', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '//', 'system', 'synchronous', 'reset', '', 'active', 'low', '']
['', '']
['', '', '', '', 'input', 'ce', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '//', 'clock', 'enable', '']
['', '', '', '', 'output', 'valid_out', '', '', '', '', '', '', '', '', '', '', '', '', '', '//', 'output', 'data', 'valid', '']
['', '', '', '', 'output', '[15:0]', 'data_out', '', '', '', '', '', '', '', '//', 'output', 'data', '', 's<16', '11>', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/gng
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clock]
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clock]

['module', 'gng_coef', '', '', '']
['', '', '', '', 'input', 'clk', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '//', 'system', 'clock', '']
['', '']
['', '', '', '', 'input', '[7:0]', 'addr', '', '', '', '', '', '', '', '', '', '', '', '', '', '//', 'read', 'address', '']
['', '', '', '', 'output', 'reg', '[17:0]', 'c0', '', '', '', '', '', '', '', '', '', '//', 'coefficient', 'c0', '', 'u<18', '14>', '']
['', '', '', '', 'output', 'reg', '[17:0]', 'c1', '', '', '', '', '', '', '', '', '', '//', 'coefficient', 'c1', '', 's<18', '19>', '']
['', '', '', '', 'output', 'reg', '[16:0]', 'c2', '', '', '', '', '', '', '', '', '', '//', 'coefficient', 'c2', '', 'u<17', '23>', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/gng_submodules/gng_coef
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clock]

['module', 'gng_ctg', '#', '', '']
['', '', '', '', 'parameter', 'INIT_Z1', '=', "64'd5030521883283424767", '', '']
['', '', '', '', 'parameter', 'INIT_Z2', '=', "64'd18445829279364155008", '', '']
['', '', '', '', 'parameter', 'INIT_Z3', '=', "64'd18436106298727503359", '']
['', '', '']
['', '', '']
['', '', '', '', 'input', 'clk', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '//', 'system', 'clock', '']
['', '', '', '', 'input', 'rstn', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '//', 'system', 'synchronous', 'reset', '', 'active', 'low', '']
['', '']
['', '', '', '', 'input', 'ce', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '//', 'clock', 'enable', '']
['', '', '', '', 'output', 'reg', 'valid_out', '', '', '', '', '', '', '', '', '', '//', 'output', 'data', 'valid', '']
['', '', '', '', 'output', 'reg', '[63:0]', 'data_out', '', '', '', '//', 'output', 'data', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/gng_submodules/gng_ctg
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clock]
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clock]

['module', 'gng_interp', '', '', '']
['', '', '', '', 'input', 'clk', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '//', 'system', 'clock', '']
['', '', '', '', 'input', 'rstn', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '//', 'system', 'synchronous', 'reset', '', 'active', 'low', '']
['', '']
['', '', '', '', 'input', 'valid_in', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '//', 'input', 'data', 'valid', '']
['', '', '', '', 'input', '[63:0]', 'data_in', '', '', '', '', '', '', '', '', '', '//', 'input', 'data', '']
['', '', '', '', 'output', 'reg', 'valid_out', '', '', '', '', '', '', '', '', '', '//', 'output', 'data', 'valid', '']
['', '', '', '', 'output', 'reg', '[15:0]', 'data_out', '', '', '', '//', 'output', 'data', '', 's<16', '11>', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/gng_submodules/gng_interp
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clock]

['module', 'gng_lzd', '', '', '']
['', '', '', '', 'input', '[60:0]', 'data_in', '', '', '', '', '', '', '', '', '//', 'input', 'data', '']
['', '', '', '', 'output', '[5:0]', 'data_out', '', '', '', '', '', '', '', '//', 'output', 'number', 'of', 'leading', 'zeros', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/gng_submodules/gng_lzd

['module', 'gng_smul_16_18', '', '', '']
['', '', '', '', 'input', 'clk', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '//', 'system', 'clock', '']
['', '']
['', '', '', '', 'input', '[15:0]', 'a', '', '', '', '', '', '', '', '', '', '', '', '', '', '//', 'multiplicand', '']
['', '', '', '', 'input', '[17:0]', 'b', '', '', '', '', '', '', '', '', '', '', '', '', '', '//', 'multiplicator', '']
['', '', '', '', 'output', '[33:0]', 'p', '', '', '', '', '', '', '', '', '', '', '', '', '//', 'result', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/gng_submodules/gng_smul_16_18
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clock]

['module', 'gng_smul_16_18_sadd_37', '', '', '']
['', '', '', '', 'input', 'clk', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '//', 'system', 'clock', '']
['', '']
['', '', '', '', 'input', '[15:0]', 'a', '', '', '', '', '', '', '', '', '', '', '', '', '', '//', 'multiplicand', '']
['', '', '', '', 'input', '[17:0]', 'b', '', '', '', '', '', '', '', '', '', '', '', '', '', '//', 'multiplicator', '']
['', '', '', '', 'input', '[36:0]', 'c', '', '', '', '', '', '', '', '', '', '', '', '', '', '//', 'adder', '']
['', '', '', '', 'output', '[37:0]', 'p', '', '', '', '', '', '', '', '', '', '', '', '', '//', 'result', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/gng_submodules/gng_smul_16_18_sadd_37
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clock]

['module', 'mesi_isc', '']
['', '', '', '', '', '', '']
['', '', '', '', '', 'clk', '', '']
['', '', '', '', '', 'rst', '', '']
['', '', '', '', '', 'mbus_cmd3_i', '', '']
['', '', '', '', '', 'mbus_cmd2_i', '', '']
['', '', '', '', '', 'mbus_cmd1_i', '', '']
['', '', '', '', '', 'mbus_cmd0_i', '', '']
['', '', '', '', '', 'mbus_addr3_i', '', '']
['', '', '', '', '', 'mbus_addr2_i', '', '']
['', '', '', '', '', 'mbus_addr1_i', '', '']
['', '', '', '', '', 'mbus_addr0_i', '', '']
['', '', '', '', '', 'cbus_ack3_i', '', '']
['', '', '', '', '', 'cbus_ack2_i', '', '']
['', '', '', '', '', 'cbus_ack1_i', '', '']
['', '', '', '', '', 'cbus_ack0_i', '', '']
['', '', '', '', '', 'cbus_addr_o', '', '']
['', '', '', '', '', 'cbus_cmd3_o', '', '']
['', '', '', '', '', 'cbus_cmd2_o', '', '']
['', '', '', '', '', 'cbus_cmd1_o', '', '']
['', '', '', '', '', 'cbus_cmd0_o', '', '']
['', '', '', '', '', 'mbus_ack3_o', '', '']
['', '', '', '', '', 'mbus_ack2_o', '', '']
['', '', '', '', '', 'mbus_ack1_o', '', '']
['', '', '', '', '', 'mbus_ack0_o', '']
['', '', '', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/mesi_isc
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'mesi_isc_basic_fifo', '']
['', '', '', '', '', '', '']
['', '', '', '', '', 'clk', '', '']
['', '', '', '', '', 'rst', '', '']
['', '', '', '', '', 'wr_i', '', '']
['', '', '', '', '', 'rd_i', '', '']
['', '', '', '', '', 'data_i', '', '']
['', '', '', '', '', 'data_o', '', '']
['', '', '', '', '', 'status_empty_o', '', '']
['', '', '', '', '', 'status_full_o', '']
['', '', '', '', '', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_basic_fifo
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'mesi_isc_breq_fifos', '']
['', '', '', '', '', '', '']
['', '', '', '', '', 'clk', '', '']
['', '', '', '', '', 'rst', '', '']
['', '', '', '', '', 'mbus_cmd_array_i', '', '']
['', '', '', '', '', 'mbus_addr_array_i', '', '']
['', '', '', '', '', 'broad_fifo_status_full_i', '', '']
['', '', '', '', '', 'mbus_ack_array_o', '', '']
['', '', '', '', '', 'broad_fifo_wr_o', '', '']
['', '', '', '', '', 'broad_addr_o', '', '']
['', '', '', '', '', 'broad_type_o', '', '']
['', '', '', '', '', 'broad_cpu_id_o', '', '']
['', '', '', '', '', 'broad_id_o', '']
['', '', '', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_breq_fifos
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'mesi_isc_breq_fifos_cntl', '']
['', '', '', '', '', '', '']
['', '', '', '', '', 'clk', '', '']
['', '', '', '', '', 'rst', '', '']
['', '', '', '', '', 'mbus_cmd_array_i', '', '']
['', '', '', '', '', 'fifo_status_empty_array_i', '', '']
['', '', '', '', '', 'fifo_status_full_array_i', '', '']
['', '', '', '', '', 'broad_fifo_status_full_i', '', '']
['', '', '', '', '', 'broad_addr_array_i', '', '']
['', '', '', '', '', 'broad_type_array_i', '', '']
['', '', '', '', '', 'broad_id_array_i', '', '']
['', '', '', '', '', 'mbus_ack_array_o', '', '']
['', '', '', '', '', 'fifo_wr_array_o', '', '']
['', '', '', '', '', 'fifo_rd_array_o', '', '']
['', '', '', '', '', 'broad_fifo_wr_o', '', '']
['', '', '', '', '', 'broad_addr_o', '', '']
['', '', '', '', '', 'broad_type_o', '', '']
['', '', '', '', '', 'broad_cpu_id_o', '', '']
['', '', '', '', '', 'broad_id_o', '', '']
['', '', '', '', '', 'breq_type_array_o', '', '']
['', '', '', '', '', 'breq_cpu_id_array_o', '', '']
['', '', '', '', '', 'breq_id_array_o', '']
['', '', '', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_breq_fifos_cntl
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'mesi_isc_broad', '']
['', '', '', '', '', '', '']
['', '', '', '', '', 'clk', '', '']
['', '', '', '', '', 'rst', '', '']
['', '', '', '', '', 'cbus_ack_array_i', '', '']
['', '', '', '', '', 'broad_fifo_wr_i', '', '']
['', '', '', '', '', 'broad_addr_i', '', '']
['', '', '', '', '', 'broad_type_i', '', '']
['', '', '', '', '', 'broad_cpu_id_i', '', '']
['', '', '', '', '', 'broad_id_i', '', '']
['', '', '', '', '', 'cbus_addr_o', '', '']
['', '', '', '', '', 'cbus_cmd_array_o', '', '']
['', '', '', '', '', 'fifo_status_full_o', '']
['', '', '', '', '', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'mesi_isc_broad_cntl', '']
['', '', '', '', '', '', '']
['', '', '', '', '', 'clk', '', '']
['', '', '', '', '', 'rst', '', '']
['', '', '', '', '', 'cbus_ack_array_i', '', '']
['', '', '', '', '', 'fifo_status_empty_i', '', '']
['', '', '', '', '', 'fifo_status_full_i', '', '']
['', '', '', '', '', 'broad_snoop_type_i', '', '']
['', '', '', '', '', 'broad_snoop_cpu_id_i', '', '']
['', '', '', '', '', 'broad_snoop_id_i', '', '']
['', '', '', '', '', 'cbus_cmd_array_o', '', '']
['', '', '', '', '', 'broad_fifo_rd_o', '']
['', '', '', '', '', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad_cntl
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', '', 'mod3', '', '', '']
['', '', '', '', 'input', '', '', '[', '7:', '0]', 'dat_i', '', '']
['', '', '', '', 'output', '', '[', '1:', '0]', 'reminder', '']
['', '', '', '', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/mod3_calc

['module', '', 'mod3_adder', '', '', '']
['', '', '', '', 'input', '', '', '[', '1:', '0]', 'din_a', '', 'din_b', '', '']
['', '', '', '', 'output', '', 'reg', '[', '1:', '0]', 'dat_o', '']
['', '', '', '', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/mod3_calc_submodules/mod3_adder

['module', '', 'type_conv', '', '', '']
['', '', '', '', 'input', '', '', 'plus_one', '', '']
['', '', '', '', '', '', '', '', '', '', '', '', 'minus_one', '', '']
['', '', '', '', 'output', '', 'reg', '[', '1:', '0]', 'dat_o', '']
['', '', '', '', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/mod3_calc_submodules/type_conv

['module', 'nlprg8', '', '', '']
['', '', 'input', 'ck', '', '']
['', '', 'input', 'rst', '', '']
['', '', 'output', 'o0', '', '']
['', '', 'output', 'o1', '', '']
['', '', 'output', 'o2', '', '']
['', '', 'output', 'o3', '', '']
['', '', 'output', 'o4', '', '']
['', '', 'output', 'o5', '', '']
['', '', 'output', 'o6', '', '']
['', '', 'output', 'o7', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/nlprg

['module', 'tate_pairing', 'clk', '', 'reset', '', 'x1', '', 'y1', '', 'x2', '', 'y2', '', 'done', '', 'out', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'duursma_lee_algo', 'clk', '', 'reset', '', 'xp', '', 'yp', '', 'xr', '', 'yr', '', 'done', '', 'out', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/duursma_lee_algo
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'f32m_add', 'a', '', 'b', '', 'c', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f32m_add

['module', 'f32m_add3', 'a0', '', 'a1', '', 'a2', '', 'c', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f32m_add3

['module', 'f32m_add4', 'a0', '', 'a1', '', 'a2', '', 'a3', '', 'c', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f32m_add4

['module', 'f32m_cubic', 'clk', '', 'a', '', 'c', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f32m_cubic
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'f32m_mult', 'clk', '', 'reset', '', 'a', '', 'b', '', 'c', '', 'done', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f32m_mult
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'f32m_mux6', 'v0', '', 'v1', '', 'v2', '', 'v3', '', 'v4', '', 'v5', '', 'l0', '', 'l1', '', 'l2', '', 'l3', '', 'l4', '', 'l5', '', 'out', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f32m_mux6

['module', 'f32m_neg', 'a', '', 'c', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f32m_neg

['module', 'f32m_sub', 'a', '', 'b', '', 'c', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f32m_sub

['module', 'f33m_add', 'a', '', 'b', '', 'c', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f33m_add

['module', 'f33m_inv', 'clk', '', 'reset', '', 'a', '', 'c', '', 'done', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f33m_inv
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'f33m_mult', 'clk', '', 'reset', '', 'a', '', 'b', '', 'c', '', 'done', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'f33m_mult2', 'clk', '', 'reset', '', '', '']
['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'a0', '', 'b0', '', 'c0', '', '']
['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'a1', '', 'b1', '', 'c1', '', '', '']
['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'done', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult2
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'f33m_mult3', 'clk', '', 'reset', '', '', '']
['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'a0', '', 'b0', '', 'c0', '', '']
['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'a1', '', 'b1', '', 'c1', '', '', '']
['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'a2', '', 'b2', '', 'c2', '', '', '']
['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'done', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult3
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'f33m_mux2', 'v1', '', 'l1', '', 'v2', '', 'l2', '', 'out', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mux2

['module', 'f33m_mux3', 'v1', '', 'l1', '', 'v2', '', 'l2', '', 'v3', '', 'l3', '', 'out', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mux3

['module', 'f33m_neg', 'a', '', 'c', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f33m_neg

['module', 'f36m_cubic', 'clk', '', 'a', '', 'c', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f36m_cubic
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'f36m_mult', 'clk', '', 'reset', '', 'a', '', 'b', '', 'c', '', 'done', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f36m_mult
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'f3_add1', 'a', '', 'c', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f3_add1

['module', 'f3m_add3', 'a0', '', 'a1', '', 'a2', '', 'c', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f3m_add3

['module', 'f3m_add4', 'a0', '', 'a1', '', 'a2', '', 'a3', '', 'c', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f3m_add4

['module', 'f3m_mult3', 'clk', '', 'reset', '', '', '']
['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'a0', '', 'b0', '', 'c0', '', '']
['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'a1', '', 'b1', '', 'c1', '', '', '']
['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'a2', '', 'b2', '', 'c2', '', '', '']
['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'done', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f3m_mult3
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'f3m_mux3', 'v1', '', 'l1', '', 'v2', '', 'l2', '', 'v3', '', 'l3', '', 'out', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f3m_mux3

['module', 'f3m_mux6', 'v0', '', 'v1', '', 'v2', '', 'v3', '', 'v4', '', 'v5', '', 'l0', '', 'l1', '', 'l2', '', 'l3', '', 'l4', '', 'l5', '', 'out', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f3m_mux6

['module', 'f3m_nine', 'clk', '', 'in', '', 'out', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f3m_nine
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'second_part', 'clk', '', 'reset', '', 'a', '', 'c', '', 'done', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/second_part
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'pairing', 'clk', '', 'reset', '', 'sel', '', 'addr', '', 'w', '', 'update', '', 'ready', '', 'i', '', 'o', '', 'done', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'FSM', 'clk', '', 'reset', '', 'rom_addr', '', 'rom_q', '', 'ram_a_addr', '', 'ram_b_addr', '', 'ram_b_w', '', 'pe', '', 'done', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/FSM
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'PE', 'clk', '', 'reset', '', 'ctrl', '', 'd0', '', 'd1', '', 'd2', '', 'out', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/PE
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'PPG', 'd', '', 'A', '', 'C', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/PPG

['module', 'const_', '', 'clk', '', 'addr', '', 'out', '', 'effective', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/const_
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'f3m_add', 'A', '', 'B', '', 'C', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/f3m_add

['module', 'mod_p', 'B', '', 'C', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/mod_p

['module', 'muxer', 'from_ram', '', 'from_const', '', 'const_effective', '', 'out', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/muxer

['module', 'ram', '#', '', '']
['', '', '', '', 'parameter', 'DATA', '=', '1188', '', '']
['', '', '', '', 'parameter', 'ADDR', '=', '6', '']
['', '', '', '', '']
['', '', '', '', 'input', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'clk', '', '']
['', '']
['', '', '', '', 'input', '', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'a_wr', '', '']
['', '', '', '', 'input', '', '', 'wire', '', '', '', '[ADDR-1:0]', '', 'a_addr', '', '']
['', '', '', '', 'input', '', '', 'wire', '', '', '', '[DATA-1:0]', '', 'a_din', '', '']
['', '', '', '', 'output', '', 'reg', '', '', '', '', '[DATA-1:0]', '', 'a_dout', '', '']
['', '', '', '', '', '']
['', '', '', '', 'input', '', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'b_wr', '', '']
['', '', '', '', 'input', '', '', 'wire', '', '', '', '[ADDR-1:0]', '', 'b_addr', '', '']
['', '', '', '', 'input', '', '', 'wire', '', '', '', '[DATA-1:0]', '', 'b_din', '', '']
['', '', '', '', 'output', '', 'reg', '', '', '', '', '[DATA-1:0]', '', 'b_dout', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'rom', '', 'clk', '', 'addr', '', 'out', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/rom
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'select', 'sel', '', 'addr_in', '', 'addr_fsm_in', '', 'w_in', '', 'addr_out', '', 'w_out', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/select

['module', 'tiny', 'clk', '', 'reset', '', 'sel', '', 'addr', '', 'w', '', 'data', '', 'out', '', 'done', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/tiny
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'v0', 'a', '', 'c', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/v0

['module', 'top', '', 'enable', '', 'degrees', '', 'data1', '', 'rst', '', 'actv', '', 'clk', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/trigonometric_functions_in_double_fpu
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'cosecant_lut', '', 'quad', '', 'enable', '', 'degrees', '', 'data', '', 'rst', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/trigonometric_functions_in_double_fpu_submodules/cosecant_lut
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'dividor', '', 'clk', '', 'inp', '', 'rst', '', 'out', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/trigonometric_functions_in_double_fpu_submodules/dividor
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'fht_8x8_core', '', '', '']
['', 'rstn', '', '']
['', 'sclk', '', '']
['', '']
['', 'x_valid', '', '']
['', 'x_data', '', '']
['', '']
['', 'fht_2d_valid', '', '']
['', 'fht_2d_data', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports sclk]

['module', 'fht_1d_x8', '', '']
['', 'rstn', '', '']
['', 'sclk', '', '']
['', '']
['', 'x_valid', '', '']
['', 'x_data', '', '']
['', '', '']
['', 'fht_valid', '', '']
['', 'fht_data', '']
['', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_1d_x8
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports sclk]

['module', 'fht_bfly', '', '']
['', 'rstn', '', '']
['', 'clk', '', '']
['', 'valid', '', '']
['', 'a', '', '']
['', 'b', '', '']
['', 'c', '', '']
['', 'd', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'fht_bfly_noFF', '', '']
['', 'a', '', '']
['', 'b', '', '']
['', 'c', '', '']
['', 'd', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly_noFF

['module', 'mtx_trps_8x8_dpsram', '', '', '']
['', 'rstn', '', '']
['', 'sclk', '', '']
['', '', '']
['', 'inp_valid', '', '']
['', 'inp_data', '', '']
['', '', '']
['', 'mem_data', '', '']
['', 'mem_valid', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/mtx_trps_8x8_dpsram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports sclk]

['module', 'vedic8x8', 'input', '[7:0]', 'a', 'b', '', 'output', '[15:0]', 'prod', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/vedic8x8

['module', 'full_adder', 'input', 'a', '', 'b', '', 'cin', '', 'output', 'sum', '', 'cout', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/vedic8x8_submodules/full_adder

['module', 'half_adder', 'input', 'a', 'b', '', 'output', 'sum', '', 'carry', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/vedic8x8_submodules/half_adder

['module', 'ripple_adder_12bit', 'input', '[11:0]', 'a', 'b', '', 'input', 'cin', '', 'output', '[11:0]', 'sum', '', 'output', 'cout', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/vedic8x8_submodules/ripple_adder_12bit

['module', 'ripple_adder_4bit', 'input', '[3:0]', 'a', 'b', '', 'input', 'cin', '', 'output', '[3:0]', 'sum', '', 'output', 'cout', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/vedic8x8_submodules/ripple_adder_4bit

['module', 'ripple_adder_6bit', 'input', '[5:0]', 'a', 'b', '', 'input', 'cin', '', 'output', '[5:0]', 'sum', '', 'output', 'cout', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/vedic8x8_submodules/ripple_adder_6bit

['module', 'ripple_adder_8bit', 'input', '[7:0]', 'a', 'b', '', 'input', 'cin', '', 'output', '[7:0]', 'sum', '', 'output', 'cout', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/vedic8x8_submodules/ripple_adder_8bit

['module', 'vedic2x2', 'input', '[1:0]', 'a', 'b', '', 'output', '[3:0]', 'prod', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/vedic8x8_submodules/vedic2x2

['module', 'vedic4x4', 'input', '[3:0]', 'a', 'b', '', 'output', '[7:0]', 'prod', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/vedic8x8_submodules/vedic4x4

['module', 'viterbi_tx_rx', '', '']
['', '', '', 'clk', '', '']
['', '', '', 'rst', '', '']
['', '', '', 'encoder_i', '', '']
['', '', '', 'enable_encoder_i', '', '']
['', '', '', 'decoder_o', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'ACS', '']
['', '', '']
['', '', '', 'path_0_valid', '', '']
['', '', '', 'path_1_valid', '', '']
['', '', '', 'path_0_bmc', '', '']
['', '', '', 'path_1_bmc', '', '']
['', '', '', 'path_0_pmc', '', '']
['', '', '', 'path_1_pmc', '', '']
['', '', '', 'selection', '', '']
['', '', '', 'valid_o', '', '']
['', '', '', 'path_cost', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder_submodules/ACS

['module', 'bmc000', '']
['', '', '']
['', '', '', 'rx_pair', '', '']
['', '', '', 'path_0_bmc', '', '']
['', '', '', 'path_1_bmc', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder_submodules/bmc000

['module', 'decoder', '']
['', '', '']
['', '', '', 'clk', '', '']
['', '', '', 'rst', '', '']
['', '', '', 'enable', '', '']
['', '', '', 'd_in', '', '']
['', '', '', 'd_out', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder_submodules/decoder
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'encoder', '']
['', '', '']
['', '', '', 'clk', '', '']
['', '', '', 'rst', '', '']
['', '', '', 'enable_i', '', '']
['', '', '', 'd_in', '', '']
['', '', '', 'valid_o', '', '']
['', '', '', 'd_out', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder_submodules/encoder
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'mem', '']
['', '', '']
['', '', '', 'clk', '', '']
['', '', '', 'wr', '', '']
['', '', '', 'addr', '', '']
['', '', '', 'd_i', '', '']
['', '', '', 'd_o', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder_submodules/mem
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'mem_disp', '']
['', '', '']
['', '', '', 'clk', '', '']
['', '', '', 'wr', '', '']
['', '', '', 'addr', '', '']
['', '', '', 'd_i', '', '']
['', '', '', 'd_o', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder_submodules/mem_disp
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'tbu', '']
['', '', '']
['', '', '', 'clk', '', '']
['', '', '', 'rst', '', '']
['', '', '', 'enable', '', '']
['', '', '', 'selection', '', '']
['', '', '', 'd_in_0', '', '']
['', '', '', 'd_in_1', '', '']
['', '', '', 'd_o', '', '']
['', '', '', 'wr_en', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder_submodules/tbu
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'LU32PEEng', '', 'clk', '', '//ref_clk', '', 'global_reset_n', '', '']
['', 'start', '', 'N', '', 'offset', '', 'done', '', '']
['burst_begin', '', '']
['mem_local_be', '', '']
['mem_local_read_req', '', '']
['mem_local_size', '', '']
['mem_local_wdata', '', '']
['mem_local_write_req', '', '']
['mem_local_rdata', '', '']
['mem_local_rdata_valid', '', '']
['mem_local_ready', '', '']
['mem_local_wdata_req', '', '']
['reset_n', '', '']
['mem_local_addr', '']
['', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'DataTransferUnit', '', 'clk', '', 'dtu_write_req', '', 'dtu_read_req', '', 'dtu_mem_addr', '', 'dtu_ram_addr', '', 'dtu_size', '', 'dtu_ack', '', 'dtu_done', '', '']
['', '', 'ram_read_addr', '', 'ram_read_data', '', 'ram_write_byte_en', '', 'ram_write_data', '', 'ram_write_addr', '', 'ram_write_en', '', '']
['', '', 'mem_rdata', '', 'mem_rdata_valid', '', 'mem_ready', '', 'mem_wdata_req', '', 'reset_n', '', '']
['', '', 'burst_begin', '', 'mem_local_addr', '', 'mem_be', '', 'mem_read_req', '', 'mem_size', '', 'mem_wdata', '', 'mem_write_req', '']
['', '', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/DataTransferUnit
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'LU', '', 'clk', '', 'start', '', 'm', '', 'n', '', 'loop', '', 'mode', '', 'done', '', '', '']
['', '', '', 'curReadAddrMem', '', 'curReadDataMem', '', 'curWriteByteEnMem', '', 'curWriteDataMem', '', 'curWriteAddrMem', '', 'curWriteEnMem', '', 'curMemSel', '', '']
['', '', '', 'leftWriteByteEnMem', '', 'leftWriteDataMem', '', 'leftWriteAddrMem', '', 'leftWriteEnMem', '', 'leftMemSel', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LU
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'LUControl', '', 'clk', '', 'start_in', '', 'm_in', '', 'n_in', '', 'loop_in', '', 'mode_in', '', 'done', '', '']
['', '', '', '', '', 'curReadAddr', '', 'curWriteAddr', '', 'curWriteByteEn', '', 'curWriteEn', '', 'curWriteSel', '', '', '']
['', '', '', '', '', 'leftReadAddr', '', 'leftWriteAddr', '', 'leftWriteByteEn', '', 'leftWriteEn', '', '', 'leftWriteSel', '', '']
['', '', '', '', '', 'topReadAddr', '', 'topWriteAddr', '', 'topWriteEn', '', 'topWriteSel', '', 'topSourceSel', '', 'diagEn', '', 'MOSel', '', 'MOEn', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/LUControl
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'MarshallerController', '', 'clk', '', 'start', '', 'done', '', 'input_N', '', 'offset', '', '']
['', 'comp_start', '', 'block_m', '', 'block_n', '', 'loop', '', 'mode', '', 'comp_done', '', 'cur_mem_sel', '', 'left_mem_sel', '', '']
['', 'dtu_write_req', '', 'dtu_read_req', '', 'dtu_mem_addr', '', 'dtu_ram_addr', '', 'dtu_size', '', 'dtu_ack', '', 'dtu_done', '', 'left_sel', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/MarshallerController
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'addr_fifo', '', '', '']
['', 'clk', '', '']
['', 'data', '', '']
['', 'wrreq', '', '']
['', 'rdreq', '', '']
['', 'empty', '', '']
['', 'full', '', '']
['', 'q', '']
['', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/addr_fifo
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'assemble', 'roundprod', '', 'special', '', 'y', '', 'sign', '', 'specialsign', '', '', '', '']
['', '', 'shiftexp', '', 'specialcase', '', 'specialsigncase', '', '', '']
['', '', 'roundmode', '', 'overflow', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/assemble

['module', 'div_24b', 'numer', '', 'denom', '', 'res', '', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/div_24b

['module', 'dual_port_ram', '', '']
['clk', '', '']
['addr1', '', '']
['addr2', '', '']
['data1', '', '']
['data2', '', '']
['we1', '', '']
['we2', '', '']
['out1', '', '']
['out2', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/dual_port_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'exponent', 'expa', '', 'expb', '', 'expsum', '', 'twoormore', '', 'tiny', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/exponent

['module', 'flag', '', 'invalid', '', 'overflow', '', 'inexact', '', 'underflow', '', 'tiny', '', 'specialcase', '', 'flags', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/flag

['module', 'fpmul', 'clk', '', 'a', '', 'b', '', 'y_out', '', 'control', '', 'flags', '', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/fpmul
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'fpu_add', '', 'clock', '', 'a1', '', 'b1', '', 'sum', '', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/fpu_add
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clock]

['module', 'fpu_div', 'clock', '', 'n', '', 'd', '', 'div', '', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/fpu_div
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clock]

['module', 'memcmd_fifo', '', '', '']
['', 'clk', '', '']
['', 'data', '', '']
['', 'rdreq', '', '']
['', 'wrreq', '', '']
['', 'full', '', '']
['', 'empty', '', '']
['', 'q', '']
['', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/memcmd_fifo
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'mult_add', '', 'clk', '', 'A', '', 'B', '', 'C', '', 'mult_result', '', 'add_result', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/mult_add
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'multiply_a', '', 'norma', '', 'normb', '', 'prod', '', 'twoormore', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/multiply_a

['module', 'normalize', 'prod', '', 'normalized', '', 'tiny', '', 'twoormore', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/normalize

['module', 'prenorm', 'a', '', 'b', '', 'norma', '', 'normb', '', 'modexpa', '', 'modexpb', '', 'aisdenorm', '', 'bisdenorm', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/prenorm

['module', 'preprocess', 'a', '', 'b', '', 'zero', '', 'aisnan', '', 'bisnan', '', 'aisdenorm', '', 'bisdenorm', '', 'infinity', '', 'control', '', 'roundmode', '', 'sign', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/preprocess

['module', 'ram', '', '', '']
['', 'byteena_a', '', '']
['', 'clk', '', '']
['', 'data', '', '']
['', 'rdaddress', '', '']
['', 'wraddress', '', '']
['', 'wren', '', '']
['', 'q', '']
['', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'rfifo', '', '', '']
['', 'clk', '', '']
['', 'data', '', '']
['', 'rdreq', '', '']
['', 'wrreq', '', '']
['', 'empty', '', '']
['', 'q', '']
['', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/rfifo
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'round', 'shiftprod', '', 'shiftexp', '', 'shiftloss', '', 'roundprod', '', 'roundexp', '', 'roundmode', '', '', '', '']
['', '', 'sign', '', 'tiny', '', 'inexact', '', 'overflow', '', 'stilltiny', '', 'denormround', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/round

['module', 'shift', 'normalized', '', 'selectedexp', '', 'shiftprod', '', 'shiftexp', '', 'shiftloss', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/shift

['module', 'special', '', 'a', '', 'b', '', 'special', '', 'specialsign', '', '', '', '']
['', '', 'zero', '', 'aisnan', '', 'bisnan', '', 'infinity', '', '', '', '']
['', '', 'invalid', '', 'specialcase', '', 'specialsigncase', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/special

['module', 'top_ram', '', '', '']
['', 'clk', '', '']
['', 'data', '', '']
['', 'rdaddress', '', '']
['', 'wraddress', '', '']
['', 'wren', '', '']
['', 'q', '']
['', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/top_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'wfifo', '', '', '']
['', 'clk', '', '']
['', 'data', '', '']
['', 'rdreq', '', '']
['', 'wrreq', '', '']
['', 'empty', '', '']
['', 'q', '', '']
['', 'usedw', '']
['', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/wfifo
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'LU64PEEng', '', 'clk', '', '//ref_clk', '', 'global_reset_n', '', '']
['', 'start', '', 'N', '', 'offset', '', 'done', '', '']
['burst_begin', '', '']
['mem_local_be', '', '']
['mem_local_read_req', '', '']
['mem_local_size', '', '']
['mem_local_wdata', '', '']
['mem_local_write_req', '', '']
['mem_local_rdata', '', '']
['mem_local_rdata_valid', '', '']
['mem_local_ready', '', '']
['mem_local_wdata_req', '', '']
['reset_n', '', '']
['mem_local_addr', '']
['', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU64PEEng
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'DataTransferUnit', '', 'clk', '', 'dtu_write_req', '', 'dtu_read_req', '', 'dtu_mem_addr', '', 'dtu_ram_addr', '', 'dtu_size', '', 'dtu_ack', '', 'dtu_done', '', '']
['', '', 'ram_read_addr', '', 'ram_read_data', '', 'ram_write_byte_en', '', 'ram_write_data', '', 'ram_write_addr', '', 'ram_write_en', '', '']
['', '', 'mem_rdata', '', 'mem_rdata_valid', '', 'mem_ready', '', 'mem_wdata_req', '', 'reset_n', '', '']
['', '', 'burst_begin', '', 'mem_local_addr', '', 'mem_be', '', 'mem_read_req', '', 'mem_size', '', 'mem_wdata', '', 'mem_write_req', '']
['', '', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/DataTransferUnit
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'LU', '', 'clk', '', 'start', '', 'm', '', 'n', '', 'loop', '', 'mode', '', 'done', '', '', '']
['', '', '', 'curReadAddrMem', '', 'curReadDataMem', '', 'curWriteByteEnMem', '', 'curWriteDataMem', '', 'curWriteAddrMem', '', 'curWriteEnMem', '', 'curMemSel', '', '']
['', '', '', 'leftWriteByteEnMem', '', 'leftWriteDataMem', '', 'leftWriteAddrMem', '', 'leftWriteEnMem', '', 'leftMemSel', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LU
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'LUControl', '', 'clk', '', 'start_in', '', 'm_in', '', 'n_in', '', 'loop_in', '', 'mode_in', '', 'done', '', '']
['', '', '', '', '', 'curReadAddr', '', 'curWriteAddr', '', 'curWriteByteEn', '', 'curWriteEn', '', 'curWriteSel', '', '', '']
['', '', '', '', '', 'leftReadAddr', '', 'leftWriteAddr', '', 'leftWriteByteEn', '', 'leftWriteEn', '', '', 'leftWriteSel', '', '']
['', '', '', '', '', 'topReadAddr', '', 'topWriteAddr', '', 'topWriteEn', '', 'topWriteSel', '', 'topSourceSel', '', 'diagEn', '', 'MOSel', '', 'MOEn', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/LUControl
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'MarshallerController', '', 'clk', '', 'start', '', 'done', '', 'input_N', '', 'offset', '', '']
['', 'comp_start', '', 'block_m', '', 'block_n', '', 'loop', '', 'mode', '', 'comp_done', '', 'cur_mem_sel', '', 'left_mem_sel', '', '']
['', 'dtu_write_req', '', 'dtu_read_req', '', 'dtu_mem_addr', '', 'dtu_ram_addr', '', 'dtu_size', '', 'dtu_ack', '', 'dtu_done', '', 'left_sel', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/MarshallerController
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'addr_fifo', '', '', '']
['', 'clk', '', '']
['', 'data', '', '']
['', 'wrreq', '', '']
['', 'rdreq', '', '']
['', 'empty', '', '']
['', 'full', '', '']
['', 'q', '']
['', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/addr_fifo
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'ram', '', '', '']
['', 'byteena_a', '', '']
['', 'clk', '', '']
['', 'data', '', '']
['', 'rdaddress', '', '']
['', 'wraddress', '', '']
['', 'wren', '', '']
['', 'q', '']
['', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'rfifo', '', '', '']
['', 'clk', '', '']
['', 'data', '', '']
['', 'rdreq', '', '']
['', 'wrreq', '', '']
['', 'empty', '', '']
['', 'q', '']
['', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/rfifo
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'top_ram', '', '', '']
['', 'clk', '', '']
['', 'data', '', '']
['', 'rdaddress', '', '']
['', 'wraddress', '', '']
['', 'wren', '', '']
['', 'q', '']
['', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/top_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'wfifo', '', '', '']
['', 'clk', '', '']
['', 'data', '', '']
['', 'rdreq', '', '']
['', 'wrreq', '', '']
['', 'empty', '', '']
['', 'q', '', '']
['', 'usedw', '']
['', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/wfifo
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'LU8PEEng', '', 'clk', '', '//ref_clk', '', 'global_reset_n', '', '']
['', 'start', '', 'N', '', 'offset', '', 'done', '', '']
['burst_begin', '', '']
['mem_local_be', '', '']
['mem_local_read_req', '', '']
['mem_local_size', '', '']
['mem_local_wdata', '', '']
['mem_local_write_req', '', '']
['mem_local_rdata', '', '']
['mem_local_rdata_valid', '', '']
['mem_local_ready', '', '']
['mem_local_wdata_req', '', '']
['reset_n', '', '']
['mem_local_addr', '']
['', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU8PEEng
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'DataTransferUnit', '', 'clk', '', 'dtu_write_req', '', 'dtu_read_req', '', 'dtu_mem_addr', '', 'dtu_ram_addr', '', 'dtu_size', '', 'dtu_ack', '', 'dtu_done', '', '']
['', '', 'ram_read_addr', '', 'ram_read_data', '', 'ram_write_byte_en', '', 'ram_write_data', '', 'ram_write_addr', '', 'ram_write_en', '', '']
['', '', 'mem_rdata', '', 'mem_rdata_valid', '', 'mem_ready', '', 'mem_wdata_req', '', 'reset_n', '', '']
['', '', 'burst_begin', '', 'mem_local_addr', '', 'mem_be', '', 'mem_read_req', '', 'mem_size', '', 'mem_wdata', '', 'mem_write_req', '']
['', '', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/DataTransferUnit
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'LU', '', 'clk', '', 'start', '', 'm', '', 'n', '', 'loop', '', 'mode', '', 'done', '', '', '']
['', '', '', 'curReadAddrMem', '', 'curReadDataMem', '', 'curWriteByteEnMem', '', 'curWriteDataMem', '', 'curWriteAddrMem', '', 'curWriteEnMem', '', 'curMemSel', '', '']
['', '', '', 'leftWriteByteEnMem', '', 'leftWriteDataMem', '', 'leftWriteAddrMem', '', 'leftWriteEnMem', '', 'leftMemSel', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'LUControl', '', 'clk', '', 'start_in', '', 'm_in', '', 'n_in', '', 'loop_in', '', 'mode_in', '', 'done', '', '']
['', '', '', '', '', 'curReadAddr', '', 'curWriteAddr', '', 'curWriteByteEn', '', 'curWriteEn', '', 'curWriteSel', '', '', '']
['', '', '', '', '', 'leftReadAddr', '', 'leftWriteAddr', '', 'leftWriteByteEn', '', 'leftWriteEn', '', '', 'leftWriteSel', '', '']
['', '', '', '', '', 'topReadAddr', '', 'topWriteAddr', '', 'topWriteEn', '', 'topWriteSel', '', 'topSourceSel', '', 'diagEn', '', 'MOSel', '', 'MOEn', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LUControl
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'MarshallerController', '', 'clk', '', 'start', '', 'done', '', 'input_N', '', 'offset', '', '']
['', 'comp_start', '', 'block_m', '', 'block_n', '', 'loop', '', 'mode', '', 'comp_done', '', 'cur_mem_sel', '', 'left_mem_sel', '', '']
['', 'dtu_write_req', '', 'dtu_read_req', '', 'dtu_mem_addr', '', 'dtu_ram_addr', '', 'dtu_size', '', 'dtu_ack', '', 'dtu_done', '', 'left_sel', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/MarshallerController
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'addr_fifo', '', '', '']
['', 'clk', '', '']
['', 'data', '', '']
['', 'wrreq', '', '']
['', 'rdreq', '', '']
['', 'empty', '', '']
['', 'full', '', '']
['', 'q', '']
['', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/addr_fifo
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'fpmul', 'clk', '', 'a', '', 'b', '', 'y_out', '', 'control', '', 'flags', '', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/fpmul
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'mult_add', '', 'clk', '', 'A', '', 'B', '', 'C', '', 'mult_result', '', 'add_result', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/mult_add
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'ram', '', '', '']
['', 'byteena_a', '', '']
['', 'clk', '', '']
['', 'data', '', '']
['', 'rdaddress', '', '']
['', 'wraddress', '', '']
['', 'wren', '', '']
['', 'q', '']
['', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'rfifo', '', '', '']
['', 'clk', '', '']
['', 'data', '', '']
['', 'rdreq', '', '']
['', 'wrreq', '', '']
['', 'empty', '', '']
['', 'q', '']
['', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/rfifo
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'top_ram', '', '', '']
['', 'clk', '', '']
['', 'data', '', '']
['', 'rdaddress', '', '']
['', 'wraddress', '', '']
['', 'wren', '', '']
['', 'q', '']
['', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/top_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'wfifo', '', '', '']
['', 'clk', '', '']
['', 'data', '', '']
['', 'rdreq', '', '']
['', 'wrreq', '', '']
['', 'empty', '', '']
['', 'q', '', '']
['', 'usedw', '']
['', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/wfifo
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'and_latch', '', '']
['', '', '', '', 'clock', '', '']
['', 'a_in', '', '']
['', 'b_in', '', '']
['', 'out', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/and_latch
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clock]

['', 'module', 'arm_core', '', '']
['', '', 'i_clk', '', '']
['', '', 'i_irq', '', '', '', '', '', '', '', '', '', '', '', '', '']
['', '', 'i_firq', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '']
['', '', 'i_system_rdy', '', '', '', '', '', '', '']
['', '', 'i_wb_dat', '', '', '']
['', '', 'i_wb_ack', '', '']
['', '', 'i_wb_err', '', '']
['', '']
['', '']
['', '']
['', '']
['', '']
['', '']
['', '']
['', '', '']
['', '']
['', '', '', 'o_wb_adr', '', '']
['', '', 'o_wb_sel', '', '']
['', '', 'o_wb_we', '', '']
['', '', 'o_wb_dat', '', '']
['', '', 'o_wb_cyc', '', '']
['', '', 'o_wb_stb', '']
['', '', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/arm_core
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports i_clk]

['module', 'a25_alu', '', '', '']
['', '', '']
['', '', 'i_a_in', '', '']
['', '', 'i_b_in', '', '']
['', '', 'i_barrel_shift_carry', '', '']
['', '', 'i_status_bits_carry', '', '']
['', '', 'i_function', '', '', '']
['', '', 'o_out', '', '']
['', '', 'o_flags', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_alu

['module', 'a25_barrel_shift', '', '', '']
['', '', '']
['', '', '', 'i_clk', '', '']
['', '', '', 'i_in', '', '']
['', '', '', 'i_carry_in', '', '']
['', '', '', 'i_shift_amount', '', '', '', '', '', '', '']
['', '', '', 'i_shift_imm_zero', '', '', '', '']
['', '', '', 'i_function', '', '']
['', '', '']
['', '', '', 'o_out', '', '']
['', '', '', 'o_carry_out', '', '']
['', '', '', 'o_stall', '']
['', '', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_barrel_shift
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports i_clk]

['module', 'a25_coprocessor', '', '']
['', '', '', 'i_clk', '', '']
['', '', '', 'i_core_stall', '', '', '', '', '', '', '']
['', '', '', 'i_copro_crn', '', '', '', '', '', '', '', '']
['', '', '', 'i_copro_operation', '', '']
['', '', '', 'i_copro_write_data', '', '', '']
['', '', '', 'i_fault', '', '', '', '', '', '', '', '', '']
['', '', '', 'i_fault_status', '', '']
['', '', '', 'i_fault_address', '', '', '', '']
['', '', '', 'o_copro_read_data', '', '']
['', '', '', 'o_cache_enable', '', '']
['', '', '', 'o_cache_flush', '', '']
['', '', '', 'o_cacheable_area', '', '']
['', '', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_coprocessor
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports i_clk]

['module', 'a25_dcache', '', '']
['', '']
['', '', '', '', '']
['', '', 'i_clk', '', '', '', '', '']
['', '', 'i_request', '', '']
['', '', 'i_exclusive', '', '', '', '', '', '', '']
['', '', 'i_write_data', '', '']
['', '', 'i_write_enable', '', '', '', '', '', '', '']
['', '', 'i_address', '', '', '', '', '', '', '', '', '', '', '']
['', '', 'i_address_nxt', '', '', '', '', '', '', '']
['', '', 'i_byte_enable', '', '']
['', '', 'i_cache_enable', '', '', '', '']
['', '', 'i_cache_flush', '', '', '', '', '', '', '']
['', '', 'i_fetch_stall', '', '']
['', '', 'i_exec_stall', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '']
['', '', 'i_wb_cached_rdata', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '']
['', '', 'i_wb_cached_ready', '', '', '', '']
['', '']
['', '', 'o_read_data', '', '', '', '', '', '']
['', '', 'o_stall', '', '', '']
['', '', 'o_wb_cached_req', '', '', '', '', '', '', '', '', '', '', '', '']
['', '', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_dcache
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports i_clk]

['module', 'a25_decode', '', '']
['', '', 'i_clk', '', '']
['', '', 'i_fetch_instruction', '', '']
['', '', 'i_core_stall', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '']
['', '', 'i_irq', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '']
['', '', 'i_firq', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '']
['', '', 'i_dabt', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '']
['', '', 'i_iabt', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '']
['', '', 'i_adex', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '']
['', '', 'i_execute_iaddress', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '']
['', '', 'i_abt_status', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '']
['', '', 'i_execute_status_bits', '', '', '', '', '', '', '', '']
['', '', 'i_multiply_done', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '']
['', '', '']
['', '']
['', '', 'o_imm32', '', '']
['', '', 'o_imm_shift_amount', '', '']
['', '', 'o_shift_imm_zero', '', '']
['', '', 'o_condition', '', '', '', '', '', '']
['', '', 'o_decode_exclusive', '', '', '', '', '', '', '', '']
['', '', 'o_decode_iaccess', '', '', '', '', '', '', '']
['', '', 'o_decode_daccess', '', '', '', '', '', '', '', '', '']
['', '', 'o_status_bits_mode', '', '', '', '']
['', '', 'o_status_bits_irq_mask', '', '']
['', '', 'o_status_bits_firq_mask', '', '']
['', '', '']
['', '', 'o_rm_sel', '', '']
['', '', 'o_rs_sel', '', '']
['', '', 'o_load_rd', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '']
['', '']
['', '', 'o_rn_sel', '', '']
['', '', 'o_barrel_shift_amount_sel', '', '']
['', '', 'o_barrel_shift_data_sel', '', '']
['', '', 'o_barrel_shift_function', '', '']
['', '', 'o_alu_function', '', '']
['', '', 'o_multiply_function', '', '']
['', '', 'o_interrupt_vector_sel', '', '']
['', '', 'o_iaddress_sel', '', '']
['', '', 'o_daddress_sel', '', '']
['', '', 'o_pc_sel', '', '']
['', '', 'o_byte_enable_sel', '', '', '', '', '', '', '', '']
['', '', 'o_status_bits_sel', '', '']
['', '', 'o_reg_write_sel', '', '']
['', '', 'o_user_mode_regs_store_nxt', '', '']
['', '', 'o_firq_not_user_mode', '', '']
['', '', '']
['', '', 'o_write_data_wen', '', '']
['', '', 'o_base_address_wen', '', '', '', '', '', '', '', '']
['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '']
['', '', 'o_pc_wen', '', '']
['', '', 'o_reg_bank_wen', '', '']
['', '', 'o_status_bits_flags_wen', '', '']
['', '', 'o_status_bits_mode_wen', '', '']
['', '', 'o_status_bits_irq_mask_wen', '', '']
['', '', 'o_status_bits_firq_mask_wen', '', '']
['', '', '']
['', '', 'o_copro_opcode1', '', '']
['', '', 'o_copro_opcode2', '', '']
['', '', 'o_copro_crn', '', '', '', '', '', '']
['', '', 'o_copro_crm', '', '']
['', '', 'o_copro_num', '', '']
['', '', 'o_copro_operation', '', '', '']
['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '']
['', '', 'o_copro_write_data_wen', '', '']
['', '', 'o_iabt_trigger', '', '']
['', '', 'o_iabt_address', '', '']
['', '', 'o_iabt_status', '', '']
['', '', 'o_dabt_trigger', '', '']
['', '', 'o_dabt_address', '', '']
['', '', 'o_dabt_status', '', '']
['', '', 'o_conflict', '', '']
['', '', 'o_rn_use_read', '', '']
['', '', 'o_rm_use_read', '', '']
['', '', 'o_rs_use_read', '', '']
['', '', 'o_rd_use_read', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports i_clk]

['module', 'a25_execute', '', '', '']
['', '', '']
['i_clk', '', '']
['i_core_stall', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '']
['i_mem_stall', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '']
['o_exec_stall', '', '', '', '', '', '', '', '', '', '']
['', '', '']
['i_wb_read_data', '', '', '', '', '', '', '', '', '', '', '', '', '', '']
['i_wb_read_data_valid', '', '', '', '', '']
['i_wb_load_rd', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '']
['', '', '']
['i_copro_read_data', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '']
['i_decode_iaccess', '', '', '', '', '', '', '', '', '', '', '', '']
['i_decode_daccess', '', '', '', '', '', '', '', '', '', '', '', '']
['i_decode_load_rd', '', '', '', '', '', '', '', '', '', '', '']
['', '', '']
['o_copro_write_data', '', '']
['o_write_data', '', '']
['o_iaddress', '', '']
['o_iaddress_nxt', '', '', '', '', '', '', '', '', '', '', '', '', '', '']
['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '']
['o_iaddress_valid', '', '', '', '', '', '', '']
['o_daddress', '', '', '', '', '', '', '', '', '', '', '']
['o_daddress_nxt', '', '', '', '', '', '', '', '', '', '', '']
['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '']
['o_daddress_valid', '', '', '', '', '', '']
['o_adex', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '']
['o_priviledged', '', '', '', '', '', '', '', '']
['o_exclusive', '', '', '', '', '', '', '', '', '', '', '', '']
['o_write_enable', '', '']
['o_byte_enable', '', '']
['o_exec_load_rd', '', '', '', '', '', '', '', '']
['o_status_bits', '', '', '', '', '', '', '', '', '', '', '', '', '', '']
['o_multiply_done', '', '']
['', '', '']
['i_status_bits_mode', '', '']
['i_status_bits_irq_mask', '', '']
['i_status_bits_firq_mask', '', '']
['i_imm32', '', '']
['i_imm_shift_amount', '', '']
['i_shift_imm_zero', '', '']
['i_condition', '', '']
['i_decode_exclusive', '', '', '', '', '', '']
['', '', '']
['i_rm_sel', '', '']
['i_rs_sel', '', '']
['i_rn_sel', '', '']
['i_barrel_shift_amount_sel', '', '']
['i_barrel_shift_data_sel', '', '']
['i_barrel_shift_function', '', '']
['i_alu_function', '', '']
['i_multiply_function', '', '']
['i_interrupt_vector_sel', '', '']
['i_iaddress_sel', '', '']
['i_daddress_sel', '', '']
['i_pc_sel', '', '']
['i_byte_enable_sel', '', '']
['i_status_bits_sel', '', '']
['i_reg_write_sel', '', '']
['i_user_mode_regs_store_nxt', '', '']
['i_firq_not_user_mode', '', '']
['', '', '']
['i_write_data_wen', '', '']
['i_base_address_wen', '', '', '', '', '']
['i_pc_wen', '', '']
['i_reg_bank_wen', '', '']
['i_status_bits_flags_wen', '', '']
['i_status_bits_mode_wen', '', '']
['i_status_bits_irq_mask_wen', '', '']
['i_status_bits_firq_mask_wen', '', '']
['i_copro_write_data_wen', '', '']
['i_conflict', '', '']
['i_rn_use_read', '', '']
['i_rm_use_read', '', '']
['i_rs_use_read', '', '']
['i_rd_use_read', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports i_clk]

['module', 'a25_fetch', '', '']
['', '', 'i_clk', '', '']
['', '', 'i_mem_stall', '', '']
['', '', 'i_exec_stall', '', '']
['', '', 'i_conflict', '', '', '', '', '', '', '', '', '']
['', '', 'o_fetch_stall', '', '', '', '', '', '']
['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '']
['', '', 'i_system_rdy', '', '', '', '', '']
['', '', '']
['', '', 'i_iaddress', '', '']
['', '', 'i_iaddress_valid', '', '']
['', '', 'i_iaddress_nxt', '', '', '', '', '', '']
['', '', 'o_fetch_instruction', '', '']
['', '', '']
['', '', 'i_cache_enable', '', '']
['', '', 'i_cache_flush', '', '', '', '', '', '', '']
['', '', 'i_cacheable_area', '', '', '', '']
['', '', '']
['', '', 'o_wb_req', '', '']
['', '', 'o_wb_address', '', '']
['', '', 'i_wb_read_data', '', '']
['', '', 'i_wb_ready', '', '']
['', '', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_fetch
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports i_clk]

['module', 'a25_icache', '', '']
['', '', '']
['', '']
['', '', '', '', '', '']
['', '', 'i_clk', '', '']
['', '', 'i_core_stall', '', '']
['', '', 'o_stall', '', '']
['', '', '']
['', '', 'i_select', '', '']
['', '', 'i_address', '', '', '', '', '', '', '']
['', '', 'i_address_nxt', '', '']
['', '', 'i_cache_enable', '', '', '']
['', '', 'i_cache_flush', '', '', '']
['', '', '', '', 'o_read_data', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '']
['', '', '']
['', '', 'o_wb_req', '', '', '', '', '', '', '', '', '']
['', '', 'i_wb_read_data', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '']
['', '', 'i_wb_ready', '']
['', '', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_icache
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports i_clk]

['module', 'a25_mem', '', '']
['', '', 'i_clk', '', '']
['', '', 'i_fetch_stall', '', '', '', '', '', '', '', '', '', '', '', '']
['', '', 'i_exec_stall', '', '', '', '', '', '', '', '', '', '', '', '']
['', '', 'o_mem_stall', '', '', '', '', '', '', '', '', '', '']
['', '', '']
['', '', 'i_daddress', '', '']
['', '', 'i_daddress_valid', '', '']
['', '', 'i_daddress_nxt', '', '', '', '', '', '', '', '', '', '']
['', '', 'i_write_data', '', '']
['', '', 'i_write_enable', '', '']
['', '', 'i_exclusive', '', '', '', '', '', '', '', '', '', '', '', '', '', '']
['', '', 'i_byte_enable', '', '']
['', '', 'i_exec_load_rd', '', '', '', '', '', '', '', '', '', '', '']
['', '', 'i_cache_enable', '', '', '', '', '', '', '', '', '']
['', '', 'i_cache_flush', '', '', '', '', '', '']
['', '', 'i_cacheable_area', '', '', '', '', '', '']
['', '', '']
['', '', 'o_mem_read_data', '', '']
['', '', 'o_mem_read_data_valid', '', '']
['', '', 'o_mem_load_rd', '', '', '', '', '', '', '', '', '', '']
['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '']
['', '', 'o_wb_cached_req', '', '', '', '']
['', '', 'o_wb_uncached_req', '', '', '', '', '', '', '']
['', '', 'o_wb_write', '', '', '', '', '', '', '', '', '', '', '', '', '', '']
['', '', 'o_wb_byte_enable', '', '', '', '', '']
['', '', 'o_wb_write_data', '', '']
['', '', 'o_wb_address', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '']
['', '', 'i_wb_uncached_rdata', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '']
['', '', 'i_wb_cached_rdata', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '']
['', '', 'i_wb_cached_ready', '', '', '', '', '', '', '', '']
['', '', 'i_wb_uncached_ready', '', '', '', '', '', '']
['', '', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_mem
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports i_clk]

['module', 'a25_multiply', '', '', '']
['', '', '', 'i_clk', '', '']
['', '', '', 'i_core_stall', '', '']
['', '', '']
['', '', '', 'i_a_in', '', '', '', '', '', '', '', '', '', '']
['', '', '', 'i_b_in', '', '', '', '', '', '', '', '', '']
['', '', '', 'i_function', '', '']
['', '', '', 'i_execute', '', '']
['', '', '']
['', '', '', 'o_out', '', '']
['', '', '', 'o_flags', '', '', '', '', '', '', '', '', '', '']
['', '', '', 'o_done', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '']
['', '', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_multiply
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports i_clk]

['module', 'a25_register_bank', '', '', '']
['', '', '']
['', '', '', 'i_clk', '', '']
['', '', '', 'i_core_stall', '', '']
['', '', '', 'i_mem_stall', '', '']
['', '', '']
['', '', '', 'i_mode_idec', '', '', '', '', '', '', '', '', '', '', '', '']
['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '']
['', '', '', 'i_mode_exec', '', '', '', '', '', '', '', '', '', '', '', '', '', '']
['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '']
['', '', '', 'i_mode_rds_exec', '', '', '', '', '', '', '', '']
['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '']
['', '', '', 'i_firq_not_user_mode', '', '']
['', '', '', 'i_rm_sel', '', '']
['', '', '', 'i_rs_sel', '', '']
['', '', '', 'i_rn_sel', '', '']
['', '', '']
['', '', '', 'i_pc_wen', '', '']
['', '', '', 'i_reg_bank_wen', '', '']
['', '', '']
['', '', '', 'i_pc', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '']
['', '', '', 'i_reg', '', '']
['', '', '']
['', '', '', 'i_wb_read_data', '', '']
['', '', '', 'i_wb_read_data_valid', '', '']
['', '', '', 'i_wb_read_data_rd', '', '']
['', '', '', 'i_wb_mode', '', '']
['', '', '']
['', '', '', 'i_status_bits_flags', '', '']
['', '', '', 'i_status_bits_irq_mask', '', '']
['', '', '', 'i_status_bits_firq_mask', '', '']
['', '', '']
['', '', '', 'o_rm', '', '']
['', '', '', 'o_rs', '', '']
['', '', '', 'o_rd', '', '']
['', '', '', 'o_rn', '', '']
['', '', '', 'o_pc', '']
['', '', '']
['', '', '', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports i_clk]

['module', 'a25_shifter_full', '', '']
['', '', '']
['', '', '']
['i_in', '', '']
['i_carry_in', '', '']
['i_shift_amount', '', '', '', '', '', '']
['i_shift_imm_zero', '', '', '', '', '']
['i_function', '', '']
['', '', '']
['o_out', '', '']
['o_carry_out', '']
['', '', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_shifter_full

['module', 'a25_shifter_quick', '', '']
['', '', '']
['', '', '']
['i_in', '', '']
['i_carry_in', '', '']
['i_shift_amount', '', '', '', '', '', '']
['i_shift_imm_zero', '', '', '', '', '']
['i_function', '', '']
['', '', '']
['o_out', '', '']
['o_carry_out', '']
['', '', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_shifter_quick

['module', 'a25_wishbone', '', '']
['', '', '', 'i_clk', '', '']
['', '', '']
['', '', '', 'i_port0_req', '', '']
['', '', '', 'o_port0_ack', '', '']
['', '', '', 'i_port0_write', '', '']
['', '', '', 'i_port0_wdata', '', '']
['', '', '', 'i_port0_be', '', '']
['', '', '', 'i_port0_addr', '', '']
['', '', '', 'o_port0_rdata', '', '']
['', '', '']
['', '', '', 'i_port1_req', '', '']
['', '', '', 'o_port1_ack', '', '']
['', '', '', 'i_port1_write', '', '']
['', '', '', 'i_port1_wdata', '', '']
['', '', '', 'i_port1_be', '', '']
['', '', '', 'i_port1_addr', '', '']
['', '', '', 'o_port1_rdata', '', '']
['', '', '']
['', '', '', 'i_port2_req', '', '']
['', '', '', 'o_port2_ack', '', '']
['', '', '', 'i_port2_write', '', '']
['', '', '', 'i_port2_wdata', '', '']
['', '', '', 'i_port2_be', '', '']
['', '', '', 'i_port2_addr', '', '']
['', '', '', 'o_port2_rdata', '', '']
['', '', '']
['', '', '']
['', '', '', 'o_wb_adr', '', '']
['', '', '', 'o_wb_sel', '', '']
['', '', '', 'o_wb_we', '', '']
['', '', '', 'o_wb_dat', '', '']
['', '', '', 'o_wb_cyc', '', '']
['', '', '', 'o_wb_stb', '', '']
['', '', '', 'i_wb_dat', '', '']
['', '', '', 'i_wb_ack', '']
['', '', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports i_clk]

['', 'module', 'a25_wishbone_buf', '', '', '']
['', '', '', '', 'i_clk', '', '']
['', '', '']
['', '', '', 'i_req', '', '']
['', '', '', 'i_write', '', '']
['', '', '', 'i_wdata', '', '']
['', '', '', 'i_be', '', '']
['', '', '', 'i_addr', '', '']
['', '', '', 'o_rdata', '', '']
['', '', '', 'o_ack', '', '']
['', '', '']
['', '', '', 'o_valid', '', '']
['', '', '', 'i_accepted', '', '']
['', '', '', 'o_write', '', '']
['', '', '', 'o_wdata', '', '']
['', '', '', 'o_be', '', '']
['', '', '', 'o_addr', '', '']
['', '', '', 'i_rdata', '', '']
['', '', '', 'i_rdata_valid', '']
['', '', '', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_wishbone_buf
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports i_clk]

['module', 'a25_write_back', '', '']
['', '', '', 'i_clk', '', '']
['', '', '', 'i_mem_stall', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '']
['', '', '']
['', '', '', 'i_mem_read_data', '', '', '', '', '', '', '', '', '', '', '', '']
['', '', '', 'i_mem_read_data_valid', '', '', '', '', '', '']
['', '', '', 'i_mem_load_rd', '', '', '', '', '', '', '', '', '', '', '', '', '']
['', '', '']
['', '', '', 'o_wb_read_data', '', '', '', '', '', '', '', '', '', '', '', '', '']
['', '', '', 'o_wb_read_data_valid', '', '', '', '', '', '', '']
['', '', '', 'o_wb_load_rd', '', '', '', '', '', '', '', '', '', '', '', '', '']
['', '', '']
['', '', '', 'i_daddress', '', '']
['', '', '', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_write_back
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports i_clk]

['module', 'single_port_ram_128_8', '', '']
['', '', '', 'clk', '', '']
['', '', '', 'data', '', '']
['', '', '', 'we', '', '']
['', '', '', 'addr', '', '', '']
['', '', '', 'out', '']
['', '', '', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/arm_core_submodules/single_port_ram_128_8
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'single_port_ram_21_8', '', '']
['', '', '', 'clk', '', '']
['', '', '', 'data', '', '']
['', '', '', 'we', '', '']
['', '', '', 'addr', '', '', '']
['', '', '', 'out', '']
['', '', '', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/arm_core_submodules/single_port_ram_21_8
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', '', 'bgm', 'clock', '', '', '']
['', '', 'reset', '', '']
['', '', 'sigma_a', '', '', '']
['', '', 'sigma_b', '', '', '']
['', '', 'sigma_c', '', '']
['', '', 'Fn', '', '']
['', '', 'dw_x', '', '']
['', '', 'dw_y', '', '']
['', '', 'dw_z', '', '']
['', '', 'dt', '', '']
['', '', 'Fn_out', '', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/bgm
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clock]

['module', 'add_sub27', 'add', '', 'opa', '', 'opb', '', 'sum', '', 'co', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/bgm_submodules/add_sub27

['module', 'b_left_shifter', '', '', '']
['', 'shift_in', '', '']
['', 'shift_value', '', '']
['', 'shift_out', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/bgm_submodules/b_left_shifter

['module', 'b_left_shifter_new', '', '', '']
['', 'shift_in', '', '']
['', 'shift_value', '', '']
['', 'shift_out', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/bgm_submodules/b_left_shifter_new

['module', 'b_right_shifter_new', '', '', '']
['', 'shift_in', '', '']
['', 'shift_value', '', '']
['', 'shift_out', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/bgm_submodules/b_right_shifter_new

['module', 'delay5', '', 'clock', '', 'd5_delay_in', '', 'd5_delay_out', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/bgm_submodules/delay5
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clock]

['module', 'except', '', 'clk', '', 'opa', '', 'opb', '', 'inf', '', 'ind', '', 'qnan', '', 'snan', '', 'opa_nan', '', 'opb_nan', '', '']
['', '', 'opa_00', '', 'opb_00', '', 'opa_inf', '', 'opb_inf', '', 'opa_dn', '', 'opb_dn', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/bgm_submodules/except
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'fpu_add', '', 'clk', '', '', '']
['opa', '', 'opb', '', 'out', '', '']
['control', '', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/bgm_submodules/fpu_add
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'fpu_mul', '', '', '']
['clk', '', '', '']
['opa', '', 'opb', '', 'out', '', '', '']
['control', '']
['/*', '']
['inf', '', 'snan', '', 'qnan', '', 'ine', '', 'overflow', '', 'underflow', '', 'zero', '', 'div_by_zero', '']
['*/', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/bgm_submodules/fpu_mul
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'mul_r2', 'clk', '', 'opa', '', 'opb', '', 'prod', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/bgm_submodules/mul_r2
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'post_norm', '', 'fpu_op', '', 'opas', '', 'sign', '', 'rmode', '', 'fract_in', '', 'exp_in', '', 'exp_ovf', '', '']
['', '', 'opa_dn', '', 'opb_dn', '', 'rem_00', '', 'div_opa_ldz', '', 'output_zero', '', 'out', '', '']
['', '', 'ine', '', 'overflow', '', 'underflow', '', 'f2i_out_sign', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/bgm_submodules/post_norm

['module', 'pre_norm', 'clk', '', 'rmode', '', 'add', '', 'opa', '', 'opb', '', 'opa_nan', '', 'opb_nan', '', 'fracta_out', '', '']
['', '', 'fractb_out', '', 'exp_dn_out', '', 'sign', '', 'nan_sign', '', 'result_zero_sign', '', '']
['', '', 'fasu_op', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/bgm_submodules/pre_norm
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'pre_norm_fmul', 'clk', '', 'fpu_op', '', 'opa', '', 'opb', '', 'fracta', '', 'fractb', '', 'exp_out', '', 'sign', '', '']
['', '', 'sign_exe', '', 'inf', '', 'exp_ovf', '', 'underflow', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/bgm_submodules/pre_norm_fmul
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'pri_encoder', '', '', 'fract_in', '', 'fi_ldz', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/bgm_submodules/pri_encoder

['module', 'RLE_BlobMerging', 'clk', '', '']
['', '', '', '', 'iReset', '', '']
['', '', '', '', 'iReadFifoEmpty', '', '']
['', '', '', '', 'iReadFifoData', '', '']
['', '', '', '', 'iWriteFifoFull', '', '', '', '']
['', '', '', '', 'oReadFifoRequest', '', '']
['', '', '', '', 'oWriteBlobData', '', '', '']
['', '', '', '', 'oWriteRequest', '', '', '', '']
['', '', '', '', 'oAvgSizeXaxis', '', '', '']
['', '', '', '', 'oAvgSizeYaxis', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/blob_merge
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'divider', '//clk', '', '', '']
['', 'opa', '', 'opb', '', 'quo', '', 'rem', '', '']
['', '', '', '', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/blob_merge_submodules/divider

['', 'module', 'paj_boundtop_hierarchy_no_mem', '', 'triIDvalid', '', 'triID', '', 'wanttriID', '', 'raydata', '', 'rayaddr', '', 'raywe', '', 'resultready', '', 'resultdata', '', 'globalreset', '', 'want_braddr', '', 'braddr_ready', '', 'braddrin', '', 'want_brdata', '', 'brdata_ready', '', 'brdatain', '', 'want_addr2', '', 'addr2_ready', '', 'addr2in', '', 'want_data2', '', 'data2_ready', '', 'data2in', '', 'pglobalreset', '', 'tm3_clk_v0', '', 'tm3_sram_data_in', '', 'tm3_sram_data_out', '', 'tm3_sram_addr', '', 'tm3_sram_we', '', 'tm3_sram_oe', '', 'tm3_sram_adsp', '', 'raygroup01', '', 'raygroupvalid01', '', 'busy01', '', 'raygroup10', '', 'raygroupvalid10', '', 'busy10', '', 'rgData', '', 'rgAddr', '', 'rgWE', '', 'rgAddrValid', '', 'rgDone', '', 'rgResultData', '', 'rgResultReady', '', 'rgResultSource', '', 'input1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/boundtop
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports tm3_clk_v0]

['module', 'boundcontroller', '', 'raygroupout', '', 'raygroupwe', '', 'raygroupid', '', 'enablenear', '', 'raygroup', '', 'validraygroup', '', 'busy', '', 'triIDvalid', '', 'triID', '', 'wanttriID', '', 'l0reset', '', 'baseaddress', '', 'newdata', '', 'boundNodeIDout', '', 'resultID', '', 'hitmask', '', 'ldataready', '', 'lempty', '', 'llevel', '', 'lboundNodeID', '', 'lack', '', 'lhreset', '', 'addrind', '', 'addrindvalid', '', 'dataind', '', 'dataindvalid', '', 'tladdr', '', 'tladdrvalid', '', 'tldata', '', 'tldatavalid', '', 't1in', '', 't2in', '', 't3in', '', 'u1in', '', 'u2in', '', 'u3in', '', 'v1in', '', 'v2in', '', 'v3in', '', 'id1in', '', 'id2in', '', 'id3in', '', 'hit1in', '', 'hit2in', '', 'hit3in', '', 't1', '', 't2', '', 't3', '', 'u1', '', 'u2', '', 'u3', '', 'v1', '', 'v2', '', 'v3', '', 'id1', '', 'id2', '', 'id3', '', 'hit1', '', 'hit2', '', 'hit3', '', 'bcvalid', '', 'done', '', 'resetcnt', '', 'passCTSout', '', 'passCTSin', '', 'globalreset', '', 'clk', '', 'statepeek', '', 'debugsubcount', '', 'debugcount', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'listhandler', '', 'dataarrayin', '', 'commit', '', 'hitmask', '', 'ack', '', 'boundnodeID', '', 'level', '', 'empty', '', 'dataready', '', 'reset', '', 'globalreset', '', 'clk', '', 'peekoffset0', '', 'peekoffset1', '', 'peekoffset2', '', 'peekhit', '', 'peekstate', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/boundtop_submodules/listhandler
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['', 'module', 'onlyonecycle', '', 'trigger', '', 'output_xhdl0', '', 'globalreset', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/boundtop_submodules/onlyonecycle
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['', 'module', 'rayinterface', '', 'raygroup', '', 'raygroupwe', '', 'raygroupid', '', 'enablenear', '', 'rgData', '', 'rgAddr', '', 'rgWE', '', 'rgAddrValid', '', 'rgDone', '', 'raydata', '', 'rayaddr', '', 'raywe', '', 'globalreset', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/boundtop_submodules/rayinterface
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['', 'module', 'resultcounter', '', 'resultID', '', 'newresult', '', 'done', '', 'reset', '', 'globalreset', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/boundtop_submodules/resultcounter
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'resultinterface', '', 't1b', '', 't2b', '', 't3b', '', 'u1b', '', 'u2b', '', 'u3b', '', 'v1b', '', 'v2b', '', 'v3b', '', 'id1b', '', 'id2b', '', 'id3b', '', 'hit1b', '', 'hit2b', '', 'hit3b', '', 'resultID', '', 'newdata', '', 'resultready', '', 'resultdata', '', 'globalreset', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/boundtop_submodules/resultinterface
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'resulttransmit', '', 'valid01', '', 'valid10', '', 'id01a', '', 'id01b', '', 'id01c', '', 'id10a', '', 'id10b', '', 'id10c', '', 'hit01a', '', 'hit01b', '', 'hit01c', '', 'hit10a', '', 'hit10b', '', 'hit10c', '', 'u01a', '', 'u01b', '', 'u01c', '', 'v01a', '', 'v01b', '', 'v01c', '', 'u10a', '', 'u10b', '', 'u10c', '', 'v10a', '', 'v10b', '', 'v10c', '', 'rgResultData', '', 'rgResultReady', '', 'rgResultSource', '', 'globalreset', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/boundtop_submodules/resulttransmit
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'single_port_ram', '', '']
['clk', '', '']
['addr', '', '']
['data', '', '']
['we', '', '']
['out', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/boundtop_submodules/single_port_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'sortedstack', '', 'keyin', '', 'datain', '', 'write', '', 'reset', '', 'peekdata', '', 'globalreset', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/boundtop_submodules/sortedstack
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['', 'module', 'spram', '', 'we', '', 'dataout', '', 'datain', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/boundtop_submodules/spram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['', 'module', 'spramblock', '', 'we', '', 'addr', '', 'datain', '', 'dataout', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/boundtop_submodules/spramblock
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['', 'module', 'sramcontroller', '', 'want_addr', '', 'addr_ready', '', 'addrin', '', 'want_data', '', 'data_ready', '', 'datain', '', 'addr', '', 'addrvalid', '', 'data', '', 'datavalid', '', 'tm3_sram_data_in', '', 'tm3_sram_data_out', '', 'tm3_sram_addr', '', 'tm3_sram_we', '', 'tm3_sram_oe', '', 'tm3_sram_adsp', '', 'globalreset', '', 'clk', '', 'statepeek', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/boundtop_submodules/sramcontroller
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['', 'module', 'vblockramcontroller', '', 'want_addr', '', 'addr_ready', '', 'addrin', '', 'want_data', '', 'data_ready', '', 'datain', '', 'addr', '', 'addrvalid', '', 'data', '', 'datavalid', '', 'globalreset', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/boundtop_submodules/vblockramcontroller
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'memset', '']
['', '', '', '']
['', '', 'clk', '', '']
['', '', 'reset', '', '']
['', '', 'start', '', '']
['', '', 'finish', '', '']
['', '', 'return_val', '', '']
['', '', 'm', '', '']
['', '', 'c', '', '']
['', '', 'n', '', '']
['', '', 'memory_controller_write_enable', '', '']
['', '', 'memory_controller_address', '', '']
['', '', 'memory_controller_in', '', '']
['', '', 'memory_controller_out', '']
['', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/ch_intrinsics
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'memory_controller', '']
['', '', '']
['', 'clk', '', '']
['', 'memory_controller_address', '', '']
['', 'memory_controller_write_enable', '', '']
['', 'memory_controller_in', '', '']
['', 'memory_controller_out', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/ch_intrinsics_submodules/memory_controller
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['', 'module', 'diffeq_paj_convert', '', 'Xinport', '', 'Yinport', '', 'Uinport', '', 'Aport', '', 'DXport', '', 'Xoutport', '', 'Youtport', '', 'Uoutport', '', 'clk', '', 'reset', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/diffeq1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'diffeq_f_systemC', 'aport', '', 'dxport', '', 'xport', '', 'yport', '', 'uport', '', 'clk', '', 'reset', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/diffeq2
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'attention', '', '']
['input', 'clk', '', '']
['input', 'rst', '', '']
['input', 'start', '', '', '', '', '']
['input', '[4:0]', 'q_rd_addr', '', '//start', 'address', 'of', 'q', '']
['input', '[4:0]', 'k_rd_addr', '', '//start', 'address', 'of', 'k', '']
['input', '[4:0]', 'v_rd_addr', '', '//start', 'address', 'of', 'v', '']
['input', '[2:0]', 'wren_qkv_ext', '', '//To', 'write', 'data', 'into', 'Q', 'K', 'V', 'BRAMs', 'externally', '']
['input', '[5:0]', 'address_ext', '', '', '//External', 'write', 'address', '']
['input', '[`VECTOR_BITS-1:0]', 'data_ext', '', '', '//Data', 'to', 'be', 'written', '']
['input', '[`OUT_RAM_DEPTH-1:0]', 'out_rd_addr', '', '//To', 'read', 'stored', 'outputs', 'from', 'outside', '']
['output', '[`DATA_WIDTH-1:0]', 'out', '', '', '//16', 'bit', 'output', 'from', 'out', 'bram', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'ExpLUT', 'addr', '', 'exp', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/ExpLUT

['module', 'FP8LUT2', 'addr', '', 'log', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FP8LUT2

['module', 'FPAddSub', '', '']
['', '', 'clk', '', '']
['', '', 'rst', '', '']
['', '', 'a', '', '']
['', '', 'b', '', '']
['', '', 'operation', '', '', '', '//', '0', 'add', '', '1', 'sub', '']
['', '', 'result', '', '']
['', '', 'flags', '']
['', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'FPAddSub_AlignModule', '', '', '']
['', '', 'A', '', '']
['', '', 'B', '', '']
['', '', 'ShiftDet', '', '']
['', '', 'CExp', '', '']
['', '', 'MaxAB', '', '']
['', '', 'Shift', '', '']
['', '', 'Mmin', '', '']
['', '', 'Mmax', '']
['', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_AlignModule

['module', 'FPAddSub_AlignShift1', '', '']
['', '', 'MminP', '', '']
['', '', 'Shift', '', '']
['', '', 'Mmin', '']
['', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_AlignShift1

['module', 'FPAddSub_AlignShift2', '', '']
['', '', 'MminP', '', '']
['', '', 'Shift', '', '']
['', '', 'Mmin', '']
['', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_AlignShift2

['module', 'FPAddSub_ExceptionModule', '', '']
['', '', 'Z', '', '']
['', '', 'NegE', '', '']
['', '', 'R', '', '']
['', '', 'S', '', '']
['', '', 'InputExc', '', '']
['', '', 'EOF', '', '']
['', '', 'P', '', '']
['', '', 'Flags', '']
['', '', '', '', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_ExceptionModule

['module', 'FPAddSub_ExecutionModule', '', '']
['', '', 'Mmax', '', '']
['', '', 'Mmin', '', '']
['', '', 'Sa', '', '']
['', '', 'Sb', '', '']
['', '', 'MaxAB', '', '']
['', '', 'OpMode', '', '']
['', '', 'Sum', '', '']
['', '', 'PSgn', '', '']
['', '', 'Opr', '']
['', '', '', '', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_ExecutionModule

['module', 'FPAddSub_NormalizeModule', '', '']
['', '', 'Sum', '', '']
['', '', 'Mmin', '', '']
['', '', 'Shift', '']
['', '', '', '', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeModule

['module', 'FPAddSub_NormalizeShift1', '', '']
['', '', 'MminP', '', '']
['', '', 'Shift', '', '']
['', '', 'Mmin', '']
['', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1

['module', 'FPAddSub_NormalizeShift2', '', '']
['', '', 'PSSum', '', '']
['', '', 'CExp', '', '']
['', '', 'Shift', '', '']
['', '', 'NormM', '', '']
['', '', 'NormE', '', '']
['', '', 'ZeroSum', '', '']
['', '', 'NegE', '', '']
['', '', 'R', '', '']
['', '', 'S', '', '']
['', '', 'FG', '']
['', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift2

['module', 'FPAddSub_PrealignModule', '', '']
['', '', 'A', '', '']
['', '', 'B', '', '']
['', '', 'operation', '', '']
['', '', 'Sa', '', '']
['', '', 'Sb', '', '']
['', '', 'ShiftDet', '', '']
['', '', 'InputExc', '', '']
['', '', 'Aout', '', '']
['', '', 'Bout', '', '']
['', '', 'Opout', '']
['', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_PrealignModule

['module', 'FPAddSub_RoundModule', '', '']
['', '', 'ZeroSum', '', '']
['', '', 'NormE', '', '']
['', '', 'NormM', '', '']
['', '', 'R', '', '']
['', '', 'S', '', '']
['', '', 'G', '', '']
['', '', 'Sa', '', '']
['', '', 'Sb', '', '']
['', '', 'Ctrl', '', '']
['', '', 'MaxAB', '', '']
['', '', 'Z', '', '']
['', '', 'EOF', '']
['', '', '', '', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_RoundModule

['module', 'FPLUT1', 'addr', '', 'log', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/FPLUT1

['module', 'align', '', '', '']
['', '', 'input', '[15:0]', 'a', '', '']
['', '', 'output', '[15:0]', 'value', '', '']
['output', 'z_s', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/align

['module', 'align_t', '', '', '']
['', '', 'input', '[15:0]', 'input_a', '', '']
['', '', 'output', '[15:0]', 'a_m', '', '']
['', '', 'output', '[5:0]', 'a_e', '', '']
['', '', 'output', 'a_s', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/align_t

['module', 'am_shift', '', '', '']
['', '', 'input', '[15:0]', 'a_m', '', '']
['', '', 'input', '[4:0]', 'tmp_cnt', '', '']
['', '', 'output', '[15:0]', 'a_m_shift', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/am_shift

['module', 'am_shift_t', '', '', '']
['', '', 'input', '[5:0]', 'a_e', '', '']
['', '', 'input', '[5:0]', 'sub_a_e', '', '']
['', '', 'input', '[15:0]', 'a_m', '', '']
['', '', 'output', 'reg', '[27:0]', 'a_m_shift', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/am_shift_t

['module', 'comparator', '', '']
['a', '', '']
['b', '', '']
['aeb', '', '']
['aneb', '', '']
['alb', '', '']
['aleb', '', '']
['agb', '', '']
['ageb', '', '']
['unordered', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/comparator

['module', 'divideby8', '']
['', '', '']
['', '', 'input', '[`DATA_WIDTH-1:0]', 'data', '', '']
['', '', 'output', 'reg', '[`DATA_WIDTH-1:0]', 'out', '']
['', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/divideby8

['module', 'dpram', '', '', '', '']
['input', 'clk', '', '']
['input', '[4:0]', 'address_a', '', '']
['input', '[4:0]', 'address_b', '', '']
['input', '', 'wren_a', '', '']
['input', '', 'wren_b', '', '']
['input', '[', '`VECTOR_BITS-1', ':0]', 'data_a', '', '']
['input', '[', '`VECTOR_BITS-1', ':0]', 'data_b', '', '']
['output', 'reg', '[', '`VECTOR_BITS-1', ':0]', 'out_a', '', '']
['output', 'reg', '[', '`VECTOR_BITS-1', ':0]', 'out_b', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/dpram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'dpram_small', '', '', '', '']
['input', 'clk', '', '']
['input', '[8:0]', 'address_a', '', '']
['input', '[8:0]', 'address_b', '', '']
['input', '', 'wren_a', '', '']
['input', '', 'wren_b', '', '']
['input', '[`DATA_WIDTH-1:0]', 'data_a', '', '']
['input', '[`DATA_WIDTH-1:0]', 'data_b', '', '']
['output', 'reg', '[`DATA_WIDTH-1:0]', 'out_a', '', '']
['output', 'reg', '[`DATA_WIDTH-1:0]', 'out_b', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/dpram_small
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'dpram_t', '', '', '', '']
['input', 'clk', '', '']
['input', '[5:0]', 'address_a', '', '']
['input', '[5:0]', 'address_b', '', '']
['input', '', 'wren_a', '', '']
['input', '', 'wren_b', '', '']
['input', '[', '', '`NUM_WORDS*`DATA_WIDTH', '-1', ':0]', 'data_a', '', '']
['input', '[', '', '`NUM_WORDS*`DATA_WIDTH', '-1', ':0]', 'data_b', '', '']
['output', 'reg', '[', '', '`NUM_WORDS*`DATA_WIDTH', '-1', ':0]', 'out_a', '', '']
['output', 'reg', '[', '', '`NUM_WORDS*`DATA_WIDTH', '-1', ':0]', 'out_b', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/dpram_t
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'exception', '', '', '']
['', '', 'input', '[15:0]', 'a_m_shift', '', '']
['', '', 'input', '[4:0]', 'z_e', '', '']
['', '', 'output', 'reg', '[10:0]', 'z_m_final', '', '']
['', '', 'output', 'reg', '[4:0]', 'z_e_final', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/exception

['module', 'expunit', '', 'a', '', 'z', '', 'status', '', 'stage_run', '', 'stage_run2', '', 'clk', '', 'reset', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/expunit
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'final_out', '', '', '']
['', '', 'input', '[15:0]', 'a', '', '']
['', '', 'input', '[10:0]', 'z_m', '', '']
['', '', 'input', '[4:0]', 'z_e', '', '']
['', '', 'input', 'z_s', '', '']
['', '', 'output', 'reg', '[15:0]', 'output_z', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/final_out

['module', 'final_out_t', '', '', '']
['', '', 'input', '[27:0]', 'z', '', '']
['', '', 'input', '[5:0]', 'a_e', '', '']
['', '', 'output', '[15:0]', 'output_z', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/final_out_t

['module', 'fixed_point_addsub', '', '']
['', '', 'clk', '', '']
['', '', 'rst', '', '']
['', '', 'a', '', '']
['', '', 'b', '', '']
['', '', 'operation', '', '', '', '//', '0', 'add', '', '1', 'sub', '']
['', '', 'result', '', '']
['', '', 'flags', '']
['', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/fixed_point_addsub
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'float_to_int_fp16', '', '']
['', '', '', '', '', '', '', '', 'input_a', '', '']
['', '', '', '', '', '', '', '', 'output_z', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/float_to_int_fp16

['module', 'int_to_float_fp16', '', '']
['', '', '', '', '', '', '', '', 'input_a', '', '']
['', '', '', '', '', '', '', '', 'output_z', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/int_to_float_fp16

['module', 'logunit', '', 'fpin', '', 'fpout', '', 'status', '', 'clk', '', 'reset', '', 'mode5_stage3_run', '', 'mode5_stage2_run', '', 'mode5_stage1_run', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/logunit
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'lzc', '', '', '']
['', '', 'input', '[15:0]', 'z_m', '', '']
['', '', 'output', 'reg', '[4:0]', 'tmp_cnt_final', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/lzc

['module', 'mode1_max_tree', '', '']
['', '', 'inp0', '', '', '']
['', '', 'inp1', '', '', '']
['', '', 'inp2', '', '', '']
['', '', 'inp3', '', '', '']
['', '', '']
['', '', 'mode1_stage2_run', '', '']
['', '', 'mode1_stage1_run', '', '']
['', '', 'mode1_stage0_run', '', '']
['', '', 'clk', '', '']
['', '', 'reset', '', '']
['', '', 'outp', '']
['', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode1_max_tree
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'mode2_sub', '', '']
['', '', 'a_inp0', '', '']
['', '', 'a_inp1', '', '']
['', '', 'a_inp2', '', '']
['', '', 'a_inp3', '', '']
['', '', 'outp0', '', '']
['', '', 'outp1', '', '']
['', '', 'outp2', '', '']
['', '', 'outp3', '', '']
['', '', 'b_inp', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode2_sub

['module', 'mode3_exp', '', '']
['', '', 'inp0', '', '', '']
['', '', 'inp1', '', '', '']
['', '', 'inp2', '', '', '']
['', '', 'inp3', '', '', '']
['', '']
['', '', 'clk', '', '']
['', '', 'reset', '', '']
['', '', 'stage_run', '', '']
['', '', 'stage_run2', '', '']
['', '', '', '']
['', '', 'outp0', '', '', '']
['', '', 'outp1', '', '', '']
['', '', 'outp2', '', '', '']
['', '', 'outp3', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode3_exp
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'mode4_adder_tree', '', '']
['', '', 'inp0', '', '', '']
['', '', 'inp1', '', '', '']
['', '', 'inp2', '', '', '']
['', '', 'inp3', '', '', '']
['', '', 'mode4_stage0_run', '', '']
['', '', 'mode4_stage1_run', '', '']
['', '', 'mode4_stage2_run', '', '']
['', '']
['', '', 'clk', '', '']
['', '', 'reset', '', '']
['', '', 'outp', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode4_adder_tree
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'mode5_ln', 'inp', '', 'outp', '', 'clk', '', 'reset', '', 'mode5_stage3_run', '', 'mode5_stage2_run', '', 'mode5_stage1_run', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode5_ln
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'qadd2', '', '']
['', 'input', '[15:0]', 'a', '', '']
['', 'input', '[15:0]', 'b', '', '']
['', 'output', '[15:0]', 'c', '']
['', '', '', '', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/qadd2

['module', 'signedmul', '', '']
['', '', 'input', 'clk', '', '']
['', '', 'input', '[15:0]', 'a', '', '']
['', '', 'input', '[15:0]', 'b', '', '']
['', '', 'output', '[15:0]', 'c', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/signedmul
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'softmax', '', '']
['', '', 'inp', '', '', '', '', '', '', '//data', 'in', 'from', 'memory', 'to', 'max', 'block', '']
['', '', 'sub0_inp', '', '//data', 'inputs', 'from', 'memory', 'to', 'first-stage', 'subtractors', '']
['', '', 'sub1_inp', '', '//data', 'inputs', 'from', 'memory', 'to', 'second-stage', 'subtractors', '']
['', '']
['', '', 'start_addr', '', '', '', '//the', 'first', 'address', 'that', 'contains', 'input', 'data', 'in', 'the', 'on-chip', 'memory', '']
['', '', 'end_addr', '', '', '', '', '', '//max', 'address', 'containing', 'required', 'data', '']
['', '']
['', '', 'addr', '', '', '', '', '', '', '', '', '', '', '//address', 'corresponding', 'to', 'data', 'inp', '']
['', '', 'sub0_inp_addr', '', '//address', 'corresponding', 'to', 'sub0_inp', '']
['', '', 'sub1_inp_addr', '', '//address', 'corresponding', 'to', 'sub1_inp', '']
['', '', 'outp0', '', '']
['', '', 'outp1', '', '']
['', '', 'outp2', '', '']
['', '', 'outp3', '', '']
['', '']
['', '', 'clk', '', '']
['', '', 'reset', '', '']
['', '', 'init', '', '', '', '//the', 'signal', 'indicating', 'to', 'latch', 'the', 'new', 'start', 'address', '']
['', '', 'done', '', '', '', '//done', 'signal', 'asserts', 'when', 'the', 'softmax', 'calculation', 'is', 'over', '']
['', '', 'start', '', '', '//start', 'signal', 'for', 'the', 'overall', 'softmax', 'operation', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/softmax
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'sub', '', '', '']
['', '', 'input', '[4:0]', 'a_e', '', '']
['', '', 'output', '[4:0]', 'sub_a_e', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/sub

['module', 'sub2', '', '', '']
['', '', 'input', '[4:0]', 'a_e', '', '']
['', '', 'output', '[4:0]', 'sub_a_e', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/sub2

['module', 'sub_t', '', '', '']
['', '', 'input', '[5:0]', 'a_e', '', '']
['', '', 'output', '[5:0]', 'sub_a_e', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/sub_t

['module', 'two_comp_t', '', '', '']
['', '', 'input', '[27:0]', 'a_m_shift', '', '']
['', '', 'input', 'a_s', '', '']
['', '', 'output', '[27:0]', 'z', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/two_comp_t

['module', 'vecmat_add', '#', 'parameter', 'arraysize=1024', 'parameter', 'vectdepth=64', '', '']
['', '', '', '']
['', 'input', 'clk', 'reset', '', '']
['', 'input', '[arraysize-1:0]', 'mulout', '', '']
['', 'output', 'reg', '[15:0]', 'data_out', '']
['', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/vecmat_add
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'vecmat_add_32', '#', 'parameter', 'arraysize=512', 'parameter', 'vectdepth=32', '', '']
['', '', '', '']
['', 'input', 'clk', 'reset', '', '']
['', 'input', '[arraysize-1:0]', 'mulout', '', '']
['', 'output', 'reg', '[15:0]', 'data_out', '']
['', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/vecmat_add_32
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'vecmat_mul', '#', '', 'parameter', 'arraysize=1024', 'parameter', 'vectdepth=64', '', '', '', '']
['', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'reset', '', '']
['', 'input', '[arraysize-1:0]', 'vector', '', '', '//q', 'vector', '']
['', 'input', '[arraysize-1:0]', 'matrix', '', '', '//vector', 'from', 'K', 'matrix', '', '']
['', 'output', '[arraysize-1:0]', 'tmp', '']
['', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/vecmat_mul
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'vecmat_mul_32', '#', '', 'parameter', 'arraysize=512', 'parameter', 'vectdepth=32', '', '', '//', 'matsize=64', '', '', '', '//', 'varraysize=1024', 'vectwidth=64', 'matsize=4096', '']
['', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'reset', '', '']
['', 'input', '[arraysize-1:0]', 'vector', '', '', '//softmax', 'vector', '']
['', 'input', '[arraysize-1:0]', 'matrix', '', '', '//vector', 'from', 'V', 'matrix', '', '']
['', 'output', '[arraysize-1:0]', 'tmp', '']
['', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/vecmat_mul_32
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'wordwise_bram', '', '', '']
['', '', '', '', '', '', '', '', 'addr0', '', '', '']
['', '', '', '', '', '', '', '', 'd0', '', '', '']
['', '', '', '', '', '', '', '', 'we0', '', '', '']
['', '', '', '', '', '', '', '', 'q0', '', '', '', '']
['', '', '', '', '', '', '', '', 'addr1', '', '']
['', '', '', '', '', '', '', '', 'd1', '', '']
['', '', '', '', '', '', '', '', 'we1', '', '']
['', '', '', '', '', '', '', '', 'q1', '', '']
['', '', '', '', '', '', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'wordwise_bram_2', '', '', '']
['', '', '', '', '', '', '', '', 'addr0', '', '', '']
['', '', '', '', '', '', '', '', 'd0', '', '', '']
['', '', '', '', '', '', '', '', 'we0', '', '', '']
['', '', '', '', '', '', '', '', 'q0', '', '', '', '']
['', '', '', '', '', '', '', '', 'addr1', '', '']
['', '', '', '', '', '', '', '', 'd1', '', '']
['', '', '', '', '', '', '', '', 'we1', '', '']
['', '', '', '', '', '', '', '', 'q1', '', '']
['', '', '', '', '', '', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram_2
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'myproject', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'input1_V_ap_vld', '', '']
['', '', '', '', '', '', '', '', 'input1_V', '', '']
['', '', '', '', '', '', '', '', 'layer16_out_0_V', '', '']
['', '', '', '', '', '', '', '', 'layer16_out_0_V_ap_vld', '', '']
['', '', '', '', '', '', '', '', 'layer16_out_1_V', '', '']
['', '', '', '', '', '', '', '', 'layer16_out_1_V_ap_vld', '', '']
['', '', '', '', '', '', '', '', 'layer16_out_2_V', '', '']
['', '', '', '', '', '', '', '', 'layer16_out_2_V_ap_vld', '', '']
['', '', '', '', '', '', '', '', 'layer16_out_3_V', '', '']
['', '', '', '', '', '', '', '', 'layer16_out_3_V_ap_vld', '', '']
['', '', '', '', '', '', '', '', 'layer16_out_4_V', '', '']
['', '', '', '', '', '', '', '', 'layer16_out_4_V_ap_vld', '', '']
['', '', '', '', '', '', '', '', 'const_size_in_1', '', '']
['', '', '', '', '', '', '', '', 'const_size_in_1_ap_vld', '', '']
['', '', '', '', '', '', '', '', 'const_size_out_1', '', '']
['', '', '', '', '', '', '', '', 'const_size_out_1_ap_vld', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'data_V_read', '', '']
['', '', '', '', '', '', '', '', 'ap_return_0', '', '']
['', '', '', '', '', '', '', '', 'ap_return_1', '', '']
['', '', '', '', '', '', '', '', 'ap_return_2', '', '']
['', '', '', '', '', '', '', '', 'ap_return_3', '', '']
['', '', '', '', '', '', '', '', 'ap_return_4', '', '']
['', '', '', '', '', '', '', '', 'ap_return_5', '', '']
['', '', '', '', '', '', '', '', 'ap_return_6', '', '']
['', '', '', '', '', '', '', '', 'ap_return_7', '', '']
['', '', '', '', '', '', '', '', 'ap_return_8', '', '']
['', '', '', '', '', '', '', '', 'ap_return_9', '', '']
['', '', '', '', '', '', '', '', 'ap_return_10', '', '']
['', '', '', '', '', '', '', '', 'ap_return_11', '', '']
['', '', '', '', '', '', '', '', 'ap_return_12', '', '']
['', '', '', '', '', '', '', '', 'ap_return_13', '', '']
['', '', '', '', '', '', '', '', 'ap_return_14', '', '']
['', '', '', '', '', '', '', '', 'ap_return_15', '', '']
['', '', '', '', '', '', '', '', 'ap_return_16', '', '']
['', '', '', '', '', '', '', '', 'ap_return_17', '', '']
['', '', '', '', '', '', '', '', 'ap_return_18', '', '']
['', '', '', '', '', '', '', '', 'ap_return_19', '', '']
['', '', '', '', '', '', '', '', 'ap_return_20', '', '']
['', '', '', '', '', '', '', '', 'ap_return_21', '', '']
['', '', '', '', '', '', '', '', 'ap_return_22', '', '']
['', '', '', '', '', '', '', '', 'ap_return_23', '', '']
['', '', '', '', '', '', '', '', 'ap_return_24', '', '']
['', '', '', '', '', '', '', '', 'ap_return_25', '', '']
['', '', '', '', '', '', '', '', 'ap_return_26', '', '']
['', '', '', '', '', '', '', '', 'ap_return_27', '', '']
['', '', '', '', '', '', '', '', 'ap_return_28', '', '']
['', '', '', '', '', '', '', '', 'ap_return_29', '', '']
['', '', '', '', '', '', '', '', 'ap_return_30', '', '']
['', '', '', '', '', '', '', '', 'ap_return_31', '', '']
['', '', '', '', '', '', '', '', 'ap_return_32', '', '']
['', '', '', '', '', '', '', '', 'ap_return_33', '', '']
['', '', '', '', '', '', '', '', 'ap_return_34', '', '']
['', '', '', '', '', '', '', '', 'ap_return_35', '', '']
['', '', '', '', '', '', '', '', 'ap_return_36', '', '']
['', '', '', '', '', '', '', '', 'ap_return_37', '', '']
['', '', '', '', '', '', '', '', 'ap_return_38', '', '']
['', '', '', '', '', '', '', '', 'ap_return_39', '', '']
['', '', '', '', '', '', '', '', 'ap_return_40', '', '']
['', '', '', '', '', '', '', '', 'ap_return_41', '', '']
['', '', '', '', '', '', '', '', 'ap_return_42', '', '']
['', '', '', '', '', '', '', '', 'ap_return_43', '', '']
['', '', '', '', '', '', '', '', 'ap_return_44', '', '']
['', '', '', '', '', '', '', '', 'ap_return_45', '', '']
['', '', '', '', '', '', '', '', 'ap_return_46', '', '']
['', '', '', '', '', '', '', '', 'ap_return_47', '', '']
['', '', '', '', '', '', '', '', 'ap_return_48', '', '']
['', '', '', '', '', '', '', '', 'ap_return_49', '', '']
['', '', '', '', '', '', '', '', 'ap_return_50', '', '']
['', '', '', '', '', '', '', '', 'ap_return_51', '', '']
['', '', '', '', '', '', '', '', 'ap_return_52', '', '']
['', '', '', '', '', '', '', '', 'ap_return_53', '', '']
['', '', '', '', '', '', '', '', 'ap_return_54', '', '']
['', '', '', '', '', '', '', '', 'ap_return_55', '', '']
['', '', '', '', '', '', '', '', 'ap_return_56', '', '']
['', '', '', '', '', '', '', '', 'ap_return_57', '', '']
['', '', '', '', '', '', '', '', 'ap_return_58', '', '']
['', '', '', '', '', '', '', '', 'ap_return_59', '', '']
['', '', '', '', '', '', '', '', 'ap_return_60', '', '']
['', '', '', '', '', '', '', '', 'ap_return_61', '', '']
['', '', '', '', '', '', '', '', 'ap_return_62', '', '']
['', '', '', '', '', '', '', '', 'ap_return_63', '', '']
['', '', '', '', '', '', '', '', 'ap_ce', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'data_0_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_1_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_2_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_3_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_4_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_5_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_6_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_7_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_8_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_9_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_10_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_11_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_12_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_13_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_14_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_15_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_16_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_17_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_18_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_19_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_20_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_21_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_22_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_23_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_24_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_25_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_26_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_27_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_28_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_29_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_30_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_31_V_read', '', '']
['', '', '', '', '', '', '', '', 'ap_return_0', '', '']
['', '', '', '', '', '', '', '', 'ap_return_1', '', '']
['', '', '', '', '', '', '', '', 'ap_return_2', '', '']
['', '', '', '', '', '', '', '', 'ap_return_3', '', '']
['', '', '', '', '', '', '', '', 'ap_return_4', '', '']
['', '', '', '', '', '', '', '', 'ap_return_5', '', '']
['', '', '', '', '', '', '', '', 'ap_return_6', '', '']
['', '', '', '', '', '', '', '', 'ap_return_7', '', '']
['', '', '', '', '', '', '', '', 'ap_return_8', '', '']
['', '', '', '', '', '', '', '', 'ap_return_9', '', '']
['', '', '', '', '', '', '', '', 'ap_return_10', '', '']
['', '', '', '', '', '', '', '', 'ap_return_11', '', '']
['', '', '', '', '', '', '', '', 'ap_return_12', '', '']
['', '', '', '', '', '', '', '', 'ap_return_13', '', '']
['', '', '', '', '', '', '', '', 'ap_return_14', '', '']
['', '', '', '', '', '', '', '', 'ap_return_15', '', '']
['', '', '', '', '', '', '', '', 'ap_return_16', '', '']
['', '', '', '', '', '', '', '', 'ap_return_17', '', '']
['', '', '', '', '', '', '', '', 'ap_return_18', '', '']
['', '', '', '', '', '', '', '', 'ap_return_19', '', '']
['', '', '', '', '', '', '', '', 'ap_return_20', '', '']
['', '', '', '', '', '', '', '', 'ap_return_21', '', '']
['', '', '', '', '', '', '', '', 'ap_return_22', '', '']
['', '', '', '', '', '', '', '', 'ap_return_23', '', '']
['', '', '', '', '', '', '', '', 'ap_return_24', '', '']
['', '', '', '', '', '', '', '', 'ap_return_25', '', '']
['', '', '', '', '', '', '', '', 'ap_return_26', '', '']
['', '', '', '', '', '', '', '', 'ap_return_27', '', '']
['', '', '', '', '', '', '', '', 'ap_return_28', '', '']
['', '', '', '', '', '', '', '', 'ap_return_29', '', '']
['', '', '', '', '', '', '', '', 'ap_return_30', '', '']
['', '', '', '', '', '', '', '', 'ap_return_31', '', '']
['', '', '', '', '', '', '', '', 'ap_ce', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'data_0_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_1_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_2_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_3_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_4_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_5_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_6_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_7_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_8_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_9_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_10_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_11_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_12_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_13_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_14_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_15_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_16_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_17_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_18_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_19_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_20_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_21_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_22_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_23_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_24_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_25_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_26_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_27_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_28_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_29_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_30_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_31_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_32_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_33_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_34_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_35_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_36_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_37_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_38_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_39_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_40_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_41_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_42_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_43_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_44_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_45_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_46_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_47_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_48_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_49_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_50_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_51_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_52_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_53_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_54_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_55_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_56_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_57_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_58_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_59_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_60_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_61_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_62_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_63_V_read', '', '']
['', '', '', '', '', '', '', '', 'ap_return_0', '', '']
['', '', '', '', '', '', '', '', 'ap_return_1', '', '']
['', '', '', '', '', '', '', '', 'ap_return_2', '', '']
['', '', '', '', '', '', '', '', 'ap_return_3', '', '']
['', '', '', '', '', '', '', '', 'ap_return_4', '', '']
['', '', '', '', '', '', '', '', 'ap_return_5', '', '']
['', '', '', '', '', '', '', '', 'ap_return_6', '', '']
['', '', '', '', '', '', '', '', 'ap_return_7', '', '']
['', '', '', '', '', '', '', '', 'ap_return_8', '', '']
['', '', '', '', '', '', '', '', 'ap_return_9', '', '']
['', '', '', '', '', '', '', '', 'ap_return_10', '', '']
['', '', '', '', '', '', '', '', 'ap_return_11', '', '']
['', '', '', '', '', '', '', '', 'ap_return_12', '', '']
['', '', '', '', '', '', '', '', 'ap_return_13', '', '']
['', '', '', '', '', '', '', '', 'ap_return_14', '', '']
['', '', '', '', '', '', '', '', 'ap_return_15', '', '']
['', '', '', '', '', '', '', '', 'ap_return_16', '', '']
['', '', '', '', '', '', '', '', 'ap_return_17', '', '']
['', '', '', '', '', '', '', '', 'ap_return_18', '', '']
['', '', '', '', '', '', '', '', 'ap_return_19', '', '']
['', '', '', '', '', '', '', '', 'ap_return_20', '', '']
['', '', '', '', '', '', '', '', 'ap_return_21', '', '']
['', '', '', '', '', '', '', '', 'ap_return_22', '', '']
['', '', '', '', '', '', '', '', 'ap_return_23', '', '']
['', '', '', '', '', '', '', '', 'ap_return_24', '', '']
['', '', '', '', '', '', '', '', 'ap_return_25', '', '']
['', '', '', '', '', '', '', '', 'ap_return_26', '', '']
['', '', '', '', '', '', '', '', 'ap_return_27', '', '']
['', '', '', '', '', '', '', '', 'ap_return_28', '', '']
['', '', '', '', '', '', '', '', 'ap_return_29', '', '']
['', '', '', '', '', '', '', '', 'ap_return_30', '', '']
['', '', '', '', '', '', '', '', 'ap_return_31', '', '']
['', '', '', '', '', '', '', '', 'ap_ce', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'data_0_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_1_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_2_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_3_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_4_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_5_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_6_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_7_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_8_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_9_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_10_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_11_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_12_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_13_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_14_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_15_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_16_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_17_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_18_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_19_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_20_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_21_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_22_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_23_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_24_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_25_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_26_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_27_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_28_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_29_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_30_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_31_V_read', '', '']
['', '', '', '', '', '', '', '', 'ap_return_0', '', '']
['', '', '', '', '', '', '', '', 'ap_return_1', '', '']
['', '', '', '', '', '', '', '', 'ap_return_2', '', '']
['', '', '', '', '', '', '', '', 'ap_return_3', '', '']
['', '', '', '', '', '', '', '', 'ap_return_4', '', '']
['', '', '', '', '', '', '', '', 'ap_ce', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'myproject_mul_16s_10ns_26_2_0', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'ce', '', '']
['', '', '', '', 'din0', '', '']
['', '', '', '', 'din1', '', '']
['', '', '', '', 'dout', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_10ns_26_2_0
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'myproject_mul_16s_10ns_26_2_0_MulnS_4', 'clk', '', 'ce', '', 'a', '', 'b', '', 'p', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_10ns_26_2_0_MulnS_4
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'myproject_mul_16s_11ns_26_2_0', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'ce', '', '']
['', '', '', '', 'din0', '', '']
['', '', '', '', 'din1', '', '']
['', '', '', '', 'dout', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_11ns_26_2_0
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'myproject_mul_16s_11ns_26_2_0_MulnS_1', 'clk', '', 'ce', '', 'a', '', 'b', '', 'p', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_11ns_26_2_0_MulnS_1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'myproject_mul_16s_12ns_26_2_0', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'ce', '', '']
['', '', '', '', 'din0', '', '']
['', '', '', '', 'din1', '', '']
['', '', '', '', 'dout', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_12ns_26_2_0
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'myproject_mul_16s_12ns_26_2_0_MulnS_0', 'clk', '', 'ce', '', 'a', '', 'b', '', 'p', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_12ns_26_2_0_MulnS_0
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'myproject_mul_16s_13ns_26_2_0', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'ce', '', '']
['', '', '', '', 'din0', '', '']
['', '', '', '', 'din1', '', '']
['', '', '', '', 'dout', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_13ns_26_2_0
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'myproject_mul_16s_13ns_26_2_0_MulnS_2', 'clk', '', 'ce', '', 'a', '', 'b', '', 'p', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_13ns_26_2_0_MulnS_2
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'myproject_mul_16s_8ns_24_2_0', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'ce', '', '']
['', '', '', '', 'din0', '', '']
['', '', '', '', 'din1', '', '']
['', '', '', '', 'dout', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_8ns_24_2_0
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'myproject_mul_16s_8ns_24_2_0_MulnS_5', 'clk', '', 'ce', '', 'a', '', 'b', '', 'p', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_8ns_24_2_0_MulnS_5
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'myproject_mul_16s_9ns_25_2_0', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'ce', '', '']
['', '', '', '', 'din0', '', '']
['', '', '', '', 'din1', '', '']
['', '', '', '', 'dout', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_9ns_25_2_0
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'myproject_mul_16s_9ns_25_2_0_MulnS_3', 'clk', '', 'ce', '', 'a', '', 'b', '', 'p', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_9ns_25_2_0_MulnS_3
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'data_0_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_1_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_2_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_3_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_4_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_5_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_6_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_7_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_8_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_9_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_10_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_11_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_12_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_13_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_14_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_15_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_16_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_17_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_18_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_19_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_20_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_21_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_22_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_23_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_24_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_25_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_26_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_27_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_28_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_29_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_30_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_31_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_32_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_33_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_34_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_35_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_36_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_37_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_38_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_39_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_40_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_41_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_42_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_43_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_44_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_45_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_46_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_47_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_48_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_49_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_50_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_51_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_52_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_53_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_54_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_55_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_56_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_57_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_58_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_59_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_60_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_61_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_62_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_63_V_read', '', '']
['', '', '', '', '', '', '', '', 'ap_return_0', '', '']
['', '', '', '', '', '', '', '', 'ap_return_1', '', '']
['', '', '', '', '', '', '', '', 'ap_return_2', '', '']
['', '', '', '', '', '', '', '', 'ap_return_3', '', '']
['', '', '', '', '', '', '', '', 'ap_return_4', '', '']
['', '', '', '', '', '', '', '', 'ap_return_5', '', '']
['', '', '', '', '', '', '', '', 'ap_return_6', '', '']
['', '', '', '', '', '', '', '', 'ap_return_7', '', '']
['', '', '', '', '', '', '', '', 'ap_return_8', '', '']
['', '', '', '', '', '', '', '', 'ap_return_9', '', '']
['', '', '', '', '', '', '', '', 'ap_return_10', '', '']
['', '', '', '', '', '', '', '', 'ap_return_11', '', '']
['', '', '', '', '', '', '', '', 'ap_return_12', '', '']
['', '', '', '', '', '', '', '', 'ap_return_13', '', '']
['', '', '', '', '', '', '', '', 'ap_return_14', '', '']
['', '', '', '', '', '', '', '', 'ap_return_15', '', '']
['', '', '', '', '', '', '', '', 'ap_return_16', '', '']
['', '', '', '', '', '', '', '', 'ap_return_17', '', '']
['', '', '', '', '', '', '', '', 'ap_return_18', '', '']
['', '', '', '', '', '', '', '', 'ap_return_19', '', '']
['', '', '', '', '', '', '', '', 'ap_return_20', '', '']
['', '', '', '', '', '', '', '', 'ap_return_21', '', '']
['', '', '', '', '', '', '', '', 'ap_return_22', '', '']
['', '', '', '', '', '', '', '', 'ap_return_23', '', '']
['', '', '', '', '', '', '', '', 'ap_return_24', '', '']
['', '', '', '', '', '', '', '', 'ap_return_25', '', '']
['', '', '', '', '', '', '', '', 'ap_return_26', '', '']
['', '', '', '', '', '', '', '', 'ap_return_27', '', '']
['', '', '', '', '', '', '', '', 'ap_return_28', '', '']
['', '', '', '', '', '', '', '', 'ap_return_29', '', '']
['', '', '', '', '', '', '', '', 'ap_return_30', '', '']
['', '', '', '', '', '', '', '', 'ap_return_31', '', '']
['', '', '', '', '', '', '', '', 'ap_return_32', '', '']
['', '', '', '', '', '', '', '', 'ap_return_33', '', '']
['', '', '', '', '', '', '', '', 'ap_return_34', '', '']
['', '', '', '', '', '', '', '', 'ap_return_35', '', '']
['', '', '', '', '', '', '', '', 'ap_return_36', '', '']
['', '', '', '', '', '', '', '', 'ap_return_37', '', '']
['', '', '', '', '', '', '', '', 'ap_return_38', '', '']
['', '', '', '', '', '', '', '', 'ap_return_39', '', '']
['', '', '', '', '', '', '', '', 'ap_return_40', '', '']
['', '', '', '', '', '', '', '', 'ap_return_41', '', '']
['', '', '', '', '', '', '', '', 'ap_return_42', '', '']
['', '', '', '', '', '', '', '', 'ap_return_43', '', '']
['', '', '', '', '', '', '', '', 'ap_return_44', '', '']
['', '', '', '', '', '', '', '', 'ap_return_45', '', '']
['', '', '', '', '', '', '', '', 'ap_return_46', '', '']
['', '', '', '', '', '', '', '', 'ap_return_47', '', '']
['', '', '', '', '', '', '', '', 'ap_return_48', '', '']
['', '', '', '', '', '', '', '', 'ap_return_49', '', '']
['', '', '', '', '', '', '', '', 'ap_return_50', '', '']
['', '', '', '', '', '', '', '', 'ap_return_51', '', '']
['', '', '', '', '', '', '', '', 'ap_return_52', '', '']
['', '', '', '', '', '', '', '', 'ap_return_53', '', '']
['', '', '', '', '', '', '', '', 'ap_return_54', '', '']
['', '', '', '', '', '', '', '', 'ap_return_55', '', '']
['', '', '', '', '', '', '', '', 'ap_return_56', '', '']
['', '', '', '', '', '', '', '', 'ap_return_57', '', '']
['', '', '', '', '', '', '', '', 'ap_return_58', '', '']
['', '', '', '', '', '', '', '', 'ap_return_59', '', '']
['', '', '', '', '', '', '', '', 'ap_return_60', '', '']
['', '', '', '', '', '', '', '', 'ap_return_61', '', '']
['', '', '', '', '', '', '', '', 'ap_return_62', '', '']
['', '', '', '', '', '', '', '', 'ap_return_63', '', '']
['', '', '', '', '', '', '', '', 'ap_ce', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'data_0_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_1_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_2_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_3_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_4_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_5_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_6_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_7_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_8_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_9_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_10_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_11_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_12_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_13_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_14_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_15_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_16_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_17_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_18_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_19_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_20_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_21_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_22_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_23_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_24_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_25_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_26_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_27_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_28_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_29_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_30_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_31_V_read', '', '']
['', '', '', '', '', '', '', '', 'ap_return_0', '', '']
['', '', '', '', '', '', '', '', 'ap_return_1', '', '']
['', '', '', '', '', '', '', '', 'ap_return_2', '', '']
['', '', '', '', '', '', '', '', 'ap_return_3', '', '']
['', '', '', '', '', '', '', '', 'ap_return_4', '', '']
['', '', '', '', '', '', '', '', 'ap_return_5', '', '']
['', '', '', '', '', '', '', '', 'ap_return_6', '', '']
['', '', '', '', '', '', '', '', 'ap_return_7', '', '']
['', '', '', '', '', '', '', '', 'ap_return_8', '', '']
['', '', '', '', '', '', '', '', 'ap_return_9', '', '']
['', '', '', '', '', '', '', '', 'ap_return_10', '', '']
['', '', '', '', '', '', '', '', 'ap_return_11', '', '']
['', '', '', '', '', '', '', '', 'ap_return_12', '', '']
['', '', '', '', '', '', '', '', 'ap_return_13', '', '']
['', '', '', '', '', '', '', '', 'ap_return_14', '', '']
['', '', '', '', '', '', '', '', 'ap_return_15', '', '']
['', '', '', '', '', '', '', '', 'ap_return_16', '', '']
['', '', '', '', '', '', '', '', 'ap_return_17', '', '']
['', '', '', '', '', '', '', '', 'ap_return_18', '', '']
['', '', '', '', '', '', '', '', 'ap_return_19', '', '']
['', '', '', '', '', '', '', '', 'ap_return_20', '', '']
['', '', '', '', '', '', '', '', 'ap_return_21', '', '']
['', '', '', '', '', '', '', '', 'ap_return_22', '', '']
['', '', '', '', '', '', '', '', 'ap_return_23', '', '']
['', '', '', '', '', '', '', '', 'ap_return_24', '', '']
['', '', '', '', '', '', '', '', 'ap_return_25', '', '']
['', '', '', '', '', '', '', '', 'ap_return_26', '', '']
['', '', '', '', '', '', '', '', 'ap_return_27', '', '']
['', '', '', '', '', '', '', '', 'ap_return_28', '', '']
['', '', '', '', '', '', '', '', 'ap_return_29', '', '']
['', '', '', '', '', '', '', '', 'ap_return_30', '', '']
['', '', '', '', '', '', '', '', 'ap_return_31', '', '']
['', '', '', '', '', '', '', '', 'ap_ce', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'data_0_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_1_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_2_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_3_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_4_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_5_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_6_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_7_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_8_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_9_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_10_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_11_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_12_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_13_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_14_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_15_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_16_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_17_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_18_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_19_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_20_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_21_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_22_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_23_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_24_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_25_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_26_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_27_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_28_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_29_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_30_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_31_V_read', '', '']
['', '', '', '', '', '', '', '', 'ap_return_0', '', '']
['', '', '', '', '', '', '', '', 'ap_return_1', '', '']
['', '', '', '', '', '', '', '', 'ap_return_2', '', '']
['', '', '', '', '', '', '', '', 'ap_return_3', '', '']
['', '', '', '', '', '', '', '', 'ap_return_4', '', '']
['', '', '', '', '', '', '', '', 'ap_return_5', '', '']
['', '', '', '', '', '', '', '', 'ap_return_6', '', '']
['', '', '', '', '', '', '', '', 'ap_return_7', '', '']
['', '', '', '', '', '', '', '', 'ap_return_8', '', '']
['', '', '', '', '', '', '', '', 'ap_return_9', '', '']
['', '', '', '', '', '', '', '', 'ap_return_10', '', '']
['', '', '', '', '', '', '', '', 'ap_return_11', '', '']
['', '', '', '', '', '', '', '', 'ap_return_12', '', '']
['', '', '', '', '', '', '', '', 'ap_return_13', '', '']
['', '', '', '', '', '', '', '', 'ap_return_14', '', '']
['', '', '', '', '', '', '', '', 'ap_return_15', '', '']
['', '', '', '', '', '', '', '', 'ap_return_16', '', '']
['', '', '', '', '', '', '', '', 'ap_return_17', '', '']
['', '', '', '', '', '', '', '', 'ap_return_18', '', '']
['', '', '', '', '', '', '', '', 'ap_return_19', '', '']
['', '', '', '', '', '', '', '', 'ap_return_20', '', '']
['', '', '', '', '', '', '', '', 'ap_return_21', '', '']
['', '', '', '', '', '', '', '', 'ap_return_22', '', '']
['', '', '', '', '', '', '', '', 'ap_return_23', '', '']
['', '', '', '', '', '', '', '', 'ap_return_24', '', '']
['', '', '', '', '', '', '', '', 'ap_return_25', '', '']
['', '', '', '', '', '', '', '', 'ap_return_26', '', '']
['', '', '', '', '', '', '', '', 'ap_return_27', '', '']
['', '', '', '', '', '', '', '', 'ap_return_28', '', '']
['', '', '', '', '', '', '', '', 'ap_return_29', '', '']
['', '', '', '', '', '', '', '', 'ap_return_30', '', '']
['', '', '', '', '', '', '', '', 'ap_return_31', '', '']
['', '', '', '', '', '', '', '', 'ap_ce', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'normalize_ap_fixed_ap_fixed_config16_0_0_0_0_0_0_0_0_0_0', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'data_0_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_1_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_2_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_3_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_4_V_read', '', '']
['', '', '', '', '', '', '', '', 'ap_return_0', '', '']
['', '', '', '', '', '', '', '', 'ap_return_1', '', '']
['', '', '', '', '', '', '', '', 'ap_return_2', '', '']
['', '', '', '', '', '', '', '', 'ap_return_3', '', '']
['', '', '', '', '', '', '', '', 'ap_return_4', '', '']
['', '', '', '', '', '', '', '', 'ap_ce', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_ap_fixed_ap_fixed_config16_0_0_0_0_0_0_0_0_0_0
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'relu_max_ap_fixed_ap_fixed_1_relu1_config13_s', '', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'data_0_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_1_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_2_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_3_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_4_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_5_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_6_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_7_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_8_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_9_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_10_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_11_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_12_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_13_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_14_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_15_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_16_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_17_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_18_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_19_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_20_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_21_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_22_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_23_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_24_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_25_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_26_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_27_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_28_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_29_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_30_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_31_V_read', '', '']
['', '', '', '', '', '', '', '', 'ap_return_0', '', '']
['', '', '', '', '', '', '', '', 'ap_return_1', '', '']
['', '', '', '', '', '', '', '', 'ap_return_2', '', '']
['', '', '', '', '', '', '', '', 'ap_return_3', '', '']
['', '', '', '', '', '', '', '', 'ap_return_4', '', '']
['', '', '', '', '', '', '', '', 'ap_return_5', '', '']
['', '', '', '', '', '', '', '', 'ap_return_6', '', '']
['', '', '', '', '', '', '', '', 'ap_return_7', '', '']
['', '', '', '', '', '', '', '', 'ap_return_8', '', '']
['', '', '', '', '', '', '', '', 'ap_return_9', '', '']
['', '', '', '', '', '', '', '', 'ap_return_10', '', '']
['', '', '', '', '', '', '', '', 'ap_return_11', '', '']
['', '', '', '', '', '', '', '', 'ap_return_12', '', '']
['', '', '', '', '', '', '', '', 'ap_return_13', '', '']
['', '', '', '', '', '', '', '', 'ap_return_14', '', '']
['', '', '', '', '', '', '', '', 'ap_return_15', '', '']
['', '', '', '', '', '', '', '', 'ap_return_16', '', '']
['', '', '', '', '', '', '', '', 'ap_return_17', '', '']
['', '', '', '', '', '', '', '', 'ap_return_18', '', '']
['', '', '', '', '', '', '', '', 'ap_return_19', '', '']
['', '', '', '', '', '', '', '', 'ap_return_20', '', '']
['', '', '', '', '', '', '', '', 'ap_return_21', '', '']
['', '', '', '', '', '', '', '', 'ap_return_22', '', '']
['', '', '', '', '', '', '', '', 'ap_return_23', '', '']
['', '', '', '', '', '', '', '', 'ap_return_24', '', '']
['', '', '', '', '', '', '', '', 'ap_return_25', '', '']
['', '', '', '', '', '', '', '', 'ap_return_26', '', '']
['', '', '', '', '', '', '', '', 'ap_return_27', '', '']
['', '', '', '', '', '', '', '', 'ap_return_28', '', '']
['', '', '', '', '', '', '', '', 'ap_return_29', '', '']
['', '', '', '', '', '', '', '', 'ap_return_30', '', '']
['', '', '', '', '', '', '', '', 'ap_return_31', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn_submodules/relu_max_ap_fixed_ap_fixed_1_relu1_config13_s

['module', 'relu_max_ap_fixed_ap_fixed_1_relu1_config5_s', '', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'data_0_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_1_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_2_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_3_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_4_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_5_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_6_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_7_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_8_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_9_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_10_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_11_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_12_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_13_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_14_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_15_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_16_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_17_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_18_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_19_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_20_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_21_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_22_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_23_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_24_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_25_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_26_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_27_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_28_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_29_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_30_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_31_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_32_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_33_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_34_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_35_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_36_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_37_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_38_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_39_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_40_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_41_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_42_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_43_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_44_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_45_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_46_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_47_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_48_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_49_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_50_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_51_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_52_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_53_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_54_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_55_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_56_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_57_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_58_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_59_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_60_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_61_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_62_V_read', '', '']
['', '', '', '', '', '', '', '', 'data_63_V_read', '', '']
['', '', '', '', '', '', '', '', 'ap_return_0', '', '']
['', '', '', '', '', '', '', '', 'ap_return_1', '', '']
['', '', '', '', '', '', '', '', 'ap_return_2', '', '']
['', '', '', '', '', '', '', '', 'ap_return_3', '', '']
['', '', '', '', '', '', '', '', 'ap_return_4', '', '']
['', '', '', '', '', '', '', '', 'ap_return_5', '', '']
['', '', '', '', '', '', '', '', 'ap_return_6', '', '']
['', '', '', '', '', '', '', '', 'ap_return_7', '', '']
['', '', '', '', '', '', '', '', 'ap_return_8', '', '']
['', '', '', '', '', '', '', '', 'ap_return_9', '', '']
['', '', '', '', '', '', '', '', 'ap_return_10', '', '']
['', '', '', '', '', '', '', '', 'ap_return_11', '', '']
['', '', '', '', '', '', '', '', 'ap_return_12', '', '']
['', '', '', '', '', '', '', '', 'ap_return_13', '', '']
['', '', '', '', '', '', '', '', 'ap_return_14', '', '']
['', '', '', '', '', '', '', '', 'ap_return_15', '', '']
['', '', '', '', '', '', '', '', 'ap_return_16', '', '']
['', '', '', '', '', '', '', '', 'ap_return_17', '', '']
['', '', '', '', '', '', '', '', 'ap_return_18', '', '']
['', '', '', '', '', '', '', '', 'ap_return_19', '', '']
['', '', '', '', '', '', '', '', 'ap_return_20', '', '']
['', '', '', '', '', '', '', '', 'ap_return_21', '', '']
['', '', '', '', '', '', '', '', 'ap_return_22', '', '']
['', '', '', '', '', '', '', '', 'ap_return_23', '', '']
['', '', '', '', '', '', '', '', 'ap_return_24', '', '']
['', '', '', '', '', '', '', '', 'ap_return_25', '', '']
['', '', '', '', '', '', '', '', 'ap_return_26', '', '']
['', '', '', '', '', '', '', '', 'ap_return_27', '', '']
['', '', '', '', '', '', '', '', 'ap_return_28', '', '']
['', '', '', '', '', '', '', '', 'ap_return_29', '', '']
['', '', '', '', '', '', '', '', 'ap_return_30', '', '']
['', '', '', '', '', '', '', '', 'ap_return_31', '', '']
['', '', '', '', '', '', '', '', 'ap_return_32', '', '']
['', '', '', '', '', '', '', '', 'ap_return_33', '', '']
['', '', '', '', '', '', '', '', 'ap_return_34', '', '']
['', '', '', '', '', '', '', '', 'ap_return_35', '', '']
['', '', '', '', '', '', '', '', 'ap_return_36', '', '']
['', '', '', '', '', '', '', '', 'ap_return_37', '', '']
['', '', '', '', '', '', '', '', 'ap_return_38', '', '']
['', '', '', '', '', '', '', '', 'ap_return_39', '', '']
['', '', '', '', '', '', '', '', 'ap_return_40', '', '']
['', '', '', '', '', '', '', '', 'ap_return_41', '', '']
['', '', '', '', '', '', '', '', 'ap_return_42', '', '']
['', '', '', '', '', '', '', '', 'ap_return_43', '', '']
['', '', '', '', '', '', '', '', 'ap_return_44', '', '']
['', '', '', '', '', '', '', '', 'ap_return_45', '', '']
['', '', '', '', '', '', '', '', 'ap_return_46', '', '']
['', '', '', '', '', '', '', '', 'ap_return_47', '', '']
['', '', '', '', '', '', '', '', 'ap_return_48', '', '']
['', '', '', '', '', '', '', '', 'ap_return_49', '', '']
['', '', '', '', '', '', '', '', 'ap_return_50', '', '']
['', '', '', '', '', '', '', '', 'ap_return_51', '', '']
['', '', '', '', '', '', '', '', 'ap_return_52', '', '']
['', '', '', '', '', '', '', '', 'ap_return_53', '', '']
['', '', '', '', '', '', '', '', 'ap_return_54', '', '']
['', '', '', '', '', '', '', '', 'ap_return_55', '', '']
['', '', '', '', '', '', '', '', 'ap_return_56', '', '']
['', '', '', '', '', '', '', '', 'ap_return_57', '', '']
['', '', '', '', '', '', '', '', 'ap_return_58', '', '']
['', '', '', '', '', '', '', '', 'ap_return_59', '', '']
['', '', '', '', '', '', '', '', 'ap_return_60', '', '']
['', '', '', '', '', '', '', '', 'ap_return_61', '', '']
['', '', '', '', '', '', '', '', 'ap_return_62', '', '']
['', '', '', '', '', '', '', '', 'ap_return_63', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn_submodules/relu_max_ap_fixed_ap_fixed_1_relu1_config5_s

['module', 'C_LSTM_datapath', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'reset', '', '']
['', 'input', '[17:0]', 'i_X_data_0', '', '']
['', 'input', '[17:0]', 'i_X_data_1', '', '']
['', 'input', '[17:0]', 'i_X_data_2', '', '']
['', 'input', '[17:0]', 'i_X_data_3', '', '']
['', 'input', '[17:0]', 'i_X_data_4', '', '']
['', 'input', '[17:0]', 'i_X_data_5', '', '']
['', 'input', '[17:0]', 'i_X_data_6', '', '']
['', 'input', '[17:0]', 'i_X_data_7', '', '']
['', 'input', '[17:0]', 'i_X_data_8', '', '']
['', 'input', '[17:0]', 'i_X_data_9', '', '']
['', 'input', '[17:0]', 'i_X_data_10', '', '']
['', 'input', '[17:0]', 'i_X_data_11', '', '']
['', 'input', '[17:0]', 'i_X_data_12', '', '']
['', 'input', '[17:0]', 'i_X_data_13', '', '']
['', 'input', '[17:0]', 'i_X_data_14', '', '']
['', 'input', '[17:0]', 'i_X_data_15', '', '']
['', 'input', 'i_ready', '', '']
['', 'input', 'i_valid', '', '']
['', 'input', 'start_compute', '', '']
['', 'output', 'o_valid', '', '']
['', 'output', '[17:0]', 'o_Yt_0_0', '', '']
['', 'output', '[17:0]', 'o_Yt_0_1', '', '']
['', 'output', '[17:0]', 'o_Yt_0_2', '', '']
['', 'output', '[17:0]', 'o_Yt_0_3', '', '']
['', 'output', '[17:0]', 'o_Yt_0_4', '', '']
['', 'output', '[17:0]', 'o_Yt_0_5', '', '']
['', 'output', '[17:0]', 'o_Yt_0_6', '', '']
['', 'output', '[17:0]', 'o_Yt_0_7', '', '']
['', 'output', '[17:0]', 'o_Yt_0_8', '', '']
['', 'output', '[17:0]', 'o_Yt_0_9', '', '']
['', 'output', '[17:0]', 'o_Yt_0_10', '', '']
['', 'output', '[17:0]', 'o_Yt_0_11', '', '']
['', 'output', '[17:0]', 'o_Yt_0_12', '', '']
['', 'output', '[17:0]', 'o_Yt_0_13', '', '']
['', 'output', '[17:0]', 'o_Yt_0_14', '', '']
['', 'output', '[17:0]', 'o_Yt_0_15', '', '']
['', 'output', '[17:0]', 'o_Yt_1_0', '', '']
['', 'output', '[17:0]', 'o_Yt_1_1', '', '']
['', 'output', '[17:0]', 'o_Yt_1_2', '', '']
['', 'output', '[17:0]', 'o_Yt_1_3', '', '']
['', 'output', '[17:0]', 'o_Yt_1_4', '', '']
['', 'output', '[17:0]', 'o_Yt_1_5', '', '']
['', 'output', '[17:0]', 'o_Yt_1_6', '', '']
['', 'output', '[17:0]', 'o_Yt_1_7', '', '']
['', 'output', '[17:0]', 'o_Yt_1_8', '', '']
['', 'output', '[17:0]', 'o_Yt_1_9', '', '']
['', 'output', '[17:0]', 'o_Yt_1_10', '', '']
['', 'output', '[17:0]', 'o_Yt_1_11', '', '']
['', 'output', '[17:0]', 'o_Yt_1_12', '', '']
['', 'output', '[17:0]', 'o_Yt_1_13', '', '']
['', 'output', '[17:0]', 'o_Yt_1_14', '', '']
['', 'output', '[17:0]', 'o_Yt_1_15', '', '']
['', 'output', '[17:0]', 'o_Yt_2_0', '', '']
['', 'output', '[17:0]', 'o_Yt_2_1', '', '']
['', 'output', '[17:0]', 'o_Yt_2_2', '', '']
['', 'output', '[17:0]', 'o_Yt_2_3', '', '']
['', 'output', '[17:0]', 'o_Yt_2_4', '', '']
['', 'output', '[17:0]', 'o_Yt_2_5', '', '']
['', 'output', '[17:0]', 'o_Yt_2_6', '', '']
['', 'output', '[17:0]', 'o_Yt_2_7', '', '']
['', 'output', '[17:0]', 'o_Yt_2_8', '', '']
['', 'output', '[17:0]', 'o_Yt_2_9', '', '']
['', 'output', '[17:0]', 'o_Yt_2_10', '', '']
['', 'output', '[17:0]', 'o_Yt_2_11', '', '']
['', 'output', '[17:0]', 'o_Yt_2_12', '', '']
['', 'output', '[17:0]', 'o_Yt_2_13', '', '']
['', 'output', '[17:0]', 'o_Yt_2_14', '', '']
['', 'output', '[17:0]', 'o_Yt_2_15', '', '']
['', 'output', 'o_ready', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'C_LSTM_stage_1_18_10_160_512_3_16_1', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'reset', '', '']
['', 'input', 'enable', '', '']
['', 'input', 'i_ready', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_0', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_1', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_2', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_3', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_4', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_5', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_6', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_7', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_8', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_9', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_10', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_11', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_12', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_13', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_14', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_15', '', '']
['', 'input', '[17:0]', 'i_Wixr_real_0_0', '', '']
['', 'input', '[17:0]', 'i_Wixr_imag_0_0', '', '']
['', 'input', '[17:0]', 'i_Wfxr_real_0_0', '', '']
['', 'input', '[17:0]', 'i_Wfxr_imag_0_0', '', '']
['', 'input', '[17:0]', 'i_Woxr_real_0_0', '', '']
['', 'input', '[17:0]', 'i_Woxr_imag_0_0', '', '']
['', 'input', '[17:0]', 'i_Wcxr_real_0_0', '', '']
['', 'input', '[17:0]', 'i_Wcxr_imag_0_0', '', '']
['', 'input', '[17:0]', 'i_Wixr_real_0_1', '', '']
['', 'input', '[17:0]', 'i_Wixr_imag_0_1', '', '']
['', 'input', '[17:0]', 'i_Wfxr_real_0_1', '', '']
['', 'input', '[17:0]', 'i_Wfxr_imag_0_1', '', '']
['', 'input', '[17:0]', 'i_Woxr_real_0_1', '', '']
['', 'input', '[17:0]', 'i_Woxr_imag_0_1', '', '']
['', 'input', '[17:0]', 'i_Wcxr_real_0_1', '', '']
['', 'input', '[17:0]', 'i_Wcxr_imag_0_1', '', '']
['', 'input', '[17:0]', 'i_Wixr_real_0_2', '', '']
['', 'input', '[17:0]', 'i_Wixr_imag_0_2', '', '']
['', 'input', '[17:0]', 'i_Wfxr_real_0_2', '', '']
['', 'input', '[17:0]', 'i_Wfxr_imag_0_2', '', '']
['', 'input', '[17:0]', 'i_Woxr_real_0_2', '', '']
['', 'input', '[17:0]', 'i_Woxr_imag_0_2', '', '']
['', 'input', '[17:0]', 'i_Wcxr_real_0_2', '', '']
['', 'input', '[17:0]', 'i_Wcxr_imag_0_2', '', '']
['', 'input', '[17:0]', 'i_Wixr_real_0_3', '', '']
['', 'input', '[17:0]', 'i_Wixr_imag_0_3', '', '']
['', 'input', '[17:0]', 'i_Wfxr_real_0_3', '', '']
['', 'input', '[17:0]', 'i_Wfxr_imag_0_3', '', '']
['', 'input', '[17:0]', 'i_Woxr_real_0_3', '', '']
['', 'input', '[17:0]', 'i_Woxr_imag_0_3', '', '']
['', 'input', '[17:0]', 'i_Wcxr_real_0_3', '', '']
['', 'input', '[17:0]', 'i_Wcxr_imag_0_3', '', '']
['', 'input', '[17:0]', 'i_Wixr_real_0_4', '', '']
['', 'input', '[17:0]', 'i_Wixr_imag_0_4', '', '']
['', 'input', '[17:0]', 'i_Wfxr_real_0_4', '', '']
['', 'input', '[17:0]', 'i_Wfxr_imag_0_4', '', '']
['', 'input', '[17:0]', 'i_Woxr_real_0_4', '', '']
['', 'input', '[17:0]', 'i_Woxr_imag_0_4', '', '']
['', 'input', '[17:0]', 'i_Wcxr_real_0_4', '', '']
['', 'input', '[17:0]', 'i_Wcxr_imag_0_4', '', '']
['', 'input', '[17:0]', 'i_Wixr_real_0_5', '', '']
['', 'input', '[17:0]', 'i_Wixr_imag_0_5', '', '']
['', 'input', '[17:0]', 'i_Wfxr_real_0_5', '', '']
['', 'input', '[17:0]', 'i_Wfxr_imag_0_5', '', '']
['', 'input', '[17:0]', 'i_Woxr_real_0_5', '', '']
['', 'input', '[17:0]', 'i_Woxr_imag_0_5', '', '']
['', 'input', '[17:0]', 'i_Wcxr_real_0_5', '', '']
['', 'input', '[17:0]', 'i_Wcxr_imag_0_5', '', '']
['', 'input', '[17:0]', 'i_Wixr_real_0_6', '', '']
['', 'input', '[17:0]', 'i_Wixr_imag_0_6', '', '']
['', 'input', '[17:0]', 'i_Wfxr_real_0_6', '', '']
['', 'input', '[17:0]', 'i_Wfxr_imag_0_6', '', '']
['', 'input', '[17:0]', 'i_Woxr_real_0_6', '', '']
['', 'input', '[17:0]', 'i_Woxr_imag_0_6', '', '']
['', 'input', '[17:0]', 'i_Wcxr_real_0_6', '', '']
['', 'input', '[17:0]', 'i_Wcxr_imag_0_6', '', '']
['', 'input', '[17:0]', 'i_Wixr_real_0_7', '', '']
['', 'input', '[17:0]', 'i_Wixr_imag_0_7', '', '']
['', 'input', '[17:0]', 'i_Wfxr_real_0_7', '', '']
['', 'input', '[17:0]', 'i_Wfxr_imag_0_7', '', '']
['', 'input', '[17:0]', 'i_Woxr_real_0_7', '', '']
['', 'input', '[17:0]', 'i_Woxr_imag_0_7', '', '']
['', 'input', '[17:0]', 'i_Wcxr_real_0_7', '', '']
['', 'input', '[17:0]', 'i_Wcxr_imag_0_7', '', '']
['', 'input', '[17:0]', 'i_Wixr_real_0_8', '', '']
['', 'input', '[17:0]', 'i_Wixr_imag_0_8', '', '']
['', 'input', '[17:0]', 'i_Wfxr_real_0_8', '', '']
['', 'input', '[17:0]', 'i_Wfxr_imag_0_8', '', '']
['', 'input', '[17:0]', 'i_Woxr_real_0_8', '', '']
['', 'input', '[17:0]', 'i_Woxr_imag_0_8', '', '']
['', 'input', '[17:0]', 'i_Wcxr_real_0_8', '', '']
['', 'input', '[17:0]', 'i_Wcxr_imag_0_8', '', '']
['', 'input', '[17:0]', 'i_Wixr_real_1_0', '', '']
['', 'input', '[17:0]', 'i_Wixr_imag_1_0', '', '']
['', 'input', '[17:0]', 'i_Wfxr_real_1_0', '', '']
['', 'input', '[17:0]', 'i_Wfxr_imag_1_0', '', '']
['', 'input', '[17:0]', 'i_Woxr_real_1_0', '', '']
['', 'input', '[17:0]', 'i_Woxr_imag_1_0', '', '']
['', 'input', '[17:0]', 'i_Wcxr_real_1_0', '', '']
['', 'input', '[17:0]', 'i_Wcxr_imag_1_0', '', '']
['', 'input', '[17:0]', 'i_Wixr_real_1_1', '', '']
['', 'input', '[17:0]', 'i_Wixr_imag_1_1', '', '']
['', 'input', '[17:0]', 'i_Wfxr_real_1_1', '', '']
['', 'input', '[17:0]', 'i_Wfxr_imag_1_1', '', '']
['', 'input', '[17:0]', 'i_Woxr_real_1_1', '', '']
['', 'input', '[17:0]', 'i_Woxr_imag_1_1', '', '']
['', 'input', '[17:0]', 'i_Wcxr_real_1_1', '', '']
['', 'input', '[17:0]', 'i_Wcxr_imag_1_1', '', '']
['', 'input', '[17:0]', 'i_Wixr_real_1_2', '', '']
['', 'input', '[17:0]', 'i_Wixr_imag_1_2', '', '']
['', 'input', '[17:0]', 'i_Wfxr_real_1_2', '', '']
['', 'input', '[17:0]', 'i_Wfxr_imag_1_2', '', '']
['', 'input', '[17:0]', 'i_Woxr_real_1_2', '', '']
['', 'input', '[17:0]', 'i_Woxr_imag_1_2', '', '']
['', 'input', '[17:0]', 'i_Wcxr_real_1_2', '', '']
['', 'input', '[17:0]', 'i_Wcxr_imag_1_2', '', '']
['', 'input', '[17:0]', 'i_Wixr_real_1_3', '', '']
['', 'input', '[17:0]', 'i_Wixr_imag_1_3', '', '']
['', 'input', '[17:0]', 'i_Wfxr_real_1_3', '', '']
['', 'input', '[17:0]', 'i_Wfxr_imag_1_3', '', '']
['', 'input', '[17:0]', 'i_Woxr_real_1_3', '', '']
['', 'input', '[17:0]', 'i_Woxr_imag_1_3', '', '']
['', 'input', '[17:0]', 'i_Wcxr_real_1_3', '', '']
['', 'input', '[17:0]', 'i_Wcxr_imag_1_3', '', '']
['', 'input', '[17:0]', 'i_Wixr_real_1_4', '', '']
['', 'input', '[17:0]', 'i_Wixr_imag_1_4', '', '']
['', 'input', '[17:0]', 'i_Wfxr_real_1_4', '', '']
['', 'input', '[17:0]', 'i_Wfxr_imag_1_4', '', '']
['', 'input', '[17:0]', 'i_Woxr_real_1_4', '', '']
['', 'input', '[17:0]', 'i_Woxr_imag_1_4', '', '']
['', 'input', '[17:0]', 'i_Wcxr_real_1_4', '', '']
['', 'input', '[17:0]', 'i_Wcxr_imag_1_4', '', '']
['', 'input', '[17:0]', 'i_Wixr_real_1_5', '', '']
['', 'input', '[17:0]', 'i_Wixr_imag_1_5', '', '']
['', 'input', '[17:0]', 'i_Wfxr_real_1_5', '', '']
['', 'input', '[17:0]', 'i_Wfxr_imag_1_5', '', '']
['', 'input', '[17:0]', 'i_Woxr_real_1_5', '', '']
['', 'input', '[17:0]', 'i_Woxr_imag_1_5', '', '']
['', 'input', '[17:0]', 'i_Wcxr_real_1_5', '', '']
['', 'input', '[17:0]', 'i_Wcxr_imag_1_5', '', '']
['', 'input', '[17:0]', 'i_Wixr_real_1_6', '', '']
['', 'input', '[17:0]', 'i_Wixr_imag_1_6', '', '']
['', 'input', '[17:0]', 'i_Wfxr_real_1_6', '', '']
['', 'input', '[17:0]', 'i_Wfxr_imag_1_6', '', '']
['', 'input', '[17:0]', 'i_Woxr_real_1_6', '', '']
['', 'input', '[17:0]', 'i_Woxr_imag_1_6', '', '']
['', 'input', '[17:0]', 'i_Wcxr_real_1_6', '', '']
['', 'input', '[17:0]', 'i_Wcxr_imag_1_6', '', '']
['', 'input', '[17:0]', 'i_Wixr_real_1_7', '', '']
['', 'input', '[17:0]', 'i_Wixr_imag_1_7', '', '']
['', 'input', '[17:0]', 'i_Wfxr_real_1_7', '', '']
['', 'input', '[17:0]', 'i_Wfxr_imag_1_7', '', '']
['', 'input', '[17:0]', 'i_Woxr_real_1_7', '', '']
['', 'input', '[17:0]', 'i_Woxr_imag_1_7', '', '']
['', 'input', '[17:0]', 'i_Wcxr_real_1_7', '', '']
['', 'input', '[17:0]', 'i_Wcxr_imag_1_7', '', '']
['', 'input', '[17:0]', 'i_Wixr_real_1_8', '', '']
['', 'input', '[17:0]', 'i_Wixr_imag_1_8', '', '']
['', 'input', '[17:0]', 'i_Wfxr_real_1_8', '', '']
['', 'input', '[17:0]', 'i_Wfxr_imag_1_8', '', '']
['', 'input', '[17:0]', 'i_Woxr_real_1_8', '', '']
['', 'input', '[17:0]', 'i_Woxr_imag_1_8', '', '']
['', 'input', '[17:0]', 'i_Wcxr_real_1_8', '', '']
['', 'input', '[17:0]', 'i_Wcxr_imag_1_8', '', '']
['', 'input', '[17:0]', 'i_Wixr_real_2_0', '', '']
['', 'input', '[17:0]', 'i_Wixr_imag_2_0', '', '']
['', 'input', '[17:0]', 'i_Wfxr_real_2_0', '', '']
['', 'input', '[17:0]', 'i_Wfxr_imag_2_0', '', '']
['', 'input', '[17:0]', 'i_Woxr_real_2_0', '', '']
['', 'input', '[17:0]', 'i_Woxr_imag_2_0', '', '']
['', 'input', '[17:0]', 'i_Wcxr_real_2_0', '', '']
['', 'input', '[17:0]', 'i_Wcxr_imag_2_0', '', '']
['', 'input', '[17:0]', 'i_Wixr_real_2_1', '', '']
['', 'input', '[17:0]', 'i_Wixr_imag_2_1', '', '']
['', 'input', '[17:0]', 'i_Wfxr_real_2_1', '', '']
['', 'input', '[17:0]', 'i_Wfxr_imag_2_1', '', '']
['', 'input', '[17:0]', 'i_Woxr_real_2_1', '', '']
['', 'input', '[17:0]', 'i_Woxr_imag_2_1', '', '']
['', 'input', '[17:0]', 'i_Wcxr_real_2_1', '', '']
['', 'input', '[17:0]', 'i_Wcxr_imag_2_1', '', '']
['', 'input', '[17:0]', 'i_Wixr_real_2_2', '', '']
['', 'input', '[17:0]', 'i_Wixr_imag_2_2', '', '']
['', 'input', '[17:0]', 'i_Wfxr_real_2_2', '', '']
['', 'input', '[17:0]', 'i_Wfxr_imag_2_2', '', '']
['', 'input', '[17:0]', 'i_Woxr_real_2_2', '', '']
['', 'input', '[17:0]', 'i_Woxr_imag_2_2', '', '']
['', 'input', '[17:0]', 'i_Wcxr_real_2_2', '', '']
['', 'input', '[17:0]', 'i_Wcxr_imag_2_2', '', '']
['', 'input', '[17:0]', 'i_Wixr_real_2_3', '', '']
['', 'input', '[17:0]', 'i_Wixr_imag_2_3', '', '']
['', 'input', '[17:0]', 'i_Wfxr_real_2_3', '', '']
['', 'input', '[17:0]', 'i_Wfxr_imag_2_3', '', '']
['', 'input', '[17:0]', 'i_Woxr_real_2_3', '', '']
['', 'input', '[17:0]', 'i_Woxr_imag_2_3', '', '']
['', 'input', '[17:0]', 'i_Wcxr_real_2_3', '', '']
['', 'input', '[17:0]', 'i_Wcxr_imag_2_3', '', '']
['', 'input', '[17:0]', 'i_Wixr_real_2_4', '', '']
['', 'input', '[17:0]', 'i_Wixr_imag_2_4', '', '']
['', 'input', '[17:0]', 'i_Wfxr_real_2_4', '', '']
['', 'input', '[17:0]', 'i_Wfxr_imag_2_4', '', '']
['', 'input', '[17:0]', 'i_Woxr_real_2_4', '', '']
['', 'input', '[17:0]', 'i_Woxr_imag_2_4', '', '']
['', 'input', '[17:0]', 'i_Wcxr_real_2_4', '', '']
['', 'input', '[17:0]', 'i_Wcxr_imag_2_4', '', '']
['', 'input', '[17:0]', 'i_Wixr_real_2_5', '', '']
['', 'input', '[17:0]', 'i_Wixr_imag_2_5', '', '']
['', 'input', '[17:0]', 'i_Wfxr_real_2_5', '', '']
['', 'input', '[17:0]', 'i_Wfxr_imag_2_5', '', '']
['', 'input', '[17:0]', 'i_Woxr_real_2_5', '', '']
['', 'input', '[17:0]', 'i_Woxr_imag_2_5', '', '']
['', 'input', '[17:0]', 'i_Wcxr_real_2_5', '', '']
['', 'input', '[17:0]', 'i_Wcxr_imag_2_5', '', '']
['', 'input', '[17:0]', 'i_Wixr_real_2_6', '', '']
['', 'input', '[17:0]', 'i_Wixr_imag_2_6', '', '']
['', 'input', '[17:0]', 'i_Wfxr_real_2_6', '', '']
['', 'input', '[17:0]', 'i_Wfxr_imag_2_6', '', '']
['', 'input', '[17:0]', 'i_Woxr_real_2_6', '', '']
['', 'input', '[17:0]', 'i_Woxr_imag_2_6', '', '']
['', 'input', '[17:0]', 'i_Wcxr_real_2_6', '', '']
['', 'input', '[17:0]', 'i_Wcxr_imag_2_6', '', '']
['', 'input', '[17:0]', 'i_Wixr_real_2_7', '', '']
['', 'input', '[17:0]', 'i_Wixr_imag_2_7', '', '']
['', 'input', '[17:0]', 'i_Wfxr_real_2_7', '', '']
['', 'input', '[17:0]', 'i_Wfxr_imag_2_7', '', '']
['', 'input', '[17:0]', 'i_Woxr_real_2_7', '', '']
['', 'input', '[17:0]', 'i_Woxr_imag_2_7', '', '']
['', 'input', '[17:0]', 'i_Wcxr_real_2_7', '', '']
['', 'input', '[17:0]', 'i_Wcxr_imag_2_7', '', '']
['', 'input', '[17:0]', 'i_Wixr_real_2_8', '', '']
['', 'input', '[17:0]', 'i_Wixr_imag_2_8', '', '']
['', 'input', '[17:0]', 'i_Wfxr_real_2_8', '', '']
['', 'input', '[17:0]', 'i_Wfxr_imag_2_8', '', '']
['', 'input', '[17:0]', 'i_Woxr_real_2_8', '', '']
['', 'input', '[17:0]', 'i_Woxr_imag_2_8', '', '']
['', 'input', '[17:0]', 'i_Wcxr_real_2_8', '', '']
['', 'input', '[17:0]', 'i_Wcxr_imag_2_8', '', '']
['', 'output', 'o_valid', '', '']
['', 'output', 'o_ready', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_0_0', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_0_0', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_0_0', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_0_0', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_0_1', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_0_1', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_0_1', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_0_1', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_0_2', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_0_2', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_0_2', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_0_2', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_0_3', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_0_3', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_0_3', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_0_3', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_0_4', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_0_4', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_0_4', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_0_4', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_0_5', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_0_5', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_0_5', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_0_5', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_0_6', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_0_6', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_0_6', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_0_6', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_0_7', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_0_7', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_0_7', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_0_7', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_0_8', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_0_8', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_0_8', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_0_8', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_0_9', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_0_9', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_0_9', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_0_9', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_0_10', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_0_10', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_0_10', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_0_10', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_0_11', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_0_11', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_0_11', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_0_11', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_0_12', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_0_12', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_0_12', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_0_12', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_0_13', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_0_13', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_0_13', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_0_13', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_0_14', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_0_14', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_0_14', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_0_14', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_0_15', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_0_15', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_0_15', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_0_15', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_1_0', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_1_0', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_1_0', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_1_0', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_1_1', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_1_1', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_1_1', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_1_1', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_1_2', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_1_2', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_1_2', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_1_2', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_1_3', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_1_3', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_1_3', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_1_3', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_1_4', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_1_4', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_1_4', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_1_4', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_1_5', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_1_5', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_1_5', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_1_5', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_1_6', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_1_6', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_1_6', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_1_6', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_1_7', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_1_7', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_1_7', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_1_7', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_1_8', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_1_8', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_1_8', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_1_8', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_1_9', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_1_9', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_1_9', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_1_9', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_1_10', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_1_10', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_1_10', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_1_10', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_1_11', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_1_11', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_1_11', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_1_11', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_1_12', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_1_12', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_1_12', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_1_12', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_1_13', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_1_13', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_1_13', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_1_13', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_1_14', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_1_14', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_1_14', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_1_14', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_1_15', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_1_15', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_1_15', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_1_15', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_2_0', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_2_0', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_2_0', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_2_0', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_2_1', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_2_1', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_2_1', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_2_1', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_2_2', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_2_2', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_2_2', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_2_2', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_2_3', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_2_3', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_2_3', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_2_3', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_2_4', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_2_4', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_2_4', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_2_4', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_2_5', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_2_5', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_2_5', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_2_5', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_2_6', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_2_6', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_2_6', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_2_6', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_2_7', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_2_7', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_2_7', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_2_7', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_2_8', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_2_8', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_2_8', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_2_8', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_2_9', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_2_9', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_2_9', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_2_9', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_2_10', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_2_10', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_2_10', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_2_10', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_2_11', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_2_11', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_2_11', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_2_11', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_2_12', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_2_12', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_2_12', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_2_12', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_2_13', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_2_13', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_2_13', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_2_13', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_2_14', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_2_14', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_2_14', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_2_14', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_2_15', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_2_15', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_2_15', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_2_15', '', '']
['', 'input', 'i_valid', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_1_18_10_160_512_3_16_1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'C_LSTM_stage_2_18_10_48_1', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'reset', '', '']
['', 'input', 'enable', '', '']
['', 'input', 'i_valid', '', '']
['', 'input', '[17:0]', 'Ct_1_0', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_0', '', '']
['', 'input', '[17:0]', 'Wic_0', '', '']
['', 'input', '[17:0]', 'bi_0', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_0', '', '']
['', 'input', '[17:0]', 'Wfc_0', '', '']
['', 'input', '[17:0]', 'bf_0', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_0', '', '']
['', 'input', '[17:0]', 'Woc_0', '', '']
['', 'input', '[17:0]', 'bo_0', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_0', '', '']
['', 'input', '[17:0]', 'bc_0', '', '']
['', 'output', '[17:0]', 'out_mt_0', '', '']
['', 'output', '[17:0]', 'out_ct_0', '', '']
['', 'input', '[17:0]', 'Ct_1_1', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_1', '', '']
['', 'input', '[17:0]', 'Wic_1', '', '']
['', 'input', '[17:0]', 'bi_1', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_1', '', '']
['', 'input', '[17:0]', 'Wfc_1', '', '']
['', 'input', '[17:0]', 'bf_1', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_1', '', '']
['', 'input', '[17:0]', 'Woc_1', '', '']
['', 'input', '[17:0]', 'bo_1', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_1', '', '']
['', 'input', '[17:0]', 'bc_1', '', '']
['', 'output', '[17:0]', 'out_mt_1', '', '']
['', 'output', '[17:0]', 'out_ct_1', '', '']
['', 'input', '[17:0]', 'Ct_1_2', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_2', '', '']
['', 'input', '[17:0]', 'Wic_2', '', '']
['', 'input', '[17:0]', 'bi_2', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_2', '', '']
['', 'input', '[17:0]', 'Wfc_2', '', '']
['', 'input', '[17:0]', 'bf_2', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_2', '', '']
['', 'input', '[17:0]', 'Woc_2', '', '']
['', 'input', '[17:0]', 'bo_2', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_2', '', '']
['', 'input', '[17:0]', 'bc_2', '', '']
['', 'output', '[17:0]', 'out_mt_2', '', '']
['', 'output', '[17:0]', 'out_ct_2', '', '']
['', 'input', '[17:0]', 'Ct_1_3', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_3', '', '']
['', 'input', '[17:0]', 'Wic_3', '', '']
['', 'input', '[17:0]', 'bi_3', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_3', '', '']
['', 'input', '[17:0]', 'Wfc_3', '', '']
['', 'input', '[17:0]', 'bf_3', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_3', '', '']
['', 'input', '[17:0]', 'Woc_3', '', '']
['', 'input', '[17:0]', 'bo_3', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_3', '', '']
['', 'input', '[17:0]', 'bc_3', '', '']
['', 'output', '[17:0]', 'out_mt_3', '', '']
['', 'output', '[17:0]', 'out_ct_3', '', '']
['', 'input', '[17:0]', 'Ct_1_4', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_4', '', '']
['', 'input', '[17:0]', 'Wic_4', '', '']
['', 'input', '[17:0]', 'bi_4', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_4', '', '']
['', 'input', '[17:0]', 'Wfc_4', '', '']
['', 'input', '[17:0]', 'bf_4', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_4', '', '']
['', 'input', '[17:0]', 'Woc_4', '', '']
['', 'input', '[17:0]', 'bo_4', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_4', '', '']
['', 'input', '[17:0]', 'bc_4', '', '']
['', 'output', '[17:0]', 'out_mt_4', '', '']
['', 'output', '[17:0]', 'out_ct_4', '', '']
['', 'input', '[17:0]', 'Ct_1_5', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_5', '', '']
['', 'input', '[17:0]', 'Wic_5', '', '']
['', 'input', '[17:0]', 'bi_5', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_5', '', '']
['', 'input', '[17:0]', 'Wfc_5', '', '']
['', 'input', '[17:0]', 'bf_5', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_5', '', '']
['', 'input', '[17:0]', 'Woc_5', '', '']
['', 'input', '[17:0]', 'bo_5', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_5', '', '']
['', 'input', '[17:0]', 'bc_5', '', '']
['', 'output', '[17:0]', 'out_mt_5', '', '']
['', 'output', '[17:0]', 'out_ct_5', '', '']
['', 'input', '[17:0]', 'Ct_1_6', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_6', '', '']
['', 'input', '[17:0]', 'Wic_6', '', '']
['', 'input', '[17:0]', 'bi_6', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_6', '', '']
['', 'input', '[17:0]', 'Wfc_6', '', '']
['', 'input', '[17:0]', 'bf_6', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_6', '', '']
['', 'input', '[17:0]', 'Woc_6', '', '']
['', 'input', '[17:0]', 'bo_6', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_6', '', '']
['', 'input', '[17:0]', 'bc_6', '', '']
['', 'output', '[17:0]', 'out_mt_6', '', '']
['', 'output', '[17:0]', 'out_ct_6', '', '']
['', 'input', '[17:0]', 'Ct_1_7', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_7', '', '']
['', 'input', '[17:0]', 'Wic_7', '', '']
['', 'input', '[17:0]', 'bi_7', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_7', '', '']
['', 'input', '[17:0]', 'Wfc_7', '', '']
['', 'input', '[17:0]', 'bf_7', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_7', '', '']
['', 'input', '[17:0]', 'Woc_7', '', '']
['', 'input', '[17:0]', 'bo_7', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_7', '', '']
['', 'input', '[17:0]', 'bc_7', '', '']
['', 'output', '[17:0]', 'out_mt_7', '', '']
['', 'output', '[17:0]', 'out_ct_7', '', '']
['', 'input', '[17:0]', 'Ct_1_8', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_8', '', '']
['', 'input', '[17:0]', 'Wic_8', '', '']
['', 'input', '[17:0]', 'bi_8', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_8', '', '']
['', 'input', '[17:0]', 'Wfc_8', '', '']
['', 'input', '[17:0]', 'bf_8', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_8', '', '']
['', 'input', '[17:0]', 'Woc_8', '', '']
['', 'input', '[17:0]', 'bo_8', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_8', '', '']
['', 'input', '[17:0]', 'bc_8', '', '']
['', 'output', '[17:0]', 'out_mt_8', '', '']
['', 'output', '[17:0]', 'out_ct_8', '', '']
['', 'input', '[17:0]', 'Ct_1_9', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_9', '', '']
['', 'input', '[17:0]', 'Wic_9', '', '']
['', 'input', '[17:0]', 'bi_9', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_9', '', '']
['', 'input', '[17:0]', 'Wfc_9', '', '']
['', 'input', '[17:0]', 'bf_9', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_9', '', '']
['', 'input', '[17:0]', 'Woc_9', '', '']
['', 'input', '[17:0]', 'bo_9', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_9', '', '']
['', 'input', '[17:0]', 'bc_9', '', '']
['', 'output', '[17:0]', 'out_mt_9', '', '']
['', 'output', '[17:0]', 'out_ct_9', '', '']
['', 'input', '[17:0]', 'Ct_1_10', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_10', '', '']
['', 'input', '[17:0]', 'Wic_10', '', '']
['', 'input', '[17:0]', 'bi_10', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_10', '', '']
['', 'input', '[17:0]', 'Wfc_10', '', '']
['', 'input', '[17:0]', 'bf_10', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_10', '', '']
['', 'input', '[17:0]', 'Woc_10', '', '']
['', 'input', '[17:0]', 'bo_10', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_10', '', '']
['', 'input', '[17:0]', 'bc_10', '', '']
['', 'output', '[17:0]', 'out_mt_10', '', '']
['', 'output', '[17:0]', 'out_ct_10', '', '']
['', 'input', '[17:0]', 'Ct_1_11', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_11', '', '']
['', 'input', '[17:0]', 'Wic_11', '', '']
['', 'input', '[17:0]', 'bi_11', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_11', '', '']
['', 'input', '[17:0]', 'Wfc_11', '', '']
['', 'input', '[17:0]', 'bf_11', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_11', '', '']
['', 'input', '[17:0]', 'Woc_11', '', '']
['', 'input', '[17:0]', 'bo_11', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_11', '', '']
['', 'input', '[17:0]', 'bc_11', '', '']
['', 'output', '[17:0]', 'out_mt_11', '', '']
['', 'output', '[17:0]', 'out_ct_11', '', '']
['', 'input', '[17:0]', 'Ct_1_12', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_12', '', '']
['', 'input', '[17:0]', 'Wic_12', '', '']
['', 'input', '[17:0]', 'bi_12', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_12', '', '']
['', 'input', '[17:0]', 'Wfc_12', '', '']
['', 'input', '[17:0]', 'bf_12', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_12', '', '']
['', 'input', '[17:0]', 'Woc_12', '', '']
['', 'input', '[17:0]', 'bo_12', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_12', '', '']
['', 'input', '[17:0]', 'bc_12', '', '']
['', 'output', '[17:0]', 'out_mt_12', '', '']
['', 'output', '[17:0]', 'out_ct_12', '', '']
['', 'input', '[17:0]', 'Ct_1_13', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_13', '', '']
['', 'input', '[17:0]', 'Wic_13', '', '']
['', 'input', '[17:0]', 'bi_13', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_13', '', '']
['', 'input', '[17:0]', 'Wfc_13', '', '']
['', 'input', '[17:0]', 'bf_13', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_13', '', '']
['', 'input', '[17:0]', 'Woc_13', '', '']
['', 'input', '[17:0]', 'bo_13', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_13', '', '']
['', 'input', '[17:0]', 'bc_13', '', '']
['', 'output', '[17:0]', 'out_mt_13', '', '']
['', 'output', '[17:0]', 'out_ct_13', '', '']
['', 'input', '[17:0]', 'Ct_1_14', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_14', '', '']
['', 'input', '[17:0]', 'Wic_14', '', '']
['', 'input', '[17:0]', 'bi_14', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_14', '', '']
['', 'input', '[17:0]', 'Wfc_14', '', '']
['', 'input', '[17:0]', 'bf_14', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_14', '', '']
['', 'input', '[17:0]', 'Woc_14', '', '']
['', 'input', '[17:0]', 'bo_14', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_14', '', '']
['', 'input', '[17:0]', 'bc_14', '', '']
['', 'output', '[17:0]', 'out_mt_14', '', '']
['', 'output', '[17:0]', 'out_ct_14', '', '']
['', 'input', '[17:0]', 'Ct_1_15', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_15', '', '']
['', 'input', '[17:0]', 'Wic_15', '', '']
['', 'input', '[17:0]', 'bi_15', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_15', '', '']
['', 'input', '[17:0]', 'Wfc_15', '', '']
['', 'input', '[17:0]', 'bf_15', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_15', '', '']
['', 'input', '[17:0]', 'Woc_15', '', '']
['', 'input', '[17:0]', 'bo_15', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_15', '', '']
['', 'input', '[17:0]', 'bc_15', '', '']
['', 'output', '[17:0]', 'out_mt_15', '', '']
['', 'output', '[17:0]', 'out_ct_15', '', '']
['', 'input', '[17:0]', 'Ct_1_16', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_16', '', '']
['', 'input', '[17:0]', 'Wic_16', '', '']
['', 'input', '[17:0]', 'bi_16', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_16', '', '']
['', 'input', '[17:0]', 'Wfc_16', '', '']
['', 'input', '[17:0]', 'bf_16', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_16', '', '']
['', 'input', '[17:0]', 'Woc_16', '', '']
['', 'input', '[17:0]', 'bo_16', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_16', '', '']
['', 'input', '[17:0]', 'bc_16', '', '']
['', 'output', '[17:0]', 'out_mt_16', '', '']
['', 'output', '[17:0]', 'out_ct_16', '', '']
['', 'input', '[17:0]', 'Ct_1_17', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_17', '', '']
['', 'input', '[17:0]', 'Wic_17', '', '']
['', 'input', '[17:0]', 'bi_17', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_17', '', '']
['', 'input', '[17:0]', 'Wfc_17', '', '']
['', 'input', '[17:0]', 'bf_17', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_17', '', '']
['', 'input', '[17:0]', 'Woc_17', '', '']
['', 'input', '[17:0]', 'bo_17', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_17', '', '']
['', 'input', '[17:0]', 'bc_17', '', '']
['', 'output', '[17:0]', 'out_mt_17', '', '']
['', 'output', '[17:0]', 'out_ct_17', '', '']
['', 'input', '[17:0]', 'Ct_1_18', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_18', '', '']
['', 'input', '[17:0]', 'Wic_18', '', '']
['', 'input', '[17:0]', 'bi_18', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_18', '', '']
['', 'input', '[17:0]', 'Wfc_18', '', '']
['', 'input', '[17:0]', 'bf_18', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_18', '', '']
['', 'input', '[17:0]', 'Woc_18', '', '']
['', 'input', '[17:0]', 'bo_18', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_18', '', '']
['', 'input', '[17:0]', 'bc_18', '', '']
['', 'output', '[17:0]', 'out_mt_18', '', '']
['', 'output', '[17:0]', 'out_ct_18', '', '']
['', 'input', '[17:0]', 'Ct_1_19', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_19', '', '']
['', 'input', '[17:0]', 'Wic_19', '', '']
['', 'input', '[17:0]', 'bi_19', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_19', '', '']
['', 'input', '[17:0]', 'Wfc_19', '', '']
['', 'input', '[17:0]', 'bf_19', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_19', '', '']
['', 'input', '[17:0]', 'Woc_19', '', '']
['', 'input', '[17:0]', 'bo_19', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_19', '', '']
['', 'input', '[17:0]', 'bc_19', '', '']
['', 'output', '[17:0]', 'out_mt_19', '', '']
['', 'output', '[17:0]', 'out_ct_19', '', '']
['', 'input', '[17:0]', 'Ct_1_20', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_20', '', '']
['', 'input', '[17:0]', 'Wic_20', '', '']
['', 'input', '[17:0]', 'bi_20', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_20', '', '']
['', 'input', '[17:0]', 'Wfc_20', '', '']
['', 'input', '[17:0]', 'bf_20', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_20', '', '']
['', 'input', '[17:0]', 'Woc_20', '', '']
['', 'input', '[17:0]', 'bo_20', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_20', '', '']
['', 'input', '[17:0]', 'bc_20', '', '']
['', 'output', '[17:0]', 'out_mt_20', '', '']
['', 'output', '[17:0]', 'out_ct_20', '', '']
['', 'input', '[17:0]', 'Ct_1_21', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_21', '', '']
['', 'input', '[17:0]', 'Wic_21', '', '']
['', 'input', '[17:0]', 'bi_21', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_21', '', '']
['', 'input', '[17:0]', 'Wfc_21', '', '']
['', 'input', '[17:0]', 'bf_21', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_21', '', '']
['', 'input', '[17:0]', 'Woc_21', '', '']
['', 'input', '[17:0]', 'bo_21', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_21', '', '']
['', 'input', '[17:0]', 'bc_21', '', '']
['', 'output', '[17:0]', 'out_mt_21', '', '']
['', 'output', '[17:0]', 'out_ct_21', '', '']
['', 'input', '[17:0]', 'Ct_1_22', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_22', '', '']
['', 'input', '[17:0]', 'Wic_22', '', '']
['', 'input', '[17:0]', 'bi_22', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_22', '', '']
['', 'input', '[17:0]', 'Wfc_22', '', '']
['', 'input', '[17:0]', 'bf_22', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_22', '', '']
['', 'input', '[17:0]', 'Woc_22', '', '']
['', 'input', '[17:0]', 'bo_22', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_22', '', '']
['', 'input', '[17:0]', 'bc_22', '', '']
['', 'output', '[17:0]', 'out_mt_22', '', '']
['', 'output', '[17:0]', 'out_ct_22', '', '']
['', 'input', '[17:0]', 'Ct_1_23', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_23', '', '']
['', 'input', '[17:0]', 'Wic_23', '', '']
['', 'input', '[17:0]', 'bi_23', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_23', '', '']
['', 'input', '[17:0]', 'Wfc_23', '', '']
['', 'input', '[17:0]', 'bf_23', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_23', '', '']
['', 'input', '[17:0]', 'Woc_23', '', '']
['', 'input', '[17:0]', 'bo_23', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_23', '', '']
['', 'input', '[17:0]', 'bc_23', '', '']
['', 'output', '[17:0]', 'out_mt_23', '', '']
['', 'output', '[17:0]', 'out_ct_23', '', '']
['', 'input', '[17:0]', 'Ct_1_24', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_24', '', '']
['', 'input', '[17:0]', 'Wic_24', '', '']
['', 'input', '[17:0]', 'bi_24', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_24', '', '']
['', 'input', '[17:0]', 'Wfc_24', '', '']
['', 'input', '[17:0]', 'bf_24', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_24', '', '']
['', 'input', '[17:0]', 'Woc_24', '', '']
['', 'input', '[17:0]', 'bo_24', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_24', '', '']
['', 'input', '[17:0]', 'bc_24', '', '']
['', 'output', '[17:0]', 'out_mt_24', '', '']
['', 'output', '[17:0]', 'out_ct_24', '', '']
['', 'input', '[17:0]', 'Ct_1_25', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_25', '', '']
['', 'input', '[17:0]', 'Wic_25', '', '']
['', 'input', '[17:0]', 'bi_25', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_25', '', '']
['', 'input', '[17:0]', 'Wfc_25', '', '']
['', 'input', '[17:0]', 'bf_25', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_25', '', '']
['', 'input', '[17:0]', 'Woc_25', '', '']
['', 'input', '[17:0]', 'bo_25', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_25', '', '']
['', 'input', '[17:0]', 'bc_25', '', '']
['', 'output', '[17:0]', 'out_mt_25', '', '']
['', 'output', '[17:0]', 'out_ct_25', '', '']
['', 'input', '[17:0]', 'Ct_1_26', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_26', '', '']
['', 'input', '[17:0]', 'Wic_26', '', '']
['', 'input', '[17:0]', 'bi_26', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_26', '', '']
['', 'input', '[17:0]', 'Wfc_26', '', '']
['', 'input', '[17:0]', 'bf_26', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_26', '', '']
['', 'input', '[17:0]', 'Woc_26', '', '']
['', 'input', '[17:0]', 'bo_26', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_26', '', '']
['', 'input', '[17:0]', 'bc_26', '', '']
['', 'output', '[17:0]', 'out_mt_26', '', '']
['', 'output', '[17:0]', 'out_ct_26', '', '']
['', 'input', '[17:0]', 'Ct_1_27', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_27', '', '']
['', 'input', '[17:0]', 'Wic_27', '', '']
['', 'input', '[17:0]', 'bi_27', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_27', '', '']
['', 'input', '[17:0]', 'Wfc_27', '', '']
['', 'input', '[17:0]', 'bf_27', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_27', '', '']
['', 'input', '[17:0]', 'Woc_27', '', '']
['', 'input', '[17:0]', 'bo_27', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_27', '', '']
['', 'input', '[17:0]', 'bc_27', '', '']
['', 'output', '[17:0]', 'out_mt_27', '', '']
['', 'output', '[17:0]', 'out_ct_27', '', '']
['', 'input', '[17:0]', 'Ct_1_28', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_28', '', '']
['', 'input', '[17:0]', 'Wic_28', '', '']
['', 'input', '[17:0]', 'bi_28', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_28', '', '']
['', 'input', '[17:0]', 'Wfc_28', '', '']
['', 'input', '[17:0]', 'bf_28', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_28', '', '']
['', 'input', '[17:0]', 'Woc_28', '', '']
['', 'input', '[17:0]', 'bo_28', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_28', '', '']
['', 'input', '[17:0]', 'bc_28', '', '']
['', 'output', '[17:0]', 'out_mt_28', '', '']
['', 'output', '[17:0]', 'out_ct_28', '', '']
['', 'input', '[17:0]', 'Ct_1_29', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_29', '', '']
['', 'input', '[17:0]', 'Wic_29', '', '']
['', 'input', '[17:0]', 'bi_29', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_29', '', '']
['', 'input', '[17:0]', 'Wfc_29', '', '']
['', 'input', '[17:0]', 'bf_29', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_29', '', '']
['', 'input', '[17:0]', 'Woc_29', '', '']
['', 'input', '[17:0]', 'bo_29', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_29', '', '']
['', 'input', '[17:0]', 'bc_29', '', '']
['', 'output', '[17:0]', 'out_mt_29', '', '']
['', 'output', '[17:0]', 'out_ct_29', '', '']
['', 'input', '[17:0]', 'Ct_1_30', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_30', '', '']
['', 'input', '[17:0]', 'Wic_30', '', '']
['', 'input', '[17:0]', 'bi_30', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_30', '', '']
['', 'input', '[17:0]', 'Wfc_30', '', '']
['', 'input', '[17:0]', 'bf_30', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_30', '', '']
['', 'input', '[17:0]', 'Woc_30', '', '']
['', 'input', '[17:0]', 'bo_30', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_30', '', '']
['', 'input', '[17:0]', 'bc_30', '', '']
['', 'output', '[17:0]', 'out_mt_30', '', '']
['', 'output', '[17:0]', 'out_ct_30', '', '']
['', 'input', '[17:0]', 'Ct_1_31', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_31', '', '']
['', 'input', '[17:0]', 'Wic_31', '', '']
['', 'input', '[17:0]', 'bi_31', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_31', '', '']
['', 'input', '[17:0]', 'Wfc_31', '', '']
['', 'input', '[17:0]', 'bf_31', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_31', '', '']
['', 'input', '[17:0]', 'Woc_31', '', '']
['', 'input', '[17:0]', 'bo_31', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_31', '', '']
['', 'input', '[17:0]', 'bc_31', '', '']
['', 'output', '[17:0]', 'out_mt_31', '', '']
['', 'output', '[17:0]', 'out_ct_31', '', '']
['', 'input', '[17:0]', 'Ct_1_32', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_32', '', '']
['', 'input', '[17:0]', 'Wic_32', '', '']
['', 'input', '[17:0]', 'bi_32', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_32', '', '']
['', 'input', '[17:0]', 'Wfc_32', '', '']
['', 'input', '[17:0]', 'bf_32', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_32', '', '']
['', 'input', '[17:0]', 'Woc_32', '', '']
['', 'input', '[17:0]', 'bo_32', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_32', '', '']
['', 'input', '[17:0]', 'bc_32', '', '']
['', 'output', '[17:0]', 'out_mt_32', '', '']
['', 'output', '[17:0]', 'out_ct_32', '', '']
['', 'input', '[17:0]', 'Ct_1_33', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_33', '', '']
['', 'input', '[17:0]', 'Wic_33', '', '']
['', 'input', '[17:0]', 'bi_33', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_33', '', '']
['', 'input', '[17:0]', 'Wfc_33', '', '']
['', 'input', '[17:0]', 'bf_33', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_33', '', '']
['', 'input', '[17:0]', 'Woc_33', '', '']
['', 'input', '[17:0]', 'bo_33', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_33', '', '']
['', 'input', '[17:0]', 'bc_33', '', '']
['', 'output', '[17:0]', 'out_mt_33', '', '']
['', 'output', '[17:0]', 'out_ct_33', '', '']
['', 'input', '[17:0]', 'Ct_1_34', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_34', '', '']
['', 'input', '[17:0]', 'Wic_34', '', '']
['', 'input', '[17:0]', 'bi_34', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_34', '', '']
['', 'input', '[17:0]', 'Wfc_34', '', '']
['', 'input', '[17:0]', 'bf_34', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_34', '', '']
['', 'input', '[17:0]', 'Woc_34', '', '']
['', 'input', '[17:0]', 'bo_34', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_34', '', '']
['', 'input', '[17:0]', 'bc_34', '', '']
['', 'output', '[17:0]', 'out_mt_34', '', '']
['', 'output', '[17:0]', 'out_ct_34', '', '']
['', 'input', '[17:0]', 'Ct_1_35', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_35', '', '']
['', 'input', '[17:0]', 'Wic_35', '', '']
['', 'input', '[17:0]', 'bi_35', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_35', '', '']
['', 'input', '[17:0]', 'Wfc_35', '', '']
['', 'input', '[17:0]', 'bf_35', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_35', '', '']
['', 'input', '[17:0]', 'Woc_35', '', '']
['', 'input', '[17:0]', 'bo_35', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_35', '', '']
['', 'input', '[17:0]', 'bc_35', '', '']
['', 'output', '[17:0]', 'out_mt_35', '', '']
['', 'output', '[17:0]', 'out_ct_35', '', '']
['', 'input', '[17:0]', 'Ct_1_36', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_36', '', '']
['', 'input', '[17:0]', 'Wic_36', '', '']
['', 'input', '[17:0]', 'bi_36', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_36', '', '']
['', 'input', '[17:0]', 'Wfc_36', '', '']
['', 'input', '[17:0]', 'bf_36', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_36', '', '']
['', 'input', '[17:0]', 'Woc_36', '', '']
['', 'input', '[17:0]', 'bo_36', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_36', '', '']
['', 'input', '[17:0]', 'bc_36', '', '']
['', 'output', '[17:0]', 'out_mt_36', '', '']
['', 'output', '[17:0]', 'out_ct_36', '', '']
['', 'input', '[17:0]', 'Ct_1_37', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_37', '', '']
['', 'input', '[17:0]', 'Wic_37', '', '']
['', 'input', '[17:0]', 'bi_37', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_37', '', '']
['', 'input', '[17:0]', 'Wfc_37', '', '']
['', 'input', '[17:0]', 'bf_37', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_37', '', '']
['', 'input', '[17:0]', 'Woc_37', '', '']
['', 'input', '[17:0]', 'bo_37', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_37', '', '']
['', 'input', '[17:0]', 'bc_37', '', '']
['', 'output', '[17:0]', 'out_mt_37', '', '']
['', 'output', '[17:0]', 'out_ct_37', '', '']
['', 'input', '[17:0]', 'Ct_1_38', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_38', '', '']
['', 'input', '[17:0]', 'Wic_38', '', '']
['', 'input', '[17:0]', 'bi_38', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_38', '', '']
['', 'input', '[17:0]', 'Wfc_38', '', '']
['', 'input', '[17:0]', 'bf_38', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_38', '', '']
['', 'input', '[17:0]', 'Woc_38', '', '']
['', 'input', '[17:0]', 'bo_38', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_38', '', '']
['', 'input', '[17:0]', 'bc_38', '', '']
['', 'output', '[17:0]', 'out_mt_38', '', '']
['', 'output', '[17:0]', 'out_ct_38', '', '']
['', 'input', '[17:0]', 'Ct_1_39', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_39', '', '']
['', 'input', '[17:0]', 'Wic_39', '', '']
['', 'input', '[17:0]', 'bi_39', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_39', '', '']
['', 'input', '[17:0]', 'Wfc_39', '', '']
['', 'input', '[17:0]', 'bf_39', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_39', '', '']
['', 'input', '[17:0]', 'Woc_39', '', '']
['', 'input', '[17:0]', 'bo_39', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_39', '', '']
['', 'input', '[17:0]', 'bc_39', '', '']
['', 'output', '[17:0]', 'out_mt_39', '', '']
['', 'output', '[17:0]', 'out_ct_39', '', '']
['', 'input', '[17:0]', 'Ct_1_40', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_40', '', '']
['', 'input', '[17:0]', 'Wic_40', '', '']
['', 'input', '[17:0]', 'bi_40', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_40', '', '']
['', 'input', '[17:0]', 'Wfc_40', '', '']
['', 'input', '[17:0]', 'bf_40', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_40', '', '']
['', 'input', '[17:0]', 'Woc_40', '', '']
['', 'input', '[17:0]', 'bo_40', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_40', '', '']
['', 'input', '[17:0]', 'bc_40', '', '']
['', 'output', '[17:0]', 'out_mt_40', '', '']
['', 'output', '[17:0]', 'out_ct_40', '', '']
['', 'input', '[17:0]', 'Ct_1_41', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_41', '', '']
['', 'input', '[17:0]', 'Wic_41', '', '']
['', 'input', '[17:0]', 'bi_41', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_41', '', '']
['', 'input', '[17:0]', 'Wfc_41', '', '']
['', 'input', '[17:0]', 'bf_41', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_41', '', '']
['', 'input', '[17:0]', 'Woc_41', '', '']
['', 'input', '[17:0]', 'bo_41', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_41', '', '']
['', 'input', '[17:0]', 'bc_41', '', '']
['', 'output', '[17:0]', 'out_mt_41', '', '']
['', 'output', '[17:0]', 'out_ct_41', '', '']
['', 'input', '[17:0]', 'Ct_1_42', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_42', '', '']
['', 'input', '[17:0]', 'Wic_42', '', '']
['', 'input', '[17:0]', 'bi_42', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_42', '', '']
['', 'input', '[17:0]', 'Wfc_42', '', '']
['', 'input', '[17:0]', 'bf_42', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_42', '', '']
['', 'input', '[17:0]', 'Woc_42', '', '']
['', 'input', '[17:0]', 'bo_42', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_42', '', '']
['', 'input', '[17:0]', 'bc_42', '', '']
['', 'output', '[17:0]', 'out_mt_42', '', '']
['', 'output', '[17:0]', 'out_ct_42', '', '']
['', 'input', '[17:0]', 'Ct_1_43', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_43', '', '']
['', 'input', '[17:0]', 'Wic_43', '', '']
['', 'input', '[17:0]', 'bi_43', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_43', '', '']
['', 'input', '[17:0]', 'Wfc_43', '', '']
['', 'input', '[17:0]', 'bf_43', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_43', '', '']
['', 'input', '[17:0]', 'Woc_43', '', '']
['', 'input', '[17:0]', 'bo_43', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_43', '', '']
['', 'input', '[17:0]', 'bc_43', '', '']
['', 'output', '[17:0]', 'out_mt_43', '', '']
['', 'output', '[17:0]', 'out_ct_43', '', '']
['', 'input', '[17:0]', 'Ct_1_44', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_44', '', '']
['', 'input', '[17:0]', 'Wic_44', '', '']
['', 'input', '[17:0]', 'bi_44', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_44', '', '']
['', 'input', '[17:0]', 'Wfc_44', '', '']
['', 'input', '[17:0]', 'bf_44', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_44', '', '']
['', 'input', '[17:0]', 'Woc_44', '', '']
['', 'input', '[17:0]', 'bo_44', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_44', '', '']
['', 'input', '[17:0]', 'bc_44', '', '']
['', 'output', '[17:0]', 'out_mt_44', '', '']
['', 'output', '[17:0]', 'out_ct_44', '', '']
['', 'input', '[17:0]', 'Ct_1_45', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_45', '', '']
['', 'input', '[17:0]', 'Wic_45', '', '']
['', 'input', '[17:0]', 'bi_45', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_45', '', '']
['', 'input', '[17:0]', 'Wfc_45', '', '']
['', 'input', '[17:0]', 'bf_45', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_45', '', '']
['', 'input', '[17:0]', 'Woc_45', '', '']
['', 'input', '[17:0]', 'bo_45', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_45', '', '']
['', 'input', '[17:0]', 'bc_45', '', '']
['', 'output', '[17:0]', 'out_mt_45', '', '']
['', 'output', '[17:0]', 'out_ct_45', '', '']
['', 'input', '[17:0]', 'Ct_1_46', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_46', '', '']
['', 'input', '[17:0]', 'Wic_46', '', '']
['', 'input', '[17:0]', 'bi_46', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_46', '', '']
['', 'input', '[17:0]', 'Wfc_46', '', '']
['', 'input', '[17:0]', 'bf_46', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_46', '', '']
['', 'input', '[17:0]', 'Woc_46', '', '']
['', 'input', '[17:0]', 'bo_46', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_46', '', '']
['', 'input', '[17:0]', 'bc_46', '', '']
['', 'output', '[17:0]', 'out_mt_46', '', '']
['', 'output', '[17:0]', 'out_ct_46', '', '']
['', 'input', '[17:0]', 'Ct_1_47', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_47', '', '']
['', 'input', '[17:0]', 'Wic_47', '', '']
['', 'input', '[17:0]', 'bi_47', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_47', '', '']
['', 'input', '[17:0]', 'Wfc_47', '', '']
['', 'input', '[17:0]', 'bf_47', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_47', '', '']
['', 'input', '[17:0]', 'Woc_47', '', '']
['', 'input', '[17:0]', 'bo_47', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_47', '', '']
['', 'input', '[17:0]', 'bc_47', '', '']
['', 'output', '[17:0]', 'out_mt_47', '', '']
['', 'output', '[17:0]', 'out_ct_47', '', '']
['', 'output', 'o_valid', '', '']
['', 'output', 'o_ready', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_2_18_10_48_1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'C_LSTM_stage_3_18_10_64_2048_3_16_1', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'reset', '', '']
['', 'input', 'i_ready', '', '']
['', 'input', 'i_valid', '', '']
['', 'input', '[17:0]', 'i_mt_0', '', '']
['', 'input', '[17:0]', 'i_mt_1', '', '']
['', 'input', '[17:0]', 'i_mt_2', '', '']
['', 'input', '[17:0]', 'i_mt_3', '', '']
['', 'input', '[17:0]', 'i_mt_4', '', '']
['', 'input', '[17:0]', 'i_mt_5', '', '']
['', 'input', '[17:0]', 'i_mt_6', '', '']
['', 'input', '[17:0]', 'i_mt_7', '', '']
['', 'input', '[17:0]', 'i_mt_8', '', '']
['', 'input', '[17:0]', 'i_mt_9', '', '']
['', 'input', '[17:0]', 'i_mt_10', '', '']
['', 'input', '[17:0]', 'i_mt_11', '', '']
['', 'input', '[17:0]', 'i_mt_12', '', '']
['', 'input', '[17:0]', 'i_mt_13', '', '']
['', 'input', '[17:0]', 'i_mt_14', '', '']
['', 'input', '[17:0]', 'i_mt_15', '', '']
['', 'output', '[17:0]', 'o_Yt_0_0', '', '']
['', 'output', '[17:0]', 'o_Yt_0_1', '', '']
['', 'output', '[17:0]', 'o_Yt_0_2', '', '']
['', 'output', '[17:0]', 'o_Yt_0_3', '', '']
['', 'output', '[17:0]', 'o_Yt_0_4', '', '']
['', 'output', '[17:0]', 'o_Yt_0_5', '', '']
['', 'output', '[17:0]', 'o_Yt_0_6', '', '']
['', 'output', '[17:0]', 'o_Yt_0_7', '', '']
['', 'output', '[17:0]', 'o_Yt_0_8', '', '']
['', 'output', '[17:0]', 'o_Yt_0_9', '', '']
['', 'output', '[17:0]', 'o_Yt_0_10', '', '']
['', 'output', '[17:0]', 'o_Yt_0_11', '', '']
['', 'output', '[17:0]', 'o_Yt_0_12', '', '']
['', 'output', '[17:0]', 'o_Yt_0_13', '', '']
['', 'output', '[17:0]', 'o_Yt_0_14', '', '']
['', 'output', '[17:0]', 'o_Yt_0_15', '', '']
['', 'output', '[17:0]', 'o_Yt_1_0', '', '']
['', 'output', '[17:0]', 'o_Yt_1_1', '', '']
['', 'output', '[17:0]', 'o_Yt_1_2', '', '']
['', 'output', '[17:0]', 'o_Yt_1_3', '', '']
['', 'output', '[17:0]', 'o_Yt_1_4', '', '']
['', 'output', '[17:0]', 'o_Yt_1_5', '', '']
['', 'output', '[17:0]', 'o_Yt_1_6', '', '']
['', 'output', '[17:0]', 'o_Yt_1_7', '', '']
['', 'output', '[17:0]', 'o_Yt_1_8', '', '']
['', 'output', '[17:0]', 'o_Yt_1_9', '', '']
['', 'output', '[17:0]', 'o_Yt_1_10', '', '']
['', 'output', '[17:0]', 'o_Yt_1_11', '', '']
['', 'output', '[17:0]', 'o_Yt_1_12', '', '']
['', 'output', '[17:0]', 'o_Yt_1_13', '', '']
['', 'output', '[17:0]', 'o_Yt_1_14', '', '']
['', 'output', '[17:0]', 'o_Yt_1_15', '', '']
['', 'output', '[17:0]', 'o_Yt_2_0', '', '']
['', 'output', '[17:0]', 'o_Yt_2_1', '', '']
['', 'output', '[17:0]', 'o_Yt_2_2', '', '']
['', 'output', '[17:0]', 'o_Yt_2_3', '', '']
['', 'output', '[17:0]', 'o_Yt_2_4', '', '']
['', 'output', '[17:0]', 'o_Yt_2_5', '', '']
['', 'output', '[17:0]', 'o_Yt_2_6', '', '']
['', 'output', '[17:0]', 'o_Yt_2_7', '', '']
['', 'output', '[17:0]', 'o_Yt_2_8', '', '']
['', 'output', '[17:0]', 'o_Yt_2_9', '', '']
['', 'output', '[17:0]', 'o_Yt_2_10', '', '']
['', 'output', '[17:0]', 'o_Yt_2_11', '', '']
['', 'output', '[17:0]', 'o_Yt_2_12', '', '']
['', 'output', '[17:0]', 'o_Yt_2_13', '', '']
['', 'output', '[17:0]', 'o_Yt_2_14', '', '']
['', 'output', '[17:0]', 'o_Yt_2_15', '', '']
['', 'output', 'o_valid', '', '']
['', 'output', 'o_ready', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'abs_unit_18', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'reset', '', '']
['', 'input', 'enable', '', '']
['', 'input', 'i_valid', '', '']
['', 'input', '[17:0]', 'in', '', '']
['', 'output', 'o_valid', '', '']
['', 'output', '[17:0]', 'out', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/abs_unit_18
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'addfxp_18_1', '', '', '']
['', 'input', '[17:0]', 'a', '', '']
['', 'input', '[17:0]', 'b', '', '']
['', 'input', 'clk', '', '']
['', 'output', '[17:0]', 'q', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/addfxp_18_1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'c_matrix_vec_mult_core_18_10_16_3_1', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'reset', '', '']
['', 'input', 'i_ready', '', '']
['', 'input', 'i_valid', '', '']
['', 'input', '[17:0]', 'i_X_0', '', '']
['', 'input', '[17:0]', 'i_X_1', '', '']
['', 'input', '[17:0]', 'i_X_2', '', '']
['', 'input', '[17:0]', 'i_X_3', '', '']
['', 'input', '[17:0]', 'i_X_4', '', '']
['', 'input', '[17:0]', 'i_X_5', '', '']
['', 'input', '[17:0]', 'i_X_6', '', '']
['', 'input', '[17:0]', 'i_X_7', '', '']
['', 'input', '[17:0]', 'i_X_8', '', '']
['', 'input', '[17:0]', 'i_X_9', '', '']
['', 'input', '[17:0]', 'i_X_10', '', '']
['', 'input', '[17:0]', 'i_X_11', '', '']
['', 'input', '[17:0]', 'i_X_12', '', '']
['', 'input', '[17:0]', 'i_X_13', '', '']
['', 'input', '[17:0]', 'i_X_14', '', '']
['', 'input', '[17:0]', 'i_X_15', '', '']
['', 'input', '[17:0]', 'i_W_real_0_0', '', '']
['', 'input', '[17:0]', 'i_W_imag_0_0', '', '']
['', 'input', '[17:0]', 'i_W_real_0_1', '', '']
['', 'input', '[17:0]', 'i_W_imag_0_1', '', '']
['', 'input', '[17:0]', 'i_W_real_0_2', '', '']
['', 'input', '[17:0]', 'i_W_imag_0_2', '', '']
['', 'input', '[17:0]', 'i_W_real_0_3', '', '']
['', 'input', '[17:0]', 'i_W_imag_0_3', '', '']
['', 'input', '[17:0]', 'i_W_real_0_4', '', '']
['', 'input', '[17:0]', 'i_W_imag_0_4', '', '']
['', 'input', '[17:0]', 'i_W_real_0_5', '', '']
['', 'input', '[17:0]', 'i_W_imag_0_5', '', '']
['', 'input', '[17:0]', 'i_W_real_0_6', '', '']
['', 'input', '[17:0]', 'i_W_imag_0_6', '', '']
['', 'input', '[17:0]', 'i_W_real_0_7', '', '']
['', 'input', '[17:0]', 'i_W_imag_0_7', '', '']
['', 'input', '[17:0]', 'i_W_real_0_8', '', '']
['', 'input', '[17:0]', 'i_W_imag_0_8', '', '']
['', 'input', '[17:0]', 'i_W_real_1_0', '', '']
['', 'input', '[17:0]', 'i_W_imag_1_0', '', '']
['', 'input', '[17:0]', 'i_W_real_1_1', '', '']
['', 'input', '[17:0]', 'i_W_imag_1_1', '', '']
['', 'input', '[17:0]', 'i_W_real_1_2', '', '']
['', 'input', '[17:0]', 'i_W_imag_1_2', '', '']
['', 'input', '[17:0]', 'i_W_real_1_3', '', '']
['', 'input', '[17:0]', 'i_W_imag_1_3', '', '']
['', 'input', '[17:0]', 'i_W_real_1_4', '', '']
['', 'input', '[17:0]', 'i_W_imag_1_4', '', '']
['', 'input', '[17:0]', 'i_W_real_1_5', '', '']
['', 'input', '[17:0]', 'i_W_imag_1_5', '', '']
['', 'input', '[17:0]', 'i_W_real_1_6', '', '']
['', 'input', '[17:0]', 'i_W_imag_1_6', '', '']
['', 'input', '[17:0]', 'i_W_real_1_7', '', '']
['', 'input', '[17:0]', 'i_W_imag_1_7', '', '']
['', 'input', '[17:0]', 'i_W_real_1_8', '', '']
['', 'input', '[17:0]', 'i_W_imag_1_8', '', '']
['', 'input', '[17:0]', 'i_W_real_2_0', '', '']
['', 'input', '[17:0]', 'i_W_imag_2_0', '', '']
['', 'input', '[17:0]', 'i_W_real_2_1', '', '']
['', 'input', '[17:0]', 'i_W_imag_2_1', '', '']
['', 'input', '[17:0]', 'i_W_real_2_2', '', '']
['', 'input', '[17:0]', 'i_W_imag_2_2', '', '']
['', 'input', '[17:0]', 'i_W_real_2_3', '', '']
['', 'input', '[17:0]', 'i_W_imag_2_3', '', '']
['', 'input', '[17:0]', 'i_W_real_2_4', '', '']
['', 'input', '[17:0]', 'i_W_imag_2_4', '', '']
['', 'input', '[17:0]', 'i_W_real_2_5', '', '']
['', 'input', '[17:0]', 'i_W_imag_2_5', '', '']
['', 'input', '[17:0]', 'i_W_real_2_6', '', '']
['', 'input', '[17:0]', 'i_W_imag_2_6', '', '']
['', 'input', '[17:0]', 'i_W_real_2_7', '', '']
['', 'input', '[17:0]', 'i_W_imag_2_7', '', '']
['', 'input', '[17:0]', 'i_W_real_2_8', '', '']
['', 'input', '[17:0]', 'i_W_imag_2_8', '', '']
['', 'output', '[17:0]', 'o_Y_real_0_0', '', '']
['', 'output', '[17:0]', 'o_Y_imag_0_0', '', '']
['', 'output', '[17:0]', 'o_Y_real_0_1', '', '']
['', 'output', '[17:0]', 'o_Y_imag_0_1', '', '']
['', 'output', '[17:0]', 'o_Y_real_0_2', '', '']
['', 'output', '[17:0]', 'o_Y_imag_0_2', '', '']
['', 'output', '[17:0]', 'o_Y_real_0_3', '', '']
['', 'output', '[17:0]', 'o_Y_imag_0_3', '', '']
['', 'output', '[17:0]', 'o_Y_real_0_4', '', '']
['', 'output', '[17:0]', 'o_Y_imag_0_4', '', '']
['', 'output', '[17:0]', 'o_Y_real_0_5', '', '']
['', 'output', '[17:0]', 'o_Y_imag_0_5', '', '']
['', 'output', '[17:0]', 'o_Y_real_0_6', '', '']
['', 'output', '[17:0]', 'o_Y_imag_0_6', '', '']
['', 'output', '[17:0]', 'o_Y_real_0_7', '', '']
['', 'output', '[17:0]', 'o_Y_imag_0_7', '', '']
['', 'output', '[17:0]', 'o_Y_real_0_8', '', '']
['', 'output', '[17:0]', 'o_Y_imag_0_8', '', '']
['', 'output', '[17:0]', 'o_Y_real_0_9', '', '']
['', 'output', '[17:0]', 'o_Y_imag_0_9', '', '']
['', 'output', '[17:0]', 'o_Y_real_0_10', '', '']
['', 'output', '[17:0]', 'o_Y_imag_0_10', '', '']
['', 'output', '[17:0]', 'o_Y_real_0_11', '', '']
['', 'output', '[17:0]', 'o_Y_imag_0_11', '', '']
['', 'output', '[17:0]', 'o_Y_real_0_12', '', '']
['', 'output', '[17:0]', 'o_Y_imag_0_12', '', '']
['', 'output', '[17:0]', 'o_Y_real_0_13', '', '']
['', 'output', '[17:0]', 'o_Y_imag_0_13', '', '']
['', 'output', '[17:0]', 'o_Y_real_0_14', '', '']
['', 'output', '[17:0]', 'o_Y_imag_0_14', '', '']
['', 'output', '[17:0]', 'o_Y_real_0_15', '', '']
['', 'output', '[17:0]', 'o_Y_imag_0_15', '', '']
['', 'output', '[17:0]', 'o_Y_real_1_0', '', '']
['', 'output', '[17:0]', 'o_Y_imag_1_0', '', '']
['', 'output', '[17:0]', 'o_Y_real_1_1', '', '']
['', 'output', '[17:0]', 'o_Y_imag_1_1', '', '']
['', 'output', '[17:0]', 'o_Y_real_1_2', '', '']
['', 'output', '[17:0]', 'o_Y_imag_1_2', '', '']
['', 'output', '[17:0]', 'o_Y_real_1_3', '', '']
['', 'output', '[17:0]', 'o_Y_imag_1_3', '', '']
['', 'output', '[17:0]', 'o_Y_real_1_4', '', '']
['', 'output', '[17:0]', 'o_Y_imag_1_4', '', '']
['', 'output', '[17:0]', 'o_Y_real_1_5', '', '']
['', 'output', '[17:0]', 'o_Y_imag_1_5', '', '']
['', 'output', '[17:0]', 'o_Y_real_1_6', '', '']
['', 'output', '[17:0]', 'o_Y_imag_1_6', '', '']
['', 'output', '[17:0]', 'o_Y_real_1_7', '', '']
['', 'output', '[17:0]', 'o_Y_imag_1_7', '', '']
['', 'output', '[17:0]', 'o_Y_real_1_8', '', '']
['', 'output', '[17:0]', 'o_Y_imag_1_8', '', '']
['', 'output', '[17:0]', 'o_Y_real_1_9', '', '']
['', 'output', '[17:0]', 'o_Y_imag_1_9', '', '']
['', 'output', '[17:0]', 'o_Y_real_1_10', '', '']
['', 'output', '[17:0]', 'o_Y_imag_1_10', '', '']
['', 'output', '[17:0]', 'o_Y_real_1_11', '', '']
['', 'output', '[17:0]', 'o_Y_imag_1_11', '', '']
['', 'output', '[17:0]', 'o_Y_real_1_12', '', '']
['', 'output', '[17:0]', 'o_Y_imag_1_12', '', '']
['', 'output', '[17:0]', 'o_Y_real_1_13', '', '']
['', 'output', '[17:0]', 'o_Y_imag_1_13', '', '']
['', 'output', '[17:0]', 'o_Y_real_1_14', '', '']
['', 'output', '[17:0]', 'o_Y_imag_1_14', '', '']
['', 'output', '[17:0]', 'o_Y_real_1_15', '', '']
['', 'output', '[17:0]', 'o_Y_imag_1_15', '', '']
['', 'output', '[17:0]', 'o_Y_real_2_0', '', '']
['', 'output', '[17:0]', 'o_Y_imag_2_0', '', '']
['', 'output', '[17:0]', 'o_Y_real_2_1', '', '']
['', 'output', '[17:0]', 'o_Y_imag_2_1', '', '']
['', 'output', '[17:0]', 'o_Y_real_2_2', '', '']
['', 'output', '[17:0]', 'o_Y_imag_2_2', '', '']
['', 'output', '[17:0]', 'o_Y_real_2_3', '', '']
['', 'output', '[17:0]', 'o_Y_imag_2_3', '', '']
['', 'output', '[17:0]', 'o_Y_real_2_4', '', '']
['', 'output', '[17:0]', 'o_Y_imag_2_4', '', '']
['', 'output', '[17:0]', 'o_Y_real_2_5', '', '']
['', 'output', '[17:0]', 'o_Y_imag_2_5', '', '']
['', 'output', '[17:0]', 'o_Y_real_2_6', '', '']
['', 'output', '[17:0]', 'o_Y_imag_2_6', '', '']
['', 'output', '[17:0]', 'o_Y_real_2_7', '', '']
['', 'output', '[17:0]', 'o_Y_imag_2_7', '', '']
['', 'output', '[17:0]', 'o_Y_real_2_8', '', '']
['', 'output', '[17:0]', 'o_Y_imag_2_8', '', '']
['', 'output', '[17:0]', 'o_Y_real_2_9', '', '']
['', 'output', '[17:0]', 'o_Y_imag_2_9', '', '']
['', 'output', '[17:0]', 'o_Y_real_2_10', '', '']
['', 'output', '[17:0]', 'o_Y_imag_2_10', '', '']
['', 'output', '[17:0]', 'o_Y_real_2_11', '', '']
['', 'output', '[17:0]', 'o_Y_imag_2_11', '', '']
['', 'output', '[17:0]', 'o_Y_real_2_12', '', '']
['', 'output', '[17:0]', 'o_Y_imag_2_12', '', '']
['', 'output', '[17:0]', 'o_Y_real_2_13', '', '']
['', 'output', '[17:0]', 'o_Y_imag_2_13', '', '']
['', 'output', '[17:0]', 'o_Y_real_2_14', '', '']
['', 'output', '[17:0]', 'o_Y_imag_2_14', '', '']
['', 'output', '[17:0]', 'o_Y_real_2_15', '', '']
['', 'output', '[17:0]', 'o_Y_imag_2_15', '', '']
['', 'output', 'o_ready', '', '']
['', 'output', 'o_valid', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'codeBlock88206_18', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'reset', '', '']
['', 'input', 'next_in', '', '']
['', 'input', '[17:0]', 'X0_in', '', '']
['', 'output', '[17:0]', 'Y0', '', '']
['', 'input', '[17:0]', 'X1_in', '', '']
['', 'output', '[17:0]', 'Y1', '', '']
['', 'input', '[17:0]', 'X2_in', '', '']
['', 'output', '[17:0]', 'Y2', '', '']
['', 'input', '[17:0]', 'X3_in', '', '']
['', 'output', '[17:0]', 'Y3', '', '']
['', 'input', '[17:0]', 'X4_in', '', '']
['', 'output', '[17:0]', 'Y4', '', '']
['', 'input', '[17:0]', 'X5_in', '', '']
['', 'output', '[17:0]', 'Y5', '', '']
['', 'input', '[17:0]', 'X6_in', '', '']
['', 'output', '[17:0]', 'Y6', '', '']
['', 'input', '[17:0]', 'X7_in', '', '']
['', 'output', '[17:0]', 'Y7', '', '']
['', 'input', '[17:0]', 'X8_in', '', '']
['', 'output', '[17:0]', 'Y8', '', '']
['', 'input', '[17:0]', 'X9_in', '', '']
['', 'output', '[17:0]', 'Y9', '', '']
['', 'input', '[17:0]', 'X10_in', '', '']
['', 'output', '[17:0]', 'Y10', '', '']
['', 'input', '[17:0]', 'X11_in', '', '']
['', 'output', '[17:0]', 'Y11', '', '']
['', 'input', '[17:0]', 'X12_in', '', '']
['', 'output', '[17:0]', 'Y12', '', '']
['', 'input', '[17:0]', 'X13_in', '', '']
['', 'output', '[17:0]', 'Y13', '', '']
['', 'input', '[17:0]', 'X14_in', '', '']
['', 'output', '[17:0]', 'Y14', '', '']
['', 'input', '[17:0]', 'X15_in', '', '']
['', 'output', '[17:0]', 'Y15', '', '']
['', 'input', '[17:0]', 'X16_in', '', '']
['', 'output', '[17:0]', 'Y16', '', '']
['', 'input', '[17:0]', 'X17_in', '', '']
['', 'output', '[17:0]', 'Y17', '', '']
['', 'input', '[17:0]', 'X18_in', '', '']
['', 'output', '[17:0]', 'Y18', '', '']
['', 'input', '[17:0]', 'X19_in', '', '']
['', 'output', '[17:0]', 'Y19', '', '']
['', 'input', '[17:0]', 'X20_in', '', '']
['', 'output', '[17:0]', 'Y20', '', '']
['', 'input', '[17:0]', 'X21_in', '', '']
['', 'output', '[17:0]', 'Y21', '', '']
['', 'input', '[17:0]', 'X22_in', '', '']
['', 'output', '[17:0]', 'Y22', '', '']
['', 'input', '[17:0]', 'X23_in', '', '']
['', 'output', '[17:0]', 'Y23', '', '']
['', 'input', '[17:0]', 'X24_in', '', '']
['', 'output', '[17:0]', 'Y24', '', '']
['', 'input', '[17:0]', 'X25_in', '', '']
['', 'output', '[17:0]', 'Y25', '', '']
['', 'input', '[17:0]', 'X26_in', '', '']
['', 'output', '[17:0]', 'Y26', '', '']
['', 'input', '[17:0]', 'X27_in', '', '']
['', 'output', '[17:0]', 'Y27', '', '']
['', 'input', '[17:0]', 'X28_in', '', '']
['', 'output', '[17:0]', 'Y28', '', '']
['', 'input', '[17:0]', 'X29_in', '', '']
['', 'output', '[17:0]', 'Y29', '', '']
['', 'input', '[17:0]', 'X30_in', '', '']
['', 'output', '[17:0]', 'Y30', '', '']
['', 'input', '[17:0]', 'X31_in', '', '']
['', 'output', '[17:0]', 'Y31', '', '']
['', 'output', 'next_out', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'codeBlock89324_18', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'reset', '', '']
['', 'input', 'next_in', '', '']
['', 'input', '[17:0]', 'X0_in', '', '']
['', 'output', '[17:0]', 'Y0', '', '']
['', 'input', '[17:0]', 'X1_in', '', '']
['', 'output', '[17:0]', 'Y1', '', '']
['', 'input', '[17:0]', 'X2_in', '', '']
['', 'output', '[17:0]', 'Y2', '', '']
['', 'input', '[17:0]', 'X3_in', '', '']
['', 'output', '[17:0]', 'Y3', '', '']
['', 'input', '[17:0]', 'X4_in', '', '']
['', 'output', '[17:0]', 'Y4', '', '']
['', 'input', '[17:0]', 'X5_in', '', '']
['', 'output', '[17:0]', 'Y5', '', '']
['', 'input', '[17:0]', 'X6_in', '', '']
['', 'output', '[17:0]', 'Y6', '', '']
['', 'input', '[17:0]', 'X7_in', '', '']
['', 'output', '[17:0]', 'Y7', '', '']
['', 'input', '[17:0]', 'X8_in', '', '']
['', 'output', '[17:0]', 'Y8', '', '']
['', 'input', '[17:0]', 'X9_in', '', '']
['', 'output', '[17:0]', 'Y9', '', '']
['', 'input', '[17:0]', 'X10_in', '', '']
['', 'output', '[17:0]', 'Y10', '', '']
['', 'input', '[17:0]', 'X11_in', '', '']
['', 'output', '[17:0]', 'Y11', '', '']
['', 'input', '[17:0]', 'X12_in', '', '']
['', 'output', '[17:0]', 'Y12', '', '']
['', 'input', '[17:0]', 'X13_in', '', '']
['', 'output', '[17:0]', 'Y13', '', '']
['', 'input', '[17:0]', 'X14_in', '', '']
['', 'output', '[17:0]', 'Y14', '', '']
['', 'input', '[17:0]', 'X15_in', '', '']
['', 'output', '[17:0]', 'Y15', '', '']
['', 'input', '[17:0]', 'X16_in', '', '']
['', 'output', '[17:0]', 'Y16', '', '']
['', 'input', '[17:0]', 'X17_in', '', '']
['', 'output', '[17:0]', 'Y17', '', '']
['', 'input', '[17:0]', 'X18_in', '', '']
['', 'output', '[17:0]', 'Y18', '', '']
['', 'input', '[17:0]', 'X19_in', '', '']
['', 'output', '[17:0]', 'Y19', '', '']
['', 'input', '[17:0]', 'X20_in', '', '']
['', 'output', '[17:0]', 'Y20', '', '']
['', 'input', '[17:0]', 'X21_in', '', '']
['', 'output', '[17:0]', 'Y21', '', '']
['', 'input', '[17:0]', 'X22_in', '', '']
['', 'output', '[17:0]', 'Y22', '', '']
['', 'input', '[17:0]', 'X23_in', '', '']
['', 'output', '[17:0]', 'Y23', '', '']
['', 'input', '[17:0]', 'X24_in', '', '']
['', 'output', '[17:0]', 'Y24', '', '']
['', 'input', '[17:0]', 'X25_in', '', '']
['', 'output', '[17:0]', 'Y25', '', '']
['', 'input', '[17:0]', 'X26_in', '', '']
['', 'output', '[17:0]', 'Y26', '', '']
['', 'input', '[17:0]', 'X27_in', '', '']
['', 'output', '[17:0]', 'Y27', '', '']
['', 'input', '[17:0]', 'X28_in', '', '']
['', 'output', '[17:0]', 'Y28', '', '']
['', 'input', '[17:0]', 'X29_in', '', '']
['', 'output', '[17:0]', 'Y29', '', '']
['', 'input', '[17:0]', 'X30_in', '', '']
['', 'output', '[17:0]', 'Y30', '', '']
['', 'input', '[17:0]', 'X31_in', '', '']
['', 'output', '[17:0]', 'Y31', '', '']
['', 'output', 'next_out', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock89324_18
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'counter_20_1', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'reset', '', '']
['', 'input', 'ena', '', '']
['', 'output', 'reg', '[13:0]', 'count', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/counter_20_1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'dft_16_top_18', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'reset', '', '']
['', 'input', 'next', '', '']
['', 'input', '[17:0]', 'X0', '', '']
['', 'output', '[17:0]', 'Y0', '', '']
['', 'input', '[17:0]', 'X1', '', '']
['', 'output', '[17:0]', 'Y1', '', '']
['', 'input', '[17:0]', 'X2', '', '']
['', 'output', '[17:0]', 'Y2', '', '']
['', 'input', '[17:0]', 'X3', '', '']
['', 'output', '[17:0]', 'Y3', '', '']
['', 'input', '[17:0]', 'X4', '', '']
['', 'output', '[17:0]', 'Y4', '', '']
['', 'input', '[17:0]', 'X5', '', '']
['', 'output', '[17:0]', 'Y5', '', '']
['', 'input', '[17:0]', 'X6', '', '']
['', 'output', '[17:0]', 'Y6', '', '']
['', 'input', '[17:0]', 'X7', '', '']
['', 'output', '[17:0]', 'Y7', '', '']
['', 'input', '[17:0]', 'X8', '', '']
['', 'output', '[17:0]', 'Y8', '', '']
['', 'input', '[17:0]', 'X9', '', '']
['', 'output', '[17:0]', 'Y9', '', '']
['', 'input', '[17:0]', 'X10', '', '']
['', 'output', '[17:0]', 'Y10', '', '']
['', 'input', '[17:0]', 'X11', '', '']
['', 'output', '[17:0]', 'Y11', '', '']
['', 'input', '[17:0]', 'X12', '', '']
['', 'output', '[17:0]', 'Y12', '', '']
['', 'input', '[17:0]', 'X13', '', '']
['', 'output', '[17:0]', 'Y13', '', '']
['', 'input', '[17:0]', 'X14', '', '']
['', 'output', '[17:0]', 'Y14', '', '']
['', 'input', '[17:0]', 'X15', '', '']
['', 'output', '[17:0]', 'Y15', '', '']
['', 'input', '[17:0]', 'X16', '', '']
['', 'output', '[17:0]', 'Y16', '', '']
['', 'input', '[17:0]', 'X17', '', '']
['', 'output', '[17:0]', 'Y17', '', '']
['', 'input', '[17:0]', 'X18', '', '']
['', 'output', '[17:0]', 'Y18', '', '']
['', 'input', '[17:0]', 'X19', '', '']
['', 'output', '[17:0]', 'Y19', '', '']
['', 'input', '[17:0]', 'X20', '', '']
['', 'output', '[17:0]', 'Y20', '', '']
['', 'input', '[17:0]', 'X21', '', '']
['', 'output', '[17:0]', 'Y21', '', '']
['', 'input', '[17:0]', 'X22', '', '']
['', 'output', '[17:0]', 'Y22', '', '']
['', 'input', '[17:0]', 'X23', '', '']
['', 'output', '[17:0]', 'Y23', '', '']
['', 'input', '[17:0]', 'X24', '', '']
['', 'output', '[17:0]', 'Y24', '', '']
['', 'input', '[17:0]', 'X25', '', '']
['', 'output', '[17:0]', 'Y25', '', '']
['', 'input', '[17:0]', 'X26', '', '']
['', 'output', '[17:0]', 'Y26', '', '']
['', 'input', '[17:0]', 'X27', '', '']
['', 'output', '[17:0]', 'Y27', '', '']
['', 'input', '[17:0]', 'X28', '', '']
['', 'output', '[17:0]', 'Y28', '', '']
['', 'input', '[17:0]', 'X29', '', '']
['', 'output', '[17:0]', 'Y29', '', '']
['', 'input', '[17:0]', 'X30', '', '']
['', 'output', '[17:0]', 'Y30', '', '']
['', 'input', '[17:0]', 'X31', '', '']
['', 'output', '[17:0]', 'Y31', '', '']
['', 'output', 'next_out', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'dsp_signed_mac_18_13_23_32', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'reset', '', '']
['', 'input', 'ena', '', '']
['', 'input', 'i_valid', '', '']
['', 'input', '[17:0]', 'ax', '', '']
['', 'input', '[12:0]', 'ay', '', '']
['', 'input', '[22:0]', 'az', '', '']
['', 'output', 'o_valid', '', '']
['', 'output', '[31:0]', 'resulta', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dsp_signed_mac_18_13_23_32
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'dsp_signed_mult_18x18_unit_18_18_1', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'reset', '', '']
['', 'input', 'ena', '', '']
['', 'input', 'i_valid', '', '']
['', 'input', '[17:0]', 'ax', '', '']
['', 'input', '[17:0]', 'ay', '', '']
['', 'input', '[17:0]', 'bx', '', '']
['', 'input', '[17:0]', 'by', '', '']
['', 'output', 'o_valid', '', '']
['', 'output', '[36:0]', 'resulta', '', '']
['', 'output', '[36:0]', 'resultb', '', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dsp_signed_mult_18x18_unit_18_18_1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'dsp_signed_mult_18x18_unit_18_36_0', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'reset', '', '']
['', 'input', 'ena', '', '']
['', 'input', 'i_valid', '', '']
['', 'input', '[17:0]', 'ax', '', '']
['', 'input', '[17:0]', 'ay', '', '']
['', 'input', '[17:0]', 'bx', '', '']
['', 'input', '[17:0]', 'by', '', '']
['', 'output', 'o_valid', '', '']
['', 'output', '[35:0]', 'resulta', '', '']
['', 'output', '[35:0]', 'resultb', '', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dsp_signed_mult_18x18_unit_18_36_0
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'dual_port_ram', '', '']
['clk', '', '']
['addr1', '', '']
['addr2', '', '']
['data1', '', '']
['data2', '', '']
['we1', '', '']
['we2', '', '']
['out1', '', '']
['out2', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/dual_port_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'elementwise_add_core_18_18_48', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'reset', '', '']
['', 'input', 'i_valid', '', '']
['', 'input', 'i_ready', '', '']
['', 'input', '[17:0]', 'i_A_0', '', '']
['', 'input', '[17:0]', 'i_B_0', '', '']
['', 'output', '[17:0]', 'o_C_0', '', '']
['', 'input', '[17:0]', 'i_A_1', '', '']
['', 'input', '[17:0]', 'i_B_1', '', '']
['', 'output', '[17:0]', 'o_C_1', '', '']
['', 'input', '[17:0]', 'i_A_2', '', '']
['', 'input', '[17:0]', 'i_B_2', '', '']
['', 'output', '[17:0]', 'o_C_2', '', '']
['', 'input', '[17:0]', 'i_A_3', '', '']
['', 'input', '[17:0]', 'i_B_3', '', '']
['', 'output', '[17:0]', 'o_C_3', '', '']
['', 'input', '[17:0]', 'i_A_4', '', '']
['', 'input', '[17:0]', 'i_B_4', '', '']
['', 'output', '[17:0]', 'o_C_4', '', '']
['', 'input', '[17:0]', 'i_A_5', '', '']
['', 'input', '[17:0]', 'i_B_5', '', '']
['', 'output', '[17:0]', 'o_C_5', '', '']
['', 'input', '[17:0]', 'i_A_6', '', '']
['', 'input', '[17:0]', 'i_B_6', '', '']
['', 'output', '[17:0]', 'o_C_6', '', '']
['', 'input', '[17:0]', 'i_A_7', '', '']
['', 'input', '[17:0]', 'i_B_7', '', '']
['', 'output', '[17:0]', 'o_C_7', '', '']
['', 'input', '[17:0]', 'i_A_8', '', '']
['', 'input', '[17:0]', 'i_B_8', '', '']
['', 'output', '[17:0]', 'o_C_8', '', '']
['', 'input', '[17:0]', 'i_A_9', '', '']
['', 'input', '[17:0]', 'i_B_9', '', '']
['', 'output', '[17:0]', 'o_C_9', '', '']
['', 'input', '[17:0]', 'i_A_10', '', '']
['', 'input', '[17:0]', 'i_B_10', '', '']
['', 'output', '[17:0]', 'o_C_10', '', '']
['', 'input', '[17:0]', 'i_A_11', '', '']
['', 'input', '[17:0]', 'i_B_11', '', '']
['', 'output', '[17:0]', 'o_C_11', '', '']
['', 'input', '[17:0]', 'i_A_12', '', '']
['', 'input', '[17:0]', 'i_B_12', '', '']
['', 'output', '[17:0]', 'o_C_12', '', '']
['', 'input', '[17:0]', 'i_A_13', '', '']
['', 'input', '[17:0]', 'i_B_13', '', '']
['', 'output', '[17:0]', 'o_C_13', '', '']
['', 'input', '[17:0]', 'i_A_14', '', '']
['', 'input', '[17:0]', 'i_B_14', '', '']
['', 'output', '[17:0]', 'o_C_14', '', '']
['', 'input', '[17:0]', 'i_A_15', '', '']
['', 'input', '[17:0]', 'i_B_15', '', '']
['', 'output', '[17:0]', 'o_C_15', '', '']
['', 'input', '[17:0]', 'i_A_16', '', '']
['', 'input', '[17:0]', 'i_B_16', '', '']
['', 'output', '[17:0]', 'o_C_16', '', '']
['', 'input', '[17:0]', 'i_A_17', '', '']
['', 'input', '[17:0]', 'i_B_17', '', '']
['', 'output', '[17:0]', 'o_C_17', '', '']
['', 'input', '[17:0]', 'i_A_18', '', '']
['', 'input', '[17:0]', 'i_B_18', '', '']
['', 'output', '[17:0]', 'o_C_18', '', '']
['', 'input', '[17:0]', 'i_A_19', '', '']
['', 'input', '[17:0]', 'i_B_19', '', '']
['', 'output', '[17:0]', 'o_C_19', '', '']
['', 'input', '[17:0]', 'i_A_20', '', '']
['', 'input', '[17:0]', 'i_B_20', '', '']
['', 'output', '[17:0]', 'o_C_20', '', '']
['', 'input', '[17:0]', 'i_A_21', '', '']
['', 'input', '[17:0]', 'i_B_21', '', '']
['', 'output', '[17:0]', 'o_C_21', '', '']
['', 'input', '[17:0]', 'i_A_22', '', '']
['', 'input', '[17:0]', 'i_B_22', '', '']
['', 'output', '[17:0]', 'o_C_22', '', '']
['', 'input', '[17:0]', 'i_A_23', '', '']
['', 'input', '[17:0]', 'i_B_23', '', '']
['', 'output', '[17:0]', 'o_C_23', '', '']
['', 'input', '[17:0]', 'i_A_24', '', '']
['', 'input', '[17:0]', 'i_B_24', '', '']
['', 'output', '[17:0]', 'o_C_24', '', '']
['', 'input', '[17:0]', 'i_A_25', '', '']
['', 'input', '[17:0]', 'i_B_25', '', '']
['', 'output', '[17:0]', 'o_C_25', '', '']
['', 'input', '[17:0]', 'i_A_26', '', '']
['', 'input', '[17:0]', 'i_B_26', '', '']
['', 'output', '[17:0]', 'o_C_26', '', '']
['', 'input', '[17:0]', 'i_A_27', '', '']
['', 'input', '[17:0]', 'i_B_27', '', '']
['', 'output', '[17:0]', 'o_C_27', '', '']
['', 'input', '[17:0]', 'i_A_28', '', '']
['', 'input', '[17:0]', 'i_B_28', '', '']
['', 'output', '[17:0]', 'o_C_28', '', '']
['', 'input', '[17:0]', 'i_A_29', '', '']
['', 'input', '[17:0]', 'i_B_29', '', '']
['', 'output', '[17:0]', 'o_C_29', '', '']
['', 'input', '[17:0]', 'i_A_30', '', '']
['', 'input', '[17:0]', 'i_B_30', '', '']
['', 'output', '[17:0]', 'o_C_30', '', '']
['', 'input', '[17:0]', 'i_A_31', '', '']
['', 'input', '[17:0]', 'i_B_31', '', '']
['', 'output', '[17:0]', 'o_C_31', '', '']
['', 'input', '[17:0]', 'i_A_32', '', '']
['', 'input', '[17:0]', 'i_B_32', '', '']
['', 'output', '[17:0]', 'o_C_32', '', '']
['', 'input', '[17:0]', 'i_A_33', '', '']
['', 'input', '[17:0]', 'i_B_33', '', '']
['', 'output', '[17:0]', 'o_C_33', '', '']
['', 'input', '[17:0]', 'i_A_34', '', '']
['', 'input', '[17:0]', 'i_B_34', '', '']
['', 'output', '[17:0]', 'o_C_34', '', '']
['', 'input', '[17:0]', 'i_A_35', '', '']
['', 'input', '[17:0]', 'i_B_35', '', '']
['', 'output', '[17:0]', 'o_C_35', '', '']
['', 'input', '[17:0]', 'i_A_36', '', '']
['', 'input', '[17:0]', 'i_B_36', '', '']
['', 'output', '[17:0]', 'o_C_36', '', '']
['', 'input', '[17:0]', 'i_A_37', '', '']
['', 'input', '[17:0]', 'i_B_37', '', '']
['', 'output', '[17:0]', 'o_C_37', '', '']
['', 'input', '[17:0]', 'i_A_38', '', '']
['', 'input', '[17:0]', 'i_B_38', '', '']
['', 'output', '[17:0]', 'o_C_38', '', '']
['', 'input', '[17:0]', 'i_A_39', '', '']
['', 'input', '[17:0]', 'i_B_39', '', '']
['', 'output', '[17:0]', 'o_C_39', '', '']
['', 'input', '[17:0]', 'i_A_40', '', '']
['', 'input', '[17:0]', 'i_B_40', '', '']
['', 'output', '[17:0]', 'o_C_40', '', '']
['', 'input', '[17:0]', 'i_A_41', '', '']
['', 'input', '[17:0]', 'i_B_41', '', '']
['', 'output', '[17:0]', 'o_C_41', '', '']
['', 'input', '[17:0]', 'i_A_42', '', '']
['', 'input', '[17:0]', 'i_B_42', '', '']
['', 'output', '[17:0]', 'o_C_42', '', '']
['', 'input', '[17:0]', 'i_A_43', '', '']
['', 'input', '[17:0]', 'i_B_43', '', '']
['', 'output', '[17:0]', 'o_C_43', '', '']
['', 'input', '[17:0]', 'i_A_44', '', '']
['', 'input', '[17:0]', 'i_B_44', '', '']
['', 'output', '[17:0]', 'o_C_44', '', '']
['', 'input', '[17:0]', 'i_A_45', '', '']
['', 'input', '[17:0]', 'i_B_45', '', '']
['', 'output', '[17:0]', 'o_C_45', '', '']
['', 'input', '[17:0]', 'i_A_46', '', '']
['', 'input', '[17:0]', 'i_B_46', '', '']
['', 'output', '[17:0]', 'o_C_46', '', '']
['', 'input', '[17:0]', 'i_A_47', '', '']
['', 'input', '[17:0]', 'i_B_47', '', '']
['', 'output', '[17:0]', 'o_C_47', '', '']
['', 'output', 'o_valid', '', '']
['', 'output', 'o_ready', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'elementwise_add_core_18_18_9', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'reset', '', '']
['', 'input', 'i_valid', '', '']
['', 'input', 'i_ready', '', '']
['', 'input', '[17:0]', 'i_A_0', '', '']
['', 'input', '[17:0]', 'i_B_0', '', '']
['', 'output', '[17:0]', 'o_C_0', '', '']
['', 'input', '[17:0]', 'i_A_1', '', '']
['', 'input', '[17:0]', 'i_B_1', '', '']
['', 'output', '[17:0]', 'o_C_1', '', '']
['', 'input', '[17:0]', 'i_A_2', '', '']
['', 'input', '[17:0]', 'i_B_2', '', '']
['', 'output', '[17:0]', 'o_C_2', '', '']
['', 'input', '[17:0]', 'i_A_3', '', '']
['', 'input', '[17:0]', 'i_B_3', '', '']
['', 'output', '[17:0]', 'o_C_3', '', '']
['', 'input', '[17:0]', 'i_A_4', '', '']
['', 'input', '[17:0]', 'i_B_4', '', '']
['', 'output', '[17:0]', 'o_C_4', '', '']
['', 'input', '[17:0]', 'i_A_5', '', '']
['', 'input', '[17:0]', 'i_B_5', '', '']
['', 'output', '[17:0]', 'o_C_5', '', '']
['', 'input', '[17:0]', 'i_A_6', '', '']
['', 'input', '[17:0]', 'i_B_6', '', '']
['', 'output', '[17:0]', 'o_C_6', '', '']
['', 'input', '[17:0]', 'i_A_7', '', '']
['', 'input', '[17:0]', 'i_B_7', '', '']
['', 'output', '[17:0]', 'o_C_7', '', '']
['', 'input', '[17:0]', 'i_A_8', '', '']
['', 'input', '[17:0]', 'i_B_8', '', '']
['', 'output', '[17:0]', 'o_C_8', '', '']
['', 'output', 'o_valid', '', '']
['', 'output', 'o_ready', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_9
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'elementwise_mult_core_18_1810_9_1', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'reset', '', '']
['', 'input', 'i_valid', '', '']
['', 'input', 'i_ready', '', '']
['', 'input', '[17:0]', 'i_A_0', '', '']
['', 'input', '[17:0]', 'i_B_0', '', '']
['', 'output', '[17:0]', 'o_C_0', '', '']
['', 'input', '[17:0]', 'i_A_1', '', '']
['', 'input', '[17:0]', 'i_B_1', '', '']
['', 'output', '[17:0]', 'o_C_1', '', '']
['', 'input', '[17:0]', 'i_A_2', '', '']
['', 'input', '[17:0]', 'i_B_2', '', '']
['', 'output', '[17:0]', 'o_C_2', '', '']
['', 'input', '[17:0]', 'i_A_3', '', '']
['', 'input', '[17:0]', 'i_B_3', '', '']
['', 'output', '[17:0]', 'o_C_3', '', '']
['', 'input', '[17:0]', 'i_A_4', '', '']
['', 'input', '[17:0]', 'i_B_4', '', '']
['', 'output', '[17:0]', 'o_C_4', '', '']
['', 'input', '[17:0]', 'i_A_5', '', '']
['', 'input', '[17:0]', 'i_B_5', '', '']
['', 'output', '[17:0]', 'o_C_5', '', '']
['', 'input', '[17:0]', 'i_A_6', '', '']
['', 'input', '[17:0]', 'i_B_6', '', '']
['', 'output', '[17:0]', 'o_C_6', '', '']
['', 'input', '[17:0]', 'i_A_7', '', '']
['', 'input', '[17:0]', 'i_B_7', '', '']
['', 'output', '[17:0]', 'o_C_7', '', '']
['', 'input', '[17:0]', 'i_A_8', '', '']
['', 'input', '[17:0]', 'i_B_8', '', '']
['', 'output', '[17:0]', 'o_C_8', '', '']
['', 'output', 'o_valid', '', '']
['', 'output', 'o_ready', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_1810_9_1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'elementwise_mult_core_18_18_10_48_1', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'reset', '', '']
['', 'input', 'i_valid', '', '']
['', 'input', 'i_ready', '', '']
['', 'input', '[17:0]', 'i_A_0', '', '']
['', 'input', '[17:0]', 'i_B_0', '', '']
['', 'output', '[17:0]', 'o_C_0', '', '']
['', 'input', '[17:0]', 'i_A_1', '', '']
['', 'input', '[17:0]', 'i_B_1', '', '']
['', 'output', '[17:0]', 'o_C_1', '', '']
['', 'input', '[17:0]', 'i_A_2', '', '']
['', 'input', '[17:0]', 'i_B_2', '', '']
['', 'output', '[17:0]', 'o_C_2', '', '']
['', 'input', '[17:0]', 'i_A_3', '', '']
['', 'input', '[17:0]', 'i_B_3', '', '']
['', 'output', '[17:0]', 'o_C_3', '', '']
['', 'input', '[17:0]', 'i_A_4', '', '']
['', 'input', '[17:0]', 'i_B_4', '', '']
['', 'output', '[17:0]', 'o_C_4', '', '']
['', 'input', '[17:0]', 'i_A_5', '', '']
['', 'input', '[17:0]', 'i_B_5', '', '']
['', 'output', '[17:0]', 'o_C_5', '', '']
['', 'input', '[17:0]', 'i_A_6', '', '']
['', 'input', '[17:0]', 'i_B_6', '', '']
['', 'output', '[17:0]', 'o_C_6', '', '']
['', 'input', '[17:0]', 'i_A_7', '', '']
['', 'input', '[17:0]', 'i_B_7', '', '']
['', 'output', '[17:0]', 'o_C_7', '', '']
['', 'input', '[17:0]', 'i_A_8', '', '']
['', 'input', '[17:0]', 'i_B_8', '', '']
['', 'output', '[17:0]', 'o_C_8', '', '']
['', 'input', '[17:0]', 'i_A_9', '', '']
['', 'input', '[17:0]', 'i_B_9', '', '']
['', 'output', '[17:0]', 'o_C_9', '', '']
['', 'input', '[17:0]', 'i_A_10', '', '']
['', 'input', '[17:0]', 'i_B_10', '', '']
['', 'output', '[17:0]', 'o_C_10', '', '']
['', 'input', '[17:0]', 'i_A_11', '', '']
['', 'input', '[17:0]', 'i_B_11', '', '']
['', 'output', '[17:0]', 'o_C_11', '', '']
['', 'input', '[17:0]', 'i_A_12', '', '']
['', 'input', '[17:0]', 'i_B_12', '', '']
['', 'output', '[17:0]', 'o_C_12', '', '']
['', 'input', '[17:0]', 'i_A_13', '', '']
['', 'input', '[17:0]', 'i_B_13', '', '']
['', 'output', '[17:0]', 'o_C_13', '', '']
['', 'input', '[17:0]', 'i_A_14', '', '']
['', 'input', '[17:0]', 'i_B_14', '', '']
['', 'output', '[17:0]', 'o_C_14', '', '']
['', 'input', '[17:0]', 'i_A_15', '', '']
['', 'input', '[17:0]', 'i_B_15', '', '']
['', 'output', '[17:0]', 'o_C_15', '', '']
['', 'input', '[17:0]', 'i_A_16', '', '']
['', 'input', '[17:0]', 'i_B_16', '', '']
['', 'output', '[17:0]', 'o_C_16', '', '']
['', 'input', '[17:0]', 'i_A_17', '', '']
['', 'input', '[17:0]', 'i_B_17', '', '']
['', 'output', '[17:0]', 'o_C_17', '', '']
['', 'input', '[17:0]', 'i_A_18', '', '']
['', 'input', '[17:0]', 'i_B_18', '', '']
['', 'output', '[17:0]', 'o_C_18', '', '']
['', 'input', '[17:0]', 'i_A_19', '', '']
['', 'input', '[17:0]', 'i_B_19', '', '']
['', 'output', '[17:0]', 'o_C_19', '', '']
['', 'input', '[17:0]', 'i_A_20', '', '']
['', 'input', '[17:0]', 'i_B_20', '', '']
['', 'output', '[17:0]', 'o_C_20', '', '']
['', 'input', '[17:0]', 'i_A_21', '', '']
['', 'input', '[17:0]', 'i_B_21', '', '']
['', 'output', '[17:0]', 'o_C_21', '', '']
['', 'input', '[17:0]', 'i_A_22', '', '']
['', 'input', '[17:0]', 'i_B_22', '', '']
['', 'output', '[17:0]', 'o_C_22', '', '']
['', 'input', '[17:0]', 'i_A_23', '', '']
['', 'input', '[17:0]', 'i_B_23', '', '']
['', 'output', '[17:0]', 'o_C_23', '', '']
['', 'input', '[17:0]', 'i_A_24', '', '']
['', 'input', '[17:0]', 'i_B_24', '', '']
['', 'output', '[17:0]', 'o_C_24', '', '']
['', 'input', '[17:0]', 'i_A_25', '', '']
['', 'input', '[17:0]', 'i_B_25', '', '']
['', 'output', '[17:0]', 'o_C_25', '', '']
['', 'input', '[17:0]', 'i_A_26', '', '']
['', 'input', '[17:0]', 'i_B_26', '', '']
['', 'output', '[17:0]', 'o_C_26', '', '']
['', 'input', '[17:0]', 'i_A_27', '', '']
['', 'input', '[17:0]', 'i_B_27', '', '']
['', 'output', '[17:0]', 'o_C_27', '', '']
['', 'input', '[17:0]', 'i_A_28', '', '']
['', 'input', '[17:0]', 'i_B_28', '', '']
['', 'output', '[17:0]', 'o_C_28', '', '']
['', 'input', '[17:0]', 'i_A_29', '', '']
['', 'input', '[17:0]', 'i_B_29', '', '']
['', 'output', '[17:0]', 'o_C_29', '', '']
['', 'input', '[17:0]', 'i_A_30', '', '']
['', 'input', '[17:0]', 'i_B_30', '', '']
['', 'output', '[17:0]', 'o_C_30', '', '']
['', 'input', '[17:0]', 'i_A_31', '', '']
['', 'input', '[17:0]', 'i_B_31', '', '']
['', 'output', '[17:0]', 'o_C_31', '', '']
['', 'input', '[17:0]', 'i_A_32', '', '']
['', 'input', '[17:0]', 'i_B_32', '', '']
['', 'output', '[17:0]', 'o_C_32', '', '']
['', 'input', '[17:0]', 'i_A_33', '', '']
['', 'input', '[17:0]', 'i_B_33', '', '']
['', 'output', '[17:0]', 'o_C_33', '', '']
['', 'input', '[17:0]', 'i_A_34', '', '']
['', 'input', '[17:0]', 'i_B_34', '', '']
['', 'output', '[17:0]', 'o_C_34', '', '']
['', 'input', '[17:0]', 'i_A_35', '', '']
['', 'input', '[17:0]', 'i_B_35', '', '']
['', 'output', '[17:0]', 'o_C_35', '', '']
['', 'input', '[17:0]', 'i_A_36', '', '']
['', 'input', '[17:0]', 'i_B_36', '', '']
['', 'output', '[17:0]', 'o_C_36', '', '']
['', 'input', '[17:0]', 'i_A_37', '', '']
['', 'input', '[17:0]', 'i_B_37', '', '']
['', 'output', '[17:0]', 'o_C_37', '', '']
['', 'input', '[17:0]', 'i_A_38', '', '']
['', 'input', '[17:0]', 'i_B_38', '', '']
['', 'output', '[17:0]', 'o_C_38', '', '']
['', 'input', '[17:0]', 'i_A_39', '', '']
['', 'input', '[17:0]', 'i_B_39', '', '']
['', 'output', '[17:0]', 'o_C_39', '', '']
['', 'input', '[17:0]', 'i_A_40', '', '']
['', 'input', '[17:0]', 'i_B_40', '', '']
['', 'output', '[17:0]', 'o_C_40', '', '']
['', 'input', '[17:0]', 'i_A_41', '', '']
['', 'input', '[17:0]', 'i_B_41', '', '']
['', 'output', '[17:0]', 'o_C_41', '', '']
['', 'input', '[17:0]', 'i_A_42', '', '']
['', 'input', '[17:0]', 'i_B_42', '', '']
['', 'output', '[17:0]', 'o_C_42', '', '']
['', 'input', '[17:0]', 'i_A_43', '', '']
['', 'input', '[17:0]', 'i_B_43', '', '']
['', 'output', '[17:0]', 'o_C_43', '', '']
['', 'input', '[17:0]', 'i_A_44', '', '']
['', 'input', '[17:0]', 'i_B_44', '', '']
['', 'output', '[17:0]', 'o_C_44', '', '']
['', 'input', '[17:0]', 'i_A_45', '', '']
['', 'input', '[17:0]', 'i_B_45', '', '']
['', 'output', '[17:0]', 'o_C_45', '', '']
['', 'input', '[17:0]', 'i_A_46', '', '']
['', 'input', '[17:0]', 'i_B_46', '', '']
['', 'output', '[17:0]', 'o_C_46', '', '']
['', 'input', '[17:0]', 'i_A_47', '', '']
['', 'input', '[17:0]', 'i_B_47', '', '']
['', 'output', '[17:0]', 'o_C_47', '', '']
['', 'output', 'o_valid', '', '']
['', 'output', 'o_ready', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'elementwise_sub_core_18_18_9', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'reset', '', '']
['', 'input', 'i_valid', '', '']
['', 'input', 'i_ready', '', '']
['', 'input', '[17:0]', 'i_A_0', '', '']
['', 'input', '[17:0]', 'i_B_0', '', '']
['', 'output', '[17:0]', 'o_C_0', '', '']
['', 'input', '[17:0]', 'i_A_1', '', '']
['', 'input', '[17:0]', 'i_B_1', '', '']
['', 'output', '[17:0]', 'o_C_1', '', '']
['', 'input', '[17:0]', 'i_A_2', '', '']
['', 'input', '[17:0]', 'i_B_2', '', '']
['', 'output', '[17:0]', 'o_C_2', '', '']
['', 'input', '[17:0]', 'i_A_3', '', '']
['', 'input', '[17:0]', 'i_B_3', '', '']
['', 'output', '[17:0]', 'o_C_3', '', '']
['', 'input', '[17:0]', 'i_A_4', '', '']
['', 'input', '[17:0]', 'i_B_4', '', '']
['', 'output', '[17:0]', 'o_C_4', '', '']
['', 'input', '[17:0]', 'i_A_5', '', '']
['', 'input', '[17:0]', 'i_B_5', '', '']
['', 'output', '[17:0]', 'o_C_5', '', '']
['', 'input', '[17:0]', 'i_A_6', '', '']
['', 'input', '[17:0]', 'i_B_6', '', '']
['', 'output', '[17:0]', 'o_C_6', '', '']
['', 'input', '[17:0]', 'i_A_7', '', '']
['', 'input', '[17:0]', 'i_B_7', '', '']
['', 'output', '[17:0]', 'o_C_7', '', '']
['', 'input', '[17:0]', 'i_A_8', '', '']
['', 'input', '[17:0]', 'i_B_8', '', '']
['', 'output', '[17:0]', 'o_C_8', '', '']
['', 'output', 'o_valid', '', '']
['', 'output', 'o_ready', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_sub_core_18_18_9
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'fp_rounding_unit_1_32_11', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'reset', '', '']
['', 'input', 'enable', '', '']
['', 'input', 'i_valid', '', '']
['', 'input', '[31:0]', 'in', '', '']
['', 'output', '[31:0]', 'out', '', '']
['', 'output', 'o_valid', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/fp_rounding_unit_1_32_11
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'fp_rounding_unit_1_37_10', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'reset', '', '']
['', 'input', 'enable', '', '']
['', 'input', 'i_valid', '', '']
['', 'input', '[36:0]', 'in', '', '']
['', 'output', '[36:0]', 'out', '', '']
['', 'output', 'o_valid', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/fp_rounding_unit_1_37_10
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'lstm_gate_18_10_48_1', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'reset', '', '']
['', 'input', 'i_ready', '', '']
['', 'input', 'i_valid', '', '']
['', 'input', '[17:0]', 'stage1_result_0', '', '']
['', 'input', '[17:0]', 'weight_0', '', '']
['', 'input', '[17:0]', 'Ct_1_0', '', '']
['', 'input', '[17:0]', 'bias_0', '', '']
['', 'output', '[17:0]', 'gate_output_0', '', '']
['', 'input', '[17:0]', 'stage1_result_1', '', '']
['', 'input', '[17:0]', 'weight_1', '', '']
['', 'input', '[17:0]', 'Ct_1_1', '', '']
['', 'input', '[17:0]', 'bias_1', '', '']
['', 'output', '[17:0]', 'gate_output_1', '', '']
['', 'input', '[17:0]', 'stage1_result_2', '', '']
['', 'input', '[17:0]', 'weight_2', '', '']
['', 'input', '[17:0]', 'Ct_1_2', '', '']
['', 'input', '[17:0]', 'bias_2', '', '']
['', 'output', '[17:0]', 'gate_output_2', '', '']
['', 'input', '[17:0]', 'stage1_result_3', '', '']
['', 'input', '[17:0]', 'weight_3', '', '']
['', 'input', '[17:0]', 'Ct_1_3', '', '']
['', 'input', '[17:0]', 'bias_3', '', '']
['', 'output', '[17:0]', 'gate_output_3', '', '']
['', 'input', '[17:0]', 'stage1_result_4', '', '']
['', 'input', '[17:0]', 'weight_4', '', '']
['', 'input', '[17:0]', 'Ct_1_4', '', '']
['', 'input', '[17:0]', 'bias_4', '', '']
['', 'output', '[17:0]', 'gate_output_4', '', '']
['', 'input', '[17:0]', 'stage1_result_5', '', '']
['', 'input', '[17:0]', 'weight_5', '', '']
['', 'input', '[17:0]', 'Ct_1_5', '', '']
['', 'input', '[17:0]', 'bias_5', '', '']
['', 'output', '[17:0]', 'gate_output_5', '', '']
['', 'input', '[17:0]', 'stage1_result_6', '', '']
['', 'input', '[17:0]', 'weight_6', '', '']
['', 'input', '[17:0]', 'Ct_1_6', '', '']
['', 'input', '[17:0]', 'bias_6', '', '']
['', 'output', '[17:0]', 'gate_output_6', '', '']
['', 'input', '[17:0]', 'stage1_result_7', '', '']
['', 'input', '[17:0]', 'weight_7', '', '']
['', 'input', '[17:0]', 'Ct_1_7', '', '']
['', 'input', '[17:0]', 'bias_7', '', '']
['', 'output', '[17:0]', 'gate_output_7', '', '']
['', 'input', '[17:0]', 'stage1_result_8', '', '']
['', 'input', '[17:0]', 'weight_8', '', '']
['', 'input', '[17:0]', 'Ct_1_8', '', '']
['', 'input', '[17:0]', 'bias_8', '', '']
['', 'output', '[17:0]', 'gate_output_8', '', '']
['', 'input', '[17:0]', 'stage1_result_9', '', '']
['', 'input', '[17:0]', 'weight_9', '', '']
['', 'input', '[17:0]', 'Ct_1_9', '', '']
['', 'input', '[17:0]', 'bias_9', '', '']
['', 'output', '[17:0]', 'gate_output_9', '', '']
['', 'input', '[17:0]', 'stage1_result_10', '', '']
['', 'input', '[17:0]', 'weight_10', '', '']
['', 'input', '[17:0]', 'Ct_1_10', '', '']
['', 'input', '[17:0]', 'bias_10', '', '']
['', 'output', '[17:0]', 'gate_output_10', '', '']
['', 'input', '[17:0]', 'stage1_result_11', '', '']
['', 'input', '[17:0]', 'weight_11', '', '']
['', 'input', '[17:0]', 'Ct_1_11', '', '']
['', 'input', '[17:0]', 'bias_11', '', '']
['', 'output', '[17:0]', 'gate_output_11', '', '']
['', 'input', '[17:0]', 'stage1_result_12', '', '']
['', 'input', '[17:0]', 'weight_12', '', '']
['', 'input', '[17:0]', 'Ct_1_12', '', '']
['', 'input', '[17:0]', 'bias_12', '', '']
['', 'output', '[17:0]', 'gate_output_12', '', '']
['', 'input', '[17:0]', 'stage1_result_13', '', '']
['', 'input', '[17:0]', 'weight_13', '', '']
['', 'input', '[17:0]', 'Ct_1_13', '', '']
['', 'input', '[17:0]', 'bias_13', '', '']
['', 'output', '[17:0]', 'gate_output_13', '', '']
['', 'input', '[17:0]', 'stage1_result_14', '', '']
['', 'input', '[17:0]', 'weight_14', '', '']
['', 'input', '[17:0]', 'Ct_1_14', '', '']
['', 'input', '[17:0]', 'bias_14', '', '']
['', 'output', '[17:0]', 'gate_output_14', '', '']
['', 'input', '[17:0]', 'stage1_result_15', '', '']
['', 'input', '[17:0]', 'weight_15', '', '']
['', 'input', '[17:0]', 'Ct_1_15', '', '']
['', 'input', '[17:0]', 'bias_15', '', '']
['', 'output', '[17:0]', 'gate_output_15', '', '']
['', 'input', '[17:0]', 'stage1_result_16', '', '']
['', 'input', '[17:0]', 'weight_16', '', '']
['', 'input', '[17:0]', 'Ct_1_16', '', '']
['', 'input', '[17:0]', 'bias_16', '', '']
['', 'output', '[17:0]', 'gate_output_16', '', '']
['', 'input', '[17:0]', 'stage1_result_17', '', '']
['', 'input', '[17:0]', 'weight_17', '', '']
['', 'input', '[17:0]', 'Ct_1_17', '', '']
['', 'input', '[17:0]', 'bias_17', '', '']
['', 'output', '[17:0]', 'gate_output_17', '', '']
['', 'input', '[17:0]', 'stage1_result_18', '', '']
['', 'input', '[17:0]', 'weight_18', '', '']
['', 'input', '[17:0]', 'Ct_1_18', '', '']
['', 'input', '[17:0]', 'bias_18', '', '']
['', 'output', '[17:0]', 'gate_output_18', '', '']
['', 'input', '[17:0]', 'stage1_result_19', '', '']
['', 'input', '[17:0]', 'weight_19', '', '']
['', 'input', '[17:0]', 'Ct_1_19', '', '']
['', 'input', '[17:0]', 'bias_19', '', '']
['', 'output', '[17:0]', 'gate_output_19', '', '']
['', 'input', '[17:0]', 'stage1_result_20', '', '']
['', 'input', '[17:0]', 'weight_20', '', '']
['', 'input', '[17:0]', 'Ct_1_20', '', '']
['', 'input', '[17:0]', 'bias_20', '', '']
['', 'output', '[17:0]', 'gate_output_20', '', '']
['', 'input', '[17:0]', 'stage1_result_21', '', '']
['', 'input', '[17:0]', 'weight_21', '', '']
['', 'input', '[17:0]', 'Ct_1_21', '', '']
['', 'input', '[17:0]', 'bias_21', '', '']
['', 'output', '[17:0]', 'gate_output_21', '', '']
['', 'input', '[17:0]', 'stage1_result_22', '', '']
['', 'input', '[17:0]', 'weight_22', '', '']
['', 'input', '[17:0]', 'Ct_1_22', '', '']
['', 'input', '[17:0]', 'bias_22', '', '']
['', 'output', '[17:0]', 'gate_output_22', '', '']
['', 'input', '[17:0]', 'stage1_result_23', '', '']
['', 'input', '[17:0]', 'weight_23', '', '']
['', 'input', '[17:0]', 'Ct_1_23', '', '']
['', 'input', '[17:0]', 'bias_23', '', '']
['', 'output', '[17:0]', 'gate_output_23', '', '']
['', 'input', '[17:0]', 'stage1_result_24', '', '']
['', 'input', '[17:0]', 'weight_24', '', '']
['', 'input', '[17:0]', 'Ct_1_24', '', '']
['', 'input', '[17:0]', 'bias_24', '', '']
['', 'output', '[17:0]', 'gate_output_24', '', '']
['', 'input', '[17:0]', 'stage1_result_25', '', '']
['', 'input', '[17:0]', 'weight_25', '', '']
['', 'input', '[17:0]', 'Ct_1_25', '', '']
['', 'input', '[17:0]', 'bias_25', '', '']
['', 'output', '[17:0]', 'gate_output_25', '', '']
['', 'input', '[17:0]', 'stage1_result_26', '', '']
['', 'input', '[17:0]', 'weight_26', '', '']
['', 'input', '[17:0]', 'Ct_1_26', '', '']
['', 'input', '[17:0]', 'bias_26', '', '']
['', 'output', '[17:0]', 'gate_output_26', '', '']
['', 'input', '[17:0]', 'stage1_result_27', '', '']
['', 'input', '[17:0]', 'weight_27', '', '']
['', 'input', '[17:0]', 'Ct_1_27', '', '']
['', 'input', '[17:0]', 'bias_27', '', '']
['', 'output', '[17:0]', 'gate_output_27', '', '']
['', 'input', '[17:0]', 'stage1_result_28', '', '']
['', 'input', '[17:0]', 'weight_28', '', '']
['', 'input', '[17:0]', 'Ct_1_28', '', '']
['', 'input', '[17:0]', 'bias_28', '', '']
['', 'output', '[17:0]', 'gate_output_28', '', '']
['', 'input', '[17:0]', 'stage1_result_29', '', '']
['', 'input', '[17:0]', 'weight_29', '', '']
['', 'input', '[17:0]', 'Ct_1_29', '', '']
['', 'input', '[17:0]', 'bias_29', '', '']
['', 'output', '[17:0]', 'gate_output_29', '', '']
['', 'input', '[17:0]', 'stage1_result_30', '', '']
['', 'input', '[17:0]', 'weight_30', '', '']
['', 'input', '[17:0]', 'Ct_1_30', '', '']
['', 'input', '[17:0]', 'bias_30', '', '']
['', 'output', '[17:0]', 'gate_output_30', '', '']
['', 'input', '[17:0]', 'stage1_result_31', '', '']
['', 'input', '[17:0]', 'weight_31', '', '']
['', 'input', '[17:0]', 'Ct_1_31', '', '']
['', 'input', '[17:0]', 'bias_31', '', '']
['', 'output', '[17:0]', 'gate_output_31', '', '']
['', 'input', '[17:0]', 'stage1_result_32', '', '']
['', 'input', '[17:0]', 'weight_32', '', '']
['', 'input', '[17:0]', 'Ct_1_32', '', '']
['', 'input', '[17:0]', 'bias_32', '', '']
['', 'output', '[17:0]', 'gate_output_32', '', '']
['', 'input', '[17:0]', 'stage1_result_33', '', '']
['', 'input', '[17:0]', 'weight_33', '', '']
['', 'input', '[17:0]', 'Ct_1_33', '', '']
['', 'input', '[17:0]', 'bias_33', '', '']
['', 'output', '[17:0]', 'gate_output_33', '', '']
['', 'input', '[17:0]', 'stage1_result_34', '', '']
['', 'input', '[17:0]', 'weight_34', '', '']
['', 'input', '[17:0]', 'Ct_1_34', '', '']
['', 'input', '[17:0]', 'bias_34', '', '']
['', 'output', '[17:0]', 'gate_output_34', '', '']
['', 'input', '[17:0]', 'stage1_result_35', '', '']
['', 'input', '[17:0]', 'weight_35', '', '']
['', 'input', '[17:0]', 'Ct_1_35', '', '']
['', 'input', '[17:0]', 'bias_35', '', '']
['', 'output', '[17:0]', 'gate_output_35', '', '']
['', 'input', '[17:0]', 'stage1_result_36', '', '']
['', 'input', '[17:0]', 'weight_36', '', '']
['', 'input', '[17:0]', 'Ct_1_36', '', '']
['', 'input', '[17:0]', 'bias_36', '', '']
['', 'output', '[17:0]', 'gate_output_36', '', '']
['', 'input', '[17:0]', 'stage1_result_37', '', '']
['', 'input', '[17:0]', 'weight_37', '', '']
['', 'input', '[17:0]', 'Ct_1_37', '', '']
['', 'input', '[17:0]', 'bias_37', '', '']
['', 'output', '[17:0]', 'gate_output_37', '', '']
['', 'input', '[17:0]', 'stage1_result_38', '', '']
['', 'input', '[17:0]', 'weight_38', '', '']
['', 'input', '[17:0]', 'Ct_1_38', '', '']
['', 'input', '[17:0]', 'bias_38', '', '']
['', 'output', '[17:0]', 'gate_output_38', '', '']
['', 'input', '[17:0]', 'stage1_result_39', '', '']
['', 'input', '[17:0]', 'weight_39', '', '']
['', 'input', '[17:0]', 'Ct_1_39', '', '']
['', 'input', '[17:0]', 'bias_39', '', '']
['', 'output', '[17:0]', 'gate_output_39', '', '']
['', 'input', '[17:0]', 'stage1_result_40', '', '']
['', 'input', '[17:0]', 'weight_40', '', '']
['', 'input', '[17:0]', 'Ct_1_40', '', '']
['', 'input', '[17:0]', 'bias_40', '', '']
['', 'output', '[17:0]', 'gate_output_40', '', '']
['', 'input', '[17:0]', 'stage1_result_41', '', '']
['', 'input', '[17:0]', 'weight_41', '', '']
['', 'input', '[17:0]', 'Ct_1_41', '', '']
['', 'input', '[17:0]', 'bias_41', '', '']
['', 'output', '[17:0]', 'gate_output_41', '', '']
['', 'input', '[17:0]', 'stage1_result_42', '', '']
['', 'input', '[17:0]', 'weight_42', '', '']
['', 'input', '[17:0]', 'Ct_1_42', '', '']
['', 'input', '[17:0]', 'bias_42', '', '']
['', 'output', '[17:0]', 'gate_output_42', '', '']
['', 'input', '[17:0]', 'stage1_result_43', '', '']
['', 'input', '[17:0]', 'weight_43', '', '']
['', 'input', '[17:0]', 'Ct_1_43', '', '']
['', 'input', '[17:0]', 'bias_43', '', '']
['', 'output', '[17:0]', 'gate_output_43', '', '']
['', 'input', '[17:0]', 'stage1_result_44', '', '']
['', 'input', '[17:0]', 'weight_44', '', '']
['', 'input', '[17:0]', 'Ct_1_44', '', '']
['', 'input', '[17:0]', 'bias_44', '', '']
['', 'output', '[17:0]', 'gate_output_44', '', '']
['', 'input', '[17:0]', 'stage1_result_45', '', '']
['', 'input', '[17:0]', 'weight_45', '', '']
['', 'input', '[17:0]', 'Ct_1_45', '', '']
['', 'input', '[17:0]', 'bias_45', '', '']
['', 'output', '[17:0]', 'gate_output_45', '', '']
['', 'input', '[17:0]', 'stage1_result_46', '', '']
['', 'input', '[17:0]', 'weight_46', '', '']
['', 'input', '[17:0]', 'Ct_1_46', '', '']
['', 'input', '[17:0]', 'bias_46', '', '']
['', 'output', '[17:0]', 'gate_output_46', '', '']
['', 'input', '[17:0]', 'stage1_result_47', '', '']
['', 'input', '[17:0]', 'weight_47', '', '']
['', 'input', '[17:0]', 'Ct_1_47', '', '']
['', 'input', '[17:0]', 'bias_47', '', '']
['', 'output', '[17:0]', 'gate_output_47', '', '']
['', 'output', 'o_valid', '', '']
['', 'output', 'o_ready', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'matrix_times_two_vectors_18_10_3_672_16_1', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'reset', '', '']
['', 'input', 'enable', '', '']
['', 'input', 'i_ready', '', '']
['', 'input', 'i_valid', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_0', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_1', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_2', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_3', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_4', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_5', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_6', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_7', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_8', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_9', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_10', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_11', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_12', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_13', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_14', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_15', '', '']
['', 'input', '[17:0]', 'i_Wxr_real_0_0', '', '']
['', 'input', '[17:0]', 'i_Wxr_imag_0_0', '', '']
['', 'input', '[17:0]', 'i_Wxr_real_0_1', '', '']
['', 'input', '[17:0]', 'i_Wxr_imag_0_1', '', '']
['', 'input', '[17:0]', 'i_Wxr_real_0_2', '', '']
['', 'input', '[17:0]', 'i_Wxr_imag_0_2', '', '']
['', 'input', '[17:0]', 'i_Wxr_real_0_3', '', '']
['', 'input', '[17:0]', 'i_Wxr_imag_0_3', '', '']
['', 'input', '[17:0]', 'i_Wxr_real_0_4', '', '']
['', 'input', '[17:0]', 'i_Wxr_imag_0_4', '', '']
['', 'input', '[17:0]', 'i_Wxr_real_0_5', '', '']
['', 'input', '[17:0]', 'i_Wxr_imag_0_5', '', '']
['', 'input', '[17:0]', 'i_Wxr_real_0_6', '', '']
['', 'input', '[17:0]', 'i_Wxr_imag_0_6', '', '']
['', 'input', '[17:0]', 'i_Wxr_real_0_7', '', '']
['', 'input', '[17:0]', 'i_Wxr_imag_0_7', '', '']
['', 'input', '[17:0]', 'i_Wxr_real_0_8', '', '']
['', 'input', '[17:0]', 'i_Wxr_imag_0_8', '', '']
['', 'input', '[17:0]', 'i_Wxr_real_1_0', '', '']
['', 'input', '[17:0]', 'i_Wxr_imag_1_0', '', '']
['', 'input', '[17:0]', 'i_Wxr_real_1_1', '', '']
['', 'input', '[17:0]', 'i_Wxr_imag_1_1', '', '']
['', 'input', '[17:0]', 'i_Wxr_real_1_2', '', '']
['', 'input', '[17:0]', 'i_Wxr_imag_1_2', '', '']
['', 'input', '[17:0]', 'i_Wxr_real_1_3', '', '']
['', 'input', '[17:0]', 'i_Wxr_imag_1_3', '', '']
['', 'input', '[17:0]', 'i_Wxr_real_1_4', '', '']
['', 'input', '[17:0]', 'i_Wxr_imag_1_4', '', '']
['', 'input', '[17:0]', 'i_Wxr_real_1_5', '', '']
['', 'input', '[17:0]', 'i_Wxr_imag_1_5', '', '']
['', 'input', '[17:0]', 'i_Wxr_real_1_6', '', '']
['', 'input', '[17:0]', 'i_Wxr_imag_1_6', '', '']
['', 'input', '[17:0]', 'i_Wxr_real_1_7', '', '']
['', 'input', '[17:0]', 'i_Wxr_imag_1_7', '', '']
['', 'input', '[17:0]', 'i_Wxr_real_1_8', '', '']
['', 'input', '[17:0]', 'i_Wxr_imag_1_8', '', '']
['', 'input', '[17:0]', 'i_Wxr_real_2_0', '', '']
['', 'input', '[17:0]', 'i_Wxr_imag_2_0', '', '']
['', 'input', '[17:0]', 'i_Wxr_real_2_1', '', '']
['', 'input', '[17:0]', 'i_Wxr_imag_2_1', '', '']
['', 'input', '[17:0]', 'i_Wxr_real_2_2', '', '']
['', 'input', '[17:0]', 'i_Wxr_imag_2_2', '', '']
['', 'input', '[17:0]', 'i_Wxr_real_2_3', '', '']
['', 'input', '[17:0]', 'i_Wxr_imag_2_3', '', '']
['', 'input', '[17:0]', 'i_Wxr_real_2_4', '', '']
['', 'input', '[17:0]', 'i_Wxr_imag_2_4', '', '']
['', 'input', '[17:0]', 'i_Wxr_real_2_5', '', '']
['', 'input', '[17:0]', 'i_Wxr_imag_2_5', '', '']
['', 'input', '[17:0]', 'i_Wxr_real_2_6', '', '']
['', 'input', '[17:0]', 'i_Wxr_imag_2_6', '', '']
['', 'input', '[17:0]', 'i_Wxr_real_2_7', '', '']
['', 'input', '[17:0]', 'i_Wxr_imag_2_7', '', '']
['', 'input', '[17:0]', 'i_Wxr_real_2_8', '', '']
['', 'input', '[17:0]', 'i_Wxr_imag_2_8', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_0_0', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_0_1', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_0_2', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_0_3', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_0_4', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_0_5', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_0_6', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_0_7', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_0_8', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_0_9', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_0_10', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_0_11', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_0_12', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_0_13', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_0_14', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_0_15', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_1_0', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_1_1', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_1_2', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_1_3', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_1_4', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_1_5', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_1_6', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_1_7', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_1_8', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_1_9', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_1_10', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_1_11', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_1_12', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_1_13', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_1_14', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_1_15', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_2_0', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_2_1', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_2_2', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_2_3', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_2_4', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_2_5', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_2_6', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_2_7', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_2_8', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_2_9', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_2_10', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_2_11', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_2_12', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_2_13', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_2_14', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_2_15', '', '']
['', 'output', 'o_valid', '', '']
['', 'output', 'o_ready', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'multfix_alt_dsp_18', '', '', '']
['', 'input', '[17:0]', 'ax', '', '']
['', 'input', '[17:0]', 'ay', '', '']
['', 'input', '[17:0]', 'bx', '', '']
['', 'input', '[17:0]', 'by', '', '']
['', 'input', 'clk', '', '']
['', 'output', '[17:0]', 'a_q_sc', '', '']
['', 'output', '[17:0]', 'a_q_unsc', '', '']
['', 'output', '[17:0]', 'b_q_sc', '', '']
['', 'output', '[17:0]', 'b_q_unsc', '', '']
['', 'input', 'rst', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/multfix_alt_dsp_18
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'reset', '', '']
['', 'input', 'i_ready', '', '']
['', 'input', 'i_valid', '', '']
['', 'input', '[17:0]', 'i_X_0', '', '']
['', 'input', '[17:0]', 'i_X_1', '', '']
['', 'input', '[17:0]', 'i_X_2', '', '']
['', 'input', '[17:0]', 'i_X_3', '', '']
['', 'input', '[17:0]', 'i_X_4', '', '']
['', 'input', '[17:0]', 'i_X_5', '', '']
['', 'input', '[17:0]', 'i_X_6', '', '']
['', 'input', '[17:0]', 'i_X_7', '', '']
['', 'input', '[17:0]', 'i_X_8', '', '']
['', 'input', '[17:0]', 'i_X_9', '', '']
['', 'input', '[17:0]', 'i_X_10', '', '']
['', 'input', '[17:0]', 'i_X_11', '', '']
['', 'input', '[17:0]', 'i_X_12', '', '']
['', 'input', '[17:0]', 'i_X_13', '', '']
['', 'input', '[17:0]', 'i_X_14', '', '']
['', 'input', '[17:0]', 'i_X_15', '', '']
['', 'input', '[17:0]', 'i_W_real_0_0', '', '']
['', 'input', '[17:0]', 'i_W_imag_0_0', '', '']
['', 'input', '[17:0]', 'i_W_real_0_1', '', '']
['', 'input', '[17:0]', 'i_W_imag_0_1', '', '']
['', 'input', '[17:0]', 'i_W_real_0_2', '', '']
['', 'input', '[17:0]', 'i_W_imag_0_2', '', '']
['', 'input', '[17:0]', 'i_W_real_0_3', '', '']
['', 'input', '[17:0]', 'i_W_imag_0_3', '', '']
['', 'input', '[17:0]', 'i_W_real_0_4', '', '']
['', 'input', '[17:0]', 'i_W_imag_0_4', '', '']
['', 'input', '[17:0]', 'i_W_real_0_5', '', '']
['', 'input', '[17:0]', 'i_W_imag_0_5', '', '']
['', 'input', '[17:0]', 'i_W_real_0_6', '', '']
['', 'input', '[17:0]', 'i_W_imag_0_6', '', '']
['', 'input', '[17:0]', 'i_W_real_0_7', '', '']
['', 'input', '[17:0]', 'i_W_imag_0_7', '', '']
['', 'input', '[17:0]', 'i_W_real_0_8', '', '']
['', 'input', '[17:0]', 'i_W_imag_0_8', '', '']
['', 'input', '[17:0]', 'i_W_real_1_0', '', '']
['', 'input', '[17:0]', 'i_W_imag_1_0', '', '']
['', 'input', '[17:0]', 'i_W_real_1_1', '', '']
['', 'input', '[17:0]', 'i_W_imag_1_1', '', '']
['', 'input', '[17:0]', 'i_W_real_1_2', '', '']
['', 'input', '[17:0]', 'i_W_imag_1_2', '', '']
['', 'input', '[17:0]', 'i_W_real_1_3', '', '']
['', 'input', '[17:0]', 'i_W_imag_1_3', '', '']
['', 'input', '[17:0]', 'i_W_real_1_4', '', '']
['', 'input', '[17:0]', 'i_W_imag_1_4', '', '']
['', 'input', '[17:0]', 'i_W_real_1_5', '', '']
['', 'input', '[17:0]', 'i_W_imag_1_5', '', '']
['', 'input', '[17:0]', 'i_W_real_1_6', '', '']
['', 'input', '[17:0]', 'i_W_imag_1_6', '', '']
['', 'input', '[17:0]', 'i_W_real_1_7', '', '']
['', 'input', '[17:0]', 'i_W_imag_1_7', '', '']
['', 'input', '[17:0]', 'i_W_real_1_8', '', '']
['', 'input', '[17:0]', 'i_W_imag_1_8', '', '']
['', 'input', '[17:0]', 'i_W_real_2_0', '', '']
['', 'input', '[17:0]', 'i_W_imag_2_0', '', '']
['', 'input', '[17:0]', 'i_W_real_2_1', '', '']
['', 'input', '[17:0]', 'i_W_imag_2_1', '', '']
['', 'input', '[17:0]', 'i_W_real_2_2', '', '']
['', 'input', '[17:0]', 'i_W_imag_2_2', '', '']
['', 'input', '[17:0]', 'i_W_real_2_3', '', '']
['', 'input', '[17:0]', 'i_W_imag_2_3', '', '']
['', 'input', '[17:0]', 'i_W_real_2_4', '', '']
['', 'input', '[17:0]', 'i_W_imag_2_4', '', '']
['', 'input', '[17:0]', 'i_W_real_2_5', '', '']
['', 'input', '[17:0]', 'i_W_imag_2_5', '', '']
['', 'input', '[17:0]', 'i_W_real_2_6', '', '']
['', 'input', '[17:0]', 'i_W_imag_2_6', '', '']
['', 'input', '[17:0]', 'i_W_real_2_7', '', '']
['', 'input', '[17:0]', 'i_W_imag_2_7', '', '']
['', 'input', '[17:0]', 'i_W_real_2_8', '', '']
['', 'input', '[17:0]', 'i_W_imag_2_8', '', '']
['', 'output', '[17:0]', 'o_Y_0_0', '', '']
['', 'output', '[17:0]', 'o_Y_0_1', '', '']
['', 'output', '[17:0]', 'o_Y_0_2', '', '']
['', 'output', '[17:0]', 'o_Y_0_3', '', '']
['', 'output', '[17:0]', 'o_Y_0_4', '', '']
['', 'output', '[17:0]', 'o_Y_0_5', '', '']
['', 'output', '[17:0]', 'o_Y_0_6', '', '']
['', 'output', '[17:0]', 'o_Y_0_7', '', '']
['', 'output', '[17:0]', 'o_Y_0_8', '', '']
['', 'output', '[17:0]', 'o_Y_0_9', '', '']
['', 'output', '[17:0]', 'o_Y_0_10', '', '']
['', 'output', '[17:0]', 'o_Y_0_11', '', '']
['', 'output', '[17:0]', 'o_Y_0_12', '', '']
['', 'output', '[17:0]', 'o_Y_0_13', '', '']
['', 'output', '[17:0]', 'o_Y_0_14', '', '']
['', 'output', '[17:0]', 'o_Y_0_15', '', '']
['', 'output', '[17:0]', 'o_Y_1_0', '', '']
['', 'output', '[17:0]', 'o_Y_1_1', '', '']
['', 'output', '[17:0]', 'o_Y_1_2', '', '']
['', 'output', '[17:0]', 'o_Y_1_3', '', '']
['', 'output', '[17:0]', 'o_Y_1_4', '', '']
['', 'output', '[17:0]', 'o_Y_1_5', '', '']
['', 'output', '[17:0]', 'o_Y_1_6', '', '']
['', 'output', '[17:0]', 'o_Y_1_7', '', '']
['', 'output', '[17:0]', 'o_Y_1_8', '', '']
['', 'output', '[17:0]', 'o_Y_1_9', '', '']
['', 'output', '[17:0]', 'o_Y_1_10', '', '']
['', 'output', '[17:0]', 'o_Y_1_11', '', '']
['', 'output', '[17:0]', 'o_Y_1_12', '', '']
['', 'output', '[17:0]', 'o_Y_1_13', '', '']
['', 'output', '[17:0]', 'o_Y_1_14', '', '']
['', 'output', '[17:0]', 'o_Y_1_15', '', '']
['', 'output', '[17:0]', 'o_Y_2_0', '', '']
['', 'output', '[17:0]', 'o_Y_2_1', '', '']
['', 'output', '[17:0]', 'o_Y_2_2', '', '']
['', 'output', '[17:0]', 'o_Y_2_3', '', '']
['', 'output', '[17:0]', 'o_Y_2_4', '', '']
['', 'output', '[17:0]', 'o_Y_2_5', '', '']
['', 'output', '[17:0]', 'o_Y_2_6', '', '']
['', 'output', '[17:0]', 'o_Y_2_7', '', '']
['', 'output', '[17:0]', 'o_Y_2_8', '', '']
['', 'output', '[17:0]', 'o_Y_2_9', '', '']
['', 'output', '[17:0]', 'o_Y_2_10', '', '']
['', 'output', '[17:0]', 'o_Y_2_11', '', '']
['', 'output', '[17:0]', 'o_Y_2_12', '', '']
['', 'output', '[17:0]', 'o_Y_2_13', '', '']
['', 'output', '[17:0]', 'o_Y_2_14', '', '']
['', 'output', '[17:0]', 'o_Y_2_15', '', '']
['', 'output', 'o_valid', '', '']
['', 'output', 'o_ready', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'output_activation_18_10_48_1', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'reset', '', '']
['', 'input', 'i_ready', '', '']
['', 'input', 'i_valid', '', '']
['', 'input', '[17:0]', 'stage1_result_0', '', '']
['', 'input', '[17:0]', 'bias_0', '', '']
['', 'output', '[17:0]', 'output_value_0', '', '']
['', 'input', '[17:0]', 'stage1_result_1', '', '']
['', 'input', '[17:0]', 'bias_1', '', '']
['', 'output', '[17:0]', 'output_value_1', '', '']
['', 'input', '[17:0]', 'stage1_result_2', '', '']
['', 'input', '[17:0]', 'bias_2', '', '']
['', 'output', '[17:0]', 'output_value_2', '', '']
['', 'input', '[17:0]', 'stage1_result_3', '', '']
['', 'input', '[17:0]', 'bias_3', '', '']
['', 'output', '[17:0]', 'output_value_3', '', '']
['', 'input', '[17:0]', 'stage1_result_4', '', '']
['', 'input', '[17:0]', 'bias_4', '', '']
['', 'output', '[17:0]', 'output_value_4', '', '']
['', 'input', '[17:0]', 'stage1_result_5', '', '']
['', 'input', '[17:0]', 'bias_5', '', '']
['', 'output', '[17:0]', 'output_value_5', '', '']
['', 'input', '[17:0]', 'stage1_result_6', '', '']
['', 'input', '[17:0]', 'bias_6', '', '']
['', 'output', '[17:0]', 'output_value_6', '', '']
['', 'input', '[17:0]', 'stage1_result_7', '', '']
['', 'input', '[17:0]', 'bias_7', '', '']
['', 'output', '[17:0]', 'output_value_7', '', '']
['', 'input', '[17:0]', 'stage1_result_8', '', '']
['', 'input', '[17:0]', 'bias_8', '', '']
['', 'output', '[17:0]', 'output_value_8', '', '']
['', 'input', '[17:0]', 'stage1_result_9', '', '']
['', 'input', '[17:0]', 'bias_9', '', '']
['', 'output', '[17:0]', 'output_value_9', '', '']
['', 'input', '[17:0]', 'stage1_result_10', '', '']
['', 'input', '[17:0]', 'bias_10', '', '']
['', 'output', '[17:0]', 'output_value_10', '', '']
['', 'input', '[17:0]', 'stage1_result_11', '', '']
['', 'input', '[17:0]', 'bias_11', '', '']
['', 'output', '[17:0]', 'output_value_11', '', '']
['', 'input', '[17:0]', 'stage1_result_12', '', '']
['', 'input', '[17:0]', 'bias_12', '', '']
['', 'output', '[17:0]', 'output_value_12', '', '']
['', 'input', '[17:0]', 'stage1_result_13', '', '']
['', 'input', '[17:0]', 'bias_13', '', '']
['', 'output', '[17:0]', 'output_value_13', '', '']
['', 'input', '[17:0]', 'stage1_result_14', '', '']
['', 'input', '[17:0]', 'bias_14', '', '']
['', 'output', '[17:0]', 'output_value_14', '', '']
['', 'input', '[17:0]', 'stage1_result_15', '', '']
['', 'input', '[17:0]', 'bias_15', '', '']
['', 'output', '[17:0]', 'output_value_15', '', '']
['', 'input', '[17:0]', 'stage1_result_16', '', '']
['', 'input', '[17:0]', 'bias_16', '', '']
['', 'output', '[17:0]', 'output_value_16', '', '']
['', 'input', '[17:0]', 'stage1_result_17', '', '']
['', 'input', '[17:0]', 'bias_17', '', '']
['', 'output', '[17:0]', 'output_value_17', '', '']
['', 'input', '[17:0]', 'stage1_result_18', '', '']
['', 'input', '[17:0]', 'bias_18', '', '']
['', 'output', '[17:0]', 'output_value_18', '', '']
['', 'input', '[17:0]', 'stage1_result_19', '', '']
['', 'input', '[17:0]', 'bias_19', '', '']
['', 'output', '[17:0]', 'output_value_19', '', '']
['', 'input', '[17:0]', 'stage1_result_20', '', '']
['', 'input', '[17:0]', 'bias_20', '', '']
['', 'output', '[17:0]', 'output_value_20', '', '']
['', 'input', '[17:0]', 'stage1_result_21', '', '']
['', 'input', '[17:0]', 'bias_21', '', '']
['', 'output', '[17:0]', 'output_value_21', '', '']
['', 'input', '[17:0]', 'stage1_result_22', '', '']
['', 'input', '[17:0]', 'bias_22', '', '']
['', 'output', '[17:0]', 'output_value_22', '', '']
['', 'input', '[17:0]', 'stage1_result_23', '', '']
['', 'input', '[17:0]', 'bias_23', '', '']
['', 'output', '[17:0]', 'output_value_23', '', '']
['', 'input', '[17:0]', 'stage1_result_24', '', '']
['', 'input', '[17:0]', 'bias_24', '', '']
['', 'output', '[17:0]', 'output_value_24', '', '']
['', 'input', '[17:0]', 'stage1_result_25', '', '']
['', 'input', '[17:0]', 'bias_25', '', '']
['', 'output', '[17:0]', 'output_value_25', '', '']
['', 'input', '[17:0]', 'stage1_result_26', '', '']
['', 'input', '[17:0]', 'bias_26', '', '']
['', 'output', '[17:0]', 'output_value_26', '', '']
['', 'input', '[17:0]', 'stage1_result_27', '', '']
['', 'input', '[17:0]', 'bias_27', '', '']
['', 'output', '[17:0]', 'output_value_27', '', '']
['', 'input', '[17:0]', 'stage1_result_28', '', '']
['', 'input', '[17:0]', 'bias_28', '', '']
['', 'output', '[17:0]', 'output_value_28', '', '']
['', 'input', '[17:0]', 'stage1_result_29', '', '']
['', 'input', '[17:0]', 'bias_29', '', '']
['', 'output', '[17:0]', 'output_value_29', '', '']
['', 'input', '[17:0]', 'stage1_result_30', '', '']
['', 'input', '[17:0]', 'bias_30', '', '']
['', 'output', '[17:0]', 'output_value_30', '', '']
['', 'input', '[17:0]', 'stage1_result_31', '', '']
['', 'input', '[17:0]', 'bias_31', '', '']
['', 'output', '[17:0]', 'output_value_31', '', '']
['', 'input', '[17:0]', 'stage1_result_32', '', '']
['', 'input', '[17:0]', 'bias_32', '', '']
['', 'output', '[17:0]', 'output_value_32', '', '']
['', 'input', '[17:0]', 'stage1_result_33', '', '']
['', 'input', '[17:0]', 'bias_33', '', '']
['', 'output', '[17:0]', 'output_value_33', '', '']
['', 'input', '[17:0]', 'stage1_result_34', '', '']
['', 'input', '[17:0]', 'bias_34', '', '']
['', 'output', '[17:0]', 'output_value_34', '', '']
['', 'input', '[17:0]', 'stage1_result_35', '', '']
['', 'input', '[17:0]', 'bias_35', '', '']
['', 'output', '[17:0]', 'output_value_35', '', '']
['', 'input', '[17:0]', 'stage1_result_36', '', '']
['', 'input', '[17:0]', 'bias_36', '', '']
['', 'output', '[17:0]', 'output_value_36', '', '']
['', 'input', '[17:0]', 'stage1_result_37', '', '']
['', 'input', '[17:0]', 'bias_37', '', '']
['', 'output', '[17:0]', 'output_value_37', '', '']
['', 'input', '[17:0]', 'stage1_result_38', '', '']
['', 'input', '[17:0]', 'bias_38', '', '']
['', 'output', '[17:0]', 'output_value_38', '', '']
['', 'input', '[17:0]', 'stage1_result_39', '', '']
['', 'input', '[17:0]', 'bias_39', '', '']
['', 'output', '[17:0]', 'output_value_39', '', '']
['', 'input', '[17:0]', 'stage1_result_40', '', '']
['', 'input', '[17:0]', 'bias_40', '', '']
['', 'output', '[17:0]', 'output_value_40', '', '']
['', 'input', '[17:0]', 'stage1_result_41', '', '']
['', 'input', '[17:0]', 'bias_41', '', '']
['', 'output', '[17:0]', 'output_value_41', '', '']
['', 'input', '[17:0]', 'stage1_result_42', '', '']
['', 'input', '[17:0]', 'bias_42', '', '']
['', 'output', '[17:0]', 'output_value_42', '', '']
['', 'input', '[17:0]', 'stage1_result_43', '', '']
['', 'input', '[17:0]', 'bias_43', '', '']
['', 'output', '[17:0]', 'output_value_43', '', '']
['', 'input', '[17:0]', 'stage1_result_44', '', '']
['', 'input', '[17:0]', 'bias_44', '', '']
['', 'output', '[17:0]', 'output_value_44', '', '']
['', 'input', '[17:0]', 'stage1_result_45', '', '']
['', 'input', '[17:0]', 'bias_45', '', '']
['', 'output', '[17:0]', 'output_value_45', '', '']
['', 'input', '[17:0]', 'stage1_result_46', '', '']
['', 'input', '[17:0]', 'bias_46', '', '']
['', 'output', '[17:0]', 'output_value_46', '', '']
['', 'input', '[17:0]', 'stage1_result_47', '', '']
['', 'input', '[17:0]', 'bias_47', '', '']
['', 'output', '[17:0]', 'output_value_47', '', '']
['', 'output', 'o_valid', '', '']
['', 'output', 'o_ready', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'pipelined_input_18_3_16', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'reset', '', '']
['', 'input', 'enable', '', '']
['', 'input', 'load_input', '', '']
['', 'input', '[17:0]', 'i_data_0_0', '', '']
['', 'input', '[17:0]', 'i_data_0_1', '', '']
['', 'input', '[17:0]', 'i_data_0_2', '', '']
['', 'input', '[17:0]', 'i_data_0_3', '', '']
['', 'input', '[17:0]', 'i_data_0_4', '', '']
['', 'input', '[17:0]', 'i_data_0_5', '', '']
['', 'input', '[17:0]', 'i_data_0_6', '', '']
['', 'input', '[17:0]', 'i_data_0_7', '', '']
['', 'input', '[17:0]', 'i_data_0_8', '', '']
['', 'input', '[17:0]', 'i_data_0_9', '', '']
['', 'input', '[17:0]', 'i_data_0_10', '', '']
['', 'input', '[17:0]', 'i_data_0_11', '', '']
['', 'input', '[17:0]', 'i_data_0_12', '', '']
['', 'input', '[17:0]', 'i_data_0_13', '', '']
['', 'input', '[17:0]', 'i_data_0_14', '', '']
['', 'input', '[17:0]', 'i_data_0_15', '', '']
['', 'input', '[17:0]', 'i_data_1_0', '', '']
['', 'input', '[17:0]', 'i_data_1_1', '', '']
['', 'input', '[17:0]', 'i_data_1_2', '', '']
['', 'input', '[17:0]', 'i_data_1_3', '', '']
['', 'input', '[17:0]', 'i_data_1_4', '', '']
['', 'input', '[17:0]', 'i_data_1_5', '', '']
['', 'input', '[17:0]', 'i_data_1_6', '', '']
['', 'input', '[17:0]', 'i_data_1_7', '', '']
['', 'input', '[17:0]', 'i_data_1_8', '', '']
['', 'input', '[17:0]', 'i_data_1_9', '', '']
['', 'input', '[17:0]', 'i_data_1_10', '', '']
['', 'input', '[17:0]', 'i_data_1_11', '', '']
['', 'input', '[17:0]', 'i_data_1_12', '', '']
['', 'input', '[17:0]', 'i_data_1_13', '', '']
['', 'input', '[17:0]', 'i_data_1_14', '', '']
['', 'input', '[17:0]', 'i_data_1_15', '', '']
['', 'input', '[17:0]', 'i_data_2_0', '', '']
['', 'input', '[17:0]', 'i_data_2_1', '', '']
['', 'input', '[17:0]', 'i_data_2_2', '', '']
['', 'input', '[17:0]', 'i_data_2_3', '', '']
['', 'input', '[17:0]', 'i_data_2_4', '', '']
['', 'input', '[17:0]', 'i_data_2_5', '', '']
['', 'input', '[17:0]', 'i_data_2_6', '', '']
['', 'input', '[17:0]', 'i_data_2_7', '', '']
['', 'input', '[17:0]', 'i_data_2_8', '', '']
['', 'input', '[17:0]', 'i_data_2_9', '', '']
['', 'input', '[17:0]', 'i_data_2_10', '', '']
['', 'input', '[17:0]', 'i_data_2_11', '', '']
['', 'input', '[17:0]', 'i_data_2_12', '', '']
['', 'input', '[17:0]', 'i_data_2_13', '', '']
['', 'input', '[17:0]', 'i_data_2_14', '', '']
['', 'input', '[17:0]', 'i_data_2_15', '', '']
['', 'output', '[17:0]', 'o_data_0', '', '']
['', 'output', '[17:0]', 'o_data_1', '', '']
['', 'output', '[17:0]', 'o_data_2', '', '']
['', 'output', '[17:0]', 'o_data_3', '', '']
['', 'output', '[17:0]', 'o_data_4', '', '']
['', 'output', '[17:0]', 'o_data_5', '', '']
['', 'output', '[17:0]', 'o_data_6', '', '']
['', 'output', '[17:0]', 'o_data_7', '', '']
['', 'output', '[17:0]', 'o_data_8', '', '']
['', 'output', '[17:0]', 'o_data_9', '', '']
['', 'output', '[17:0]', 'o_data_10', '', '']
['', 'output', '[17:0]', 'o_data_11', '', '']
['', 'output', '[17:0]', 'o_data_12', '', '']
['', 'output', '[17:0]', 'o_data_13', '', '']
['', 'output', '[17:0]', 'o_data_14', '', '']
['', 'output', '[17:0]', 'o_data_15', '', '']
['', 'output', 'o_valid', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'ram_288_0_42', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', '[5:0]', 'waddr', '', '']
['', 'input', '[287:0]', 'wdata', '', '']
['', 'input', 'wen', '', '']
['', 'input', '[5:0]', 'raddr', '', '']
['', 'output', '[287:0]', 'q', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/ram_288_0_42
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'shiftRegFIFO_2_1', '', '', '']
['', 'input', '[0:0]', 'X', '', '']
['', 'output', '[0:0]', 'Y', '', '']
['', 'input', 'reset', '', '']
['', 'input', 'clk', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shiftRegFIFO_2_1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'shiftRegFIFO_5_1', '', '', '']
['', 'input', '[0:0]', 'X', '', '']
['', 'output', '[0:0]', 'Y', '', '']
['', 'input', 'reset', '', '']
['', 'input', 'clk', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shiftRegFIFO_5_1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'shift_register_group_18_16_1', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'enable', '', '']
['', 'input', '[17:0]', 'in_0', '', '']
['', 'output', '[17:0]', 'out_0', '', '']
['', 'input', '[17:0]', 'in_1', '', '']
['', 'output', '[17:0]', 'out_1', '', '']
['', 'input', '[17:0]', 'in_2', '', '']
['', 'output', '[17:0]', 'out_2', '', '']
['', 'input', '[17:0]', 'in_3', '', '']
['', 'output', '[17:0]', 'out_3', '', '']
['', 'input', '[17:0]', 'in_4', '', '']
['', 'output', '[17:0]', 'out_4', '', '']
['', 'input', '[17:0]', 'in_5', '', '']
['', 'output', '[17:0]', 'out_5', '', '']
['', 'input', '[17:0]', 'in_6', '', '']
['', 'output', '[17:0]', 'out_6', '', '']
['', 'input', '[17:0]', 'in_7', '', '']
['', 'output', '[17:0]', 'out_7', '', '']
['', 'input', '[17:0]', 'in_8', '', '']
['', 'output', '[17:0]', 'out_8', '', '']
['', 'input', '[17:0]', 'in_9', '', '']
['', 'output', '[17:0]', 'out_9', '', '']
['', 'input', '[17:0]', 'in_10', '', '']
['', 'output', '[17:0]', 'out_10', '', '']
['', 'input', '[17:0]', 'in_11', '', '']
['', 'output', '[17:0]', 'out_11', '', '']
['', 'input', '[17:0]', 'in_12', '', '']
['', 'output', '[17:0]', 'out_12', '', '']
['', 'input', '[17:0]', 'in_13', '', '']
['', 'output', '[17:0]', 'out_13', '', '']
['', 'input', '[17:0]', 'in_14', '', '']
['', 'output', '[17:0]', 'out_14', '', '']
['', 'input', '[17:0]', 'in_15', '', '']
['', 'output', '[17:0]', 'out_15', '', '']
['', 'input', 'reset', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_16_1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'shift_register_group_18_16_3', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'enable', '', '']
['', 'input', '[17:0]', 'in_0', '', '']
['', 'output', '[17:0]', 'out_0', '', '']
['', 'input', '[17:0]', 'in_1', '', '']
['', 'output', '[17:0]', 'out_1', '', '']
['', 'input', '[17:0]', 'in_2', '', '']
['', 'output', '[17:0]', 'out_2', '', '']
['', 'input', '[17:0]', 'in_3', '', '']
['', 'output', '[17:0]', 'out_3', '', '']
['', 'input', '[17:0]', 'in_4', '', '']
['', 'output', '[17:0]', 'out_4', '', '']
['', 'input', '[17:0]', 'in_5', '', '']
['', 'output', '[17:0]', 'out_5', '', '']
['', 'input', '[17:0]', 'in_6', '', '']
['', 'output', '[17:0]', 'out_6', '', '']
['', 'input', '[17:0]', 'in_7', '', '']
['', 'output', '[17:0]', 'out_7', '', '']
['', 'input', '[17:0]', 'in_8', '', '']
['', 'output', '[17:0]', 'out_8', '', '']
['', 'input', '[17:0]', 'in_9', '', '']
['', 'output', '[17:0]', 'out_9', '', '']
['', 'input', '[17:0]', 'in_10', '', '']
['', 'output', '[17:0]', 'out_10', '', '']
['', 'input', '[17:0]', 'in_11', '', '']
['', 'output', '[17:0]', 'out_11', '', '']
['', 'input', '[17:0]', 'in_12', '', '']
['', 'output', '[17:0]', 'out_12', '', '']
['', 'input', '[17:0]', 'in_13', '', '']
['', 'output', '[17:0]', 'out_13', '', '']
['', 'input', '[17:0]', 'in_14', '', '']
['', 'output', '[17:0]', 'out_14', '', '']
['', 'input', '[17:0]', 'in_15', '', '']
['', 'output', '[17:0]', 'out_15', '', '']
['', 'input', 'reset', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_16_3
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'shift_register_group_18_48_10', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'enable', '', '']
['', 'input', '[17:0]', 'in_0', '', '']
['', 'output', '[17:0]', 'out_0', '', '']
['', 'input', '[17:0]', 'in_1', '', '']
['', 'output', '[17:0]', 'out_1', '', '']
['', 'input', '[17:0]', 'in_2', '', '']
['', 'output', '[17:0]', 'out_2', '', '']
['', 'input', '[17:0]', 'in_3', '', '']
['', 'output', '[17:0]', 'out_3', '', '']
['', 'input', '[17:0]', 'in_4', '', '']
['', 'output', '[17:0]', 'out_4', '', '']
['', 'input', '[17:0]', 'in_5', '', '']
['', 'output', '[17:0]', 'out_5', '', '']
['', 'input', '[17:0]', 'in_6', '', '']
['', 'output', '[17:0]', 'out_6', '', '']
['', 'input', '[17:0]', 'in_7', '', '']
['', 'output', '[17:0]', 'out_7', '', '']
['', 'input', '[17:0]', 'in_8', '', '']
['', 'output', '[17:0]', 'out_8', '', '']
['', 'input', '[17:0]', 'in_9', '', '']
['', 'output', '[17:0]', 'out_9', '', '']
['', 'input', '[17:0]', 'in_10', '', '']
['', 'output', '[17:0]', 'out_10', '', '']
['', 'input', '[17:0]', 'in_11', '', '']
['', 'output', '[17:0]', 'out_11', '', '']
['', 'input', '[17:0]', 'in_12', '', '']
['', 'output', '[17:0]', 'out_12', '', '']
['', 'input', '[17:0]', 'in_13', '', '']
['', 'output', '[17:0]', 'out_13', '', '']
['', 'input', '[17:0]', 'in_14', '', '']
['', 'output', '[17:0]', 'out_14', '', '']
['', 'input', '[17:0]', 'in_15', '', '']
['', 'output', '[17:0]', 'out_15', '', '']
['', 'input', '[17:0]', 'in_16', '', '']
['', 'output', '[17:0]', 'out_16', '', '']
['', 'input', '[17:0]', 'in_17', '', '']
['', 'output', '[17:0]', 'out_17', '', '']
['', 'input', '[17:0]', 'in_18', '', '']
['', 'output', '[17:0]', 'out_18', '', '']
['', 'input', '[17:0]', 'in_19', '', '']
['', 'output', '[17:0]', 'out_19', '', '']
['', 'input', '[17:0]', 'in_20', '', '']
['', 'output', '[17:0]', 'out_20', '', '']
['', 'input', '[17:0]', 'in_21', '', '']
['', 'output', '[17:0]', 'out_21', '', '']
['', 'input', '[17:0]', 'in_22', '', '']
['', 'output', '[17:0]', 'out_22', '', '']
['', 'input', '[17:0]', 'in_23', '', '']
['', 'output', '[17:0]', 'out_23', '', '']
['', 'input', '[17:0]', 'in_24', '', '']
['', 'output', '[17:0]', 'out_24', '', '']
['', 'input', '[17:0]', 'in_25', '', '']
['', 'output', '[17:0]', 'out_25', '', '']
['', 'input', '[17:0]', 'in_26', '', '']
['', 'output', '[17:0]', 'out_26', '', '']
['', 'input', '[17:0]', 'in_27', '', '']
['', 'output', '[17:0]', 'out_27', '', '']
['', 'input', '[17:0]', 'in_28', '', '']
['', 'output', '[17:0]', 'out_28', '', '']
['', 'input', '[17:0]', 'in_29', '', '']
['', 'output', '[17:0]', 'out_29', '', '']
['', 'input', '[17:0]', 'in_30', '', '']
['', 'output', '[17:0]', 'out_30', '', '']
['', 'input', '[17:0]', 'in_31', '', '']
['', 'output', '[17:0]', 'out_31', '', '']
['', 'input', '[17:0]', 'in_32', '', '']
['', 'output', '[17:0]', 'out_32', '', '']
['', 'input', '[17:0]', 'in_33', '', '']
['', 'output', '[17:0]', 'out_33', '', '']
['', 'input', '[17:0]', 'in_34', '', '']
['', 'output', '[17:0]', 'out_34', '', '']
['', 'input', '[17:0]', 'in_35', '', '']
['', 'output', '[17:0]', 'out_35', '', '']
['', 'input', '[17:0]', 'in_36', '', '']
['', 'output', '[17:0]', 'out_36', '', '']
['', 'input', '[17:0]', 'in_37', '', '']
['', 'output', '[17:0]', 'out_37', '', '']
['', 'input', '[17:0]', 'in_38', '', '']
['', 'output', '[17:0]', 'out_38', '', '']
['', 'input', '[17:0]', 'in_39', '', '']
['', 'output', '[17:0]', 'out_39', '', '']
['', 'input', '[17:0]', 'in_40', '', '']
['', 'output', '[17:0]', 'out_40', '', '']
['', 'input', '[17:0]', 'in_41', '', '']
['', 'output', '[17:0]', 'out_41', '', '']
['', 'input', '[17:0]', 'in_42', '', '']
['', 'output', '[17:0]', 'out_42', '', '']
['', 'input', '[17:0]', 'in_43', '', '']
['', 'output', '[17:0]', 'out_43', '', '']
['', 'input', '[17:0]', 'in_44', '', '']
['', 'output', '[17:0]', 'out_44', '', '']
['', 'input', '[17:0]', 'in_45', '', '']
['', 'output', '[17:0]', 'out_45', '', '']
['', 'input', '[17:0]', 'in_46', '', '']
['', 'output', '[17:0]', 'out_46', '', '']
['', 'input', '[17:0]', 'in_47', '', '']
['', 'output', '[17:0]', 'out_47', '', '']
['', 'input', 'reset', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_48_10
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'shift_register_group_18_48_14', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'enable', '', '']
['', 'input', '[17:0]', 'in_0', '', '']
['', 'output', '[17:0]', 'out_0', '', '']
['', 'input', '[17:0]', 'in_1', '', '']
['', 'output', '[17:0]', 'out_1', '', '']
['', 'input', '[17:0]', 'in_2', '', '']
['', 'output', '[17:0]', 'out_2', '', '']
['', 'input', '[17:0]', 'in_3', '', '']
['', 'output', '[17:0]', 'out_3', '', '']
['', 'input', '[17:0]', 'in_4', '', '']
['', 'output', '[17:0]', 'out_4', '', '']
['', 'input', '[17:0]', 'in_5', '', '']
['', 'output', '[17:0]', 'out_5', '', '']
['', 'input', '[17:0]', 'in_6', '', '']
['', 'output', '[17:0]', 'out_6', '', '']
['', 'input', '[17:0]', 'in_7', '', '']
['', 'output', '[17:0]', 'out_7', '', '']
['', 'input', '[17:0]', 'in_8', '', '']
['', 'output', '[17:0]', 'out_8', '', '']
['', 'input', '[17:0]', 'in_9', '', '']
['', 'output', '[17:0]', 'out_9', '', '']
['', 'input', '[17:0]', 'in_10', '', '']
['', 'output', '[17:0]', 'out_10', '', '']
['', 'input', '[17:0]', 'in_11', '', '']
['', 'output', '[17:0]', 'out_11', '', '']
['', 'input', '[17:0]', 'in_12', '', '']
['', 'output', '[17:0]', 'out_12', '', '']
['', 'input', '[17:0]', 'in_13', '', '']
['', 'output', '[17:0]', 'out_13', '', '']
['', 'input', '[17:0]', 'in_14', '', '']
['', 'output', '[17:0]', 'out_14', '', '']
['', 'input', '[17:0]', 'in_15', '', '']
['', 'output', '[17:0]', 'out_15', '', '']
['', 'input', '[17:0]', 'in_16', '', '']
['', 'output', '[17:0]', 'out_16', '', '']
['', 'input', '[17:0]', 'in_17', '', '']
['', 'output', '[17:0]', 'out_17', '', '']
['', 'input', '[17:0]', 'in_18', '', '']
['', 'output', '[17:0]', 'out_18', '', '']
['', 'input', '[17:0]', 'in_19', '', '']
['', 'output', '[17:0]', 'out_19', '', '']
['', 'input', '[17:0]', 'in_20', '', '']
['', 'output', '[17:0]', 'out_20', '', '']
['', 'input', '[17:0]', 'in_21', '', '']
['', 'output', '[17:0]', 'out_21', '', '']
['', 'input', '[17:0]', 'in_22', '', '']
['', 'output', '[17:0]', 'out_22', '', '']
['', 'input', '[17:0]', 'in_23', '', '']
['', 'output', '[17:0]', 'out_23', '', '']
['', 'input', '[17:0]', 'in_24', '', '']
['', 'output', '[17:0]', 'out_24', '', '']
['', 'input', '[17:0]', 'in_25', '', '']
['', 'output', '[17:0]', 'out_25', '', '']
['', 'input', '[17:0]', 'in_26', '', '']
['', 'output', '[17:0]', 'out_26', '', '']
['', 'input', '[17:0]', 'in_27', '', '']
['', 'output', '[17:0]', 'out_27', '', '']
['', 'input', '[17:0]', 'in_28', '', '']
['', 'output', '[17:0]', 'out_28', '', '']
['', 'input', '[17:0]', 'in_29', '', '']
['', 'output', '[17:0]', 'out_29', '', '']
['', 'input', '[17:0]', 'in_30', '', '']
['', 'output', '[17:0]', 'out_30', '', '']
['', 'input', '[17:0]', 'in_31', '', '']
['', 'output', '[17:0]', 'out_31', '', '']
['', 'input', '[17:0]', 'in_32', '', '']
['', 'output', '[17:0]', 'out_32', '', '']
['', 'input', '[17:0]', 'in_33', '', '']
['', 'output', '[17:0]', 'out_33', '', '']
['', 'input', '[17:0]', 'in_34', '', '']
['', 'output', '[17:0]', 'out_34', '', '']
['', 'input', '[17:0]', 'in_35', '', '']
['', 'output', '[17:0]', 'out_35', '', '']
['', 'input', '[17:0]', 'in_36', '', '']
['', 'output', '[17:0]', 'out_36', '', '']
['', 'input', '[17:0]', 'in_37', '', '']
['', 'output', '[17:0]', 'out_37', '', '']
['', 'input', '[17:0]', 'in_38', '', '']
['', 'output', '[17:0]', 'out_38', '', '']
['', 'input', '[17:0]', 'in_39', '', '']
['', 'output', '[17:0]', 'out_39', '', '']
['', 'input', '[17:0]', 'in_40', '', '']
['', 'output', '[17:0]', 'out_40', '', '']
['', 'input', '[17:0]', 'in_41', '', '']
['', 'output', '[17:0]', 'out_41', '', '']
['', 'input', '[17:0]', 'in_42', '', '']
['', 'output', '[17:0]', 'out_42', '', '']
['', 'input', '[17:0]', 'in_43', '', '']
['', 'output', '[17:0]', 'out_43', '', '']
['', 'input', '[17:0]', 'in_44', '', '']
['', 'output', '[17:0]', 'out_44', '', '']
['', 'input', '[17:0]', 'in_45', '', '']
['', 'output', '[17:0]', 'out_45', '', '']
['', 'input', '[17:0]', 'in_46', '', '']
['', 'output', '[17:0]', 'out_46', '', '']
['', 'input', '[17:0]', 'in_47', '', '']
['', 'output', '[17:0]', 'out_47', '', '']
['', 'input', 'reset', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_48_14
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'shift_register_group_18_48_3', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'enable', '', '']
['', 'input', '[17:0]', 'in_0', '', '']
['', 'output', '[17:0]', 'out_0', '', '']
['', 'input', '[17:0]', 'in_1', '', '']
['', 'output', '[17:0]', 'out_1', '', '']
['', 'input', '[17:0]', 'in_2', '', '']
['', 'output', '[17:0]', 'out_2', '', '']
['', 'input', '[17:0]', 'in_3', '', '']
['', 'output', '[17:0]', 'out_3', '', '']
['', 'input', '[17:0]', 'in_4', '', '']
['', 'output', '[17:0]', 'out_4', '', '']
['', 'input', '[17:0]', 'in_5', '', '']
['', 'output', '[17:0]', 'out_5', '', '']
['', 'input', '[17:0]', 'in_6', '', '']
['', 'output', '[17:0]', 'out_6', '', '']
['', 'input', '[17:0]', 'in_7', '', '']
['', 'output', '[17:0]', 'out_7', '', '']
['', 'input', '[17:0]', 'in_8', '', '']
['', 'output', '[17:0]', 'out_8', '', '']
['', 'input', '[17:0]', 'in_9', '', '']
['', 'output', '[17:0]', 'out_9', '', '']
['', 'input', '[17:0]', 'in_10', '', '']
['', 'output', '[17:0]', 'out_10', '', '']
['', 'input', '[17:0]', 'in_11', '', '']
['', 'output', '[17:0]', 'out_11', '', '']
['', 'input', '[17:0]', 'in_12', '', '']
['', 'output', '[17:0]', 'out_12', '', '']
['', 'input', '[17:0]', 'in_13', '', '']
['', 'output', '[17:0]', 'out_13', '', '']
['', 'input', '[17:0]', 'in_14', '', '']
['', 'output', '[17:0]', 'out_14', '', '']
['', 'input', '[17:0]', 'in_15', '', '']
['', 'output', '[17:0]', 'out_15', '', '']
['', 'input', '[17:0]', 'in_16', '', '']
['', 'output', '[17:0]', 'out_16', '', '']
['', 'input', '[17:0]', 'in_17', '', '']
['', 'output', '[17:0]', 'out_17', '', '']
['', 'input', '[17:0]', 'in_18', '', '']
['', 'output', '[17:0]', 'out_18', '', '']
['', 'input', '[17:0]', 'in_19', '', '']
['', 'output', '[17:0]', 'out_19', '', '']
['', 'input', '[17:0]', 'in_20', '', '']
['', 'output', '[17:0]', 'out_20', '', '']
['', 'input', '[17:0]', 'in_21', '', '']
['', 'output', '[17:0]', 'out_21', '', '']
['', 'input', '[17:0]', 'in_22', '', '']
['', 'output', '[17:0]', 'out_22', '', '']
['', 'input', '[17:0]', 'in_23', '', '']
['', 'output', '[17:0]', 'out_23', '', '']
['', 'input', '[17:0]', 'in_24', '', '']
['', 'output', '[17:0]', 'out_24', '', '']
['', 'input', '[17:0]', 'in_25', '', '']
['', 'output', '[17:0]', 'out_25', '', '']
['', 'input', '[17:0]', 'in_26', '', '']
['', 'output', '[17:0]', 'out_26', '', '']
['', 'input', '[17:0]', 'in_27', '', '']
['', 'output', '[17:0]', 'out_27', '', '']
['', 'input', '[17:0]', 'in_28', '', '']
['', 'output', '[17:0]', 'out_28', '', '']
['', 'input', '[17:0]', 'in_29', '', '']
['', 'output', '[17:0]', 'out_29', '', '']
['', 'input', '[17:0]', 'in_30', '', '']
['', 'output', '[17:0]', 'out_30', '', '']
['', 'input', '[17:0]', 'in_31', '', '']
['', 'output', '[17:0]', 'out_31', '', '']
['', 'input', '[17:0]', 'in_32', '', '']
['', 'output', '[17:0]', 'out_32', '', '']
['', 'input', '[17:0]', 'in_33', '', '']
['', 'output', '[17:0]', 'out_33', '', '']
['', 'input', '[17:0]', 'in_34', '', '']
['', 'output', '[17:0]', 'out_34', '', '']
['', 'input', '[17:0]', 'in_35', '', '']
['', 'output', '[17:0]', 'out_35', '', '']
['', 'input', '[17:0]', 'in_36', '', '']
['', 'output', '[17:0]', 'out_36', '', '']
['', 'input', '[17:0]', 'in_37', '', '']
['', 'output', '[17:0]', 'out_37', '', '']
['', 'input', '[17:0]', 'in_38', '', '']
['', 'output', '[17:0]', 'out_38', '', '']
['', 'input', '[17:0]', 'in_39', '', '']
['', 'output', '[17:0]', 'out_39', '', '']
['', 'input', '[17:0]', 'in_40', '', '']
['', 'output', '[17:0]', 'out_40', '', '']
['', 'input', '[17:0]', 'in_41', '', '']
['', 'output', '[17:0]', 'out_41', '', '']
['', 'input', '[17:0]', 'in_42', '', '']
['', 'output', '[17:0]', 'out_42', '', '']
['', 'input', '[17:0]', 'in_43', '', '']
['', 'output', '[17:0]', 'out_43', '', '']
['', 'input', '[17:0]', 'in_44', '', '']
['', 'output', '[17:0]', 'out_44', '', '']
['', 'input', '[17:0]', 'in_45', '', '']
['', 'output', '[17:0]', 'out_45', '', '']
['', 'input', '[17:0]', 'in_46', '', '']
['', 'output', '[17:0]', 'out_46', '', '']
['', 'input', '[17:0]', 'in_47', '', '']
['', 'output', '[17:0]', 'out_47', '', '']
['', 'input', 'reset', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_48_3
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'shift_register_group_18_48_6', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'enable', '', '']
['', 'input', '[17:0]', 'in_0', '', '']
['', 'output', '[17:0]', 'out_0', '', '']
['', 'input', '[17:0]', 'in_1', '', '']
['', 'output', '[17:0]', 'out_1', '', '']
['', 'input', '[17:0]', 'in_2', '', '']
['', 'output', '[17:0]', 'out_2', '', '']
['', 'input', '[17:0]', 'in_3', '', '']
['', 'output', '[17:0]', 'out_3', '', '']
['', 'input', '[17:0]', 'in_4', '', '']
['', 'output', '[17:0]', 'out_4', '', '']
['', 'input', '[17:0]', 'in_5', '', '']
['', 'output', '[17:0]', 'out_5', '', '']
['', 'input', '[17:0]', 'in_6', '', '']
['', 'output', '[17:0]', 'out_6', '', '']
['', 'input', '[17:0]', 'in_7', '', '']
['', 'output', '[17:0]', 'out_7', '', '']
['', 'input', '[17:0]', 'in_8', '', '']
['', 'output', '[17:0]', 'out_8', '', '']
['', 'input', '[17:0]', 'in_9', '', '']
['', 'output', '[17:0]', 'out_9', '', '']
['', 'input', '[17:0]', 'in_10', '', '']
['', 'output', '[17:0]', 'out_10', '', '']
['', 'input', '[17:0]', 'in_11', '', '']
['', 'output', '[17:0]', 'out_11', '', '']
['', 'input', '[17:0]', 'in_12', '', '']
['', 'output', '[17:0]', 'out_12', '', '']
['', 'input', '[17:0]', 'in_13', '', '']
['', 'output', '[17:0]', 'out_13', '', '']
['', 'input', '[17:0]', 'in_14', '', '']
['', 'output', '[17:0]', 'out_14', '', '']
['', 'input', '[17:0]', 'in_15', '', '']
['', 'output', '[17:0]', 'out_15', '', '']
['', 'input', '[17:0]', 'in_16', '', '']
['', 'output', '[17:0]', 'out_16', '', '']
['', 'input', '[17:0]', 'in_17', '', '']
['', 'output', '[17:0]', 'out_17', '', '']
['', 'input', '[17:0]', 'in_18', '', '']
['', 'output', '[17:0]', 'out_18', '', '']
['', 'input', '[17:0]', 'in_19', '', '']
['', 'output', '[17:0]', 'out_19', '', '']
['', 'input', '[17:0]', 'in_20', '', '']
['', 'output', '[17:0]', 'out_20', '', '']
['', 'input', '[17:0]', 'in_21', '', '']
['', 'output', '[17:0]', 'out_21', '', '']
['', 'input', '[17:0]', 'in_22', '', '']
['', 'output', '[17:0]', 'out_22', '', '']
['', 'input', '[17:0]', 'in_23', '', '']
['', 'output', '[17:0]', 'out_23', '', '']
['', 'input', '[17:0]', 'in_24', '', '']
['', 'output', '[17:0]', 'out_24', '', '']
['', 'input', '[17:0]', 'in_25', '', '']
['', 'output', '[17:0]', 'out_25', '', '']
['', 'input', '[17:0]', 'in_26', '', '']
['', 'output', '[17:0]', 'out_26', '', '']
['', 'input', '[17:0]', 'in_27', '', '']
['', 'output', '[17:0]', 'out_27', '', '']
['', 'input', '[17:0]', 'in_28', '', '']
['', 'output', '[17:0]', 'out_28', '', '']
['', 'input', '[17:0]', 'in_29', '', '']
['', 'output', '[17:0]', 'out_29', '', '']
['', 'input', '[17:0]', 'in_30', '', '']
['', 'output', '[17:0]', 'out_30', '', '']
['', 'input', '[17:0]', 'in_31', '', '']
['', 'output', '[17:0]', 'out_31', '', '']
['', 'input', '[17:0]', 'in_32', '', '']
['', 'output', '[17:0]', 'out_32', '', '']
['', 'input', '[17:0]', 'in_33', '', '']
['', 'output', '[17:0]', 'out_33', '', '']
['', 'input', '[17:0]', 'in_34', '', '']
['', 'output', '[17:0]', 'out_34', '', '']
['', 'input', '[17:0]', 'in_35', '', '']
['', 'output', '[17:0]', 'out_35', '', '']
['', 'input', '[17:0]', 'in_36', '', '']
['', 'output', '[17:0]', 'out_36', '', '']
['', 'input', '[17:0]', 'in_37', '', '']
['', 'output', '[17:0]', 'out_37', '', '']
['', 'input', '[17:0]', 'in_38', '', '']
['', 'output', '[17:0]', 'out_38', '', '']
['', 'input', '[17:0]', 'in_39', '', '']
['', 'output', '[17:0]', 'out_39', '', '']
['', 'input', '[17:0]', 'in_40', '', '']
['', 'output', '[17:0]', 'out_40', '', '']
['', 'input', '[17:0]', 'in_41', '', '']
['', 'output', '[17:0]', 'out_41', '', '']
['', 'input', '[17:0]', 'in_42', '', '']
['', 'output', '[17:0]', 'out_42', '', '']
['', 'input', '[17:0]', 'in_43', '', '']
['', 'output', '[17:0]', 'out_43', '', '']
['', 'input', '[17:0]', 'in_44', '', '']
['', 'output', '[17:0]', 'out_44', '', '']
['', 'input', '[17:0]', 'in_45', '', '']
['', 'output', '[17:0]', 'out_45', '', '']
['', 'input', '[17:0]', 'in_46', '', '']
['', 'output', '[17:0]', 'out_46', '', '']
['', 'input', '[17:0]', 'in_47', '', '']
['', 'output', '[17:0]', 'out_47', '', '']
['', 'input', 'reset', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_48_6
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'shift_register_group_18_910', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'enable', '', '']
['', 'input', '[17:0]', 'in_0', '', '']
['', 'output', '[17:0]', 'out_0', '', '']
['', 'input', '[17:0]', 'in_1', '', '']
['', 'output', '[17:0]', 'out_1', '', '']
['', 'input', '[17:0]', 'in_2', '', '']
['', 'output', '[17:0]', 'out_2', '', '']
['', 'input', '[17:0]', 'in_3', '', '']
['', 'output', '[17:0]', 'out_3', '', '']
['', 'input', '[17:0]', 'in_4', '', '']
['', 'output', '[17:0]', 'out_4', '', '']
['', 'input', '[17:0]', 'in_5', '', '']
['', 'output', '[17:0]', 'out_5', '', '']
['', 'input', '[17:0]', 'in_6', '', '']
['', 'output', '[17:0]', 'out_6', '', '']
['', 'input', '[17:0]', 'in_7', '', '']
['', 'output', '[17:0]', 'out_7', '', '']
['', 'input', '[17:0]', 'in_8', '', '']
['', 'output', '[17:0]', 'out_8', '', '']
['', 'input', 'reset', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_910
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'shift_register_unit_12', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'reset', '', '']
['', 'input', 'enable', '', '']
['', 'input', '[0:0]', 'in', '', '']
['', 'output', '[0:0]', 'out', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_unit_12
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'shift_register_unit_18_1', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'reset', '', '']
['', 'input', 'enable', '', '']
['', 'input', '[17:0]', 'in', '', '']
['', 'output', '[17:0]', 'out', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_unit_18_1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'shift_register_unit_18_10', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'reset', '', '']
['', 'input', 'enable', '', '']
['', 'input', '[17:0]', 'in', '', '']
['', 'output', '[17:0]', 'out', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_unit_18_10
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'shift_register_unit_18_14', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'reset', '', '']
['', 'input', 'enable', '', '']
['', 'input', '[17:0]', 'in', '', '']
['', 'output', '[17:0]', 'out', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_unit_18_14
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'shift_register_unit_18_18', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'reset', '', '']
['', 'input', 'enable', '', '']
['', 'input', '[17:0]', 'in', '', '']
['', 'output', '[17:0]', 'out', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_unit_18_18
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'shift_register_unit_18_3', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'reset', '', '']
['', 'input', 'enable', '', '']
['', 'input', '[17:0]', 'in', '', '']
['', 'output', '[17:0]', 'out', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_unit_18_3
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'shift_register_unit_18_6', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'reset', '', '']
['', 'input', 'enable', '', '']
['', 'input', '[17:0]', 'in', '', '']
['', 'output', '[17:0]', 'out', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_unit_18_6
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'shift_register_unit_1_3', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'reset', '', '']
['', 'input', 'enable', '', '']
['', 'input', '[0:0]', 'in', '', '']
['', 'output', '[0:0]', 'out', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_unit_1_3
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'sigmoid_core_18_18_10_32_1', '', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'reset', '', '']
['', 'input', 'i_valid', '', '']
['', 'input', 'i_ready', '', '']
['', 'output', 'o_ready', '', '']
['', 'output', 'o_valid', '', '']
['', 'input', '[17:0]', 'i_x', '', '']
['', 'output', '[17:0]', 'o_y', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/sigmoid_core_18_18_10_32_1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'single_port_ram', '', '']
['clk', '', '']
['addr', '', '']
['data', '', '']
['we', '', '']
['out', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/single_port_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'stage1_parameter_buffer_18_3_16_42_2688', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'reset', '', '']
['', 'output', '[17:0]', 'Wixr_real_0_0', '', '']
['', 'output', '[17:0]', 'Wixr_imag_0_0', '', '']
['', 'output', '[17:0]', 'Wfxr_real_0_0', '', '']
['', 'output', '[17:0]', 'Wfxr_imag_0_0', '', '']
['', 'output', '[17:0]', 'Woxr_real_0_0', '', '']
['', 'output', '[17:0]', 'Woxr_imag_0_0', '', '']
['', 'output', '[17:0]', 'Wcxr_real_0_0', '', '']
['', 'output', '[17:0]', 'Wcxr_imag_0_0', '', '']
['', 'output', '[17:0]', 'Wixr_real_0_1', '', '']
['', 'output', '[17:0]', 'Wixr_imag_0_1', '', '']
['', 'output', '[17:0]', 'Wfxr_real_0_1', '', '']
['', 'output', '[17:0]', 'Wfxr_imag_0_1', '', '']
['', 'output', '[17:0]', 'Woxr_real_0_1', '', '']
['', 'output', '[17:0]', 'Woxr_imag_0_1', '', '']
['', 'output', '[17:0]', 'Wcxr_real_0_1', '', '']
['', 'output', '[17:0]', 'Wcxr_imag_0_1', '', '']
['', 'output', '[17:0]', 'Wixr_real_0_2', '', '']
['', 'output', '[17:0]', 'Wixr_imag_0_2', '', '']
['', 'output', '[17:0]', 'Wfxr_real_0_2', '', '']
['', 'output', '[17:0]', 'Wfxr_imag_0_2', '', '']
['', 'output', '[17:0]', 'Woxr_real_0_2', '', '']
['', 'output', '[17:0]', 'Woxr_imag_0_2', '', '']
['', 'output', '[17:0]', 'Wcxr_real_0_2', '', '']
['', 'output', '[17:0]', 'Wcxr_imag_0_2', '', '']
['', 'output', '[17:0]', 'Wixr_real_0_3', '', '']
['', 'output', '[17:0]', 'Wixr_imag_0_3', '', '']
['', 'output', '[17:0]', 'Wfxr_real_0_3', '', '']
['', 'output', '[17:0]', 'Wfxr_imag_0_3', '', '']
['', 'output', '[17:0]', 'Woxr_real_0_3', '', '']
['', 'output', '[17:0]', 'Woxr_imag_0_3', '', '']
['', 'output', '[17:0]', 'Wcxr_real_0_3', '', '']
['', 'output', '[17:0]', 'Wcxr_imag_0_3', '', '']
['', 'output', '[17:0]', 'Wixr_real_0_4', '', '']
['', 'output', '[17:0]', 'Wixr_imag_0_4', '', '']
['', 'output', '[17:0]', 'Wfxr_real_0_4', '', '']
['', 'output', '[17:0]', 'Wfxr_imag_0_4', '', '']
['', 'output', '[17:0]', 'Woxr_real_0_4', '', '']
['', 'output', '[17:0]', 'Woxr_imag_0_4', '', '']
['', 'output', '[17:0]', 'Wcxr_real_0_4', '', '']
['', 'output', '[17:0]', 'Wcxr_imag_0_4', '', '']
['', 'output', '[17:0]', 'Wixr_real_0_5', '', '']
['', 'output', '[17:0]', 'Wixr_imag_0_5', '', '']
['', 'output', '[17:0]', 'Wfxr_real_0_5', '', '']
['', 'output', '[17:0]', 'Wfxr_imag_0_5', '', '']
['', 'output', '[17:0]', 'Woxr_real_0_5', '', '']
['', 'output', '[17:0]', 'Woxr_imag_0_5', '', '']
['', 'output', '[17:0]', 'Wcxr_real_0_5', '', '']
['', 'output', '[17:0]', 'Wcxr_imag_0_5', '', '']
['', 'output', '[17:0]', 'Wixr_real_0_6', '', '']
['', 'output', '[17:0]', 'Wixr_imag_0_6', '', '']
['', 'output', '[17:0]', 'Wfxr_real_0_6', '', '']
['', 'output', '[17:0]', 'Wfxr_imag_0_6', '', '']
['', 'output', '[17:0]', 'Woxr_real_0_6', '', '']
['', 'output', '[17:0]', 'Woxr_imag_0_6', '', '']
['', 'output', '[17:0]', 'Wcxr_real_0_6', '', '']
['', 'output', '[17:0]', 'Wcxr_imag_0_6', '', '']
['', 'output', '[17:0]', 'Wixr_real_0_7', '', '']
['', 'output', '[17:0]', 'Wixr_imag_0_7', '', '']
['', 'output', '[17:0]', 'Wfxr_real_0_7', '', '']
['', 'output', '[17:0]', 'Wfxr_imag_0_7', '', '']
['', 'output', '[17:0]', 'Woxr_real_0_7', '', '']
['', 'output', '[17:0]', 'Woxr_imag_0_7', '', '']
['', 'output', '[17:0]', 'Wcxr_real_0_7', '', '']
['', 'output', '[17:0]', 'Wcxr_imag_0_7', '', '']
['', 'output', '[17:0]', 'Wixr_real_0_8', '', '']
['', 'output', '[17:0]', 'Wixr_imag_0_8', '', '']
['', 'output', '[17:0]', 'Wfxr_real_0_8', '', '']
['', 'output', '[17:0]', 'Wfxr_imag_0_8', '', '']
['', 'output', '[17:0]', 'Woxr_real_0_8', '', '']
['', 'output', '[17:0]', 'Woxr_imag_0_8', '', '']
['', 'output', '[17:0]', 'Wcxr_real_0_8', '', '']
['', 'output', '[17:0]', 'Wcxr_imag_0_8', '', '']
['', 'output', '[17:0]', 'Wixr_real_1_0', '', '']
['', 'output', '[17:0]', 'Wixr_imag_1_0', '', '']
['', 'output', '[17:0]', 'Wfxr_real_1_0', '', '']
['', 'output', '[17:0]', 'Wfxr_imag_1_0', '', '']
['', 'output', '[17:0]', 'Woxr_real_1_0', '', '']
['', 'output', '[17:0]', 'Woxr_imag_1_0', '', '']
['', 'output', '[17:0]', 'Wcxr_real_1_0', '', '']
['', 'output', '[17:0]', 'Wcxr_imag_1_0', '', '']
['', 'output', '[17:0]', 'Wixr_real_1_1', '', '']
['', 'output', '[17:0]', 'Wixr_imag_1_1', '', '']
['', 'output', '[17:0]', 'Wfxr_real_1_1', '', '']
['', 'output', '[17:0]', 'Wfxr_imag_1_1', '', '']
['', 'output', '[17:0]', 'Woxr_real_1_1', '', '']
['', 'output', '[17:0]', 'Woxr_imag_1_1', '', '']
['', 'output', '[17:0]', 'Wcxr_real_1_1', '', '']
['', 'output', '[17:0]', 'Wcxr_imag_1_1', '', '']
['', 'output', '[17:0]', 'Wixr_real_1_2', '', '']
['', 'output', '[17:0]', 'Wixr_imag_1_2', '', '']
['', 'output', '[17:0]', 'Wfxr_real_1_2', '', '']
['', 'output', '[17:0]', 'Wfxr_imag_1_2', '', '']
['', 'output', '[17:0]', 'Woxr_real_1_2', '', '']
['', 'output', '[17:0]', 'Woxr_imag_1_2', '', '']
['', 'output', '[17:0]', 'Wcxr_real_1_2', '', '']
['', 'output', '[17:0]', 'Wcxr_imag_1_2', '', '']
['', 'output', '[17:0]', 'Wixr_real_1_3', '', '']
['', 'output', '[17:0]', 'Wixr_imag_1_3', '', '']
['', 'output', '[17:0]', 'Wfxr_real_1_3', '', '']
['', 'output', '[17:0]', 'Wfxr_imag_1_3', '', '']
['', 'output', '[17:0]', 'Woxr_real_1_3', '', '']
['', 'output', '[17:0]', 'Woxr_imag_1_3', '', '']
['', 'output', '[17:0]', 'Wcxr_real_1_3', '', '']
['', 'output', '[17:0]', 'Wcxr_imag_1_3', '', '']
['', 'output', '[17:0]', 'Wixr_real_1_4', '', '']
['', 'output', '[17:0]', 'Wixr_imag_1_4', '', '']
['', 'output', '[17:0]', 'Wfxr_real_1_4', '', '']
['', 'output', '[17:0]', 'Wfxr_imag_1_4', '', '']
['', 'output', '[17:0]', 'Woxr_real_1_4', '', '']
['', 'output', '[17:0]', 'Woxr_imag_1_4', '', '']
['', 'output', '[17:0]', 'Wcxr_real_1_4', '', '']
['', 'output', '[17:0]', 'Wcxr_imag_1_4', '', '']
['', 'output', '[17:0]', 'Wixr_real_1_5', '', '']
['', 'output', '[17:0]', 'Wixr_imag_1_5', '', '']
['', 'output', '[17:0]', 'Wfxr_real_1_5', '', '']
['', 'output', '[17:0]', 'Wfxr_imag_1_5', '', '']
['', 'output', '[17:0]', 'Woxr_real_1_5', '', '']
['', 'output', '[17:0]', 'Woxr_imag_1_5', '', '']
['', 'output', '[17:0]', 'Wcxr_real_1_5', '', '']
['', 'output', '[17:0]', 'Wcxr_imag_1_5', '', '']
['', 'output', '[17:0]', 'Wixr_real_1_6', '', '']
['', 'output', '[17:0]', 'Wixr_imag_1_6', '', '']
['', 'output', '[17:0]', 'Wfxr_real_1_6', '', '']
['', 'output', '[17:0]', 'Wfxr_imag_1_6', '', '']
['', 'output', '[17:0]', 'Woxr_real_1_6', '', '']
['', 'output', '[17:0]', 'Woxr_imag_1_6', '', '']
['', 'output', '[17:0]', 'Wcxr_real_1_6', '', '']
['', 'output', '[17:0]', 'Wcxr_imag_1_6', '', '']
['', 'output', '[17:0]', 'Wixr_real_1_7', '', '']
['', 'output', '[17:0]', 'Wixr_imag_1_7', '', '']
['', 'output', '[17:0]', 'Wfxr_real_1_7', '', '']
['', 'output', '[17:0]', 'Wfxr_imag_1_7', '', '']
['', 'output', '[17:0]', 'Woxr_real_1_7', '', '']
['', 'output', '[17:0]', 'Woxr_imag_1_7', '', '']
['', 'output', '[17:0]', 'Wcxr_real_1_7', '', '']
['', 'output', '[17:0]', 'Wcxr_imag_1_7', '', '']
['', 'output', '[17:0]', 'Wixr_real_1_8', '', '']
['', 'output', '[17:0]', 'Wixr_imag_1_8', '', '']
['', 'output', '[17:0]', 'Wfxr_real_1_8', '', '']
['', 'output', '[17:0]', 'Wfxr_imag_1_8', '', '']
['', 'output', '[17:0]', 'Woxr_real_1_8', '', '']
['', 'output', '[17:0]', 'Woxr_imag_1_8', '', '']
['', 'output', '[17:0]', 'Wcxr_real_1_8', '', '']
['', 'output', '[17:0]', 'Wcxr_imag_1_8', '', '']
['', 'output', '[17:0]', 'Wixr_real_2_0', '', '']
['', 'output', '[17:0]', 'Wixr_imag_2_0', '', '']
['', 'output', '[17:0]', 'Wfxr_real_2_0', '', '']
['', 'output', '[17:0]', 'Wfxr_imag_2_0', '', '']
['', 'output', '[17:0]', 'Woxr_real_2_0', '', '']
['', 'output', '[17:0]', 'Woxr_imag_2_0', '', '']
['', 'output', '[17:0]', 'Wcxr_real_2_0', '', '']
['', 'output', '[17:0]', 'Wcxr_imag_2_0', '', '']
['', 'output', '[17:0]', 'Wixr_real_2_1', '', '']
['', 'output', '[17:0]', 'Wixr_imag_2_1', '', '']
['', 'output', '[17:0]', 'Wfxr_real_2_1', '', '']
['', 'output', '[17:0]', 'Wfxr_imag_2_1', '', '']
['', 'output', '[17:0]', 'Woxr_real_2_1', '', '']
['', 'output', '[17:0]', 'Woxr_imag_2_1', '', '']
['', 'output', '[17:0]', 'Wcxr_real_2_1', '', '']
['', 'output', '[17:0]', 'Wcxr_imag_2_1', '', '']
['', 'output', '[17:0]', 'Wixr_real_2_2', '', '']
['', 'output', '[17:0]', 'Wixr_imag_2_2', '', '']
['', 'output', '[17:0]', 'Wfxr_real_2_2', '', '']
['', 'output', '[17:0]', 'Wfxr_imag_2_2', '', '']
['', 'output', '[17:0]', 'Woxr_real_2_2', '', '']
['', 'output', '[17:0]', 'Woxr_imag_2_2', '', '']
['', 'output', '[17:0]', 'Wcxr_real_2_2', '', '']
['', 'output', '[17:0]', 'Wcxr_imag_2_2', '', '']
['', 'output', '[17:0]', 'Wixr_real_2_3', '', '']
['', 'output', '[17:0]', 'Wixr_imag_2_3', '', '']
['', 'output', '[17:0]', 'Wfxr_real_2_3', '', '']
['', 'output', '[17:0]', 'Wfxr_imag_2_3', '', '']
['', 'output', '[17:0]', 'Woxr_real_2_3', '', '']
['', 'output', '[17:0]', 'Woxr_imag_2_3', '', '']
['', 'output', '[17:0]', 'Wcxr_real_2_3', '', '']
['', 'output', '[17:0]', 'Wcxr_imag_2_3', '', '']
['', 'output', '[17:0]', 'Wixr_real_2_4', '', '']
['', 'output', '[17:0]', 'Wixr_imag_2_4', '', '']
['', 'output', '[17:0]', 'Wfxr_real_2_4', '', '']
['', 'output', '[17:0]', 'Wfxr_imag_2_4', '', '']
['', 'output', '[17:0]', 'Woxr_real_2_4', '', '']
['', 'output', '[17:0]', 'Woxr_imag_2_4', '', '']
['', 'output', '[17:0]', 'Wcxr_real_2_4', '', '']
['', 'output', '[17:0]', 'Wcxr_imag_2_4', '', '']
['', 'output', '[17:0]', 'Wixr_real_2_5', '', '']
['', 'output', '[17:0]', 'Wixr_imag_2_5', '', '']
['', 'output', '[17:0]', 'Wfxr_real_2_5', '', '']
['', 'output', '[17:0]', 'Wfxr_imag_2_5', '', '']
['', 'output', '[17:0]', 'Woxr_real_2_5', '', '']
['', 'output', '[17:0]', 'Woxr_imag_2_5', '', '']
['', 'output', '[17:0]', 'Wcxr_real_2_5', '', '']
['', 'output', '[17:0]', 'Wcxr_imag_2_5', '', '']
['', 'output', '[17:0]', 'Wixr_real_2_6', '', '']
['', 'output', '[17:0]', 'Wixr_imag_2_6', '', '']
['', 'output', '[17:0]', 'Wfxr_real_2_6', '', '']
['', 'output', '[17:0]', 'Wfxr_imag_2_6', '', '']
['', 'output', '[17:0]', 'Woxr_real_2_6', '', '']
['', 'output', '[17:0]', 'Woxr_imag_2_6', '', '']
['', 'output', '[17:0]', 'Wcxr_real_2_6', '', '']
['', 'output', '[17:0]', 'Wcxr_imag_2_6', '', '']
['', 'output', '[17:0]', 'Wixr_real_2_7', '', '']
['', 'output', '[17:0]', 'Wixr_imag_2_7', '', '']
['', 'output', '[17:0]', 'Wfxr_real_2_7', '', '']
['', 'output', '[17:0]', 'Wfxr_imag_2_7', '', '']
['', 'output', '[17:0]', 'Woxr_real_2_7', '', '']
['', 'output', '[17:0]', 'Woxr_imag_2_7', '', '']
['', 'output', '[17:0]', 'Wcxr_real_2_7', '', '']
['', 'output', '[17:0]', 'Wcxr_imag_2_7', '', '']
['', 'output', '[17:0]', 'Wixr_real_2_8', '', '']
['', 'output', '[17:0]', 'Wixr_imag_2_8', '', '']
['', 'output', '[17:0]', 'Wfxr_real_2_8', '', '']
['', 'output', '[17:0]', 'Wfxr_imag_2_8', '', '']
['', 'output', '[17:0]', 'Woxr_real_2_8', '', '']
['', 'output', '[17:0]', 'Woxr_imag_2_8', '', '']
['', 'output', '[17:0]', 'Wcxr_real_2_8', '', '']
['', 'output', '[17:0]', 'Wcxr_imag_2_8', '', '']
['', 'input', 'incr_index', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/stage1_parameter_buffer_18_3_16_42_2688
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'stage2_Ct_buffer_18_3_16_64', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'reset', '', '']
['', 'input', 'wen', '', '']
['', 'input', 'ren', '', '']
['', 'input', '[17:0]', 'i_Ct_0', '', '']
['', 'input', '[17:0]', 'i_Ct_1', '', '']
['', 'input', '[17:0]', 'i_Ct_2', '', '']
['', 'input', '[17:0]', 'i_Ct_3', '', '']
['', 'input', '[17:0]', 'i_Ct_4', '', '']
['', 'input', '[17:0]', 'i_Ct_5', '', '']
['', 'input', '[17:0]', 'i_Ct_6', '', '']
['', 'input', '[17:0]', 'i_Ct_7', '', '']
['', 'input', '[17:0]', 'i_Ct_8', '', '']
['', 'input', '[17:0]', 'i_Ct_9', '', '']
['', 'input', '[17:0]', 'i_Ct_10', '', '']
['', 'input', '[17:0]', 'i_Ct_11', '', '']
['', 'input', '[17:0]', 'i_Ct_12', '', '']
['', 'input', '[17:0]', 'i_Ct_13', '', '']
['', 'input', '[17:0]', 'i_Ct_14', '', '']
['', 'input', '[17:0]', 'i_Ct_15', '', '']
['', 'output', '[17:0]', 'o_Ct_0', '', '']
['', 'output', '[17:0]', 'o_Ct_1', '', '']
['', 'output', '[17:0]', 'o_Ct_2', '', '']
['', 'output', '[17:0]', 'o_Ct_3', '', '']
['', 'output', '[17:0]', 'o_Ct_4', '', '']
['', 'output', '[17:0]', 'o_Ct_5', '', '']
['', 'output', '[17:0]', 'o_Ct_6', '', '']
['', 'output', '[17:0]', 'o_Ct_7', '', '']
['', 'output', '[17:0]', 'o_Ct_8', '', '']
['', 'output', '[17:0]', 'o_Ct_9', '', '']
['', 'output', '[17:0]', 'o_Ct_10', '', '']
['', 'output', '[17:0]', 'o_Ct_11', '', '']
['', 'output', '[17:0]', 'o_Ct_12', '', '']
['', 'output', '[17:0]', 'o_Ct_13', '', '']
['', 'output', '[17:0]', 'o_Ct_14', '', '']
['', 'output', '[17:0]', 'o_Ct_15', '', '']
['', 'output', '[17:0]', 'o_Ct_16', '', '']
['', 'output', '[17:0]', 'o_Ct_17', '', '']
['', 'output', '[17:0]', 'o_Ct_18', '', '']
['', 'output', '[17:0]', 'o_Ct_19', '', '']
['', 'output', '[17:0]', 'o_Ct_20', '', '']
['', 'output', '[17:0]', 'o_Ct_21', '', '']
['', 'output', '[17:0]', 'o_Ct_22', '', '']
['', 'output', '[17:0]', 'o_Ct_23', '', '']
['', 'output', '[17:0]', 'o_Ct_24', '', '']
['', 'output', '[17:0]', 'o_Ct_25', '', '']
['', 'output', '[17:0]', 'o_Ct_26', '', '']
['', 'output', '[17:0]', 'o_Ct_27', '', '']
['', 'output', '[17:0]', 'o_Ct_28', '', '']
['', 'output', '[17:0]', 'o_Ct_29', '', '']
['', 'output', '[17:0]', 'o_Ct_30', '', '']
['', 'output', '[17:0]', 'o_Ct_31', '', '']
['', 'output', '[17:0]', 'o_Ct_32', '', '']
['', 'output', '[17:0]', 'o_Ct_33', '', '']
['', 'output', '[17:0]', 'o_Ct_34', '', '']
['', 'output', '[17:0]', 'o_Ct_35', '', '']
['', 'output', '[17:0]', 'o_Ct_36', '', '']
['', 'output', '[17:0]', 'o_Ct_37', '', '']
['', 'output', '[17:0]', 'o_Ct_38', '', '']
['', 'output', '[17:0]', 'o_Ct_39', '', '']
['', 'output', '[17:0]', 'o_Ct_40', '', '']
['', 'output', '[17:0]', 'o_Ct_41', '', '']
['', 'output', '[17:0]', 'o_Ct_42', '', '']
['', 'output', '[17:0]', 'o_Ct_43', '', '']
['', 'output', '[17:0]', 'o_Ct_44', '', '']
['', 'output', '[17:0]', 'o_Ct_45', '', '']
['', 'output', '[17:0]', 'o_Ct_46', '', '']
['', 'output', '[17:0]', 'o_Ct_47', '', '']
['', 'output', 'o_valid', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/stage2_Ct_buffer_18_3_16_64
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'stage2_mt_buffer_18_3_16_64_32', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'reset', '', '']
['', 'input', 'i_valid', '', '']
['', 'input', '[17:0]', 'data_0', '', '']
['', 'output', '[17:0]', 'q_0', '', '']
['', 'input', '[17:0]', 'data_1', '', '']
['', 'output', '[17:0]', 'q_1', '', '']
['', 'input', '[17:0]', 'data_2', '', '']
['', 'output', '[17:0]', 'q_2', '', '']
['', 'input', '[17:0]', 'data_3', '', '']
['', 'output', '[17:0]', 'q_3', '', '']
['', 'input', '[17:0]', 'data_4', '', '']
['', 'output', '[17:0]', 'q_4', '', '']
['', 'input', '[17:0]', 'data_5', '', '']
['', 'output', '[17:0]', 'q_5', '', '']
['', 'input', '[17:0]', 'data_6', '', '']
['', 'output', '[17:0]', 'q_6', '', '']
['', 'input', '[17:0]', 'data_7', '', '']
['', 'output', '[17:0]', 'q_7', '', '']
['', 'input', '[17:0]', 'data_8', '', '']
['', 'output', '[17:0]', 'q_8', '', '']
['', 'input', '[17:0]', 'data_9', '', '']
['', 'output', '[17:0]', 'q_9', '', '']
['', 'input', '[17:0]', 'data_10', '', '']
['', 'output', '[17:0]', 'q_10', '', '']
['', 'input', '[17:0]', 'data_11', '', '']
['', 'output', '[17:0]', 'q_11', '', '']
['', 'input', '[17:0]', 'data_12', '', '']
['', 'output', '[17:0]', 'q_12', '', '']
['', 'input', '[17:0]', 'data_13', '', '']
['', 'output', '[17:0]', 'q_13', '', '']
['', 'input', '[17:0]', 'data_14', '', '']
['', 'output', '[17:0]', 'q_14', '', '']
['', 'input', '[17:0]', 'data_15', '', '']
['', 'output', '[17:0]', 'q_15', '', '']
['', 'output', 'o_valid', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/stage2_mt_buffer_18_3_16_64_32
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'stage2_parameter_buffer_18_3_16_64', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'reset', '', '']
['', 'output', '[17:0]', 'o_Wic_0', '', '']
['', 'output', '[17:0]', 'o_bi_0', '', '']
['', 'output', '[17:0]', 'o_Wfc_0', '', '']
['', 'output', '[17:0]', 'o_bf_0', '', '']
['', 'output', '[17:0]', 'o_Woc_0', '', '']
['', 'output', '[17:0]', 'o_bo_0', '', '']
['', 'output', '[17:0]', 'o_bc_0', '', '']
['', 'output', '[17:0]', 'o_Wic_1', '', '']
['', 'output', '[17:0]', 'o_bi_1', '', '']
['', 'output', '[17:0]', 'o_Wfc_1', '', '']
['', 'output', '[17:0]', 'o_bf_1', '', '']
['', 'output', '[17:0]', 'o_Woc_1', '', '']
['', 'output', '[17:0]', 'o_bo_1', '', '']
['', 'output', '[17:0]', 'o_bc_1', '', '']
['', 'output', '[17:0]', 'o_Wic_2', '', '']
['', 'output', '[17:0]', 'o_bi_2', '', '']
['', 'output', '[17:0]', 'o_Wfc_2', '', '']
['', 'output', '[17:0]', 'o_bf_2', '', '']
['', 'output', '[17:0]', 'o_Woc_2', '', '']
['', 'output', '[17:0]', 'o_bo_2', '', '']
['', 'output', '[17:0]', 'o_bc_2', '', '']
['', 'output', '[17:0]', 'o_Wic_3', '', '']
['', 'output', '[17:0]', 'o_bi_3', '', '']
['', 'output', '[17:0]', 'o_Wfc_3', '', '']
['', 'output', '[17:0]', 'o_bf_3', '', '']
['', 'output', '[17:0]', 'o_Woc_3', '', '']
['', 'output', '[17:0]', 'o_bo_3', '', '']
['', 'output', '[17:0]', 'o_bc_3', '', '']
['', 'output', '[17:0]', 'o_Wic_4', '', '']
['', 'output', '[17:0]', 'o_bi_4', '', '']
['', 'output', '[17:0]', 'o_Wfc_4', '', '']
['', 'output', '[17:0]', 'o_bf_4', '', '']
['', 'output', '[17:0]', 'o_Woc_4', '', '']
['', 'output', '[17:0]', 'o_bo_4', '', '']
['', 'output', '[17:0]', 'o_bc_4', '', '']
['', 'output', '[17:0]', 'o_Wic_5', '', '']
['', 'output', '[17:0]', 'o_bi_5', '', '']
['', 'output', '[17:0]', 'o_Wfc_5', '', '']
['', 'output', '[17:0]', 'o_bf_5', '', '']
['', 'output', '[17:0]', 'o_Woc_5', '', '']
['', 'output', '[17:0]', 'o_bo_5', '', '']
['', 'output', '[17:0]', 'o_bc_5', '', '']
['', 'output', '[17:0]', 'o_Wic_6', '', '']
['', 'output', '[17:0]', 'o_bi_6', '', '']
['', 'output', '[17:0]', 'o_Wfc_6', '', '']
['', 'output', '[17:0]', 'o_bf_6', '', '']
['', 'output', '[17:0]', 'o_Woc_6', '', '']
['', 'output', '[17:0]', 'o_bo_6', '', '']
['', 'output', '[17:0]', 'o_bc_6', '', '']
['', 'output', '[17:0]', 'o_Wic_7', '', '']
['', 'output', '[17:0]', 'o_bi_7', '', '']
['', 'output', '[17:0]', 'o_Wfc_7', '', '']
['', 'output', '[17:0]', 'o_bf_7', '', '']
['', 'output', '[17:0]', 'o_Woc_7', '', '']
['', 'output', '[17:0]', 'o_bo_7', '', '']
['', 'output', '[17:0]', 'o_bc_7', '', '']
['', 'output', '[17:0]', 'o_Wic_8', '', '']
['', 'output', '[17:0]', 'o_bi_8', '', '']
['', 'output', '[17:0]', 'o_Wfc_8', '', '']
['', 'output', '[17:0]', 'o_bf_8', '', '']
['', 'output', '[17:0]', 'o_Woc_8', '', '']
['', 'output', '[17:0]', 'o_bo_8', '', '']
['', 'output', '[17:0]', 'o_bc_8', '', '']
['', 'output', '[17:0]', 'o_Wic_9', '', '']
['', 'output', '[17:0]', 'o_bi_9', '', '']
['', 'output', '[17:0]', 'o_Wfc_9', '', '']
['', 'output', '[17:0]', 'o_bf_9', '', '']
['', 'output', '[17:0]', 'o_Woc_9', '', '']
['', 'output', '[17:0]', 'o_bo_9', '', '']
['', 'output', '[17:0]', 'o_bc_9', '', '']
['', 'output', '[17:0]', 'o_Wic_10', '', '']
['', 'output', '[17:0]', 'o_bi_10', '', '']
['', 'output', '[17:0]', 'o_Wfc_10', '', '']
['', 'output', '[17:0]', 'o_bf_10', '', '']
['', 'output', '[17:0]', 'o_Woc_10', '', '']
['', 'output', '[17:0]', 'o_bo_10', '', '']
['', 'output', '[17:0]', 'o_bc_10', '', '']
['', 'output', '[17:0]', 'o_Wic_11', '', '']
['', 'output', '[17:0]', 'o_bi_11', '', '']
['', 'output', '[17:0]', 'o_Wfc_11', '', '']
['', 'output', '[17:0]', 'o_bf_11', '', '']
['', 'output', '[17:0]', 'o_Woc_11', '', '']
['', 'output', '[17:0]', 'o_bo_11', '', '']
['', 'output', '[17:0]', 'o_bc_11', '', '']
['', 'output', '[17:0]', 'o_Wic_12', '', '']
['', 'output', '[17:0]', 'o_bi_12', '', '']
['', 'output', '[17:0]', 'o_Wfc_12', '', '']
['', 'output', '[17:0]', 'o_bf_12', '', '']
['', 'output', '[17:0]', 'o_Woc_12', '', '']
['', 'output', '[17:0]', 'o_bo_12', '', '']
['', 'output', '[17:0]', 'o_bc_12', '', '']
['', 'output', '[17:0]', 'o_Wic_13', '', '']
['', 'output', '[17:0]', 'o_bi_13', '', '']
['', 'output', '[17:0]', 'o_Wfc_13', '', '']
['', 'output', '[17:0]', 'o_bf_13', '', '']
['', 'output', '[17:0]', 'o_Woc_13', '', '']
['', 'output', '[17:0]', 'o_bo_13', '', '']
['', 'output', '[17:0]', 'o_bc_13', '', '']
['', 'output', '[17:0]', 'o_Wic_14', '', '']
['', 'output', '[17:0]', 'o_bi_14', '', '']
['', 'output', '[17:0]', 'o_Wfc_14', '', '']
['', 'output', '[17:0]', 'o_bf_14', '', '']
['', 'output', '[17:0]', 'o_Woc_14', '', '']
['', 'output', '[17:0]', 'o_bo_14', '', '']
['', 'output', '[17:0]', 'o_bc_14', '', '']
['', 'output', '[17:0]', 'o_Wic_15', '', '']
['', 'output', '[17:0]', 'o_bi_15', '', '']
['', 'output', '[17:0]', 'o_Wfc_15', '', '']
['', 'output', '[17:0]', 'o_bf_15', '', '']
['', 'output', '[17:0]', 'o_Woc_15', '', '']
['', 'output', '[17:0]', 'o_bo_15', '', '']
['', 'output', '[17:0]', 'o_bc_15', '', '']
['', 'output', '[17:0]', 'o_Wic_16', '', '']
['', 'output', '[17:0]', 'o_bi_16', '', '']
['', 'output', '[17:0]', 'o_Wfc_16', '', '']
['', 'output', '[17:0]', 'o_bf_16', '', '']
['', 'output', '[17:0]', 'o_Woc_16', '', '']
['', 'output', '[17:0]', 'o_bo_16', '', '']
['', 'output', '[17:0]', 'o_bc_16', '', '']
['', 'output', '[17:0]', 'o_Wic_17', '', '']
['', 'output', '[17:0]', 'o_bi_17', '', '']
['', 'output', '[17:0]', 'o_Wfc_17', '', '']
['', 'output', '[17:0]', 'o_bf_17', '', '']
['', 'output', '[17:0]', 'o_Woc_17', '', '']
['', 'output', '[17:0]', 'o_bo_17', '', '']
['', 'output', '[17:0]', 'o_bc_17', '', '']
['', 'output', '[17:0]', 'o_Wic_18', '', '']
['', 'output', '[17:0]', 'o_bi_18', '', '']
['', 'output', '[17:0]', 'o_Wfc_18', '', '']
['', 'output', '[17:0]', 'o_bf_18', '', '']
['', 'output', '[17:0]', 'o_Woc_18', '', '']
['', 'output', '[17:0]', 'o_bo_18', '', '']
['', 'output', '[17:0]', 'o_bc_18', '', '']
['', 'output', '[17:0]', 'o_Wic_19', '', '']
['', 'output', '[17:0]', 'o_bi_19', '', '']
['', 'output', '[17:0]', 'o_Wfc_19', '', '']
['', 'output', '[17:0]', 'o_bf_19', '', '']
['', 'output', '[17:0]', 'o_Woc_19', '', '']
['', 'output', '[17:0]', 'o_bo_19', '', '']
['', 'output', '[17:0]', 'o_bc_19', '', '']
['', 'output', '[17:0]', 'o_Wic_20', '', '']
['', 'output', '[17:0]', 'o_bi_20', '', '']
['', 'output', '[17:0]', 'o_Wfc_20', '', '']
['', 'output', '[17:0]', 'o_bf_20', '', '']
['', 'output', '[17:0]', 'o_Woc_20', '', '']
['', 'output', '[17:0]', 'o_bo_20', '', '']
['', 'output', '[17:0]', 'o_bc_20', '', '']
['', 'output', '[17:0]', 'o_Wic_21', '', '']
['', 'output', '[17:0]', 'o_bi_21', '', '']
['', 'output', '[17:0]', 'o_Wfc_21', '', '']
['', 'output', '[17:0]', 'o_bf_21', '', '']
['', 'output', '[17:0]', 'o_Woc_21', '', '']
['', 'output', '[17:0]', 'o_bo_21', '', '']
['', 'output', '[17:0]', 'o_bc_21', '', '']
['', 'output', '[17:0]', 'o_Wic_22', '', '']
['', 'output', '[17:0]', 'o_bi_22', '', '']
['', 'output', '[17:0]', 'o_Wfc_22', '', '']
['', 'output', '[17:0]', 'o_bf_22', '', '']
['', 'output', '[17:0]', 'o_Woc_22', '', '']
['', 'output', '[17:0]', 'o_bo_22', '', '']
['', 'output', '[17:0]', 'o_bc_22', '', '']
['', 'output', '[17:0]', 'o_Wic_23', '', '']
['', 'output', '[17:0]', 'o_bi_23', '', '']
['', 'output', '[17:0]', 'o_Wfc_23', '', '']
['', 'output', '[17:0]', 'o_bf_23', '', '']
['', 'output', '[17:0]', 'o_Woc_23', '', '']
['', 'output', '[17:0]', 'o_bo_23', '', '']
['', 'output', '[17:0]', 'o_bc_23', '', '']
['', 'output', '[17:0]', 'o_Wic_24', '', '']
['', 'output', '[17:0]', 'o_bi_24', '', '']
['', 'output', '[17:0]', 'o_Wfc_24', '', '']
['', 'output', '[17:0]', 'o_bf_24', '', '']
['', 'output', '[17:0]', 'o_Woc_24', '', '']
['', 'output', '[17:0]', 'o_bo_24', '', '']
['', 'output', '[17:0]', 'o_bc_24', '', '']
['', 'output', '[17:0]', 'o_Wic_25', '', '']
['', 'output', '[17:0]', 'o_bi_25', '', '']
['', 'output', '[17:0]', 'o_Wfc_25', '', '']
['', 'output', '[17:0]', 'o_bf_25', '', '']
['', 'output', '[17:0]', 'o_Woc_25', '', '']
['', 'output', '[17:0]', 'o_bo_25', '', '']
['', 'output', '[17:0]', 'o_bc_25', '', '']
['', 'output', '[17:0]', 'o_Wic_26', '', '']
['', 'output', '[17:0]', 'o_bi_26', '', '']
['', 'output', '[17:0]', 'o_Wfc_26', '', '']
['', 'output', '[17:0]', 'o_bf_26', '', '']
['', 'output', '[17:0]', 'o_Woc_26', '', '']
['', 'output', '[17:0]', 'o_bo_26', '', '']
['', 'output', '[17:0]', 'o_bc_26', '', '']
['', 'output', '[17:0]', 'o_Wic_27', '', '']
['', 'output', '[17:0]', 'o_bi_27', '', '']
['', 'output', '[17:0]', 'o_Wfc_27', '', '']
['', 'output', '[17:0]', 'o_bf_27', '', '']
['', 'output', '[17:0]', 'o_Woc_27', '', '']
['', 'output', '[17:0]', 'o_bo_27', '', '']
['', 'output', '[17:0]', 'o_bc_27', '', '']
['', 'output', '[17:0]', 'o_Wic_28', '', '']
['', 'output', '[17:0]', 'o_bi_28', '', '']
['', 'output', '[17:0]', 'o_Wfc_28', '', '']
['', 'output', '[17:0]', 'o_bf_28', '', '']
['', 'output', '[17:0]', 'o_Woc_28', '', '']
['', 'output', '[17:0]', 'o_bo_28', '', '']
['', 'output', '[17:0]', 'o_bc_28', '', '']
['', 'output', '[17:0]', 'o_Wic_29', '', '']
['', 'output', '[17:0]', 'o_bi_29', '', '']
['', 'output', '[17:0]', 'o_Wfc_29', '', '']
['', 'output', '[17:0]', 'o_bf_29', '', '']
['', 'output', '[17:0]', 'o_Woc_29', '', '']
['', 'output', '[17:0]', 'o_bo_29', '', '']
['', 'output', '[17:0]', 'o_bc_29', '', '']
['', 'output', '[17:0]', 'o_Wic_30', '', '']
['', 'output', '[17:0]', 'o_bi_30', '', '']
['', 'output', '[17:0]', 'o_Wfc_30', '', '']
['', 'output', '[17:0]', 'o_bf_30', '', '']
['', 'output', '[17:0]', 'o_Woc_30', '', '']
['', 'output', '[17:0]', 'o_bo_30', '', '']
['', 'output', '[17:0]', 'o_bc_30', '', '']
['', 'output', '[17:0]', 'o_Wic_31', '', '']
['', 'output', '[17:0]', 'o_bi_31', '', '']
['', 'output', '[17:0]', 'o_Wfc_31', '', '']
['', 'output', '[17:0]', 'o_bf_31', '', '']
['', 'output', '[17:0]', 'o_Woc_31', '', '']
['', 'output', '[17:0]', 'o_bo_31', '', '']
['', 'output', '[17:0]', 'o_bc_31', '', '']
['', 'output', '[17:0]', 'o_Wic_32', '', '']
['', 'output', '[17:0]', 'o_bi_32', '', '']
['', 'output', '[17:0]', 'o_Wfc_32', '', '']
['', 'output', '[17:0]', 'o_bf_32', '', '']
['', 'output', '[17:0]', 'o_Woc_32', '', '']
['', 'output', '[17:0]', 'o_bo_32', '', '']
['', 'output', '[17:0]', 'o_bc_32', '', '']
['', 'output', '[17:0]', 'o_Wic_33', '', '']
['', 'output', '[17:0]', 'o_bi_33', '', '']
['', 'output', '[17:0]', 'o_Wfc_33', '', '']
['', 'output', '[17:0]', 'o_bf_33', '', '']
['', 'output', '[17:0]', 'o_Woc_33', '', '']
['', 'output', '[17:0]', 'o_bo_33', '', '']
['', 'output', '[17:0]', 'o_bc_33', '', '']
['', 'output', '[17:0]', 'o_Wic_34', '', '']
['', 'output', '[17:0]', 'o_bi_34', '', '']
['', 'output', '[17:0]', 'o_Wfc_34', '', '']
['', 'output', '[17:0]', 'o_bf_34', '', '']
['', 'output', '[17:0]', 'o_Woc_34', '', '']
['', 'output', '[17:0]', 'o_bo_34', '', '']
['', 'output', '[17:0]', 'o_bc_34', '', '']
['', 'output', '[17:0]', 'o_Wic_35', '', '']
['', 'output', '[17:0]', 'o_bi_35', '', '']
['', 'output', '[17:0]', 'o_Wfc_35', '', '']
['', 'output', '[17:0]', 'o_bf_35', '', '']
['', 'output', '[17:0]', 'o_Woc_35', '', '']
['', 'output', '[17:0]', 'o_bo_35', '', '']
['', 'output', '[17:0]', 'o_bc_35', '', '']
['', 'output', '[17:0]', 'o_Wic_36', '', '']
['', 'output', '[17:0]', 'o_bi_36', '', '']
['', 'output', '[17:0]', 'o_Wfc_36', '', '']
['', 'output', '[17:0]', 'o_bf_36', '', '']
['', 'output', '[17:0]', 'o_Woc_36', '', '']
['', 'output', '[17:0]', 'o_bo_36', '', '']
['', 'output', '[17:0]', 'o_bc_36', '', '']
['', 'output', '[17:0]', 'o_Wic_37', '', '']
['', 'output', '[17:0]', 'o_bi_37', '', '']
['', 'output', '[17:0]', 'o_Wfc_37', '', '']
['', 'output', '[17:0]', 'o_bf_37', '', '']
['', 'output', '[17:0]', 'o_Woc_37', '', '']
['', 'output', '[17:0]', 'o_bo_37', '', '']
['', 'output', '[17:0]', 'o_bc_37', '', '']
['', 'output', '[17:0]', 'o_Wic_38', '', '']
['', 'output', '[17:0]', 'o_bi_38', '', '']
['', 'output', '[17:0]', 'o_Wfc_38', '', '']
['', 'output', '[17:0]', 'o_bf_38', '', '']
['', 'output', '[17:0]', 'o_Woc_38', '', '']
['', 'output', '[17:0]', 'o_bo_38', '', '']
['', 'output', '[17:0]', 'o_bc_38', '', '']
['', 'output', '[17:0]', 'o_Wic_39', '', '']
['', 'output', '[17:0]', 'o_bi_39', '', '']
['', 'output', '[17:0]', 'o_Wfc_39', '', '']
['', 'output', '[17:0]', 'o_bf_39', '', '']
['', 'output', '[17:0]', 'o_Woc_39', '', '']
['', 'output', '[17:0]', 'o_bo_39', '', '']
['', 'output', '[17:0]', 'o_bc_39', '', '']
['', 'output', '[17:0]', 'o_Wic_40', '', '']
['', 'output', '[17:0]', 'o_bi_40', '', '']
['', 'output', '[17:0]', 'o_Wfc_40', '', '']
['', 'output', '[17:0]', 'o_bf_40', '', '']
['', 'output', '[17:0]', 'o_Woc_40', '', '']
['', 'output', '[17:0]', 'o_bo_40', '', '']
['', 'output', '[17:0]', 'o_bc_40', '', '']
['', 'output', '[17:0]', 'o_Wic_41', '', '']
['', 'output', '[17:0]', 'o_bi_41', '', '']
['', 'output', '[17:0]', 'o_Wfc_41', '', '']
['', 'output', '[17:0]', 'o_bf_41', '', '']
['', 'output', '[17:0]', 'o_Woc_41', '', '']
['', 'output', '[17:0]', 'o_bo_41', '', '']
['', 'output', '[17:0]', 'o_bc_41', '', '']
['', 'output', '[17:0]', 'o_Wic_42', '', '']
['', 'output', '[17:0]', 'o_bi_42', '', '']
['', 'output', '[17:0]', 'o_Wfc_42', '', '']
['', 'output', '[17:0]', 'o_bf_42', '', '']
['', 'output', '[17:0]', 'o_Woc_42', '', '']
['', 'output', '[17:0]', 'o_bo_42', '', '']
['', 'output', '[17:0]', 'o_bc_42', '', '']
['', 'output', '[17:0]', 'o_Wic_43', '', '']
['', 'output', '[17:0]', 'o_bi_43', '', '']
['', 'output', '[17:0]', 'o_Wfc_43', '', '']
['', 'output', '[17:0]', 'o_bf_43', '', '']
['', 'output', '[17:0]', 'o_Woc_43', '', '']
['', 'output', '[17:0]', 'o_bo_43', '', '']
['', 'output', '[17:0]', 'o_bc_43', '', '']
['', 'output', '[17:0]', 'o_Wic_44', '', '']
['', 'output', '[17:0]', 'o_bi_44', '', '']
['', 'output', '[17:0]', 'o_Wfc_44', '', '']
['', 'output', '[17:0]', 'o_bf_44', '', '']
['', 'output', '[17:0]', 'o_Woc_44', '', '']
['', 'output', '[17:0]', 'o_bo_44', '', '']
['', 'output', '[17:0]', 'o_bc_44', '', '']
['', 'output', '[17:0]', 'o_Wic_45', '', '']
['', 'output', '[17:0]', 'o_bi_45', '', '']
['', 'output', '[17:0]', 'o_Wfc_45', '', '']
['', 'output', '[17:0]', 'o_bf_45', '', '']
['', 'output', '[17:0]', 'o_Woc_45', '', '']
['', 'output', '[17:0]', 'o_bo_45', '', '']
['', 'output', '[17:0]', 'o_bc_45', '', '']
['', 'output', '[17:0]', 'o_Wic_46', '', '']
['', 'output', '[17:0]', 'o_bi_46', '', '']
['', 'output', '[17:0]', 'o_Wfc_46', '', '']
['', 'output', '[17:0]', 'o_bf_46', '', '']
['', 'output', '[17:0]', 'o_Woc_46', '', '']
['', 'output', '[17:0]', 'o_bo_46', '', '']
['', 'output', '[17:0]', 'o_bc_46', '', '']
['', 'output', '[17:0]', 'o_Wic_47', '', '']
['', 'output', '[17:0]', 'o_bi_47', '', '']
['', 'output', '[17:0]', 'o_Wfc_47', '', '']
['', 'output', '[17:0]', 'o_bf_47', '', '']
['', 'output', '[17:0]', 'o_Woc_47', '', '']
['', 'output', '[17:0]', 'o_bo_47', '', '']
['', 'output', '[17:0]', 'o_bc_47', '', '']
['', 'input', 'incr_index', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/stage2_parameter_buffer_18_3_16_64
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'stage3_X_Y_buffer_18_16_3_10_32_64', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'reset', '', '']
['', 'input', 'i_X_valid', '', '']
['', 'input', 'i_Y_valid', '', '']
['', 'input', 'feed_start', '', '']
['', 'input', '[17:0]', 'i_X_data_0', '', '']
['', 'input', '[17:0]', 'i_Y_data_0', '', '']
['', 'output', '[17:0]', 'o_data_0', '', '']
['', 'input', '[17:0]', 'i_X_data_1', '', '']
['', 'input', '[17:0]', 'i_Y_data_1', '', '']
['', 'output', '[17:0]', 'o_data_1', '', '']
['', 'input', '[17:0]', 'i_X_data_2', '', '']
['', 'input', '[17:0]', 'i_Y_data_2', '', '']
['', 'output', '[17:0]', 'o_data_2', '', '']
['', 'input', '[17:0]', 'i_X_data_3', '', '']
['', 'input', '[17:0]', 'i_Y_data_3', '', '']
['', 'output', '[17:0]', 'o_data_3', '', '']
['', 'input', '[17:0]', 'i_X_data_4', '', '']
['', 'input', '[17:0]', 'i_Y_data_4', '', '']
['', 'output', '[17:0]', 'o_data_4', '', '']
['', 'input', '[17:0]', 'i_X_data_5', '', '']
['', 'input', '[17:0]', 'i_Y_data_5', '', '']
['', 'output', '[17:0]', 'o_data_5', '', '']
['', 'input', '[17:0]', 'i_X_data_6', '', '']
['', 'input', '[17:0]', 'i_Y_data_6', '', '']
['', 'output', '[17:0]', 'o_data_6', '', '']
['', 'input', '[17:0]', 'i_X_data_7', '', '']
['', 'input', '[17:0]', 'i_Y_data_7', '', '']
['', 'output', '[17:0]', 'o_data_7', '', '']
['', 'input', '[17:0]', 'i_X_data_8', '', '']
['', 'input', '[17:0]', 'i_Y_data_8', '', '']
['', 'output', '[17:0]', 'o_data_8', '', '']
['', 'input', '[17:0]', 'i_X_data_9', '', '']
['', 'input', '[17:0]', 'i_Y_data_9', '', '']
['', 'output', '[17:0]', 'o_data_9', '', '']
['', 'input', '[17:0]', 'i_X_data_10', '', '']
['', 'input', '[17:0]', 'i_Y_data_10', '', '']
['', 'output', '[17:0]', 'o_data_10', '', '']
['', 'input', '[17:0]', 'i_X_data_11', '', '']
['', 'input', '[17:0]', 'i_Y_data_11', '', '']
['', 'output', '[17:0]', 'o_data_11', '', '']
['', 'input', '[17:0]', 'i_X_data_12', '', '']
['', 'input', '[17:0]', 'i_Y_data_12', '', '']
['', 'output', '[17:0]', 'o_data_12', '', '']
['', 'input', '[17:0]', 'i_X_data_13', '', '']
['', 'input', '[17:0]', 'i_Y_data_13', '', '']
['', 'output', '[17:0]', 'o_data_13', '', '']
['', 'input', '[17:0]', 'i_X_data_14', '', '']
['', 'input', '[17:0]', 'i_Y_data_14', '', '']
['', 'output', '[17:0]', 'o_data_14', '', '']
['', 'input', '[17:0]', 'i_X_data_15', '', '']
['', 'input', '[17:0]', 'i_Y_data_15', '', '']
['', 'output', '[17:0]', 'o_data_15', '', '']
['', 'output', 'o_valid', '', '']
['', 'output', 'o_ready', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/stage3_X_Y_buffer_18_16_3_10_32_64
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'stage3_parameter_buffer_18_3_16_64_2048', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'reset', '', '']
['', 'output', '[17:0]', 'Wym_real_0_0', '', '']
['', 'output', '[17:0]', 'Wym_imag_0_0', '', '']
['', 'output', '[17:0]', 'Wym_real_0_1', '', '']
['', 'output', '[17:0]', 'Wym_imag_0_1', '', '']
['', 'output', '[17:0]', 'Wym_real_0_2', '', '']
['', 'output', '[17:0]', 'Wym_imag_0_2', '', '']
['', 'output', '[17:0]', 'Wym_real_0_3', '', '']
['', 'output', '[17:0]', 'Wym_imag_0_3', '', '']
['', 'output', '[17:0]', 'Wym_real_0_4', '', '']
['', 'output', '[17:0]', 'Wym_imag_0_4', '', '']
['', 'output', '[17:0]', 'Wym_real_0_5', '', '']
['', 'output', '[17:0]', 'Wym_imag_0_5', '', '']
['', 'output', '[17:0]', 'Wym_real_0_6', '', '']
['', 'output', '[17:0]', 'Wym_imag_0_6', '', '']
['', 'output', '[17:0]', 'Wym_real_0_7', '', '']
['', 'output', '[17:0]', 'Wym_imag_0_7', '', '']
['', 'output', '[17:0]', 'Wym_real_0_8', '', '']
['', 'output', '[17:0]', 'Wym_imag_0_8', '', '']
['', 'output', '[17:0]', 'Wym_real_1_0', '', '']
['', 'output', '[17:0]', 'Wym_imag_1_0', '', '']
['', 'output', '[17:0]', 'Wym_real_1_1', '', '']
['', 'output', '[17:0]', 'Wym_imag_1_1', '', '']
['', 'output', '[17:0]', 'Wym_real_1_2', '', '']
['', 'output', '[17:0]', 'Wym_imag_1_2', '', '']
['', 'output', '[17:0]', 'Wym_real_1_3', '', '']
['', 'output', '[17:0]', 'Wym_imag_1_3', '', '']
['', 'output', '[17:0]', 'Wym_real_1_4', '', '']
['', 'output', '[17:0]', 'Wym_imag_1_4', '', '']
['', 'output', '[17:0]', 'Wym_real_1_5', '', '']
['', 'output', '[17:0]', 'Wym_imag_1_5', '', '']
['', 'output', '[17:0]', 'Wym_real_1_6', '', '']
['', 'output', '[17:0]', 'Wym_imag_1_6', '', '']
['', 'output', '[17:0]', 'Wym_real_1_7', '', '']
['', 'output', '[17:0]', 'Wym_imag_1_7', '', '']
['', 'output', '[17:0]', 'Wym_real_1_8', '', '']
['', 'output', '[17:0]', 'Wym_imag_1_8', '', '']
['', 'output', '[17:0]', 'Wym_real_2_0', '', '']
['', 'output', '[17:0]', 'Wym_imag_2_0', '', '']
['', 'output', '[17:0]', 'Wym_real_2_1', '', '']
['', 'output', '[17:0]', 'Wym_imag_2_1', '', '']
['', 'output', '[17:0]', 'Wym_real_2_2', '', '']
['', 'output', '[17:0]', 'Wym_imag_2_2', '', '']
['', 'output', '[17:0]', 'Wym_real_2_3', '', '']
['', 'output', '[17:0]', 'Wym_imag_2_3', '', '']
['', 'output', '[17:0]', 'Wym_real_2_4', '', '']
['', 'output', '[17:0]', 'Wym_imag_2_4', '', '']
['', 'output', '[17:0]', 'Wym_real_2_5', '', '']
['', 'output', '[17:0]', 'Wym_imag_2_5', '', '']
['', 'output', '[17:0]', 'Wym_real_2_6', '', '']
['', 'output', '[17:0]', 'Wym_imag_2_6', '', '']
['', 'output', '[17:0]', 'Wym_real_2_7', '', '']
['', 'output', '[17:0]', 'Wym_imag_2_7', '', '']
['', 'output', '[17:0]', 'Wym_real_2_8', '', '']
['', 'output', '[17:0]', 'Wym_imag_2_8', '', '']
['', 'input', 'incr_index', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/stage3_parameter_buffer_18_3_16_64_2048
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'sum_complex_vector_unit_18_18_16_42', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'clr', '', '']
['', 'input', 'i_valid', '', '']
['', 'input', 'enable', '', '']
['', 'input', '[17:0]', 'i_real_0', '', '']
['', 'input', '[17:0]', 'i_imag_0', '', '']
['', 'output', '[17:0]', 'o_real_0', '', '']
['', 'output', '[17:0]', 'o_imag_0', '', '']
['', 'input', '[17:0]', 'i_real_1', '', '']
['', 'input', '[17:0]', 'i_imag_1', '', '']
['', 'output', '[17:0]', 'o_real_1', '', '']
['', 'output', '[17:0]', 'o_imag_1', '', '']
['', 'input', '[17:0]', 'i_real_2', '', '']
['', 'input', '[17:0]', 'i_imag_2', '', '']
['', 'output', '[17:0]', 'o_real_2', '', '']
['', 'output', '[17:0]', 'o_imag_2', '', '']
['', 'input', '[17:0]', 'i_real_3', '', '']
['', 'input', '[17:0]', 'i_imag_3', '', '']
['', 'output', '[17:0]', 'o_real_3', '', '']
['', 'output', '[17:0]', 'o_imag_3', '', '']
['', 'input', '[17:0]', 'i_real_4', '', '']
['', 'input', '[17:0]', 'i_imag_4', '', '']
['', 'output', '[17:0]', 'o_real_4', '', '']
['', 'output', '[17:0]', 'o_imag_4', '', '']
['', 'input', '[17:0]', 'i_real_5', '', '']
['', 'input', '[17:0]', 'i_imag_5', '', '']
['', 'output', '[17:0]', 'o_real_5', '', '']
['', 'output', '[17:0]', 'o_imag_5', '', '']
['', 'input', '[17:0]', 'i_real_6', '', '']
['', 'input', '[17:0]', 'i_imag_6', '', '']
['', 'output', '[17:0]', 'o_real_6', '', '']
['', 'output', '[17:0]', 'o_imag_6', '', '']
['', 'input', '[17:0]', 'i_real_7', '', '']
['', 'input', '[17:0]', 'i_imag_7', '', '']
['', 'output', '[17:0]', 'o_real_7', '', '']
['', 'output', '[17:0]', 'o_imag_7', '', '']
['', 'input', '[17:0]', 'i_real_8', '', '']
['', 'input', '[17:0]', 'i_imag_8', '', '']
['', 'output', '[17:0]', 'o_real_8', '', '']
['', 'output', '[17:0]', 'o_imag_8', '', '']
['', 'input', '[17:0]', 'i_real_9', '', '']
['', 'input', '[17:0]', 'i_imag_9', '', '']
['', 'output', '[17:0]', 'o_real_9', '', '']
['', 'output', '[17:0]', 'o_imag_9', '', '']
['', 'input', '[17:0]', 'i_real_10', '', '']
['', 'input', '[17:0]', 'i_imag_10', '', '']
['', 'output', '[17:0]', 'o_real_10', '', '']
['', 'output', '[17:0]', 'o_imag_10', '', '']
['', 'input', '[17:0]', 'i_real_11', '', '']
['', 'input', '[17:0]', 'i_imag_11', '', '']
['', 'output', '[17:0]', 'o_real_11', '', '']
['', 'output', '[17:0]', 'o_imag_11', '', '']
['', 'input', '[17:0]', 'i_real_12', '', '']
['', 'input', '[17:0]', 'i_imag_12', '', '']
['', 'output', '[17:0]', 'o_real_12', '', '']
['', 'output', '[17:0]', 'o_imag_12', '', '']
['', 'input', '[17:0]', 'i_real_13', '', '']
['', 'input', '[17:0]', 'i_imag_13', '', '']
['', 'output', '[17:0]', 'o_real_13', '', '']
['', 'output', '[17:0]', 'o_imag_13', '', '']
['', 'input', '[17:0]', 'i_real_14', '', '']
['', 'input', '[17:0]', 'i_imag_14', '', '']
['', 'output', '[17:0]', 'o_real_14', '', '']
['', 'output', '[17:0]', 'o_imag_14', '', '']
['', 'input', '[17:0]', 'i_real_15', '', '']
['', 'input', '[17:0]', 'i_imag_15', '', '']
['', 'output', '[17:0]', 'o_real_15', '', '']
['', 'output', '[17:0]', 'o_imag_15', '', '']
['', 'output', 'o_valid', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/sum_complex_vector_unit_18_18_16_42
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'weight_buffer_18_16_3_64_Wfc_0', '', '', '']
['', 'input', 'clk', '', '']
['', 'output', '[17:0]', 'q_0_0', '', '']
['', 'output', '[17:0]', 'q_0_1', '', '']
['', 'output', '[17:0]', 'q_0_2', '', '']
['', 'output', '[17:0]', 'q_0_3', '', '']
['', 'output', '[17:0]', 'q_0_4', '', '']
['', 'output', '[17:0]', 'q_0_5', '', '']
['', 'output', '[17:0]', 'q_0_6', '', '']
['', 'output', '[17:0]', 'q_0_7', '', '']
['', 'output', '[17:0]', 'q_0_8', '', '']
['', 'output', '[17:0]', 'q_0_9', '', '']
['', 'output', '[17:0]', 'q_0_10', '', '']
['', 'output', '[17:0]', 'q_0_11', '', '']
['', 'output', '[17:0]', 'q_0_12', '', '']
['', 'output', '[17:0]', 'q_0_13', '', '']
['', 'output', '[17:0]', 'q_0_14', '', '']
['', 'output', '[17:0]', 'q_0_15', '', '']
['', 'output', '[17:0]', 'q_1_0', '', '']
['', 'output', '[17:0]', 'q_1_1', '', '']
['', 'output', '[17:0]', 'q_1_2', '', '']
['', 'output', '[17:0]', 'q_1_3', '', '']
['', 'output', '[17:0]', 'q_1_4', '', '']
['', 'output', '[17:0]', 'q_1_5', '', '']
['', 'output', '[17:0]', 'q_1_6', '', '']
['', 'output', '[17:0]', 'q_1_7', '', '']
['', 'output', '[17:0]', 'q_1_8', '', '']
['', 'output', '[17:0]', 'q_1_9', '', '']
['', 'output', '[17:0]', 'q_1_10', '', '']
['', 'output', '[17:0]', 'q_1_11', '', '']
['', 'output', '[17:0]', 'q_1_12', '', '']
['', 'output', '[17:0]', 'q_1_13', '', '']
['', 'output', '[17:0]', 'q_1_14', '', '']
['', 'output', '[17:0]', 'q_1_15', '', '']
['', 'output', '[17:0]', 'q_2_0', '', '']
['', 'output', '[17:0]', 'q_2_1', '', '']
['', 'output', '[17:0]', 'q_2_2', '', '']
['', 'output', '[17:0]', 'q_2_3', '', '']
['', 'output', '[17:0]', 'q_2_4', '', '']
['', 'output', '[17:0]', 'q_2_5', '', '']
['', 'output', '[17:0]', 'q_2_6', '', '']
['', 'output', '[17:0]', 'q_2_7', '', '']
['', 'output', '[17:0]', 'q_2_8', '', '']
['', 'output', '[17:0]', 'q_2_9', '', '']
['', 'output', '[17:0]', 'q_2_10', '', '']
['', 'output', '[17:0]', 'q_2_11', '', '']
['', 'output', '[17:0]', 'q_2_12', '', '']
['', 'output', '[17:0]', 'q_2_13', '', '']
['', 'output', '[17:0]', 'q_2_14', '', '']
['', 'output', '[17:0]', 'q_2_15', '', '']
['', 'input', '[5:0]', 'index', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/weight_buffer_18_16_3_64_Wfc_0
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'weight_buffer_18_9_3_64_2048_Wym_imag_half_0', '', '', '']
['', 'input', 'clk', '', '']
['', 'output', '[17:0]', 'q_0_0', '', '']
['', 'output', '[17:0]', 'q_0_1', '', '']
['', 'output', '[17:0]', 'q_0_2', '', '']
['', 'output', '[17:0]', 'q_0_3', '', '']
['', 'output', '[17:0]', 'q_0_4', '', '']
['', 'output', '[17:0]', 'q_0_5', '', '']
['', 'output', '[17:0]', 'q_0_6', '', '']
['', 'output', '[17:0]', 'q_0_7', '', '']
['', 'output', '[17:0]', 'q_0_8', '', '']
['', 'output', '[17:0]', 'q_1_0', '', '']
['', 'output', '[17:0]', 'q_1_1', '', '']
['', 'output', '[17:0]', 'q_1_2', '', '']
['', 'output', '[17:0]', 'q_1_3', '', '']
['', 'output', '[17:0]', 'q_1_4', '', '']
['', 'output', '[17:0]', 'q_1_5', '', '']
['', 'output', '[17:0]', 'q_1_6', '', '']
['', 'output', '[17:0]', 'q_1_7', '', '']
['', 'output', '[17:0]', 'q_1_8', '', '']
['', 'output', '[17:0]', 'q_2_0', '', '']
['', 'output', '[17:0]', 'q_2_1', '', '']
['', 'output', '[17:0]', 'q_2_2', '', '']
['', 'output', '[17:0]', 'q_2_3', '', '']
['', 'output', '[17:0]', 'q_2_4', '', '']
['', 'output', '[17:0]', 'q_2_5', '', '']
['', 'output', '[17:0]', 'q_2_6', '', '']
['', 'output', '[17:0]', 'q_2_7', '', '']
['', 'output', '[17:0]', 'q_2_8', '', '']
['', 'input', '[10:0]', 'index', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/weight_buffer_18_9_3_64_2048_Wym_imag_half_0
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'weight_buffer_18_9_42_3_2688Wcxr_imag_half_0', '', '', '']
['', 'input', 'clk', '', '']
['', 'output', '[17:0]', 'q_0_0', '', '']
['', 'output', '[17:0]', 'q_0_1', '', '']
['', 'output', '[17:0]', 'q_0_2', '', '']
['', 'output', '[17:0]', 'q_0_3', '', '']
['', 'output', '[17:0]', 'q_0_4', '', '']
['', 'output', '[17:0]', 'q_0_5', '', '']
['', 'output', '[17:0]', 'q_0_6', '', '']
['', 'output', '[17:0]', 'q_0_7', '', '']
['', 'output', '[17:0]', 'q_0_8', '', '']
['', 'output', '[17:0]', 'q_1_0', '', '']
['', 'output', '[17:0]', 'q_1_1', '', '']
['', 'output', '[17:0]', 'q_1_2', '', '']
['', 'output', '[17:0]', 'q_1_3', '', '']
['', 'output', '[17:0]', 'q_1_4', '', '']
['', 'output', '[17:0]', 'q_1_5', '', '']
['', 'output', '[17:0]', 'q_1_6', '', '']
['', 'output', '[17:0]', 'q_1_7', '', '']
['', 'output', '[17:0]', 'q_1_8', '', '']
['', 'output', '[17:0]', 'q_2_0', '', '']
['', 'output', '[17:0]', 'q_2_1', '', '']
['', 'output', '[17:0]', 'q_2_2', '', '']
['', 'output', '[17:0]', 'q_2_3', '', '']
['', 'output', '[17:0]', 'q_2_4', '', '']
['', 'output', '[17:0]', 'q_2_5', '', '']
['', 'output', '[17:0]', 'q_2_6', '', '']
['', 'output', '[17:0]', 'q_2_7', '', '']
['', 'output', '[17:0]', 'q_2_8', '', '']
['', 'input', '[11:0]', 'index', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/weight_buffer_18_9_42_3_2688Wcxr_imag_half_0
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'C_LSTM_datapath', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'reset', '', '']
['', 'input', '[17:0]', 'i_X_data_0', '', '']
['', 'input', '[17:0]', 'i_X_data_1', '', '']
['', 'input', '[17:0]', 'i_X_data_2', '', '']
['', 'input', '[17:0]', 'i_X_data_3', '', '']
['', 'input', '[17:0]', 'i_X_data_4', '', '']
['', 'input', '[17:0]', 'i_X_data_5', '', '']
['', 'input', '[17:0]', 'i_X_data_6', '', '']
['', 'input', '[17:0]', 'i_X_data_7', '', '']
['', 'input', '[17:0]', 'i_X_data_8', '', '']
['', 'input', '[17:0]', 'i_X_data_9', '', '']
['', 'input', '[17:0]', 'i_X_data_10', '', '']
['', 'input', '[17:0]', 'i_X_data_11', '', '']
['', 'input', '[17:0]', 'i_X_data_12', '', '']
['', 'input', '[17:0]', 'i_X_data_13', '', '']
['', 'input', '[17:0]', 'i_X_data_14', '', '']
['', 'input', '[17:0]', 'i_X_data_15', '', '']
['', 'input', 'i_ready', '', '']
['', 'input', 'i_valid', '', '']
['', 'input', 'start_compute', '', '']
['', 'output', 'o_valid', '', '']
['', 'output', '[17:0]', 'o_Yt_0_0', '', '']
['', 'output', '[17:0]', 'o_Yt_0_1', '', '']
['', 'output', '[17:0]', 'o_Yt_0_2', '', '']
['', 'output', '[17:0]', 'o_Yt_0_3', '', '']
['', 'output', '[17:0]', 'o_Yt_0_4', '', '']
['', 'output', '[17:0]', 'o_Yt_0_5', '', '']
['', 'output', '[17:0]', 'o_Yt_0_6', '', '']
['', 'output', '[17:0]', 'o_Yt_0_7', '', '']
['', 'output', '[17:0]', 'o_Yt_0_8', '', '']
['', 'output', '[17:0]', 'o_Yt_0_9', '', '']
['', 'output', '[17:0]', 'o_Yt_0_10', '', '']
['', 'output', '[17:0]', 'o_Yt_0_11', '', '']
['', 'output', '[17:0]', 'o_Yt_0_12', '', '']
['', 'output', '[17:0]', 'o_Yt_0_13', '', '']
['', 'output', '[17:0]', 'o_Yt_0_14', '', '']
['', 'output', '[17:0]', 'o_Yt_0_15', '', '']
['', 'output', '[17:0]', 'o_Yt_1_0', '', '']
['', 'output', '[17:0]', 'o_Yt_1_1', '', '']
['', 'output', '[17:0]', 'o_Yt_1_2', '', '']
['', 'output', '[17:0]', 'o_Yt_1_3', '', '']
['', 'output', '[17:0]', 'o_Yt_1_4', '', '']
['', 'output', '[17:0]', 'o_Yt_1_5', '', '']
['', 'output', '[17:0]', 'o_Yt_1_6', '', '']
['', 'output', '[17:0]', 'o_Yt_1_7', '', '']
['', 'output', '[17:0]', 'o_Yt_1_8', '', '']
['', 'output', '[17:0]', 'o_Yt_1_9', '', '']
['', 'output', '[17:0]', 'o_Yt_1_10', '', '']
['', 'output', '[17:0]', 'o_Yt_1_11', '', '']
['', 'output', '[17:0]', 'o_Yt_1_12', '', '']
['', 'output', '[17:0]', 'o_Yt_1_13', '', '']
['', 'output', '[17:0]', 'o_Yt_1_14', '', '']
['', 'output', '[17:0]', 'o_Yt_1_15', '', '']
['', 'output', 'o_ready', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.medium
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'C_LSTM_stage_1_18_10_160_512_2_16_1', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'reset', '', '']
['', 'input', 'enable', '', '']
['', 'input', 'i_ready', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_0', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_1', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_2', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_3', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_4', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_5', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_6', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_7', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_8', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_9', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_10', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_11', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_12', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_13', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_14', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_15', '', '']
['', 'input', '[17:0]', 'i_Wixr_real_0_0', '', '']
['', 'input', '[17:0]', 'i_Wixr_imag_0_0', '', '']
['', 'input', '[17:0]', 'i_Wfxr_real_0_0', '', '']
['', 'input', '[17:0]', 'i_Wfxr_imag_0_0', '', '']
['', 'input', '[17:0]', 'i_Woxr_real_0_0', '', '']
['', 'input', '[17:0]', 'i_Woxr_imag_0_0', '', '']
['', 'input', '[17:0]', 'i_Wcxr_real_0_0', '', '']
['', 'input', '[17:0]', 'i_Wcxr_imag_0_0', '', '']
['', 'input', '[17:0]', 'i_Wixr_real_0_1', '', '']
['', 'input', '[17:0]', 'i_Wixr_imag_0_1', '', '']
['', 'input', '[17:0]', 'i_Wfxr_real_0_1', '', '']
['', 'input', '[17:0]', 'i_Wfxr_imag_0_1', '', '']
['', 'input', '[17:0]', 'i_Woxr_real_0_1', '', '']
['', 'input', '[17:0]', 'i_Woxr_imag_0_1', '', '']
['', 'input', '[17:0]', 'i_Wcxr_real_0_1', '', '']
['', 'input', '[17:0]', 'i_Wcxr_imag_0_1', '', '']
['', 'input', '[17:0]', 'i_Wixr_real_0_2', '', '']
['', 'input', '[17:0]', 'i_Wixr_imag_0_2', '', '']
['', 'input', '[17:0]', 'i_Wfxr_real_0_2', '', '']
['', 'input', '[17:0]', 'i_Wfxr_imag_0_2', '', '']
['', 'input', '[17:0]', 'i_Woxr_real_0_2', '', '']
['', 'input', '[17:0]', 'i_Woxr_imag_0_2', '', '']
['', 'input', '[17:0]', 'i_Wcxr_real_0_2', '', '']
['', 'input', '[17:0]', 'i_Wcxr_imag_0_2', '', '']
['', 'input', '[17:0]', 'i_Wixr_real_0_3', '', '']
['', 'input', '[17:0]', 'i_Wixr_imag_0_3', '', '']
['', 'input', '[17:0]', 'i_Wfxr_real_0_3', '', '']
['', 'input', '[17:0]', 'i_Wfxr_imag_0_3', '', '']
['', 'input', '[17:0]', 'i_Woxr_real_0_3', '', '']
['', 'input', '[17:0]', 'i_Woxr_imag_0_3', '', '']
['', 'input', '[17:0]', 'i_Wcxr_real_0_3', '', '']
['', 'input', '[17:0]', 'i_Wcxr_imag_0_3', '', '']
['', 'input', '[17:0]', 'i_Wixr_real_0_4', '', '']
['', 'input', '[17:0]', 'i_Wixr_imag_0_4', '', '']
['', 'input', '[17:0]', 'i_Wfxr_real_0_4', '', '']
['', 'input', '[17:0]', 'i_Wfxr_imag_0_4', '', '']
['', 'input', '[17:0]', 'i_Woxr_real_0_4', '', '']
['', 'input', '[17:0]', 'i_Woxr_imag_0_4', '', '']
['', 'input', '[17:0]', 'i_Wcxr_real_0_4', '', '']
['', 'input', '[17:0]', 'i_Wcxr_imag_0_4', '', '']
['', 'input', '[17:0]', 'i_Wixr_real_0_5', '', '']
['', 'input', '[17:0]', 'i_Wixr_imag_0_5', '', '']
['', 'input', '[17:0]', 'i_Wfxr_real_0_5', '', '']
['', 'input', '[17:0]', 'i_Wfxr_imag_0_5', '', '']
['', 'input', '[17:0]', 'i_Woxr_real_0_5', '', '']
['', 'input', '[17:0]', 'i_Woxr_imag_0_5', '', '']
['', 'input', '[17:0]', 'i_Wcxr_real_0_5', '', '']
['', 'input', '[17:0]', 'i_Wcxr_imag_0_5', '', '']
['', 'input', '[17:0]', 'i_Wixr_real_0_6', '', '']
['', 'input', '[17:0]', 'i_Wixr_imag_0_6', '', '']
['', 'input', '[17:0]', 'i_Wfxr_real_0_6', '', '']
['', 'input', '[17:0]', 'i_Wfxr_imag_0_6', '', '']
['', 'input', '[17:0]', 'i_Woxr_real_0_6', '', '']
['', 'input', '[17:0]', 'i_Woxr_imag_0_6', '', '']
['', 'input', '[17:0]', 'i_Wcxr_real_0_6', '', '']
['', 'input', '[17:0]', 'i_Wcxr_imag_0_6', '', '']
['', 'input', '[17:0]', 'i_Wixr_real_0_7', '', '']
['', 'input', '[17:0]', 'i_Wixr_imag_0_7', '', '']
['', 'input', '[17:0]', 'i_Wfxr_real_0_7', '', '']
['', 'input', '[17:0]', 'i_Wfxr_imag_0_7', '', '']
['', 'input', '[17:0]', 'i_Woxr_real_0_7', '', '']
['', 'input', '[17:0]', 'i_Woxr_imag_0_7', '', '']
['', 'input', '[17:0]', 'i_Wcxr_real_0_7', '', '']
['', 'input', '[17:0]', 'i_Wcxr_imag_0_7', '', '']
['', 'input', '[17:0]', 'i_Wixr_real_0_8', '', '']
['', 'input', '[17:0]', 'i_Wixr_imag_0_8', '', '']
['', 'input', '[17:0]', 'i_Wfxr_real_0_8', '', '']
['', 'input', '[17:0]', 'i_Wfxr_imag_0_8', '', '']
['', 'input', '[17:0]', 'i_Woxr_real_0_8', '', '']
['', 'input', '[17:0]', 'i_Woxr_imag_0_8', '', '']
['', 'input', '[17:0]', 'i_Wcxr_real_0_8', '', '']
['', 'input', '[17:0]', 'i_Wcxr_imag_0_8', '', '']
['', 'input', '[17:0]', 'i_Wixr_real_1_0', '', '']
['', 'input', '[17:0]', 'i_Wixr_imag_1_0', '', '']
['', 'input', '[17:0]', 'i_Wfxr_real_1_0', '', '']
['', 'input', '[17:0]', 'i_Wfxr_imag_1_0', '', '']
['', 'input', '[17:0]', 'i_Woxr_real_1_0', '', '']
['', 'input', '[17:0]', 'i_Woxr_imag_1_0', '', '']
['', 'input', '[17:0]', 'i_Wcxr_real_1_0', '', '']
['', 'input', '[17:0]', 'i_Wcxr_imag_1_0', '', '']
['', 'input', '[17:0]', 'i_Wixr_real_1_1', '', '']
['', 'input', '[17:0]', 'i_Wixr_imag_1_1', '', '']
['', 'input', '[17:0]', 'i_Wfxr_real_1_1', '', '']
['', 'input', '[17:0]', 'i_Wfxr_imag_1_1', '', '']
['', 'input', '[17:0]', 'i_Woxr_real_1_1', '', '']
['', 'input', '[17:0]', 'i_Woxr_imag_1_1', '', '']
['', 'input', '[17:0]', 'i_Wcxr_real_1_1', '', '']
['', 'input', '[17:0]', 'i_Wcxr_imag_1_1', '', '']
['', 'input', '[17:0]', 'i_Wixr_real_1_2', '', '']
['', 'input', '[17:0]', 'i_Wixr_imag_1_2', '', '']
['', 'input', '[17:0]', 'i_Wfxr_real_1_2', '', '']
['', 'input', '[17:0]', 'i_Wfxr_imag_1_2', '', '']
['', 'input', '[17:0]', 'i_Woxr_real_1_2', '', '']
['', 'input', '[17:0]', 'i_Woxr_imag_1_2', '', '']
['', 'input', '[17:0]', 'i_Wcxr_real_1_2', '', '']
['', 'input', '[17:0]', 'i_Wcxr_imag_1_2', '', '']
['', 'input', '[17:0]', 'i_Wixr_real_1_3', '', '']
['', 'input', '[17:0]', 'i_Wixr_imag_1_3', '', '']
['', 'input', '[17:0]', 'i_Wfxr_real_1_3', '', '']
['', 'input', '[17:0]', 'i_Wfxr_imag_1_3', '', '']
['', 'input', '[17:0]', 'i_Woxr_real_1_3', '', '']
['', 'input', '[17:0]', 'i_Woxr_imag_1_3', '', '']
['', 'input', '[17:0]', 'i_Wcxr_real_1_3', '', '']
['', 'input', '[17:0]', 'i_Wcxr_imag_1_3', '', '']
['', 'input', '[17:0]', 'i_Wixr_real_1_4', '', '']
['', 'input', '[17:0]', 'i_Wixr_imag_1_4', '', '']
['', 'input', '[17:0]', 'i_Wfxr_real_1_4', '', '']
['', 'input', '[17:0]', 'i_Wfxr_imag_1_4', '', '']
['', 'input', '[17:0]', 'i_Woxr_real_1_4', '', '']
['', 'input', '[17:0]', 'i_Woxr_imag_1_4', '', '']
['', 'input', '[17:0]', 'i_Wcxr_real_1_4', '', '']
['', 'input', '[17:0]', 'i_Wcxr_imag_1_4', '', '']
['', 'input', '[17:0]', 'i_Wixr_real_1_5', '', '']
['', 'input', '[17:0]', 'i_Wixr_imag_1_5', '', '']
['', 'input', '[17:0]', 'i_Wfxr_real_1_5', '', '']
['', 'input', '[17:0]', 'i_Wfxr_imag_1_5', '', '']
['', 'input', '[17:0]', 'i_Woxr_real_1_5', '', '']
['', 'input', '[17:0]', 'i_Woxr_imag_1_5', '', '']
['', 'input', '[17:0]', 'i_Wcxr_real_1_5', '', '']
['', 'input', '[17:0]', 'i_Wcxr_imag_1_5', '', '']
['', 'input', '[17:0]', 'i_Wixr_real_1_6', '', '']
['', 'input', '[17:0]', 'i_Wixr_imag_1_6', '', '']
['', 'input', '[17:0]', 'i_Wfxr_real_1_6', '', '']
['', 'input', '[17:0]', 'i_Wfxr_imag_1_6', '', '']
['', 'input', '[17:0]', 'i_Woxr_real_1_6', '', '']
['', 'input', '[17:0]', 'i_Woxr_imag_1_6', '', '']
['', 'input', '[17:0]', 'i_Wcxr_real_1_6', '', '']
['', 'input', '[17:0]', 'i_Wcxr_imag_1_6', '', '']
['', 'input', '[17:0]', 'i_Wixr_real_1_7', '', '']
['', 'input', '[17:0]', 'i_Wixr_imag_1_7', '', '']
['', 'input', '[17:0]', 'i_Wfxr_real_1_7', '', '']
['', 'input', '[17:0]', 'i_Wfxr_imag_1_7', '', '']
['', 'input', '[17:0]', 'i_Woxr_real_1_7', '', '']
['', 'input', '[17:0]', 'i_Woxr_imag_1_7', '', '']
['', 'input', '[17:0]', 'i_Wcxr_real_1_7', '', '']
['', 'input', '[17:0]', 'i_Wcxr_imag_1_7', '', '']
['', 'input', '[17:0]', 'i_Wixr_real_1_8', '', '']
['', 'input', '[17:0]', 'i_Wixr_imag_1_8', '', '']
['', 'input', '[17:0]', 'i_Wfxr_real_1_8', '', '']
['', 'input', '[17:0]', 'i_Wfxr_imag_1_8', '', '']
['', 'input', '[17:0]', 'i_Woxr_real_1_8', '', '']
['', 'input', '[17:0]', 'i_Woxr_imag_1_8', '', '']
['', 'input', '[17:0]', 'i_Wcxr_real_1_8', '', '']
['', 'input', '[17:0]', 'i_Wcxr_imag_1_8', '', '']
['', 'output', 'o_valid', '', '']
['', 'output', 'o_ready', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_0_0', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_0_0', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_0_0', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_0_0', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_0_1', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_0_1', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_0_1', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_0_1', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_0_2', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_0_2', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_0_2', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_0_2', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_0_3', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_0_3', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_0_3', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_0_3', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_0_4', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_0_4', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_0_4', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_0_4', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_0_5', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_0_5', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_0_5', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_0_5', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_0_6', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_0_6', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_0_6', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_0_6', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_0_7', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_0_7', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_0_7', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_0_7', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_0_8', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_0_8', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_0_8', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_0_8', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_0_9', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_0_9', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_0_9', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_0_9', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_0_10', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_0_10', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_0_10', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_0_10', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_0_11', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_0_11', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_0_11', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_0_11', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_0_12', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_0_12', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_0_12', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_0_12', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_0_13', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_0_13', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_0_13', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_0_13', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_0_14', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_0_14', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_0_14', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_0_14', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_0_15', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_0_15', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_0_15', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_0_15', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_1_0', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_1_0', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_1_0', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_1_0', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_1_1', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_1_1', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_1_1', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_1_1', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_1_2', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_1_2', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_1_2', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_1_2', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_1_3', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_1_3', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_1_3', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_1_3', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_1_4', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_1_4', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_1_4', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_1_4', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_1_5', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_1_5', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_1_5', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_1_5', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_1_6', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_1_6', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_1_6', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_1_6', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_1_7', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_1_7', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_1_7', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_1_7', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_1_8', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_1_8', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_1_8', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_1_8', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_1_9', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_1_9', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_1_9', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_1_9', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_1_10', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_1_10', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_1_10', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_1_10', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_1_11', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_1_11', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_1_11', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_1_11', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_1_12', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_1_12', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_1_12', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_1_12', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_1_13', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_1_13', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_1_13', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_1_13', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_1_14', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_1_14', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_1_14', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_1_14', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_1_15', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_1_15', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_1_15', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_1_15', '', '']
['', 'input', 'i_valid', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_1_18_10_160_512_2_16_1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'C_LSTM_stage_2_18_10_32_1', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'reset', '', '']
['', 'input', 'enable', '', '']
['', 'input', 'i_valid', '', '']
['', 'input', '[17:0]', 'Ct_1_0', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_0', '', '']
['', 'input', '[17:0]', 'Wic_0', '', '']
['', 'input', '[17:0]', 'bi_0', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_0', '', '']
['', 'input', '[17:0]', 'Wfc_0', '', '']
['', 'input', '[17:0]', 'bf_0', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_0', '', '']
['', 'input', '[17:0]', 'Woc_0', '', '']
['', 'input', '[17:0]', 'bo_0', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_0', '', '']
['', 'input', '[17:0]', 'bc_0', '', '']
['', 'output', '[17:0]', 'out_mt_0', '', '']
['', 'output', '[17:0]', 'out_ct_0', '', '']
['', 'input', '[17:0]', 'Ct_1_1', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_1', '', '']
['', 'input', '[17:0]', 'Wic_1', '', '']
['', 'input', '[17:0]', 'bi_1', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_1', '', '']
['', 'input', '[17:0]', 'Wfc_1', '', '']
['', 'input', '[17:0]', 'bf_1', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_1', '', '']
['', 'input', '[17:0]', 'Woc_1', '', '']
['', 'input', '[17:0]', 'bo_1', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_1', '', '']
['', 'input', '[17:0]', 'bc_1', '', '']
['', 'output', '[17:0]', 'out_mt_1', '', '']
['', 'output', '[17:0]', 'out_ct_1', '', '']
['', 'input', '[17:0]', 'Ct_1_2', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_2', '', '']
['', 'input', '[17:0]', 'Wic_2', '', '']
['', 'input', '[17:0]', 'bi_2', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_2', '', '']
['', 'input', '[17:0]', 'Wfc_2', '', '']
['', 'input', '[17:0]', 'bf_2', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_2', '', '']
['', 'input', '[17:0]', 'Woc_2', '', '']
['', 'input', '[17:0]', 'bo_2', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_2', '', '']
['', 'input', '[17:0]', 'bc_2', '', '']
['', 'output', '[17:0]', 'out_mt_2', '', '']
['', 'output', '[17:0]', 'out_ct_2', '', '']
['', 'input', '[17:0]', 'Ct_1_3', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_3', '', '']
['', 'input', '[17:0]', 'Wic_3', '', '']
['', 'input', '[17:0]', 'bi_3', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_3', '', '']
['', 'input', '[17:0]', 'Wfc_3', '', '']
['', 'input', '[17:0]', 'bf_3', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_3', '', '']
['', 'input', '[17:0]', 'Woc_3', '', '']
['', 'input', '[17:0]', 'bo_3', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_3', '', '']
['', 'input', '[17:0]', 'bc_3', '', '']
['', 'output', '[17:0]', 'out_mt_3', '', '']
['', 'output', '[17:0]', 'out_ct_3', '', '']
['', 'input', '[17:0]', 'Ct_1_4', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_4', '', '']
['', 'input', '[17:0]', 'Wic_4', '', '']
['', 'input', '[17:0]', 'bi_4', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_4', '', '']
['', 'input', '[17:0]', 'Wfc_4', '', '']
['', 'input', '[17:0]', 'bf_4', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_4', '', '']
['', 'input', '[17:0]', 'Woc_4', '', '']
['', 'input', '[17:0]', 'bo_4', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_4', '', '']
['', 'input', '[17:0]', 'bc_4', '', '']
['', 'output', '[17:0]', 'out_mt_4', '', '']
['', 'output', '[17:0]', 'out_ct_4', '', '']
['', 'input', '[17:0]', 'Ct_1_5', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_5', '', '']
['', 'input', '[17:0]', 'Wic_5', '', '']
['', 'input', '[17:0]', 'bi_5', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_5', '', '']
['', 'input', '[17:0]', 'Wfc_5', '', '']
['', 'input', '[17:0]', 'bf_5', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_5', '', '']
['', 'input', '[17:0]', 'Woc_5', '', '']
['', 'input', '[17:0]', 'bo_5', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_5', '', '']
['', 'input', '[17:0]', 'bc_5', '', '']
['', 'output', '[17:0]', 'out_mt_5', '', '']
['', 'output', '[17:0]', 'out_ct_5', '', '']
['', 'input', '[17:0]', 'Ct_1_6', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_6', '', '']
['', 'input', '[17:0]', 'Wic_6', '', '']
['', 'input', '[17:0]', 'bi_6', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_6', '', '']
['', 'input', '[17:0]', 'Wfc_6', '', '']
['', 'input', '[17:0]', 'bf_6', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_6', '', '']
['', 'input', '[17:0]', 'Woc_6', '', '']
['', 'input', '[17:0]', 'bo_6', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_6', '', '']
['', 'input', '[17:0]', 'bc_6', '', '']
['', 'output', '[17:0]', 'out_mt_6', '', '']
['', 'output', '[17:0]', 'out_ct_6', '', '']
['', 'input', '[17:0]', 'Ct_1_7', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_7', '', '']
['', 'input', '[17:0]', 'Wic_7', '', '']
['', 'input', '[17:0]', 'bi_7', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_7', '', '']
['', 'input', '[17:0]', 'Wfc_7', '', '']
['', 'input', '[17:0]', 'bf_7', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_7', '', '']
['', 'input', '[17:0]', 'Woc_7', '', '']
['', 'input', '[17:0]', 'bo_7', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_7', '', '']
['', 'input', '[17:0]', 'bc_7', '', '']
['', 'output', '[17:0]', 'out_mt_7', '', '']
['', 'output', '[17:0]', 'out_ct_7', '', '']
['', 'input', '[17:0]', 'Ct_1_8', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_8', '', '']
['', 'input', '[17:0]', 'Wic_8', '', '']
['', 'input', '[17:0]', 'bi_8', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_8', '', '']
['', 'input', '[17:0]', 'Wfc_8', '', '']
['', 'input', '[17:0]', 'bf_8', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_8', '', '']
['', 'input', '[17:0]', 'Woc_8', '', '']
['', 'input', '[17:0]', 'bo_8', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_8', '', '']
['', 'input', '[17:0]', 'bc_8', '', '']
['', 'output', '[17:0]', 'out_mt_8', '', '']
['', 'output', '[17:0]', 'out_ct_8', '', '']
['', 'input', '[17:0]', 'Ct_1_9', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_9', '', '']
['', 'input', '[17:0]', 'Wic_9', '', '']
['', 'input', '[17:0]', 'bi_9', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_9', '', '']
['', 'input', '[17:0]', 'Wfc_9', '', '']
['', 'input', '[17:0]', 'bf_9', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_9', '', '']
['', 'input', '[17:0]', 'Woc_9', '', '']
['', 'input', '[17:0]', 'bo_9', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_9', '', '']
['', 'input', '[17:0]', 'bc_9', '', '']
['', 'output', '[17:0]', 'out_mt_9', '', '']
['', 'output', '[17:0]', 'out_ct_9', '', '']
['', 'input', '[17:0]', 'Ct_1_10', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_10', '', '']
['', 'input', '[17:0]', 'Wic_10', '', '']
['', 'input', '[17:0]', 'bi_10', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_10', '', '']
['', 'input', '[17:0]', 'Wfc_10', '', '']
['', 'input', '[17:0]', 'bf_10', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_10', '', '']
['', 'input', '[17:0]', 'Woc_10', '', '']
['', 'input', '[17:0]', 'bo_10', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_10', '', '']
['', 'input', '[17:0]', 'bc_10', '', '']
['', 'output', '[17:0]', 'out_mt_10', '', '']
['', 'output', '[17:0]', 'out_ct_10', '', '']
['', 'input', '[17:0]', 'Ct_1_11', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_11', '', '']
['', 'input', '[17:0]', 'Wic_11', '', '']
['', 'input', '[17:0]', 'bi_11', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_11', '', '']
['', 'input', '[17:0]', 'Wfc_11', '', '']
['', 'input', '[17:0]', 'bf_11', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_11', '', '']
['', 'input', '[17:0]', 'Woc_11', '', '']
['', 'input', '[17:0]', 'bo_11', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_11', '', '']
['', 'input', '[17:0]', 'bc_11', '', '']
['', 'output', '[17:0]', 'out_mt_11', '', '']
['', 'output', '[17:0]', 'out_ct_11', '', '']
['', 'input', '[17:0]', 'Ct_1_12', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_12', '', '']
['', 'input', '[17:0]', 'Wic_12', '', '']
['', 'input', '[17:0]', 'bi_12', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_12', '', '']
['', 'input', '[17:0]', 'Wfc_12', '', '']
['', 'input', '[17:0]', 'bf_12', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_12', '', '']
['', 'input', '[17:0]', 'Woc_12', '', '']
['', 'input', '[17:0]', 'bo_12', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_12', '', '']
['', 'input', '[17:0]', 'bc_12', '', '']
['', 'output', '[17:0]', 'out_mt_12', '', '']
['', 'output', '[17:0]', 'out_ct_12', '', '']
['', 'input', '[17:0]', 'Ct_1_13', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_13', '', '']
['', 'input', '[17:0]', 'Wic_13', '', '']
['', 'input', '[17:0]', 'bi_13', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_13', '', '']
['', 'input', '[17:0]', 'Wfc_13', '', '']
['', 'input', '[17:0]', 'bf_13', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_13', '', '']
['', 'input', '[17:0]', 'Woc_13', '', '']
['', 'input', '[17:0]', 'bo_13', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_13', '', '']
['', 'input', '[17:0]', 'bc_13', '', '']
['', 'output', '[17:0]', 'out_mt_13', '', '']
['', 'output', '[17:0]', 'out_ct_13', '', '']
['', 'input', '[17:0]', 'Ct_1_14', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_14', '', '']
['', 'input', '[17:0]', 'Wic_14', '', '']
['', 'input', '[17:0]', 'bi_14', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_14', '', '']
['', 'input', '[17:0]', 'Wfc_14', '', '']
['', 'input', '[17:0]', 'bf_14', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_14', '', '']
['', 'input', '[17:0]', 'Woc_14', '', '']
['', 'input', '[17:0]', 'bo_14', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_14', '', '']
['', 'input', '[17:0]', 'bc_14', '', '']
['', 'output', '[17:0]', 'out_mt_14', '', '']
['', 'output', '[17:0]', 'out_ct_14', '', '']
['', 'input', '[17:0]', 'Ct_1_15', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_15', '', '']
['', 'input', '[17:0]', 'Wic_15', '', '']
['', 'input', '[17:0]', 'bi_15', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_15', '', '']
['', 'input', '[17:0]', 'Wfc_15', '', '']
['', 'input', '[17:0]', 'bf_15', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_15', '', '']
['', 'input', '[17:0]', 'Woc_15', '', '']
['', 'input', '[17:0]', 'bo_15', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_15', '', '']
['', 'input', '[17:0]', 'bc_15', '', '']
['', 'output', '[17:0]', 'out_mt_15', '', '']
['', 'output', '[17:0]', 'out_ct_15', '', '']
['', 'input', '[17:0]', 'Ct_1_16', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_16', '', '']
['', 'input', '[17:0]', 'Wic_16', '', '']
['', 'input', '[17:0]', 'bi_16', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_16', '', '']
['', 'input', '[17:0]', 'Wfc_16', '', '']
['', 'input', '[17:0]', 'bf_16', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_16', '', '']
['', 'input', '[17:0]', 'Woc_16', '', '']
['', 'input', '[17:0]', 'bo_16', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_16', '', '']
['', 'input', '[17:0]', 'bc_16', '', '']
['', 'output', '[17:0]', 'out_mt_16', '', '']
['', 'output', '[17:0]', 'out_ct_16', '', '']
['', 'input', '[17:0]', 'Ct_1_17', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_17', '', '']
['', 'input', '[17:0]', 'Wic_17', '', '']
['', 'input', '[17:0]', 'bi_17', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_17', '', '']
['', 'input', '[17:0]', 'Wfc_17', '', '']
['', 'input', '[17:0]', 'bf_17', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_17', '', '']
['', 'input', '[17:0]', 'Woc_17', '', '']
['', 'input', '[17:0]', 'bo_17', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_17', '', '']
['', 'input', '[17:0]', 'bc_17', '', '']
['', 'output', '[17:0]', 'out_mt_17', '', '']
['', 'output', '[17:0]', 'out_ct_17', '', '']
['', 'input', '[17:0]', 'Ct_1_18', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_18', '', '']
['', 'input', '[17:0]', 'Wic_18', '', '']
['', 'input', '[17:0]', 'bi_18', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_18', '', '']
['', 'input', '[17:0]', 'Wfc_18', '', '']
['', 'input', '[17:0]', 'bf_18', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_18', '', '']
['', 'input', '[17:0]', 'Woc_18', '', '']
['', 'input', '[17:0]', 'bo_18', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_18', '', '']
['', 'input', '[17:0]', 'bc_18', '', '']
['', 'output', '[17:0]', 'out_mt_18', '', '']
['', 'output', '[17:0]', 'out_ct_18', '', '']
['', 'input', '[17:0]', 'Ct_1_19', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_19', '', '']
['', 'input', '[17:0]', 'Wic_19', '', '']
['', 'input', '[17:0]', 'bi_19', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_19', '', '']
['', 'input', '[17:0]', 'Wfc_19', '', '']
['', 'input', '[17:0]', 'bf_19', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_19', '', '']
['', 'input', '[17:0]', 'Woc_19', '', '']
['', 'input', '[17:0]', 'bo_19', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_19', '', '']
['', 'input', '[17:0]', 'bc_19', '', '']
['', 'output', '[17:0]', 'out_mt_19', '', '']
['', 'output', '[17:0]', 'out_ct_19', '', '']
['', 'input', '[17:0]', 'Ct_1_20', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_20', '', '']
['', 'input', '[17:0]', 'Wic_20', '', '']
['', 'input', '[17:0]', 'bi_20', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_20', '', '']
['', 'input', '[17:0]', 'Wfc_20', '', '']
['', 'input', '[17:0]', 'bf_20', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_20', '', '']
['', 'input', '[17:0]', 'Woc_20', '', '']
['', 'input', '[17:0]', 'bo_20', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_20', '', '']
['', 'input', '[17:0]', 'bc_20', '', '']
['', 'output', '[17:0]', 'out_mt_20', '', '']
['', 'output', '[17:0]', 'out_ct_20', '', '']
['', 'input', '[17:0]', 'Ct_1_21', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_21', '', '']
['', 'input', '[17:0]', 'Wic_21', '', '']
['', 'input', '[17:0]', 'bi_21', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_21', '', '']
['', 'input', '[17:0]', 'Wfc_21', '', '']
['', 'input', '[17:0]', 'bf_21', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_21', '', '']
['', 'input', '[17:0]', 'Woc_21', '', '']
['', 'input', '[17:0]', 'bo_21', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_21', '', '']
['', 'input', '[17:0]', 'bc_21', '', '']
['', 'output', '[17:0]', 'out_mt_21', '', '']
['', 'output', '[17:0]', 'out_ct_21', '', '']
['', 'input', '[17:0]', 'Ct_1_22', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_22', '', '']
['', 'input', '[17:0]', 'Wic_22', '', '']
['', 'input', '[17:0]', 'bi_22', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_22', '', '']
['', 'input', '[17:0]', 'Wfc_22', '', '']
['', 'input', '[17:0]', 'bf_22', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_22', '', '']
['', 'input', '[17:0]', 'Woc_22', '', '']
['', 'input', '[17:0]', 'bo_22', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_22', '', '']
['', 'input', '[17:0]', 'bc_22', '', '']
['', 'output', '[17:0]', 'out_mt_22', '', '']
['', 'output', '[17:0]', 'out_ct_22', '', '']
['', 'input', '[17:0]', 'Ct_1_23', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_23', '', '']
['', 'input', '[17:0]', 'Wic_23', '', '']
['', 'input', '[17:0]', 'bi_23', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_23', '', '']
['', 'input', '[17:0]', 'Wfc_23', '', '']
['', 'input', '[17:0]', 'bf_23', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_23', '', '']
['', 'input', '[17:0]', 'Woc_23', '', '']
['', 'input', '[17:0]', 'bo_23', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_23', '', '']
['', 'input', '[17:0]', 'bc_23', '', '']
['', 'output', '[17:0]', 'out_mt_23', '', '']
['', 'output', '[17:0]', 'out_ct_23', '', '']
['', 'input', '[17:0]', 'Ct_1_24', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_24', '', '']
['', 'input', '[17:0]', 'Wic_24', '', '']
['', 'input', '[17:0]', 'bi_24', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_24', '', '']
['', 'input', '[17:0]', 'Wfc_24', '', '']
['', 'input', '[17:0]', 'bf_24', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_24', '', '']
['', 'input', '[17:0]', 'Woc_24', '', '']
['', 'input', '[17:0]', 'bo_24', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_24', '', '']
['', 'input', '[17:0]', 'bc_24', '', '']
['', 'output', '[17:0]', 'out_mt_24', '', '']
['', 'output', '[17:0]', 'out_ct_24', '', '']
['', 'input', '[17:0]', 'Ct_1_25', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_25', '', '']
['', 'input', '[17:0]', 'Wic_25', '', '']
['', 'input', '[17:0]', 'bi_25', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_25', '', '']
['', 'input', '[17:0]', 'Wfc_25', '', '']
['', 'input', '[17:0]', 'bf_25', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_25', '', '']
['', 'input', '[17:0]', 'Woc_25', '', '']
['', 'input', '[17:0]', 'bo_25', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_25', '', '']
['', 'input', '[17:0]', 'bc_25', '', '']
['', 'output', '[17:0]', 'out_mt_25', '', '']
['', 'output', '[17:0]', 'out_ct_25', '', '']
['', 'input', '[17:0]', 'Ct_1_26', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_26', '', '']
['', 'input', '[17:0]', 'Wic_26', '', '']
['', 'input', '[17:0]', 'bi_26', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_26', '', '']
['', 'input', '[17:0]', 'Wfc_26', '', '']
['', 'input', '[17:0]', 'bf_26', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_26', '', '']
['', 'input', '[17:0]', 'Woc_26', '', '']
['', 'input', '[17:0]', 'bo_26', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_26', '', '']
['', 'input', '[17:0]', 'bc_26', '', '']
['', 'output', '[17:0]', 'out_mt_26', '', '']
['', 'output', '[17:0]', 'out_ct_26', '', '']
['', 'input', '[17:0]', 'Ct_1_27', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_27', '', '']
['', 'input', '[17:0]', 'Wic_27', '', '']
['', 'input', '[17:0]', 'bi_27', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_27', '', '']
['', 'input', '[17:0]', 'Wfc_27', '', '']
['', 'input', '[17:0]', 'bf_27', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_27', '', '']
['', 'input', '[17:0]', 'Woc_27', '', '']
['', 'input', '[17:0]', 'bo_27', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_27', '', '']
['', 'input', '[17:0]', 'bc_27', '', '']
['', 'output', '[17:0]', 'out_mt_27', '', '']
['', 'output', '[17:0]', 'out_ct_27', '', '']
['', 'input', '[17:0]', 'Ct_1_28', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_28', '', '']
['', 'input', '[17:0]', 'Wic_28', '', '']
['', 'input', '[17:0]', 'bi_28', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_28', '', '']
['', 'input', '[17:0]', 'Wfc_28', '', '']
['', 'input', '[17:0]', 'bf_28', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_28', '', '']
['', 'input', '[17:0]', 'Woc_28', '', '']
['', 'input', '[17:0]', 'bo_28', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_28', '', '']
['', 'input', '[17:0]', 'bc_28', '', '']
['', 'output', '[17:0]', 'out_mt_28', '', '']
['', 'output', '[17:0]', 'out_ct_28', '', '']
['', 'input', '[17:0]', 'Ct_1_29', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_29', '', '']
['', 'input', '[17:0]', 'Wic_29', '', '']
['', 'input', '[17:0]', 'bi_29', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_29', '', '']
['', 'input', '[17:0]', 'Wfc_29', '', '']
['', 'input', '[17:0]', 'bf_29', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_29', '', '']
['', 'input', '[17:0]', 'Woc_29', '', '']
['', 'input', '[17:0]', 'bo_29', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_29', '', '']
['', 'input', '[17:0]', 'bc_29', '', '']
['', 'output', '[17:0]', 'out_mt_29', '', '']
['', 'output', '[17:0]', 'out_ct_29', '', '']
['', 'input', '[17:0]', 'Ct_1_30', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_30', '', '']
['', 'input', '[17:0]', 'Wic_30', '', '']
['', 'input', '[17:0]', 'bi_30', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_30', '', '']
['', 'input', '[17:0]', 'Wfc_30', '', '']
['', 'input', '[17:0]', 'bf_30', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_30', '', '']
['', 'input', '[17:0]', 'Woc_30', '', '']
['', 'input', '[17:0]', 'bo_30', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_30', '', '']
['', 'input', '[17:0]', 'bc_30', '', '']
['', 'output', '[17:0]', 'out_mt_30', '', '']
['', 'output', '[17:0]', 'out_ct_30', '', '']
['', 'input', '[17:0]', 'Ct_1_31', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_31', '', '']
['', 'input', '[17:0]', 'Wic_31', '', '']
['', 'input', '[17:0]', 'bi_31', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_31', '', '']
['', 'input', '[17:0]', 'Wfc_31', '', '']
['', 'input', '[17:0]', 'bf_31', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_31', '', '']
['', 'input', '[17:0]', 'Woc_31', '', '']
['', 'input', '[17:0]', 'bo_31', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_31', '', '']
['', 'input', '[17:0]', 'bc_31', '', '']
['', 'output', '[17:0]', 'out_mt_31', '', '']
['', 'output', '[17:0]', 'out_ct_31', '', '']
['', 'output', 'o_valid', '', '']
['', 'output', 'o_ready', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'C_LSTM_stage_3_18_10_64_2048_2_16_1', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'reset', '', '']
['', 'input', 'i_ready', '', '']
['', 'input', 'i_valid', '', '']
['', 'input', '[17:0]', 'i_mt_0', '', '']
['', 'input', '[17:0]', 'i_mt_1', '', '']
['', 'input', '[17:0]', 'i_mt_2', '', '']
['', 'input', '[17:0]', 'i_mt_3', '', '']
['', 'input', '[17:0]', 'i_mt_4', '', '']
['', 'input', '[17:0]', 'i_mt_5', '', '']
['', 'input', '[17:0]', 'i_mt_6', '', '']
['', 'input', '[17:0]', 'i_mt_7', '', '']
['', 'input', '[17:0]', 'i_mt_8', '', '']
['', 'input', '[17:0]', 'i_mt_9', '', '']
['', 'input', '[17:0]', 'i_mt_10', '', '']
['', 'input', '[17:0]', 'i_mt_11', '', '']
['', 'input', '[17:0]', 'i_mt_12', '', '']
['', 'input', '[17:0]', 'i_mt_13', '', '']
['', 'input', '[17:0]', 'i_mt_14', '', '']
['', 'input', '[17:0]', 'i_mt_15', '', '']
['', 'output', '[17:0]', 'o_Yt_0_0', '', '']
['', 'output', '[17:0]', 'o_Yt_0_1', '', '']
['', 'output', '[17:0]', 'o_Yt_0_2', '', '']
['', 'output', '[17:0]', 'o_Yt_0_3', '', '']
['', 'output', '[17:0]', 'o_Yt_0_4', '', '']
['', 'output', '[17:0]', 'o_Yt_0_5', '', '']
['', 'output', '[17:0]', 'o_Yt_0_6', '', '']
['', 'output', '[17:0]', 'o_Yt_0_7', '', '']
['', 'output', '[17:0]', 'o_Yt_0_8', '', '']
['', 'output', '[17:0]', 'o_Yt_0_9', '', '']
['', 'output', '[17:0]', 'o_Yt_0_10', '', '']
['', 'output', '[17:0]', 'o_Yt_0_11', '', '']
['', 'output', '[17:0]', 'o_Yt_0_12', '', '']
['', 'output', '[17:0]', 'o_Yt_0_13', '', '']
['', 'output', '[17:0]', 'o_Yt_0_14', '', '']
['', 'output', '[17:0]', 'o_Yt_0_15', '', '']
['', 'output', '[17:0]', 'o_Yt_1_0', '', '']
['', 'output', '[17:0]', 'o_Yt_1_1', '', '']
['', 'output', '[17:0]', 'o_Yt_1_2', '', '']
['', 'output', '[17:0]', 'o_Yt_1_3', '', '']
['', 'output', '[17:0]', 'o_Yt_1_4', '', '']
['', 'output', '[17:0]', 'o_Yt_1_5', '', '']
['', 'output', '[17:0]', 'o_Yt_1_6', '', '']
['', 'output', '[17:0]', 'o_Yt_1_7', '', '']
['', 'output', '[17:0]', 'o_Yt_1_8', '', '']
['', 'output', '[17:0]', 'o_Yt_1_9', '', '']
['', 'output', '[17:0]', 'o_Yt_1_10', '', '']
['', 'output', '[17:0]', 'o_Yt_1_11', '', '']
['', 'output', '[17:0]', 'o_Yt_1_12', '', '']
['', 'output', '[17:0]', 'o_Yt_1_13', '', '']
['', 'output', '[17:0]', 'o_Yt_1_14', '', '']
['', 'output', '[17:0]', 'o_Yt_1_15', '', '']
['', 'output', 'o_valid', '', '']
['', 'output', 'o_ready', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_3_18_10_64_2048_2_16_1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'c_matrix_vec_mult_core_18_10_16_2_1', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'reset', '', '']
['', 'input', 'i_ready', '', '']
['', 'input', 'i_valid', '', '']
['', 'input', '[17:0]', 'i_X_0', '', '']
['', 'input', '[17:0]', 'i_X_1', '', '']
['', 'input', '[17:0]', 'i_X_2', '', '']
['', 'input', '[17:0]', 'i_X_3', '', '']
['', 'input', '[17:0]', 'i_X_4', '', '']
['', 'input', '[17:0]', 'i_X_5', '', '']
['', 'input', '[17:0]', 'i_X_6', '', '']
['', 'input', '[17:0]', 'i_X_7', '', '']
['', 'input', '[17:0]', 'i_X_8', '', '']
['', 'input', '[17:0]', 'i_X_9', '', '']
['', 'input', '[17:0]', 'i_X_10', '', '']
['', 'input', '[17:0]', 'i_X_11', '', '']
['', 'input', '[17:0]', 'i_X_12', '', '']
['', 'input', '[17:0]', 'i_X_13', '', '']
['', 'input', '[17:0]', 'i_X_14', '', '']
['', 'input', '[17:0]', 'i_X_15', '', '']
['', 'input', '[17:0]', 'i_W_real_0_0', '', '']
['', 'input', '[17:0]', 'i_W_imag_0_0', '', '']
['', 'input', '[17:0]', 'i_W_real_0_1', '', '']
['', 'input', '[17:0]', 'i_W_imag_0_1', '', '']
['', 'input', '[17:0]', 'i_W_real_0_2', '', '']
['', 'input', '[17:0]', 'i_W_imag_0_2', '', '']
['', 'input', '[17:0]', 'i_W_real_0_3', '', '']
['', 'input', '[17:0]', 'i_W_imag_0_3', '', '']
['', 'input', '[17:0]', 'i_W_real_0_4', '', '']
['', 'input', '[17:0]', 'i_W_imag_0_4', '', '']
['', 'input', '[17:0]', 'i_W_real_0_5', '', '']
['', 'input', '[17:0]', 'i_W_imag_0_5', '', '']
['', 'input', '[17:0]', 'i_W_real_0_6', '', '']
['', 'input', '[17:0]', 'i_W_imag_0_6', '', '']
['', 'input', '[17:0]', 'i_W_real_0_7', '', '']
['', 'input', '[17:0]', 'i_W_imag_0_7', '', '']
['', 'input', '[17:0]', 'i_W_real_0_8', '', '']
['', 'input', '[17:0]', 'i_W_imag_0_8', '', '']
['', 'input', '[17:0]', 'i_W_real_1_0', '', '']
['', 'input', '[17:0]', 'i_W_imag_1_0', '', '']
['', 'input', '[17:0]', 'i_W_real_1_1', '', '']
['', 'input', '[17:0]', 'i_W_imag_1_1', '', '']
['', 'input', '[17:0]', 'i_W_real_1_2', '', '']
['', 'input', '[17:0]', 'i_W_imag_1_2', '', '']
['', 'input', '[17:0]', 'i_W_real_1_3', '', '']
['', 'input', '[17:0]', 'i_W_imag_1_3', '', '']
['', 'input', '[17:0]', 'i_W_real_1_4', '', '']
['', 'input', '[17:0]', 'i_W_imag_1_4', '', '']
['', 'input', '[17:0]', 'i_W_real_1_5', '', '']
['', 'input', '[17:0]', 'i_W_imag_1_5', '', '']
['', 'input', '[17:0]', 'i_W_real_1_6', '', '']
['', 'input', '[17:0]', 'i_W_imag_1_6', '', '']
['', 'input', '[17:0]', 'i_W_real_1_7', '', '']
['', 'input', '[17:0]', 'i_W_imag_1_7', '', '']
['', 'input', '[17:0]', 'i_W_real_1_8', '', '']
['', 'input', '[17:0]', 'i_W_imag_1_8', '', '']
['', 'output', '[17:0]', 'o_Y_real_0_0', '', '']
['', 'output', '[17:0]', 'o_Y_imag_0_0', '', '']
['', 'output', '[17:0]', 'o_Y_real_0_1', '', '']
['', 'output', '[17:0]', 'o_Y_imag_0_1', '', '']
['', 'output', '[17:0]', 'o_Y_real_0_2', '', '']
['', 'output', '[17:0]', 'o_Y_imag_0_2', '', '']
['', 'output', '[17:0]', 'o_Y_real_0_3', '', '']
['', 'output', '[17:0]', 'o_Y_imag_0_3', '', '']
['', 'output', '[17:0]', 'o_Y_real_0_4', '', '']
['', 'output', '[17:0]', 'o_Y_imag_0_4', '', '']
['', 'output', '[17:0]', 'o_Y_real_0_5', '', '']
['', 'output', '[17:0]', 'o_Y_imag_0_5', '', '']
['', 'output', '[17:0]', 'o_Y_real_0_6', '', '']
['', 'output', '[17:0]', 'o_Y_imag_0_6', '', '']
['', 'output', '[17:0]', 'o_Y_real_0_7', '', '']
['', 'output', '[17:0]', 'o_Y_imag_0_7', '', '']
['', 'output', '[17:0]', 'o_Y_real_0_8', '', '']
['', 'output', '[17:0]', 'o_Y_imag_0_8', '', '']
['', 'output', '[17:0]', 'o_Y_real_0_9', '', '']
['', 'output', '[17:0]', 'o_Y_imag_0_9', '', '']
['', 'output', '[17:0]', 'o_Y_real_0_10', '', '']
['', 'output', '[17:0]', 'o_Y_imag_0_10', '', '']
['', 'output', '[17:0]', 'o_Y_real_0_11', '', '']
['', 'output', '[17:0]', 'o_Y_imag_0_11', '', '']
['', 'output', '[17:0]', 'o_Y_real_0_12', '', '']
['', 'output', '[17:0]', 'o_Y_imag_0_12', '', '']
['', 'output', '[17:0]', 'o_Y_real_0_13', '', '']
['', 'output', '[17:0]', 'o_Y_imag_0_13', '', '']
['', 'output', '[17:0]', 'o_Y_real_0_14', '', '']
['', 'output', '[17:0]', 'o_Y_imag_0_14', '', '']
['', 'output', '[17:0]', 'o_Y_real_0_15', '', '']
['', 'output', '[17:0]', 'o_Y_imag_0_15', '', '']
['', 'output', '[17:0]', 'o_Y_real_1_0', '', '']
['', 'output', '[17:0]', 'o_Y_imag_1_0', '', '']
['', 'output', '[17:0]', 'o_Y_real_1_1', '', '']
['', 'output', '[17:0]', 'o_Y_imag_1_1', '', '']
['', 'output', '[17:0]', 'o_Y_real_1_2', '', '']
['', 'output', '[17:0]', 'o_Y_imag_1_2', '', '']
['', 'output', '[17:0]', 'o_Y_real_1_3', '', '']
['', 'output', '[17:0]', 'o_Y_imag_1_3', '', '']
['', 'output', '[17:0]', 'o_Y_real_1_4', '', '']
['', 'output', '[17:0]', 'o_Y_imag_1_4', '', '']
['', 'output', '[17:0]', 'o_Y_real_1_5', '', '']
['', 'output', '[17:0]', 'o_Y_imag_1_5', '', '']
['', 'output', '[17:0]', 'o_Y_real_1_6', '', '']
['', 'output', '[17:0]', 'o_Y_imag_1_6', '', '']
['', 'output', '[17:0]', 'o_Y_real_1_7', '', '']
['', 'output', '[17:0]', 'o_Y_imag_1_7', '', '']
['', 'output', '[17:0]', 'o_Y_real_1_8', '', '']
['', 'output', '[17:0]', 'o_Y_imag_1_8', '', '']
['', 'output', '[17:0]', 'o_Y_real_1_9', '', '']
['', 'output', '[17:0]', 'o_Y_imag_1_9', '', '']
['', 'output', '[17:0]', 'o_Y_real_1_10', '', '']
['', 'output', '[17:0]', 'o_Y_imag_1_10', '', '']
['', 'output', '[17:0]', 'o_Y_real_1_11', '', '']
['', 'output', '[17:0]', 'o_Y_imag_1_11', '', '']
['', 'output', '[17:0]', 'o_Y_real_1_12', '', '']
['', 'output', '[17:0]', 'o_Y_imag_1_12', '', '']
['', 'output', '[17:0]', 'o_Y_real_1_13', '', '']
['', 'output', '[17:0]', 'o_Y_imag_1_13', '', '']
['', 'output', '[17:0]', 'o_Y_real_1_14', '', '']
['', 'output', '[17:0]', 'o_Y_imag_1_14', '', '']
['', 'output', '[17:0]', 'o_Y_real_1_15', '', '']
['', 'output', '[17:0]', 'o_Y_imag_1_15', '', '']
['', 'output', 'o_ready', '', '']
['', 'output', 'o_valid', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'elementwise_add_core_18_18_32', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'reset', '', '']
['', 'input', 'i_valid', '', '']
['', 'input', 'i_ready', '', '']
['', 'input', '[17:0]', 'i_A_0', '', '']
['', 'input', '[17:0]', 'i_B_0', '', '']
['', 'output', '[17:0]', 'o_C_0', '', '']
['', 'input', '[17:0]', 'i_A_1', '', '']
['', 'input', '[17:0]', 'i_B_1', '', '']
['', 'output', '[17:0]', 'o_C_1', '', '']
['', 'input', '[17:0]', 'i_A_2', '', '']
['', 'input', '[17:0]', 'i_B_2', '', '']
['', 'output', '[17:0]', 'o_C_2', '', '']
['', 'input', '[17:0]', 'i_A_3', '', '']
['', 'input', '[17:0]', 'i_B_3', '', '']
['', 'output', '[17:0]', 'o_C_3', '', '']
['', 'input', '[17:0]', 'i_A_4', '', '']
['', 'input', '[17:0]', 'i_B_4', '', '']
['', 'output', '[17:0]', 'o_C_4', '', '']
['', 'input', '[17:0]', 'i_A_5', '', '']
['', 'input', '[17:0]', 'i_B_5', '', '']
['', 'output', '[17:0]', 'o_C_5', '', '']
['', 'input', '[17:0]', 'i_A_6', '', '']
['', 'input', '[17:0]', 'i_B_6', '', '']
['', 'output', '[17:0]', 'o_C_6', '', '']
['', 'input', '[17:0]', 'i_A_7', '', '']
['', 'input', '[17:0]', 'i_B_7', '', '']
['', 'output', '[17:0]', 'o_C_7', '', '']
['', 'input', '[17:0]', 'i_A_8', '', '']
['', 'input', '[17:0]', 'i_B_8', '', '']
['', 'output', '[17:0]', 'o_C_8', '', '']
['', 'input', '[17:0]', 'i_A_9', '', '']
['', 'input', '[17:0]', 'i_B_9', '', '']
['', 'output', '[17:0]', 'o_C_9', '', '']
['', 'input', '[17:0]', 'i_A_10', '', '']
['', 'input', '[17:0]', 'i_B_10', '', '']
['', 'output', '[17:0]', 'o_C_10', '', '']
['', 'input', '[17:0]', 'i_A_11', '', '']
['', 'input', '[17:0]', 'i_B_11', '', '']
['', 'output', '[17:0]', 'o_C_11', '', '']
['', 'input', '[17:0]', 'i_A_12', '', '']
['', 'input', '[17:0]', 'i_B_12', '', '']
['', 'output', '[17:0]', 'o_C_12', '', '']
['', 'input', '[17:0]', 'i_A_13', '', '']
['', 'input', '[17:0]', 'i_B_13', '', '']
['', 'output', '[17:0]', 'o_C_13', '', '']
['', 'input', '[17:0]', 'i_A_14', '', '']
['', 'input', '[17:0]', 'i_B_14', '', '']
['', 'output', '[17:0]', 'o_C_14', '', '']
['', 'input', '[17:0]', 'i_A_15', '', '']
['', 'input', '[17:0]', 'i_B_15', '', '']
['', 'output', '[17:0]', 'o_C_15', '', '']
['', 'input', '[17:0]', 'i_A_16', '', '']
['', 'input', '[17:0]', 'i_B_16', '', '']
['', 'output', '[17:0]', 'o_C_16', '', '']
['', 'input', '[17:0]', 'i_A_17', '', '']
['', 'input', '[17:0]', 'i_B_17', '', '']
['', 'output', '[17:0]', 'o_C_17', '', '']
['', 'input', '[17:0]', 'i_A_18', '', '']
['', 'input', '[17:0]', 'i_B_18', '', '']
['', 'output', '[17:0]', 'o_C_18', '', '']
['', 'input', '[17:0]', 'i_A_19', '', '']
['', 'input', '[17:0]', 'i_B_19', '', '']
['', 'output', '[17:0]', 'o_C_19', '', '']
['', 'input', '[17:0]', 'i_A_20', '', '']
['', 'input', '[17:0]', 'i_B_20', '', '']
['', 'output', '[17:0]', 'o_C_20', '', '']
['', 'input', '[17:0]', 'i_A_21', '', '']
['', 'input', '[17:0]', 'i_B_21', '', '']
['', 'output', '[17:0]', 'o_C_21', '', '']
['', 'input', '[17:0]', 'i_A_22', '', '']
['', 'input', '[17:0]', 'i_B_22', '', '']
['', 'output', '[17:0]', 'o_C_22', '', '']
['', 'input', '[17:0]', 'i_A_23', '', '']
['', 'input', '[17:0]', 'i_B_23', '', '']
['', 'output', '[17:0]', 'o_C_23', '', '']
['', 'input', '[17:0]', 'i_A_24', '', '']
['', 'input', '[17:0]', 'i_B_24', '', '']
['', 'output', '[17:0]', 'o_C_24', '', '']
['', 'input', '[17:0]', 'i_A_25', '', '']
['', 'input', '[17:0]', 'i_B_25', '', '']
['', 'output', '[17:0]', 'o_C_25', '', '']
['', 'input', '[17:0]', 'i_A_26', '', '']
['', 'input', '[17:0]', 'i_B_26', '', '']
['', 'output', '[17:0]', 'o_C_26', '', '']
['', 'input', '[17:0]', 'i_A_27', '', '']
['', 'input', '[17:0]', 'i_B_27', '', '']
['', 'output', '[17:0]', 'o_C_27', '', '']
['', 'input', '[17:0]', 'i_A_28', '', '']
['', 'input', '[17:0]', 'i_B_28', '', '']
['', 'output', '[17:0]', 'o_C_28', '', '']
['', 'input', '[17:0]', 'i_A_29', '', '']
['', 'input', '[17:0]', 'i_B_29', '', '']
['', 'output', '[17:0]', 'o_C_29', '', '']
['', 'input', '[17:0]', 'i_A_30', '', '']
['', 'input', '[17:0]', 'i_B_30', '', '']
['', 'output', '[17:0]', 'o_C_30', '', '']
['', 'input', '[17:0]', 'i_A_31', '', '']
['', 'input', '[17:0]', 'i_B_31', '', '']
['', 'output', '[17:0]', 'o_C_31', '', '']
['', 'output', 'o_valid', '', '']
['', 'output', 'o_ready', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'elementwise_mult_core_18_18_10_32_1', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'reset', '', '']
['', 'input', 'i_valid', '', '']
['', 'input', 'i_ready', '', '']
['', 'input', '[17:0]', 'i_A_0', '', '']
['', 'input', '[17:0]', 'i_B_0', '', '']
['', 'output', '[17:0]', 'o_C_0', '', '']
['', 'input', '[17:0]', 'i_A_1', '', '']
['', 'input', '[17:0]', 'i_B_1', '', '']
['', 'output', '[17:0]', 'o_C_1', '', '']
['', 'input', '[17:0]', 'i_A_2', '', '']
['', 'input', '[17:0]', 'i_B_2', '', '']
['', 'output', '[17:0]', 'o_C_2', '', '']
['', 'input', '[17:0]', 'i_A_3', '', '']
['', 'input', '[17:0]', 'i_B_3', '', '']
['', 'output', '[17:0]', 'o_C_3', '', '']
['', 'input', '[17:0]', 'i_A_4', '', '']
['', 'input', '[17:0]', 'i_B_4', '', '']
['', 'output', '[17:0]', 'o_C_4', '', '']
['', 'input', '[17:0]', 'i_A_5', '', '']
['', 'input', '[17:0]', 'i_B_5', '', '']
['', 'output', '[17:0]', 'o_C_5', '', '']
['', 'input', '[17:0]', 'i_A_6', '', '']
['', 'input', '[17:0]', 'i_B_6', '', '']
['', 'output', '[17:0]', 'o_C_6', '', '']
['', 'input', '[17:0]', 'i_A_7', '', '']
['', 'input', '[17:0]', 'i_B_7', '', '']
['', 'output', '[17:0]', 'o_C_7', '', '']
['', 'input', '[17:0]', 'i_A_8', '', '']
['', 'input', '[17:0]', 'i_B_8', '', '']
['', 'output', '[17:0]', 'o_C_8', '', '']
['', 'input', '[17:0]', 'i_A_9', '', '']
['', 'input', '[17:0]', 'i_B_9', '', '']
['', 'output', '[17:0]', 'o_C_9', '', '']
['', 'input', '[17:0]', 'i_A_10', '', '']
['', 'input', '[17:0]', 'i_B_10', '', '']
['', 'output', '[17:0]', 'o_C_10', '', '']
['', 'input', '[17:0]', 'i_A_11', '', '']
['', 'input', '[17:0]', 'i_B_11', '', '']
['', 'output', '[17:0]', 'o_C_11', '', '']
['', 'input', '[17:0]', 'i_A_12', '', '']
['', 'input', '[17:0]', 'i_B_12', '', '']
['', 'output', '[17:0]', 'o_C_12', '', '']
['', 'input', '[17:0]', 'i_A_13', '', '']
['', 'input', '[17:0]', 'i_B_13', '', '']
['', 'output', '[17:0]', 'o_C_13', '', '']
['', 'input', '[17:0]', 'i_A_14', '', '']
['', 'input', '[17:0]', 'i_B_14', '', '']
['', 'output', '[17:0]', 'o_C_14', '', '']
['', 'input', '[17:0]', 'i_A_15', '', '']
['', 'input', '[17:0]', 'i_B_15', '', '']
['', 'output', '[17:0]', 'o_C_15', '', '']
['', 'input', '[17:0]', 'i_A_16', '', '']
['', 'input', '[17:0]', 'i_B_16', '', '']
['', 'output', '[17:0]', 'o_C_16', '', '']
['', 'input', '[17:0]', 'i_A_17', '', '']
['', 'input', '[17:0]', 'i_B_17', '', '']
['', 'output', '[17:0]', 'o_C_17', '', '']
['', 'input', '[17:0]', 'i_A_18', '', '']
['', 'input', '[17:0]', 'i_B_18', '', '']
['', 'output', '[17:0]', 'o_C_18', '', '']
['', 'input', '[17:0]', 'i_A_19', '', '']
['', 'input', '[17:0]', 'i_B_19', '', '']
['', 'output', '[17:0]', 'o_C_19', '', '']
['', 'input', '[17:0]', 'i_A_20', '', '']
['', 'input', '[17:0]', 'i_B_20', '', '']
['', 'output', '[17:0]', 'o_C_20', '', '']
['', 'input', '[17:0]', 'i_A_21', '', '']
['', 'input', '[17:0]', 'i_B_21', '', '']
['', 'output', '[17:0]', 'o_C_21', '', '']
['', 'input', '[17:0]', 'i_A_22', '', '']
['', 'input', '[17:0]', 'i_B_22', '', '']
['', 'output', '[17:0]', 'o_C_22', '', '']
['', 'input', '[17:0]', 'i_A_23', '', '']
['', 'input', '[17:0]', 'i_B_23', '', '']
['', 'output', '[17:0]', 'o_C_23', '', '']
['', 'input', '[17:0]', 'i_A_24', '', '']
['', 'input', '[17:0]', 'i_B_24', '', '']
['', 'output', '[17:0]', 'o_C_24', '', '']
['', 'input', '[17:0]', 'i_A_25', '', '']
['', 'input', '[17:0]', 'i_B_25', '', '']
['', 'output', '[17:0]', 'o_C_25', '', '']
['', 'input', '[17:0]', 'i_A_26', '', '']
['', 'input', '[17:0]', 'i_B_26', '', '']
['', 'output', '[17:0]', 'o_C_26', '', '']
['', 'input', '[17:0]', 'i_A_27', '', '']
['', 'input', '[17:0]', 'i_B_27', '', '']
['', 'output', '[17:0]', 'o_C_27', '', '']
['', 'input', '[17:0]', 'i_A_28', '', '']
['', 'input', '[17:0]', 'i_B_28', '', '']
['', 'output', '[17:0]', 'o_C_28', '', '']
['', 'input', '[17:0]', 'i_A_29', '', '']
['', 'input', '[17:0]', 'i_B_29', '', '']
['', 'output', '[17:0]', 'o_C_29', '', '']
['', 'input', '[17:0]', 'i_A_30', '', '']
['', 'input', '[17:0]', 'i_B_30', '', '']
['', 'output', '[17:0]', 'o_C_30', '', '']
['', 'input', '[17:0]', 'i_A_31', '', '']
['', 'input', '[17:0]', 'i_B_31', '', '']
['', 'output', '[17:0]', 'o_C_31', '', '']
['', 'output', 'o_valid', '', '']
['', 'output', 'o_ready', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'lstm_gate_18_10_32_1', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'reset', '', '']
['', 'input', 'i_ready', '', '']
['', 'input', 'i_valid', '', '']
['', 'input', '[17:0]', 'stage1_result_0', '', '']
['', 'input', '[17:0]', 'weight_0', '', '']
['', 'input', '[17:0]', 'Ct_1_0', '', '']
['', 'input', '[17:0]', 'bias_0', '', '']
['', 'output', '[17:0]', 'gate_output_0', '', '']
['', 'input', '[17:0]', 'stage1_result_1', '', '']
['', 'input', '[17:0]', 'weight_1', '', '']
['', 'input', '[17:0]', 'Ct_1_1', '', '']
['', 'input', '[17:0]', 'bias_1', '', '']
['', 'output', '[17:0]', 'gate_output_1', '', '']
['', 'input', '[17:0]', 'stage1_result_2', '', '']
['', 'input', '[17:0]', 'weight_2', '', '']
['', 'input', '[17:0]', 'Ct_1_2', '', '']
['', 'input', '[17:0]', 'bias_2', '', '']
['', 'output', '[17:0]', 'gate_output_2', '', '']
['', 'input', '[17:0]', 'stage1_result_3', '', '']
['', 'input', '[17:0]', 'weight_3', '', '']
['', 'input', '[17:0]', 'Ct_1_3', '', '']
['', 'input', '[17:0]', 'bias_3', '', '']
['', 'output', '[17:0]', 'gate_output_3', '', '']
['', 'input', '[17:0]', 'stage1_result_4', '', '']
['', 'input', '[17:0]', 'weight_4', '', '']
['', 'input', '[17:0]', 'Ct_1_4', '', '']
['', 'input', '[17:0]', 'bias_4', '', '']
['', 'output', '[17:0]', 'gate_output_4', '', '']
['', 'input', '[17:0]', 'stage1_result_5', '', '']
['', 'input', '[17:0]', 'weight_5', '', '']
['', 'input', '[17:0]', 'Ct_1_5', '', '']
['', 'input', '[17:0]', 'bias_5', '', '']
['', 'output', '[17:0]', 'gate_output_5', '', '']
['', 'input', '[17:0]', 'stage1_result_6', '', '']
['', 'input', '[17:0]', 'weight_6', '', '']
['', 'input', '[17:0]', 'Ct_1_6', '', '']
['', 'input', '[17:0]', 'bias_6', '', '']
['', 'output', '[17:0]', 'gate_output_6', '', '']
['', 'input', '[17:0]', 'stage1_result_7', '', '']
['', 'input', '[17:0]', 'weight_7', '', '']
['', 'input', '[17:0]', 'Ct_1_7', '', '']
['', 'input', '[17:0]', 'bias_7', '', '']
['', 'output', '[17:0]', 'gate_output_7', '', '']
['', 'input', '[17:0]', 'stage1_result_8', '', '']
['', 'input', '[17:0]', 'weight_8', '', '']
['', 'input', '[17:0]', 'Ct_1_8', '', '']
['', 'input', '[17:0]', 'bias_8', '', '']
['', 'output', '[17:0]', 'gate_output_8', '', '']
['', 'input', '[17:0]', 'stage1_result_9', '', '']
['', 'input', '[17:0]', 'weight_9', '', '']
['', 'input', '[17:0]', 'Ct_1_9', '', '']
['', 'input', '[17:0]', 'bias_9', '', '']
['', 'output', '[17:0]', 'gate_output_9', '', '']
['', 'input', '[17:0]', 'stage1_result_10', '', '']
['', 'input', '[17:0]', 'weight_10', '', '']
['', 'input', '[17:0]', 'Ct_1_10', '', '']
['', 'input', '[17:0]', 'bias_10', '', '']
['', 'output', '[17:0]', 'gate_output_10', '', '']
['', 'input', '[17:0]', 'stage1_result_11', '', '']
['', 'input', '[17:0]', 'weight_11', '', '']
['', 'input', '[17:0]', 'Ct_1_11', '', '']
['', 'input', '[17:0]', 'bias_11', '', '']
['', 'output', '[17:0]', 'gate_output_11', '', '']
['', 'input', '[17:0]', 'stage1_result_12', '', '']
['', 'input', '[17:0]', 'weight_12', '', '']
['', 'input', '[17:0]', 'Ct_1_12', '', '']
['', 'input', '[17:0]', 'bias_12', '', '']
['', 'output', '[17:0]', 'gate_output_12', '', '']
['', 'input', '[17:0]', 'stage1_result_13', '', '']
['', 'input', '[17:0]', 'weight_13', '', '']
['', 'input', '[17:0]', 'Ct_1_13', '', '']
['', 'input', '[17:0]', 'bias_13', '', '']
['', 'output', '[17:0]', 'gate_output_13', '', '']
['', 'input', '[17:0]', 'stage1_result_14', '', '']
['', 'input', '[17:0]', 'weight_14', '', '']
['', 'input', '[17:0]', 'Ct_1_14', '', '']
['', 'input', '[17:0]', 'bias_14', '', '']
['', 'output', '[17:0]', 'gate_output_14', '', '']
['', 'input', '[17:0]', 'stage1_result_15', '', '']
['', 'input', '[17:0]', 'weight_15', '', '']
['', 'input', '[17:0]', 'Ct_1_15', '', '']
['', 'input', '[17:0]', 'bias_15', '', '']
['', 'output', '[17:0]', 'gate_output_15', '', '']
['', 'input', '[17:0]', 'stage1_result_16', '', '']
['', 'input', '[17:0]', 'weight_16', '', '']
['', 'input', '[17:0]', 'Ct_1_16', '', '']
['', 'input', '[17:0]', 'bias_16', '', '']
['', 'output', '[17:0]', 'gate_output_16', '', '']
['', 'input', '[17:0]', 'stage1_result_17', '', '']
['', 'input', '[17:0]', 'weight_17', '', '']
['', 'input', '[17:0]', 'Ct_1_17', '', '']
['', 'input', '[17:0]', 'bias_17', '', '']
['', 'output', '[17:0]', 'gate_output_17', '', '']
['', 'input', '[17:0]', 'stage1_result_18', '', '']
['', 'input', '[17:0]', 'weight_18', '', '']
['', 'input', '[17:0]', 'Ct_1_18', '', '']
['', 'input', '[17:0]', 'bias_18', '', '']
['', 'output', '[17:0]', 'gate_output_18', '', '']
['', 'input', '[17:0]', 'stage1_result_19', '', '']
['', 'input', '[17:0]', 'weight_19', '', '']
['', 'input', '[17:0]', 'Ct_1_19', '', '']
['', 'input', '[17:0]', 'bias_19', '', '']
['', 'output', '[17:0]', 'gate_output_19', '', '']
['', 'input', '[17:0]', 'stage1_result_20', '', '']
['', 'input', '[17:0]', 'weight_20', '', '']
['', 'input', '[17:0]', 'Ct_1_20', '', '']
['', 'input', '[17:0]', 'bias_20', '', '']
['', 'output', '[17:0]', 'gate_output_20', '', '']
['', 'input', '[17:0]', 'stage1_result_21', '', '']
['', 'input', '[17:0]', 'weight_21', '', '']
['', 'input', '[17:0]', 'Ct_1_21', '', '']
['', 'input', '[17:0]', 'bias_21', '', '']
['', 'output', '[17:0]', 'gate_output_21', '', '']
['', 'input', '[17:0]', 'stage1_result_22', '', '']
['', 'input', '[17:0]', 'weight_22', '', '']
['', 'input', '[17:0]', 'Ct_1_22', '', '']
['', 'input', '[17:0]', 'bias_22', '', '']
['', 'output', '[17:0]', 'gate_output_22', '', '']
['', 'input', '[17:0]', 'stage1_result_23', '', '']
['', 'input', '[17:0]', 'weight_23', '', '']
['', 'input', '[17:0]', 'Ct_1_23', '', '']
['', 'input', '[17:0]', 'bias_23', '', '']
['', 'output', '[17:0]', 'gate_output_23', '', '']
['', 'input', '[17:0]', 'stage1_result_24', '', '']
['', 'input', '[17:0]', 'weight_24', '', '']
['', 'input', '[17:0]', 'Ct_1_24', '', '']
['', 'input', '[17:0]', 'bias_24', '', '']
['', 'output', '[17:0]', 'gate_output_24', '', '']
['', 'input', '[17:0]', 'stage1_result_25', '', '']
['', 'input', '[17:0]', 'weight_25', '', '']
['', 'input', '[17:0]', 'Ct_1_25', '', '']
['', 'input', '[17:0]', 'bias_25', '', '']
['', 'output', '[17:0]', 'gate_output_25', '', '']
['', 'input', '[17:0]', 'stage1_result_26', '', '']
['', 'input', '[17:0]', 'weight_26', '', '']
['', 'input', '[17:0]', 'Ct_1_26', '', '']
['', 'input', '[17:0]', 'bias_26', '', '']
['', 'output', '[17:0]', 'gate_output_26', '', '']
['', 'input', '[17:0]', 'stage1_result_27', '', '']
['', 'input', '[17:0]', 'weight_27', '', '']
['', 'input', '[17:0]', 'Ct_1_27', '', '']
['', 'input', '[17:0]', 'bias_27', '', '']
['', 'output', '[17:0]', 'gate_output_27', '', '']
['', 'input', '[17:0]', 'stage1_result_28', '', '']
['', 'input', '[17:0]', 'weight_28', '', '']
['', 'input', '[17:0]', 'Ct_1_28', '', '']
['', 'input', '[17:0]', 'bias_28', '', '']
['', 'output', '[17:0]', 'gate_output_28', '', '']
['', 'input', '[17:0]', 'stage1_result_29', '', '']
['', 'input', '[17:0]', 'weight_29', '', '']
['', 'input', '[17:0]', 'Ct_1_29', '', '']
['', 'input', '[17:0]', 'bias_29', '', '']
['', 'output', '[17:0]', 'gate_output_29', '', '']
['', 'input', '[17:0]', 'stage1_result_30', '', '']
['', 'input', '[17:0]', 'weight_30', '', '']
['', 'input', '[17:0]', 'Ct_1_30', '', '']
['', 'input', '[17:0]', 'bias_30', '', '']
['', 'output', '[17:0]', 'gate_output_30', '', '']
['', 'input', '[17:0]', 'stage1_result_31', '', '']
['', 'input', '[17:0]', 'weight_31', '', '']
['', 'input', '[17:0]', 'Ct_1_31', '', '']
['', 'input', '[17:0]', 'bias_31', '', '']
['', 'output', '[17:0]', 'gate_output_31', '', '']
['', 'output', 'o_valid', '', '']
['', 'output', 'o_ready', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'matrix_times_two_vectors_18_10_2_672_16_1', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'reset', '', '']
['', 'input', 'enable', '', '']
['', 'input', 'i_ready', '', '']
['', 'input', 'i_valid', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_0', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_1', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_2', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_3', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_4', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_5', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_6', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_7', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_8', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_9', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_10', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_11', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_12', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_13', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_14', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_15', '', '']
['', 'input', '[17:0]', 'i_Wxr_real_0_0', '', '']
['', 'input', '[17:0]', 'i_Wxr_imag_0_0', '', '']
['', 'input', '[17:0]', 'i_Wxr_real_0_1', '', '']
['', 'input', '[17:0]', 'i_Wxr_imag_0_1', '', '']
['', 'input', '[17:0]', 'i_Wxr_real_0_2', '', '']
['', 'input', '[17:0]', 'i_Wxr_imag_0_2', '', '']
['', 'input', '[17:0]', 'i_Wxr_real_0_3', '', '']
['', 'input', '[17:0]', 'i_Wxr_imag_0_3', '', '']
['', 'input', '[17:0]', 'i_Wxr_real_0_4', '', '']
['', 'input', '[17:0]', 'i_Wxr_imag_0_4', '', '']
['', 'input', '[17:0]', 'i_Wxr_real_0_5', '', '']
['', 'input', '[17:0]', 'i_Wxr_imag_0_5', '', '']
['', 'input', '[17:0]', 'i_Wxr_real_0_6', '', '']
['', 'input', '[17:0]', 'i_Wxr_imag_0_6', '', '']
['', 'input', '[17:0]', 'i_Wxr_real_0_7', '', '']
['', 'input', '[17:0]', 'i_Wxr_imag_0_7', '', '']
['', 'input', '[17:0]', 'i_Wxr_real_0_8', '', '']
['', 'input', '[17:0]', 'i_Wxr_imag_0_8', '', '']
['', 'input', '[17:0]', 'i_Wxr_real_1_0', '', '']
['', 'input', '[17:0]', 'i_Wxr_imag_1_0', '', '']
['', 'input', '[17:0]', 'i_Wxr_real_1_1', '', '']
['', 'input', '[17:0]', 'i_Wxr_imag_1_1', '', '']
['', 'input', '[17:0]', 'i_Wxr_real_1_2', '', '']
['', 'input', '[17:0]', 'i_Wxr_imag_1_2', '', '']
['', 'input', '[17:0]', 'i_Wxr_real_1_3', '', '']
['', 'input', '[17:0]', 'i_Wxr_imag_1_3', '', '']
['', 'input', '[17:0]', 'i_Wxr_real_1_4', '', '']
['', 'input', '[17:0]', 'i_Wxr_imag_1_4', '', '']
['', 'input', '[17:0]', 'i_Wxr_real_1_5', '', '']
['', 'input', '[17:0]', 'i_Wxr_imag_1_5', '', '']
['', 'input', '[17:0]', 'i_Wxr_real_1_6', '', '']
['', 'input', '[17:0]', 'i_Wxr_imag_1_6', '', '']
['', 'input', '[17:0]', 'i_Wxr_real_1_7', '', '']
['', 'input', '[17:0]', 'i_Wxr_imag_1_7', '', '']
['', 'input', '[17:0]', 'i_Wxr_real_1_8', '', '']
['', 'input', '[17:0]', 'i_Wxr_imag_1_8', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_0_0', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_0_1', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_0_2', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_0_3', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_0_4', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_0_5', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_0_6', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_0_7', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_0_8', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_0_9', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_0_10', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_0_11', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_0_12', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_0_13', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_0_14', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_0_15', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_1_0', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_1_1', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_1_2', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_1_3', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_1_4', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_1_5', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_1_6', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_1_7', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_1_8', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_1_9', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_1_10', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_1_11', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_1_12', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_1_13', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_1_14', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_1_15', '', '']
['', 'output', 'o_valid', '', '']
['', 'output', 'o_ready', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/matrix_times_two_vectors_18_10_2_672_16_1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'reset', '', '']
['', 'input', 'i_ready', '', '']
['', 'input', 'i_valid', '', '']
['', 'input', '[17:0]', 'i_X_0', '', '']
['', 'input', '[17:0]', 'i_X_1', '', '']
['', 'input', '[17:0]', 'i_X_2', '', '']
['', 'input', '[17:0]', 'i_X_3', '', '']
['', 'input', '[17:0]', 'i_X_4', '', '']
['', 'input', '[17:0]', 'i_X_5', '', '']
['', 'input', '[17:0]', 'i_X_6', '', '']
['', 'input', '[17:0]', 'i_X_7', '', '']
['', 'input', '[17:0]', 'i_X_8', '', '']
['', 'input', '[17:0]', 'i_X_9', '', '']
['', 'input', '[17:0]', 'i_X_10', '', '']
['', 'input', '[17:0]', 'i_X_11', '', '']
['', 'input', '[17:0]', 'i_X_12', '', '']
['', 'input', '[17:0]', 'i_X_13', '', '']
['', 'input', '[17:0]', 'i_X_14', '', '']
['', 'input', '[17:0]', 'i_X_15', '', '']
['', 'input', '[17:0]', 'i_W_real_0_0', '', '']
['', 'input', '[17:0]', 'i_W_imag_0_0', '', '']
['', 'input', '[17:0]', 'i_W_real_0_1', '', '']
['', 'input', '[17:0]', 'i_W_imag_0_1', '', '']
['', 'input', '[17:0]', 'i_W_real_0_2', '', '']
['', 'input', '[17:0]', 'i_W_imag_0_2', '', '']
['', 'input', '[17:0]', 'i_W_real_0_3', '', '']
['', 'input', '[17:0]', 'i_W_imag_0_3', '', '']
['', 'input', '[17:0]', 'i_W_real_0_4', '', '']
['', 'input', '[17:0]', 'i_W_imag_0_4', '', '']
['', 'input', '[17:0]', 'i_W_real_0_5', '', '']
['', 'input', '[17:0]', 'i_W_imag_0_5', '', '']
['', 'input', '[17:0]', 'i_W_real_0_6', '', '']
['', 'input', '[17:0]', 'i_W_imag_0_6', '', '']
['', 'input', '[17:0]', 'i_W_real_0_7', '', '']
['', 'input', '[17:0]', 'i_W_imag_0_7', '', '']
['', 'input', '[17:0]', 'i_W_real_0_8', '', '']
['', 'input', '[17:0]', 'i_W_imag_0_8', '', '']
['', 'input', '[17:0]', 'i_W_real_1_0', '', '']
['', 'input', '[17:0]', 'i_W_imag_1_0', '', '']
['', 'input', '[17:0]', 'i_W_real_1_1', '', '']
['', 'input', '[17:0]', 'i_W_imag_1_1', '', '']
['', 'input', '[17:0]', 'i_W_real_1_2', '', '']
['', 'input', '[17:0]', 'i_W_imag_1_2', '', '']
['', 'input', '[17:0]', 'i_W_real_1_3', '', '']
['', 'input', '[17:0]', 'i_W_imag_1_3', '', '']
['', 'input', '[17:0]', 'i_W_real_1_4', '', '']
['', 'input', '[17:0]', 'i_W_imag_1_4', '', '']
['', 'input', '[17:0]', 'i_W_real_1_5', '', '']
['', 'input', '[17:0]', 'i_W_imag_1_5', '', '']
['', 'input', '[17:0]', 'i_W_real_1_6', '', '']
['', 'input', '[17:0]', 'i_W_imag_1_6', '', '']
['', 'input', '[17:0]', 'i_W_real_1_7', '', '']
['', 'input', '[17:0]', 'i_W_imag_1_7', '', '']
['', 'input', '[17:0]', 'i_W_real_1_8', '', '']
['', 'input', '[17:0]', 'i_W_imag_1_8', '', '']
['', 'output', '[17:0]', 'o_Y_0_0', '', '']
['', 'output', '[17:0]', 'o_Y_0_1', '', '']
['', 'output', '[17:0]', 'o_Y_0_2', '', '']
['', 'output', '[17:0]', 'o_Y_0_3', '', '']
['', 'output', '[17:0]', 'o_Y_0_4', '', '']
['', 'output', '[17:0]', 'o_Y_0_5', '', '']
['', 'output', '[17:0]', 'o_Y_0_6', '', '']
['', 'output', '[17:0]', 'o_Y_0_7', '', '']
['', 'output', '[17:0]', 'o_Y_0_8', '', '']
['', 'output', '[17:0]', 'o_Y_0_9', '', '']
['', 'output', '[17:0]', 'o_Y_0_10', '', '']
['', 'output', '[17:0]', 'o_Y_0_11', '', '']
['', 'output', '[17:0]', 'o_Y_0_12', '', '']
['', 'output', '[17:0]', 'o_Y_0_13', '', '']
['', 'output', '[17:0]', 'o_Y_0_14', '', '']
['', 'output', '[17:0]', 'o_Y_0_15', '', '']
['', 'output', '[17:0]', 'o_Y_1_0', '', '']
['', 'output', '[17:0]', 'o_Y_1_1', '', '']
['', 'output', '[17:0]', 'o_Y_1_2', '', '']
['', 'output', '[17:0]', 'o_Y_1_3', '', '']
['', 'output', '[17:0]', 'o_Y_1_4', '', '']
['', 'output', '[17:0]', 'o_Y_1_5', '', '']
['', 'output', '[17:0]', 'o_Y_1_6', '', '']
['', 'output', '[17:0]', 'o_Y_1_7', '', '']
['', 'output', '[17:0]', 'o_Y_1_8', '', '']
['', 'output', '[17:0]', 'o_Y_1_9', '', '']
['', 'output', '[17:0]', 'o_Y_1_10', '', '']
['', 'output', '[17:0]', 'o_Y_1_11', '', '']
['', 'output', '[17:0]', 'o_Y_1_12', '', '']
['', 'output', '[17:0]', 'o_Y_1_13', '', '']
['', 'output', '[17:0]', 'o_Y_1_14', '', '']
['', 'output', '[17:0]', 'o_Y_1_15', '', '']
['', 'output', 'o_valid', '', '']
['', 'output', 'o_ready', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'output_activation_18_10_32_1', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'reset', '', '']
['', 'input', 'i_ready', '', '']
['', 'input', 'i_valid', '', '']
['', 'input', '[17:0]', 'stage1_result_0', '', '']
['', 'input', '[17:0]', 'bias_0', '', '']
['', 'output', '[17:0]', 'output_value_0', '', '']
['', 'input', '[17:0]', 'stage1_result_1', '', '']
['', 'input', '[17:0]', 'bias_1', '', '']
['', 'output', '[17:0]', 'output_value_1', '', '']
['', 'input', '[17:0]', 'stage1_result_2', '', '']
['', 'input', '[17:0]', 'bias_2', '', '']
['', 'output', '[17:0]', 'output_value_2', '', '']
['', 'input', '[17:0]', 'stage1_result_3', '', '']
['', 'input', '[17:0]', 'bias_3', '', '']
['', 'output', '[17:0]', 'output_value_3', '', '']
['', 'input', '[17:0]', 'stage1_result_4', '', '']
['', 'input', '[17:0]', 'bias_4', '', '']
['', 'output', '[17:0]', 'output_value_4', '', '']
['', 'input', '[17:0]', 'stage1_result_5', '', '']
['', 'input', '[17:0]', 'bias_5', '', '']
['', 'output', '[17:0]', 'output_value_5', '', '']
['', 'input', '[17:0]', 'stage1_result_6', '', '']
['', 'input', '[17:0]', 'bias_6', '', '']
['', 'output', '[17:0]', 'output_value_6', '', '']
['', 'input', '[17:0]', 'stage1_result_7', '', '']
['', 'input', '[17:0]', 'bias_7', '', '']
['', 'output', '[17:0]', 'output_value_7', '', '']
['', 'input', '[17:0]', 'stage1_result_8', '', '']
['', 'input', '[17:0]', 'bias_8', '', '']
['', 'output', '[17:0]', 'output_value_8', '', '']
['', 'input', '[17:0]', 'stage1_result_9', '', '']
['', 'input', '[17:0]', 'bias_9', '', '']
['', 'output', '[17:0]', 'output_value_9', '', '']
['', 'input', '[17:0]', 'stage1_result_10', '', '']
['', 'input', '[17:0]', 'bias_10', '', '']
['', 'output', '[17:0]', 'output_value_10', '', '']
['', 'input', '[17:0]', 'stage1_result_11', '', '']
['', 'input', '[17:0]', 'bias_11', '', '']
['', 'output', '[17:0]', 'output_value_11', '', '']
['', 'input', '[17:0]', 'stage1_result_12', '', '']
['', 'input', '[17:0]', 'bias_12', '', '']
['', 'output', '[17:0]', 'output_value_12', '', '']
['', 'input', '[17:0]', 'stage1_result_13', '', '']
['', 'input', '[17:0]', 'bias_13', '', '']
['', 'output', '[17:0]', 'output_value_13', '', '']
['', 'input', '[17:0]', 'stage1_result_14', '', '']
['', 'input', '[17:0]', 'bias_14', '', '']
['', 'output', '[17:0]', 'output_value_14', '', '']
['', 'input', '[17:0]', 'stage1_result_15', '', '']
['', 'input', '[17:0]', 'bias_15', '', '']
['', 'output', '[17:0]', 'output_value_15', '', '']
['', 'input', '[17:0]', 'stage1_result_16', '', '']
['', 'input', '[17:0]', 'bias_16', '', '']
['', 'output', '[17:0]', 'output_value_16', '', '']
['', 'input', '[17:0]', 'stage1_result_17', '', '']
['', 'input', '[17:0]', 'bias_17', '', '']
['', 'output', '[17:0]', 'output_value_17', '', '']
['', 'input', '[17:0]', 'stage1_result_18', '', '']
['', 'input', '[17:0]', 'bias_18', '', '']
['', 'output', '[17:0]', 'output_value_18', '', '']
['', 'input', '[17:0]', 'stage1_result_19', '', '']
['', 'input', '[17:0]', 'bias_19', '', '']
['', 'output', '[17:0]', 'output_value_19', '', '']
['', 'input', '[17:0]', 'stage1_result_20', '', '']
['', 'input', '[17:0]', 'bias_20', '', '']
['', 'output', '[17:0]', 'output_value_20', '', '']
['', 'input', '[17:0]', 'stage1_result_21', '', '']
['', 'input', '[17:0]', 'bias_21', '', '']
['', 'output', '[17:0]', 'output_value_21', '', '']
['', 'input', '[17:0]', 'stage1_result_22', '', '']
['', 'input', '[17:0]', 'bias_22', '', '']
['', 'output', '[17:0]', 'output_value_22', '', '']
['', 'input', '[17:0]', 'stage1_result_23', '', '']
['', 'input', '[17:0]', 'bias_23', '', '']
['', 'output', '[17:0]', 'output_value_23', '', '']
['', 'input', '[17:0]', 'stage1_result_24', '', '']
['', 'input', '[17:0]', 'bias_24', '', '']
['', 'output', '[17:0]', 'output_value_24', '', '']
['', 'input', '[17:0]', 'stage1_result_25', '', '']
['', 'input', '[17:0]', 'bias_25', '', '']
['', 'output', '[17:0]', 'output_value_25', '', '']
['', 'input', '[17:0]', 'stage1_result_26', '', '']
['', 'input', '[17:0]', 'bias_26', '', '']
['', 'output', '[17:0]', 'output_value_26', '', '']
['', 'input', '[17:0]', 'stage1_result_27', '', '']
['', 'input', '[17:0]', 'bias_27', '', '']
['', 'output', '[17:0]', 'output_value_27', '', '']
['', 'input', '[17:0]', 'stage1_result_28', '', '']
['', 'input', '[17:0]', 'bias_28', '', '']
['', 'output', '[17:0]', 'output_value_28', '', '']
['', 'input', '[17:0]', 'stage1_result_29', '', '']
['', 'input', '[17:0]', 'bias_29', '', '']
['', 'output', '[17:0]', 'output_value_29', '', '']
['', 'input', '[17:0]', 'stage1_result_30', '', '']
['', 'input', '[17:0]', 'bias_30', '', '']
['', 'output', '[17:0]', 'output_value_30', '', '']
['', 'input', '[17:0]', 'stage1_result_31', '', '']
['', 'input', '[17:0]', 'bias_31', '', '']
['', 'output', '[17:0]', 'output_value_31', '', '']
['', 'output', 'o_valid', '', '']
['', 'output', 'o_ready', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/output_activation_18_10_32_1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'pipelined_input_18_2_16', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'reset', '', '']
['', 'input', 'enable', '', '']
['', 'input', 'load_input', '', '']
['', 'input', '[17:0]', 'i_data_0_0', '', '']
['', 'input', '[17:0]', 'i_data_0_1', '', '']
['', 'input', '[17:0]', 'i_data_0_2', '', '']
['', 'input', '[17:0]', 'i_data_0_3', '', '']
['', 'input', '[17:0]', 'i_data_0_4', '', '']
['', 'input', '[17:0]', 'i_data_0_5', '', '']
['', 'input', '[17:0]', 'i_data_0_6', '', '']
['', 'input', '[17:0]', 'i_data_0_7', '', '']
['', 'input', '[17:0]', 'i_data_0_8', '', '']
['', 'input', '[17:0]', 'i_data_0_9', '', '']
['', 'input', '[17:0]', 'i_data_0_10', '', '']
['', 'input', '[17:0]', 'i_data_0_11', '', '']
['', 'input', '[17:0]', 'i_data_0_12', '', '']
['', 'input', '[17:0]', 'i_data_0_13', '', '']
['', 'input', '[17:0]', 'i_data_0_14', '', '']
['', 'input', '[17:0]', 'i_data_0_15', '', '']
['', 'input', '[17:0]', 'i_data_1_0', '', '']
['', 'input', '[17:0]', 'i_data_1_1', '', '']
['', 'input', '[17:0]', 'i_data_1_2', '', '']
['', 'input', '[17:0]', 'i_data_1_3', '', '']
['', 'input', '[17:0]', 'i_data_1_4', '', '']
['', 'input', '[17:0]', 'i_data_1_5', '', '']
['', 'input', '[17:0]', 'i_data_1_6', '', '']
['', 'input', '[17:0]', 'i_data_1_7', '', '']
['', 'input', '[17:0]', 'i_data_1_8', '', '']
['', 'input', '[17:0]', 'i_data_1_9', '', '']
['', 'input', '[17:0]', 'i_data_1_10', '', '']
['', 'input', '[17:0]', 'i_data_1_11', '', '']
['', 'input', '[17:0]', 'i_data_1_12', '', '']
['', 'input', '[17:0]', 'i_data_1_13', '', '']
['', 'input', '[17:0]', 'i_data_1_14', '', '']
['', 'input', '[17:0]', 'i_data_1_15', '', '']
['', 'output', '[17:0]', 'o_data_0', '', '']
['', 'output', '[17:0]', 'o_data_1', '', '']
['', 'output', '[17:0]', 'o_data_2', '', '']
['', 'output', '[17:0]', 'o_data_3', '', '']
['', 'output', '[17:0]', 'o_data_4', '', '']
['', 'output', '[17:0]', 'o_data_5', '', '']
['', 'output', '[17:0]', 'o_data_6', '', '']
['', 'output', '[17:0]', 'o_data_7', '', '']
['', 'output', '[17:0]', 'o_data_8', '', '']
['', 'output', '[17:0]', 'o_data_9', '', '']
['', 'output', '[17:0]', 'o_data_10', '', '']
['', 'output', '[17:0]', 'o_data_11', '', '']
['', 'output', '[17:0]', 'o_data_12', '', '']
['', 'output', '[17:0]', 'o_data_13', '', '']
['', 'output', '[17:0]', 'o_data_14', '', '']
['', 'output', '[17:0]', 'o_data_15', '', '']
['', 'output', 'o_valid', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/pipelined_input_18_2_16
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'shift_register_group_18_32_10', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'enable', '', '']
['', 'input', '[17:0]', 'in_0', '', '']
['', 'output', '[17:0]', 'out_0', '', '']
['', 'input', '[17:0]', 'in_1', '', '']
['', 'output', '[17:0]', 'out_1', '', '']
['', 'input', '[17:0]', 'in_2', '', '']
['', 'output', '[17:0]', 'out_2', '', '']
['', 'input', '[17:0]', 'in_3', '', '']
['', 'output', '[17:0]', 'out_3', '', '']
['', 'input', '[17:0]', 'in_4', '', '']
['', 'output', '[17:0]', 'out_4', '', '']
['', 'input', '[17:0]', 'in_5', '', '']
['', 'output', '[17:0]', 'out_5', '', '']
['', 'input', '[17:0]', 'in_6', '', '']
['', 'output', '[17:0]', 'out_6', '', '']
['', 'input', '[17:0]', 'in_7', '', '']
['', 'output', '[17:0]', 'out_7', '', '']
['', 'input', '[17:0]', 'in_8', '', '']
['', 'output', '[17:0]', 'out_8', '', '']
['', 'input', '[17:0]', 'in_9', '', '']
['', 'output', '[17:0]', 'out_9', '', '']
['', 'input', '[17:0]', 'in_10', '', '']
['', 'output', '[17:0]', 'out_10', '', '']
['', 'input', '[17:0]', 'in_11', '', '']
['', 'output', '[17:0]', 'out_11', '', '']
['', 'input', '[17:0]', 'in_12', '', '']
['', 'output', '[17:0]', 'out_12', '', '']
['', 'input', '[17:0]', 'in_13', '', '']
['', 'output', '[17:0]', 'out_13', '', '']
['', 'input', '[17:0]', 'in_14', '', '']
['', 'output', '[17:0]', 'out_14', '', '']
['', 'input', '[17:0]', 'in_15', '', '']
['', 'output', '[17:0]', 'out_15', '', '']
['', 'input', '[17:0]', 'in_16', '', '']
['', 'output', '[17:0]', 'out_16', '', '']
['', 'input', '[17:0]', 'in_17', '', '']
['', 'output', '[17:0]', 'out_17', '', '']
['', 'input', '[17:0]', 'in_18', '', '']
['', 'output', '[17:0]', 'out_18', '', '']
['', 'input', '[17:0]', 'in_19', '', '']
['', 'output', '[17:0]', 'out_19', '', '']
['', 'input', '[17:0]', 'in_20', '', '']
['', 'output', '[17:0]', 'out_20', '', '']
['', 'input', '[17:0]', 'in_21', '', '']
['', 'output', '[17:0]', 'out_21', '', '']
['', 'input', '[17:0]', 'in_22', '', '']
['', 'output', '[17:0]', 'out_22', '', '']
['', 'input', '[17:0]', 'in_23', '', '']
['', 'output', '[17:0]', 'out_23', '', '']
['', 'input', '[17:0]', 'in_24', '', '']
['', 'output', '[17:0]', 'out_24', '', '']
['', 'input', '[17:0]', 'in_25', '', '']
['', 'output', '[17:0]', 'out_25', '', '']
['', 'input', '[17:0]', 'in_26', '', '']
['', 'output', '[17:0]', 'out_26', '', '']
['', 'input', '[17:0]', 'in_27', '', '']
['', 'output', '[17:0]', 'out_27', '', '']
['', 'input', '[17:0]', 'in_28', '', '']
['', 'output', '[17:0]', 'out_28', '', '']
['', 'input', '[17:0]', 'in_29', '', '']
['', 'output', '[17:0]', 'out_29', '', '']
['', 'input', '[17:0]', 'in_30', '', '']
['', 'output', '[17:0]', 'out_30', '', '']
['', 'input', '[17:0]', 'in_31', '', '']
['', 'output', '[17:0]', 'out_31', '', '']
['', 'input', 'reset', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/shift_register_group_18_32_10
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'shift_register_group_18_32_14', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'enable', '', '']
['', 'input', '[17:0]', 'in_0', '', '']
['', 'output', '[17:0]', 'out_0', '', '']
['', 'input', '[17:0]', 'in_1', '', '']
['', 'output', '[17:0]', 'out_1', '', '']
['', 'input', '[17:0]', 'in_2', '', '']
['', 'output', '[17:0]', 'out_2', '', '']
['', 'input', '[17:0]', 'in_3', '', '']
['', 'output', '[17:0]', 'out_3', '', '']
['', 'input', '[17:0]', 'in_4', '', '']
['', 'output', '[17:0]', 'out_4', '', '']
['', 'input', '[17:0]', 'in_5', '', '']
['', 'output', '[17:0]', 'out_5', '', '']
['', 'input', '[17:0]', 'in_6', '', '']
['', 'output', '[17:0]', 'out_6', '', '']
['', 'input', '[17:0]', 'in_7', '', '']
['', 'output', '[17:0]', 'out_7', '', '']
['', 'input', '[17:0]', 'in_8', '', '']
['', 'output', '[17:0]', 'out_8', '', '']
['', 'input', '[17:0]', 'in_9', '', '']
['', 'output', '[17:0]', 'out_9', '', '']
['', 'input', '[17:0]', 'in_10', '', '']
['', 'output', '[17:0]', 'out_10', '', '']
['', 'input', '[17:0]', 'in_11', '', '']
['', 'output', '[17:0]', 'out_11', '', '']
['', 'input', '[17:0]', 'in_12', '', '']
['', 'output', '[17:0]', 'out_12', '', '']
['', 'input', '[17:0]', 'in_13', '', '']
['', 'output', '[17:0]', 'out_13', '', '']
['', 'input', '[17:0]', 'in_14', '', '']
['', 'output', '[17:0]', 'out_14', '', '']
['', 'input', '[17:0]', 'in_15', '', '']
['', 'output', '[17:0]', 'out_15', '', '']
['', 'input', '[17:0]', 'in_16', '', '']
['', 'output', '[17:0]', 'out_16', '', '']
['', 'input', '[17:0]', 'in_17', '', '']
['', 'output', '[17:0]', 'out_17', '', '']
['', 'input', '[17:0]', 'in_18', '', '']
['', 'output', '[17:0]', 'out_18', '', '']
['', 'input', '[17:0]', 'in_19', '', '']
['', 'output', '[17:0]', 'out_19', '', '']
['', 'input', '[17:0]', 'in_20', '', '']
['', 'output', '[17:0]', 'out_20', '', '']
['', 'input', '[17:0]', 'in_21', '', '']
['', 'output', '[17:0]', 'out_21', '', '']
['', 'input', '[17:0]', 'in_22', '', '']
['', 'output', '[17:0]', 'out_22', '', '']
['', 'input', '[17:0]', 'in_23', '', '']
['', 'output', '[17:0]', 'out_23', '', '']
['', 'input', '[17:0]', 'in_24', '', '']
['', 'output', '[17:0]', 'out_24', '', '']
['', 'input', '[17:0]', 'in_25', '', '']
['', 'output', '[17:0]', 'out_25', '', '']
['', 'input', '[17:0]', 'in_26', '', '']
['', 'output', '[17:0]', 'out_26', '', '']
['', 'input', '[17:0]', 'in_27', '', '']
['', 'output', '[17:0]', 'out_27', '', '']
['', 'input', '[17:0]', 'in_28', '', '']
['', 'output', '[17:0]', 'out_28', '', '']
['', 'input', '[17:0]', 'in_29', '', '']
['', 'output', '[17:0]', 'out_29', '', '']
['', 'input', '[17:0]', 'in_30', '', '']
['', 'output', '[17:0]', 'out_30', '', '']
['', 'input', '[17:0]', 'in_31', '', '']
['', 'output', '[17:0]', 'out_31', '', '']
['', 'input', 'reset', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/shift_register_group_18_32_14
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'shift_register_group_18_32_3', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'enable', '', '']
['', 'input', '[17:0]', 'in_0', '', '']
['', 'output', '[17:0]', 'out_0', '', '']
['', 'input', '[17:0]', 'in_1', '', '']
['', 'output', '[17:0]', 'out_1', '', '']
['', 'input', '[17:0]', 'in_2', '', '']
['', 'output', '[17:0]', 'out_2', '', '']
['', 'input', '[17:0]', 'in_3', '', '']
['', 'output', '[17:0]', 'out_3', '', '']
['', 'input', '[17:0]', 'in_4', '', '']
['', 'output', '[17:0]', 'out_4', '', '']
['', 'input', '[17:0]', 'in_5', '', '']
['', 'output', '[17:0]', 'out_5', '', '']
['', 'input', '[17:0]', 'in_6', '', '']
['', 'output', '[17:0]', 'out_6', '', '']
['', 'input', '[17:0]', 'in_7', '', '']
['', 'output', '[17:0]', 'out_7', '', '']
['', 'input', '[17:0]', 'in_8', '', '']
['', 'output', '[17:0]', 'out_8', '', '']
['', 'input', '[17:0]', 'in_9', '', '']
['', 'output', '[17:0]', 'out_9', '', '']
['', 'input', '[17:0]', 'in_10', '', '']
['', 'output', '[17:0]', 'out_10', '', '']
['', 'input', '[17:0]', 'in_11', '', '']
['', 'output', '[17:0]', 'out_11', '', '']
['', 'input', '[17:0]', 'in_12', '', '']
['', 'output', '[17:0]', 'out_12', '', '']
['', 'input', '[17:0]', 'in_13', '', '']
['', 'output', '[17:0]', 'out_13', '', '']
['', 'input', '[17:0]', 'in_14', '', '']
['', 'output', '[17:0]', 'out_14', '', '']
['', 'input', '[17:0]', 'in_15', '', '']
['', 'output', '[17:0]', 'out_15', '', '']
['', 'input', '[17:0]', 'in_16', '', '']
['', 'output', '[17:0]', 'out_16', '', '']
['', 'input', '[17:0]', 'in_17', '', '']
['', 'output', '[17:0]', 'out_17', '', '']
['', 'input', '[17:0]', 'in_18', '', '']
['', 'output', '[17:0]', 'out_18', '', '']
['', 'input', '[17:0]', 'in_19', '', '']
['', 'output', '[17:0]', 'out_19', '', '']
['', 'input', '[17:0]', 'in_20', '', '']
['', 'output', '[17:0]', 'out_20', '', '']
['', 'input', '[17:0]', 'in_21', '', '']
['', 'output', '[17:0]', 'out_21', '', '']
['', 'input', '[17:0]', 'in_22', '', '']
['', 'output', '[17:0]', 'out_22', '', '']
['', 'input', '[17:0]', 'in_23', '', '']
['', 'output', '[17:0]', 'out_23', '', '']
['', 'input', '[17:0]', 'in_24', '', '']
['', 'output', '[17:0]', 'out_24', '', '']
['', 'input', '[17:0]', 'in_25', '', '']
['', 'output', '[17:0]', 'out_25', '', '']
['', 'input', '[17:0]', 'in_26', '', '']
['', 'output', '[17:0]', 'out_26', '', '']
['', 'input', '[17:0]', 'in_27', '', '']
['', 'output', '[17:0]', 'out_27', '', '']
['', 'input', '[17:0]', 'in_28', '', '']
['', 'output', '[17:0]', 'out_28', '', '']
['', 'input', '[17:0]', 'in_29', '', '']
['', 'output', '[17:0]', 'out_29', '', '']
['', 'input', '[17:0]', 'in_30', '', '']
['', 'output', '[17:0]', 'out_30', '', '']
['', 'input', '[17:0]', 'in_31', '', '']
['', 'output', '[17:0]', 'out_31', '', '']
['', 'input', 'reset', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/shift_register_group_18_32_3
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'shift_register_group_18_32_6', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'enable', '', '']
['', 'input', '[17:0]', 'in_0', '', '']
['', 'output', '[17:0]', 'out_0', '', '']
['', 'input', '[17:0]', 'in_1', '', '']
['', 'output', '[17:0]', 'out_1', '', '']
['', 'input', '[17:0]', 'in_2', '', '']
['', 'output', '[17:0]', 'out_2', '', '']
['', 'input', '[17:0]', 'in_3', '', '']
['', 'output', '[17:0]', 'out_3', '', '']
['', 'input', '[17:0]', 'in_4', '', '']
['', 'output', '[17:0]', 'out_4', '', '']
['', 'input', '[17:0]', 'in_5', '', '']
['', 'output', '[17:0]', 'out_5', '', '']
['', 'input', '[17:0]', 'in_6', '', '']
['', 'output', '[17:0]', 'out_6', '', '']
['', 'input', '[17:0]', 'in_7', '', '']
['', 'output', '[17:0]', 'out_7', '', '']
['', 'input', '[17:0]', 'in_8', '', '']
['', 'output', '[17:0]', 'out_8', '', '']
['', 'input', '[17:0]', 'in_9', '', '']
['', 'output', '[17:0]', 'out_9', '', '']
['', 'input', '[17:0]', 'in_10', '', '']
['', 'output', '[17:0]', 'out_10', '', '']
['', 'input', '[17:0]', 'in_11', '', '']
['', 'output', '[17:0]', 'out_11', '', '']
['', 'input', '[17:0]', 'in_12', '', '']
['', 'output', '[17:0]', 'out_12', '', '']
['', 'input', '[17:0]', 'in_13', '', '']
['', 'output', '[17:0]', 'out_13', '', '']
['', 'input', '[17:0]', 'in_14', '', '']
['', 'output', '[17:0]', 'out_14', '', '']
['', 'input', '[17:0]', 'in_15', '', '']
['', 'output', '[17:0]', 'out_15', '', '']
['', 'input', '[17:0]', 'in_16', '', '']
['', 'output', '[17:0]', 'out_16', '', '']
['', 'input', '[17:0]', 'in_17', '', '']
['', 'output', '[17:0]', 'out_17', '', '']
['', 'input', '[17:0]', 'in_18', '', '']
['', 'output', '[17:0]', 'out_18', '', '']
['', 'input', '[17:0]', 'in_19', '', '']
['', 'output', '[17:0]', 'out_19', '', '']
['', 'input', '[17:0]', 'in_20', '', '']
['', 'output', '[17:0]', 'out_20', '', '']
['', 'input', '[17:0]', 'in_21', '', '']
['', 'output', '[17:0]', 'out_21', '', '']
['', 'input', '[17:0]', 'in_22', '', '']
['', 'output', '[17:0]', 'out_22', '', '']
['', 'input', '[17:0]', 'in_23', '', '']
['', 'output', '[17:0]', 'out_23', '', '']
['', 'input', '[17:0]', 'in_24', '', '']
['', 'output', '[17:0]', 'out_24', '', '']
['', 'input', '[17:0]', 'in_25', '', '']
['', 'output', '[17:0]', 'out_25', '', '']
['', 'input', '[17:0]', 'in_26', '', '']
['', 'output', '[17:0]', 'out_26', '', '']
['', 'input', '[17:0]', 'in_27', '', '']
['', 'output', '[17:0]', 'out_27', '', '']
['', 'input', '[17:0]', 'in_28', '', '']
['', 'output', '[17:0]', 'out_28', '', '']
['', 'input', '[17:0]', 'in_29', '', '']
['', 'output', '[17:0]', 'out_29', '', '']
['', 'input', '[17:0]', 'in_30', '', '']
['', 'output', '[17:0]', 'out_30', '', '']
['', 'input', '[17:0]', 'in_31', '', '']
['', 'output', '[17:0]', 'out_31', '', '']
['', 'input', 'reset', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/shift_register_group_18_32_6
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'stage1_parameter_buffer_18_2_16_42_2688', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'reset', '', '']
['', 'output', '[17:0]', 'Wixr_real_0_0', '', '']
['', 'output', '[17:0]', 'Wixr_imag_0_0', '', '']
['', 'output', '[17:0]', 'Wfxr_real_0_0', '', '']
['', 'output', '[17:0]', 'Wfxr_imag_0_0', '', '']
['', 'output', '[17:0]', 'Woxr_real_0_0', '', '']
['', 'output', '[17:0]', 'Woxr_imag_0_0', '', '']
['', 'output', '[17:0]', 'Wcxr_real_0_0', '', '']
['', 'output', '[17:0]', 'Wcxr_imag_0_0', '', '']
['', 'output', '[17:0]', 'Wixr_real_0_1', '', '']
['', 'output', '[17:0]', 'Wixr_imag_0_1', '', '']
['', 'output', '[17:0]', 'Wfxr_real_0_1', '', '']
['', 'output', '[17:0]', 'Wfxr_imag_0_1', '', '']
['', 'output', '[17:0]', 'Woxr_real_0_1', '', '']
['', 'output', '[17:0]', 'Woxr_imag_0_1', '', '']
['', 'output', '[17:0]', 'Wcxr_real_0_1', '', '']
['', 'output', '[17:0]', 'Wcxr_imag_0_1', '', '']
['', 'output', '[17:0]', 'Wixr_real_0_2', '', '']
['', 'output', '[17:0]', 'Wixr_imag_0_2', '', '']
['', 'output', '[17:0]', 'Wfxr_real_0_2', '', '']
['', 'output', '[17:0]', 'Wfxr_imag_0_2', '', '']
['', 'output', '[17:0]', 'Woxr_real_0_2', '', '']
['', 'output', '[17:0]', 'Woxr_imag_0_2', '', '']
['', 'output', '[17:0]', 'Wcxr_real_0_2', '', '']
['', 'output', '[17:0]', 'Wcxr_imag_0_2', '', '']
['', 'output', '[17:0]', 'Wixr_real_0_3', '', '']
['', 'output', '[17:0]', 'Wixr_imag_0_3', '', '']
['', 'output', '[17:0]', 'Wfxr_real_0_3', '', '']
['', 'output', '[17:0]', 'Wfxr_imag_0_3', '', '']
['', 'output', '[17:0]', 'Woxr_real_0_3', '', '']
['', 'output', '[17:0]', 'Woxr_imag_0_3', '', '']
['', 'output', '[17:0]', 'Wcxr_real_0_3', '', '']
['', 'output', '[17:0]', 'Wcxr_imag_0_3', '', '']
['', 'output', '[17:0]', 'Wixr_real_0_4', '', '']
['', 'output', '[17:0]', 'Wixr_imag_0_4', '', '']
['', 'output', '[17:0]', 'Wfxr_real_0_4', '', '']
['', 'output', '[17:0]', 'Wfxr_imag_0_4', '', '']
['', 'output', '[17:0]', 'Woxr_real_0_4', '', '']
['', 'output', '[17:0]', 'Woxr_imag_0_4', '', '']
['', 'output', '[17:0]', 'Wcxr_real_0_4', '', '']
['', 'output', '[17:0]', 'Wcxr_imag_0_4', '', '']
['', 'output', '[17:0]', 'Wixr_real_0_5', '', '']
['', 'output', '[17:0]', 'Wixr_imag_0_5', '', '']
['', 'output', '[17:0]', 'Wfxr_real_0_5', '', '']
['', 'output', '[17:0]', 'Wfxr_imag_0_5', '', '']
['', 'output', '[17:0]', 'Woxr_real_0_5', '', '']
['', 'output', '[17:0]', 'Woxr_imag_0_5', '', '']
['', 'output', '[17:0]', 'Wcxr_real_0_5', '', '']
['', 'output', '[17:0]', 'Wcxr_imag_0_5', '', '']
['', 'output', '[17:0]', 'Wixr_real_0_6', '', '']
['', 'output', '[17:0]', 'Wixr_imag_0_6', '', '']
['', 'output', '[17:0]', 'Wfxr_real_0_6', '', '']
['', 'output', '[17:0]', 'Wfxr_imag_0_6', '', '']
['', 'output', '[17:0]', 'Woxr_real_0_6', '', '']
['', 'output', '[17:0]', 'Woxr_imag_0_6', '', '']
['', 'output', '[17:0]', 'Wcxr_real_0_6', '', '']
['', 'output', '[17:0]', 'Wcxr_imag_0_6', '', '']
['', 'output', '[17:0]', 'Wixr_real_0_7', '', '']
['', 'output', '[17:0]', 'Wixr_imag_0_7', '', '']
['', 'output', '[17:0]', 'Wfxr_real_0_7', '', '']
['', 'output', '[17:0]', 'Wfxr_imag_0_7', '', '']
['', 'output', '[17:0]', 'Woxr_real_0_7', '', '']
['', 'output', '[17:0]', 'Woxr_imag_0_7', '', '']
['', 'output', '[17:0]', 'Wcxr_real_0_7', '', '']
['', 'output', '[17:0]', 'Wcxr_imag_0_7', '', '']
['', 'output', '[17:0]', 'Wixr_real_0_8', '', '']
['', 'output', '[17:0]', 'Wixr_imag_0_8', '', '']
['', 'output', '[17:0]', 'Wfxr_real_0_8', '', '']
['', 'output', '[17:0]', 'Wfxr_imag_0_8', '', '']
['', 'output', '[17:0]', 'Woxr_real_0_8', '', '']
['', 'output', '[17:0]', 'Woxr_imag_0_8', '', '']
['', 'output', '[17:0]', 'Wcxr_real_0_8', '', '']
['', 'output', '[17:0]', 'Wcxr_imag_0_8', '', '']
['', 'output', '[17:0]', 'Wixr_real_1_0', '', '']
['', 'output', '[17:0]', 'Wixr_imag_1_0', '', '']
['', 'output', '[17:0]', 'Wfxr_real_1_0', '', '']
['', 'output', '[17:0]', 'Wfxr_imag_1_0', '', '']
['', 'output', '[17:0]', 'Woxr_real_1_0', '', '']
['', 'output', '[17:0]', 'Woxr_imag_1_0', '', '']
['', 'output', '[17:0]', 'Wcxr_real_1_0', '', '']
['', 'output', '[17:0]', 'Wcxr_imag_1_0', '', '']
['', 'output', '[17:0]', 'Wixr_real_1_1', '', '']
['', 'output', '[17:0]', 'Wixr_imag_1_1', '', '']
['', 'output', '[17:0]', 'Wfxr_real_1_1', '', '']
['', 'output', '[17:0]', 'Wfxr_imag_1_1', '', '']
['', 'output', '[17:0]', 'Woxr_real_1_1', '', '']
['', 'output', '[17:0]', 'Woxr_imag_1_1', '', '']
['', 'output', '[17:0]', 'Wcxr_real_1_1', '', '']
['', 'output', '[17:0]', 'Wcxr_imag_1_1', '', '']
['', 'output', '[17:0]', 'Wixr_real_1_2', '', '']
['', 'output', '[17:0]', 'Wixr_imag_1_2', '', '']
['', 'output', '[17:0]', 'Wfxr_real_1_2', '', '']
['', 'output', '[17:0]', 'Wfxr_imag_1_2', '', '']
['', 'output', '[17:0]', 'Woxr_real_1_2', '', '']
['', 'output', '[17:0]', 'Woxr_imag_1_2', '', '']
['', 'output', '[17:0]', 'Wcxr_real_1_2', '', '']
['', 'output', '[17:0]', 'Wcxr_imag_1_2', '', '']
['', 'output', '[17:0]', 'Wixr_real_1_3', '', '']
['', 'output', '[17:0]', 'Wixr_imag_1_3', '', '']
['', 'output', '[17:0]', 'Wfxr_real_1_3', '', '']
['', 'output', '[17:0]', 'Wfxr_imag_1_3', '', '']
['', 'output', '[17:0]', 'Woxr_real_1_3', '', '']
['', 'output', '[17:0]', 'Woxr_imag_1_3', '', '']
['', 'output', '[17:0]', 'Wcxr_real_1_3', '', '']
['', 'output', '[17:0]', 'Wcxr_imag_1_3', '', '']
['', 'output', '[17:0]', 'Wixr_real_1_4', '', '']
['', 'output', '[17:0]', 'Wixr_imag_1_4', '', '']
['', 'output', '[17:0]', 'Wfxr_real_1_4', '', '']
['', 'output', '[17:0]', 'Wfxr_imag_1_4', '', '']
['', 'output', '[17:0]', 'Woxr_real_1_4', '', '']
['', 'output', '[17:0]', 'Woxr_imag_1_4', '', '']
['', 'output', '[17:0]', 'Wcxr_real_1_4', '', '']
['', 'output', '[17:0]', 'Wcxr_imag_1_4', '', '']
['', 'output', '[17:0]', 'Wixr_real_1_5', '', '']
['', 'output', '[17:0]', 'Wixr_imag_1_5', '', '']
['', 'output', '[17:0]', 'Wfxr_real_1_5', '', '']
['', 'output', '[17:0]', 'Wfxr_imag_1_5', '', '']
['', 'output', '[17:0]', 'Woxr_real_1_5', '', '']
['', 'output', '[17:0]', 'Woxr_imag_1_5', '', '']
['', 'output', '[17:0]', 'Wcxr_real_1_5', '', '']
['', 'output', '[17:0]', 'Wcxr_imag_1_5', '', '']
['', 'output', '[17:0]', 'Wixr_real_1_6', '', '']
['', 'output', '[17:0]', 'Wixr_imag_1_6', '', '']
['', 'output', '[17:0]', 'Wfxr_real_1_6', '', '']
['', 'output', '[17:0]', 'Wfxr_imag_1_6', '', '']
['', 'output', '[17:0]', 'Woxr_real_1_6', '', '']
['', 'output', '[17:0]', 'Woxr_imag_1_6', '', '']
['', 'output', '[17:0]', 'Wcxr_real_1_6', '', '']
['', 'output', '[17:0]', 'Wcxr_imag_1_6', '', '']
['', 'output', '[17:0]', 'Wixr_real_1_7', '', '']
['', 'output', '[17:0]', 'Wixr_imag_1_7', '', '']
['', 'output', '[17:0]', 'Wfxr_real_1_7', '', '']
['', 'output', '[17:0]', 'Wfxr_imag_1_7', '', '']
['', 'output', '[17:0]', 'Woxr_real_1_7', '', '']
['', 'output', '[17:0]', 'Woxr_imag_1_7', '', '']
['', 'output', '[17:0]', 'Wcxr_real_1_7', '', '']
['', 'output', '[17:0]', 'Wcxr_imag_1_7', '', '']
['', 'output', '[17:0]', 'Wixr_real_1_8', '', '']
['', 'output', '[17:0]', 'Wixr_imag_1_8', '', '']
['', 'output', '[17:0]', 'Wfxr_real_1_8', '', '']
['', 'output', '[17:0]', 'Wfxr_imag_1_8', '', '']
['', 'output', '[17:0]', 'Woxr_real_1_8', '', '']
['', 'output', '[17:0]', 'Woxr_imag_1_8', '', '']
['', 'output', '[17:0]', 'Wcxr_real_1_8', '', '']
['', 'output', '[17:0]', 'Wcxr_imag_1_8', '', '']
['', 'input', 'incr_index', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage1_parameter_buffer_18_2_16_42_2688
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'stage2_Ct_buffer_18_2_16_64', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'reset', '', '']
['', 'input', 'wen', '', '']
['', 'input', 'ren', '', '']
['', 'input', '[17:0]', 'i_Ct_0', '', '']
['', 'input', '[17:0]', 'i_Ct_1', '', '']
['', 'input', '[17:0]', 'i_Ct_2', '', '']
['', 'input', '[17:0]', 'i_Ct_3', '', '']
['', 'input', '[17:0]', 'i_Ct_4', '', '']
['', 'input', '[17:0]', 'i_Ct_5', '', '']
['', 'input', '[17:0]', 'i_Ct_6', '', '']
['', 'input', '[17:0]', 'i_Ct_7', '', '']
['', 'input', '[17:0]', 'i_Ct_8', '', '']
['', 'input', '[17:0]', 'i_Ct_9', '', '']
['', 'input', '[17:0]', 'i_Ct_10', '', '']
['', 'input', '[17:0]', 'i_Ct_11', '', '']
['', 'input', '[17:0]', 'i_Ct_12', '', '']
['', 'input', '[17:0]', 'i_Ct_13', '', '']
['', 'input', '[17:0]', 'i_Ct_14', '', '']
['', 'input', '[17:0]', 'i_Ct_15', '', '']
['', 'output', '[17:0]', 'o_Ct_0', '', '']
['', 'output', '[17:0]', 'o_Ct_1', '', '']
['', 'output', '[17:0]', 'o_Ct_2', '', '']
['', 'output', '[17:0]', 'o_Ct_3', '', '']
['', 'output', '[17:0]', 'o_Ct_4', '', '']
['', 'output', '[17:0]', 'o_Ct_5', '', '']
['', 'output', '[17:0]', 'o_Ct_6', '', '']
['', 'output', '[17:0]', 'o_Ct_7', '', '']
['', 'output', '[17:0]', 'o_Ct_8', '', '']
['', 'output', '[17:0]', 'o_Ct_9', '', '']
['', 'output', '[17:0]', 'o_Ct_10', '', '']
['', 'output', '[17:0]', 'o_Ct_11', '', '']
['', 'output', '[17:0]', 'o_Ct_12', '', '']
['', 'output', '[17:0]', 'o_Ct_13', '', '']
['', 'output', '[17:0]', 'o_Ct_14', '', '']
['', 'output', '[17:0]', 'o_Ct_15', '', '']
['', 'output', '[17:0]', 'o_Ct_16', '', '']
['', 'output', '[17:0]', 'o_Ct_17', '', '']
['', 'output', '[17:0]', 'o_Ct_18', '', '']
['', 'output', '[17:0]', 'o_Ct_19', '', '']
['', 'output', '[17:0]', 'o_Ct_20', '', '']
['', 'output', '[17:0]', 'o_Ct_21', '', '']
['', 'output', '[17:0]', 'o_Ct_22', '', '']
['', 'output', '[17:0]', 'o_Ct_23', '', '']
['', 'output', '[17:0]', 'o_Ct_24', '', '']
['', 'output', '[17:0]', 'o_Ct_25', '', '']
['', 'output', '[17:0]', 'o_Ct_26', '', '']
['', 'output', '[17:0]', 'o_Ct_27', '', '']
['', 'output', '[17:0]', 'o_Ct_28', '', '']
['', 'output', '[17:0]', 'o_Ct_29', '', '']
['', 'output', '[17:0]', 'o_Ct_30', '', '']
['', 'output', '[17:0]', 'o_Ct_31', '', '']
['', 'output', 'o_valid', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage2_Ct_buffer_18_2_16_64
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'stage2_parameter_buffer_18_2_16_64', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'reset', '', '']
['', 'output', '[17:0]', 'o_Wic_0', '', '']
['', 'output', '[17:0]', 'o_bi_0', '', '']
['', 'output', '[17:0]', 'o_Wfc_0', '', '']
['', 'output', '[17:0]', 'o_bf_0', '', '']
['', 'output', '[17:0]', 'o_Woc_0', '', '']
['', 'output', '[17:0]', 'o_bo_0', '', '']
['', 'output', '[17:0]', 'o_bc_0', '', '']
['', 'output', '[17:0]', 'o_Wic_1', '', '']
['', 'output', '[17:0]', 'o_bi_1', '', '']
['', 'output', '[17:0]', 'o_Wfc_1', '', '']
['', 'output', '[17:0]', 'o_bf_1', '', '']
['', 'output', '[17:0]', 'o_Woc_1', '', '']
['', 'output', '[17:0]', 'o_bo_1', '', '']
['', 'output', '[17:0]', 'o_bc_1', '', '']
['', 'output', '[17:0]', 'o_Wic_2', '', '']
['', 'output', '[17:0]', 'o_bi_2', '', '']
['', 'output', '[17:0]', 'o_Wfc_2', '', '']
['', 'output', '[17:0]', 'o_bf_2', '', '']
['', 'output', '[17:0]', 'o_Woc_2', '', '']
['', 'output', '[17:0]', 'o_bo_2', '', '']
['', 'output', '[17:0]', 'o_bc_2', '', '']
['', 'output', '[17:0]', 'o_Wic_3', '', '']
['', 'output', '[17:0]', 'o_bi_3', '', '']
['', 'output', '[17:0]', 'o_Wfc_3', '', '']
['', 'output', '[17:0]', 'o_bf_3', '', '']
['', 'output', '[17:0]', 'o_Woc_3', '', '']
['', 'output', '[17:0]', 'o_bo_3', '', '']
['', 'output', '[17:0]', 'o_bc_3', '', '']
['', 'output', '[17:0]', 'o_Wic_4', '', '']
['', 'output', '[17:0]', 'o_bi_4', '', '']
['', 'output', '[17:0]', 'o_Wfc_4', '', '']
['', 'output', '[17:0]', 'o_bf_4', '', '']
['', 'output', '[17:0]', 'o_Woc_4', '', '']
['', 'output', '[17:0]', 'o_bo_4', '', '']
['', 'output', '[17:0]', 'o_bc_4', '', '']
['', 'output', '[17:0]', 'o_Wic_5', '', '']
['', 'output', '[17:0]', 'o_bi_5', '', '']
['', 'output', '[17:0]', 'o_Wfc_5', '', '']
['', 'output', '[17:0]', 'o_bf_5', '', '']
['', 'output', '[17:0]', 'o_Woc_5', '', '']
['', 'output', '[17:0]', 'o_bo_5', '', '']
['', 'output', '[17:0]', 'o_bc_5', '', '']
['', 'output', '[17:0]', 'o_Wic_6', '', '']
['', 'output', '[17:0]', 'o_bi_6', '', '']
['', 'output', '[17:0]', 'o_Wfc_6', '', '']
['', 'output', '[17:0]', 'o_bf_6', '', '']
['', 'output', '[17:0]', 'o_Woc_6', '', '']
['', 'output', '[17:0]', 'o_bo_6', '', '']
['', 'output', '[17:0]', 'o_bc_6', '', '']
['', 'output', '[17:0]', 'o_Wic_7', '', '']
['', 'output', '[17:0]', 'o_bi_7', '', '']
['', 'output', '[17:0]', 'o_Wfc_7', '', '']
['', 'output', '[17:0]', 'o_bf_7', '', '']
['', 'output', '[17:0]', 'o_Woc_7', '', '']
['', 'output', '[17:0]', 'o_bo_7', '', '']
['', 'output', '[17:0]', 'o_bc_7', '', '']
['', 'output', '[17:0]', 'o_Wic_8', '', '']
['', 'output', '[17:0]', 'o_bi_8', '', '']
['', 'output', '[17:0]', 'o_Wfc_8', '', '']
['', 'output', '[17:0]', 'o_bf_8', '', '']
['', 'output', '[17:0]', 'o_Woc_8', '', '']
['', 'output', '[17:0]', 'o_bo_8', '', '']
['', 'output', '[17:0]', 'o_bc_8', '', '']
['', 'output', '[17:0]', 'o_Wic_9', '', '']
['', 'output', '[17:0]', 'o_bi_9', '', '']
['', 'output', '[17:0]', 'o_Wfc_9', '', '']
['', 'output', '[17:0]', 'o_bf_9', '', '']
['', 'output', '[17:0]', 'o_Woc_9', '', '']
['', 'output', '[17:0]', 'o_bo_9', '', '']
['', 'output', '[17:0]', 'o_bc_9', '', '']
['', 'output', '[17:0]', 'o_Wic_10', '', '']
['', 'output', '[17:0]', 'o_bi_10', '', '']
['', 'output', '[17:0]', 'o_Wfc_10', '', '']
['', 'output', '[17:0]', 'o_bf_10', '', '']
['', 'output', '[17:0]', 'o_Woc_10', '', '']
['', 'output', '[17:0]', 'o_bo_10', '', '']
['', 'output', '[17:0]', 'o_bc_10', '', '']
['', 'output', '[17:0]', 'o_Wic_11', '', '']
['', 'output', '[17:0]', 'o_bi_11', '', '']
['', 'output', '[17:0]', 'o_Wfc_11', '', '']
['', 'output', '[17:0]', 'o_bf_11', '', '']
['', 'output', '[17:0]', 'o_Woc_11', '', '']
['', 'output', '[17:0]', 'o_bo_11', '', '']
['', 'output', '[17:0]', 'o_bc_11', '', '']
['', 'output', '[17:0]', 'o_Wic_12', '', '']
['', 'output', '[17:0]', 'o_bi_12', '', '']
['', 'output', '[17:0]', 'o_Wfc_12', '', '']
['', 'output', '[17:0]', 'o_bf_12', '', '']
['', 'output', '[17:0]', 'o_Woc_12', '', '']
['', 'output', '[17:0]', 'o_bo_12', '', '']
['', 'output', '[17:0]', 'o_bc_12', '', '']
['', 'output', '[17:0]', 'o_Wic_13', '', '']
['', 'output', '[17:0]', 'o_bi_13', '', '']
['', 'output', '[17:0]', 'o_Wfc_13', '', '']
['', 'output', '[17:0]', 'o_bf_13', '', '']
['', 'output', '[17:0]', 'o_Woc_13', '', '']
['', 'output', '[17:0]', 'o_bo_13', '', '']
['', 'output', '[17:0]', 'o_bc_13', '', '']
['', 'output', '[17:0]', 'o_Wic_14', '', '']
['', 'output', '[17:0]', 'o_bi_14', '', '']
['', 'output', '[17:0]', 'o_Wfc_14', '', '']
['', 'output', '[17:0]', 'o_bf_14', '', '']
['', 'output', '[17:0]', 'o_Woc_14', '', '']
['', 'output', '[17:0]', 'o_bo_14', '', '']
['', 'output', '[17:0]', 'o_bc_14', '', '']
['', 'output', '[17:0]', 'o_Wic_15', '', '']
['', 'output', '[17:0]', 'o_bi_15', '', '']
['', 'output', '[17:0]', 'o_Wfc_15', '', '']
['', 'output', '[17:0]', 'o_bf_15', '', '']
['', 'output', '[17:0]', 'o_Woc_15', '', '']
['', 'output', '[17:0]', 'o_bo_15', '', '']
['', 'output', '[17:0]', 'o_bc_15', '', '']
['', 'output', '[17:0]', 'o_Wic_16', '', '']
['', 'output', '[17:0]', 'o_bi_16', '', '']
['', 'output', '[17:0]', 'o_Wfc_16', '', '']
['', 'output', '[17:0]', 'o_bf_16', '', '']
['', 'output', '[17:0]', 'o_Woc_16', '', '']
['', 'output', '[17:0]', 'o_bo_16', '', '']
['', 'output', '[17:0]', 'o_bc_16', '', '']
['', 'output', '[17:0]', 'o_Wic_17', '', '']
['', 'output', '[17:0]', 'o_bi_17', '', '']
['', 'output', '[17:0]', 'o_Wfc_17', '', '']
['', 'output', '[17:0]', 'o_bf_17', '', '']
['', 'output', '[17:0]', 'o_Woc_17', '', '']
['', 'output', '[17:0]', 'o_bo_17', '', '']
['', 'output', '[17:0]', 'o_bc_17', '', '']
['', 'output', '[17:0]', 'o_Wic_18', '', '']
['', 'output', '[17:0]', 'o_bi_18', '', '']
['', 'output', '[17:0]', 'o_Wfc_18', '', '']
['', 'output', '[17:0]', 'o_bf_18', '', '']
['', 'output', '[17:0]', 'o_Woc_18', '', '']
['', 'output', '[17:0]', 'o_bo_18', '', '']
['', 'output', '[17:0]', 'o_bc_18', '', '']
['', 'output', '[17:0]', 'o_Wic_19', '', '']
['', 'output', '[17:0]', 'o_bi_19', '', '']
['', 'output', '[17:0]', 'o_Wfc_19', '', '']
['', 'output', '[17:0]', 'o_bf_19', '', '']
['', 'output', '[17:0]', 'o_Woc_19', '', '']
['', 'output', '[17:0]', 'o_bo_19', '', '']
['', 'output', '[17:0]', 'o_bc_19', '', '']
['', 'output', '[17:0]', 'o_Wic_20', '', '']
['', 'output', '[17:0]', 'o_bi_20', '', '']
['', 'output', '[17:0]', 'o_Wfc_20', '', '']
['', 'output', '[17:0]', 'o_bf_20', '', '']
['', 'output', '[17:0]', 'o_Woc_20', '', '']
['', 'output', '[17:0]', 'o_bo_20', '', '']
['', 'output', '[17:0]', 'o_bc_20', '', '']
['', 'output', '[17:0]', 'o_Wic_21', '', '']
['', 'output', '[17:0]', 'o_bi_21', '', '']
['', 'output', '[17:0]', 'o_Wfc_21', '', '']
['', 'output', '[17:0]', 'o_bf_21', '', '']
['', 'output', '[17:0]', 'o_Woc_21', '', '']
['', 'output', '[17:0]', 'o_bo_21', '', '']
['', 'output', '[17:0]', 'o_bc_21', '', '']
['', 'output', '[17:0]', 'o_Wic_22', '', '']
['', 'output', '[17:0]', 'o_bi_22', '', '']
['', 'output', '[17:0]', 'o_Wfc_22', '', '']
['', 'output', '[17:0]', 'o_bf_22', '', '']
['', 'output', '[17:0]', 'o_Woc_22', '', '']
['', 'output', '[17:0]', 'o_bo_22', '', '']
['', 'output', '[17:0]', 'o_bc_22', '', '']
['', 'output', '[17:0]', 'o_Wic_23', '', '']
['', 'output', '[17:0]', 'o_bi_23', '', '']
['', 'output', '[17:0]', 'o_Wfc_23', '', '']
['', 'output', '[17:0]', 'o_bf_23', '', '']
['', 'output', '[17:0]', 'o_Woc_23', '', '']
['', 'output', '[17:0]', 'o_bo_23', '', '']
['', 'output', '[17:0]', 'o_bc_23', '', '']
['', 'output', '[17:0]', 'o_Wic_24', '', '']
['', 'output', '[17:0]', 'o_bi_24', '', '']
['', 'output', '[17:0]', 'o_Wfc_24', '', '']
['', 'output', '[17:0]', 'o_bf_24', '', '']
['', 'output', '[17:0]', 'o_Woc_24', '', '']
['', 'output', '[17:0]', 'o_bo_24', '', '']
['', 'output', '[17:0]', 'o_bc_24', '', '']
['', 'output', '[17:0]', 'o_Wic_25', '', '']
['', 'output', '[17:0]', 'o_bi_25', '', '']
['', 'output', '[17:0]', 'o_Wfc_25', '', '']
['', 'output', '[17:0]', 'o_bf_25', '', '']
['', 'output', '[17:0]', 'o_Woc_25', '', '']
['', 'output', '[17:0]', 'o_bo_25', '', '']
['', 'output', '[17:0]', 'o_bc_25', '', '']
['', 'output', '[17:0]', 'o_Wic_26', '', '']
['', 'output', '[17:0]', 'o_bi_26', '', '']
['', 'output', '[17:0]', 'o_Wfc_26', '', '']
['', 'output', '[17:0]', 'o_bf_26', '', '']
['', 'output', '[17:0]', 'o_Woc_26', '', '']
['', 'output', '[17:0]', 'o_bo_26', '', '']
['', 'output', '[17:0]', 'o_bc_26', '', '']
['', 'output', '[17:0]', 'o_Wic_27', '', '']
['', 'output', '[17:0]', 'o_bi_27', '', '']
['', 'output', '[17:0]', 'o_Wfc_27', '', '']
['', 'output', '[17:0]', 'o_bf_27', '', '']
['', 'output', '[17:0]', 'o_Woc_27', '', '']
['', 'output', '[17:0]', 'o_bo_27', '', '']
['', 'output', '[17:0]', 'o_bc_27', '', '']
['', 'output', '[17:0]', 'o_Wic_28', '', '']
['', 'output', '[17:0]', 'o_bi_28', '', '']
['', 'output', '[17:0]', 'o_Wfc_28', '', '']
['', 'output', '[17:0]', 'o_bf_28', '', '']
['', 'output', '[17:0]', 'o_Woc_28', '', '']
['', 'output', '[17:0]', 'o_bo_28', '', '']
['', 'output', '[17:0]', 'o_bc_28', '', '']
['', 'output', '[17:0]', 'o_Wic_29', '', '']
['', 'output', '[17:0]', 'o_bi_29', '', '']
['', 'output', '[17:0]', 'o_Wfc_29', '', '']
['', 'output', '[17:0]', 'o_bf_29', '', '']
['', 'output', '[17:0]', 'o_Woc_29', '', '']
['', 'output', '[17:0]', 'o_bo_29', '', '']
['', 'output', '[17:0]', 'o_bc_29', '', '']
['', 'output', '[17:0]', 'o_Wic_30', '', '']
['', 'output', '[17:0]', 'o_bi_30', '', '']
['', 'output', '[17:0]', 'o_Wfc_30', '', '']
['', 'output', '[17:0]', 'o_bf_30', '', '']
['', 'output', '[17:0]', 'o_Woc_30', '', '']
['', 'output', '[17:0]', 'o_bo_30', '', '']
['', 'output', '[17:0]', 'o_bc_30', '', '']
['', 'output', '[17:0]', 'o_Wic_31', '', '']
['', 'output', '[17:0]', 'o_bi_31', '', '']
['', 'output', '[17:0]', 'o_Wfc_31', '', '']
['', 'output', '[17:0]', 'o_bf_31', '', '']
['', 'output', '[17:0]', 'o_Woc_31', '', '']
['', 'output', '[17:0]', 'o_bo_31', '', '']
['', 'output', '[17:0]', 'o_bc_31', '', '']
['', 'input', 'incr_index', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage2_parameter_buffer_18_2_16_64
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'stage3_parameter_buffer_18_2_16_64_2048', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'reset', '', '']
['', 'output', '[17:0]', 'Wym_real_0_0', '', '']
['', 'output', '[17:0]', 'Wym_imag_0_0', '', '']
['', 'output', '[17:0]', 'Wym_real_0_1', '', '']
['', 'output', '[17:0]', 'Wym_imag_0_1', '', '']
['', 'output', '[17:0]', 'Wym_real_0_2', '', '']
['', 'output', '[17:0]', 'Wym_imag_0_2', '', '']
['', 'output', '[17:0]', 'Wym_real_0_3', '', '']
['', 'output', '[17:0]', 'Wym_imag_0_3', '', '']
['', 'output', '[17:0]', 'Wym_real_0_4', '', '']
['', 'output', '[17:0]', 'Wym_imag_0_4', '', '']
['', 'output', '[17:0]', 'Wym_real_0_5', '', '']
['', 'output', '[17:0]', 'Wym_imag_0_5', '', '']
['', 'output', '[17:0]', 'Wym_real_0_6', '', '']
['', 'output', '[17:0]', 'Wym_imag_0_6', '', '']
['', 'output', '[17:0]', 'Wym_real_0_7', '', '']
['', 'output', '[17:0]', 'Wym_imag_0_7', '', '']
['', 'output', '[17:0]', 'Wym_real_0_8', '', '']
['', 'output', '[17:0]', 'Wym_imag_0_8', '', '']
['', 'output', '[17:0]', 'Wym_real_1_0', '', '']
['', 'output', '[17:0]', 'Wym_imag_1_0', '', '']
['', 'output', '[17:0]', 'Wym_real_1_1', '', '']
['', 'output', '[17:0]', 'Wym_imag_1_1', '', '']
['', 'output', '[17:0]', 'Wym_real_1_2', '', '']
['', 'output', '[17:0]', 'Wym_imag_1_2', '', '']
['', 'output', '[17:0]', 'Wym_real_1_3', '', '']
['', 'output', '[17:0]', 'Wym_imag_1_3', '', '']
['', 'output', '[17:0]', 'Wym_real_1_4', '', '']
['', 'output', '[17:0]', 'Wym_imag_1_4', '', '']
['', 'output', '[17:0]', 'Wym_real_1_5', '', '']
['', 'output', '[17:0]', 'Wym_imag_1_5', '', '']
['', 'output', '[17:0]', 'Wym_real_1_6', '', '']
['', 'output', '[17:0]', 'Wym_imag_1_6', '', '']
['', 'output', '[17:0]', 'Wym_real_1_7', '', '']
['', 'output', '[17:0]', 'Wym_imag_1_7', '', '']
['', 'output', '[17:0]', 'Wym_real_1_8', '', '']
['', 'output', '[17:0]', 'Wym_imag_1_8', '', '']
['', 'input', 'incr_index', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage3_parameter_buffer_18_2_16_64_2048
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'weight_buffer_18_16_2_64_Wfc_0', '', '', '']
['', 'input', 'clk', '', '']
['', 'output', '[17:0]', 'q_0_0', '', '']
['', 'output', '[17:0]', 'q_0_1', '', '']
['', 'output', '[17:0]', 'q_0_2', '', '']
['', 'output', '[17:0]', 'q_0_3', '', '']
['', 'output', '[17:0]', 'q_0_4', '', '']
['', 'output', '[17:0]', 'q_0_5', '', '']
['', 'output', '[17:0]', 'q_0_6', '', '']
['', 'output', '[17:0]', 'q_0_7', '', '']
['', 'output', '[17:0]', 'q_0_8', '', '']
['', 'output', '[17:0]', 'q_0_9', '', '']
['', 'output', '[17:0]', 'q_0_10', '', '']
['', 'output', '[17:0]', 'q_0_11', '', '']
['', 'output', '[17:0]', 'q_0_12', '', '']
['', 'output', '[17:0]', 'q_0_13', '', '']
['', 'output', '[17:0]', 'q_0_14', '', '']
['', 'output', '[17:0]', 'q_0_15', '', '']
['', 'output', '[17:0]', 'q_1_0', '', '']
['', 'output', '[17:0]', 'q_1_1', '', '']
['', 'output', '[17:0]', 'q_1_2', '', '']
['', 'output', '[17:0]', 'q_1_3', '', '']
['', 'output', '[17:0]', 'q_1_4', '', '']
['', 'output', '[17:0]', 'q_1_5', '', '']
['', 'output', '[17:0]', 'q_1_6', '', '']
['', 'output', '[17:0]', 'q_1_7', '', '']
['', 'output', '[17:0]', 'q_1_8', '', '']
['', 'output', '[17:0]', 'q_1_9', '', '']
['', 'output', '[17:0]', 'q_1_10', '', '']
['', 'output', '[17:0]', 'q_1_11', '', '']
['', 'output', '[17:0]', 'q_1_12', '', '']
['', 'output', '[17:0]', 'q_1_13', '', '']
['', 'output', '[17:0]', 'q_1_14', '', '']
['', 'output', '[17:0]', 'q_1_15', '', '']
['', 'input', '[5:0]', 'index', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/weight_buffer_18_16_2_64_Wfc_0
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'weight_buffer_18_9_2_64_2048_Wym_imag_half_0', '', '', '']
['', 'input', 'clk', '', '']
['', 'output', '[17:0]', 'q_0_0', '', '']
['', 'output', '[17:0]', 'q_0_1', '', '']
['', 'output', '[17:0]', 'q_0_2', '', '']
['', 'output', '[17:0]', 'q_0_3', '', '']
['', 'output', '[17:0]', 'q_0_4', '', '']
['', 'output', '[17:0]', 'q_0_5', '', '']
['', 'output', '[17:0]', 'q_0_6', '', '']
['', 'output', '[17:0]', 'q_0_7', '', '']
['', 'output', '[17:0]', 'q_0_8', '', '']
['', 'output', '[17:0]', 'q_1_0', '', '']
['', 'output', '[17:0]', 'q_1_1', '', '']
['', 'output', '[17:0]', 'q_1_2', '', '']
['', 'output', '[17:0]', 'q_1_3', '', '']
['', 'output', '[17:0]', 'q_1_4', '', '']
['', 'output', '[17:0]', 'q_1_5', '', '']
['', 'output', '[17:0]', 'q_1_6', '', '']
['', 'output', '[17:0]', 'q_1_7', '', '']
['', 'output', '[17:0]', 'q_1_8', '', '']
['', 'input', '[10:0]', 'index', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/weight_buffer_18_9_2_64_2048_Wym_imag_half_0
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'weight_buffer_18_9_42_2_2688Wcxr_imag_half_0', '', '', '']
['', 'input', 'clk', '', '']
['', 'output', '[17:0]', 'q_0_0', '', '']
['', 'output', '[17:0]', 'q_0_1', '', '']
['', 'output', '[17:0]', 'q_0_2', '', '']
['', 'output', '[17:0]', 'q_0_3', '', '']
['', 'output', '[17:0]', 'q_0_4', '', '']
['', 'output', '[17:0]', 'q_0_5', '', '']
['', 'output', '[17:0]', 'q_0_6', '', '']
['', 'output', '[17:0]', 'q_0_7', '', '']
['', 'output', '[17:0]', 'q_0_8', '', '']
['', 'output', '[17:0]', 'q_1_0', '', '']
['', 'output', '[17:0]', 'q_1_1', '', '']
['', 'output', '[17:0]', 'q_1_2', '', '']
['', 'output', '[17:0]', 'q_1_3', '', '']
['', 'output', '[17:0]', 'q_1_4', '', '']
['', 'output', '[17:0]', 'q_1_5', '', '']
['', 'output', '[17:0]', 'q_1_6', '', '']
['', 'output', '[17:0]', 'q_1_7', '', '']
['', 'output', '[17:0]', 'q_1_8', '', '']
['', 'input', '[11:0]', 'index', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/weight_buffer_18_9_42_2_2688Wcxr_imag_half_0
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'C_LSTM_datapath', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'reset', '', '']
['', 'input', '[17:0]', 'i_X_data_0', '', '']
['', 'input', '[17:0]', 'i_X_data_1', '', '']
['', 'input', '[17:0]', 'i_X_data_2', '', '']
['', 'input', '[17:0]', 'i_X_data_3', '', '']
['', 'input', '[17:0]', 'i_X_data_4', '', '']
['', 'input', '[17:0]', 'i_X_data_5', '', '']
['', 'input', '[17:0]', 'i_X_data_6', '', '']
['', 'input', '[17:0]', 'i_X_data_7', '', '']
['', 'input', '[17:0]', 'i_X_data_8', '', '']
['', 'input', '[17:0]', 'i_X_data_9', '', '']
['', 'input', '[17:0]', 'i_X_data_10', '', '']
['', 'input', '[17:0]', 'i_X_data_11', '', '']
['', 'input', '[17:0]', 'i_X_data_12', '', '']
['', 'input', '[17:0]', 'i_X_data_13', '', '']
['', 'input', '[17:0]', 'i_X_data_14', '', '']
['', 'input', '[17:0]', 'i_X_data_15', '', '']
['', 'input', 'i_ready', '', '']
['', 'input', 'i_valid', '', '']
['', 'input', 'start_compute', '', '']
['', 'output', 'o_valid', '', '']
['', 'output', '[17:0]', 'o_Yt_0_0', '', '']
['', 'output', '[17:0]', 'o_Yt_0_1', '', '']
['', 'output', '[17:0]', 'o_Yt_0_2', '', '']
['', 'output', '[17:0]', 'o_Yt_0_3', '', '']
['', 'output', '[17:0]', 'o_Yt_0_4', '', '']
['', 'output', '[17:0]', 'o_Yt_0_5', '', '']
['', 'output', '[17:0]', 'o_Yt_0_6', '', '']
['', 'output', '[17:0]', 'o_Yt_0_7', '', '']
['', 'output', '[17:0]', 'o_Yt_0_8', '', '']
['', 'output', '[17:0]', 'o_Yt_0_9', '', '']
['', 'output', '[17:0]', 'o_Yt_0_10', '', '']
['', 'output', '[17:0]', 'o_Yt_0_11', '', '']
['', 'output', '[17:0]', 'o_Yt_0_12', '', '']
['', 'output', '[17:0]', 'o_Yt_0_13', '', '']
['', 'output', '[17:0]', 'o_Yt_0_14', '', '']
['', 'output', '[17:0]', 'o_Yt_0_15', '', '']
['', 'output', 'o_ready', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.small
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'C_LSTM_stage_1_18_10_160_512_1_16_1', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'reset', '', '']
['', 'input', 'enable', '', '']
['', 'input', 'i_ready', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_0', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_1', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_2', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_3', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_4', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_5', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_6', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_7', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_8', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_9', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_10', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_11', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_12', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_13', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_14', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_15', '', '']
['', 'input', '[17:0]', 'i_Wixr_real_0_0', '', '']
['', 'input', '[17:0]', 'i_Wixr_imag_0_0', '', '']
['', 'input', '[17:0]', 'i_Wfxr_real_0_0', '', '']
['', 'input', '[17:0]', 'i_Wfxr_imag_0_0', '', '']
['', 'input', '[17:0]', 'i_Woxr_real_0_0', '', '']
['', 'input', '[17:0]', 'i_Woxr_imag_0_0', '', '']
['', 'input', '[17:0]', 'i_Wcxr_real_0_0', '', '']
['', 'input', '[17:0]', 'i_Wcxr_imag_0_0', '', '']
['', 'input', '[17:0]', 'i_Wixr_real_0_1', '', '']
['', 'input', '[17:0]', 'i_Wixr_imag_0_1', '', '']
['', 'input', '[17:0]', 'i_Wfxr_real_0_1', '', '']
['', 'input', '[17:0]', 'i_Wfxr_imag_0_1', '', '']
['', 'input', '[17:0]', 'i_Woxr_real_0_1', '', '']
['', 'input', '[17:0]', 'i_Woxr_imag_0_1', '', '']
['', 'input', '[17:0]', 'i_Wcxr_real_0_1', '', '']
['', 'input', '[17:0]', 'i_Wcxr_imag_0_1', '', '']
['', 'input', '[17:0]', 'i_Wixr_real_0_2', '', '']
['', 'input', '[17:0]', 'i_Wixr_imag_0_2', '', '']
['', 'input', '[17:0]', 'i_Wfxr_real_0_2', '', '']
['', 'input', '[17:0]', 'i_Wfxr_imag_0_2', '', '']
['', 'input', '[17:0]', 'i_Woxr_real_0_2', '', '']
['', 'input', '[17:0]', 'i_Woxr_imag_0_2', '', '']
['', 'input', '[17:0]', 'i_Wcxr_real_0_2', '', '']
['', 'input', '[17:0]', 'i_Wcxr_imag_0_2', '', '']
['', 'input', '[17:0]', 'i_Wixr_real_0_3', '', '']
['', 'input', '[17:0]', 'i_Wixr_imag_0_3', '', '']
['', 'input', '[17:0]', 'i_Wfxr_real_0_3', '', '']
['', 'input', '[17:0]', 'i_Wfxr_imag_0_3', '', '']
['', 'input', '[17:0]', 'i_Woxr_real_0_3', '', '']
['', 'input', '[17:0]', 'i_Woxr_imag_0_3', '', '']
['', 'input', '[17:0]', 'i_Wcxr_real_0_3', '', '']
['', 'input', '[17:0]', 'i_Wcxr_imag_0_3', '', '']
['', 'input', '[17:0]', 'i_Wixr_real_0_4', '', '']
['', 'input', '[17:0]', 'i_Wixr_imag_0_4', '', '']
['', 'input', '[17:0]', 'i_Wfxr_real_0_4', '', '']
['', 'input', '[17:0]', 'i_Wfxr_imag_0_4', '', '']
['', 'input', '[17:0]', 'i_Woxr_real_0_4', '', '']
['', 'input', '[17:0]', 'i_Woxr_imag_0_4', '', '']
['', 'input', '[17:0]', 'i_Wcxr_real_0_4', '', '']
['', 'input', '[17:0]', 'i_Wcxr_imag_0_4', '', '']
['', 'input', '[17:0]', 'i_Wixr_real_0_5', '', '']
['', 'input', '[17:0]', 'i_Wixr_imag_0_5', '', '']
['', 'input', '[17:0]', 'i_Wfxr_real_0_5', '', '']
['', 'input', '[17:0]', 'i_Wfxr_imag_0_5', '', '']
['', 'input', '[17:0]', 'i_Woxr_real_0_5', '', '']
['', 'input', '[17:0]', 'i_Woxr_imag_0_5', '', '']
['', 'input', '[17:0]', 'i_Wcxr_real_0_5', '', '']
['', 'input', '[17:0]', 'i_Wcxr_imag_0_5', '', '']
['', 'input', '[17:0]', 'i_Wixr_real_0_6', '', '']
['', 'input', '[17:0]', 'i_Wixr_imag_0_6', '', '']
['', 'input', '[17:0]', 'i_Wfxr_real_0_6', '', '']
['', 'input', '[17:0]', 'i_Wfxr_imag_0_6', '', '']
['', 'input', '[17:0]', 'i_Woxr_real_0_6', '', '']
['', 'input', '[17:0]', 'i_Woxr_imag_0_6', '', '']
['', 'input', '[17:0]', 'i_Wcxr_real_0_6', '', '']
['', 'input', '[17:0]', 'i_Wcxr_imag_0_6', '', '']
['', 'input', '[17:0]', 'i_Wixr_real_0_7', '', '']
['', 'input', '[17:0]', 'i_Wixr_imag_0_7', '', '']
['', 'input', '[17:0]', 'i_Wfxr_real_0_7', '', '']
['', 'input', '[17:0]', 'i_Wfxr_imag_0_7', '', '']
['', 'input', '[17:0]', 'i_Woxr_real_0_7', '', '']
['', 'input', '[17:0]', 'i_Woxr_imag_0_7', '', '']
['', 'input', '[17:0]', 'i_Wcxr_real_0_7', '', '']
['', 'input', '[17:0]', 'i_Wcxr_imag_0_7', '', '']
['', 'input', '[17:0]', 'i_Wixr_real_0_8', '', '']
['', 'input', '[17:0]', 'i_Wixr_imag_0_8', '', '']
['', 'input', '[17:0]', 'i_Wfxr_real_0_8', '', '']
['', 'input', '[17:0]', 'i_Wfxr_imag_0_8', '', '']
['', 'input', '[17:0]', 'i_Woxr_real_0_8', '', '']
['', 'input', '[17:0]', 'i_Woxr_imag_0_8', '', '']
['', 'input', '[17:0]', 'i_Wcxr_real_0_8', '', '']
['', 'input', '[17:0]', 'i_Wcxr_imag_0_8', '', '']
['', 'output', 'o_valid', '', '']
['', 'output', 'o_ready', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_0_0', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_0_0', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_0_0', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_0_0', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_0_1', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_0_1', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_0_1', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_0_1', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_0_2', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_0_2', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_0_2', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_0_2', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_0_3', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_0_3', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_0_3', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_0_3', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_0_4', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_0_4', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_0_4', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_0_4', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_0_5', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_0_5', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_0_5', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_0_5', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_0_6', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_0_6', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_0_6', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_0_6', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_0_7', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_0_7', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_0_7', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_0_7', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_0_8', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_0_8', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_0_8', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_0_8', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_0_9', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_0_9', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_0_9', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_0_9', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_0_10', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_0_10', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_0_10', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_0_10', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_0_11', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_0_11', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_0_11', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_0_11', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_0_12', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_0_12', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_0_12', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_0_12', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_0_13', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_0_13', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_0_13', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_0_13', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_0_14', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_0_14', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_0_14', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_0_14', '', '']
['', 'output', '[17:0]', 'o_WixrXtYt_1_0_15', '', '']
['', 'output', '[17:0]', 'o_WfxrXtYt_1_0_15', '', '']
['', 'output', '[17:0]', 'o_WoxrXtYt_1_0_15', '', '']
['', 'output', '[17:0]', 'o_WcxrXtYt_1_0_15', '', '']
['', 'input', 'i_valid', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_1_18_10_160_512_1_16_1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'C_LSTM_stage_2_18_10_16_1', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'reset', '', '']
['', 'input', 'enable', '', '']
['', 'input', 'i_valid', '', '']
['', 'input', '[17:0]', 'Ct_1_0', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_0', '', '']
['', 'input', '[17:0]', 'Wic_0', '', '']
['', 'input', '[17:0]', 'bi_0', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_0', '', '']
['', 'input', '[17:0]', 'Wfc_0', '', '']
['', 'input', '[17:0]', 'bf_0', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_0', '', '']
['', 'input', '[17:0]', 'Woc_0', '', '']
['', 'input', '[17:0]', 'bo_0', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_0', '', '']
['', 'input', '[17:0]', 'bc_0', '', '']
['', 'output', '[17:0]', 'out_mt_0', '', '']
['', 'output', '[17:0]', 'out_ct_0', '', '']
['', 'input', '[17:0]', 'Ct_1_1', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_1', '', '']
['', 'input', '[17:0]', 'Wic_1', '', '']
['', 'input', '[17:0]', 'bi_1', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_1', '', '']
['', 'input', '[17:0]', 'Wfc_1', '', '']
['', 'input', '[17:0]', 'bf_1', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_1', '', '']
['', 'input', '[17:0]', 'Woc_1', '', '']
['', 'input', '[17:0]', 'bo_1', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_1', '', '']
['', 'input', '[17:0]', 'bc_1', '', '']
['', 'output', '[17:0]', 'out_mt_1', '', '']
['', 'output', '[17:0]', 'out_ct_1', '', '']
['', 'input', '[17:0]', 'Ct_1_2', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_2', '', '']
['', 'input', '[17:0]', 'Wic_2', '', '']
['', 'input', '[17:0]', 'bi_2', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_2', '', '']
['', 'input', '[17:0]', 'Wfc_2', '', '']
['', 'input', '[17:0]', 'bf_2', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_2', '', '']
['', 'input', '[17:0]', 'Woc_2', '', '']
['', 'input', '[17:0]', 'bo_2', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_2', '', '']
['', 'input', '[17:0]', 'bc_2', '', '']
['', 'output', '[17:0]', 'out_mt_2', '', '']
['', 'output', '[17:0]', 'out_ct_2', '', '']
['', 'input', '[17:0]', 'Ct_1_3', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_3', '', '']
['', 'input', '[17:0]', 'Wic_3', '', '']
['', 'input', '[17:0]', 'bi_3', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_3', '', '']
['', 'input', '[17:0]', 'Wfc_3', '', '']
['', 'input', '[17:0]', 'bf_3', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_3', '', '']
['', 'input', '[17:0]', 'Woc_3', '', '']
['', 'input', '[17:0]', 'bo_3', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_3', '', '']
['', 'input', '[17:0]', 'bc_3', '', '']
['', 'output', '[17:0]', 'out_mt_3', '', '']
['', 'output', '[17:0]', 'out_ct_3', '', '']
['', 'input', '[17:0]', 'Ct_1_4', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_4', '', '']
['', 'input', '[17:0]', 'Wic_4', '', '']
['', 'input', '[17:0]', 'bi_4', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_4', '', '']
['', 'input', '[17:0]', 'Wfc_4', '', '']
['', 'input', '[17:0]', 'bf_4', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_4', '', '']
['', 'input', '[17:0]', 'Woc_4', '', '']
['', 'input', '[17:0]', 'bo_4', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_4', '', '']
['', 'input', '[17:0]', 'bc_4', '', '']
['', 'output', '[17:0]', 'out_mt_4', '', '']
['', 'output', '[17:0]', 'out_ct_4', '', '']
['', 'input', '[17:0]', 'Ct_1_5', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_5', '', '']
['', 'input', '[17:0]', 'Wic_5', '', '']
['', 'input', '[17:0]', 'bi_5', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_5', '', '']
['', 'input', '[17:0]', 'Wfc_5', '', '']
['', 'input', '[17:0]', 'bf_5', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_5', '', '']
['', 'input', '[17:0]', 'Woc_5', '', '']
['', 'input', '[17:0]', 'bo_5', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_5', '', '']
['', 'input', '[17:0]', 'bc_5', '', '']
['', 'output', '[17:0]', 'out_mt_5', '', '']
['', 'output', '[17:0]', 'out_ct_5', '', '']
['', 'input', '[17:0]', 'Ct_1_6', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_6', '', '']
['', 'input', '[17:0]', 'Wic_6', '', '']
['', 'input', '[17:0]', 'bi_6', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_6', '', '']
['', 'input', '[17:0]', 'Wfc_6', '', '']
['', 'input', '[17:0]', 'bf_6', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_6', '', '']
['', 'input', '[17:0]', 'Woc_6', '', '']
['', 'input', '[17:0]', 'bo_6', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_6', '', '']
['', 'input', '[17:0]', 'bc_6', '', '']
['', 'output', '[17:0]', 'out_mt_6', '', '']
['', 'output', '[17:0]', 'out_ct_6', '', '']
['', 'input', '[17:0]', 'Ct_1_7', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_7', '', '']
['', 'input', '[17:0]', 'Wic_7', '', '']
['', 'input', '[17:0]', 'bi_7', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_7', '', '']
['', 'input', '[17:0]', 'Wfc_7', '', '']
['', 'input', '[17:0]', 'bf_7', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_7', '', '']
['', 'input', '[17:0]', 'Woc_7', '', '']
['', 'input', '[17:0]', 'bo_7', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_7', '', '']
['', 'input', '[17:0]', 'bc_7', '', '']
['', 'output', '[17:0]', 'out_mt_7', '', '']
['', 'output', '[17:0]', 'out_ct_7', '', '']
['', 'input', '[17:0]', 'Ct_1_8', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_8', '', '']
['', 'input', '[17:0]', 'Wic_8', '', '']
['', 'input', '[17:0]', 'bi_8', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_8', '', '']
['', 'input', '[17:0]', 'Wfc_8', '', '']
['', 'input', '[17:0]', 'bf_8', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_8', '', '']
['', 'input', '[17:0]', 'Woc_8', '', '']
['', 'input', '[17:0]', 'bo_8', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_8', '', '']
['', 'input', '[17:0]', 'bc_8', '', '']
['', 'output', '[17:0]', 'out_mt_8', '', '']
['', 'output', '[17:0]', 'out_ct_8', '', '']
['', 'input', '[17:0]', 'Ct_1_9', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_9', '', '']
['', 'input', '[17:0]', 'Wic_9', '', '']
['', 'input', '[17:0]', 'bi_9', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_9', '', '']
['', 'input', '[17:0]', 'Wfc_9', '', '']
['', 'input', '[17:0]', 'bf_9', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_9', '', '']
['', 'input', '[17:0]', 'Woc_9', '', '']
['', 'input', '[17:0]', 'bo_9', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_9', '', '']
['', 'input', '[17:0]', 'bc_9', '', '']
['', 'output', '[17:0]', 'out_mt_9', '', '']
['', 'output', '[17:0]', 'out_ct_9', '', '']
['', 'input', '[17:0]', 'Ct_1_10', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_10', '', '']
['', 'input', '[17:0]', 'Wic_10', '', '']
['', 'input', '[17:0]', 'bi_10', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_10', '', '']
['', 'input', '[17:0]', 'Wfc_10', '', '']
['', 'input', '[17:0]', 'bf_10', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_10', '', '']
['', 'input', '[17:0]', 'Woc_10', '', '']
['', 'input', '[17:0]', 'bo_10', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_10', '', '']
['', 'input', '[17:0]', 'bc_10', '', '']
['', 'output', '[17:0]', 'out_mt_10', '', '']
['', 'output', '[17:0]', 'out_ct_10', '', '']
['', 'input', '[17:0]', 'Ct_1_11', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_11', '', '']
['', 'input', '[17:0]', 'Wic_11', '', '']
['', 'input', '[17:0]', 'bi_11', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_11', '', '']
['', 'input', '[17:0]', 'Wfc_11', '', '']
['', 'input', '[17:0]', 'bf_11', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_11', '', '']
['', 'input', '[17:0]', 'Woc_11', '', '']
['', 'input', '[17:0]', 'bo_11', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_11', '', '']
['', 'input', '[17:0]', 'bc_11', '', '']
['', 'output', '[17:0]', 'out_mt_11', '', '']
['', 'output', '[17:0]', 'out_ct_11', '', '']
['', 'input', '[17:0]', 'Ct_1_12', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_12', '', '']
['', 'input', '[17:0]', 'Wic_12', '', '']
['', 'input', '[17:0]', 'bi_12', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_12', '', '']
['', 'input', '[17:0]', 'Wfc_12', '', '']
['', 'input', '[17:0]', 'bf_12', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_12', '', '']
['', 'input', '[17:0]', 'Woc_12', '', '']
['', 'input', '[17:0]', 'bo_12', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_12', '', '']
['', 'input', '[17:0]', 'bc_12', '', '']
['', 'output', '[17:0]', 'out_mt_12', '', '']
['', 'output', '[17:0]', 'out_ct_12', '', '']
['', 'input', '[17:0]', 'Ct_1_13', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_13', '', '']
['', 'input', '[17:0]', 'Wic_13', '', '']
['', 'input', '[17:0]', 'bi_13', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_13', '', '']
['', 'input', '[17:0]', 'Wfc_13', '', '']
['', 'input', '[17:0]', 'bf_13', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_13', '', '']
['', 'input', '[17:0]', 'Woc_13', '', '']
['', 'input', '[17:0]', 'bo_13', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_13', '', '']
['', 'input', '[17:0]', 'bc_13', '', '']
['', 'output', '[17:0]', 'out_mt_13', '', '']
['', 'output', '[17:0]', 'out_ct_13', '', '']
['', 'input', '[17:0]', 'Ct_1_14', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_14', '', '']
['', 'input', '[17:0]', 'Wic_14', '', '']
['', 'input', '[17:0]', 'bi_14', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_14', '', '']
['', 'input', '[17:0]', 'Wfc_14', '', '']
['', 'input', '[17:0]', 'bf_14', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_14', '', '']
['', 'input', '[17:0]', 'Woc_14', '', '']
['', 'input', '[17:0]', 'bo_14', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_14', '', '']
['', 'input', '[17:0]', 'bc_14', '', '']
['', 'output', '[17:0]', 'out_mt_14', '', '']
['', 'output', '[17:0]', 'out_ct_14', '', '']
['', 'input', '[17:0]', 'Ct_1_15', '', '']
['', 'input', '[17:0]', 'WixrXtYt_1_15', '', '']
['', 'input', '[17:0]', 'Wic_15', '', '']
['', 'input', '[17:0]', 'bi_15', '', '']
['', 'input', '[17:0]', 'WfxrXtYt_1_15', '', '']
['', 'input', '[17:0]', 'Wfc_15', '', '']
['', 'input', '[17:0]', 'bf_15', '', '']
['', 'input', '[17:0]', 'WoxrXtYt_1_15', '', '']
['', 'input', '[17:0]', 'Woc_15', '', '']
['', 'input', '[17:0]', 'bo_15', '', '']
['', 'input', '[17:0]', 'WcxrXtYt_1_15', '', '']
['', 'input', '[17:0]', 'bc_15', '', '']
['', 'output', '[17:0]', 'out_mt_15', '', '']
['', 'output', '[17:0]', 'out_ct_15', '', '']
['', 'output', 'o_valid', '', '']
['', 'output', 'o_ready', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'C_LSTM_stage_3_18_10_64_2048_1_16_1', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'reset', '', '']
['', 'input', 'i_ready', '', '']
['', 'input', 'i_valid', '', '']
['', 'input', '[17:0]', 'i_mt_0', '', '']
['', 'input', '[17:0]', 'i_mt_1', '', '']
['', 'input', '[17:0]', 'i_mt_2', '', '']
['', 'input', '[17:0]', 'i_mt_3', '', '']
['', 'input', '[17:0]', 'i_mt_4', '', '']
['', 'input', '[17:0]', 'i_mt_5', '', '']
['', 'input', '[17:0]', 'i_mt_6', '', '']
['', 'input', '[17:0]', 'i_mt_7', '', '']
['', 'input', '[17:0]', 'i_mt_8', '', '']
['', 'input', '[17:0]', 'i_mt_9', '', '']
['', 'input', '[17:0]', 'i_mt_10', '', '']
['', 'input', '[17:0]', 'i_mt_11', '', '']
['', 'input', '[17:0]', 'i_mt_12', '', '']
['', 'input', '[17:0]', 'i_mt_13', '', '']
['', 'input', '[17:0]', 'i_mt_14', '', '']
['', 'input', '[17:0]', 'i_mt_15', '', '']
['', 'output', '[17:0]', 'o_Yt_0_0', '', '']
['', 'output', '[17:0]', 'o_Yt_0_1', '', '']
['', 'output', '[17:0]', 'o_Yt_0_2', '', '']
['', 'output', '[17:0]', 'o_Yt_0_3', '', '']
['', 'output', '[17:0]', 'o_Yt_0_4', '', '']
['', 'output', '[17:0]', 'o_Yt_0_5', '', '']
['', 'output', '[17:0]', 'o_Yt_0_6', '', '']
['', 'output', '[17:0]', 'o_Yt_0_7', '', '']
['', 'output', '[17:0]', 'o_Yt_0_8', '', '']
['', 'output', '[17:0]', 'o_Yt_0_9', '', '']
['', 'output', '[17:0]', 'o_Yt_0_10', '', '']
['', 'output', '[17:0]', 'o_Yt_0_11', '', '']
['', 'output', '[17:0]', 'o_Yt_0_12', '', '']
['', 'output', '[17:0]', 'o_Yt_0_13', '', '']
['', 'output', '[17:0]', 'o_Yt_0_14', '', '']
['', 'output', '[17:0]', 'o_Yt_0_15', '', '']
['', 'output', 'o_valid', '', '']
['', 'output', 'o_ready', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'c_matrix_vec_mult_core_18_10_16_1_1', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'reset', '', '']
['', 'input', 'i_ready', '', '']
['', 'input', 'i_valid', '', '']
['', 'input', '[17:0]', 'i_X_0', '', '']
['', 'input', '[17:0]', 'i_X_1', '', '']
['', 'input', '[17:0]', 'i_X_2', '', '']
['', 'input', '[17:0]', 'i_X_3', '', '']
['', 'input', '[17:0]', 'i_X_4', '', '']
['', 'input', '[17:0]', 'i_X_5', '', '']
['', 'input', '[17:0]', 'i_X_6', '', '']
['', 'input', '[17:0]', 'i_X_7', '', '']
['', 'input', '[17:0]', 'i_X_8', '', '']
['', 'input', '[17:0]', 'i_X_9', '', '']
['', 'input', '[17:0]', 'i_X_10', '', '']
['', 'input', '[17:0]', 'i_X_11', '', '']
['', 'input', '[17:0]', 'i_X_12', '', '']
['', 'input', '[17:0]', 'i_X_13', '', '']
['', 'input', '[17:0]', 'i_X_14', '', '']
['', 'input', '[17:0]', 'i_X_15', '', '']
['', 'input', '[17:0]', 'i_W_real_0_0', '', '']
['', 'input', '[17:0]', 'i_W_imag_0_0', '', '']
['', 'input', '[17:0]', 'i_W_real_0_1', '', '']
['', 'input', '[17:0]', 'i_W_imag_0_1', '', '']
['', 'input', '[17:0]', 'i_W_real_0_2', '', '']
['', 'input', '[17:0]', 'i_W_imag_0_2', '', '']
['', 'input', '[17:0]', 'i_W_real_0_3', '', '']
['', 'input', '[17:0]', 'i_W_imag_0_3', '', '']
['', 'input', '[17:0]', 'i_W_real_0_4', '', '']
['', 'input', '[17:0]', 'i_W_imag_0_4', '', '']
['', 'input', '[17:0]', 'i_W_real_0_5', '', '']
['', 'input', '[17:0]', 'i_W_imag_0_5', '', '']
['', 'input', '[17:0]', 'i_W_real_0_6', '', '']
['', 'input', '[17:0]', 'i_W_imag_0_6', '', '']
['', 'input', '[17:0]', 'i_W_real_0_7', '', '']
['', 'input', '[17:0]', 'i_W_imag_0_7', '', '']
['', 'input', '[17:0]', 'i_W_real_0_8', '', '']
['', 'input', '[17:0]', 'i_W_imag_0_8', '', '']
['', 'output', '[17:0]', 'o_Y_real_0_0', '', '']
['', 'output', '[17:0]', 'o_Y_imag_0_0', '', '']
['', 'output', '[17:0]', 'o_Y_real_0_1', '', '']
['', 'output', '[17:0]', 'o_Y_imag_0_1', '', '']
['', 'output', '[17:0]', 'o_Y_real_0_2', '', '']
['', 'output', '[17:0]', 'o_Y_imag_0_2', '', '']
['', 'output', '[17:0]', 'o_Y_real_0_3', '', '']
['', 'output', '[17:0]', 'o_Y_imag_0_3', '', '']
['', 'output', '[17:0]', 'o_Y_real_0_4', '', '']
['', 'output', '[17:0]', 'o_Y_imag_0_4', '', '']
['', 'output', '[17:0]', 'o_Y_real_0_5', '', '']
['', 'output', '[17:0]', 'o_Y_imag_0_5', '', '']
['', 'output', '[17:0]', 'o_Y_real_0_6', '', '']
['', 'output', '[17:0]', 'o_Y_imag_0_6', '', '']
['', 'output', '[17:0]', 'o_Y_real_0_7', '', '']
['', 'output', '[17:0]', 'o_Y_imag_0_7', '', '']
['', 'output', '[17:0]', 'o_Y_real_0_8', '', '']
['', 'output', '[17:0]', 'o_Y_imag_0_8', '', '']
['', 'output', '[17:0]', 'o_Y_real_0_9', '', '']
['', 'output', '[17:0]', 'o_Y_imag_0_9', '', '']
['', 'output', '[17:0]', 'o_Y_real_0_10', '', '']
['', 'output', '[17:0]', 'o_Y_imag_0_10', '', '']
['', 'output', '[17:0]', 'o_Y_real_0_11', '', '']
['', 'output', '[17:0]', 'o_Y_imag_0_11', '', '']
['', 'output', '[17:0]', 'o_Y_real_0_12', '', '']
['', 'output', '[17:0]', 'o_Y_imag_0_12', '', '']
['', 'output', '[17:0]', 'o_Y_real_0_13', '', '']
['', 'output', '[17:0]', 'o_Y_imag_0_13', '', '']
['', 'output', '[17:0]', 'o_Y_real_0_14', '', '']
['', 'output', '[17:0]', 'o_Y_imag_0_14', '', '']
['', 'output', '[17:0]', 'o_Y_real_0_15', '', '']
['', 'output', '[17:0]', 'o_Y_imag_0_15', '', '']
['', 'output', 'o_ready', '', '']
['', 'output', 'o_valid', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'elementwise_add_core_18_18_16', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'reset', '', '']
['', 'input', 'i_valid', '', '']
['', 'input', 'i_ready', '', '']
['', 'input', '[17:0]', 'i_A_0', '', '']
['', 'input', '[17:0]', 'i_B_0', '', '']
['', 'output', '[17:0]', 'o_C_0', '', '']
['', 'input', '[17:0]', 'i_A_1', '', '']
['', 'input', '[17:0]', 'i_B_1', '', '']
['', 'output', '[17:0]', 'o_C_1', '', '']
['', 'input', '[17:0]', 'i_A_2', '', '']
['', 'input', '[17:0]', 'i_B_2', '', '']
['', 'output', '[17:0]', 'o_C_2', '', '']
['', 'input', '[17:0]', 'i_A_3', '', '']
['', 'input', '[17:0]', 'i_B_3', '', '']
['', 'output', '[17:0]', 'o_C_3', '', '']
['', 'input', '[17:0]', 'i_A_4', '', '']
['', 'input', '[17:0]', 'i_B_4', '', '']
['', 'output', '[17:0]', 'o_C_4', '', '']
['', 'input', '[17:0]', 'i_A_5', '', '']
['', 'input', '[17:0]', 'i_B_5', '', '']
['', 'output', '[17:0]', 'o_C_5', '', '']
['', 'input', '[17:0]', 'i_A_6', '', '']
['', 'input', '[17:0]', 'i_B_6', '', '']
['', 'output', '[17:0]', 'o_C_6', '', '']
['', 'input', '[17:0]', 'i_A_7', '', '']
['', 'input', '[17:0]', 'i_B_7', '', '']
['', 'output', '[17:0]', 'o_C_7', '', '']
['', 'input', '[17:0]', 'i_A_8', '', '']
['', 'input', '[17:0]', 'i_B_8', '', '']
['', 'output', '[17:0]', 'o_C_8', '', '']
['', 'input', '[17:0]', 'i_A_9', '', '']
['', 'input', '[17:0]', 'i_B_9', '', '']
['', 'output', '[17:0]', 'o_C_9', '', '']
['', 'input', '[17:0]', 'i_A_10', '', '']
['', 'input', '[17:0]', 'i_B_10', '', '']
['', 'output', '[17:0]', 'o_C_10', '', '']
['', 'input', '[17:0]', 'i_A_11', '', '']
['', 'input', '[17:0]', 'i_B_11', '', '']
['', 'output', '[17:0]', 'o_C_11', '', '']
['', 'input', '[17:0]', 'i_A_12', '', '']
['', 'input', '[17:0]', 'i_B_12', '', '']
['', 'output', '[17:0]', 'o_C_12', '', '']
['', 'input', '[17:0]', 'i_A_13', '', '']
['', 'input', '[17:0]', 'i_B_13', '', '']
['', 'output', '[17:0]', 'o_C_13', '', '']
['', 'input', '[17:0]', 'i_A_14', '', '']
['', 'input', '[17:0]', 'i_B_14', '', '']
['', 'output', '[17:0]', 'o_C_14', '', '']
['', 'input', '[17:0]', 'i_A_15', '', '']
['', 'input', '[17:0]', 'i_B_15', '', '']
['', 'output', '[17:0]', 'o_C_15', '', '']
['', 'output', 'o_valid', '', '']
['', 'output', 'o_ready', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'elementwise_mult_core_18_18_10_16_1', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'reset', '', '']
['', 'input', 'i_valid', '', '']
['', 'input', 'i_ready', '', '']
['', 'input', '[17:0]', 'i_A_0', '', '']
['', 'input', '[17:0]', 'i_B_0', '', '']
['', 'output', '[17:0]', 'o_C_0', '', '']
['', 'input', '[17:0]', 'i_A_1', '', '']
['', 'input', '[17:0]', 'i_B_1', '', '']
['', 'output', '[17:0]', 'o_C_1', '', '']
['', 'input', '[17:0]', 'i_A_2', '', '']
['', 'input', '[17:0]', 'i_B_2', '', '']
['', 'output', '[17:0]', 'o_C_2', '', '']
['', 'input', '[17:0]', 'i_A_3', '', '']
['', 'input', '[17:0]', 'i_B_3', '', '']
['', 'output', '[17:0]', 'o_C_3', '', '']
['', 'input', '[17:0]', 'i_A_4', '', '']
['', 'input', '[17:0]', 'i_B_4', '', '']
['', 'output', '[17:0]', 'o_C_4', '', '']
['', 'input', '[17:0]', 'i_A_5', '', '']
['', 'input', '[17:0]', 'i_B_5', '', '']
['', 'output', '[17:0]', 'o_C_5', '', '']
['', 'input', '[17:0]', 'i_A_6', '', '']
['', 'input', '[17:0]', 'i_B_6', '', '']
['', 'output', '[17:0]', 'o_C_6', '', '']
['', 'input', '[17:0]', 'i_A_7', '', '']
['', 'input', '[17:0]', 'i_B_7', '', '']
['', 'output', '[17:0]', 'o_C_7', '', '']
['', 'input', '[17:0]', 'i_A_8', '', '']
['', 'input', '[17:0]', 'i_B_8', '', '']
['', 'output', '[17:0]', 'o_C_8', '', '']
['', 'input', '[17:0]', 'i_A_9', '', '']
['', 'input', '[17:0]', 'i_B_9', '', '']
['', 'output', '[17:0]', 'o_C_9', '', '']
['', 'input', '[17:0]', 'i_A_10', '', '']
['', 'input', '[17:0]', 'i_B_10', '', '']
['', 'output', '[17:0]', 'o_C_10', '', '']
['', 'input', '[17:0]', 'i_A_11', '', '']
['', 'input', '[17:0]', 'i_B_11', '', '']
['', 'output', '[17:0]', 'o_C_11', '', '']
['', 'input', '[17:0]', 'i_A_12', '', '']
['', 'input', '[17:0]', 'i_B_12', '', '']
['', 'output', '[17:0]', 'o_C_12', '', '']
['', 'input', '[17:0]', 'i_A_13', '', '']
['', 'input', '[17:0]', 'i_B_13', '', '']
['', 'output', '[17:0]', 'o_C_13', '', '']
['', 'input', '[17:0]', 'i_A_14', '', '']
['', 'input', '[17:0]', 'i_B_14', '', '']
['', 'output', '[17:0]', 'o_C_14', '', '']
['', 'input', '[17:0]', 'i_A_15', '', '']
['', 'input', '[17:0]', 'i_B_15', '', '']
['', 'output', '[17:0]', 'o_C_15', '', '']
['', 'output', 'o_valid', '', '']
['', 'output', 'o_ready', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_mult_core_18_18_10_16_1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'lstm_gate_18_10_16_1', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'reset', '', '']
['', 'input', 'i_ready', '', '']
['', 'input', 'i_valid', '', '']
['', 'input', '[17:0]', 'stage1_result_0', '', '']
['', 'input', '[17:0]', 'weight_0', '', '']
['', 'input', '[17:0]', 'Ct_1_0', '', '']
['', 'input', '[17:0]', 'bias_0', '', '']
['', 'output', '[17:0]', 'gate_output_0', '', '']
['', 'input', '[17:0]', 'stage1_result_1', '', '']
['', 'input', '[17:0]', 'weight_1', '', '']
['', 'input', '[17:0]', 'Ct_1_1', '', '']
['', 'input', '[17:0]', 'bias_1', '', '']
['', 'output', '[17:0]', 'gate_output_1', '', '']
['', 'input', '[17:0]', 'stage1_result_2', '', '']
['', 'input', '[17:0]', 'weight_2', '', '']
['', 'input', '[17:0]', 'Ct_1_2', '', '']
['', 'input', '[17:0]', 'bias_2', '', '']
['', 'output', '[17:0]', 'gate_output_2', '', '']
['', 'input', '[17:0]', 'stage1_result_3', '', '']
['', 'input', '[17:0]', 'weight_3', '', '']
['', 'input', '[17:0]', 'Ct_1_3', '', '']
['', 'input', '[17:0]', 'bias_3', '', '']
['', 'output', '[17:0]', 'gate_output_3', '', '']
['', 'input', '[17:0]', 'stage1_result_4', '', '']
['', 'input', '[17:0]', 'weight_4', '', '']
['', 'input', '[17:0]', 'Ct_1_4', '', '']
['', 'input', '[17:0]', 'bias_4', '', '']
['', 'output', '[17:0]', 'gate_output_4', '', '']
['', 'input', '[17:0]', 'stage1_result_5', '', '']
['', 'input', '[17:0]', 'weight_5', '', '']
['', 'input', '[17:0]', 'Ct_1_5', '', '']
['', 'input', '[17:0]', 'bias_5', '', '']
['', 'output', '[17:0]', 'gate_output_5', '', '']
['', 'input', '[17:0]', 'stage1_result_6', '', '']
['', 'input', '[17:0]', 'weight_6', '', '']
['', 'input', '[17:0]', 'Ct_1_6', '', '']
['', 'input', '[17:0]', 'bias_6', '', '']
['', 'output', '[17:0]', 'gate_output_6', '', '']
['', 'input', '[17:0]', 'stage1_result_7', '', '']
['', 'input', '[17:0]', 'weight_7', '', '']
['', 'input', '[17:0]', 'Ct_1_7', '', '']
['', 'input', '[17:0]', 'bias_7', '', '']
['', 'output', '[17:0]', 'gate_output_7', '', '']
['', 'input', '[17:0]', 'stage1_result_8', '', '']
['', 'input', '[17:0]', 'weight_8', '', '']
['', 'input', '[17:0]', 'Ct_1_8', '', '']
['', 'input', '[17:0]', 'bias_8', '', '']
['', 'output', '[17:0]', 'gate_output_8', '', '']
['', 'input', '[17:0]', 'stage1_result_9', '', '']
['', 'input', '[17:0]', 'weight_9', '', '']
['', 'input', '[17:0]', 'Ct_1_9', '', '']
['', 'input', '[17:0]', 'bias_9', '', '']
['', 'output', '[17:0]', 'gate_output_9', '', '']
['', 'input', '[17:0]', 'stage1_result_10', '', '']
['', 'input', '[17:0]', 'weight_10', '', '']
['', 'input', '[17:0]', 'Ct_1_10', '', '']
['', 'input', '[17:0]', 'bias_10', '', '']
['', 'output', '[17:0]', 'gate_output_10', '', '']
['', 'input', '[17:0]', 'stage1_result_11', '', '']
['', 'input', '[17:0]', 'weight_11', '', '']
['', 'input', '[17:0]', 'Ct_1_11', '', '']
['', 'input', '[17:0]', 'bias_11', '', '']
['', 'output', '[17:0]', 'gate_output_11', '', '']
['', 'input', '[17:0]', 'stage1_result_12', '', '']
['', 'input', '[17:0]', 'weight_12', '', '']
['', 'input', '[17:0]', 'Ct_1_12', '', '']
['', 'input', '[17:0]', 'bias_12', '', '']
['', 'output', '[17:0]', 'gate_output_12', '', '']
['', 'input', '[17:0]', 'stage1_result_13', '', '']
['', 'input', '[17:0]', 'weight_13', '', '']
['', 'input', '[17:0]', 'Ct_1_13', '', '']
['', 'input', '[17:0]', 'bias_13', '', '']
['', 'output', '[17:0]', 'gate_output_13', '', '']
['', 'input', '[17:0]', 'stage1_result_14', '', '']
['', 'input', '[17:0]', 'weight_14', '', '']
['', 'input', '[17:0]', 'Ct_1_14', '', '']
['', 'input', '[17:0]', 'bias_14', '', '']
['', 'output', '[17:0]', 'gate_output_14', '', '']
['', 'input', '[17:0]', 'stage1_result_15', '', '']
['', 'input', '[17:0]', 'weight_15', '', '']
['', 'input', '[17:0]', 'Ct_1_15', '', '']
['', 'input', '[17:0]', 'bias_15', '', '']
['', 'output', '[17:0]', 'gate_output_15', '', '']
['', 'output', 'o_valid', '', '']
['', 'output', 'o_ready', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'matrix_times_two_vectors_18_10_1_672_16_1', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'reset', '', '']
['', 'input', 'enable', '', '']
['', 'input', 'i_ready', '', '']
['', 'input', 'i_valid', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_0', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_1', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_2', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_3', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_4', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_5', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_6', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_7', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_8', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_9', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_10', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_11', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_12', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_13', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_14', '', '']
['', 'input', '[17:0]', 'i_Xt_Yt_1_15', '', '']
['', 'input', '[17:0]', 'i_Wxr_real_0_0', '', '']
['', 'input', '[17:0]', 'i_Wxr_imag_0_0', '', '']
['', 'input', '[17:0]', 'i_Wxr_real_0_1', '', '']
['', 'input', '[17:0]', 'i_Wxr_imag_0_1', '', '']
['', 'input', '[17:0]', 'i_Wxr_real_0_2', '', '']
['', 'input', '[17:0]', 'i_Wxr_imag_0_2', '', '']
['', 'input', '[17:0]', 'i_Wxr_real_0_3', '', '']
['', 'input', '[17:0]', 'i_Wxr_imag_0_3', '', '']
['', 'input', '[17:0]', 'i_Wxr_real_0_4', '', '']
['', 'input', '[17:0]', 'i_Wxr_imag_0_4', '', '']
['', 'input', '[17:0]', 'i_Wxr_real_0_5', '', '']
['', 'input', '[17:0]', 'i_Wxr_imag_0_5', '', '']
['', 'input', '[17:0]', 'i_Wxr_real_0_6', '', '']
['', 'input', '[17:0]', 'i_Wxr_imag_0_6', '', '']
['', 'input', '[17:0]', 'i_Wxr_real_0_7', '', '']
['', 'input', '[17:0]', 'i_Wxr_imag_0_7', '', '']
['', 'input', '[17:0]', 'i_Wxr_real_0_8', '', '']
['', 'input', '[17:0]', 'i_Wxr_imag_0_8', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_0_0', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_0_1', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_0_2', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_0_3', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_0_4', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_0_5', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_0_6', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_0_7', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_0_8', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_0_9', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_0_10', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_0_11', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_0_12', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_0_13', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_0_14', '', '']
['', 'output', '[17:0]', 'o_W_times_X_Y_0_15', '', '']
['', 'output', 'o_valid', '', '']
['', 'output', 'o_ready', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/matrix_times_two_vectors_18_10_1_672_16_1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'reset', '', '']
['', 'input', 'i_ready', '', '']
['', 'input', 'i_valid', '', '']
['', 'input', '[17:0]', 'i_X_0', '', '']
['', 'input', '[17:0]', 'i_X_1', '', '']
['', 'input', '[17:0]', 'i_X_2', '', '']
['', 'input', '[17:0]', 'i_X_3', '', '']
['', 'input', '[17:0]', 'i_X_4', '', '']
['', 'input', '[17:0]', 'i_X_5', '', '']
['', 'input', '[17:0]', 'i_X_6', '', '']
['', 'input', '[17:0]', 'i_X_7', '', '']
['', 'input', '[17:0]', 'i_X_8', '', '']
['', 'input', '[17:0]', 'i_X_9', '', '']
['', 'input', '[17:0]', 'i_X_10', '', '']
['', 'input', '[17:0]', 'i_X_11', '', '']
['', 'input', '[17:0]', 'i_X_12', '', '']
['', 'input', '[17:0]', 'i_X_13', '', '']
['', 'input', '[17:0]', 'i_X_14', '', '']
['', 'input', '[17:0]', 'i_X_15', '', '']
['', 'input', '[17:0]', 'i_W_real_0_0', '', '']
['', 'input', '[17:0]', 'i_W_imag_0_0', '', '']
['', 'input', '[17:0]', 'i_W_real_0_1', '', '']
['', 'input', '[17:0]', 'i_W_imag_0_1', '', '']
['', 'input', '[17:0]', 'i_W_real_0_2', '', '']
['', 'input', '[17:0]', 'i_W_imag_0_2', '', '']
['', 'input', '[17:0]', 'i_W_real_0_3', '', '']
['', 'input', '[17:0]', 'i_W_imag_0_3', '', '']
['', 'input', '[17:0]', 'i_W_real_0_4', '', '']
['', 'input', '[17:0]', 'i_W_imag_0_4', '', '']
['', 'input', '[17:0]', 'i_W_real_0_5', '', '']
['', 'input', '[17:0]', 'i_W_imag_0_5', '', '']
['', 'input', '[17:0]', 'i_W_real_0_6', '', '']
['', 'input', '[17:0]', 'i_W_imag_0_6', '', '']
['', 'input', '[17:0]', 'i_W_real_0_7', '', '']
['', 'input', '[17:0]', 'i_W_imag_0_7', '', '']
['', 'input', '[17:0]', 'i_W_real_0_8', '', '']
['', 'input', '[17:0]', 'i_W_imag_0_8', '', '']
['', 'output', '[17:0]', 'o_Y_0_0', '', '']
['', 'output', '[17:0]', 'o_Y_0_1', '', '']
['', 'output', '[17:0]', 'o_Y_0_2', '', '']
['', 'output', '[17:0]', 'o_Y_0_3', '', '']
['', 'output', '[17:0]', 'o_Y_0_4', '', '']
['', 'output', '[17:0]', 'o_Y_0_5', '', '']
['', 'output', '[17:0]', 'o_Y_0_6', '', '']
['', 'output', '[17:0]', 'o_Y_0_7', '', '']
['', 'output', '[17:0]', 'o_Y_0_8', '', '']
['', 'output', '[17:0]', 'o_Y_0_9', '', '']
['', 'output', '[17:0]', 'o_Y_0_10', '', '']
['', 'output', '[17:0]', 'o_Y_0_11', '', '']
['', 'output', '[17:0]', 'o_Y_0_12', '', '']
['', 'output', '[17:0]', 'o_Y_0_13', '', '']
['', 'output', '[17:0]', 'o_Y_0_14', '', '']
['', 'output', '[17:0]', 'o_Y_0_15', '', '']
['', 'output', 'o_valid', '', '']
['', 'output', 'o_ready', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'output_activation_18_10_16_1', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'reset', '', '']
['', 'input', 'i_ready', '', '']
['', 'input', 'i_valid', '', '']
['', 'input', '[17:0]', 'stage1_result_0', '', '']
['', 'input', '[17:0]', 'bias_0', '', '']
['', 'output', '[17:0]', 'output_value_0', '', '']
['', 'input', '[17:0]', 'stage1_result_1', '', '']
['', 'input', '[17:0]', 'bias_1', '', '']
['', 'output', '[17:0]', 'output_value_1', '', '']
['', 'input', '[17:0]', 'stage1_result_2', '', '']
['', 'input', '[17:0]', 'bias_2', '', '']
['', 'output', '[17:0]', 'output_value_2', '', '']
['', 'input', '[17:0]', 'stage1_result_3', '', '']
['', 'input', '[17:0]', 'bias_3', '', '']
['', 'output', '[17:0]', 'output_value_3', '', '']
['', 'input', '[17:0]', 'stage1_result_4', '', '']
['', 'input', '[17:0]', 'bias_4', '', '']
['', 'output', '[17:0]', 'output_value_4', '', '']
['', 'input', '[17:0]', 'stage1_result_5', '', '']
['', 'input', '[17:0]', 'bias_5', '', '']
['', 'output', '[17:0]', 'output_value_5', '', '']
['', 'input', '[17:0]', 'stage1_result_6', '', '']
['', 'input', '[17:0]', 'bias_6', '', '']
['', 'output', '[17:0]', 'output_value_6', '', '']
['', 'input', '[17:0]', 'stage1_result_7', '', '']
['', 'input', '[17:0]', 'bias_7', '', '']
['', 'output', '[17:0]', 'output_value_7', '', '']
['', 'input', '[17:0]', 'stage1_result_8', '', '']
['', 'input', '[17:0]', 'bias_8', '', '']
['', 'output', '[17:0]', 'output_value_8', '', '']
['', 'input', '[17:0]', 'stage1_result_9', '', '']
['', 'input', '[17:0]', 'bias_9', '', '']
['', 'output', '[17:0]', 'output_value_9', '', '']
['', 'input', '[17:0]', 'stage1_result_10', '', '']
['', 'input', '[17:0]', 'bias_10', '', '']
['', 'output', '[17:0]', 'output_value_10', '', '']
['', 'input', '[17:0]', 'stage1_result_11', '', '']
['', 'input', '[17:0]', 'bias_11', '', '']
['', 'output', '[17:0]', 'output_value_11', '', '']
['', 'input', '[17:0]', 'stage1_result_12', '', '']
['', 'input', '[17:0]', 'bias_12', '', '']
['', 'output', '[17:0]', 'output_value_12', '', '']
['', 'input', '[17:0]', 'stage1_result_13', '', '']
['', 'input', '[17:0]', 'bias_13', '', '']
['', 'output', '[17:0]', 'output_value_13', '', '']
['', 'input', '[17:0]', 'stage1_result_14', '', '']
['', 'input', '[17:0]', 'bias_14', '', '']
['', 'output', '[17:0]', 'output_value_14', '', '']
['', 'input', '[17:0]', 'stage1_result_15', '', '']
['', 'input', '[17:0]', 'bias_15', '', '']
['', 'output', '[17:0]', 'output_value_15', '', '']
['', 'output', 'o_valid', '', '']
['', 'output', 'o_ready', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'pipelined_input_18_1_16', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'reset', '', '']
['', 'input', 'enable', '', '']
['', 'input', 'load_input', '', '']
['', 'input', '[17:0]', 'i_data_0_0', '', '']
['', 'input', '[17:0]', 'i_data_0_1', '', '']
['', 'input', '[17:0]', 'i_data_0_2', '', '']
['', 'input', '[17:0]', 'i_data_0_3', '', '']
['', 'input', '[17:0]', 'i_data_0_4', '', '']
['', 'input', '[17:0]', 'i_data_0_5', '', '']
['', 'input', '[17:0]', 'i_data_0_6', '', '']
['', 'input', '[17:0]', 'i_data_0_7', '', '']
['', 'input', '[17:0]', 'i_data_0_8', '', '']
['', 'input', '[17:0]', 'i_data_0_9', '', '']
['', 'input', '[17:0]', 'i_data_0_10', '', '']
['', 'input', '[17:0]', 'i_data_0_11', '', '']
['', 'input', '[17:0]', 'i_data_0_12', '', '']
['', 'input', '[17:0]', 'i_data_0_13', '', '']
['', 'input', '[17:0]', 'i_data_0_14', '', '']
['', 'input', '[17:0]', 'i_data_0_15', '', '']
['', 'output', '[17:0]', 'o_data_0', '', '']
['', 'output', '[17:0]', 'o_data_1', '', '']
['', 'output', '[17:0]', 'o_data_2', '', '']
['', 'output', '[17:0]', 'o_data_3', '', '']
['', 'output', '[17:0]', 'o_data_4', '', '']
['', 'output', '[17:0]', 'o_data_5', '', '']
['', 'output', '[17:0]', 'o_data_6', '', '']
['', 'output', '[17:0]', 'o_data_7', '', '']
['', 'output', '[17:0]', 'o_data_8', '', '']
['', 'output', '[17:0]', 'o_data_9', '', '']
['', 'output', '[17:0]', 'o_data_10', '', '']
['', 'output', '[17:0]', 'o_data_11', '', '']
['', 'output', '[17:0]', 'o_data_12', '', '']
['', 'output', '[17:0]', 'o_data_13', '', '']
['', 'output', '[17:0]', 'o_data_14', '', '']
['', 'output', '[17:0]', 'o_data_15', '', '']
['', 'output', 'o_valid', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/pipelined_input_18_1_16
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'shift_register_group_18_16_10', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'enable', '', '']
['', 'input', '[17:0]', 'in_0', '', '']
['', 'output', '[17:0]', 'out_0', '', '']
['', 'input', '[17:0]', 'in_1', '', '']
['', 'output', '[17:0]', 'out_1', '', '']
['', 'input', '[17:0]', 'in_2', '', '']
['', 'output', '[17:0]', 'out_2', '', '']
['', 'input', '[17:0]', 'in_3', '', '']
['', 'output', '[17:0]', 'out_3', '', '']
['', 'input', '[17:0]', 'in_4', '', '']
['', 'output', '[17:0]', 'out_4', '', '']
['', 'input', '[17:0]', 'in_5', '', '']
['', 'output', '[17:0]', 'out_5', '', '']
['', 'input', '[17:0]', 'in_6', '', '']
['', 'output', '[17:0]', 'out_6', '', '']
['', 'input', '[17:0]', 'in_7', '', '']
['', 'output', '[17:0]', 'out_7', '', '']
['', 'input', '[17:0]', 'in_8', '', '']
['', 'output', '[17:0]', 'out_8', '', '']
['', 'input', '[17:0]', 'in_9', '', '']
['', 'output', '[17:0]', 'out_9', '', '']
['', 'input', '[17:0]', 'in_10', '', '']
['', 'output', '[17:0]', 'out_10', '', '']
['', 'input', '[17:0]', 'in_11', '', '']
['', 'output', '[17:0]', 'out_11', '', '']
['', 'input', '[17:0]', 'in_12', '', '']
['', 'output', '[17:0]', 'out_12', '', '']
['', 'input', '[17:0]', 'in_13', '', '']
['', 'output', '[17:0]', 'out_13', '', '']
['', 'input', '[17:0]', 'in_14', '', '']
['', 'output', '[17:0]', 'out_14', '', '']
['', 'input', '[17:0]', 'in_15', '', '']
['', 'output', '[17:0]', 'out_15', '', '']
['', 'input', 'reset', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/shift_register_group_18_16_10
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'shift_register_group_18_16_14', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'enable', '', '']
['', 'input', '[17:0]', 'in_0', '', '']
['', 'output', '[17:0]', 'out_0', '', '']
['', 'input', '[17:0]', 'in_1', '', '']
['', 'output', '[17:0]', 'out_1', '', '']
['', 'input', '[17:0]', 'in_2', '', '']
['', 'output', '[17:0]', 'out_2', '', '']
['', 'input', '[17:0]', 'in_3', '', '']
['', 'output', '[17:0]', 'out_3', '', '']
['', 'input', '[17:0]', 'in_4', '', '']
['', 'output', '[17:0]', 'out_4', '', '']
['', 'input', '[17:0]', 'in_5', '', '']
['', 'output', '[17:0]', 'out_5', '', '']
['', 'input', '[17:0]', 'in_6', '', '']
['', 'output', '[17:0]', 'out_6', '', '']
['', 'input', '[17:0]', 'in_7', '', '']
['', 'output', '[17:0]', 'out_7', '', '']
['', 'input', '[17:0]', 'in_8', '', '']
['', 'output', '[17:0]', 'out_8', '', '']
['', 'input', '[17:0]', 'in_9', '', '']
['', 'output', '[17:0]', 'out_9', '', '']
['', 'input', '[17:0]', 'in_10', '', '']
['', 'output', '[17:0]', 'out_10', '', '']
['', 'input', '[17:0]', 'in_11', '', '']
['', 'output', '[17:0]', 'out_11', '', '']
['', 'input', '[17:0]', 'in_12', '', '']
['', 'output', '[17:0]', 'out_12', '', '']
['', 'input', '[17:0]', 'in_13', '', '']
['', 'output', '[17:0]', 'out_13', '', '']
['', 'input', '[17:0]', 'in_14', '', '']
['', 'output', '[17:0]', 'out_14', '', '']
['', 'input', '[17:0]', 'in_15', '', '']
['', 'output', '[17:0]', 'out_15', '', '']
['', 'input', 'reset', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/shift_register_group_18_16_14
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'shift_register_group_18_16_6', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'enable', '', '']
['', 'input', '[17:0]', 'in_0', '', '']
['', 'output', '[17:0]', 'out_0', '', '']
['', 'input', '[17:0]', 'in_1', '', '']
['', 'output', '[17:0]', 'out_1', '', '']
['', 'input', '[17:0]', 'in_2', '', '']
['', 'output', '[17:0]', 'out_2', '', '']
['', 'input', '[17:0]', 'in_3', '', '']
['', 'output', '[17:0]', 'out_3', '', '']
['', 'input', '[17:0]', 'in_4', '', '']
['', 'output', '[17:0]', 'out_4', '', '']
['', 'input', '[17:0]', 'in_5', '', '']
['', 'output', '[17:0]', 'out_5', '', '']
['', 'input', '[17:0]', 'in_6', '', '']
['', 'output', '[17:0]', 'out_6', '', '']
['', 'input', '[17:0]', 'in_7', '', '']
['', 'output', '[17:0]', 'out_7', '', '']
['', 'input', '[17:0]', 'in_8', '', '']
['', 'output', '[17:0]', 'out_8', '', '']
['', 'input', '[17:0]', 'in_9', '', '']
['', 'output', '[17:0]', 'out_9', '', '']
['', 'input', '[17:0]', 'in_10', '', '']
['', 'output', '[17:0]', 'out_10', '', '']
['', 'input', '[17:0]', 'in_11', '', '']
['', 'output', '[17:0]', 'out_11', '', '']
['', 'input', '[17:0]', 'in_12', '', '']
['', 'output', '[17:0]', 'out_12', '', '']
['', 'input', '[17:0]', 'in_13', '', '']
['', 'output', '[17:0]', 'out_13', '', '']
['', 'input', '[17:0]', 'in_14', '', '']
['', 'output', '[17:0]', 'out_14', '', '']
['', 'input', '[17:0]', 'in_15', '', '']
['', 'output', '[17:0]', 'out_15', '', '']
['', 'input', 'reset', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/shift_register_group_18_16_6
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'stage1_parameter_buffer_18_1_16_42_2688', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'reset', '', '']
['', 'output', '[17:0]', 'Wixr_real_0_0', '', '']
['', 'output', '[17:0]', 'Wixr_imag_0_0', '', '']
['', 'output', '[17:0]', 'Wfxr_real_0_0', '', '']
['', 'output', '[17:0]', 'Wfxr_imag_0_0', '', '']
['', 'output', '[17:0]', 'Woxr_real_0_0', '', '']
['', 'output', '[17:0]', 'Woxr_imag_0_0', '', '']
['', 'output', '[17:0]', 'Wcxr_real_0_0', '', '']
['', 'output', '[17:0]', 'Wcxr_imag_0_0', '', '']
['', 'output', '[17:0]', 'Wixr_real_0_1', '', '']
['', 'output', '[17:0]', 'Wixr_imag_0_1', '', '']
['', 'output', '[17:0]', 'Wfxr_real_0_1', '', '']
['', 'output', '[17:0]', 'Wfxr_imag_0_1', '', '']
['', 'output', '[17:0]', 'Woxr_real_0_1', '', '']
['', 'output', '[17:0]', 'Woxr_imag_0_1', '', '']
['', 'output', '[17:0]', 'Wcxr_real_0_1', '', '']
['', 'output', '[17:0]', 'Wcxr_imag_0_1', '', '']
['', 'output', '[17:0]', 'Wixr_real_0_2', '', '']
['', 'output', '[17:0]', 'Wixr_imag_0_2', '', '']
['', 'output', '[17:0]', 'Wfxr_real_0_2', '', '']
['', 'output', '[17:0]', 'Wfxr_imag_0_2', '', '']
['', 'output', '[17:0]', 'Woxr_real_0_2', '', '']
['', 'output', '[17:0]', 'Woxr_imag_0_2', '', '']
['', 'output', '[17:0]', 'Wcxr_real_0_2', '', '']
['', 'output', '[17:0]', 'Wcxr_imag_0_2', '', '']
['', 'output', '[17:0]', 'Wixr_real_0_3', '', '']
['', 'output', '[17:0]', 'Wixr_imag_0_3', '', '']
['', 'output', '[17:0]', 'Wfxr_real_0_3', '', '']
['', 'output', '[17:0]', 'Wfxr_imag_0_3', '', '']
['', 'output', '[17:0]', 'Woxr_real_0_3', '', '']
['', 'output', '[17:0]', 'Woxr_imag_0_3', '', '']
['', 'output', '[17:0]', 'Wcxr_real_0_3', '', '']
['', 'output', '[17:0]', 'Wcxr_imag_0_3', '', '']
['', 'output', '[17:0]', 'Wixr_real_0_4', '', '']
['', 'output', '[17:0]', 'Wixr_imag_0_4', '', '']
['', 'output', '[17:0]', 'Wfxr_real_0_4', '', '']
['', 'output', '[17:0]', 'Wfxr_imag_0_4', '', '']
['', 'output', '[17:0]', 'Woxr_real_0_4', '', '']
['', 'output', '[17:0]', 'Woxr_imag_0_4', '', '']
['', 'output', '[17:0]', 'Wcxr_real_0_4', '', '']
['', 'output', '[17:0]', 'Wcxr_imag_0_4', '', '']
['', 'output', '[17:0]', 'Wixr_real_0_5', '', '']
['', 'output', '[17:0]', 'Wixr_imag_0_5', '', '']
['', 'output', '[17:0]', 'Wfxr_real_0_5', '', '']
['', 'output', '[17:0]', 'Wfxr_imag_0_5', '', '']
['', 'output', '[17:0]', 'Woxr_real_0_5', '', '']
['', 'output', '[17:0]', 'Woxr_imag_0_5', '', '']
['', 'output', '[17:0]', 'Wcxr_real_0_5', '', '']
['', 'output', '[17:0]', 'Wcxr_imag_0_5', '', '']
['', 'output', '[17:0]', 'Wixr_real_0_6', '', '']
['', 'output', '[17:0]', 'Wixr_imag_0_6', '', '']
['', 'output', '[17:0]', 'Wfxr_real_0_6', '', '']
['', 'output', '[17:0]', 'Wfxr_imag_0_6', '', '']
['', 'output', '[17:0]', 'Woxr_real_0_6', '', '']
['', 'output', '[17:0]', 'Woxr_imag_0_6', '', '']
['', 'output', '[17:0]', 'Wcxr_real_0_6', '', '']
['', 'output', '[17:0]', 'Wcxr_imag_0_6', '', '']
['', 'output', '[17:0]', 'Wixr_real_0_7', '', '']
['', 'output', '[17:0]', 'Wixr_imag_0_7', '', '']
['', 'output', '[17:0]', 'Wfxr_real_0_7', '', '']
['', 'output', '[17:0]', 'Wfxr_imag_0_7', '', '']
['', 'output', '[17:0]', 'Woxr_real_0_7', '', '']
['', 'output', '[17:0]', 'Woxr_imag_0_7', '', '']
['', 'output', '[17:0]', 'Wcxr_real_0_7', '', '']
['', 'output', '[17:0]', 'Wcxr_imag_0_7', '', '']
['', 'output', '[17:0]', 'Wixr_real_0_8', '', '']
['', 'output', '[17:0]', 'Wixr_imag_0_8', '', '']
['', 'output', '[17:0]', 'Wfxr_real_0_8', '', '']
['', 'output', '[17:0]', 'Wfxr_imag_0_8', '', '']
['', 'output', '[17:0]', 'Woxr_real_0_8', '', '']
['', 'output', '[17:0]', 'Woxr_imag_0_8', '', '']
['', 'output', '[17:0]', 'Wcxr_real_0_8', '', '']
['', 'output', '[17:0]', 'Wcxr_imag_0_8', '', '']
['', 'input', 'incr_index', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage1_parameter_buffer_18_1_16_42_2688
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'stage2_Ct_buffer_18_1_16_64', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'reset', '', '']
['', 'input', 'wen', '', '']
['', 'input', 'ren', '', '']
['', 'input', '[17:0]', 'i_Ct_0', '', '']
['', 'input', '[17:0]', 'i_Ct_1', '', '']
['', 'input', '[17:0]', 'i_Ct_2', '', '']
['', 'input', '[17:0]', 'i_Ct_3', '', '']
['', 'input', '[17:0]', 'i_Ct_4', '', '']
['', 'input', '[17:0]', 'i_Ct_5', '', '']
['', 'input', '[17:0]', 'i_Ct_6', '', '']
['', 'input', '[17:0]', 'i_Ct_7', '', '']
['', 'input', '[17:0]', 'i_Ct_8', '', '']
['', 'input', '[17:0]', 'i_Ct_9', '', '']
['', 'input', '[17:0]', 'i_Ct_10', '', '']
['', 'input', '[17:0]', 'i_Ct_11', '', '']
['', 'input', '[17:0]', 'i_Ct_12', '', '']
['', 'input', '[17:0]', 'i_Ct_13', '', '']
['', 'input', '[17:0]', 'i_Ct_14', '', '']
['', 'input', '[17:0]', 'i_Ct_15', '', '']
['', 'output', '[17:0]', 'o_Ct_0', '', '']
['', 'output', '[17:0]', 'o_Ct_1', '', '']
['', 'output', '[17:0]', 'o_Ct_2', '', '']
['', 'output', '[17:0]', 'o_Ct_3', '', '']
['', 'output', '[17:0]', 'o_Ct_4', '', '']
['', 'output', '[17:0]', 'o_Ct_5', '', '']
['', 'output', '[17:0]', 'o_Ct_6', '', '']
['', 'output', '[17:0]', 'o_Ct_7', '', '']
['', 'output', '[17:0]', 'o_Ct_8', '', '']
['', 'output', '[17:0]', 'o_Ct_9', '', '']
['', 'output', '[17:0]', 'o_Ct_10', '', '']
['', 'output', '[17:0]', 'o_Ct_11', '', '']
['', 'output', '[17:0]', 'o_Ct_12', '', '']
['', 'output', '[17:0]', 'o_Ct_13', '', '']
['', 'output', '[17:0]', 'o_Ct_14', '', '']
['', 'output', '[17:0]', 'o_Ct_15', '', '']
['', 'output', 'o_valid', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage2_Ct_buffer_18_1_16_64
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'stage2_parameter_buffer_18_1_16_64', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'reset', '', '']
['', 'output', '[17:0]', 'o_Wic_0', '', '']
['', 'output', '[17:0]', 'o_bi_0', '', '']
['', 'output', '[17:0]', 'o_Wfc_0', '', '']
['', 'output', '[17:0]', 'o_bf_0', '', '']
['', 'output', '[17:0]', 'o_Woc_0', '', '']
['', 'output', '[17:0]', 'o_bo_0', '', '']
['', 'output', '[17:0]', 'o_bc_0', '', '']
['', 'output', '[17:0]', 'o_Wic_1', '', '']
['', 'output', '[17:0]', 'o_bi_1', '', '']
['', 'output', '[17:0]', 'o_Wfc_1', '', '']
['', 'output', '[17:0]', 'o_bf_1', '', '']
['', 'output', '[17:0]', 'o_Woc_1', '', '']
['', 'output', '[17:0]', 'o_bo_1', '', '']
['', 'output', '[17:0]', 'o_bc_1', '', '']
['', 'output', '[17:0]', 'o_Wic_2', '', '']
['', 'output', '[17:0]', 'o_bi_2', '', '']
['', 'output', '[17:0]', 'o_Wfc_2', '', '']
['', 'output', '[17:0]', 'o_bf_2', '', '']
['', 'output', '[17:0]', 'o_Woc_2', '', '']
['', 'output', '[17:0]', 'o_bo_2', '', '']
['', 'output', '[17:0]', 'o_bc_2', '', '']
['', 'output', '[17:0]', 'o_Wic_3', '', '']
['', 'output', '[17:0]', 'o_bi_3', '', '']
['', 'output', '[17:0]', 'o_Wfc_3', '', '']
['', 'output', '[17:0]', 'o_bf_3', '', '']
['', 'output', '[17:0]', 'o_Woc_3', '', '']
['', 'output', '[17:0]', 'o_bo_3', '', '']
['', 'output', '[17:0]', 'o_bc_3', '', '']
['', 'output', '[17:0]', 'o_Wic_4', '', '']
['', 'output', '[17:0]', 'o_bi_4', '', '']
['', 'output', '[17:0]', 'o_Wfc_4', '', '']
['', 'output', '[17:0]', 'o_bf_4', '', '']
['', 'output', '[17:0]', 'o_Woc_4', '', '']
['', 'output', '[17:0]', 'o_bo_4', '', '']
['', 'output', '[17:0]', 'o_bc_4', '', '']
['', 'output', '[17:0]', 'o_Wic_5', '', '']
['', 'output', '[17:0]', 'o_bi_5', '', '']
['', 'output', '[17:0]', 'o_Wfc_5', '', '']
['', 'output', '[17:0]', 'o_bf_5', '', '']
['', 'output', '[17:0]', 'o_Woc_5', '', '']
['', 'output', '[17:0]', 'o_bo_5', '', '']
['', 'output', '[17:0]', 'o_bc_5', '', '']
['', 'output', '[17:0]', 'o_Wic_6', '', '']
['', 'output', '[17:0]', 'o_bi_6', '', '']
['', 'output', '[17:0]', 'o_Wfc_6', '', '']
['', 'output', '[17:0]', 'o_bf_6', '', '']
['', 'output', '[17:0]', 'o_Woc_6', '', '']
['', 'output', '[17:0]', 'o_bo_6', '', '']
['', 'output', '[17:0]', 'o_bc_6', '', '']
['', 'output', '[17:0]', 'o_Wic_7', '', '']
['', 'output', '[17:0]', 'o_bi_7', '', '']
['', 'output', '[17:0]', 'o_Wfc_7', '', '']
['', 'output', '[17:0]', 'o_bf_7', '', '']
['', 'output', '[17:0]', 'o_Woc_7', '', '']
['', 'output', '[17:0]', 'o_bo_7', '', '']
['', 'output', '[17:0]', 'o_bc_7', '', '']
['', 'output', '[17:0]', 'o_Wic_8', '', '']
['', 'output', '[17:0]', 'o_bi_8', '', '']
['', 'output', '[17:0]', 'o_Wfc_8', '', '']
['', 'output', '[17:0]', 'o_bf_8', '', '']
['', 'output', '[17:0]', 'o_Woc_8', '', '']
['', 'output', '[17:0]', 'o_bo_8', '', '']
['', 'output', '[17:0]', 'o_bc_8', '', '']
['', 'output', '[17:0]', 'o_Wic_9', '', '']
['', 'output', '[17:0]', 'o_bi_9', '', '']
['', 'output', '[17:0]', 'o_Wfc_9', '', '']
['', 'output', '[17:0]', 'o_bf_9', '', '']
['', 'output', '[17:0]', 'o_Woc_9', '', '']
['', 'output', '[17:0]', 'o_bo_9', '', '']
['', 'output', '[17:0]', 'o_bc_9', '', '']
['', 'output', '[17:0]', 'o_Wic_10', '', '']
['', 'output', '[17:0]', 'o_bi_10', '', '']
['', 'output', '[17:0]', 'o_Wfc_10', '', '']
['', 'output', '[17:0]', 'o_bf_10', '', '']
['', 'output', '[17:0]', 'o_Woc_10', '', '']
['', 'output', '[17:0]', 'o_bo_10', '', '']
['', 'output', '[17:0]', 'o_bc_10', '', '']
['', 'output', '[17:0]', 'o_Wic_11', '', '']
['', 'output', '[17:0]', 'o_bi_11', '', '']
['', 'output', '[17:0]', 'o_Wfc_11', '', '']
['', 'output', '[17:0]', 'o_bf_11', '', '']
['', 'output', '[17:0]', 'o_Woc_11', '', '']
['', 'output', '[17:0]', 'o_bo_11', '', '']
['', 'output', '[17:0]', 'o_bc_11', '', '']
['', 'output', '[17:0]', 'o_Wic_12', '', '']
['', 'output', '[17:0]', 'o_bi_12', '', '']
['', 'output', '[17:0]', 'o_Wfc_12', '', '']
['', 'output', '[17:0]', 'o_bf_12', '', '']
['', 'output', '[17:0]', 'o_Woc_12', '', '']
['', 'output', '[17:0]', 'o_bo_12', '', '']
['', 'output', '[17:0]', 'o_bc_12', '', '']
['', 'output', '[17:0]', 'o_Wic_13', '', '']
['', 'output', '[17:0]', 'o_bi_13', '', '']
['', 'output', '[17:0]', 'o_Wfc_13', '', '']
['', 'output', '[17:0]', 'o_bf_13', '', '']
['', 'output', '[17:0]', 'o_Woc_13', '', '']
['', 'output', '[17:0]', 'o_bo_13', '', '']
['', 'output', '[17:0]', 'o_bc_13', '', '']
['', 'output', '[17:0]', 'o_Wic_14', '', '']
['', 'output', '[17:0]', 'o_bi_14', '', '']
['', 'output', '[17:0]', 'o_Wfc_14', '', '']
['', 'output', '[17:0]', 'o_bf_14', '', '']
['', 'output', '[17:0]', 'o_Woc_14', '', '']
['', 'output', '[17:0]', 'o_bo_14', '', '']
['', 'output', '[17:0]', 'o_bc_14', '', '']
['', 'output', '[17:0]', 'o_Wic_15', '', '']
['', 'output', '[17:0]', 'o_bi_15', '', '']
['', 'output', '[17:0]', 'o_Wfc_15', '', '']
['', 'output', '[17:0]', 'o_bf_15', '', '']
['', 'output', '[17:0]', 'o_Woc_15', '', '']
['', 'output', '[17:0]', 'o_bo_15', '', '']
['', 'output', '[17:0]', 'o_bc_15', '', '']
['', 'input', 'incr_index', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage2_parameter_buffer_18_1_16_64
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'stage3_parameter_buffer_18_1_16_64_2048', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'reset', '', '']
['', 'output', '[17:0]', 'Wym_real_0_0', '', '']
['', 'output', '[17:0]', 'Wym_imag_0_0', '', '']
['', 'output', '[17:0]', 'Wym_real_0_1', '', '']
['', 'output', '[17:0]', 'Wym_imag_0_1', '', '']
['', 'output', '[17:0]', 'Wym_real_0_2', '', '']
['', 'output', '[17:0]', 'Wym_imag_0_2', '', '']
['', 'output', '[17:0]', 'Wym_real_0_3', '', '']
['', 'output', '[17:0]', 'Wym_imag_0_3', '', '']
['', 'output', '[17:0]', 'Wym_real_0_4', '', '']
['', 'output', '[17:0]', 'Wym_imag_0_4', '', '']
['', 'output', '[17:0]', 'Wym_real_0_5', '', '']
['', 'output', '[17:0]', 'Wym_imag_0_5', '', '']
['', 'output', '[17:0]', 'Wym_real_0_6', '', '']
['', 'output', '[17:0]', 'Wym_imag_0_6', '', '']
['', 'output', '[17:0]', 'Wym_real_0_7', '', '']
['', 'output', '[17:0]', 'Wym_imag_0_7', '', '']
['', 'output', '[17:0]', 'Wym_real_0_8', '', '']
['', 'output', '[17:0]', 'Wym_imag_0_8', '', '']
['', 'input', 'incr_index', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_parameter_buffer_18_1_16_64_2048
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'weight_buffer_18_16_1_64_Wfc_0', '', '', '']
['', 'input', 'clk', '', '']
['', 'output', '[17:0]', 'q_0_0', '', '']
['', 'output', '[17:0]', 'q_0_1', '', '']
['', 'output', '[17:0]', 'q_0_2', '', '']
['', 'output', '[17:0]', 'q_0_3', '', '']
['', 'output', '[17:0]', 'q_0_4', '', '']
['', 'output', '[17:0]', 'q_0_5', '', '']
['', 'output', '[17:0]', 'q_0_6', '', '']
['', 'output', '[17:0]', 'q_0_7', '', '']
['', 'output', '[17:0]', 'q_0_8', '', '']
['', 'output', '[17:0]', 'q_0_9', '', '']
['', 'output', '[17:0]', 'q_0_10', '', '']
['', 'output', '[17:0]', 'q_0_11', '', '']
['', 'output', '[17:0]', 'q_0_12', '', '']
['', 'output', '[17:0]', 'q_0_13', '', '']
['', 'output', '[17:0]', 'q_0_14', '', '']
['', 'output', '[17:0]', 'q_0_15', '', '']
['', 'input', '[5:0]', 'index', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/weight_buffer_18_16_1_64_Wfc_0
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'weight_buffer_18_9_1_64_2048_Wym_imag_half_0', '', '', '']
['', 'input', 'clk', '', '']
['', 'output', '[17:0]', 'q_0_0', '', '']
['', 'output', '[17:0]', 'q_0_1', '', '']
['', 'output', '[17:0]', 'q_0_2', '', '']
['', 'output', '[17:0]', 'q_0_3', '', '']
['', 'output', '[17:0]', 'q_0_4', '', '']
['', 'output', '[17:0]', 'q_0_5', '', '']
['', 'output', '[17:0]', 'q_0_6', '', '']
['', 'output', '[17:0]', 'q_0_7', '', '']
['', 'output', '[17:0]', 'q_0_8', '', '']
['', 'input', '[10:0]', 'index', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/weight_buffer_18_9_1_64_2048_Wym_imag_half_0
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'weight_buffer_18_9_42_1_2688Wcxr_imag_half_0', '', '', '']
['', 'input', 'clk', '', '']
['', 'output', '[17:0]', 'q_0_0', '', '']
['', 'output', '[17:0]', 'q_0_1', '', '']
['', 'output', '[17:0]', 'q_0_2', '', '']
['', 'output', '[17:0]', 'q_0_3', '', '']
['', 'output', '[17:0]', 'q_0_4', '', '']
['', 'output', '[17:0]', 'q_0_5', '', '']
['', 'output', '[17:0]', 'q_0_6', '', '']
['', 'output', '[17:0]', 'q_0_7', '', '']
['', 'output', '[17:0]', 'q_0_8', '', '']
['', 'input', '[11:0]', 'index', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/weight_buffer_18_9_42_1_2688Wcxr_imag_half_0
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'conv', '', '']
['', '', 'input', 'clk', '', '']
['', '', 'input', 'clk_mem', '', '']
['', '', 'input', 'resetn', '', '']
['', '', 'input', 'pe_resetn', '', '']
['', '', 'input', 'start', '', '']
['', '', 'output', 'reg', 'done', '', '']
['', '', 'input', '', '[7:0]', 'bram_select', '', '']
['', '', 'input', '', '[`AWIDTH-1:0]', 'bram_addr_ext', '', '']
['', '', 'output', 'reg', '[`MAT_MUL_SIZE*`DWIDTH-1:0]', 'bram_rdata_ext', '', '']
['', '', 'input', '', '[`MAT_MUL_SIZE*`DWIDTH-1:0]', 'bram_wdata_ext', '', '']
['', '', 'input', '', '[`MAT_MUL_SIZE-1:0]', 'bram_we_ext', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/conv_layer
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk_mem]

['module', 'top', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'in_data_address0_0', '', '']
['', '', '', '', '', '', '', '', 'in_data_address0_1', '', '']
['', '', '', '', '', '', '', '', 'in_data_address0_2', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce0_0', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce0_1', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce0_2', '', '']
['', '', '', '', '', '', '', '', 'in_data_d0_0', '', '']
['', '', '', '', '', '', '', '', 'in_data_d0_1', '', '']
['', '', '', '', '', '', '', '', 'in_data_d0_2', '', '']
['', '', '', '', '', '', '', '', 'in_data_q0_0', '', '']
['', '', '', '', '', '', '', '', 'in_data_q0_1', '', '']
['', '', '', '', '', '', '', '', 'in_data_q0_2', '', '']
['', '', '', '', '', '', '', '', 'in_data_we0_0', '', '']
['', '', '', '', '', '', '', '', 'in_data_we0_1', '', '']
['', '', '', '', '', '', '', '', 'in_data_we0_2', '', '']
['', '', '', '', '', '', '', '', 'in_data_address1_0', '', '']
['', '', '', '', '', '', '', '', 'in_data_address1_1', '', '']
['', '', '', '', '', '', '', '', 'in_data_address1_2', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce1_0', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce1_1', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce1_2', '', '']
['', '', '', '', '', '', '', '', 'in_data_d1_0', '', '']
['', '', '', '', '', '', '', '', 'in_data_d1_1', '', '']
['', '', '', '', '', '', '', '', 'in_data_d1_2', '', '']
['', '', '', '', '', '', '', '', 'in_data_q1_0', '', '']
['', '', '', '', '', '', '', '', 'in_data_q1_1', '', '']
['', '', '', '', '', '', '', '', 'in_data_q1_2', '', '']
['', '', '', '', '', '', '', '', 'in_data_we1_0', '', '']
['', '', '', '', '', '', '', '', 'in_data_we1_1', '', '']
['', '', '', '', '', '', '', '', 'in_data_we1_2', '', '']
['', '', '', '', '', '', '', '', 'filter_data_address0_0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_address0_1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_address0_2', '', '']
['', '', '', '', '', '', '', '', 'filter_data_ce0_0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_ce0_1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_ce0_2', '', '']
['', '', '', '', '', '', '', '', 'filter_data_d0_0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_d0_1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_d0_2', '', '']
['', '', '', '', '', '', '', '', 'filter_data_q0_0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_q0_1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_q0_2', '', '']
['', '', '', '', '', '', '', '', 'filter_data_we0_0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_we0_1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_we0_2', '', '']
['', '', '', '', '', '', '', '', 'filter_data_address1_0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_address1_1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_address1_2', '', '']
['', '', '', '', '', '', '', '', 'filter_data_ce1_0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_ce1_1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_ce1_2', '', '']
['', '', '', '', '', '', '', '', 'filter_data_d1_0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_d1_1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_d1_2', '', '']
['', '', '', '', '', '', '', '', 'filter_data_q1_0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_q1_1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_q1_2', '', '']
['', '', '', '', '', '', '', '', 'filter_data_we1_0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_we1_1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_we1_2', '', '']
['', '', '', '', '', '', '', '', 'out_data_address0_0', '', '']
['', '', '', '', '', '', '', '', 'out_data_address0_1', '', '']
['', '', '', '', '', '', '', '', 'out_data_address0_2', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce0_0', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce0_1', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce0_2', '', '']
['', '', '', '', '', '', '', '', 'out_data_d0_0', '', '']
['', '', '', '', '', '', '', '', 'out_data_d0_1', '', '']
['', '', '', '', '', '', '', '', 'out_data_d0_2', '', '']
['', '', '', '', '', '', '', '', 'out_data_q0_0', '', '']
['', '', '', '', '', '', '', '', 'out_data_q0_1', '', '']
['', '', '', '', '', '', '', '', 'out_data_q0_2', '', '']
['', '', '', '', '', '', '', '', 'out_data_we0_0', '', '']
['', '', '', '', '', '', '', '', 'out_data_we0_1', '', '']
['', '', '', '', '', '', '', '', 'out_data_we0_2', '', '']
['', '', '', '', '', '', '', '', 'out_data_address1_0', '', '']
['', '', '', '', '', '', '', '', 'out_data_address1_1', '', '']
['', '', '', '', '', '', '', '', 'out_data_address1_2', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce1_0', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce1_1', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce1_2', '', '']
['', '', '', '', '', '', '', '', 'out_data_d1_0', '', '']
['', '', '', '', '', '', '', '', 'out_data_d1_1', '', '']
['', '', '', '', '', '', '', '', 'out_data_d1_2', '', '']
['', '', '', '', '', '', '', '', 'out_data_q1_0', '', '']
['', '', '', '', '', '', '', '', 'out_data_q1_1', '', '']
['', '', '', '', '', '', '', '', 'out_data_q1_2', '', '']
['', '', '', '', '', '', '', '', 'out_data_we1_0', '', '']
['', '', '', '', '', '', '', '', 'out_data_we1_1', '', '']
['', '', '', '', '', '', '', '', 'out_data_we1_2', '', '']
['', '', '', '', '', '', '', '', 'ap_start_0', '', '']
['', '', '', '', '', '', '', '', 'ap_start_1', '', '']
['', '', '', '', '', '', '', '', 'ap_start_2', '', '']
['', '', '', '', '', '', '', '', 'in_data_empty_n_0', '', '']
['', '', '', '', '', '', '', '', 'in_data_empty_n_1', '', '']
['', '', '', '', '', '', '', '', 'in_data_empty_n_2', '', '']
['', '', '', '', '', '', '', '', 'in_data_read_0', '', '']
['', '', '', '', '', '', '', '', 'in_data_read_1', '', '']
['', '', '', '', '', '', '', '', 'in_data_read_2', '', '']
['', '', '', '', '', '', '', '', 'out_data_full_n_0', '', '']
['', '', '', '', '', '', '', '', 'out_data_full_n_1', '', '']
['', '', '', '', '', '', '', '', 'out_data_full_n_2', '', '']
['', '', '', '', '', '', '', '', 'out_data_write_0', '', '']
['', '', '', '', '', '', '', '', 'out_data_write_1', '', '']
['', '', '', '', '', '', '', '', 'out_data_write_2', '', '']
['', '', '', '', '', '', '', '', 'ap_done_0', '', '']
['', '', '', '', '', '', '', '', 'ap_done_1', '', '']
['', '', '', '', '', '', '', '', 'ap_done_2', '', '']
['', '', '', '', '', '', '', '', 'ap_ready_0', '', '']
['', '', '', '', '', '', '', '', 'ap_ready_1', '', '']
['', '', '', '', '', '', '', '', 'ap_ready_2', '', '']
['', '', '', '', '', '', '', '', 'ap_idle_0', '', '']
['', '', '', '', '', '', '', '', 'ap_idle_1', '', '']
['', '', '', '', '', '', '', '', 'ap_idle_2', '', '']
['', '', '', '', '', '', '', '', 'ap_continue_0', '', '']
['', '', '', '', '', '', '', '', 'ap_continue_1', '', '']
['', '', '', '', '', '', '', '', 'ap_continue_2', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/conv_layer_hls
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'FPAddSub', '', '']
['', '', 'clk', '', '']
['', '', 'rst', '', '']
['', '', 'a', '', '']
['', '', 'b', '', '']
['', '', 'operation', '', '', '', '//', '0', 'add', '', '1', 'sub', '']
['', '', 'result', '', '']
['', '', 'flags', '']
['', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPAddSub
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'FPAddSub_AlignShift1', '', '']
['', '', 'MminP', '', '']
['', '', 'Shift', '', '']
['', '', 'Mmin', '']
['', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPAddSub_AlignShift1

['module', 'FPAddSub_ExecutionModule', '', '']
['', '', 'Mmax', '', '']
['', '', 'Mmin', '', '']
['', '', 'Sa', '', '']
['', '', 'Sb', '', '']
['', '', 'MaxAB', '', '']
['', '', 'OpMode', '', '']
['', '', 'Sum', '', '']
['', '', 'PSgn', '', '']
['', '', 'Opr', '']
['', '', '', '', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPAddSub_ExecutionModule

['module', 'FPAddSub_NormalizeShift1', '', '']
['', '', 'MminP', '', '']
['', '', 'Shift', '', '']
['', '', 'Mmin', '']
['', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPAddSub_NormalizeShift1

['module', 'FPAddSub_RoundModule', '', '']
['', '', 'ZeroSum', '', '']
['', '', 'NormE', '', '']
['', '', 'NormM', '', '']
['', '', 'R', '', '']
['', '', 'S', '', '']
['', '', 'G', '', '']
['', '', 'Sa', '', '']
['', '', 'Sb', '', '']
['', '', 'Ctrl', '', '']
['', '', 'MaxAB', '', '']
['', '', 'Z', '', '']
['', '', 'EOF', '']
['', '', '', '', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPAddSub_RoundModule

['module', 'FPMult_16', '', '']
['', '', 'clk', '', '']
['', '', 'rst', '', '']
['', '', 'a', '', '']
['', '', 'b', '', '']
['', '', 'result', '', '']
['', '', 'flags', '']
['', '', '', '', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPMult_16
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'FPMult_ExecuteModule', '', '']
['', '', 'a', '', '']
['', '', 'b', '', '']
['', '', 'MpC', '', '']
['', '', 'Ea', '', '']
['', '', 'Eb', '', '']
['', '', 'Sa', '', '']
['', '', 'Sb', '', '']
['', '', 'Sp', '', '']
['', '', 'NormE', '', '']
['', '', 'NormM', '', '']
['', '', 'GRS', '']
['', '', '', '', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPMult_ExecuteModule

['module', 'FPMult_NormalizeModule', '', '']
['', '', 'NormM', '', '']
['', '', 'NormE', '', '']
['', '', 'RoundE', '', '']
['', '', 'RoundEP', '', '']
['', '', 'RoundM', '', '']
['', '', 'RoundMP', '']
['', '', '', '', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPMult_NormalizeModule

['module', 'FPMult_PrepModule', '', '', '']
['', '', 'clk', '', '']
['', '', 'rst', '', '']
['', '', 'a', '', '']
['', '', 'b', '', '']
['', '', 'Sa', '', '']
['', '', 'Sb', '', '']
['', '', 'Ea', '', '']
['', '', 'Eb', '', '']
['', '', 'Mp', '', '']
['', '', 'InputExc', '']
['', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPMult_PrepModule
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'FPMult_RoundModule', '', '']
['', '', 'RoundM', '', '']
['', '', 'RoundMP', '', '']
['', '', 'RoundE', '', '']
['', '', 'RoundEP', '', '']
['', '', 'Sp', '', '']
['', '', 'GRS', '', '']
['', '', 'InputExc', '', '']
['', '', 'Z', '', '']
['', '', 'Flags', '']
['', '', '', '', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPMult_RoundModule

['module', 'dpram', '', '', '']
['', '']
['', '', '', '', 'clk', '', '']
['', '']
['', '', '', '', 'address_a', '', '']
['', '']
['', '', '', '', 'address_b', '', '']
['', '']
['', '', '', '', 'wren_a', '', '']
['', '']
['', '', '', '', 'wren_b', '', '']
['', '']
['', '', '', '', 'data_a', '', '']
['', '']
['', '', '', '', 'data_b', '', '']
['', '']
['', '', '', '', 'out_a', '', '']
['', '']
['', '', '', '', 'out_b', '']
['', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/dpram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_Block_entry_proc_proc505', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'tmp', '', '']
['', '', '', '', '', '', '', '', 'ap_return', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_Block_entry_proc_proc505
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_ap_hadd_0_full_dsp_16', '', '', '']
['', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', 's_axis_a_tvalid', '', '']
['', '', '', 'input', '', 'wire', '[15:0]', 's_axis_a_tdata', '', '']
['', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', 's_axis_b_tvalid', '', '']
['', '', '', 'input', '', 'wire', '[15:0]', 's_axis_b_tdata', '', '']
['', '', '', 'output', 'wire', '', '', '', '', '', '', '', 'm_axis_result_tvalid', '', '']
['', '', '', 'output', 'wire', '[15:0]', 'm_axis_result_tdata', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_ap_hadd_0_full_dsp_16

['module', 'td_fused_top_ap_hmul_0_max_dsp_16', '', '', '']
['', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', 's_axis_a_tvalid', '', '']
['', '', '', 'input', '', 'wire', '[15:0]', 's_axis_a_tdata', '', '']
['', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', 's_axis_b_tvalid', '', '']
['', '', '', 'input', '', 'wire', '[15:0]', 's_axis_b_tdata', '', '']
['', '', '', 'output', 'wire', '', '', '', '', '', '', '', 'm_axis_result_tvalid', '', '']
['', '', '', 'output', 'wire', '[15:0]', 'm_axis_result_tdata', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_ap_hmul_0_max_dsp_16

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP49028', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'in_data_address0', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'in_data_d0', '', '']
['', '', '', '', '', '', '', '', 'in_data_q0', '', '']
['', '', '', '', '', '', '', '', 'in_data_we0', '', '']
['', '', '', '', '', '', '', '', 'in_data_address1', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'in_data_d1', '', '']
['', '', '', '', '', '', '', '', 'in_data_q1', '', '']
['', '', '', '', '', '', '', '', 'in_data_we1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_d0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_q0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_we0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_address1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_d1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_q1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_we1', '', '']
['', '', '', '', '', '', '', '', 'out_data_address0', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'out_data_d0', '', '']
['', '', '', '', '', '', '', '', 'out_data_q0', '', '']
['', '', '', '', '', '', '', '', 'out_data_we0', '', '']
['', '', '', '', '', '', '', '', 'out_data_address1', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'out_data_d1', '', '']
['', '', '', '', '', '', '', '', 'out_data_q1', '', '']
['', '', '', '', '', '', '', '', 'out_data_we1', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'in_data_empty_n', '', '']
['', '', '', '', '', '', '', '', 'in_data_read', '', '']
['', '', '', '', '', '', '', '', 'out_data_full_n', '', '']
['', '', '', '', '', '', '', '', 'out_data_write', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0', '']
['#', 'parameter', '']
['', '', '', '', 'DataWidth', '', '', '', '=', '16', '', '']
['', '', '', '', 'AddressRange', '=', '32', '', '']
['', '', '', '', 'AddressWidth', '=', '3', '', '']
['', '', '', '', 'BufferCount', '', '=', '2', '', '']
['', '', '', '', 'MemLatency', '', '', '=', '1', '', '']
['', '', '', '', 'IndexWidth', '', '', '=', '1', '']
['', '', '', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'clk', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'reset', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_write', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_full_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_we0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address0', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 'i_d0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 'i_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_we1', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address1', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 'i_d1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_read', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_empty_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_we0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address0', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 't_d0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 't_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_we1', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address1', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 't_d1', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0_memcore', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'we0', '', '']
['', '', '', '', 'd0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'we1', '', '']
['', '', '', '', 'd1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0_memcore
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0', '']
['#', 'parameter', '']
['', '', '', '', 'DataWidth', '', '', '', '=', '16', '', '']
['', '', '', '', 'AddressRange', '=', '32', '', '']
['', '', '', '', 'AddressWidth', '=', '5', '', '']
['', '', '', '', 'BufferCount', '', '=', '2', '', '']
['', '', '', '', 'MemLatency', '', '', '=', '1', '', '']
['', '', '', '', 'IndexWidth', '', '', '=', '1', '']
['', '', '', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'clk', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'reset', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_write', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_full_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_we0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address0', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 'i_d0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 'i_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_we1', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address1', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 'i_d1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_read', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_empty_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_we0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address0', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 't_d0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 't_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_we1', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address1', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 't_d1', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'we0', '', '']
['', '', '', '', 'd0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'we1', '', '']
['', '', '', '', 'd1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0', '']
['#', 'parameter', '']
['', '', '', '', 'DataWidth', '', '', '', '=', '16', '', '']
['', '', '', '', 'AddressRange', '=', '32', '', '']
['', '', '', '', 'AddressWidth', '=', '5', '', '']
['', '', '', '', 'BufferCount', '', '=', '2', '', '']
['', '', '', '', 'MemLatency', '', '', '=', '1', '', '']
['', '', '', '', 'IndexWidth', '', '', '=', '1', '']
['', '', '', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'clk', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'reset', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_write', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_full_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_we0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address0', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 'i_d0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 'i_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce1', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address1', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 'i_q1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_read', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_empty_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_we0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address0', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 't_d0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 't_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce1', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address1', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 't_q1', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0_memcore', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'we0', '', '']
['', '', '', '', 'd0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'q1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0_memcore
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0', '']
['#', 'parameter', '']
['', '', '', '', 'DataWidth', '', '', '', '=', '16', '', '']
['', '', '', '', 'AddressRange', '=', '32', '', '']
['', '', '', '', 'AddressWidth', '=', '5', '', '']
['', '', '', '', 'BufferCount', '', '=', '2', '', '']
['', '', '', '', 'IndexWidth', '', '', '=', '1', '']
['', '', '', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'clk', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'reset', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_write', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_full_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_we0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address0', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 'i_d0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 'i_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_read', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_empty_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_we0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address0', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 't_d0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 't_q0', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0_memcore', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'we0', '', '']
['', '', '', '', 'd0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'we1', '', '']
['', '', '', '', 'd1', '', '']
['', '', '', '', 'q1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0_memcore
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w12_d6_S', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'if_empty_n', '', '']
['', '', '', '', 'if_read_ce', '', '']
['', '', '', '', 'if_read', '', '']
['', '', '', '', 'if_dout', '', '']
['', '', '', '', 'if_full_n', '', '']
['', '', '', '', 'if_write_ce', '', '']
['', '', '', '', 'if_write', '', '']
['', '', '', '', 'if_din', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_fifo_w12_d6_S
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w12_d6_S_shiftReg', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'data', '', '']
['', '', '', '', 'ce', '', '']
['', '', '', '', 'a', '', '']
['', '', '', '', 'q', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_fifo_w12_d6_S_shiftReg
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w16_d2_S_x0', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'if_empty_n', '', '']
['', '', '', '', 'if_read_ce', '', '']
['', '', '', '', 'if_read', '', '']
['', '', '', '', 'if_dout', '', '']
['', '', '', '', 'if_full_n', '', '']
['', '', '', '', 'if_write_ce', '', '']
['', '', '', '', 'if_write', '', '']
['', '', '', '', 'if_din', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_fifo_w16_d2_S_x0
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w16_d2_S_x0_shiftReg', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'data', '', '']
['', '', '', '', 'ce', '', '']
['', '', '', '', 'a', '', '']
['', '', '', '', 'q', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_fifo_w16_d2_S_x0_shiftReg
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w4_d2_S_x', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'if_empty_n', '', '']
['', '', '', '', 'if_read_ce', '', '']
['', '', '', '', 'if_read', '', '']
['', '', '', '', 'if_dout', '', '']
['', '', '', '', 'if_full_n', '', '']
['', '', '', '', 'if_write_ce', '', '']
['', '', '', '', 'if_write', '', '']
['', '', '', '', 'if_din', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_fifo_w4_d2_S_x
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w4_d2_S_x_shiftReg', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'data', '', '']
['', '', '', '', 'ce', '', '']
['', '', '', '', 'a', '', '']
['', '', '', '', 'q', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_fifo_w4_d2_S_x_shiftReg
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w6_d6_S', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'if_empty_n', '', '']
['', '', '', '', 'if_read_ce', '', '']
['', '', '', '', 'if_read', '', '']
['', '', '', '', 'if_dout', '', '']
['', '', '', '', 'if_full_n', '', '']
['', '', '', '', 'if_write_ce', '', '']
['', '', '', '', 'if_write', '', '']
['', '', '', '', 'if_din', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_fifo_w6_d6_S
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w6_d6_S_shiftReg', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'data', '', '']
['', '', '', '', 'ce', '', '']
['', '', '', '', 'a', '', '']
['', '', '', '', 'q', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_fifo_w6_d6_S_shiftReg
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1', '']
['#', 'parameter', '']
['', '', '', '', 'ID', '', '', '', '', '', '', '', '', '=', '45', '', '']
['', '', '', '', 'NUM_STAGE', '', '=', '2', '', '']
['', '', '', '', 'din0_WIDTH', '=', '16', '', '']
['', '', '', '', 'din1_WIDTH', '=', '16', '', '']
['', '', '', '', 'dout_WIDTH', '=', '16', '']
['', '', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'clk', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'reset', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'ce', '', '']
['', '', '', '', 'input', '', 'wire', '[din0_WIDTH-1:0]', 'din0', '', '']
['', '', '', '', 'input', '', 'wire', '[din1_WIDTH-1:0]', 'din1', '', '']
['', '', '', '', 'output', 'wire', '[dout_WIDTH-1:0]', 'dout', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1', '']
['#', 'parameter', '']
['', '', '', '', 'ID', '', '', '', '', '', '', '', '', '=', '31', '', '']
['', '', '', '', 'NUM_STAGE', '', '=', '2', '', '']
['', '', '', '', 'din0_WIDTH', '=', '16', '', '']
['', '', '', '', 'din1_WIDTH', '=', '16', '', '']
['', '', '', '', 'dout_WIDTH', '=', '16', '']
['', '', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'clk', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'reset', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'ce', '', '']
['', '', '', '', 'input', '', 'wire', '[din0_WIDTH-1:0]', 'din0', '', '']
['', '', '', '', 'input', '', 'wire', '[din1_WIDTH-1:0]', 'din1', '', '']
['', '', '', '', 'output', 'wire', '[dout_WIDTH-1:0]', 'dout', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf3_accum_1', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'accum_in_0_address0', '', '']
['', '', '', '', '', '', '', '', 'accum_in_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'accum_in_0_q0', '', '']
['', '', '', '', '', '', '', '', 'accum_in_0_address1', '', '']
['', '', '', '', '', '', '', '', 'accum_in_0_ce1', '', '']
['', '', '', '', '', '', '', '', 'accum_in_0_q1', '', '']
['', '', '', '', '', '', '', '', 'accum_out_address0', '', '']
['', '', '', '', '', '', '', '', 'accum_out_ce0', '', '']
['', '', '', '', '', '', '', '', 'accum_out_we0', '', '']
['', '', '', '', '', '', '', '', 'accum_out_d0', '', '']
['', '', '', '', '', '', '', '', 'accum_out_address1', '', '']
['', '', '', '', '', '', '', '', 'accum_out_ce1', '', '']
['', '', '', '', '', '', '', '', 'accum_out_we1', '', '']
['', '', '', '', '', '', '', '', 'accum_out_d1', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_accum_1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf3_accum_2', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'accum_in_14', '', '']
['', '', '', '', '', '', '', '', 'accum_in_14_ap_vld', '', '']
['', '', '', '', '', '', '', '', 'accum_in_address0', '', '']
['', '', '', '', '', '', '', '', 'accum_in_ce0', '', '']
['', '', '', '', '', '', '', '', 'accum_in_q0', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_accum_2
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf3_dot_product', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_address0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_q0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_0_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_0_q0', '', '']
['', '', '', '', '', '', '', '', 'products_0_address0', '', '']
['', '', '', '', '', '', '', '', 'products_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'products_0_we0', '', '']
['', '', '', '', '', '', '', '', 'products_0_d0', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf3_get_next_ijk', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'indices_0_din', '', '']
['', '', '', '', '', '', '', '', 'indices_0_full_n', '', '']
['', '', '', '', '', '', '', '', 'indices_0_write', '', '']
['', '', '', '', '', '', '', '', 'indices_1_din', '', '']
['', '', '', '', '', '', '', '', 'indices_1_full_n', '', '']
['', '', '', '', '', '', '', '', 'indices_1_write', '', '']
['', '', '', '', '', '', '', '', 'ap_return', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf3_readFilters30', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'filter_data_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_q0', '', '']
['', '', '', '', '', '', '', '', 'k_21', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_0_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_0_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_0_d0', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf3_readInputs', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'in_data_address0', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'in_data_q0', '', '']
['', '', '', '', '', '', '', '', 'indices_01_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_01_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_01_read', '', '']
['', '', '', '', '', '', '', '', 'indices_12_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_12_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_12_read', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_address0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_we0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_d0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_address1', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_ce1', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_we1', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_d1', '', '']
['', '', '', '', '', '', '', '', 'indices_01_out_din', '', '']
['', '', '', '', '', '', '', '', 'indices_01_out_full_n', '', '']
['', '', '', '', '', '', '', '', 'indices_01_out_write', '', '']
['', '', '', '', '', '', '', '', 'indices_12_out_din', '', '']
['', '', '', '', '', '', '', '', 'indices_12_out_full_n', '', '']
['', '', '', '', '', '', '', '', 'indices_12_out_write', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf3_writeOutputs_unaligned', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'indices_01_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_01_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_01_read', '', '']
['', '', '', '', '', '', '', '', 'indices_12_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_12_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_12_read', '', '']
['', '', '', '', '', '', '', '', 'p_read', '', '']
['', '', '', '', '', '', '', '', 'out_data_address0', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'out_data_q0', '', '']
['', '', '', '', '', '', '', '', 'out_data_address1', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'out_data_we1', '', '']
['', '', '', '', '', '', '', '', 'out_data_d1', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_writeOutputs_unaligned
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'output_logic', '', '']
['clk', '', '']
['reset', '', '']
['start_mat_mul', '', '']
['done_mat_mul', '', '']
['eltwise_mode', '', '']
['address_mat_c', '', '']
['address_stride_c', '', '']
['c_data_in', '', '']
['c_data_out', '', '//Data', 'values', 'going', 'out', 'to', 'next', 'matmul', '-', 'systolic', 'shifting', '']
['c_addr', '', '']
['c_data_available', '', '']
['clk_cnt', '', '']
['row_latch_en', '', '']
['final_mat_mul_size', '', '']
['matrixC00', '', '']
['matrixC01', '', '']
['matrixC02', '', '']
['matrixC03', '', '']
['matrixC10', '', '']
['matrixC11', '', '']
['matrixC12', '', '']
['matrixC13', '', '']
['matrixC20', '', '']
['matrixC21', '', '']
['matrixC22', '', '']
['matrixC23', '', '']
['matrixC30', '', '']
['matrixC31', '', '']
['matrixC32', '', '']
['matrixC33', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/conv_layer_submodules/output_logic
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk_cnt]

['module', 'qadd', 'a', 'b', 'c', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/conv_layer_submodules/qadd

['module', 'qmult', 'i_multiplicand', 'i_multiplier', 'o_result', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/conv_layer_submodules/qmult

['module', 'ram', '', '', '']
['', '', '', '', '', '', '', '', 'addr0', '', '', '']
['', '', '', '', '', '', '', '', 'd0', '', '', '']
['', '', '', '', '', '', '', '', 'we0', '', '', '']
['', '', '', '', '', '', '', '', 'q0', '', '', '', '']
['', '', '', '', '', '', '', '', 'addr1', '', '']
['', '', '', '', '', '', '', '', 'd1', '', '']
['', '', '', '', '', '', '', '', 'we1', '', '']
['', '', '', '', '', '', '', '', 'q1', '', '']
['', '', '', '', '', '', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/conv_layer_submodules/ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'systolic_data_setup', '', '']
['clk', '', '']
['reset', '', '']
['start_mat_mul', '', '']
['eltwise_mode', '', '']
['a_addr', '', '']
['b_addr', '', '']
['address_mat_a', '', '']
['address_mat_b', '', '']
['address_stride_a', '', '']
['address_stride_b', '', '']
['a_data', '', '']
['b_data', '', '']
['clk_cnt', '', '']
['a0_data', '', '']
['a1_data_delayed_1', '', '']
['a2_data_delayed_2', '', '']
['a3_data_delayed_3', '', '']
['b0_data', '', '']
['b1_data_delayed_1', '', '']
['b2_data_delayed_2', '', '']
['b3_data_delayed_3', '', '']
['validity_mask_a_rows', '', '']
['validity_mask_a_cols', '', '']
['validity_mask_b_rows', '', '']
['validity_mask_b_cols', '', '']
['final_mat_mul_size', '', '']
['a_loc', '', '']
['b_loc', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/conv_layer_submodules/systolic_data_setup
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk_cnt]

['module', 'DLA', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'i_reset', '', '']
['', 'input', '[15:0]', 'i_ddr_0_0', '', '']
['', 'output', 'o_dummy_out_0_0', '', '']
['', 'input', '[15:0]', 'i_ddr_0_1', '', '']
['', 'output', 'o_dummy_out_0_1', '', '']
['', 'input', '[15:0]', 'i_ddr_0_2', '', '']
['', 'output', 'o_dummy_out_0_2', '', '']
['', 'input', '[15:0]', 'i_ddr_0_3', '', '']
['', 'output', 'o_dummy_out_0_3', '', '']
['', 'input', '[15:0]', 'i_ddr_1_0', '', '']
['', 'output', 'o_dummy_out_1_0', '', '']
['', 'input', '[15:0]', 'i_ddr_1_1', '', '']
['', 'output', 'o_dummy_out_1_1', '', '']
['', 'input', '[15:0]', 'i_ddr_1_2', '', '']
['', 'output', 'o_dummy_out_1_2', '', '']
['', 'input', '[15:0]', 'i_ddr_1_3', '', '']
['', 'output', 'o_dummy_out_1_3', '', '']
['', 'input', '[15:0]', 'i_ddr_2_0', '', '']
['', 'output', 'o_dummy_out_2_0', '', '']
['', 'input', '[15:0]', 'i_ddr_2_1', '', '']
['', 'output', 'o_dummy_out_2_1', '', '']
['', 'input', '[15:0]', 'i_ddr_2_2', '', '']
['', 'output', 'o_dummy_out_2_2', '', '']
['', 'input', '[15:0]', 'i_ddr_2_3', '', '']
['', 'output', 'o_dummy_out_2_3', '', '']
['', 'input', '[15:0]', 'i_ddr_3_0', '', '']
['', 'output', 'o_dummy_out_3_0', '', '']
['', 'input', '[15:0]', 'i_ddr_3_1', '', '']
['', 'output', 'o_dummy_out_3_1', '', '']
['', 'input', '[15:0]', 'i_ddr_3_2', '', '']
['', 'output', 'o_dummy_out_3_2', '', '']
['', 'input', '[15:0]', 'i_ddr_3_3', '', '']
['', 'output', 'o_dummy_out_3_3', '', '']
['', 'input', '[15:0]', 'i_ddr_4_0', '', '']
['', 'output', 'o_dummy_out_4_0', '', '']
['', 'input', '[15:0]', 'i_ddr_4_1', '', '']
['', 'output', 'o_dummy_out_4_1', '', '']
['', 'input', '[15:0]', 'i_ddr_4_2', '', '']
['', 'output', 'o_dummy_out_4_2', '', '']
['', 'input', '[15:0]', 'i_ddr_4_3', '', '']
['', 'output', 'o_dummy_out_4_3', '', '']
['', 'input', '[15:0]', 'i_ddr_5_0', '', '']
['', 'output', 'o_dummy_out_5_0', '', '']
['', 'input', '[15:0]', 'i_ddr_5_1', '', '']
['', 'output', 'o_dummy_out_5_1', '', '']
['', 'input', '[15:0]', 'i_ddr_5_2', '', '']
['', 'output', 'o_dummy_out_5_2', '', '']
['', 'input', '[15:0]', 'i_ddr_5_3', '', '']
['', 'output', 'o_dummy_out_5_3', '', '']
['', 'output', 'o_valid', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.medium
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'accumulator_24_30_4', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'i_reset', '', '']
['', 'input', '[23:0]', 'i_result', '', '']
['', 'input', 'i_dp_done', '', '']
['', 'output', '[29:0]', 'o_accum', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/accumulator_24_30_4
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'buffer_16_12100_buffer_init_00', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'wen', '', '']
['', 'input', '[13:0]', 'waddr', '', '']
['', 'input', '[15:0]', 'wdata', '', '']
['', 'input', '[13:0]', 'raddr', '', '']
['', 'output', '[15:0]', 'rdata', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/buffer_16_12100_buffer_init_00
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'dot_product_16_8_30_4', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'i_reset', '', '']
['', 'input', '[15:0]', 'i_features_0', '', '']
['', 'input', '[7:0]', 'i_weights_0', '', '']
['', 'input', '[15:0]', 'i_features_1', '', '']
['', 'input', '[7:0]', 'i_weights_1', '', '']
['', 'input', '[15:0]', 'i_features_2', '', '']
['', 'input', '[7:0]', 'i_weights_2', '', '']
['', 'input', '[15:0]', 'i_features_3', '', '']
['', 'input', '[7:0]', 'i_weights_3', '', '']
['', 'output', '[23:0]', 'o_result', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/dot_product_16_8_30_4
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'dsp_block_16_8_false', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'ena', '', '']
['', 'input', 'aclr', '', '']
['', 'input', '[15:0]', 'ax', '', '']
['', 'input', '[7:0]', 'ay', '', '']
['', 'input', '[15:0]', 'bx', '', '']
['', 'input', '[7:0]', 'by', '', '']
['', 'input', '[63:0]', 'chainin', '', '']
['', 'output', '[63:0]', 'chainout', '', '']
['', 'output', '[23:0]', 'resulta', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/dsp_block_16_8_false
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'dual_port_ram', '', '']
['clk', '', '']
['addr1', '', '']
['addr2', '', '']
['data1', '', '']
['data2', '', '']
['we1', '', '']
['we2', '', '']
['out1', '', '']
['out2', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/dual_port_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'inverse_winograd_0', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'i_valid', '', '']
['', 'input', '[29:0]', 'i_result_0', '', '']
['', 'input', '[29:0]', 'i_result_1', '', '']
['', 'input', '[29:0]', 'i_result_2', '', '']
['', 'input', '[29:0]', 'i_result_3', '', '']
['', 'input', '[29:0]', 'i_result_4', '', '']
['', 'input', '[29:0]', 'i_result_5', '', '']
['', 'output', '[15:0]', 'o_result_0', '', '']
['', 'output', '[15:0]', 'o_result_1', '', '']
['', 'output', '[15:0]', 'o_result_2', '', '']
['', 'output', '[15:0]', 'o_result_3', '', '']
['', 'output', 'o_valid', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_0
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'inverse_winograd_1', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'i_valid', '', '']
['', 'input', '[29:0]', 'i_result_0', '', '']
['', 'input', '[29:0]', 'i_result_1', '', '']
['', 'input', '[29:0]', 'i_result_2', '', '']
['', 'input', '[29:0]', 'i_result_3', '', '']
['', 'input', '[29:0]', 'i_result_4', '', '']
['', 'input', '[29:0]', 'i_result_5', '', '']
['', 'output', '[15:0]', 'o_result_0', '', '']
['', 'output', '[15:0]', 'o_result_1', '', '']
['', 'output', '[15:0]', 'o_result_2', '', '']
['', 'output', '[15:0]', 'o_result_3', '', '']
['', 'output', 'o_valid', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'inverse_winograd_10', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'i_valid', '', '']
['', 'input', '[29:0]', 'i_result_0', '', '']
['', 'input', '[29:0]', 'i_result_1', '', '']
['', 'input', '[29:0]', 'i_result_2', '', '']
['', 'input', '[29:0]', 'i_result_3', '', '']
['', 'input', '[29:0]', 'i_result_4', '', '']
['', 'input', '[29:0]', 'i_result_5', '', '']
['', 'output', '[15:0]', 'o_result_0', '', '']
['', 'output', '[15:0]', 'o_result_1', '', '']
['', 'output', '[15:0]', 'o_result_2', '', '']
['', 'output', '[15:0]', 'o_result_3', '', '']
['', 'output', 'o_valid', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_10
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'inverse_winograd_11', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'i_valid', '', '']
['', 'input', '[29:0]', 'i_result_0', '', '']
['', 'input', '[29:0]', 'i_result_1', '', '']
['', 'input', '[29:0]', 'i_result_2', '', '']
['', 'input', '[29:0]', 'i_result_3', '', '']
['', 'input', '[29:0]', 'i_result_4', '', '']
['', 'input', '[29:0]', 'i_result_5', '', '']
['', 'output', '[15:0]', 'o_result_0', '', '']
['', 'output', '[15:0]', 'o_result_1', '', '']
['', 'output', '[15:0]', 'o_result_2', '', '']
['', 'output', '[15:0]', 'o_result_3', '', '']
['', 'output', 'o_valid', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_11
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'inverse_winograd_12', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'i_valid', '', '']
['', 'input', '[29:0]', 'i_result_0', '', '']
['', 'input', '[29:0]', 'i_result_1', '', '']
['', 'input', '[29:0]', 'i_result_2', '', '']
['', 'input', '[29:0]', 'i_result_3', '', '']
['', 'input', '[29:0]', 'i_result_4', '', '']
['', 'input', '[29:0]', 'i_result_5', '', '']
['', 'output', '[15:0]', 'o_result_0', '', '']
['', 'output', '[15:0]', 'o_result_1', '', '']
['', 'output', '[15:0]', 'o_result_2', '', '']
['', 'output', '[15:0]', 'o_result_3', '', '']
['', 'output', 'o_valid', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_12
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'inverse_winograd_13', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'i_valid', '', '']
['', 'input', '[29:0]', 'i_result_0', '', '']
['', 'input', '[29:0]', 'i_result_1', '', '']
['', 'input', '[29:0]', 'i_result_2', '', '']
['', 'input', '[29:0]', 'i_result_3', '', '']
['', 'input', '[29:0]', 'i_result_4', '', '']
['', 'input', '[29:0]', 'i_result_5', '', '']
['', 'output', '[15:0]', 'o_result_0', '', '']
['', 'output', '[15:0]', 'o_result_1', '', '']
['', 'output', '[15:0]', 'o_result_2', '', '']
['', 'output', '[15:0]', 'o_result_3', '', '']
['', 'output', 'o_valid', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_13
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'inverse_winograd_14', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'i_valid', '', '']
['', 'input', '[29:0]', 'i_result_0', '', '']
['', 'input', '[29:0]', 'i_result_1', '', '']
['', 'input', '[29:0]', 'i_result_2', '', '']
['', 'input', '[29:0]', 'i_result_3', '', '']
['', 'input', '[29:0]', 'i_result_4', '', '']
['', 'input', '[29:0]', 'i_result_5', '', '']
['', 'output', '[15:0]', 'o_result_0', '', '']
['', 'output', '[15:0]', 'o_result_1', '', '']
['', 'output', '[15:0]', 'o_result_2', '', '']
['', 'output', '[15:0]', 'o_result_3', '', '']
['', 'output', 'o_valid', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_14
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'inverse_winograd_15', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'i_valid', '', '']
['', 'input', '[29:0]', 'i_result_0', '', '']
['', 'input', '[29:0]', 'i_result_1', '', '']
['', 'input', '[29:0]', 'i_result_2', '', '']
['', 'input', '[29:0]', 'i_result_3', '', '']
['', 'input', '[29:0]', 'i_result_4', '', '']
['', 'input', '[29:0]', 'i_result_5', '', '']
['', 'output', '[15:0]', 'o_result_0', '', '']
['', 'output', '[15:0]', 'o_result_1', '', '']
['', 'output', '[15:0]', 'o_result_2', '', '']
['', 'output', '[15:0]', 'o_result_3', '', '']
['', 'output', 'o_valid', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_15
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'inverse_winograd_16', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'i_valid', '', '']
['', 'input', '[29:0]', 'i_result_0', '', '']
['', 'input', '[29:0]', 'i_result_1', '', '']
['', 'input', '[29:0]', 'i_result_2', '', '']
['', 'input', '[29:0]', 'i_result_3', '', '']
['', 'input', '[29:0]', 'i_result_4', '', '']
['', 'input', '[29:0]', 'i_result_5', '', '']
['', 'output', '[15:0]', 'o_result_0', '', '']
['', 'output', '[15:0]', 'o_result_1', '', '']
['', 'output', '[15:0]', 'o_result_2', '', '']
['', 'output', '[15:0]', 'o_result_3', '', '']
['', 'output', 'o_valid', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_16
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'inverse_winograd_17', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'i_valid', '', '']
['', 'input', '[29:0]', 'i_result_0', '', '']
['', 'input', '[29:0]', 'i_result_1', '', '']
['', 'input', '[29:0]', 'i_result_2', '', '']
['', 'input', '[29:0]', 'i_result_3', '', '']
['', 'input', '[29:0]', 'i_result_4', '', '']
['', 'input', '[29:0]', 'i_result_5', '', '']
['', 'output', '[15:0]', 'o_result_0', '', '']
['', 'output', '[15:0]', 'o_result_1', '', '']
['', 'output', '[15:0]', 'o_result_2', '', '']
['', 'output', '[15:0]', 'o_result_3', '', '']
['', 'output', 'o_valid', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_17
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'inverse_winograd_18', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'i_valid', '', '']
['', 'input', '[29:0]', 'i_result_0', '', '']
['', 'input', '[29:0]', 'i_result_1', '', '']
['', 'input', '[29:0]', 'i_result_2', '', '']
['', 'input', '[29:0]', 'i_result_3', '', '']
['', 'input', '[29:0]', 'i_result_4', '', '']
['', 'input', '[29:0]', 'i_result_5', '', '']
['', 'output', '[15:0]', 'o_result_0', '', '']
['', 'output', '[15:0]', 'o_result_1', '', '']
['', 'output', '[15:0]', 'o_result_2', '', '']
['', 'output', '[15:0]', 'o_result_3', '', '']
['', 'output', 'o_valid', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_18
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'inverse_winograd_19', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'i_valid', '', '']
['', 'input', '[29:0]', 'i_result_0', '', '']
['', 'input', '[29:0]', 'i_result_1', '', '']
['', 'input', '[29:0]', 'i_result_2', '', '']
['', 'input', '[29:0]', 'i_result_3', '', '']
['', 'input', '[29:0]', 'i_result_4', '', '']
['', 'input', '[29:0]', 'i_result_5', '', '']
['', 'output', '[15:0]', 'o_result_0', '', '']
['', 'output', '[15:0]', 'o_result_1', '', '']
['', 'output', '[15:0]', 'o_result_2', '', '']
['', 'output', '[15:0]', 'o_result_3', '', '']
['', 'output', 'o_valid', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_19
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'inverse_winograd_2', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'i_valid', '', '']
['', 'input', '[29:0]', 'i_result_0', '', '']
['', 'input', '[29:0]', 'i_result_1', '', '']
['', 'input', '[29:0]', 'i_result_2', '', '']
['', 'input', '[29:0]', 'i_result_3', '', '']
['', 'input', '[29:0]', 'i_result_4', '', '']
['', 'input', '[29:0]', 'i_result_5', '', '']
['', 'output', '[15:0]', 'o_result_0', '', '']
['', 'output', '[15:0]', 'o_result_1', '', '']
['', 'output', '[15:0]', 'o_result_2', '', '']
['', 'output', '[15:0]', 'o_result_3', '', '']
['', 'output', 'o_valid', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_2
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'inverse_winograd_20', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'i_valid', '', '']
['', 'input', '[29:0]', 'i_result_0', '', '']
['', 'input', '[29:0]', 'i_result_1', '', '']
['', 'input', '[29:0]', 'i_result_2', '', '']
['', 'input', '[29:0]', 'i_result_3', '', '']
['', 'input', '[29:0]', 'i_result_4', '', '']
['', 'input', '[29:0]', 'i_result_5', '', '']
['', 'output', '[15:0]', 'o_result_0', '', '']
['', 'output', '[15:0]', 'o_result_1', '', '']
['', 'output', '[15:0]', 'o_result_2', '', '']
['', 'output', '[15:0]', 'o_result_3', '', '']
['', 'output', 'o_valid', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_20
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'inverse_winograd_21', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'i_valid', '', '']
['', 'input', '[29:0]', 'i_result_0', '', '']
['', 'input', '[29:0]', 'i_result_1', '', '']
['', 'input', '[29:0]', 'i_result_2', '', '']
['', 'input', '[29:0]', 'i_result_3', '', '']
['', 'input', '[29:0]', 'i_result_4', '', '']
['', 'input', '[29:0]', 'i_result_5', '', '']
['', 'output', '[15:0]', 'o_result_0', '', '']
['', 'output', '[15:0]', 'o_result_1', '', '']
['', 'output', '[15:0]', 'o_result_2', '', '']
['', 'output', '[15:0]', 'o_result_3', '', '']
['', 'output', 'o_valid', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_21
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'inverse_winograd_22', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'i_valid', '', '']
['', 'input', '[29:0]', 'i_result_0', '', '']
['', 'input', '[29:0]', 'i_result_1', '', '']
['', 'input', '[29:0]', 'i_result_2', '', '']
['', 'input', '[29:0]', 'i_result_3', '', '']
['', 'input', '[29:0]', 'i_result_4', '', '']
['', 'input', '[29:0]', 'i_result_5', '', '']
['', 'output', '[15:0]', 'o_result_0', '', '']
['', 'output', '[15:0]', 'o_result_1', '', '']
['', 'output', '[15:0]', 'o_result_2', '', '']
['', 'output', '[15:0]', 'o_result_3', '', '']
['', 'output', 'o_valid', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_22
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'inverse_winograd_23', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'i_valid', '', '']
['', 'input', '[29:0]', 'i_result_0', '', '']
['', 'input', '[29:0]', 'i_result_1', '', '']
['', 'input', '[29:0]', 'i_result_2', '', '']
['', 'input', '[29:0]', 'i_result_3', '', '']
['', 'input', '[29:0]', 'i_result_4', '', '']
['', 'input', '[29:0]', 'i_result_5', '', '']
['', 'output', '[15:0]', 'o_result_0', '', '']
['', 'output', '[15:0]', 'o_result_1', '', '']
['', 'output', '[15:0]', 'o_result_2', '', '']
['', 'output', '[15:0]', 'o_result_3', '', '']
['', 'output', 'o_valid', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_23
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'inverse_winograd_3', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'i_valid', '', '']
['', 'input', '[29:0]', 'i_result_0', '', '']
['', 'input', '[29:0]', 'i_result_1', '', '']
['', 'input', '[29:0]', 'i_result_2', '', '']
['', 'input', '[29:0]', 'i_result_3', '', '']
['', 'input', '[29:0]', 'i_result_4', '', '']
['', 'input', '[29:0]', 'i_result_5', '', '']
['', 'output', '[15:0]', 'o_result_0', '', '']
['', 'output', '[15:0]', 'o_result_1', '', '']
['', 'output', '[15:0]', 'o_result_2', '', '']
['', 'output', '[15:0]', 'o_result_3', '', '']
['', 'output', 'o_valid', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_3
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'inverse_winograd_4', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'i_valid', '', '']
['', 'input', '[29:0]', 'i_result_0', '', '']
['', 'input', '[29:0]', 'i_result_1', '', '']
['', 'input', '[29:0]', 'i_result_2', '', '']
['', 'input', '[29:0]', 'i_result_3', '', '']
['', 'input', '[29:0]', 'i_result_4', '', '']
['', 'input', '[29:0]', 'i_result_5', '', '']
['', 'output', '[15:0]', 'o_result_0', '', '']
['', 'output', '[15:0]', 'o_result_1', '', '']
['', 'output', '[15:0]', 'o_result_2', '', '']
['', 'output', '[15:0]', 'o_result_3', '', '']
['', 'output', 'o_valid', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_4
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'inverse_winograd_5', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'i_valid', '', '']
['', 'input', '[29:0]', 'i_result_0', '', '']
['', 'input', '[29:0]', 'i_result_1', '', '']
['', 'input', '[29:0]', 'i_result_2', '', '']
['', 'input', '[29:0]', 'i_result_3', '', '']
['', 'input', '[29:0]', 'i_result_4', '', '']
['', 'input', '[29:0]', 'i_result_5', '', '']
['', 'output', '[15:0]', 'o_result_0', '', '']
['', 'output', '[15:0]', 'o_result_1', '', '']
['', 'output', '[15:0]', 'o_result_2', '', '']
['', 'output', '[15:0]', 'o_result_3', '', '']
['', 'output', 'o_valid', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_5
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'inverse_winograd_6', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'i_valid', '', '']
['', 'input', '[29:0]', 'i_result_0', '', '']
['', 'input', '[29:0]', 'i_result_1', '', '']
['', 'input', '[29:0]', 'i_result_2', '', '']
['', 'input', '[29:0]', 'i_result_3', '', '']
['', 'input', '[29:0]', 'i_result_4', '', '']
['', 'input', '[29:0]', 'i_result_5', '', '']
['', 'output', '[15:0]', 'o_result_0', '', '']
['', 'output', '[15:0]', 'o_result_1', '', '']
['', 'output', '[15:0]', 'o_result_2', '', '']
['', 'output', '[15:0]', 'o_result_3', '', '']
['', 'output', 'o_valid', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_6
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'inverse_winograd_7', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'i_valid', '', '']
['', 'input', '[29:0]', 'i_result_0', '', '']
['', 'input', '[29:0]', 'i_result_1', '', '']
['', 'input', '[29:0]', 'i_result_2', '', '']
['', 'input', '[29:0]', 'i_result_3', '', '']
['', 'input', '[29:0]', 'i_result_4', '', '']
['', 'input', '[29:0]', 'i_result_5', '', '']
['', 'output', '[15:0]', 'o_result_0', '', '']
['', 'output', '[15:0]', 'o_result_1', '', '']
['', 'output', '[15:0]', 'o_result_2', '', '']
['', 'output', '[15:0]', 'o_result_3', '', '']
['', 'output', 'o_valid', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_7
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'inverse_winograd_8', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'i_valid', '', '']
['', 'input', '[29:0]', 'i_result_0', '', '']
['', 'input', '[29:0]', 'i_result_1', '', '']
['', 'input', '[29:0]', 'i_result_2', '', '']
['', 'input', '[29:0]', 'i_result_3', '', '']
['', 'input', '[29:0]', 'i_result_4', '', '']
['', 'input', '[29:0]', 'i_result_5', '', '']
['', 'output', '[15:0]', 'o_result_0', '', '']
['', 'output', '[15:0]', 'o_result_1', '', '']
['', 'output', '[15:0]', 'o_result_2', '', '']
['', 'output', '[15:0]', 'o_result_3', '', '']
['', 'output', 'o_valid', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_8
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'inverse_winograd_9', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'i_valid', '', '']
['', 'input', '[29:0]', 'i_result_0', '', '']
['', 'input', '[29:0]', 'i_result_1', '', '']
['', 'input', '[29:0]', 'i_result_2', '', '']
['', 'input', '[29:0]', 'i_result_3', '', '']
['', 'input', '[29:0]', 'i_result_4', '', '']
['', 'input', '[29:0]', 'i_result_5', '', '']
['', 'output', '[15:0]', 'o_result_0', '', '']
['', 'output', '[15:0]', 'o_result_1', '', '']
['', 'output', '[15:0]', 'o_result_2', '', '']
['', 'output', '[15:0]', 'o_result_3', '', '']
['', 'output', 'o_valid', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_9
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'inverse_winograd_adder_30_3', '', '', '']
['', 'input', 'clock', '', '']
['', 'input', '[29:0]', 'data0x', '', '']
['', 'input', '[29:0]', 'data1x', '', '']
['', 'input', '[29:0]', 'data2x', '', '']
['', 'input', '[29:0]', 'data3x', '', '']
['', 'input', '[29:0]', 'data4x', '', '']
['', 'input', '[29:0]', 'data5x', '', '']
['', 'output', '[29:0]', 'result', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_adder_30_3
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clock]

['module', 'pipelined_xor_tree_16', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'reset', '', '']
['', 'input', '[15:0]', 'signal', '', '']
['', 'output', 'reduced_signal', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/pipelined_xor_tree_16
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'pooling', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'i_valid', '', '']
['', 'input', 'i_reset', '', '']
['', 'input', '[15:0]', 'i_result_0', '', '']
['', 'input', '[15:0]', 'i_result_1', '', '']
['', 'input', '[15:0]', 'i_result_2', '', '']
['', 'input', '[15:0]', 'i_result_3', '', '']
['', 'output', '[15:0]', 'o_result', '', '']
['', 'output', 'o_valid', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/pooling
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'processing_element', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'i_reset', '', '']
['', 'input', 'i_valid', '', '']
['', 'input', '[15:0]', 'i_features_0_0', '', '']
['', 'output', '[15:0]', 'o_features_0_0', '', '']
['', 'input', '[15:0]', 'i_features_0_1', '', '']
['', 'output', '[15:0]', 'o_features_0_1', '', '']
['', 'input', '[15:0]', 'i_features_0_2', '', '']
['', 'output', '[15:0]', 'o_features_0_2', '', '']
['', 'input', '[15:0]', 'i_features_0_3', '', '']
['', 'output', '[15:0]', 'o_features_0_3', '', '']
['', 'input', '[15:0]', 'i_features_0_4', '', '']
['', 'output', '[15:0]', 'o_features_0_4', '', '']
['', 'input', '[15:0]', 'i_features_0_5', '', '']
['', 'output', '[15:0]', 'o_features_0_5', '', '']
['', 'input', '[15:0]', 'i_features_1_0', '', '']
['', 'output', '[15:0]', 'o_features_1_0', '', '']
['', 'input', '[15:0]', 'i_features_1_1', '', '']
['', 'output', '[15:0]', 'o_features_1_1', '', '']
['', 'input', '[15:0]', 'i_features_1_2', '', '']
['', 'output', '[15:0]', 'o_features_1_2', '', '']
['', 'input', '[15:0]', 'i_features_1_3', '', '']
['', 'output', '[15:0]', 'o_features_1_3', '', '']
['', 'input', '[15:0]', 'i_features_1_4', '', '']
['', 'output', '[15:0]', 'o_features_1_4', '', '']
['', 'input', '[15:0]', 'i_features_1_5', '', '']
['', 'output', '[15:0]', 'o_features_1_5', '', '']
['', 'input', '[15:0]', 'i_features_2_0', '', '']
['', 'output', '[15:0]', 'o_features_2_0', '', '']
['', 'input', '[15:0]', 'i_features_2_1', '', '']
['', 'output', '[15:0]', 'o_features_2_1', '', '']
['', 'input', '[15:0]', 'i_features_2_2', '', '']
['', 'output', '[15:0]', 'o_features_2_2', '', '']
['', 'input', '[15:0]', 'i_features_2_3', '', '']
['', 'output', '[15:0]', 'o_features_2_3', '', '']
['', 'input', '[15:0]', 'i_features_2_4', '', '']
['', 'output', '[15:0]', 'o_features_2_4', '', '']
['', 'input', '[15:0]', 'i_features_2_5', '', '']
['', 'output', '[15:0]', 'o_features_2_5', '', '']
['', 'input', '[15:0]', 'i_features_3_0', '', '']
['', 'output', '[15:0]', 'o_features_3_0', '', '']
['', 'input', '[15:0]', 'i_features_3_1', '', '']
['', 'output', '[15:0]', 'o_features_3_1', '', '']
['', 'input', '[15:0]', 'i_features_3_2', '', '']
['', 'output', '[15:0]', 'o_features_3_2', '', '']
['', 'input', '[15:0]', 'i_features_3_3', '', '']
['', 'output', '[15:0]', 'o_features_3_3', '', '']
['', 'input', '[15:0]', 'i_features_3_4', '', '']
['', 'output', '[15:0]', 'o_features_3_4', '', '']
['', 'input', '[15:0]', 'i_features_3_5', '', '']
['', 'output', '[15:0]', 'o_features_3_5', '', '']
['', 'output', '[29:0]', 'o_result_0', '', '']
['', 'output', '[29:0]', 'o_result_1', '', '']
['', 'output', '[29:0]', 'o_result_2', '', '']
['', 'output', '[29:0]', 'o_result_3', '', '']
['', 'output', '[29:0]', 'o_result_4', '', '']
['', 'output', '[29:0]', 'o_result_5', '', '']
['', 'output', 'o_valid', '', '']
['', 'output', 'o_next_reset', '', '']
['', 'output', 'o_next_valid', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'signal_width_reducer', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', '[15:0]', 'signals_0_0', '', '']
['', 'output', 'reduced_signals_0_0', '', '']
['', 'input', '[15:0]', 'signals_0_1', '', '']
['', 'output', 'reduced_signals_0_1', '', '']
['', 'input', '[15:0]', 'signals_0_2', '', '']
['', 'output', 'reduced_signals_0_2', '', '']
['', 'input', '[15:0]', 'signals_0_3', '', '']
['', 'output', 'reduced_signals_0_3', '', '']
['', 'input', '[15:0]', 'signals_1_0', '', '']
['', 'output', 'reduced_signals_1_0', '', '']
['', 'input', '[15:0]', 'signals_1_1', '', '']
['', 'output', 'reduced_signals_1_1', '', '']
['', 'input', '[15:0]', 'signals_1_2', '', '']
['', 'output', 'reduced_signals_1_2', '', '']
['', 'input', '[15:0]', 'signals_1_3', '', '']
['', 'output', 'reduced_signals_1_3', '', '']
['', 'input', '[15:0]', 'signals_2_0', '', '']
['', 'output', 'reduced_signals_2_0', '', '']
['', 'input', '[15:0]', 'signals_2_1', '', '']
['', 'output', 'reduced_signals_2_1', '', '']
['', 'input', '[15:0]', 'signals_2_2', '', '']
['', 'output', 'reduced_signals_2_2', '', '']
['', 'input', '[15:0]', 'signals_2_3', '', '']
['', 'output', 'reduced_signals_2_3', '', '']
['', 'input', '[15:0]', 'signals_3_0', '', '']
['', 'output', 'reduced_signals_3_0', '', '']
['', 'input', '[15:0]', 'signals_3_1', '', '']
['', 'output', 'reduced_signals_3_1', '', '']
['', 'input', '[15:0]', 'signals_3_2', '', '']
['', 'output', 'reduced_signals_3_2', '', '']
['', 'input', '[15:0]', 'signals_3_3', '', '']
['', 'output', 'reduced_signals_3_3', '', '']
['', 'input', '[15:0]', 'signals_4_0', '', '']
['', 'output', 'reduced_signals_4_0', '', '']
['', 'input', '[15:0]', 'signals_4_1', '', '']
['', 'output', 'reduced_signals_4_1', '', '']
['', 'input', '[15:0]', 'signals_4_2', '', '']
['', 'output', 'reduced_signals_4_2', '', '']
['', 'input', '[15:0]', 'signals_4_3', '', '']
['', 'output', 'reduced_signals_4_3', '', '']
['', 'input', '[15:0]', 'signals_5_0', '', '']
['', 'output', 'reduced_signals_5_0', '', '']
['', 'input', '[15:0]', 'signals_5_1', '', '']
['', 'output', 'reduced_signals_5_1', '', '']
['', 'input', '[15:0]', 'signals_5_2', '', '']
['', 'output', 'reduced_signals_5_2', '', '']
['', 'input', '[15:0]', 'signals_5_3', '', '']
['', 'output', 'reduced_signals_5_3', '', '']
['', 'input', 'reset', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/signal_width_reducer
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'store_output', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'i_valid', '', '']
['', 'input', 'i_reset', '', '']
['', 'input', '[15:0]', 'i_result_0', '', '']
['', 'input', '[15:0]', 'i_result_1', '', '']
['', 'input', '[15:0]', 'i_result_2', '', '']
['', 'input', '[15:0]', 'i_result_3', '', '']
['', 'input', '[15:0]', 'i_result_4', '', '']
['', 'input', '[15:0]', 'i_result_5', '', '']
['', 'input', '[15:0]', 'i_result_6', '', '']
['', 'input', '[15:0]', 'i_result_7', '', '']
['', 'input', '[15:0]', 'i_result_8', '', '']
['', 'input', '[15:0]', 'i_result_9', '', '']
['', 'input', '[15:0]', 'i_result_10', '', '']
['', 'input', '[15:0]', 'i_result_11', '', '']
['', 'input', '[15:0]', 'i_result_12', '', '']
['', 'input', '[15:0]', 'i_result_13', '', '']
['', 'input', '[15:0]', 'i_result_14', '', '']
['', 'input', '[15:0]', 'i_result_15', '', '']
['', 'input', '[15:0]', 'i_result_16', '', '']
['', 'input', '[15:0]', 'i_result_17', '', '']
['', 'input', '[15:0]', 'i_result_18', '', '']
['', 'input', '[15:0]', 'i_result_19', '', '']
['', 'input', '[15:0]', 'i_result_20', '', '']
['', 'input', '[15:0]', 'i_result_21', '', '']
['', 'input', '[15:0]', 'i_result_22', '', '']
['', 'input', '[15:0]', 'i_result_23', '', '']
['', 'output', '[15:0]', 'o_store_0_0', '', '']
['', 'output', '[15:0]', 'o_store_0_1', '', '']
['', 'output', '[15:0]', 'o_store_0_2', '', '']
['', 'output', '[15:0]', 'o_store_0_3', '', '']
['', 'output', '[15:0]', 'o_store_1_0', '', '']
['', 'output', '[15:0]', 'o_store_1_1', '', '']
['', 'output', '[15:0]', 'o_store_1_2', '', '']
['', 'output', '[15:0]', 'o_store_1_3', '', '']
['', 'output', '[15:0]', 'o_store_2_0', '', '']
['', 'output', '[15:0]', 'o_store_2_1', '', '']
['', 'output', '[15:0]', 'o_store_2_2', '', '']
['', 'output', '[15:0]', 'o_store_2_3', '', '']
['', 'output', '[15:0]', 'o_store_3_0', '', '']
['', 'output', '[15:0]', 'o_store_3_1', '', '']
['', 'output', '[15:0]', 'o_store_3_2', '', '']
['', 'output', '[15:0]', 'o_store_3_3', '', '']
['', 'output', '[15:0]', 'o_store_4_0', '', '']
['', 'output', '[15:0]', 'o_store_4_1', '', '']
['', 'output', '[15:0]', 'o_store_4_2', '', '']
['', 'output', '[15:0]', 'o_store_4_3', '', '']
['', 'output', '[15:0]', 'o_store_5_0', '', '']
['', 'output', '[15:0]', 'o_store_5_1', '', '']
['', 'output', '[15:0]', 'o_store_5_2', '', '']
['', 'output', '[15:0]', 'o_store_5_3', '', '']
['', 'output', 'o_wen_0', '', '']
['', 'output', 'o_wen_1', '', '']
['', 'output', 'o_wen_2', '', '']
['', 'output', 'o_wen_3', '', '']
['', 'output', 'o_wen_4', '', '']
['', 'output', 'o_wen_5', '', '']
['', 'output', '[13:0]', 'o_addr', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/store_output
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'stream_buffer_0_0', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'i_reset', '', '']
['', 'input', 'i_wen0', '', '']
['', 'input', 'i_wen1', '', '']
['', 'input', '[15:0]', 'i_ddr', '', '']
['', 'input', '[15:0]', 'i_pool', '', '']
['', 'input', 'i_eltwise_sel', '', '']
['', 'input', '[15:0]', 'i_eltwise', '', '']
['', 'input', '[13:0]', 'i_waddr', '', '']
['', 'output', '[15:0]', 'o_feature_0', '', '']
['', 'output', '[15:0]', 'o_feature_1', '', '']
['', 'output', 'o_done', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/stream_buffer_0_0
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'weight_cache_2048_8_0_weight_init_00', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'wen0', '', '']
['', 'input', 'wen1', '', '']
['', 'input', '[10:0]', 'addr0', '', '']
['', 'input', '[7:0]', 'wdata0', '', '']
['', 'output', '[7:0]', 'data0', '', '']
['', 'input', '[10:0]', 'addr1', '', '']
['', 'input', '[7:0]', 'wdata1', '', '']
['', 'output', '[7:0]', 'data1', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/weight_cache_2048_8_0_weight_init_00
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'winograd_adder_16_20_4', '', '', '']
['', 'input', 'clken', '', '']
['', 'input', 'clock', '', '']
['', 'input', '[15:0]', 'data0x', '', '']
['', 'input', '[15:0]', 'data1x', '', '']
['', 'input', '[15:0]', 'data2x', '', '']
['', 'input', '[15:0]', 'data3x', '', '']
['', 'input', '[15:0]', 'data4x', '', '']
['', 'input', '[15:0]', 'data5x', '', '']
['', 'input', '[15:0]', 'data6x', '', '']
['', 'input', '[15:0]', 'data7x', '', '']
['', 'input', '[15:0]', 'data8x', '', '']
['', 'input', '[15:0]', 'data9x', '', '']
['', 'input', '[15:0]', 'data10x', '', '']
['', 'input', '[15:0]', 'data11x', '', '']
['', 'input', '[15:0]', 'data12x', '', '']
['', 'input', '[15:0]', 'data13x', '', '']
['', 'input', '[15:0]', 'data14x', '', '']
['', 'input', '[15:0]', 'data15x', '', '']
['', 'output', '[19:0]', 'result', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/winograd_adder_16_20_4
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clken]
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clock]

['module', 'winograd_dsp_16', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'ena', '', '']
['', 'input', 'aclr', '', '']
['', 'input', '[15:0]', 'ay', '', '']
['', 'input', '[15:0]', 'by', '', '']
['', 'input', '[2:0]', 'coefsela', '', '']
['', 'input', '[2:0]', 'coefselb', '', '']
['', 'output', '[15:0]', 'resulta', '', '']
['', 'output', '[15:0]', 'resultb', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/winograd_dsp_16
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'winograd_transform_0', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'i_valid', '', '']
['', 'input', '[15:0]', 'i_result_0_0', '', '']
['', 'input', '[15:0]', 'i_result_0_1', '', '']
['', 'input', '[15:0]', 'i_result_0_2', '', '']
['', 'input', '[15:0]', 'i_result_0_3', '', '']
['', 'input', '[15:0]', 'i_result_1_0', '', '']
['', 'input', '[15:0]', 'i_result_1_1', '', '']
['', 'input', '[15:0]', 'i_result_1_2', '', '']
['', 'input', '[15:0]', 'i_result_1_3', '', '']
['', 'input', '[15:0]', 'i_result_2_0', '', '']
['', 'input', '[15:0]', 'i_result_2_1', '', '']
['', 'input', '[15:0]', 'i_result_2_2', '', '']
['', 'input', '[15:0]', 'i_result_2_3', '', '']
['', 'input', '[15:0]', 'i_result_3_0', '', '']
['', 'input', '[15:0]', 'i_result_3_1', '', '']
['', 'input', '[15:0]', 'i_result_3_2', '', '']
['', 'input', '[15:0]', 'i_result_3_3', '', '']
['', 'input', '[15:0]', 'i_result_4_0', '', '']
['', 'input', '[15:0]', 'i_result_4_1', '', '']
['', 'input', '[15:0]', 'i_result_4_2', '', '']
['', 'input', '[15:0]', 'i_result_4_3', '', '']
['', 'input', '[15:0]', 'i_result_5_0', '', '']
['', 'input', '[15:0]', 'i_result_5_1', '', '']
['', 'input', '[15:0]', 'i_result_5_2', '', '']
['', 'input', '[15:0]', 'i_result_5_3', '', '']
['', 'output', '[15:0]', 'o_feature_0', '', '']
['', 'output', '[15:0]', 'o_feature_1', '', '']
['', 'output', '[15:0]', 'o_feature_2', '', '']
['', 'output', '[15:0]', 'o_feature_3', '', '']
['', 'output', '[15:0]', 'o_feature_4', '', '']
['', 'output', '[15:0]', 'o_feature_5', '', '']
['', 'output', 'o_valid', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/winograd_transform_0
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'DLA', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'i_reset', '', '']
['', 'input', '[15:0]', 'i_ddr_0_0', '', '']
['', 'output', 'o_dummy_out_0_0', '', '']
['', 'input', '[15:0]', 'i_ddr_0_1', '', '']
['', 'output', 'o_dummy_out_0_1', '', '']
['', 'input', '[15:0]', 'i_ddr_1_0', '', '']
['', 'output', 'o_dummy_out_1_0', '', '']
['', 'input', '[15:0]', 'i_ddr_1_1', '', '']
['', 'output', 'o_dummy_out_1_1', '', '']
['', 'input', '[15:0]', 'i_ddr_2_0', '', '']
['', 'output', 'o_dummy_out_2_0', '', '']
['', 'input', '[15:0]', 'i_ddr_2_1', '', '']
['', 'output', 'o_dummy_out_2_1', '', '']
['', 'input', '[15:0]', 'i_ddr_3_0', '', '']
['', 'output', 'o_dummy_out_3_0', '', '']
['', 'input', '[15:0]', 'i_ddr_3_1', '', '']
['', 'output', 'o_dummy_out_3_1', '', '']
['', 'input', '[15:0]', 'i_ddr_4_0', '', '']
['', 'output', 'o_dummy_out_4_0', '', '']
['', 'input', '[15:0]', 'i_ddr_4_1', '', '']
['', 'output', 'o_dummy_out_4_1', '', '']
['', 'input', '[15:0]', 'i_ddr_5_0', '', '']
['', 'output', 'o_dummy_out_5_0', '', '']
['', 'input', '[15:0]', 'i_ddr_5_1', '', '']
['', 'output', 'o_dummy_out_5_1', '', '']
['', 'output', 'o_valid', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.small
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'accumulator_24_30_3', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'i_reset', '', '']
['', 'input', '[23:0]', 'i_result', '', '']
['', 'input', 'i_dp_done', '', '']
['', 'output', '[29:0]', 'o_accum', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/accumulator_24_30_3
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'buffer_16_24200_buffer_init_00', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'wen', '', '']
['', 'input', '[14:0]', 'waddr', '', '']
['', 'input', '[15:0]', 'wdata', '', '']
['', 'input', '[14:0]', 'raddr', '', '']
['', 'output', '[15:0]', 'rdata', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/buffer_16_24200_buffer_init_00
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'dot_product_16_8_30_2', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'i_reset', '', '']
['', 'input', '[15:0]', 'i_features_0', '', '']
['', 'input', '[7:0]', 'i_weights_0', '', '']
['', 'input', '[15:0]', 'i_features_1', '', '']
['', 'input', '[7:0]', 'i_weights_1', '', '']
['', 'output', '[23:0]', 'o_result', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/dot_product_16_8_30_2
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'processing_element', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'i_reset', '', '']
['', 'input', 'i_valid', '', '']
['', 'input', '[15:0]', 'i_features_0_0', '', '']
['', 'output', '[15:0]', 'o_features_0_0', '', '']
['', 'input', '[15:0]', 'i_features_0_1', '', '']
['', 'output', '[15:0]', 'o_features_0_1', '', '']
['', 'input', '[15:0]', 'i_features_0_2', '', '']
['', 'output', '[15:0]', 'o_features_0_2', '', '']
['', 'input', '[15:0]', 'i_features_0_3', '', '']
['', 'output', '[15:0]', 'o_features_0_3', '', '']
['', 'input', '[15:0]', 'i_features_0_4', '', '']
['', 'output', '[15:0]', 'o_features_0_4', '', '']
['', 'input', '[15:0]', 'i_features_0_5', '', '']
['', 'output', '[15:0]', 'o_features_0_5', '', '']
['', 'input', '[15:0]', 'i_features_1_0', '', '']
['', 'output', '[15:0]', 'o_features_1_0', '', '']
['', 'input', '[15:0]', 'i_features_1_1', '', '']
['', 'output', '[15:0]', 'o_features_1_1', '', '']
['', 'input', '[15:0]', 'i_features_1_2', '', '']
['', 'output', '[15:0]', 'o_features_1_2', '', '']
['', 'input', '[15:0]', 'i_features_1_3', '', '']
['', 'output', '[15:0]', 'o_features_1_3', '', '']
['', 'input', '[15:0]', 'i_features_1_4', '', '']
['', 'output', '[15:0]', 'o_features_1_4', '', '']
['', 'input', '[15:0]', 'i_features_1_5', '', '']
['', 'output', '[15:0]', 'o_features_1_5', '', '']
['', 'output', '[29:0]', 'o_result_0', '', '']
['', 'output', '[29:0]', 'o_result_1', '', '']
['', 'output', '[29:0]', 'o_result_2', '', '']
['', 'output', '[29:0]', 'o_result_3', '', '']
['', 'output', '[29:0]', 'o_result_4', '', '']
['', 'output', '[29:0]', 'o_result_5', '', '']
['', 'output', 'o_valid', '', '']
['', 'output', 'o_next_reset', '', '']
['', 'output', 'o_next_valid', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/processing_element
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'signal_width_reducer', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', '[15:0]', 'signals_0_0', '', '']
['', 'output', 'reduced_signals_0_0', '', '']
['', 'input', '[15:0]', 'signals_0_1', '', '']
['', 'output', 'reduced_signals_0_1', '', '']
['', 'input', '[15:0]', 'signals_1_0', '', '']
['', 'output', 'reduced_signals_1_0', '', '']
['', 'input', '[15:0]', 'signals_1_1', '', '']
['', 'output', 'reduced_signals_1_1', '', '']
['', 'input', '[15:0]', 'signals_2_0', '', '']
['', 'output', 'reduced_signals_2_0', '', '']
['', 'input', '[15:0]', 'signals_2_1', '', '']
['', 'output', 'reduced_signals_2_1', '', '']
['', 'input', '[15:0]', 'signals_3_0', '', '']
['', 'output', 'reduced_signals_3_0', '', '']
['', 'input', '[15:0]', 'signals_3_1', '', '']
['', 'output', 'reduced_signals_3_1', '', '']
['', 'input', '[15:0]', 'signals_4_0', '', '']
['', 'output', 'reduced_signals_4_0', '', '']
['', 'input', '[15:0]', 'signals_4_1', '', '']
['', 'output', 'reduced_signals_4_1', '', '']
['', 'input', '[15:0]', 'signals_5_0', '', '']
['', 'output', 'reduced_signals_5_0', '', '']
['', 'input', '[15:0]', 'signals_5_1', '', '']
['', 'output', 'reduced_signals_5_1', '', '']
['', 'input', 'reset', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/signal_width_reducer
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'store_output', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'i_valid', '', '']
['', 'input', 'i_reset', '', '']
['', 'input', '[15:0]', 'i_result_0', '', '']
['', 'input', '[15:0]', 'i_result_1', '', '']
['', 'input', '[15:0]', 'i_result_2', '', '']
['', 'input', '[15:0]', 'i_result_3', '', '']
['', 'input', '[15:0]', 'i_result_4', '', '']
['', 'input', '[15:0]', 'i_result_5', '', '']
['', 'input', '[15:0]', 'i_result_6', '', '']
['', 'input', '[15:0]', 'i_result_7', '', '']
['', 'input', '[15:0]', 'i_result_8', '', '']
['', 'input', '[15:0]', 'i_result_9', '', '']
['', 'input', '[15:0]', 'i_result_10', '', '']
['', 'input', '[15:0]', 'i_result_11', '', '']
['', 'output', '[15:0]', 'o_store_0_0', '', '']
['', 'output', '[15:0]', 'o_store_0_1', '', '']
['', 'output', '[15:0]', 'o_store_1_0', '', '']
['', 'output', '[15:0]', 'o_store_1_1', '', '']
['', 'output', '[15:0]', 'o_store_2_0', '', '']
['', 'output', '[15:0]', 'o_store_2_1', '', '']
['', 'output', '[15:0]', 'o_store_3_0', '', '']
['', 'output', '[15:0]', 'o_store_3_1', '', '']
['', 'output', '[15:0]', 'o_store_4_0', '', '']
['', 'output', '[15:0]', 'o_store_4_1', '', '']
['', 'output', '[15:0]', 'o_store_5_0', '', '']
['', 'output', '[15:0]', 'o_store_5_1', '', '']
['', 'output', 'o_wen_0', '', '']
['', 'output', 'o_wen_1', '', '']
['', 'output', 'o_wen_2', '', '']
['', 'output', 'o_wen_3', '', '']
['', 'output', 'o_wen_4', '', '']
['', 'output', 'o_wen_5', '', '']
['', 'output', '[14:0]', 'o_addr', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/store_output
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'stream_buffer_0_0', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'i_reset', '', '']
['', 'input', 'i_wen0', '', '']
['', 'input', 'i_wen1', '', '']
['', 'input', '[15:0]', 'i_ddr', '', '']
['', 'input', '[15:0]', 'i_pool', '', '']
['', 'input', 'i_eltwise_sel', '', '']
['', 'input', '[15:0]', 'i_eltwise', '', '']
['', 'input', '[14:0]', 'i_waddr', '', '']
['', 'output', '[15:0]', 'o_feature_0', '', '']
['', 'output', '[15:0]', 'o_feature_1', '', '']
['', 'output', 'o_done', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/stream_buffer_0_0
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'winograd_transform_0', '', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'i_valid', '', '']
['', 'input', '[15:0]', 'i_result_0_0', '', '']
['', 'input', '[15:0]', 'i_result_0_1', '', '']
['', 'input', '[15:0]', 'i_result_1_0', '', '']
['', 'input', '[15:0]', 'i_result_1_1', '', '']
['', 'input', '[15:0]', 'i_result_2_0', '', '']
['', 'input', '[15:0]', 'i_result_2_1', '', '']
['', 'input', '[15:0]', 'i_result_3_0', '', '']
['', 'input', '[15:0]', 'i_result_3_1', '', '']
['', 'input', '[15:0]', 'i_result_4_0', '', '']
['', 'input', '[15:0]', 'i_result_4_1', '', '']
['', 'input', '[15:0]', 'i_result_5_0', '', '']
['', 'input', '[15:0]', 'i_result_5_1', '', '']
['', 'output', '[15:0]', 'o_feature_0', '', '']
['', 'output', '[15:0]', 'o_feature_1', '', '']
['', 'output', '[15:0]', 'o_feature_2', '', '']
['', 'output', '[15:0]', 'o_feature_3', '', '']
['', 'output', '[15:0]', 'o_feature_4', '', '']
['', 'output', '[15:0]', 'o_feature_5', '', '']
['', 'output', 'o_valid', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'eltwise_layer', '', '']
['', '', 'input', 'clk', '', '']
['', '', 'input', 'clk_mem', '', '']
['', '', 'input', 'resetn', '', '']
['', '', 'input', 'pe_resetn', '', '']
['', '', 'input', '', '', '', '', '', '', '', '[`REG_ADDRWIDTH-1:0]', 'PADDR', '', '']
['', '', 'input', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'PWRITE', '', '']
['', '', 'input', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'PSEL', '', '']
['', '', 'input', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'PENABLE', '', '']
['', '', 'input', '', '', '', '', '', '', '', '[`REG_DATAWIDTH-1:0]', 'PWDATA', '', '']
['', '', 'output', 'reg', '', '', '[`REG_DATAWIDTH-1:0]', 'PRDATA', '', '']
['', '', 'output', 'reg', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'PREADY', '', '']
['', '', 'input', '[`DWIDTH-1:0]', 'scalar_inp', '', '']
['', '', 'input', 'mode', '', '//', 'mode==0', '->', 'vector/matrix', '', 'mode==1', '->', 'scalar', '']
['', '', 'input', '', '[1:0]', 'op', '', '//op==11', '->', 'Mul', '', 'op==01', '->', 'Sub', '', 'op==00', '->', 'Add', '']
['', '', 'input', '', '[7:0]', 'bram_select', '', '']
['', '', 'input', '', '[`AWIDTH-1:0]', 'bram_addr_ext', '', '']
['', '', 'output', 'reg', '[`CU_SIZE*`DWIDTH-1:0]', 'bram_rdata_ext', '', '']
['', '', 'input', '', '[`CU_SIZE*`DWIDTH-1:0]', 'bram_wdata_ext', '', '']
['', '', 'input', '', '[`CU_SIZE-1:0]', 'bram_we_ext', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/eltwise_layer
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk_mem]

['module', 'FPMult_16', '', '']
['', '', 'clk', '', '']
['', '', 'rst', '', '']
['', '', 'a', '', '']
['', '', 'b', '', '']
['', '', 'result', '', '']
['', '', 'flags', '']
['', '', '', '', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/FPMult_16
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'FPMult_NormalizeModule', '', '']
['', '', 'NormM', '', '']
['', '', 'NormE', '', '']
['', '', 'RoundE', '', '']
['', '', 'RoundEP', '', '']
['', '', 'RoundM', '', '']
['', '', 'RoundMP', '']
['', '', '', '', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/FPMult_NormalizeModule

['module', 'eltwise_cu', '', '']
['', 'clk', '', '']
['', 'reset', '', '']
['', 'pe_reset', '', '']
['', 'start_eltwise_op', '', '']
['', 'done_eltwise_op', '', '']
['', 'count', '', '']
['', 'op', '', '']
['', 'address_mat_a', '', '']
['', 'address_mat_b', '', '']
['', 'address_mat_c', '', '']
['', 'a_data', '', '']
['', 'b_data', '', '']
['', 'c_data_out', '', '', '']
['', 'a_addr', '', '']
['', 'b_addr', '', '']
['', 'c_addr', '', '']
['', 'c_data_available', '', '']
['', 'validity_mask_a', '', '']
['', 'validity_mask_b', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'input_logic', '', '']
['clk', '', '']
['reset', '', '']
['start_eltwise_op', '', '']
['count', '', '']
['a_addr', '', '']
['b_addr', '', '']
['address_mat_a', '', '']
['address_mat_b', '', '']
['a_data', '', '']
['b_data', '', '']
['a0_data', '', '']
['a1_data', '', '']
['a2_data', '', '']
['a3_data', '', '']
['b0_data', '', '']
['b1_data', '', '']
['b2_data', '', '']
['b3_data', '', '']
['validity_mask_a', '', '']
['validity_mask_b', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/input_logic
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'output_logic', '', '']
['clk', '', '']
['reset', '', '']
['start_eltwise_op', '', '']
['done_eltwise_op', '', '']
['address_mat_c', '', '']
['c_data_out', '', '', '']
['c_addr', '', '']
['c_data_available', '', '']
['out0', '', '']
['out1', '', '']
['out2', '', '']
['out3', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/output_logic
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'pe_array', '', '']
['reset', '', '']
['clk', '', '']
['pe_reset', '', '']
['op', '', '']
['a0', '', 'a1', '', 'a2', '', 'a3', '', '']
['b0', '', 'b1', '', 'b2', '', 'b3', '', '']
['out0', '', 'out1', '', 'out2', '', 'out3', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/pe_array
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'processing_element', '', '']
['', 'reset', '', '', '']
['', 'clk', '', '', '']
['', 'in_a', '', '']
['', 'in_b', '', '', '']
['', 'op', '', '']
['', 'out', '']
['', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'seq_add', 'a', '', 'b', '', 'out', '', 'reset', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/seq_add
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'seq_mul', 'a', '', 'b', '', 'out', '', 'reset', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/seq_mul
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'gemm_layer', '#', '']
['', '', '', '']
['', '', 'parameter', 'C_S00_AXI_DATA_WIDTH', '=', '32', '', '']
['', '', 'parameter', 'C_S00_AXI_ADDR_WIDTH', '=', '6', '']
['', '', '', '']
['', '', '', '']
['', '', 'output', 'wire', '[14:0]', 'bram_addr_a', '', '']
['', '', 'input', 'wire', '[`MAT_MUL_SIZE*`DWIDTH-1:0]', 'bram_rdata_a', '', '']
['', '', 'output', 'wire', '[`MAT_MUL_SIZE*`DWIDTH-1:0]', 'bram_wdata_a', '', '']
['', '', 'output', 'wire[`MASK_WIDTH-1:0]', 'bram_we_a', '', '', '']
['', '', 'output', 'wire', 'bram_en_a', '', '']
['', '']
['', '', 'output', 'wire', '[14:0]', 'bram_addr_b', '', '']
['', '', 'input', 'wire', '[`MAT_MUL_SIZE*`DWIDTH-1:0]', 'bram_rdata_b', '', '']
['', '', 'output', 'wire', '[`MAT_MUL_SIZE*`DWIDTH-1:0]', 'bram_wdata_b', '', '']
['', '', 'output', 'wire[`MASK_WIDTH-1:0]', 'bram_we_b', '', '', '']
['', '', 'output', 'wire', 'bram_en_b', '', '']
['', '', '', '']
['', '', 'output', 'wire', '[14:0]', 'bram_addr_c', '', '']
['', '', 'input', 'wire', '[`MAT_MUL_SIZE*`DWIDTH-1:0]', 'bram_rdata_c', '', '']
['', '', 'output', 'wire', '[`MAT_MUL_SIZE*`DWIDTH-1:0]', 'bram_wdata_c', '', '']
['', '', 'output', 'wire[`MASK_WIDTH-1:0]', 'bram_we_c', '', '', '']
['', '', 'output', 'wire', 'bram_en_c', '', '']
['', '']
['', '']
['', '', 'input', 'wire', '', 's00_axi_aclk', '', '']
['', '', 'input', 'wire', '', 's00_axi_aresetn', '', '']
['', '', 'input', 'wire', '[C_S00_AXI_ADDR_WIDTH-1', ':', '0]', 's00_axi_awaddr', '', '']
['', '', 'input', 'wire', '[2', ':', '0]', 's00_axi_awprot', '', '']
['', '', 'input', 'wire', '', 's00_axi_awvalid', '', '']
['', '', 'output', 'wire', '', 's00_axi_awready', '', '']
['', '', 'input', 'wire', '[C_S00_AXI_DATA_WIDTH-1', ':', '0]', 's00_axi_wdata', '', '']
['', '', 'input', 'wire', '[', 'C_S00_AXI_DATA_WIDTH/8', '-1', ':', '0]', 's00_axi_wstrb', '', '']
['', '', 'input', 'wire', '', 's00_axi_wvalid', '', '']
['', '', 'output', 'wire', '', 's00_axi_wready', '', '']
['', '', 'output', 'wire', '[1', ':', '0]', 's00_axi_bresp', '', '']
['', '', 'output', 'wire', '', 's00_axi_bvalid', '', '']
['', '', 'input', 'wire', '', 's00_axi_bready', '', '']
['', '', 'input', 'wire', '[C_S00_AXI_ADDR_WIDTH-1', ':', '0]', 's00_axi_araddr', '', '']
['', '', 'input', 'wire', '[2', ':', '0]', 's00_axi_arprot', '', '']
['', '', 'input', 'wire', '', 's00_axi_arvalid', '', '']
['', '', 'output', 'wire', '', 's00_axi_arready', '', '']
['', '', 'output', 'wire', '[C_S00_AXI_DATA_WIDTH-1', ':', '0]', 's00_axi_rdata', '', '']
['', '', 'output', 'wire', '[1', ':', '0]', 's00_axi_rresp', '', '']
['', '', 'output', 'wire', '', 's00_axi_rvalid', '', '']
['', '', 'input', 'wire', '', 's00_axi_rready', '']
['', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/gemm_layer
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports s00_axi_aclk]

['module', 'FPAddSub_a', '', '']
['', '', 'A', '', '']
['', '', 'B', '', '']
['', '', 'operation', '', '']
['', '', 'Opout', '', '']
['', '', 'Sa', '', '']
['', '', 'Sb', '', '']
['', '', 'MaxAB', '', '']
['', '', 'CExp', '', '']
['', '', 'Shift', '', '']
['', '', 'Mmax', '', '']
['', '', 'InputExc', '', '']
['', '', 'Mmin_3', '']
['', '', '', '']
['', '', '', '']
['', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/FPAddSub_a

['module', 'FPAddSub_c', '', '']
['', '', 'SumS_5', '', '']
['', '', 'Shift', '', '']
['', '', 'CExp', '', '']
['', '', 'NormM', '', '']
['', '', 'NormE', '', '']
['', '', 'ZeroSum', '', '']
['', '', 'NegE', '', '']
['', '', 'R', '', '']
['', '', 'S', '', '']
['', '', 'FG', '']
['', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/FPAddSub_c

['module', 'FPAddSub_d', '', '']
['', '', 'ZeroSum', '', '']
['', '', 'NormE', '', '']
['', '', 'NormM', '', '']
['', '', 'R', '', '']
['', '', 'S', '', '']
['', '', 'G', '', '']
['', '', 'Sa', '', '']
['', '', 'Sb', '', '']
['', '', 'Ctrl', '', '']
['', '', 'MaxAB', '', '']
['', '', 'NegE', '', '']
['', '', 'InputExc', '', '']
['', '', 'P', '', '']
['', '', 'Flags', '', '']
['', '', '', '', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/FPAddSub_d

['module', 'FPAddSub_single', '', '']
['', '', 'clk', '', '']
['', '', 'rst', '', '']
['', '', 'a', '', '']
['', '', 'b', '', '']
['', '', 'operation', '', '']
['', '', 'result', '', '']
['', '', 'flags', '']
['', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/FPAddSub_single
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'FpAddSub_b', '', '']
['', '', 'Mmax', '', '']
['', '', 'Mmin', '', '']
['', '', 'Sa', '', '']
['', '', 'Sb', '', '']
['', '', 'MaxAB', '', '']
['', '', 'OpMode', '', '']
['', '', 'SumS_5', '', '']
['', '', 'Shift', '', '']
['', '', 'PSgn', '', '']
['', '', 'Opr', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/FpAddSub_b

['module', 'fp16_to_fp32', '', 'input', '[15:0]', 'a', '', '', 'output', '[31:0]', 'b', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/fp16_to_fp32

['module', 'fp32_to_fp16', '', 'input', '[31:0]', 'a', '', '', 'output', '[15:0]', 'b', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/fp32_to_fp16

['', 'module', 'gemm_0_S00_AXI', '#', '']
['', '', '']
['', '', 'parameter', 'C_S_AXI_DATA_WIDTH', '=', '32', '', '']
['', '', 'parameter', 'C_S_AXI_ADDR_WIDTH', '=', '6', '']
['', '', '', '']
['', '', '', '']
['', '', 'output', 'wire', '[14:0]', 'bram_addr_a', '', '']
['', '', 'input', 'wire', '[`MAT_MUL_SIZE*`DWIDTH-1:0]', 'bram_rdata_a', '', '']
['', '', 'output', 'wire', '[`MAT_MUL_SIZE*`DWIDTH-1:0]', 'bram_wdata_a', '', '']
['', '', 'output', 'wire', '[`MASK_WIDTH-1:0]', 'bram_we_a', '', '']
['', '', 'output', 'wire', 'bram_en_a', '', '']
['', '']
['', '', 'output', 'wire', '[14:0]', 'bram_addr_b', '', '']
['', '', 'input', 'wire', '[`MAT_MUL_SIZE*`DWIDTH-1:0]', 'bram_rdata_b', '', '']
['', '', 'output', 'wire', '[`MAT_MUL_SIZE*`DWIDTH-1:0]', 'bram_wdata_b', '', '']
['', '', 'output', 'wire', '[`MASK_WIDTH-1:0]', 'bram_we_b', '', '']
['', '', 'output', 'wire', 'bram_en_b', '', '']
['', '', '', '']
['', '', 'output', 'wire', '[14:0]', 'bram_addr_c', '', '']
['', '', 'input', 'wire', '[`MAT_MUL_SIZE*`DWIDTH-1:0]', 'bram_rdata_c', '', '']
['', '', 'output', 'wire', '[`MAT_MUL_SIZE*`DWIDTH-1:0]', 'bram_wdata_c', '', '']
['', '', 'output', 'wire', '[`MASK_WIDTH-1:0]', 'bram_we_c', '', '']
['', '', 'output', 'wire', 'bram_en_c', '', '']
['', '', '', '']
['', '']
['', '', 'input', 'wire', '', 'S_AXI_ACLK', '', '']
['', '', 'input', 'wire', '', 'S_AXI_ARESETN', '', '']
['', '', 'input', 'wire', '[C_S_AXI_ADDR_WIDTH-1', ':', '0]', 'S_AXI_AWADDR', '', '']
['', '', 'input', 'wire', '[2', ':', '0]', 'S_AXI_AWPROT', '', '']
['', '', 'input', 'wire', '', 'S_AXI_AWVALID', '', '']
['', '', 'output', 'wire', '', 'S_AXI_AWREADY', '', '']
['', '', 'input', 'wire', '[C_S_AXI_DATA_WIDTH-1', ':', '0]', 'S_AXI_WDATA', '', '']
['', '', 'input', 'wire', '[', 'C_S_AXI_DATA_WIDTH/8', '-1', ':', '0]', 'S_AXI_WSTRB', '', '']
['', '', 'input', 'wire', '', 'S_AXI_WVALID', '', '']
['', '', 'output', 'wire', '', 'S_AXI_WREADY', '', '']
['', '', 'output', 'wire', '[1', ':', '0]', 'S_AXI_BRESP', '', '']
['', '', 'output', 'wire', '', 'S_AXI_BVALID', '', '']
['', '', 'input', 'wire', '', 'S_AXI_BREADY', '', '']
['', '', 'input', 'wire', '[C_S_AXI_ADDR_WIDTH-1', ':', '0]', 'S_AXI_ARADDR', '', '']
['', '', 'input', 'wire', '[2', ':', '0]', 'S_AXI_ARPROT', '', '']
['', '', 'input', 'wire', '', 'S_AXI_ARVALID', '', '']
['', '', 'output', 'wire', '', 'S_AXI_ARREADY', '', '']
['', '', 'output', 'wire', '[C_S_AXI_DATA_WIDTH-1', ':', '0]', 'S_AXI_RDATA', '', '']
['', '', 'output', 'wire', '[1', ':', '0]', 'S_AXI_RRESP', '', '']
['', '', 'output', 'wire', '', 'S_AXI_RVALID', '', '']
['', '', 'input', 'wire', '', 'S_AXI_RREADY', '']
['', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports S_AXI_ACLK]

['module', 'matmul_20x20_systolic', '', '']
['', 'clk', '', '']
['', 'reset', '', '']
['', 'pe_reset', '', '']
['', 'start_mat_mul', '', '']
['', 'done_mat_mul', '', '']
['', 'address_mat_a', '', '']
['', 'address_mat_b', '', '']
['', 'address_mat_c', '', '']
['', 'address_stride_a', '', '']
['', 'address_stride_b', '', '']
['', 'address_stride_c', '', '']
['', 'a_data', '', '']
['', 'b_data', '', '']
['', 'a_data_in', '', '//Data', 'values', 'coming', 'in', 'from', 'previous', 'matmul', '-', 'systolic', 'connections', '']
['', 'b_data_in', '', '']
['', 'c_data_in', '', '//Data', 'values', 'coming', 'in', 'from', 'previous', 'matmul', '-', 'systolic', 'shifting', '']
['', 'c_data_out', '', '//Data', 'values', 'going', 'out', 'to', 'next', 'matmul', '-', 'systolic', 'shifting', '']
['', 'a_data_out', '', '']
['', 'b_data_out', '', '']
['', 'a_addr', '', '']
['', 'b_addr', '', '']
['', 'c_addr', '', '']
['', 'c_data_available', '', '']
['', '']
['', 'validity_mask_a_rows', '', '']
['', 'validity_mask_a_cols', '', '']
['', 'validity_mask_b_rows', '', '']
['', 'validity_mask_b_cols', '', '']
['', '', '', '']
['', 'a_loc', '', '']
['', 'b_loc', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'output_logic', '', '']
['start_mat_mul', '', '']
['done_mat_mul', '', '']
['address_mat_c', '', '']
['address_stride_c', '', '']
['c_data_in', '', '']
['c_data_out', '', '//Data', 'values', 'going', 'out', 'to', 'next', 'matmul', '-', 'systolic', 'shifting', '']
['c_addr', '', '']
['c_data_available', '', '']
['clk_cnt', '', '']
['row_latch_en', '', '']
['matrixC0_0', '', '']
['matrixC0_1', '', '']
['matrixC0_2', '', '']
['matrixC0_3', '', '']
['matrixC0_4', '', '']
['matrixC0_5', '', '']
['matrixC0_6', '', '']
['matrixC0_7', '', '']
['matrixC0_8', '', '']
['matrixC0_9', '', '']
['matrixC0_10', '', '']
['matrixC0_11', '', '']
['matrixC0_12', '', '']
['matrixC0_13', '', '']
['matrixC0_14', '', '']
['matrixC0_15', '', '']
['matrixC0_16', '', '']
['matrixC0_17', '', '']
['matrixC0_18', '', '']
['matrixC0_19', '', '']
['matrixC1_0', '', '']
['matrixC1_1', '', '']
['matrixC1_2', '', '']
['matrixC1_3', '', '']
['matrixC1_4', '', '']
['matrixC1_5', '', '']
['matrixC1_6', '', '']
['matrixC1_7', '', '']
['matrixC1_8', '', '']
['matrixC1_9', '', '']
['matrixC1_10', '', '']
['matrixC1_11', '', '']
['matrixC1_12', '', '']
['matrixC1_13', '', '']
['matrixC1_14', '', '']
['matrixC1_15', '', '']
['matrixC1_16', '', '']
['matrixC1_17', '', '']
['matrixC1_18', '', '']
['matrixC1_19', '', '']
['matrixC2_0', '', '']
['matrixC2_1', '', '']
['matrixC2_2', '', '']
['matrixC2_3', '', '']
['matrixC2_4', '', '']
['matrixC2_5', '', '']
['matrixC2_6', '', '']
['matrixC2_7', '', '']
['matrixC2_8', '', '']
['matrixC2_9', '', '']
['matrixC2_10', '', '']
['matrixC2_11', '', '']
['matrixC2_12', '', '']
['matrixC2_13', '', '']
['matrixC2_14', '', '']
['matrixC2_15', '', '']
['matrixC2_16', '', '']
['matrixC2_17', '', '']
['matrixC2_18', '', '']
['matrixC2_19', '', '']
['matrixC3_0', '', '']
['matrixC3_1', '', '']
['matrixC3_2', '', '']
['matrixC3_3', '', '']
['matrixC3_4', '', '']
['matrixC3_5', '', '']
['matrixC3_6', '', '']
['matrixC3_7', '', '']
['matrixC3_8', '', '']
['matrixC3_9', '', '']
['matrixC3_10', '', '']
['matrixC3_11', '', '']
['matrixC3_12', '', '']
['matrixC3_13', '', '']
['matrixC3_14', '', '']
['matrixC3_15', '', '']
['matrixC3_16', '', '']
['matrixC3_17', '', '']
['matrixC3_18', '', '']
['matrixC3_19', '', '']
['matrixC4_0', '', '']
['matrixC4_1', '', '']
['matrixC4_2', '', '']
['matrixC4_3', '', '']
['matrixC4_4', '', '']
['matrixC4_5', '', '']
['matrixC4_6', '', '']
['matrixC4_7', '', '']
['matrixC4_8', '', '']
['matrixC4_9', '', '']
['matrixC4_10', '', '']
['matrixC4_11', '', '']
['matrixC4_12', '', '']
['matrixC4_13', '', '']
['matrixC4_14', '', '']
['matrixC4_15', '', '']
['matrixC4_16', '', '']
['matrixC4_17', '', '']
['matrixC4_18', '', '']
['matrixC4_19', '', '']
['matrixC5_0', '', '']
['matrixC5_1', '', '']
['matrixC5_2', '', '']
['matrixC5_3', '', '']
['matrixC5_4', '', '']
['matrixC5_5', '', '']
['matrixC5_6', '', '']
['matrixC5_7', '', '']
['matrixC5_8', '', '']
['matrixC5_9', '', '']
['matrixC5_10', '', '']
['matrixC5_11', '', '']
['matrixC5_12', '', '']
['matrixC5_13', '', '']
['matrixC5_14', '', '']
['matrixC5_15', '', '']
['matrixC5_16', '', '']
['matrixC5_17', '', '']
['matrixC5_18', '', '']
['matrixC5_19', '', '']
['matrixC6_0', '', '']
['matrixC6_1', '', '']
['matrixC6_2', '', '']
['matrixC6_3', '', '']
['matrixC6_4', '', '']
['matrixC6_5', '', '']
['matrixC6_6', '', '']
['matrixC6_7', '', '']
['matrixC6_8', '', '']
['matrixC6_9', '', '']
['matrixC6_10', '', '']
['matrixC6_11', '', '']
['matrixC6_12', '', '']
['matrixC6_13', '', '']
['matrixC6_14', '', '']
['matrixC6_15', '', '']
['matrixC6_16', '', '']
['matrixC6_17', '', '']
['matrixC6_18', '', '']
['matrixC6_19', '', '']
['matrixC7_0', '', '']
['matrixC7_1', '', '']
['matrixC7_2', '', '']
['matrixC7_3', '', '']
['matrixC7_4', '', '']
['matrixC7_5', '', '']
['matrixC7_6', '', '']
['matrixC7_7', '', '']
['matrixC7_8', '', '']
['matrixC7_9', '', '']
['matrixC7_10', '', '']
['matrixC7_11', '', '']
['matrixC7_12', '', '']
['matrixC7_13', '', '']
['matrixC7_14', '', '']
['matrixC7_15', '', '']
['matrixC7_16', '', '']
['matrixC7_17', '', '']
['matrixC7_18', '', '']
['matrixC7_19', '', '']
['matrixC8_0', '', '']
['matrixC8_1', '', '']
['matrixC8_2', '', '']
['matrixC8_3', '', '']
['matrixC8_4', '', '']
['matrixC8_5', '', '']
['matrixC8_6', '', '']
['matrixC8_7', '', '']
['matrixC8_8', '', '']
['matrixC8_9', '', '']
['matrixC8_10', '', '']
['matrixC8_11', '', '']
['matrixC8_12', '', '']
['matrixC8_13', '', '']
['matrixC8_14', '', '']
['matrixC8_15', '', '']
['matrixC8_16', '', '']
['matrixC8_17', '', '']
['matrixC8_18', '', '']
['matrixC8_19', '', '']
['matrixC9_0', '', '']
['matrixC9_1', '', '']
['matrixC9_2', '', '']
['matrixC9_3', '', '']
['matrixC9_4', '', '']
['matrixC9_5', '', '']
['matrixC9_6', '', '']
['matrixC9_7', '', '']
['matrixC9_8', '', '']
['matrixC9_9', '', '']
['matrixC9_10', '', '']
['matrixC9_11', '', '']
['matrixC9_12', '', '']
['matrixC9_13', '', '']
['matrixC9_14', '', '']
['matrixC9_15', '', '']
['matrixC9_16', '', '']
['matrixC9_17', '', '']
['matrixC9_18', '', '']
['matrixC9_19', '', '']
['matrixC10_0', '', '']
['matrixC10_1', '', '']
['matrixC10_2', '', '']
['matrixC10_3', '', '']
['matrixC10_4', '', '']
['matrixC10_5', '', '']
['matrixC10_6', '', '']
['matrixC10_7', '', '']
['matrixC10_8', '', '']
['matrixC10_9', '', '']
['matrixC10_10', '', '']
['matrixC10_11', '', '']
['matrixC10_12', '', '']
['matrixC10_13', '', '']
['matrixC10_14', '', '']
['matrixC10_15', '', '']
['matrixC10_16', '', '']
['matrixC10_17', '', '']
['matrixC10_18', '', '']
['matrixC10_19', '', '']
['matrixC11_0', '', '']
['matrixC11_1', '', '']
['matrixC11_2', '', '']
['matrixC11_3', '', '']
['matrixC11_4', '', '']
['matrixC11_5', '', '']
['matrixC11_6', '', '']
['matrixC11_7', '', '']
['matrixC11_8', '', '']
['matrixC11_9', '', '']
['matrixC11_10', '', '']
['matrixC11_11', '', '']
['matrixC11_12', '', '']
['matrixC11_13', '', '']
['matrixC11_14', '', '']
['matrixC11_15', '', '']
['matrixC11_16', '', '']
['matrixC11_17', '', '']
['matrixC11_18', '', '']
['matrixC11_19', '', '']
['matrixC12_0', '', '']
['matrixC12_1', '', '']
['matrixC12_2', '', '']
['matrixC12_3', '', '']
['matrixC12_4', '', '']
['matrixC12_5', '', '']
['matrixC12_6', '', '']
['matrixC12_7', '', '']
['matrixC12_8', '', '']
['matrixC12_9', '', '']
['matrixC12_10', '', '']
['matrixC12_11', '', '']
['matrixC12_12', '', '']
['matrixC12_13', '', '']
['matrixC12_14', '', '']
['matrixC12_15', '', '']
['matrixC12_16', '', '']
['matrixC12_17', '', '']
['matrixC12_18', '', '']
['matrixC12_19', '', '']
['matrixC13_0', '', '']
['matrixC13_1', '', '']
['matrixC13_2', '', '']
['matrixC13_3', '', '']
['matrixC13_4', '', '']
['matrixC13_5', '', '']
['matrixC13_6', '', '']
['matrixC13_7', '', '']
['matrixC13_8', '', '']
['matrixC13_9', '', '']
['matrixC13_10', '', '']
['matrixC13_11', '', '']
['matrixC13_12', '', '']
['matrixC13_13', '', '']
['matrixC13_14', '', '']
['matrixC13_15', '', '']
['matrixC13_16', '', '']
['matrixC13_17', '', '']
['matrixC13_18', '', '']
['matrixC13_19', '', '']
['matrixC14_0', '', '']
['matrixC14_1', '', '']
['matrixC14_2', '', '']
['matrixC14_3', '', '']
['matrixC14_4', '', '']
['matrixC14_5', '', '']
['matrixC14_6', '', '']
['matrixC14_7', '', '']
['matrixC14_8', '', '']
['matrixC14_9', '', '']
['matrixC14_10', '', '']
['matrixC14_11', '', '']
['matrixC14_12', '', '']
['matrixC14_13', '', '']
['matrixC14_14', '', '']
['matrixC14_15', '', '']
['matrixC14_16', '', '']
['matrixC14_17', '', '']
['matrixC14_18', '', '']
['matrixC14_19', '', '']
['matrixC15_0', '', '']
['matrixC15_1', '', '']
['matrixC15_2', '', '']
['matrixC15_3', '', '']
['matrixC15_4', '', '']
['matrixC15_5', '', '']
['matrixC15_6', '', '']
['matrixC15_7', '', '']
['matrixC15_8', '', '']
['matrixC15_9', '', '']
['matrixC15_10', '', '']
['matrixC15_11', '', '']
['matrixC15_12', '', '']
['matrixC15_13', '', '']
['matrixC15_14', '', '']
['matrixC15_15', '', '']
['matrixC15_16', '', '']
['matrixC15_17', '', '']
['matrixC15_18', '', '']
['matrixC15_19', '', '']
['matrixC16_0', '', '']
['matrixC16_1', '', '']
['matrixC16_2', '', '']
['matrixC16_3', '', '']
['matrixC16_4', '', '']
['matrixC16_5', '', '']
['matrixC16_6', '', '']
['matrixC16_7', '', '']
['matrixC16_8', '', '']
['matrixC16_9', '', '']
['matrixC16_10', '', '']
['matrixC16_11', '', '']
['matrixC16_12', '', '']
['matrixC16_13', '', '']
['matrixC16_14', '', '']
['matrixC16_15', '', '']
['matrixC16_16', '', '']
['matrixC16_17', '', '']
['matrixC16_18', '', '']
['matrixC16_19', '', '']
['matrixC17_0', '', '']
['matrixC17_1', '', '']
['matrixC17_2', '', '']
['matrixC17_3', '', '']
['matrixC17_4', '', '']
['matrixC17_5', '', '']
['matrixC17_6', '', '']
['matrixC17_7', '', '']
['matrixC17_8', '', '']
['matrixC17_9', '', '']
['matrixC17_10', '', '']
['matrixC17_11', '', '']
['matrixC17_12', '', '']
['matrixC17_13', '', '']
['matrixC17_14', '', '']
['matrixC17_15', '', '']
['matrixC17_16', '', '']
['matrixC17_17', '', '']
['matrixC17_18', '', '']
['matrixC17_19', '', '']
['matrixC18_0', '', '']
['matrixC18_1', '', '']
['matrixC18_2', '', '']
['matrixC18_3', '', '']
['matrixC18_4', '', '']
['matrixC18_5', '', '']
['matrixC18_6', '', '']
['matrixC18_7', '', '']
['matrixC18_8', '', '']
['matrixC18_9', '', '']
['matrixC18_10', '', '']
['matrixC18_11', '', '']
['matrixC18_12', '', '']
['matrixC18_13', '', '']
['matrixC18_14', '', '']
['matrixC18_15', '', '']
['matrixC18_16', '', '']
['matrixC18_17', '', '']
['matrixC18_18', '', '']
['matrixC18_19', '', '']
['matrixC19_0', '', '']
['matrixC19_1', '', '']
['matrixC19_2', '', '']
['matrixC19_3', '', '']
['matrixC19_4', '', '']
['matrixC19_5', '', '']
['matrixC19_6', '', '']
['matrixC19_7', '', '']
['matrixC19_8', '', '']
['matrixC19_9', '', '']
['matrixC19_10', '', '']
['matrixC19_11', '', '']
['matrixC19_12', '', '']
['matrixC19_13', '', '']
['matrixC19_14', '', '']
['matrixC19_15', '', '']
['matrixC19_16', '', '']
['matrixC19_17', '', '']
['matrixC19_18', '', '']
['matrixC19_19', '', '']
['', '']
['clk', '', '']
['reset', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/output_logic
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk_cnt]
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'processing_element', '', '']
['', 'reset', '', '', '']
['', 'clk', '', '', '']
['', 'in_a', '', '']
['', 'in_b', '', '', '']
['', 'out_a', '', '', '']
['', 'out_b', '', '', '']
['', 'out_c', '']
['', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/processing_element
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'qadd', 'clk', 'rst', 'a', 'b', 'c', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/qadd
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'qmult', 'clk', 'rst', 'i_multiplicand', 'i_multiplier', 'o_result', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/qmult
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'seq_mac', 'a', '', 'b', '', 'out', '', 'reset', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/seq_mac
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'systolic_data_setup', '', '']
['clk', '', '']
['reset', '', '']
['start_mat_mul', '', '']
['a_addr', '', '']
['b_addr', '', '']
['address_mat_a', '', '']
['address_mat_b', '', '']
['address_stride_a', '', '']
['address_stride_b', '', '']
['a_data', '', '']
['b_data', '', '']
['clk_cnt', '', '']
['a0_data', '', '']
['b0_data', '', '']
['a1_data_delayed_1', '', '']
['b1_data_delayed_1', '', '']
['a2_data_delayed_2', '', '']
['b2_data_delayed_2', '', '']
['a3_data_delayed_3', '', '']
['b3_data_delayed_3', '', '']
['a4_data_delayed_4', '', '']
['b4_data_delayed_4', '', '']
['a5_data_delayed_5', '', '']
['b5_data_delayed_5', '', '']
['a6_data_delayed_6', '', '']
['b6_data_delayed_6', '', '']
['a7_data_delayed_7', '', '']
['b7_data_delayed_7', '', '']
['a8_data_delayed_8', '', '']
['b8_data_delayed_8', '', '']
['a9_data_delayed_9', '', '']
['b9_data_delayed_9', '', '']
['a10_data_delayed_10', '', '']
['b10_data_delayed_10', '', '']
['a11_data_delayed_11', '', '']
['b11_data_delayed_11', '', '']
['a12_data_delayed_12', '', '']
['b12_data_delayed_12', '', '']
['a13_data_delayed_13', '', '']
['b13_data_delayed_13', '', '']
['a14_data_delayed_14', '', '']
['b14_data_delayed_14', '', '']
['a15_data_delayed_15', '', '']
['b15_data_delayed_15', '', '']
['a16_data_delayed_16', '', '']
['b16_data_delayed_16', '', '']
['a17_data_delayed_17', '', '']
['b17_data_delayed_17', '', '']
['a18_data_delayed_18', '', '']
['b18_data_delayed_18', '', '']
['a19_data_delayed_19', '', '']
['b19_data_delayed_19', '', '']
['', '']
['validity_mask_a_rows', '', '']
['validity_mask_a_cols', '', '']
['validity_mask_b_rows', '', '']
['validity_mask_b_cols', '', '']
['', '']
['a_loc', '', '']
['b_loc', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/systolic_data_setup
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk_cnt]

['module', 'systolic_pe_matrix', '', '']
['clk', '', '']
['reset', '', '']
['pe_reset', '', '']
['a0', '', '']
['a1', '', '']
['a2', '', '']
['a3', '', '']
['a4', '', '']
['a5', '', '']
['a6', '', '']
['a7', '', '']
['a8', '', '']
['a9', '', '']
['a10', '', '']
['a11', '', '']
['a12', '', '']
['a13', '', '']
['a14', '', '']
['a15', '', '']
['a16', '', '']
['a17', '', '']
['a18', '', '']
['a19', '', '']
['b0', '', '']
['b1', '', '']
['b2', '', '']
['b3', '', '']
['b4', '', '']
['b5', '', '']
['b6', '', '']
['b7', '', '']
['b8', '', '']
['b9', '', '']
['b10', '', '']
['b11', '', '']
['b12', '', '']
['b13', '', '']
['b14', '', '']
['b15', '', '']
['b16', '', '']
['b17', '', '']
['b18', '', '']
['b19', '', '']
['matrixC0_0', '', '']
['matrixC0_1', '', '']
['matrixC0_2', '', '']
['matrixC0_3', '', '']
['matrixC0_4', '', '']
['matrixC0_5', '', '']
['matrixC0_6', '', '']
['matrixC0_7', '', '']
['matrixC0_8', '', '']
['matrixC0_9', '', '']
['matrixC0_10', '', '']
['matrixC0_11', '', '']
['matrixC0_12', '', '']
['matrixC0_13', '', '']
['matrixC0_14', '', '']
['matrixC0_15', '', '']
['matrixC0_16', '', '']
['matrixC0_17', '', '']
['matrixC0_18', '', '']
['matrixC0_19', '', '']
['matrixC1_0', '', '']
['matrixC1_1', '', '']
['matrixC1_2', '', '']
['matrixC1_3', '', '']
['matrixC1_4', '', '']
['matrixC1_5', '', '']
['matrixC1_6', '', '']
['matrixC1_7', '', '']
['matrixC1_8', '', '']
['matrixC1_9', '', '']
['matrixC1_10', '', '']
['matrixC1_11', '', '']
['matrixC1_12', '', '']
['matrixC1_13', '', '']
['matrixC1_14', '', '']
['matrixC1_15', '', '']
['matrixC1_16', '', '']
['matrixC1_17', '', '']
['matrixC1_18', '', '']
['matrixC1_19', '', '']
['matrixC2_0', '', '']
['matrixC2_1', '', '']
['matrixC2_2', '', '']
['matrixC2_3', '', '']
['matrixC2_4', '', '']
['matrixC2_5', '', '']
['matrixC2_6', '', '']
['matrixC2_7', '', '']
['matrixC2_8', '', '']
['matrixC2_9', '', '']
['matrixC2_10', '', '']
['matrixC2_11', '', '']
['matrixC2_12', '', '']
['matrixC2_13', '', '']
['matrixC2_14', '', '']
['matrixC2_15', '', '']
['matrixC2_16', '', '']
['matrixC2_17', '', '']
['matrixC2_18', '', '']
['matrixC2_19', '', '']
['matrixC3_0', '', '']
['matrixC3_1', '', '']
['matrixC3_2', '', '']
['matrixC3_3', '', '']
['matrixC3_4', '', '']
['matrixC3_5', '', '']
['matrixC3_6', '', '']
['matrixC3_7', '', '']
['matrixC3_8', '', '']
['matrixC3_9', '', '']
['matrixC3_10', '', '']
['matrixC3_11', '', '']
['matrixC3_12', '', '']
['matrixC3_13', '', '']
['matrixC3_14', '', '']
['matrixC3_15', '', '']
['matrixC3_16', '', '']
['matrixC3_17', '', '']
['matrixC3_18', '', '']
['matrixC3_19', '', '']
['matrixC4_0', '', '']
['matrixC4_1', '', '']
['matrixC4_2', '', '']
['matrixC4_3', '', '']
['matrixC4_4', '', '']
['matrixC4_5', '', '']
['matrixC4_6', '', '']
['matrixC4_7', '', '']
['matrixC4_8', '', '']
['matrixC4_9', '', '']
['matrixC4_10', '', '']
['matrixC4_11', '', '']
['matrixC4_12', '', '']
['matrixC4_13', '', '']
['matrixC4_14', '', '']
['matrixC4_15', '', '']
['matrixC4_16', '', '']
['matrixC4_17', '', '']
['matrixC4_18', '', '']
['matrixC4_19', '', '']
['matrixC5_0', '', '']
['matrixC5_1', '', '']
['matrixC5_2', '', '']
['matrixC5_3', '', '']
['matrixC5_4', '', '']
['matrixC5_5', '', '']
['matrixC5_6', '', '']
['matrixC5_7', '', '']
['matrixC5_8', '', '']
['matrixC5_9', '', '']
['matrixC5_10', '', '']
['matrixC5_11', '', '']
['matrixC5_12', '', '']
['matrixC5_13', '', '']
['matrixC5_14', '', '']
['matrixC5_15', '', '']
['matrixC5_16', '', '']
['matrixC5_17', '', '']
['matrixC5_18', '', '']
['matrixC5_19', '', '']
['matrixC6_0', '', '']
['matrixC6_1', '', '']
['matrixC6_2', '', '']
['matrixC6_3', '', '']
['matrixC6_4', '', '']
['matrixC6_5', '', '']
['matrixC6_6', '', '']
['matrixC6_7', '', '']
['matrixC6_8', '', '']
['matrixC6_9', '', '']
['matrixC6_10', '', '']
['matrixC6_11', '', '']
['matrixC6_12', '', '']
['matrixC6_13', '', '']
['matrixC6_14', '', '']
['matrixC6_15', '', '']
['matrixC6_16', '', '']
['matrixC6_17', '', '']
['matrixC6_18', '', '']
['matrixC6_19', '', '']
['matrixC7_0', '', '']
['matrixC7_1', '', '']
['matrixC7_2', '', '']
['matrixC7_3', '', '']
['matrixC7_4', '', '']
['matrixC7_5', '', '']
['matrixC7_6', '', '']
['matrixC7_7', '', '']
['matrixC7_8', '', '']
['matrixC7_9', '', '']
['matrixC7_10', '', '']
['matrixC7_11', '', '']
['matrixC7_12', '', '']
['matrixC7_13', '', '']
['matrixC7_14', '', '']
['matrixC7_15', '', '']
['matrixC7_16', '', '']
['matrixC7_17', '', '']
['matrixC7_18', '', '']
['matrixC7_19', '', '']
['matrixC8_0', '', '']
['matrixC8_1', '', '']
['matrixC8_2', '', '']
['matrixC8_3', '', '']
['matrixC8_4', '', '']
['matrixC8_5', '', '']
['matrixC8_6', '', '']
['matrixC8_7', '', '']
['matrixC8_8', '', '']
['matrixC8_9', '', '']
['matrixC8_10', '', '']
['matrixC8_11', '', '']
['matrixC8_12', '', '']
['matrixC8_13', '', '']
['matrixC8_14', '', '']
['matrixC8_15', '', '']
['matrixC8_16', '', '']
['matrixC8_17', '', '']
['matrixC8_18', '', '']
['matrixC8_19', '', '']
['matrixC9_0', '', '']
['matrixC9_1', '', '']
['matrixC9_2', '', '']
['matrixC9_3', '', '']
['matrixC9_4', '', '']
['matrixC9_5', '', '']
['matrixC9_6', '', '']
['matrixC9_7', '', '']
['matrixC9_8', '', '']
['matrixC9_9', '', '']
['matrixC9_10', '', '']
['matrixC9_11', '', '']
['matrixC9_12', '', '']
['matrixC9_13', '', '']
['matrixC9_14', '', '']
['matrixC9_15', '', '']
['matrixC9_16', '', '']
['matrixC9_17', '', '']
['matrixC9_18', '', '']
['matrixC9_19', '', '']
['matrixC10_0', '', '']
['matrixC10_1', '', '']
['matrixC10_2', '', '']
['matrixC10_3', '', '']
['matrixC10_4', '', '']
['matrixC10_5', '', '']
['matrixC10_6', '', '']
['matrixC10_7', '', '']
['matrixC10_8', '', '']
['matrixC10_9', '', '']
['matrixC10_10', '', '']
['matrixC10_11', '', '']
['matrixC10_12', '', '']
['matrixC10_13', '', '']
['matrixC10_14', '', '']
['matrixC10_15', '', '']
['matrixC10_16', '', '']
['matrixC10_17', '', '']
['matrixC10_18', '', '']
['matrixC10_19', '', '']
['matrixC11_0', '', '']
['matrixC11_1', '', '']
['matrixC11_2', '', '']
['matrixC11_3', '', '']
['matrixC11_4', '', '']
['matrixC11_5', '', '']
['matrixC11_6', '', '']
['matrixC11_7', '', '']
['matrixC11_8', '', '']
['matrixC11_9', '', '']
['matrixC11_10', '', '']
['matrixC11_11', '', '']
['matrixC11_12', '', '']
['matrixC11_13', '', '']
['matrixC11_14', '', '']
['matrixC11_15', '', '']
['matrixC11_16', '', '']
['matrixC11_17', '', '']
['matrixC11_18', '', '']
['matrixC11_19', '', '']
['matrixC12_0', '', '']
['matrixC12_1', '', '']
['matrixC12_2', '', '']
['matrixC12_3', '', '']
['matrixC12_4', '', '']
['matrixC12_5', '', '']
['matrixC12_6', '', '']
['matrixC12_7', '', '']
['matrixC12_8', '', '']
['matrixC12_9', '', '']
['matrixC12_10', '', '']
['matrixC12_11', '', '']
['matrixC12_12', '', '']
['matrixC12_13', '', '']
['matrixC12_14', '', '']
['matrixC12_15', '', '']
['matrixC12_16', '', '']
['matrixC12_17', '', '']
['matrixC12_18', '', '']
['matrixC12_19', '', '']
['matrixC13_0', '', '']
['matrixC13_1', '', '']
['matrixC13_2', '', '']
['matrixC13_3', '', '']
['matrixC13_4', '', '']
['matrixC13_5', '', '']
['matrixC13_6', '', '']
['matrixC13_7', '', '']
['matrixC13_8', '', '']
['matrixC13_9', '', '']
['matrixC13_10', '', '']
['matrixC13_11', '', '']
['matrixC13_12', '', '']
['matrixC13_13', '', '']
['matrixC13_14', '', '']
['matrixC13_15', '', '']
['matrixC13_16', '', '']
['matrixC13_17', '', '']
['matrixC13_18', '', '']
['matrixC13_19', '', '']
['matrixC14_0', '', '']
['matrixC14_1', '', '']
['matrixC14_2', '', '']
['matrixC14_3', '', '']
['matrixC14_4', '', '']
['matrixC14_5', '', '']
['matrixC14_6', '', '']
['matrixC14_7', '', '']
['matrixC14_8', '', '']
['matrixC14_9', '', '']
['matrixC14_10', '', '']
['matrixC14_11', '', '']
['matrixC14_12', '', '']
['matrixC14_13', '', '']
['matrixC14_14', '', '']
['matrixC14_15', '', '']
['matrixC14_16', '', '']
['matrixC14_17', '', '']
['matrixC14_18', '', '']
['matrixC14_19', '', '']
['matrixC15_0', '', '']
['matrixC15_1', '', '']
['matrixC15_2', '', '']
['matrixC15_3', '', '']
['matrixC15_4', '', '']
['matrixC15_5', '', '']
['matrixC15_6', '', '']
['matrixC15_7', '', '']
['matrixC15_8', '', '']
['matrixC15_9', '', '']
['matrixC15_10', '', '']
['matrixC15_11', '', '']
['matrixC15_12', '', '']
['matrixC15_13', '', '']
['matrixC15_14', '', '']
['matrixC15_15', '', '']
['matrixC15_16', '', '']
['matrixC15_17', '', '']
['matrixC15_18', '', '']
['matrixC15_19', '', '']
['matrixC16_0', '', '']
['matrixC16_1', '', '']
['matrixC16_2', '', '']
['matrixC16_3', '', '']
['matrixC16_4', '', '']
['matrixC16_5', '', '']
['matrixC16_6', '', '']
['matrixC16_7', '', '']
['matrixC16_8', '', '']
['matrixC16_9', '', '']
['matrixC16_10', '', '']
['matrixC16_11', '', '']
['matrixC16_12', '', '']
['matrixC16_13', '', '']
['matrixC16_14', '', '']
['matrixC16_15', '', '']
['matrixC16_16', '', '']
['matrixC16_17', '', '']
['matrixC16_18', '', '']
['matrixC16_19', '', '']
['matrixC17_0', '', '']
['matrixC17_1', '', '']
['matrixC17_2', '', '']
['matrixC17_3', '', '']
['matrixC17_4', '', '']
['matrixC17_5', '', '']
['matrixC17_6', '', '']
['matrixC17_7', '', '']
['matrixC17_8', '', '']
['matrixC17_9', '', '']
['matrixC17_10', '', '']
['matrixC17_11', '', '']
['matrixC17_12', '', '']
['matrixC17_13', '', '']
['matrixC17_14', '', '']
['matrixC17_15', '', '']
['matrixC17_16', '', '']
['matrixC17_17', '', '']
['matrixC17_18', '', '']
['matrixC17_19', '', '']
['matrixC18_0', '', '']
['matrixC18_1', '', '']
['matrixC18_2', '', '']
['matrixC18_3', '', '']
['matrixC18_4', '', '']
['matrixC18_5', '', '']
['matrixC18_6', '', '']
['matrixC18_7', '', '']
['matrixC18_8', '', '']
['matrixC18_9', '', '']
['matrixC18_10', '', '']
['matrixC18_11', '', '']
['matrixC18_12', '', '']
['matrixC18_13', '', '']
['matrixC18_14', '', '']
['matrixC18_15', '', '']
['matrixC18_16', '', '']
['matrixC18_17', '', '']
['matrixC18_18', '', '']
['matrixC18_19', '', '']
['matrixC19_0', '', '']
['matrixC19_1', '', '']
['matrixC19_2', '', '']
['matrixC19_3', '', '']
['matrixC19_4', '', '']
['matrixC19_5', '', '']
['matrixC19_6', '', '']
['matrixC19_7', '', '']
['matrixC19_8', '', '']
['matrixC19_9', '', '']
['matrixC19_10', '', '']
['matrixC19_11', '', '']
['matrixC19_12', '', '']
['matrixC19_13', '', '']
['matrixC19_14', '', '']
['matrixC19_15', '', '']
['matrixC19_16', '', '']
['matrixC19_17', '', '']
['matrixC19_18', '', '']
['matrixC19_19', '', '']
['', '']
['a_data_out', '', '']
['b_data_out', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/systolic_pe_matrix
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'top', '', '']
['input', 'clk', '', '']
['input', 'reset', '', '']
['input', 'start', '', '', '', '', '', '', '', '//start', 'the', 'computation', '']
['input', '[6:0]', 'start_addr', '', '', '', '//start', 'address', 'of', 'the', 'Xin', 'bram', '', 'input', 'words', 'to', 'LSTM', '', '']
['input', '[6:0]', 'end_addr', '', '', '', '//end', 'address', 'of', 'the', 'Xin', 'bram', '', '']
['output', 'ht_valid', '', '//indicates', 'the', 'output', 'ht_out', 'is', 'valid', 'in', 'those', 'cycles', '']
['output', '[`DATA_WIDTH-1:0]', 'ht_out', '', '//output', 'ht', 'from', 'the', 'lstm', '']
['output', 'reg', 'cycle_complete', '', '//generates', 'a', 'pulse', 'when', 'a', 'cycle', 'fo', '64', 'ht', 'outputs', 'are', 'complete', '']
['output', 'reg', 'Done', '', '', '', '', '', '', '', '//Stays', 'high', 'indicating', 'the', 'end', 'of', 'lstm', 'output', 'computation', 'for', 'all', 'the', 'Xin', 'words', 'provided.', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/lstm
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'lstm_top', '', '']
['input', 'clk', '', '']
['input', 'rst', '', '']
['output', '', '[15:0]', 'ht_out', '', '']
['input', '[`uarraysize-1:0]', 'Ui_in', '', '']
['input', '[`varraysize-1:0]', 'Wi_in', '', '']
['input', '[`uarraysize-1:0]', 'Uf_in', '', '']
['input', '[`varraysize-1:0]', 'Wf_in', '', '']
['input', '[`uarraysize-1:0]', 'Uo_in', '', '']
['input', '[`varraysize-1:0]', 'Wo_in', '', '']
['input', '[`uarraysize-1:0]', 'Uc_in', '', '']
['input', '[`varraysize-1:0]', 'Wc_in', '', '']
['input', '[`varraysize-1:0]', 'x_in', '', '']
['input', '[`uarraysize-1:0]', 'h_in', '', '']
['input', '[`DATA_WIDTH-1:0]', 'bi_in', '', '']
['input', '[`DATA_WIDTH-1:0]', 'bf_in', '', '']
['input', '[`DATA_WIDTH-1:0]', 'bo_in', '', '']
['input', '[`DATA_WIDTH-1:0]', 'bc_in', '', '']
['input', '[`DATA_WIDTH-1:0]', 'C_in', '', '']
['output', '[`DATA_WIDTH-1:0]', 'add_cf', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/lstm_submodules/lstm_top
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'sigmoid', '', '']
['input', '[15:0]', 'x', '', '']
['output', '[15:0]', 'sig_out', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/lstm_submodules/sigmoid

['module', 'spram_b', '', '', '', '']
['input', 'clk', '', '']
['input', '[', '7-1', ':0]', 'address_a', '', '']
['input', '', 'wren_a', '', '']
['input', '[', '`DATA_WIDTH-1', ':0]', 'data_a', '', '']
['output', 'reg', '[', '`DATA_WIDTH-1', ':0]', 'out_a', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/lstm_submodules/spram_b
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'spram_u', '', '', '', '']
['input', 'clk', '', '']
['input', '[', '7-1', ':0]', 'address_a', '', '']
['input', '', 'wren_a', '', '']
['input', '[', '`uarraysize-1', ':0]', 'data_a', '', '']
['output', 'reg', '[', '`uarraysize-1', ':0]', 'out_a', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/lstm_submodules/spram_u
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'spram_v', '', '', '']
['input', 'clk', '', '']
['input', '[', '7-1', ':0]', 'address_a', '', '']
['input', '', 'wren_a', '', '']
['input', '[', '`varraysize-1', ':0]', 'data_a', '', '']
['output', 'reg', '[', '`varraysize-1', ':0]', 'out_a', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/lstm_submodules/spram_v
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'tanh', '', '']
['input', '[15:0]', 'x', '', '']
['output', '[15:0]', 'tanh_out', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/lstm_submodules/tanh

['', 'module', 'vecmat_add_x', '#', 'parameter', 'varraysize=1600', 'vectwidth=100', '', '', '']
['', '', '', '']
['', 'input', 'clk', 'reset', '', '']
['', 'input', '[varraysize-1:0]', 'mulout', '', '']
['', 'output', 'reg', '[15:0]', 'data_out', '']
['', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/lstm_submodules/vecmat_add_x
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'vecmat_mul_h', '#', '', 'parameter', 'uarraysize=1024', 'parameter', 'vectwidth=64', '', '', '//', 'matsize=64', '', '', '', '//', 'varraysize=1024', 'vectwidth=64', 'matsize=4096', '']
['', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'reset', '', '']
['', 'input', '[uarraysize-1:0]', 'data', '', '']
['', 'input', '[uarraysize-1:0]', 'W', '', '']
['', 'output', '[uarraysize-1:0]', 'tmp', '']
['', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/lstm_submodules/vecmat_mul_h
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'vecmat_mul_x', '#', 'parameter', 'varraysize=1600', 'vectwidth=100', '', '//', 'matsize=64', '', '', '', '//', 'varraysize=1024', 'vectwidth=64', 'matsize=4096', '']
['', '', '']
['', 'input', 'clk', 'reset', '', '']
['', 'input', '[varraysize-1:0]', 'data', '', '']
['', 'input', '[varraysize-1:0]', 'W', '', '']
['', 'output', '[varraysize-1:0]', 'tmp', '']
['', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/lstm_submodules/vecmat_mul_x
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'reduction_layer', '', '']
['', '', 'input', 'clk', '', '']
['', '', 'input', 'resetn', '', '//resets', 'the', 'control', 'logic', 'and', 'the', 'processing', 'elements', '']
['', '', 'input', 'start', '', '//indicates', 'start', 'of', 'the', 'reduction', 'operation', '']
['', '', 'input', '', '[`AWIDTH-1:0]', 'start_addr', '', '', '//the', 'starting', 'address', 'where', 'the', 'inputs', 'are', 'located', '', 'inclusive', '', '']
['', '', 'input', '', '[`AWIDTH-1:0]', 'end_addr', '', '', '', '', '//the', 'end', 'address', 'where', 'the', 'inputs', 'are', 'located', '', 'inclusive', '', '']
['', '', 'input', '', '[1:0]', 'reduction_type', '', '//can', 'have', '3', 'values:', '0', '', 'Add', '', '', '1', '', 'Max', '', '', '2', '', 'Min', '', '']
['', '', 'input', '', 'bram_in_we', '', '//flag', 'used', 'to', 'load', 'the', 'RAM', 'with', 'inputs', 'from', 'outside', '']
['', '', 'input', '', '[`DWIDTH-1:0]', 'bram_in_wdata_ext', '', '//port', 'to', 'load', 'RAM', 'with', 'inputs', 'from', 'outside', '', 'ideally', "we'd", 'have', 'AXI', 'or', 'some', 'similar', 'interface', 'to', 'load', 'the', 'RAM', 'through', 'a', 'DMA', 'module', '', '']
['', '', 'input', '', '[`AWIDTH-1:0]', 'bram_in_addr_ext', '', '//port', 'to', 'load', 'RAM', 'with', 'inputs', 'from', 'outside', '', 'ideally', "we'd", 'have', 'AXI', 'or', 'some', 'similar', 'interface', 'to', 'load', 'the', 'RAM', 'through', 'a', 'DMA', 'module', '', '']
['', '', 'output', '[`DWIDTH-1:0]', 'reduced_out', '', '//output', '']
['', '', 'output', 'reg', 'done', '//output', 'is', 'valid', 'when', 'done', 'is', '1', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/reduction_layer
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'processing_element', '', '']
['', '', 'A', '', 'B', '', 'OUT', '', 'MODE', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/processing_element

['module', 'reduction_unit', '', '']
['', '', 'clk', '', '']
['', '', 'reset', '', '']
['', '', 'inp0', '', '', '']
['', '', 'inp1', '', '', '']
['', '', 'inp2', '', '', '']
['', '', 'inp3', '', '', '']
['', '', 'inp4', '', '', '']
['', '', 'inp5', '', '', '']
['', '', 'inp6', '', '', '']
['', '', 'inp7', '', '', '']
['', '', 'inp8', '', '', '']
['', '', 'inp9', '', '', '']
['', '', 'inp10', '', '', '']
['', '', 'inp11', '', '', '']
['', '', 'inp12', '', '', '']
['', '', 'inp13', '', '', '']
['', '', 'inp14', '', '', '']
['', '', 'inp15', '', '', '']
['', '', 'inp16', '', '', '']
['', '', 'inp17', '', '', '']
['', '', 'inp18', '', '', '']
['', '', 'inp19', '', '', '']
['', '', 'inp20', '', '', '']
['', '', 'inp21', '', '', '']
['', '', 'inp22', '', '', '']
['', '', 'inp23', '', '', '']
['', '', 'inp24', '', '', '']
['', '', 'inp25', '', '', '']
['', '', 'inp26', '', '', '']
['', '', 'inp27', '', '', '']
['', '', 'inp28', '', '', '']
['', '', 'inp29', '', '', '']
['', '', 'inp30', '', '', '']
['', '', 'inp31', '', '', '']
['', '', 'inp32', '', '', '']
['', '', 'inp33', '', '', '']
['', '', 'inp34', '', '', '']
['', '', 'inp35', '', '', '']
['', '', 'inp36', '', '', '']
['', '', 'inp37', '', '', '']
['', '', 'inp38', '', '', '']
['', '', 'inp39', '', '', '']
['', '', 'inp40', '', '', '']
['', '', 'inp41', '', '', '']
['', '', 'inp42', '', '', '']
['', '', 'inp43', '', '', '']
['', '', 'inp44', '', '', '']
['', '', 'inp45', '', '', '']
['', '', 'inp46', '', '', '']
['', '', 'inp47', '', '', '']
['', '', 'inp48', '', '', '']
['', '', 'inp49', '', '', '']
['', '', 'inp50', '', '', '']
['', '', 'inp51', '', '', '']
['', '', 'inp52', '', '', '']
['', '', 'inp53', '', '', '']
['', '', 'inp54', '', '', '']
['', '', 'inp55', '', '', '']
['', '', 'inp56', '', '', '']
['', '', 'inp57', '', '', '']
['', '', 'inp58', '', '', '']
['', '', 'inp59', '', '', '']
['', '', 'inp60', '', '', '']
['', '', 'inp61', '', '', '']
['', '', 'inp62', '', '', '']
['', '', 'inp63', '', '', '']
['', '', 'inp64', '', '', '']
['', '', 'inp65', '', '', '']
['', '', 'inp66', '', '', '']
['', '', 'inp67', '', '', '']
['', '', 'inp68', '', '', '']
['', '', 'inp69', '', '', '']
['', '', 'inp70', '', '', '']
['', '', 'inp71', '', '', '']
['', '', 'inp72', '', '', '']
['', '', 'inp73', '', '', '']
['', '', 'inp74', '', '', '']
['', '', 'inp75', '', '', '']
['', '', 'inp76', '', '', '']
['', '', 'inp77', '', '', '']
['', '', 'inp78', '', '', '']
['', '', 'inp79', '', '', '']
['', '', 'inp80', '', '', '']
['', '', 'inp81', '', '', '']
['', '', 'inp82', '', '', '']
['', '', 'inp83', '', '', '']
['', '', 'inp84', '', '', '']
['', '', 'inp85', '', '', '']
['', '', 'inp86', '', '', '']
['', '', 'inp87', '', '', '']
['', '', 'inp88', '', '', '']
['', '', 'inp89', '', '', '']
['', '', 'inp90', '', '', '']
['', '', 'inp91', '', '', '']
['', '', 'inp92', '', '', '']
['', '', 'inp93', '', '', '']
['', '', 'inp94', '', '', '']
['', '', 'inp95', '', '', '']
['', '', 'inp96', '', '', '']
['', '', 'inp97', '', '', '']
['', '', 'inp98', '', '', '']
['', '', 'inp99', '', '', '']
['', '', 'inp100', '', '', '']
['', '', 'inp101', '', '', '']
['', '', 'inp102', '', '', '']
['', '', 'inp103', '', '', '']
['', '', 'inp104', '', '', '']
['', '', 'inp105', '', '', '']
['', '', 'inp106', '', '', '']
['', '', 'inp107', '', '', '']
['', '', 'inp108', '', '', '']
['', '', 'inp109', '', '', '']
['', '', 'inp110', '', '', '']
['', '', 'inp111', '', '', '']
['', '', 'inp112', '', '', '']
['', '', 'inp113', '', '', '']
['', '', 'inp114', '', '', '']
['', '', 'inp115', '', '', '']
['', '', 'inp116', '', '', '']
['', '', 'inp117', '', '', '']
['', '', 'inp118', '', '', '']
['', '', 'inp119', '', '', '']
['', '', 'inp120', '', '', '']
['', '', 'inp121', '', '', '']
['', '', 'inp122', '', '', '']
['', '', 'inp123', '', '', '']
['', '', 'inp124', '', '', '']
['', '', 'inp125', '', '', '']
['', '', 'inp126', '', '', '']
['', '', 'inp127', '', '', '']
['', '']
['', '', 'mode', '', '']
['', '', 'outp', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'rounding', '', 'i_data', '', 'o_data', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/rounding

['module', 'spram', '', '', '']
['', '', '', '', '', '', '', '', 'addr', '', '', '']
['', '', '', '', '', '', '', '', 'd', '', '', '']
['', '', '', '', '', '', '', '', 'we', '', '', '']
['', '', '', '', '', '', '', '', 'q', '', '', '', '']
['', '', '', '', '', '', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/spram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'softmax', '', '']
['', '', 'inp', '', '', '', '', '', '', '//data', 'in', 'from', 'memory', 'to', 'max', 'block', '']
['', '', 'sub0_inp', '', '//data', 'inputs', 'from', 'memory', 'to', 'first-stage', 'subtractors', '']
['', '', 'sub1_inp', '', '//data', 'inputs', 'from', 'memory', 'to', 'second-stage', 'subtractors', '']
['', '']
['', '', 'start_addr', '', '', '', '//the', 'first', 'address', 'that', 'contains', 'input', 'data', 'in', 'the', 'on-chip', 'memory', '']
['', '', 'end_addr', '', '', '', '', '', '//max', 'address', 'containing', 'required', 'data', '']
['', '']
['', '', 'addr', '', '', '', '', '', '', '', '', '', '', '//address', 'corresponding', 'to', 'data', 'inp', '']
['', '', 'sub0_inp_addr', '', '//address', 'corresponding', 'to', 'sub0_inp', '']
['', '', 'sub1_inp_addr', '', '//address', 'corresponding', 'to', 'sub1_inp', '']
['', '']
['', '', 'outp0', '', '']
['', '', 'outp1', '', '']
['', '', 'outp2', '', '']
['', '', 'outp3', '', '']
['', '', 'outp4', '', '']
['', '', 'outp5', '', '']
['', '', 'outp6', '', '']
['', '', 'outp7', '', '']
['', '']
['', '', 'clk', '', '']
['', '', 'reset', '', '']
['', '', 'init', '', '', '', '//the', 'signal', 'indicating', 'to', 'latch', 'the', 'new', 'start', 'address', '']
['', '', 'done', '', '', '', '//done', 'signal', 'asserts', 'when', 'the', 'softmax', 'calculation', 'is', 'over', '']
['', '', 'start', '', '', '//start', 'signal', 'for', 'the', 'overall', 'softmax', 'operation', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/softmax
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'FPAddSub', '', '']
['', '', 'clk', '', '']
['', '', 'rst', '', '']
['', '', 'a', '', '']
['', '', 'b', '', '']
['', '', 'operation', '', '', '', '//', '0', 'add', '', '1', 'sub', '']
['', '', 'result', '', '']
['', '', 'flags', '']
['', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/softmax_submodules/FPAddSub
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'FPMult', '', '']
['', '', 'clk', '', '']
['', '', 'rst', '', '']
['', '', 'a', '', '']
['', '', 'b', '', '']
['', '', 'result', '', '']
['', '', 'flags', '']
['', '', '', '', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/softmax_submodules/FPMult
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'LUT', 'addr', '', 'exp', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/softmax_submodules/LUT

['module', 'LUT2', 'addr', '', 'log', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/softmax_submodules/LUT2

['module', 'comparator', '', '']
['a', '', '']
['b', '', '']
['aeb', '', '']
['aneb', '', '']
['alb', '', '']
['aleb', '', '']
['agb', '', '']
['ageb', '', '']
['unordered', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/softmax_submodules/comparator

['module', 'compareRecFN_Fp16', '', '']
['', '', 'a', '', '']
['', '', 'b', '', '']
['', '', 'signaling', '', '']
['', '', 'lt', '', '']
['', '', 'eq', '', '']
['', '', 'gt', '', '']
['', '', 'unordered', '', '']
['', '', 'exceptionFlags', '']
['', '', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/softmax_submodules/compareRecFN_Fp16

['module', 'countLeadingZerosfp16', '#', 'parameter', 'inWidth', '=', '10', '', 'parameter', 'countWidth', '=', '4', '', '', '', '']
['', '', '', '', 'input', '[', 'inWidth', '-', '1', ':0]', 'in', '', 'output', 'reg', '[', 'countWidth', '-', '1', ':0]', 'count', '']
['', '', '', '', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/softmax_submodules/countLeadingZerosfp16

['module', 'expunit', '', 'a', '', 'z', '', 'status', '', 'stage_run', '', 'stage_run2', '', 'clk', '', 'reset', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/softmax_submodules/expunit
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'fNToRecFN#', 'parameter', 'expWidth', '=', '3', '', 'parameter', 'sigWidth', '=', '3', '', '', '', '']
['', '', '', '', '', '', '', '', 'input', '[', 'expWidth', '+', 'sigWidth', '-', '1', ':0]', 'in', '', '']
['', '', '', '', '', '', '', '', 'output', '[', 'expWidth', '+', 'sigWidth', ':0]', 'out', '']
['', '', '', '', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/softmax_submodules/fNToRecFN

['module', 'fptofixed_para', '', '', '']
['', 'fp', '', '']
['', 'fx', '']
['', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/softmax_submodules/fptofixed_para

['module', '', 'isSigNaNRecFN', 'in', '', 'isSigNaN', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/softmax_submodules/isSigNaNRecFN

['module', 'logunit', '', 'clk', '', 'rst', '', 'a', '', 'z', '', 'status', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/softmax_submodules/logunit
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'mode1_max_tree', '', '']
['', '', 'inp0', '', '', '']
['', '', 'inp1', '', '', '']
['', '', 'inp2', '', '', '']
['', '', 'inp3', '', '', '']
['', '', 'inp4', '', '', '']
['', '', 'inp5', '', '', '']
['', '', 'inp6', '', '', '']
['', '', 'inp7', '', '', '']
['', '', 'mode1_stage3_run', '', '']
['', '', 'mode1_stage2_run', '', '']
['', '', 'mode1_stage1_run', '', '', '', '']
['', '', 'mode1_stage0_run', '', '']
['', '', 'clk', '', '']
['', '', 'reset', '', '']
['', '', 'outp', '', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode1_max_tree
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'mode2_sub', '', '']
['', '', 'clk', '', '']
['', '', 'rst', '', '']
['', '', 'a_inp0', '', '']
['', '', 'a_inp1', '', '']
['', '', 'a_inp2', '', '']
['', '', 'a_inp3', '', '']
['', '', 'a_inp4', '', '']
['', '', 'a_inp5', '', '']
['', '', 'a_inp6', '', '']
['', '', 'a_inp7', '', '']
['', '', 'outp0', '', '']
['', '', 'outp1', '', '']
['', '', 'outp2', '', '']
['', '', 'outp3', '', '']
['', '', 'outp4', '', '']
['', '', 'outp5', '', '']
['', '', 'outp6', '', '']
['', '', 'outp7', '', '']
['', '', 'b_inp', '', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode2_sub
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'mode3_exp', '', '']
['', '', 'inp0', '', '', '']
['', '', 'inp1', '', '', '']
['', '', 'inp2', '', '', '']
['', '', 'inp3', '', '', '']
['', '', 'inp4', '', '', '']
['', '', 'inp5', '', '', '']
['', '', 'inp6', '', '', '']
['', '', 'inp7', '', '', '']
['', '']
['', '', 'clk', '', '']
['', '', 'reset', '', '']
['', '', 'stage_run', '', '']
['', '', 'stage_run2', '', '']
['', '', '', '']
['', '', 'outp0', '', '', '']
['', '', 'outp1', '', '', '']
['', '', 'outp2', '', '', '']
['', '', 'outp3', '', '', '']
['', '', 'outp4', '', '', '']
['', '', 'outp5', '', '', '']
['', '', 'outp6', '', '', '']
['', '', 'outp7', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode3_exp
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'mode4_adder_tree', '', '']
['', '', 'inp0', '', '', '']
['', '', 'inp1', '', '', '']
['', '', 'inp2', '', '', '']
['', '', 'inp3', '', '', '']
['', '', 'inp4', '', '', '']
['', '', 'inp5', '', '', '']
['', '', 'inp6', '', '', '']
['', '', 'inp7', '', '', '']
['', '', 'mode4_stage0_run', '', '']
['', '', 'mode4_stage1_run', '', '']
['', '', 'mode4_stage2_run', '', '']
['', '', 'mode4_stage3_run', '', '']
['', '']
['', '', 'clk', '', '']
['', '', 'reset', '', '']
['', '', 'outp', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'mode5_ln', '', '']
['clk', '', '']
['rst', '', '']
['inp', '', '']
['outp', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode5_ln
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'recFNToRawFN', '', '']
['', '', 'in', '', '']
['', '', 'isNaN', '', '']
['', '', 'isInf', '', '']
['', '', 'isZero', '', '']
['', '', 'sign', '', '']
['', '', 'sExp', '', '']
['', '', 'sig', '']
['', '', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/softmax_submodules/recFNToRawFN

['module', 'reverseFp16', '', 'input', '[9:0]', 'in', '', 'output', '[9:0]', 'out', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/softmax_submodules/reverseFp16

['module', 'spmv', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'rst', '', '']
['', '']
['', 'output', '[`MULT_BITS-1:0]', 'dout_nc', '', '']
['', '']
['', 'output', 'reg', 'done_reg', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/spmv
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'Accumulator', '', '']
['', 'input', 'clk', '', '', '']
['', 'input', 'rst', '', '', '']
['', 'input', 'start', '', '', '']
['', 'input', 'mult_done', '', '']
['', '']
['', 'input', '[`ROW_ID_BITS-1:0]', 'row_id', '', '']
['', 'input', 'row_id_empty', '', '']
['', 'output', 'row_id_rd_en', '', '']
['', '']
['', 'input', '[`MULT_BITS-1:0]', 'mult_out', '', '']
['', 'input', 'mult_empty', '', '']
['', 'output', 'mult_rd_en', '', '']
['', '']
['', 'output', '[`MULT_BITS-1:0]', 'data_out', '', '']
['', 'output', 'data_out_empty', '', '']
['', 'output', '[`ROW_ID_BITS-1:0]', 'addr_out', '', '']
['', 'input', 'out_rd_en', '', '']
['', '']
['', 'output', 'reg', 'done', '']
['', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/spmv_submodules/Accumulator
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'Big_Channel', '', '']
['', 'input', 'clk', '', '', '']
['', 'input', 'rst', '', '', '']
['', 'input', 'start', '', '']
['', 'input', 'fetcher_done', '', '']
['', '', '']
['', 'input', '[`MAT_VAL_BITS', '*', '`NUM_CHANNEL', '-1', ':0]', 'mat_val', '', '']
['', 'input', '[`NUM_CHANNEL', '-', '1', ':', '0]', 'mat_val_empty', '', '']
['', 'output', '[`NUM_CHANNEL', '-', '1', ':', '0]', 'mat_val_rd_en', '', '']
['', '']
['', 'input', '[`VEC_VAL_BITS', '*', '`NUM_CHANNEL', '-', '1', ':', '0]', 'vec_val', '', '']
['', 'input', '[`NUM_CHANNEL-1:0]', 'vec_val_empty', '', '']
['', 'output', '[`NUM_CHANNEL-1:0]', 'vec_val_rd_en', '', '']
['', '']
['', 'input', '[`ROW_ID_BITS', '*', '`NUM_CHANNEL', '-1:0]', 'row_id', '', '']
['', 'input', '[`NUM_CHANNEL-1:0]', 'row_id_empty', '', '']
['', 'output', '[`NUM_CHANNEL-1:0]', 'row_id_rd_en', '', '']
['', '']
['', 'output', '[`MULT_BITS', '*', '`NUM_CHANNEL', '-1:0]', 'data_out', '', '']
['', 'output', '[`NUM_CHANNEL-1:0]', 'data_out_empty', '', '']
['', 'output', '[`ROW_ID_BITS', '*', '`NUM_CHANNEL', '-1:0]', 'addr_out', '', '']
['', 'input', '[`NUM_CHANNEL-1:0]', 'out_rd_en', '', '']
['', '']
['', 'output', '[`NUM_CHANNEL-1:0]', 'done', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/spmv_submodules/Big_Channel
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'Channel', '', '']
['', 'input', 'clk', '', '', '']
['', 'input', 'rst', '', '']
['', 'input', 'start', '', '']
['', 'input', 'fetcher_done', '', '']
['', '']
['', 'input', '[`MAT_VAL_BITS-1:0]', 'mat_val', '', '']
['', 'input', 'mat_val_empty', '', '']
['', 'output', 'mat_val_rd_en', '', '']
['', '']
['', 'input', '[`VEC_VAL_BITS-1:0]', 'vec_val', '', '']
['', 'input', 'vec_val_empty', '', '']
['', 'output', 'vec_val_rd_en', '', '']
['', '']
['', 'output', '[`MULT_BITS-1:0]', 'mult_out', '', '']
['', 'output', 'mult_empty', '', '']
['', 'input', 'mult_rd_en', '', '']
['', '']
['', 'output', 'done', '', '']
['', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/spmv_submodules/Channel
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'Channel_Accumulator', '', '']
['', 'input', 'clk', '', '', '']
['', 'input', 'rst', '', '', '']
['', 'input', 'start', '', '']
['', 'input', 'fetcher_done', '', '']
['', '', '']
['', 'input', '[`MAT_VAL_BITS-1:0]', 'mat_val', '', '']
['', 'input', 'mat_val_empty', '', '']
['', 'output', 'mat_val_rd_en', '', '']
['', '']
['', 'input', '[`VEC_VAL_BITS-1:0]', 'vec_val', '', '']
['', 'input', 'vec_val_empty', '', '']
['', 'output', 'vec_val_rd_en', '', '']
['', '']
['', 'input', '[`ROW_ID_BITS-1:0]', 'row_id', '', '']
['', 'input', 'row_id_empty', '', '']
['', 'output', 'row_id_rd_en', '', '']
['', '']
['', 'output', '[`MULT_BITS-1:0]', 'data_out', '', '']
['', 'output', 'data_out_empty', '', '']
['', 'output', '[`ROW_ID_BITS-1:0]', 'addr_out', '', '']
['', 'input', 'out_rd_en', '', '']
['', '']
['', 'output', 'done', '']
['', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/spmv_submodules/Channel_Accumulator
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'bvb', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'rst', '', '']
['', 'input', 'start', '', '']
['', 'input', '', '[', '`NUM_CHANNEL*`COL_ID_BITS', '-1:0]', 'id', '', '']
['', 'input', '', '[`NUM_CHANNEL-1:0]', 'id_empty', '', '']
['', 'output', '[`NUM_CHANNEL-1:0]', 'id_rd_en', '', '']
['', '']
['', 'output', '[', '`NUM_CHANNEL*`VEC_VAL_BITS', '-1:0]', 'val', '', '']
['', 'output', '[`NUM_CHANNEL-1:0]', '', '', 'val_empty', '', '']
['', 'input', '', '[`NUM_CHANNEL-1:0]', '', '', 'val_rd_en', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/spmv_submodules/bvb
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'fetcher', '', '']
['', 'input', 'clk', '', '']
['', 'input', 'rst', '', '']
['', '']
['', 'input', '', '[`NUM_CHANNEL-1:0]', 'mat_val_rd_en', '', '']
['', 'input', '', '[`NUM_CHANNEL-1:0]', 'col_id_rd_en', '', '']
['', 'input', '', '[`NUM_CHANNEL-1:0]', 'row_id_rd_en', '', '']
['', '']
['', 'output', '[', '`MAT_VAL_BITS*`NUM_CHANNEL', '-1:0]', 'mat_val_out', '', '']
['', 'output', '[', '`COL_ID_BITS*`NUM_CHANNEL', '-1:0]', 'col_id_out', '', '']
['', 'output', '[', '`ROW_ID_BITS*`NUM_CHANNEL', '-1:0]', 'row_id_out', '', '']
['', '']
['', 'output', '[`NUM_CHANNEL-1:0]', 'mat_val_empty', '', '']
['', 'output', '[`NUM_CHANNEL-1:0]', 'col_id_empty', '', '']
['', 'output', '[`NUM_CHANNEL-1:0]', 'row_id_empty', '', '']
['', '']
['', 'output', 'done', '']
['', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'generic_fifo_sc_a', '']
['', '#', 'parameter', 'dw=8', '', '']
['', '', '', 'parameter', 'aw=8', '', '']
['', '', 'clk', '', 'rst', '', 'clr', '', 'din', '', 'we', '', 'dout', '', 're', '', '']
['', 'full', '', 'empty', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/spmv_submodules/generic_fifo_sc_a
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'spram', '#', '', '']
['`ifdef', 'SIMULATION', '']
['', 'parameter', 'INIT="init.txt"', '', '']
['`endif', '']
['', 'parameter', 'AWIDTH=5', '', '']
['', 'parameter', 'NUM_WORDS=32', '', '']
['', 'parameter', 'DWIDTH=16', '', '']
['', '', '', '']
['', '', 'input', 'clk', '', '']
['', '', 'input', '[', 'AWIDTH-1', ':0]', 'address', '', '']
['', '', 'input', 'wren', '', '']
['', '', 'input', '[', 'DWIDTH-1', ':0]', 'din', '', '']
['', '', 'output', 'reg', '[', 'DWIDTH-1', ':0]', 'dout', '']
['', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/spmv_submodules/spram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'top', '', '']
['', '', 'input', 'reset', '', '']
['', '', 'input', 'clk', '', '']
['', '', 'input', '[`DWIDTH-1:0]', 'a', '', '']
['', '', 'input', '[`DWIDTH-1:0]', 'b', '', '']
['', '', 'output', '[`DWIDTH-1:0]', 'out', '', '']
['', '', 'input', '[15:0]', 'i_features_0', '', '']
['', '', 'input', '[7:0]', 'i_weights_0', '', '']
['', '', 'input', '[15:0]', 'i_features_1', '', '']
['', '', 'input', '[7:0]', 'i_weights_1', '', '']
['', '', 'input', '[15:0]', 'i_features_2', '', '']
['', '', 'input', '[7:0]', 'i_weights_2', '', '']
['', '', 'input', '[15:0]', 'i_features_3', '', '']
['', '', 'input', '[7:0]', 'i_weights_3', '', '']
['', '', 'output', '[23:0]', 'o_result', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/test
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst_n', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'stream_in_TDATA', '', '']
['', '', '', '', '', '', '', '', 'stream_in_TVALID', '', '']
['', '', '', '', '', '', '', '', 'stream_in_TREADY', '', '']
['', '', '', '', '', '', '', '', 'stream_in_TKEEP', '', '']
['', '', '', '', '', '', '', '', 'stream_in_TSTRB', '', '']
['', '', '', '', '', '', '', '', 'stream_in_TLAST', '', '']
['', '', '', '', '', '', '', '', 'stream_out_TDATA', '', '']
['', '', '', '', '', '', '', '', 'stream_out_TVALID', '', '']
['', '', '', '', '', '', '', '', 'stream_out_TREADY', '', '']
['', '', '', '', '', '', '', '', 'stream_out_TKEEP', '', '']
['', '', '', '', '', '', '', '', 'stream_out_TSTRB', '', '']
['', '', '', '', '', '', '', '', 'stream_out_TLAST', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_ap_hadd_6_full_dsp_16', '', '', '']
['', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', 'aclk', '', '']
['', '', '', 'input', 'wire', '', '', '', '', '', '', '', '', 'aclken', '', '']
['', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', 's_axis_a_tvalid', '', '']
['', '', '', 'input', '', 'wire', '[15:0]', 's_axis_a_tdata', '', '']
['', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', 's_axis_b_tvalid', '', '']
['', '', '', 'input', '', 'wire', '[15:0]', 's_axis_b_tdata', '', '']
['', '', '', 'output', 'wire', '', '', '', '', '', '', '', 'm_axis_result_tvalid', '', '']
['', '', '', 'output', 'wire', '[15:0]', 'm_axis_result_tdata', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_ap_hadd_6_full_dsp_16
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports aclk]
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports aclken]

['module', 'td_fused_top_ap_hcmp_0_no_dsp_16', '', '', '']
['', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', 's_axis_a_tvalid', '', '']
['', '', '', 'input', '', 'wire', '[15:0]', 's_axis_a_tdata', '', '']
['', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', 's_axis_b_tvalid', '', '']
['', '', '', 'input', '', 'wire', '[15:0]', 's_axis_b_tdata', '', '']
['', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', 's_axis_operation_tvalid', '', '']
['', '', '', 'input', '', 'wire', '[7:0]', '', 's_axis_operation_tdata', '', '']
['', '', '', 'output', 'wire', '', '', '', '', '', '', '', 'm_axis_result_tvalid', '', '']
['', '', '', 'output', 'wire', '[7:0]', '', 'm_axis_result_tdata', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_ap_hcmp_0_no_dsp_16

['module', 'td_fused_top_ap_hmul_3_max_dsp_16', '', '', '']
['', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', 'aclk', '', '']
['', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', 'aclken', '', '']
['', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', 's_axis_a_tvalid', '', '']
['', '', '', 'input', '', 'wire', '[15:0]', 's_axis_a_tdata', '', '']
['', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', 's_axis_b_tvalid', '', '']
['', '', '', 'input', '', 'wire', '[15:0]', 's_axis_b_tdata', '', '']
['', '', '', 'output', 'wire', '', '', '', '', '', '', '', 'm_axis_result_tvalid', '', '']
['', '', '', 'output', 'wire', '[15:0]', 'm_axis_result_tdata', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_ap_hmul_3_max_dsp_16
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports aclk]
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports aclken]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP16', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'in_data_address0', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'in_data_d0', '', '']
['', '', '', '', '', '', '', '', 'in_data_q0', '', '']
['', '', '', '', '', '', '', '', 'in_data_we0', '', '']
['', '', '', '', '', '', '', '', 'in_data_address1', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'in_data_d1', '', '']
['', '', '', '', '', '', '', '', 'in_data_q1', '', '']
['', '', '', '', '', '', '', '', 'in_data_we1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_d0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_q0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_we0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_address1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_ce1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_d1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_q1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_we1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_d0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_q0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_we0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_address1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_ce1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_d1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_q1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_we1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_d0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_q0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_we0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_address1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_ce1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_d1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_q1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_we1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_d0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_q0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_we0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_address1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_ce1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_d1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_q1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_we1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'out_data_address0', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'out_data_d0', '', '']
['', '', '', '', '', '', '', '', 'out_data_q0', '', '']
['', '', '', '', '', '', '', '', 'out_data_we0', '', '']
['', '', '', '', '', '', '', '', 'out_data_address1', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'out_data_d1', '', '']
['', '', '', '', '', '', '', '', 'out_data_q1', '', '']
['', '', '', '', '', '', '', '', 'out_data_we1', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'in_data_empty_n', '', '']
['', '', '', '', '', '', '', '', 'in_data_read', '', '']
['', '', '', '', '', '', '', '', 'out_data_full_n', '', '']
['', '', '', '', '', '', '', '', 'out_data_write', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP16_accum1_out_0', '']
['#', 'parameter', '']
['', '', '', '', 'DataWidth', '', '', '', '=', '16', '', '']
['', '', '', '', 'AddressRange', '=', '32', '', '']
['', '', '', '', 'AddressWidth', '=', '4', '', '']
['', '', '', '', 'BufferCount', '', '=', '2', '', '']
['', '', '', '', 'MemLatency', '', '', '=', '1', '', '']
['', '', '', '', 'IndexWidth', '', '', '=', '1', '']
['', '', '', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'clk', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'reset', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_write', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_full_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_we0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address0', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 'i_d0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 'i_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce1', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address1', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 'i_q1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_read', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_empty_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_we0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address0', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 't_d0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 't_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce1', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address1', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 't_q1', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum1_out_0
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP16_accum1_out_0_memcore', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'we0', '', '']
['', '', '', '', 'd0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'q1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum1_out_0_memcore
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP16_accum1_out_0_memcore_ram', '', 'addr0', '', 'ce0', '', 'd0', '', 'we0', '', 'q0', '', 'addr1', '', 'ce1', '', 'q1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum1_out_0_memcore_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0', '']
['#', 'parameter', '']
['', '', '', '', 'DataWidth', '', '', '', '=', '16', '', '']
['', '', '', '', 'AddressRange', '=', '32', '', '']
['', '', '', '', 'AddressWidth', '=', '3', '', '']
['', '', '', '', 'BufferCount', '', '=', '2', '', '']
['', '', '', '', 'MemLatency', '', '', '=', '1', '', '']
['', '', '', '', 'IndexWidth', '', '', '=', '1', '']
['', '', '', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'clk', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'reset', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_write', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_full_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_we0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address0', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 'i_d0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 'i_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce1', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address1', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 'i_q1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_read', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_empty_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_we0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address0', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 't_d0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 't_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce1', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address1', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 't_q1', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'we0', '', '']
['', '', '', '', 'd0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'q1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram', '', 'addr0', '', 'ce0', '', 'd0', '', 'we0', '', 'q0', '', 'addr1', '', 'ce1', '', 'q1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP16_ifmap_vec', '']
['#', 'parameter', '']
['', '', '', '', 'DataWidth', '', '', '', '=', '16', '', '']
['', '', '', '', 'AddressRange', '=', '32', '', '']
['', '', '', '', 'AddressWidth', '=', '5', '', '']
['', '', '', '', 'BufferCount', '', '=', '2', '', '']
['', '', '', '', 'IndexWidth', '', '', '=', '1', '']
['', '', '', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'clk', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'reset', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_write', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_full_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_we0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address0', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 'i_d0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 'i_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_read', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_empty_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_we0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address0', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 't_d0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 't_q0', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_ifmap_vec
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP16_ifmap_vec_memcore', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'we0', '', '']
['', '', '', '', 'd0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'we1', '', '']
['', '', '', '', 'd1', '', '']
['', '', '', '', 'q1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_ifmap_vec_memcore
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP16_ifmap_vec_memcore_ram', '', 'addr0', '', 'ce0', '', 'd0', '', 'we0', '', 'q0', '', 'addr1', '', 'ce1', '', 'd1', '', 'we1', '', 'q1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_ifmap_vec_memcore_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP16_products_0', '']
['#', 'parameter', '']
['', '', '', '', 'DataWidth', '', '', '', '=', '16', '', '']
['', '', '', '', 'AddressRange', '=', '32', '', '']
['', '', '', '', 'AddressWidth', '=', '5', '', '']
['', '', '', '', 'BufferCount', '', '=', '2', '', '']
['', '', '', '', 'MemLatency', '', '', '=', '1', '', '']
['', '', '', '', 'IndexWidth', '', '', '=', '1', '']
['', '', '', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'clk', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'reset', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_write', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_full_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_we0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address0', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 'i_d0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 'i_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce1', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address1', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 'i_q1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_read', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_empty_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_we0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address0', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 't_d0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 't_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce1', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address1', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 't_q1', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_products_0
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP16_products_0_memcore', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'we0', '', '']
['', '', '', '', 'd0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'q1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_products_0_memcore
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP16_products_0_memcore_ram', '', 'addr0', '', 'ce0', '', 'd0', '', 'we0', '', 'q0', '', 'addr1', '', 'ce1', '', 'q1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_products_0_memcore_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP47680', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'in_data_address0', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'in_data_d0', '', '']
['', '', '', '', '', '', '', '', 'in_data_q0', '', '']
['', '', '', '', '', '', '', '', 'in_data_we0', '', '']
['', '', '', '', '', '', '', '', 'in_data_address1', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'in_data_d1', '', '']
['', '', '', '', '', '', '', '', 'in_data_q1', '', '']
['', '', '', '', '', '', '', '', 'in_data_we1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_d0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_q0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_we0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_address1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_ce1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_d1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_q1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_we1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_d0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_q0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_we0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_address1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_ce1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_d1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_q1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_we1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'out_data_address0', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'out_data_d0', '', '']
['', '', '', '', '', '', '', '', 'out_data_q0', '', '']
['', '', '', '', '', '', '', '', 'out_data_we0', '', '']
['', '', '', '', '', '', '', '', 'out_data_address1', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'out_data_d1', '', '']
['', '', '', '', '', '', '', '', 'out_data_q1', '', '']
['', '', '', '', '', '', '', '', 'out_data_we1', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'in_data_empty_n', '', '']
['', '', '', '', '', '', '', '', 'in_data_read', '', '']
['', '', '', '', '', '', '', '', 'out_data_full_n', '', '']
['', '', '', '', '', '', '', '', 'out_data_write', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum1_out_0', '']
['#', 'parameter', '']
['', '', '', '', 'DataWidth', '', '', '', '=', '16', '', '']
['', '', '', '', 'AddressRange', '=', '32', '', '']
['', '', '', '', 'AddressWidth', '=', '4', '', '']
['', '', '', '', 'BufferCount', '', '=', '2', '', '']
['', '', '', '', 'MemLatency', '', '', '=', '1', '', '']
['', '', '', '', 'IndexWidth', '', '', '=', '1', '']
['', '', '', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'clk', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'reset', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_write', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_full_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_we0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address0', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 'i_d0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 'i_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_we1', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address1', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 'i_d1', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 'i_q1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_read', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_empty_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_we0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address0', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 't_d0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 't_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_we1', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address1', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 't_d1', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 't_q1', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum1_out_0
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum1_out_0_memcore', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'we0', '', '']
['', '', '', '', 'd0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'we1', '', '']
['', '', '', '', 'd1', '', '']
['', '', '', '', 'q1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum1_out_0_memcore
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum1_out_0_memcore_ram', '', 'addr0', '', 'ce0', '', 'd0', '', 'we0', '', 'q0', '', 'addr1', '', 'ce1', '', 'd1', '', 'we1', '', 'q1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum1_out_0_memcore_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum2_out_0', '']
['#', 'parameter', '']
['', '', '', '', 'DataWidth', '', '', '', '=', '16', '', '']
['', '', '', '', 'AddressRange', '=', '32', '', '']
['', '', '', '', 'AddressWidth', '=', '3', '', '']
['', '', '', '', 'BufferCount', '', '=', '2', '', '']
['', '', '', '', 'IndexWidth', '', '', '=', '1', '']
['', '', '', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'clk', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'reset', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_write', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_full_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_we0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address0', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 'i_d0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 'i_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_read', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_empty_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_we0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address0', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 't_d0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 't_q0', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum2_out_0
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP47680_ifmap_vec_0_0_0', '']
['#', 'parameter', '']
['', '', '', '', 'DataWidth', '', '', '', '=', '16', '', '']
['', '', '', '', 'AddressRange', '=', '32', '', '']
['', '', '', '', 'AddressWidth', '=', '6', '', '']
['', '', '', '', 'BufferCount', '', '=', '2', '', '']
['', '', '', '', 'IndexWidth', '', '', '=', '1', '']
['', '', '', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'clk', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'reset', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_write', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_full_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_we0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address0', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 'i_d0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 'i_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_read', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_empty_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_we0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address0', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 't_d0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 't_q0', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_ifmap_vec_0_0_0
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP47680_ifmap_vec_0_0_0_memcore', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'we0', '', '']
['', '', '', '', 'd0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'we1', '', '']
['', '', '', '', 'd1', '', '']
['', '', '', '', 'q1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_ifmap_vec_0_0_0_memcore
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP47680_ifmap_vec_0_0_0_memcore_ram', '', 'addr0', '', 'ce0', '', 'd0', '', 'we0', '', 'q0', '', 'addr1', '', 'ce1', '', 'd1', '', 'we1', '', 'q1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_ifmap_vec_0_0_0_memcore_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP47680_products_0_0', '']
['#', 'parameter', '']
['', '', '', '', 'DataWidth', '', '', '', '=', '16', '', '']
['', '', '', '', 'AddressRange', '=', '32', '', '']
['', '', '', '', 'AddressWidth', '=', '6', '', '']
['', '', '', '', 'BufferCount', '', '=', '2', '', '']
['', '', '', '', 'MemLatency', '', '', '=', '1', '', '']
['', '', '', '', 'IndexWidth', '', '', '=', '1', '']
['', '', '', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'clk', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'reset', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_write', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_full_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_we0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address0', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 'i_d0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 'i_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce1', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address1', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 'i_q1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_read', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_empty_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_we0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address0', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 't_d0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 't_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce1', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address1', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 't_q1', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_products_0_0
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP47680_products_0_0_memcore', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'we0', '', '']
['', '', '', '', 'd0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'q1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_products_0_0_memcore
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP47680_products_0_0_memcore_ram', '', 'addr0', '', 'ce0', '', 'd0', '', 'we0', '', 'q0', '', 'addr1', '', 'ce1', '', 'q1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_products_0_0_memcore_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP47773', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'in_data_address0', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'in_data_d0', '', '']
['', '', '', '', '', '', '', '', 'in_data_q0', '', '']
['', '', '', '', '', '', '', '', 'in_data_we0', '', '']
['', '', '', '', '', '', '', '', 'in_data_address1', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'in_data_d1', '', '']
['', '', '', '', '', '', '', '', 'in_data_q1', '', '']
['', '', '', '', '', '', '', '', 'in_data_we1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_0_address0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_0_d0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_0_q0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_0_we0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_0_address1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_0_ce1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_0_d1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_0_q1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_0_we1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_1_address0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_1_d0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_1_q0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_1_we0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_1_address1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_1_ce1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_1_d1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_1_q1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_1_we1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_2_address0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_2_d0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_2_q0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_2_we0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_2_address1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_2_ce1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_2_d1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_2_q1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_2_we1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_3_address0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_3_d0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_3_q0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_3_we0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_3_address1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_3_ce1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_3_d1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_3_q1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_3_we1', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_d0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_we0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_d1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_q1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_we1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_d0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_we0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_d1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_q1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_we1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_2_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_2_d0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_2_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_2_we0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_2_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_2_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_2_d1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_2_q1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_2_we1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_3_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_3_d0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_3_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_3_we0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_3_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_3_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_3_d1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_3_q1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_3_we1', '', '']
['', '', '', '', '', '', '', '', 'out_data_address0', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'out_data_d0', '', '']
['', '', '', '', '', '', '', '', 'out_data_q0', '', '']
['', '', '', '', '', '', '', '', 'out_data_we0', '', '']
['', '', '', '', '', '', '', '', 'out_data_address1', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'out_data_d1', '', '']
['', '', '', '', '', '', '', '', 'out_data_q1', '', '']
['', '', '', '', '', '', '', '', 'out_data_we1', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'in_data_empty_n', '', '']
['', '', '', '', '', '', '', '', 'in_data_read', '', '']
['', '', '', '', '', '', '', '', 'out_data_full_n', '', '']
['', '', '', '', '', '', '', '', 'out_data_write', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0', '']
['#', 'parameter', '']
['', '', '', '', 'DataWidth', '', '', '', '=', '16', '', '']
['', '', '', '', 'AddressRange', '=', '32', '', '']
['', '', '', '', 'AddressWidth', '=', '5', '', '']
['', '', '', '', 'BufferCount', '', '=', '2', '', '']
['', '', '', '', 'MemLatency', '', '', '=', '1', '', '']
['', '', '', '', 'IndexWidth', '', '', '=', '1', '']
['', '', '', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'clk', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'reset', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_write', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_full_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_we0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address0', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 'i_d0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 'i_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_we1', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address1', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 'i_d1', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 'i_q1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_read', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_empty_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_we0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address0', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 't_d0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 't_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_we1', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address1', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 't_d1', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 't_q1', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'we0', '', '']
['', '', '', '', 'd0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'we1', '', '']
['', '', '', '', 'd1', '', '']
['', '', '', '', 'q1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore_ram', '', 'addr0', '', 'ce0', '', 'd0', '', 'we0', '', 'q0', '', 'addr1', '', 'ce1', '', 'd1', '', 'we1', '', 'q1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum2_out_0', '']
['#', 'parameter', '']
['', '', '', '', 'DataWidth', '', '', '', '=', '16', '', '']
['', '', '', '', 'AddressRange', '=', '32', '', '']
['', '', '', '', 'AddressWidth', '=', '3', '', '']
['', '', '', '', 'BufferCount', '', '=', '2', '', '']
['', '', '', '', 'MemLatency', '', '', '=', '1', '', '']
['', '', '', '', 'IndexWidth', '', '', '=', '1', '']
['', '', '', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'clk', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'reset', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_write', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_full_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_we0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address0', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 'i_d0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 'i_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_we1', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address1', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 'i_d1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_read', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_empty_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_we0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address0', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 't_d0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 't_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_we1', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address1', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 't_d1', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum2_out_0
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum2_out_0_memcore', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'we0', '', '']
['', '', '', '', 'd0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'we1', '', '']
['', '', '', '', 'd1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum2_out_0_memcore
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum2_out_0_memcore_ram', '', 'addr0', '', 'ce0', '', 'd0', '', 'we0', '', 'q0', '', 'addr1', '', 'ce1', '', 'd1', '', 'we1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum2_out_0_memcore_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP47773_ifmap_vec_0', '']
['#', 'parameter', '']
['', '', '', '', 'DataWidth', '', '', '', '=', '16', '', '']
['', '', '', '', 'AddressRange', '=', '32', '', '']
['', '', '', '', 'AddressWidth', '=', '8', '', '']
['', '', '', '', 'BufferCount', '', '=', '2', '', '']
['', '', '', '', 'IndexWidth', '', '', '=', '1', '']
['', '', '', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'clk', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'reset', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_write', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_full_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_we0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address0', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 'i_d0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 'i_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_read', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_empty_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_we0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address0', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 't_d0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 't_q0', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_ifmap_vec_0
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP47773_ifmap_vec_0_memcore', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'we0', '', '']
['', '', '', '', 'd0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'we1', '', '']
['', '', '', '', 'd1', '', '']
['', '', '', '', 'q1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_ifmap_vec_0_memcore
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP47773_ifmap_vec_0_memcore_ram', '', 'addr0', '', 'ce0', '', 'd0', '', 'we0', '', 'q0', '', 'addr1', '', 'ce1', '', 'd1', '', 'we1', '', 'q1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_ifmap_vec_0_memcore_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP47773_products_0_0', '']
['#', 'parameter', '']
['', '', '', '', 'DataWidth', '', '', '', '=', '16', '', '']
['', '', '', '', 'AddressRange', '=', '32', '', '']
['', '', '', '', 'AddressWidth', '=', '8', '', '']
['', '', '', '', 'BufferCount', '', '=', '2', '', '']
['', '', '', '', 'MemLatency', '', '', '=', '1', '', '']
['', '', '', '', 'IndexWidth', '', '', '=', '1', '']
['', '', '', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'clk', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'reset', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_write', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_full_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_we0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address0', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 'i_d0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 'i_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce1', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address1', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 'i_q1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_read', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_empty_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_we0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address0', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 't_d0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 't_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce1', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address1', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 't_q1', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_products_0_0
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP47773_products_0_0_memcore', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'we0', '', '']
['', '', '', '', 'd0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'q1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_products_0_0_memcore
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP47773_products_0_0_memcore_ram', '', 'addr0', '', 'ce0', '', 'd0', '', 'we0', '', 'q0', '', 'addr1', '', 'ce1', '', 'q1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_products_0_0_memcore_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP47866', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'in_data_address0', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'in_data_d0', '', '']
['', '', '', '', '', '', '', '', 'in_data_q0', '', '']
['', '', '', '', '', '', '', '', 'in_data_we0', '', '']
['', '', '', '', '', '', '', '', 'in_data_address1', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'in_data_d1', '', '']
['', '', '', '', '', '', '', '', 'in_data_q1', '', '']
['', '', '', '', '', '', '', '', 'in_data_we1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_0_address0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_0_d0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_0_q0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_0_we0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_0_address1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_0_ce1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_0_d1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_0_q1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_0_we1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_1_address0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_1_d0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_1_q0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_1_we0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_1_address1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_1_ce1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_1_d1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_1_q1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_1_we1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_2_address0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_2_d0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_2_q0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_2_we0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_2_address1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_2_ce1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_2_d1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_2_q1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_2_we1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_3_address0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_3_d0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_3_q0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_3_we0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_3_address1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_3_ce1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_3_d1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_3_q1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_3_we1', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_d0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_we0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_d1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_q1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_we1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_d0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_we0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_d1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_q1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_we1', '', '']
['', '', '', '', '', '', '', '', 'out_data_address0', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'out_data_d0', '', '']
['', '', '', '', '', '', '', '', 'out_data_q0', '', '']
['', '', '', '', '', '', '', '', 'out_data_we0', '', '']
['', '', '', '', '', '', '', '', 'out_data_address1', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'out_data_d1', '', '']
['', '', '', '', '', '', '', '', 'out_data_q1', '', '']
['', '', '', '', '', '', '', '', 'out_data_we1', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'in_data_empty_n', '', '']
['', '', '', '', '', '', '', '', 'in_data_read', '', '']
['', '', '', '', '', '', '', '', 'out_data_full_n', '', '']
['', '', '', '', '', '', '', '', 'out_data_write', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47866
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_partial_sums_0', '']
['#', 'parameter', '']
['', '', '', '', 'DataWidth', '', '', '', '=', '16', '', '']
['', '', '', '', 'AddressRange', '=', '32', '', '']
['', '', '', '', 'AddressWidth', '=', '4', '', '']
['', '', '', '', 'BufferCount', '', '=', '2', '', '']
['', '', '', '', 'MemLatency', '', '', '=', '1', '', '']
['', '', '', '', 'IndexWidth', '', '', '=', '1', '']
['', '', '', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'clk', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'reset', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_write', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_full_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_we0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address0', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 'i_d0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 'i_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_we1', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address1', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 'i_d1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_read', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_empty_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_we0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address0', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 't_d0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 't_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_we1', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address1', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 't_d1', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_partial_sums_0
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_partial_sums_0_memcore', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'we0', '', '']
['', '', '', '', 'd0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'we1', '', '']
['', '', '', '', 'd1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_partial_sums_0_memcore
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_partial_sums_0_memcore_ram', '', 'addr0', '', 'ce0', '', 'd0', '', 'we0', '', 'q0', '', 'addr1', '', 'ce1', '', 'd1', '', 'we1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_partial_sums_0_memcore_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP47956', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'in_data_address0', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'in_data_d0', '', '']
['', '', '', '', '', '', '', '', 'in_data_q0', '', '']
['', '', '', '', '', '', '', '', 'in_data_we0', '', '']
['', '', '', '', '', '', '', '', 'in_data_address1', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'in_data_d1', '', '']
['', '', '', '', '', '', '', '', 'in_data_q1', '', '']
['', '', '', '', '', '', '', '', 'in_data_we1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_d0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_q0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_we0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_address1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_ce1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_d1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_q1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_we1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_d0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_q0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_we0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_address1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_ce1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_d1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_q1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_we1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_d0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_q0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_we0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_address1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_ce1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_d1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_q1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_we1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_d0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_q0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_we0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_address1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_ce1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_d1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_q1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_we1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'out_data_address0', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'out_data_d0', '', '']
['', '', '', '', '', '', '', '', 'out_data_q0', '', '']
['', '', '', '', '', '', '', '', 'out_data_we0', '', '']
['', '', '', '', '', '', '', '', 'out_data_address1', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'out_data_d1', '', '']
['', '', '', '', '', '', '', '', 'out_data_q1', '', '']
['', '', '', '', '', '', '', '', 'out_data_we1', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'in_data_empty_n', '', '']
['', '', '', '', '', '', '', '', 'in_data_read', '', '']
['', '', '', '', '', '', '', '', 'out_data_full_n', '', '']
['', '', '', '', '', '', '', '', 'out_data_write', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47956
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP48049', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'in_data_address0', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'in_data_d0', '', '']
['', '', '', '', '', '', '', '', 'in_data_q0', '', '']
['', '', '', '', '', '', '', '', 'in_data_we0', '', '']
['', '', '', '', '', '', '', '', 'in_data_address1', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'in_data_d1', '', '']
['', '', '', '', '', '', '', '', 'in_data_q1', '', '']
['', '', '', '', '', '', '', '', 'in_data_we1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_0_address0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_0_d0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_0_q0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_0_we0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_0_address1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_0_ce1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_0_d1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_0_q1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_0_we1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_1_address0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_1_d0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_1_q0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_1_we0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_1_address1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_1_ce1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_1_d1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_1_q1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_1_we1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_2_address0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_2_d0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_2_q0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_2_we0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_2_address1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_2_ce1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_2_d1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_2_q1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_2_we1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_3_address0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_3_d0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_3_q0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_3_we0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_3_address1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_3_ce1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_3_d1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_3_q1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_3_we1', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_d0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_we0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_d1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_q1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_we1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_d0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_we0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_d1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_q1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_we1', '', '']
['', '', '', '', '', '', '', '', 'out_data_address0', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'out_data_d0', '', '']
['', '', '', '', '', '', '', '', 'out_data_q0', '', '']
['', '', '', '', '', '', '', '', 'out_data_we0', '', '']
['', '', '', '', '', '', '', '', 'out_data_address1', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'out_data_d1', '', '']
['', '', '', '', '', '', '', '', 'out_data_q1', '', '']
['', '', '', '', '', '', '', '', 'out_data_we1', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'in_data_empty_n', '', '']
['', '', '', '', '', '', '', '', 'in_data_read', '', '']
['', '', '', '', '', '', '', '', 'out_data_full_n', '', '']
['', '', '', '', '', '', '', '', 'out_data_write', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP48049_ifmap_vec_0', '']
['#', 'parameter', '']
['', '', '', '', 'DataWidth', '', '', '', '=', '16', '', '']
['', '', '', '', 'AddressRange', '=', '32', '', '']
['', '', '', '', 'AddressWidth', '=', '7', '', '']
['', '', '', '', 'BufferCount', '', '=', '2', '', '']
['', '', '', '', 'IndexWidth', '', '', '=', '1', '']
['', '', '', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'clk', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'reset', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_write', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_full_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_we0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address0', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 'i_d0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 'i_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_read', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_empty_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_we0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address0', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 't_d0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 't_q0', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_ifmap_vec_0
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP48049_ifmap_vec_0_memcore', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'we0', '', '']
['', '', '', '', 'd0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'we1', '', '']
['', '', '', '', 'd1', '', '']
['', '', '', '', 'q1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_ifmap_vec_0_memcore
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP48049_ifmap_vec_0_memcore_ram', '', 'addr0', '', 'ce0', '', 'd0', '', 'we0', '', 'q0', '', 'addr1', '', 'ce1', '', 'd1', '', 'we1', '', 'q1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_ifmap_vec_0_memcore_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0', '']
['#', 'parameter', '']
['', '', '', '', 'DataWidth', '', '', '', '=', '16', '', '']
['', '', '', '', 'AddressRange', '=', '32', '', '']
['', '', '', '', 'AddressWidth', '=', '5', '', '']
['', '', '', '', 'BufferCount', '', '=', '2', '', '']
['', '', '', '', 'MemLatency', '', '', '=', '1', '', '']
['', '', '', '', 'IndexWidth', '', '', '=', '1', '']
['', '', '', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'clk', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'reset', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_write', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_full_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_we0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address0', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 'i_d0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 'i_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce1', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address1', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 'i_q1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_read', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_empty_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_we0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address0', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 't_d0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 't_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce1', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address1', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 't_q1', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0_memcore', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'we0', '', '']
['', '', '', '', 'd0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'q1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0_memcore
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0_memcore_ram', '', 'addr0', '', 'ce0', '', 'd0', '', 'we0', '', 'q0', '', 'addr1', '', 'ce1', '', 'q1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0_memcore_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP48049_products_0_0', '']
['#', 'parameter', '']
['', '', '', '', 'DataWidth', '', '', '', '=', '16', '', '']
['', '', '', '', 'AddressRange', '=', '32', '', '']
['', '', '', '', 'AddressWidth', '=', '7', '', '']
['', '', '', '', 'BufferCount', '', '=', '2', '', '']
['', '', '', '', 'MemLatency', '', '', '=', '1', '', '']
['', '', '', '', 'IndexWidth', '', '', '=', '1', '']
['', '', '', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'clk', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'reset', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_write', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_full_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_we0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address0', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 'i_d0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 'i_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce1', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address1', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 'i_q1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_read', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_empty_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_we0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address0', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 't_d0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 't_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce1', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address1', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 't_q1', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_products_0_0
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP48049_products_0_0_memcore', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'we0', '', '']
['', '', '', '', 'd0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'q1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_products_0_0_memcore
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP48049_products_0_0_memcore_ram', '', 'addr0', '', 'ce0', '', 'd0', '', 'we0', '', 'q0', '', 'addr1', '', 'ce1', '', 'q1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_products_0_0_memcore_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP48139', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'in_data_address0', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'in_data_d0', '', '']
['', '', '', '', '', '', '', '', 'in_data_q0', '', '']
['', '', '', '', '', '', '', '', 'in_data_we0', '', '']
['', '', '', '', '', '', '', '', 'in_data_address1', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'in_data_d1', '', '']
['', '', '', '', '', '', '', '', 'in_data_q1', '', '']
['', '', '', '', '', '', '', '', 'in_data_we1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_d0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_q0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_we0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_address1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_ce1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_d1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_q1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_we1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_d0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_q0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_we0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_address1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_ce1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_d1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_q1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_we1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_d0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_q0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_we0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_address1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_ce1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_d1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_q1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_we1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_d0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_q0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_we0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_address1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_ce1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_d1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_q1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_we1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'out_data_address0', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'out_data_d0', '', '']
['', '', '', '', '', '', '', '', 'out_data_q0', '', '']
['', '', '', '', '', '', '', '', 'out_data_we0', '', '']
['', '', '', '', '', '', '', '', 'out_data_address1', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'out_data_d1', '', '']
['', '', '', '', '', '', '', '', 'out_data_q1', '', '']
['', '', '', '', '', '', '', '', 'out_data_we1', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'in_data_empty_n', '', '']
['', '', '', '', '', '', '', '', 'in_data_read', '', '']
['', '', '', '', '', '', '', '', 'out_data_full_n', '', '']
['', '', '', '', '', '', '', '', 'out_data_write', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48139
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP48232', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'in_data_address0', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'in_data_d0', '', '']
['', '', '', '', '', '', '', '', 'in_data_q0', '', '']
['', '', '', '', '', '', '', '', 'in_data_we0', '', '']
['', '', '', '', '', '', '', '', 'in_data_address1', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'in_data_d1', '', '']
['', '', '', '', '', '', '', '', 'in_data_q1', '', '']
['', '', '', '', '', '', '', '', 'in_data_we1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_0_address0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_0_d0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_0_q0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_0_we0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_0_address1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_0_ce1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_0_d1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_0_q1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_0_we1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_1_address0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_1_d0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_1_q0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_1_we0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_1_address1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_1_ce1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_1_d1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_1_q1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_1_we1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_2_address0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_2_d0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_2_q0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_2_we0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_2_address1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_2_ce1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_2_d1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_2_q1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_2_we1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_3_address0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_3_d0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_3_q0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_3_we0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_3_address1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_3_ce1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_3_d1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_3_q1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_3_we1', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_d0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_we0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_d1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_q1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_we1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_d0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_we0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_d1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_q1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_we1', '', '']
['', '', '', '', '', '', '', '', 'out_data_address0', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'out_data_d0', '', '']
['', '', '', '', '', '', '', '', 'out_data_q0', '', '']
['', '', '', '', '', '', '', '', 'out_data_we0', '', '']
['', '', '', '', '', '', '', '', 'out_data_address1', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'out_data_d1', '', '']
['', '', '', '', '', '', '', '', 'out_data_q1', '', '']
['', '', '', '', '', '', '', '', 'out_data_we1', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'in_data_empty_n', '', '']
['', '', '', '', '', '', '', '', 'in_data_read', '', '']
['', '', '', '', '', '', '', '', 'out_data_full_n', '', '']
['', '', '', '', '', '', '', '', 'out_data_write', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum2_out_0', '']
['#', 'parameter', '']
['', '', '', '', 'DataWidth', '', '', '', '=', '16', '', '']
['', '', '', '', 'AddressRange', '=', '32', '', '']
['', '', '', '', 'AddressWidth', '=', '3', '', '']
['', '', '', '', 'BufferCount', '', '=', '2', '', '']
['', '', '', '', 'MemLatency', '', '', '=', '1', '', '']
['', '', '', '', 'IndexWidth', '', '', '=', '1', '']
['', '', '', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'clk', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'reset', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_write', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_full_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_we0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address0', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 'i_d0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 'i_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_we1', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address1', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 'i_d1', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 'i_q1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_read', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_empty_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_we0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address0', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 't_d0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 't_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_we1', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address1', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 't_d1', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 't_q1', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum2_out_0
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum2_out_0_memcore', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'we0', '', '']
['', '', '', '', 'd0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'we1', '', '']
['', '', '', '', 'd1', '', '']
['', '', '', '', 'q1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum2_out_0_memcore
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum2_out_0_memcore_ram', '', 'addr0', '', 'ce0', '', 'd0', '', 'we0', '', 'q0', '', 'addr1', '', 'ce1', '', 'd1', '', 'we1', '', 'q1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum2_out_0_memcore_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP48232_ifmap_vec_0', '']
['#', 'parameter', '']
['', '', '', '', 'DataWidth', '', '', '', '=', '16', '', '']
['', '', '', '', 'AddressRange', '=', '32', '', '']
['', '', '', '', 'AddressWidth', '=', '6', '', '']
['', '', '', '', 'BufferCount', '', '=', '2', '', '']
['', '', '', '', 'IndexWidth', '', '', '=', '1', '']
['', '', '', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'clk', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'reset', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_write', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_full_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_we0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address0', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 'i_d0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 'i_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_read', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_empty_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_we0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address0', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 't_d0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 't_q0', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_ifmap_vec_0
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP48232_ifmap_vec_0_memcore', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'we0', '', '']
['', '', '', '', 'd0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'we1', '', '']
['', '', '', '', 'd1', '', '']
['', '', '', '', 'q1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_ifmap_vec_0_memcore
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP48232_ifmap_vec_0_memcore_ram', '', 'addr0', '', 'ce0', '', 'd0', '', 'we0', '', 'q0', '', 'addr1', '', 'ce1', '', 'd1', '', 'we1', '', 'q1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_ifmap_vec_0_memcore_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_partial_sums_0', '']
['#', 'parameter', '']
['', '', '', '', 'DataWidth', '', '', '', '=', '16', '', '']
['', '', '', '', 'AddressRange', '=', '32', '', '']
['', '', '', '', 'AddressWidth', '=', '2', '', '']
['', '', '', '', 'BufferCount', '', '=', '2', '', '']
['', '', '', '', 'MemLatency', '', '', '=', '1', '', '']
['', '', '', '', 'IndexWidth', '', '', '=', '1', '']
['', '', '', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'clk', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'reset', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_write', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_full_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_we0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address0', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 'i_d0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 'i_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_we1', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address1', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 'i_d1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_read', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_empty_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_we0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address0', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 't_d0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 't_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_we1', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address1', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 't_d1', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_partial_sums_0
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_partial_sums_0_memcore', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'we0', '', '']
['', '', '', '', 'd0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'we1', '', '']
['', '', '', '', 'd1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_partial_sums_0_memcore
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_partial_sums_0_memcore_ram', '', 'addr0', '', 'ce0', '', 'd0', '', 'we0', '', 'q0', '', 'addr1', '', 'ce1', '', 'd1', '', 'we1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_partial_sums_0_memcore_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_products_0', '']
['#', 'parameter', '']
['', '', '', '', 'DataWidth', '', '', '', '=', '16', '', '']
['', '', '', '', 'AddressRange', '=', '32', '', '']
['', '', '', '', 'AddressWidth', '=', '4', '', '']
['', '', '', '', 'BufferCount', '', '=', '2', '', '']
['', '', '', '', 'MemLatency', '', '', '=', '1', '', '']
['', '', '', '', 'IndexWidth', '', '', '=', '1', '']
['', '', '', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'clk', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'reset', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_write', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_full_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_we0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address0', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 'i_d0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 'i_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce1', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address1', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 'i_q1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_read', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_empty_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_we0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address0', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 't_d0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 't_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce1', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address1', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 't_q1', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_products_0
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_products_0_memcore', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'we0', '', '']
['', '', '', '', 'd0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'q1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_products_0_memcore
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_products_0_memcore_ram', '', 'addr0', '', 'ce0', '', 'd0', '', 'we0', '', 'q0', '', 'addr1', '', 'ce1', '', 'q1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_products_0_memcore_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP48232_products_0_0', '']
['#', 'parameter', '']
['', '', '', '', 'DataWidth', '', '', '', '=', '16', '', '']
['', '', '', '', 'AddressRange', '=', '32', '', '']
['', '', '', '', 'AddressWidth', '=', '6', '', '']
['', '', '', '', 'BufferCount', '', '=', '2', '', '']
['', '', '', '', 'MemLatency', '', '', '=', '1', '', '']
['', '', '', '', 'IndexWidth', '', '', '=', '1', '']
['', '', '', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'clk', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'reset', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_write', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_full_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_we0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address0', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 'i_d0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 'i_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce1', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address1', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 'i_q1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_read', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_empty_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_we0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address0', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 't_d0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 't_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce1', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address1', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 't_q1', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_products_0_0
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP48232_products_0_0_memcore', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'we0', '', '']
['', '', '', '', 'd0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'q1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_products_0_0_memcore
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP48232_products_0_0_memcore_ram', '', 'addr0', '', 'ce0', '', 'd0', '', 'we0', '', 'q0', '', 'addr1', '', 'ce1', '', 'q1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_products_0_0_memcore_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP48322', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'in_data_address0', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'in_data_d0', '', '']
['', '', '', '', '', '', '', '', 'in_data_q0', '', '']
['', '', '', '', '', '', '', '', 'in_data_we0', '', '']
['', '', '', '', '', '', '', '', 'in_data_address1', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'in_data_d1', '', '']
['', '', '', '', '', '', '', '', 'in_data_q1', '', '']
['', '', '', '', '', '', '', '', 'in_data_we1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_d0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_q0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_we0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_address1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_ce1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_d1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_q1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_we1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_d0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_q0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_we0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_address1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_ce1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_d1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_q1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_we1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_d0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_q0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_we0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_address1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_ce1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_d1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_q1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_we1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_d0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_q0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_we0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_address1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_ce1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_d1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_q1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_we1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'out_data_address0', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'out_data_d0', '', '']
['', '', '', '', '', '', '', '', 'out_data_q0', '', '']
['', '', '', '', '', '', '', '', 'out_data_we0', '', '']
['', '', '', '', '', '', '', '', 'out_data_address1', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'out_data_d1', '', '']
['', '', '', '', '', '', '', '', 'out_data_q1', '', '']
['', '', '', '', '', '', '', '', 'out_data_we1', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'in_data_empty_n', '', '']
['', '', '', '', '', '', '', '', 'in_data_read', '', '']
['', '', '', '', '', '', '', '', 'out_data_full_n', '', '']
['', '', '', '', '', '', '', '', 'out_data_write', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48322
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP48462', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'in_data_address0', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'in_data_d0', '', '']
['', '', '', '', '', '', '', '', 'in_data_q0', '', '']
['', '', '', '', '', '', '', '', 'in_data_we0', '', '']
['', '', '', '', '', '', '', '', 'in_data_address1', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'in_data_d1', '', '']
['', '', '', '', '', '', '', '', 'in_data_q1', '', '']
['', '', '', '', '', '', '', '', 'in_data_we1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_d0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_q0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_we0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_address1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_d1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_q1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_we1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'out_data_address0', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'out_data_d0', '', '']
['', '', '', '', '', '', '', '', 'out_data_q0', '', '']
['', '', '', '', '', '', '', '', 'out_data_we0', '', '']
['', '', '', '', '', '', '', '', 'out_data_address1', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'out_data_d1', '', '']
['', '', '', '', '', '', '', '', 'out_data_q1', '', '']
['', '', '', '', '', '', '', '', 'out_data_we1', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'in_data_empty_n', '', '']
['', '', '', '', '', '', '', '', 'in_data_read', '', '']
['', '', '', '', '', '', '', '', 'out_data_full_n', '', '']
['', '', '', '', '', '', '', '', 'out_data_write', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0', '']
['#', 'parameter', '']
['', '', '', '', 'DataWidth', '', '', '', '=', '16', '', '']
['', '', '', '', 'AddressRange', '=', '32', '', '']
['', '', '', '', 'AddressWidth', '=', '8', '', '']
['', '', '', '', 'BufferCount', '', '=', '2', '', '']
['', '', '', '', 'MemLatency', '', '', '=', '1', '', '']
['', '', '', '', 'IndexWidth', '', '', '=', '1', '']
['', '', '', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'clk', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'reset', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_write', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_full_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_we0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address0', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 'i_d0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 'i_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_we1', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address1', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 'i_d1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_read', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_empty_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_we0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address0', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 't_d0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 't_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_we1', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address1', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 't_d1', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'we0', '', '']
['', '', '', '', 'd0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'we1', '', '']
['', '', '', '', 'd1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram', '', 'addr0', '', 'ce0', '', 'd0', '', 'we0', '', 'q0', '', 'addr1', '', 'ce1', '', 'd1', '', 'we1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0', '']
['#', 'parameter', '']
['', '', '', '', 'DataWidth', '', '', '', '=', '16', '', '']
['', '', '', '', 'AddressRange', '=', '32', '', '']
['', '', '', '', 'AddressWidth', '=', '8', '', '']
['', '', '', '', 'BufferCount', '', '=', '2', '', '']
['', '', '', '', 'MemLatency', '', '', '=', '1', '', '']
['', '', '', '', 'IndexWidth', '', '', '=', '1', '']
['', '', '', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'clk', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'reset', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_write', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_full_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_we0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address0', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 'i_d0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 'i_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce1', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address1', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 'i_q1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_read', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_empty_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_we0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address0', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 't_d0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 't_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce1', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address1', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 't_q1', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'we0', '', '']
['', '', '', '', 'd0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'q1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram', '', 'addr0', '', 'ce0', '', 'd0', '', 'we0', '', 'q0', '', 'addr1', '', 'ce1', '', 'q1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0', '']
['#', 'parameter', '']
['', '', '', '', 'DataWidth', '', '', '', '=', '16', '', '']
['', '', '', '', 'AddressRange', '=', '32', '', '']
['', '', '', '', 'AddressWidth', '=', '8', '', '']
['', '', '', '', 'BufferCount', '', '=', '2', '', '']
['', '', '', '', 'IndexWidth', '', '', '=', '1', '']
['', '', '', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'clk', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'reset', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_write', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_full_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_we0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address0', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 'i_d0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 'i_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_read', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_empty_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_we0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address0', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 't_d0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 't_q0', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'we0', '', '']
['', '', '', '', 'd0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'we1', '', '']
['', '', '', '', 'd1', '', '']
['', '', '', '', 'q1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram', '', 'addr0', '', 'ce0', '', 'd0', '', 'we0', '', 'q0', '', 'addr1', '', 'ce1', '', 'd1', '', 'we1', '', 'q1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP48545', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'in_data_address0', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'in_data_d0', '', '']
['', '', '', '', '', '', '', '', 'in_data_q0', '', '']
['', '', '', '', '', '', '', '', 'in_data_we0', '', '']
['', '', '', '', '', '', '', '', 'in_data_address1', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'in_data_d1', '', '']
['', '', '', '', '', '', '', '', 'in_data_q1', '', '']
['', '', '', '', '', '', '', '', 'in_data_we1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_d0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_q0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_we0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_address1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_d1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_q1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_we1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'out_data_address0', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'out_data_d0', '', '']
['', '', '', '', '', '', '', '', 'out_data_q0', '', '']
['', '', '', '', '', '', '', '', 'out_data_we0', '', '']
['', '', '', '', '', '', '', '', 'out_data_address1', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'out_data_d1', '', '']
['', '', '', '', '', '', '', '', 'out_data_q1', '', '']
['', '', '', '', '', '', '', '', 'out_data_we1', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'in_data_empty_n', '', '']
['', '', '', '', '', '', '', '', 'in_data_read', '', '']
['', '', '', '', '', '', '', '', 'out_data_full_n', '', '']
['', '', '', '', '', '', '', '', 'out_data_write', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0', '']
['#', 'parameter', '']
['', '', '', '', 'DataWidth', '', '', '', '=', '16', '', '']
['', '', '', '', 'AddressRange', '=', '32', '', '']
['', '', '', '', 'AddressWidth', '=', '7', '', '']
['', '', '', '', 'BufferCount', '', '=', '2', '', '']
['', '', '', '', 'MemLatency', '', '', '=', '1', '', '']
['', '', '', '', 'IndexWidth', '', '', '=', '1', '']
['', '', '', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'clk', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'reset', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_write', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_full_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_we0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address0', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 'i_d0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 'i_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_we1', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address1', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 'i_d1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_read', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_empty_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_we0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address0', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 't_d0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 't_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_we1', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address1', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 't_d1', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'we0', '', '']
['', '', '', '', 'd0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'we1', '', '']
['', '', '', '', 'd1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram', '', 'addr0', '', 'ce0', '', 'd0', '', 'we0', '', 'q0', '', 'addr1', '', 'ce1', '', 'd1', '', 'we1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0', '']
['#', 'parameter', '']
['', '', '', '', 'DataWidth', '', '', '', '=', '16', '', '']
['', '', '', '', 'AddressRange', '=', '32', '', '']
['', '', '', '', 'AddressWidth', '=', '7', '', '']
['', '', '', '', 'BufferCount', '', '=', '2', '', '']
['', '', '', '', 'MemLatency', '', '', '=', '1', '', '']
['', '', '', '', 'IndexWidth', '', '', '=', '1', '']
['', '', '', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'clk', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'reset', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_write', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_full_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_we0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address0', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 'i_d0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 'i_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce1', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address1', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 'i_q1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_read', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_empty_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_we0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address0', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 't_d0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 't_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce1', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address1', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 't_q1', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'we0', '', '']
['', '', '', '', 'd0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'q1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore_ram', '', 'addr0', '', 'ce0', '', 'd0', '', 'we0', '', 'q0', '', 'addr1', '', 'ce1', '', 'q1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0', '']
['#', 'parameter', '']
['', '', '', '', 'DataWidth', '', '', '', '=', '16', '', '']
['', '', '', '', 'AddressRange', '=', '32', '', '']
['', '', '', '', 'AddressWidth', '=', '7', '', '']
['', '', '', '', 'BufferCount', '', '=', '2', '', '']
['', '', '', '', 'IndexWidth', '', '', '=', '1', '']
['', '', '', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'clk', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'reset', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_write', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_full_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_we0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address0', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 'i_d0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 'i_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_read', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_empty_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_we0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address0', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 't_d0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 't_q0', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'we0', '', '']
['', '', '', '', 'd0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'we1', '', '']
['', '', '', '', 'd1', '', '']
['', '', '', '', 'q1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore_ram', '', 'addr0', '', 'ce0', '', 'd0', '', 'we0', '', 'q0', '', 'addr1', '', 'ce1', '', 'd1', '', 'we1', '', 'q1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP48628', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'in_data_address0', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'in_data_d0', '', '']
['', '', '', '', '', '', '', '', 'in_data_q0', '', '']
['', '', '', '', '', '', '', '', 'in_data_we0', '', '']
['', '', '', '', '', '', '', '', 'in_data_address1', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'in_data_d1', '', '']
['', '', '', '', '', '', '', '', 'in_data_q1', '', '']
['', '', '', '', '', '', '', '', 'in_data_we1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_d0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_q0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_we0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_address1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_d1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_q1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_we1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'out_data_address0', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'out_data_d0', '', '']
['', '', '', '', '', '', '', '', 'out_data_q0', '', '']
['', '', '', '', '', '', '', '', 'out_data_we0', '', '']
['', '', '', '', '', '', '', '', 'out_data_address1', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'out_data_d1', '', '']
['', '', '', '', '', '', '', '', 'out_data_q1', '', '']
['', '', '', '', '', '', '', '', 'out_data_we1', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'in_data_empty_n', '', '']
['', '', '', '', '', '', '', '', 'in_data_read', '', '']
['', '', '', '', '', '', '', '', 'out_data_full_n', '', '']
['', '', '', '', '', '', '', '', 'out_data_write', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0', '']
['#', 'parameter', '']
['', '', '', '', 'DataWidth', '', '', '', '=', '16', '', '']
['', '', '', '', 'AddressRange', '=', '32', '', '']
['', '', '', '', 'AddressWidth', '=', '5', '', '']
['', '', '', '', 'BufferCount', '', '=', '2', '', '']
['', '', '', '', 'MemLatency', '', '', '=', '1', '', '']
['', '', '', '', 'IndexWidth', '', '', '=', '1', '']
['', '', '', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'clk', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'reset', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_write', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_full_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_we0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address0', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 'i_d0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 'i_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_we1', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address1', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 'i_d1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_read', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_empty_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_we0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address0', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 't_d0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 't_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_we1', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address1', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 't_d1', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'we0', '', '']
['', '', '', '', 'd0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'we1', '', '']
['', '', '', '', 'd1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram', '', 'addr0', '', 'ce0', '', 'd0', '', 'we0', '', 'q0', '', 'addr1', '', 'ce1', '', 'd1', '', 'we1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0', '']
['#', 'parameter', '']
['', '', '', '', 'DataWidth', '', '', '', '=', '16', '', '']
['', '', '', '', 'AddressRange', '=', '32', '', '']
['', '', '', '', 'AddressWidth', '=', '5', '', '']
['', '', '', '', 'BufferCount', '', '=', '2', '', '']
['', '', '', '', 'IndexWidth', '', '', '=', '1', '']
['', '', '', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'clk', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'reset', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_write', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_full_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_we0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address0', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 'i_d0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 'i_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_read', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_empty_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_we0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address0', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 't_d0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 't_q0', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'we0', '', '']
['', '', '', '', 'd0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'we1', '', '']
['', '', '', '', 'd1', '', '']
['', '', '', '', 'q1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram', '', 'addr0', '', 'ce0', '', 'd0', '', 'we0', '', 'q0', '', 'addr1', '', 'ce1', '', 'd1', '', 'we1', '', 'q1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w10_d10_S', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'if_empty_n', '', '']
['', '', '', '', 'if_read_ce', '', '']
['', '', '', '', 'if_read', '', '']
['', '', '', '', 'if_dout', '', '']
['', '', '', '', 'if_full_n', '', '']
['', '', '', '', 'if_write_ce', '', '']
['', '', '', '', 'if_write', '', '']
['', '', '', '', 'if_din', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w10_d10_S
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w10_d10_S_shiftReg', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'data', '', '']
['', '', '', '', 'ce', '', '']
['', '', '', '', 'a', '', '']
['', '', '', '', 'q', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w10_d10_S_shiftReg
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w10_d7_S', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'if_empty_n', '', '']
['', '', '', '', 'if_read_ce', '', '']
['', '', '', '', 'if_read', '', '']
['', '', '', '', 'if_dout', '', '']
['', '', '', '', 'if_full_n', '', '']
['', '', '', '', 'if_write_ce', '', '']
['', '', '', '', 'if_write', '', '']
['', '', '', '', 'if_din', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w10_d7_S
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w10_d7_S_shiftReg', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'data', '', '']
['', '', '', '', 'ce', '', '']
['', '', '', '', 'a', '', '']
['', '', '', '', 'q', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w10_d7_S_shiftReg
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w10_d9_S', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'if_empty_n', '', '']
['', '', '', '', 'if_read_ce', '', '']
['', '', '', '', 'if_read', '', '']
['', '', '', '', 'if_dout', '', '']
['', '', '', '', 'if_full_n', '', '']
['', '', '', '', 'if_write_ce', '', '']
['', '', '', '', 'if_write', '', '']
['', '', '', '', 'if_din', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w10_d9_S
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w10_d9_S_shiftReg', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'data', '', '']
['', '', '', '', 'ce', '', '']
['', '', '', '', 'a', '', '']
['', '', '', '', 'q', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w10_d9_S_shiftReg
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w12_d11_S', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'if_empty_n', '', '']
['', '', '', '', 'if_read_ce', '', '']
['', '', '', '', 'if_read', '', '']
['', '', '', '', 'if_dout', '', '']
['', '', '', '', 'if_full_n', '', '']
['', '', '', '', 'if_write_ce', '', '']
['', '', '', '', 'if_write', '', '']
['', '', '', '', 'if_din', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w12_d11_S
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w12_d11_S_shiftReg', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'data', '', '']
['', '', '', '', 'ce', '', '']
['', '', '', '', 'a', '', '']
['', '', '', '', 'q', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w12_d11_S_shiftReg
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w12_d8_S', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'if_empty_n', '', '']
['', '', '', '', 'if_read_ce', '', '']
['', '', '', '', 'if_read', '', '']
['', '', '', '', 'if_dout', '', '']
['', '', '', '', 'if_full_n', '', '']
['', '', '', '', 'if_write_ce', '', '']
['', '', '', '', 'if_write', '', '']
['', '', '', '', 'if_din', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w12_d8_S
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w12_d8_S_shiftReg', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'data', '', '']
['', '', '', '', 'ce', '', '']
['', '', '', '', 'a', '', '']
['', '', '', '', 'q', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w12_d8_S_shiftReg
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w12_d9_S', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'if_empty_n', '', '']
['', '', '', '', 'if_read_ce', '', '']
['', '', '', '', 'if_read', '', '']
['', '', '', '', 'if_dout', '', '']
['', '', '', '', 'if_full_n', '', '']
['', '', '', '', 'if_write_ce', '', '']
['', '', '', '', 'if_write', '', '']
['', '', '', '', 'if_din', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w12_d9_S
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w12_d9_S_shiftReg', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'data', '', '']
['', '', '', '', 'ce', '', '']
['', '', '', '', 'a', '', '']
['', '', '', '', 'q', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w12_d9_S_shiftReg
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w14_d10_S', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'if_empty_n', '', '']
['', '', '', '', 'if_read_ce', '', '']
['', '', '', '', 'if_read', '', '']
['', '', '', '', 'if_dout', '', '']
['', '', '', '', 'if_full_n', '', '']
['', '', '', '', 'if_write_ce', '', '']
['', '', '', '', 'if_write', '', '']
['', '', '', '', 'if_din', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w14_d10_S
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w14_d10_S_shiftReg', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'data', '', '']
['', '', '', '', 'ce', '', '']
['', '', '', '', 'a', '', '']
['', '', '', '', 'q', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w14_d10_S_shiftReg
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w1_d10_S', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'if_empty_n', '', '']
['', '', '', '', 'if_read_ce', '', '']
['', '', '', '', 'if_read', '', '']
['', '', '', '', 'if_dout', '', '']
['', '', '', '', 'if_full_n', '', '']
['', '', '', '', 'if_write_ce', '', '']
['', '', '', '', 'if_write', '', '']
['', '', '', '', 'if_din', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d10_S
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w1_d10_S_shiftReg', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'data', '', '']
['', '', '', '', 'ce', '', '']
['', '', '', '', 'a', '', '']
['', '', '', '', 'q', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d10_S_shiftReg
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w1_d11_S', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'if_empty_n', '', '']
['', '', '', '', 'if_read_ce', '', '']
['', '', '', '', 'if_read', '', '']
['', '', '', '', 'if_dout', '', '']
['', '', '', '', 'if_full_n', '', '']
['', '', '', '', 'if_write_ce', '', '']
['', '', '', '', 'if_write', '', '']
['', '', '', '', 'if_din', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d11_S
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w1_d11_S_shiftReg', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'data', '', '']
['', '', '', '', 'ce', '', '']
['', '', '', '', 'a', '', '']
['', '', '', '', 'q', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d11_S_shiftReg
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w1_d12_S', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'if_empty_n', '', '']
['', '', '', '', 'if_read_ce', '', '']
['', '', '', '', 'if_read', '', '']
['', '', '', '', 'if_dout', '', '']
['', '', '', '', 'if_full_n', '', '']
['', '', '', '', 'if_write_ce', '', '']
['', '', '', '', 'if_write', '', '']
['', '', '', '', 'if_din', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d12_S
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w1_d12_S_shiftReg', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'data', '', '']
['', '', '', '', 'ce', '', '']
['', '', '', '', 'a', '', '']
['', '', '', '', 'q', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d12_S_shiftReg
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w1_d8_S', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'if_empty_n', '', '']
['', '', '', '', 'if_read_ce', '', '']
['', '', '', '', 'if_read', '', '']
['', '', '', '', 'if_dout', '', '']
['', '', '', '', 'if_full_n', '', '']
['', '', '', '', 'if_write_ce', '', '']
['', '', '', '', 'if_write', '', '']
['', '', '', '', 'if_din', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d8_S
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w1_d8_S_shiftReg', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'data', '', '']
['', '', '', '', 'ce', '', '']
['', '', '', '', 'a', '', '']
['', '', '', '', 'q', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d8_S_shiftReg
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w1_d9_S', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'if_empty_n', '', '']
['', '', '', '', 'if_read_ce', '', '']
['', '', '', '', 'if_read', '', '']
['', '', '', '', 'if_dout', '', '']
['', '', '', '', 'if_full_n', '', '']
['', '', '', '', 'if_write_ce', '', '']
['', '', '', '', 'if_write', '', '']
['', '', '', '', 'if_din', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d9_S
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w1_d9_S_shiftReg', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'data', '', '']
['', '', '', '', 'ce', '', '']
['', '', '', '', 'a', '', '']
['', '', '', '', 'q', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d9_S_shiftReg
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w2_d2_S', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'if_empty_n', '', '']
['', '', '', '', 'if_read_ce', '', '']
['', '', '', '', 'if_read', '', '']
['', '', '', '', 'if_dout', '', '']
['', '', '', '', 'if_full_n', '', '']
['', '', '', '', 'if_write_ce', '', '']
['', '', '', '', 'if_write', '', '']
['', '', '', '', 'if_din', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w2_d2_S
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w2_d2_S_shiftReg', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'data', '', '']
['', '', '', '', 'ce', '', '']
['', '', '', '', 'a', '', '']
['', '', '', '', 'q', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w2_d2_S_shiftReg
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w3_d2_S', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'if_empty_n', '', '']
['', '', '', '', 'if_read_ce', '', '']
['', '', '', '', 'if_read', '', '']
['', '', '', '', 'if_dout', '', '']
['', '', '', '', 'if_full_n', '', '']
['', '', '', '', 'if_write_ce', '', '']
['', '', '', '', 'if_write', '', '']
['', '', '', '', 'if_din', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w3_d2_S
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w3_d2_S_shiftReg', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'data', '', '']
['', '', '', '', 'ce', '', '']
['', '', '', '', 'a', '', '']
['', '', '', '', 'q', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w3_d2_S_shiftReg
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w4_d10_S', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'if_empty_n', '', '']
['', '', '', '', 'if_read_ce', '', '']
['', '', '', '', 'if_read', '', '']
['', '', '', '', 'if_dout', '', '']
['', '', '', '', 'if_full_n', '', '']
['', '', '', '', 'if_write_ce', '', '']
['', '', '', '', 'if_write', '', '']
['', '', '', '', 'if_din', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w4_d10_S
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w4_d10_S_shiftReg', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'data', '', '']
['', '', '', '', 'ce', '', '']
['', '', '', '', 'a', '', '']
['', '', '', '', 'q', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w4_d10_S_shiftReg
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w4_d7_S', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'if_empty_n', '', '']
['', '', '', '', 'if_read_ce', '', '']
['', '', '', '', 'if_read', '', '']
['', '', '', '', 'if_dout', '', '']
['', '', '', '', 'if_full_n', '', '']
['', '', '', '', 'if_write_ce', '', '']
['', '', '', '', 'if_write', '', '']
['', '', '', '', 'if_din', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w4_d7_S
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w4_d7_S_shiftReg', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'data', '', '']
['', '', '', '', 'ce', '', '']
['', '', '', '', 'a', '', '']
['', '', '', '', 'q', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w4_d7_S_shiftReg
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w4_d8_S', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'if_empty_n', '', '']
['', '', '', '', 'if_read_ce', '', '']
['', '', '', '', 'if_read', '', '']
['', '', '', '', 'if_dout', '', '']
['', '', '', '', 'if_full_n', '', '']
['', '', '', '', 'if_write_ce', '', '']
['', '', '', '', 'if_write', '', '']
['', '', '', '', 'if_din', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w4_d8_S
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w4_d8_S_shiftReg', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'data', '', '']
['', '', '', '', 'ce', '', '']
['', '', '', '', 'a', '', '']
['', '', '', '', 'q', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w4_d8_S_shiftReg
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w4_d9_S', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'if_empty_n', '', '']
['', '', '', '', 'if_read_ce', '', '']
['', '', '', '', 'if_read', '', '']
['', '', '', '', 'if_dout', '', '']
['', '', '', '', 'if_full_n', '', '']
['', '', '', '', 'if_write_ce', '', '']
['', '', '', '', 'if_write', '', '']
['', '', '', '', 'if_din', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w4_d9_S
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w4_d9_S_shiftReg', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'data', '', '']
['', '', '', '', 'ce', '', '']
['', '', '', '', 'a', '', '']
['', '', '', '', 'q', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w4_d9_S_shiftReg
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w5_d10_S', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'if_empty_n', '', '']
['', '', '', '', 'if_read_ce', '', '']
['', '', '', '', 'if_read', '', '']
['', '', '', '', 'if_dout', '', '']
['', '', '', '', 'if_full_n', '', '']
['', '', '', '', 'if_write_ce', '', '']
['', '', '', '', 'if_write', '', '']
['', '', '', '', 'if_din', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w5_d10_S
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w5_d10_S_shiftReg', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'data', '', '']
['', '', '', '', 'ce', '', '']
['', '', '', '', 'a', '', '']
['', '', '', '', 'q', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w5_d10_S_shiftReg
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w5_d2_S', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'if_empty_n', '', '']
['', '', '', '', 'if_read_ce', '', '']
['', '', '', '', 'if_read', '', '']
['', '', '', '', 'if_dout', '', '']
['', '', '', '', 'if_full_n', '', '']
['', '', '', '', 'if_write_ce', '', '']
['', '', '', '', 'if_write', '', '']
['', '', '', '', 'if_din', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w5_d2_S
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w5_d2_S_shiftReg', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'data', '', '']
['', '', '', '', 'ce', '', '']
['', '', '', '', 'a', '', '']
['', '', '', '', 'q', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w5_d2_S_shiftReg
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w5_d7_S', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'if_empty_n', '', '']
['', '', '', '', 'if_read_ce', '', '']
['', '', '', '', 'if_read', '', '']
['', '', '', '', 'if_dout', '', '']
['', '', '', '', 'if_full_n', '', '']
['', '', '', '', 'if_write_ce', '', '']
['', '', '', '', 'if_write', '', '']
['', '', '', '', 'if_din', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w5_d7_S
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w5_d7_S_shiftReg', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'data', '', '']
['', '', '', '', 'ce', '', '']
['', '', '', '', 'a', '', '']
['', '', '', '', 'q', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w5_d7_S_shiftReg
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w5_d8_S', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'if_empty_n', '', '']
['', '', '', '', 'if_read_ce', '', '']
['', '', '', '', 'if_read', '', '']
['', '', '', '', 'if_dout', '', '']
['', '', '', '', 'if_full_n', '', '']
['', '', '', '', 'if_write_ce', '', '']
['', '', '', '', 'if_write', '', '']
['', '', '', '', 'if_din', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w5_d8_S
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w5_d8_S_shiftReg', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'data', '', '']
['', '', '', '', 'ce', '', '']
['', '', '', '', 'a', '', '']
['', '', '', '', 'q', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w5_d8_S_shiftReg
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w5_d9_S', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'if_empty_n', '', '']
['', '', '', '', 'if_read_ce', '', '']
['', '', '', '', 'if_read', '', '']
['', '', '', '', 'if_dout', '', '']
['', '', '', '', 'if_full_n', '', '']
['', '', '', '', 'if_write_ce', '', '']
['', '', '', '', 'if_write', '', '']
['', '', '', '', 'if_din', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w5_d9_S
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w5_d9_S_shiftReg', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'data', '', '']
['', '', '', '', 'ce', '', '']
['', '', '', '', 'a', '', '']
['', '', '', '', 'q', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w5_d9_S_shiftReg
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w6_d11_S', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'if_empty_n', '', '']
['', '', '', '', 'if_read_ce', '', '']
['', '', '', '', 'if_read', '', '']
['', '', '', '', 'if_dout', '', '']
['', '', '', '', 'if_full_n', '', '']
['', '', '', '', 'if_write_ce', '', '']
['', '', '', '', 'if_write', '', '']
['', '', '', '', 'if_din', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w6_d11_S
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w6_d11_S_shiftReg', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'data', '', '']
['', '', '', '', 'ce', '', '']
['', '', '', '', 'a', '', '']
['', '', '', '', 'q', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w6_d11_S_shiftReg
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w6_d2_S', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'if_empty_n', '', '']
['', '', '', '', 'if_read_ce', '', '']
['', '', '', '', 'if_read', '', '']
['', '', '', '', 'if_dout', '', '']
['', '', '', '', 'if_full_n', '', '']
['', '', '', '', 'if_write_ce', '', '']
['', '', '', '', 'if_write', '', '']
['', '', '', '', 'if_din', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w6_d2_S
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w6_d2_S_shiftReg', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'data', '', '']
['', '', '', '', 'ce', '', '']
['', '', '', '', 'a', '', '']
['', '', '', '', 'q', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w6_d2_S_shiftReg
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w6_d7_S', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'if_empty_n', '', '']
['', '', '', '', 'if_read_ce', '', '']
['', '', '', '', 'if_read', '', '']
['', '', '', '', 'if_dout', '', '']
['', '', '', '', 'if_full_n', '', '']
['', '', '', '', 'if_write_ce', '', '']
['', '', '', '', 'if_write', '', '']
['', '', '', '', 'if_din', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w6_d7_S
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w6_d7_S_shiftReg', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'data', '', '']
['', '', '', '', 'ce', '', '']
['', '', '', '', 'a', '', '']
['', '', '', '', 'q', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w6_d7_S_shiftReg
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w6_d8_S', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'if_empty_n', '', '']
['', '', '', '', 'if_read_ce', '', '']
['', '', '', '', 'if_read', '', '']
['', '', '', '', 'if_dout', '', '']
['', '', '', '', 'if_full_n', '', '']
['', '', '', '', 'if_write_ce', '', '']
['', '', '', '', 'if_write', '', '']
['', '', '', '', 'if_din', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w6_d8_S
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w6_d8_S_shiftReg', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'data', '', '']
['', '', '', '', 'ce', '', '']
['', '', '', '', 'a', '', '']
['', '', '', '', 'q', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w6_d8_S_shiftReg
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w6_d9_S', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'if_empty_n', '', '']
['', '', '', '', 'if_read_ce', '', '']
['', '', '', '', 'if_read', '', '']
['', '', '', '', 'if_dout', '', '']
['', '', '', '', 'if_full_n', '', '']
['', '', '', '', 'if_write_ce', '', '']
['', '', '', '', 'if_write', '', '']
['', '', '', '', 'if_din', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w6_d9_S
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w6_d9_S_shiftReg', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'data', '', '']
['', '', '', '', 'ce', '', '']
['', '', '', '', 'a', '', '']
['', '', '', '', 'q', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w6_d9_S_shiftReg
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w7_d10_S', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'if_empty_n', '', '']
['', '', '', '', 'if_read_ce', '', '']
['', '', '', '', 'if_read', '', '']
['', '', '', '', 'if_dout', '', '']
['', '', '', '', 'if_full_n', '', '']
['', '', '', '', 'if_write_ce', '', '']
['', '', '', '', 'if_write', '', '']
['', '', '', '', 'if_din', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w7_d10_S
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w7_d10_S_shiftReg', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'data', '', '']
['', '', '', '', 'ce', '', '']
['', '', '', '', 'a', '', '']
['', '', '', '', 'q', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w7_d10_S_shiftReg
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w7_d2_S', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'if_empty_n', '', '']
['', '', '', '', 'if_read_ce', '', '']
['', '', '', '', 'if_read', '', '']
['', '', '', '', 'if_dout', '', '']
['', '', '', '', 'if_full_n', '', '']
['', '', '', '', 'if_write_ce', '', '']
['', '', '', '', 'if_write', '', '']
['', '', '', '', 'if_din', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w7_d2_S
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w7_d2_S_shiftReg', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'data', '', '']
['', '', '', '', 'ce', '', '']
['', '', '', '', 'a', '', '']
['', '', '', '', 'q', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w7_d2_S_shiftReg
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w7_d8_S', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'if_empty_n', '', '']
['', '', '', '', 'if_read_ce', '', '']
['', '', '', '', 'if_read', '', '']
['', '', '', '', 'if_dout', '', '']
['', '', '', '', 'if_full_n', '', '']
['', '', '', '', 'if_write_ce', '', '']
['', '', '', '', 'if_write', '', '']
['', '', '', '', 'if_din', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w7_d8_S
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w7_d8_S_shiftReg', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'data', '', '']
['', '', '', '', 'ce', '', '']
['', '', '', '', 'a', '', '']
['', '', '', '', 'q', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w7_d8_S_shiftReg
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w8_d10_S', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'if_empty_n', '', '']
['', '', '', '', 'if_read_ce', '', '']
['', '', '', '', 'if_read', '', '']
['', '', '', '', 'if_dout', '', '']
['', '', '', '', 'if_full_n', '', '']
['', '', '', '', 'if_write_ce', '', '']
['', '', '', '', 'if_write', '', '']
['', '', '', '', 'if_din', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w8_d10_S
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w8_d10_S_shiftReg', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'data', '', '']
['', '', '', '', 'ce', '', '']
['', '', '', '', 'a', '', '']
['', '', '', '', 'q', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w8_d10_S_shiftReg
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w8_d2_S', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'if_empty_n', '', '']
['', '', '', '', 'if_read_ce', '', '']
['', '', '', '', 'if_read', '', '']
['', '', '', '', 'if_dout', '', '']
['', '', '', '', 'if_full_n', '', '']
['', '', '', '', 'if_write_ce', '', '']
['', '', '', '', 'if_write', '', '']
['', '', '', '', 'if_din', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w8_d2_S
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w8_d2_S_shiftReg', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'data', '', '']
['', '', '', '', 'ce', '', '']
['', '', '', '', 'a', '', '']
['', '', '', '', 'q', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w8_d2_S_shiftReg
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w8_d7_S', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'if_empty_n', '', '']
['', '', '', '', 'if_read_ce', '', '']
['', '', '', '', 'if_read', '', '']
['', '', '', '', 'if_dout', '', '']
['', '', '', '', 'if_full_n', '', '']
['', '', '', '', 'if_write_ce', '', '']
['', '', '', '', 'if_write', '', '']
['', '', '', '', 'if_din', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w8_d7_S
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w8_d7_S_shiftReg', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'data', '', '']
['', '', '', '', 'ce', '', '']
['', '', '', '', 'a', '', '']
['', '', '', '', 'q', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w8_d7_S_shiftReg
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w8_d8_S', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'if_empty_n', '', '']
['', '', '', '', 'if_read_ce', '', '']
['', '', '', '', 'if_read', '', '']
['', '', '', '', 'if_dout', '', '']
['', '', '', '', 'if_full_n', '', '']
['', '', '', '', 'if_write_ce', '', '']
['', '', '', '', 'if_write', '', '']
['', '', '', '', 'if_din', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w8_d8_S
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w8_d8_S_shiftReg', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'data', '', '']
['', '', '', '', 'ce', '', '']
['', '', '', '', 'a', '', '']
['', '', '', '', 'q', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w8_d8_S_shiftReg
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w9_d2_S', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'if_empty_n', '', '']
['', '', '', '', 'if_read_ce', '', '']
['', '', '', '', 'if_read', '', '']
['', '', '', '', 'if_dout', '', '']
['', '', '', '', 'if_full_n', '', '']
['', '', '', '', 'if_write_ce', '', '']
['', '', '', '', 'if_write', '', '']
['', '', '', '', 'if_din', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w9_d2_S
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w9_d2_S_shiftReg', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'data', '', '']
['', '', '', '', 'ce', '', '']
['', '', '', '', 'a', '', '']
['', '', '', '', 'q', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w9_d2_S_shiftReg
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w9_d8_S', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'if_empty_n', '', '']
['', '', '', '', 'if_read_ce', '', '']
['', '', '', '', 'if_read', '', '']
['', '', '', '', 'if_dout', '', '']
['', '', '', '', 'if_full_n', '', '']
['', '', '', '', 'if_write_ce', '', '']
['', '', '', '', 'if_write', '', '']
['', '', '', '', 'if_din', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w9_d8_S
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w9_d8_S_shiftReg', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'data', '', '']
['', '', '', '', 'ce', '', '']
['', '', '', '', 'a', '', '']
['', '', '', '', 'q', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w9_d8_S_shiftReg
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1', '']
['#', 'parameter', '']
['', '', '', '', 'ID', '', '', '', '', '', '', '', '', '=', '45', '', '']
['', '', '', '', 'NUM_STAGE', '', '=', '8', '', '']
['', '', '', '', 'din0_WIDTH', '=', '16', '', '']
['', '', '', '', 'din1_WIDTH', '=', '16', '', '']
['', '', '', '', 'dout_WIDTH', '=', '16', '']
['', '', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'clk', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'reset', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'ce', '', '']
['', '', '', '', 'input', '', 'wire', '[din0_WIDTH-1:0]', 'din0', '', '']
['', '', '', '', 'input', '', 'wire', '[din1_WIDTH-1:0]', 'din1', '', '']
['', '', '', '', 'output', 'wire', '[dout_WIDTH-1:0]', 'dout', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1', '']
['#', 'parameter', '']
['', '', '', '', 'ID', '', '', '', '', '', '', '', '', '=', '137', '', '']
['', '', '', '', 'NUM_STAGE', '', '=', '2', '', '']
['', '', '', '', 'din0_WIDTH', '=', '16', '', '']
['', '', '', '', 'din1_WIDTH', '=', '16', '', '']
['', '', '', '', 'dout_WIDTH', '=', '1', '']
['', '', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'clk', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'reset', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'ce', '', '']
['', '', '', '', 'input', '', 'wire', '[din0_WIDTH-1:0]', 'din0', '', '']
['', '', '', '', 'input', '', 'wire', '[din1_WIDTH-1:0]', 'din1', '', '']
['', '', '', '', 'input', '', 'wire', '[4:0]', '', '', '', '', '', '', '', '', '', '', '', 'opcode', '', '']
['', '', '', '', 'output', 'wire', '[dout_WIDTH-1:0]', 'dout', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1', '']
['#', 'parameter', '']
['', '', '', '', 'ID', '', '', '', '', '', '', '', '', '=', '31', '', '']
['', '', '', '', 'NUM_STAGE', '', '=', '5', '', '']
['', '', '', '', 'din0_WIDTH', '=', '16', '', '']
['', '', '', '', 'din1_WIDTH', '=', '16', '', '']
['', '', '', '', 'dout_WIDTH', '=', '16', '']
['', '', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'clk', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'reset', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'ce', '', '']
['', '', '', '', 'input', '', 'wire', '[din0_WIDTH-1:0]', 'din0', '', '']
['', '', '', '', 'input', '', 'wire', '[din1_WIDTH-1:0]', 'din1', '', '']
['', '', '', '', 'output', 'wire', '[dout_WIDTH-1:0]', 'dout', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'ce', '', '']
['', '', '', '', 'din0', '', '']
['', '', '', '', 'din1', '', '']
['', '', '', '', 'din2', '', '']
['', '', '', '', 'dout', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['', '', 'module', 'td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0', '', '']
['', '', '', '', 'input', 'clk', '', '']
['', '', '', '', 'input', 'rst', '', '']
['', '', '', '', 'input', 'ce', '', '']
['', '', '', '', 'input', '', '[10', '-', '1:0]', 'in0', '', '']
['', '', '', '', 'input', '', '[9', '-', '1:0]', 'in1', '', '']
['', '', '', '', 'input', '', '[8', '-', '1:0]', 'in2', '', '']
['', '', '', '', 'output', '[16', '-', '1:0]', '', 'dout', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_mul_10s_9ns_16_1_1', '', '']
['', '', '', '', 'din0', '', '']
['', '', '', '', 'din1', '', '']
['', '', '', '', 'dout', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mul_10s_9ns_16_1_1

['module', 'td_fused_top_mul_10s_9ns_16_1_1_Multiplier_0', 'a', '', 'b', '', 'p', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mul_10s_9ns_16_1_1_Multiplier_0

['module', 'td_fused_top_mux_416_16_1_1', '#', '', '']
['parameter', '']
['', '', '', '', 'ID', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '=', '0', '', '']
['', '', '', '', 'NUM_STAGE', '', '', '', '', '', '', '', '', '=', '1', '', '']
['', '', '', '', 'din0_WIDTH', '', '', '', '', '', '', '=', '32', '', '']
['', '', '', '', 'din1_WIDTH', '', '', '', '', '', '', '=', '32', '', '']
['', '', '', '', 'din2_WIDTH', '', '', '', '', '', '', '=', '32', '', '']
['', '', '', '', 'din3_WIDTH', '', '', '', '', '', '', '=', '32', '', '']
['', '', '', '', 'din4_WIDTH', '', '', '', '', '', '', '', '', '=', '32', '', '']
['', '', '', '', 'dout_WIDTH', '', '', '', '', '', '', '', '', '', '', '', '=', '32', '']
['', '', '', '']
['', '', '', '', 'input', '', '[15', ':', '0]', '', '', '', '', 'din0', '', '']
['', '', '', '', 'input', '', '[15', ':', '0]', '', '', '', '', 'din1', '', '']
['', '', '', '', 'input', '', '[15', ':', '0]', '', '', '', '', 'din2', '', '']
['', '', '', '', 'input', '', '[15', ':', '0]', '', '', '', '', 'din3', '', '']
['', '', '', '', 'input', '', '[15', ':', '0]', '', '', '', 'din4', '', '']
['', '', '', '', 'output', '[15', ':', '0]', '', '', 'dout', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mux_416_16_1_1

['module', 'td_fused_top_mux_416_32_1_1', '#', '', '']
['parameter', '']
['', '', '', '', 'ID', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '=', '0', '', '']
['', '', '', '', 'NUM_STAGE', '', '', '', '', '', '', '', '', '=', '1', '', '']
['', '', '', '', 'din0_WIDTH', '', '', '', '', '', '', '=', '32', '', '']
['', '', '', '', 'din1_WIDTH', '', '', '', '', '', '', '=', '32', '', '']
['', '', '', '', 'din2_WIDTH', '', '', '', '', '', '', '=', '32', '', '']
['', '', '', '', 'din3_WIDTH', '', '', '', '', '', '', '=', '32', '', '']
['', '', '', '', 'din4_WIDTH', '', '', '', '', '', '', '', '', '=', '32', '', '']
['', '', '', '', 'dout_WIDTH', '', '', '', '', '', '', '', '', '', '', '', '=', '32', '']
['', '', '', '']
['', '', '', '', 'input', '', '[31', ':', '0]', '', '', '', '', 'din0', '', '']
['', '', '', '', 'input', '', '[31', ':', '0]', '', '', '', '', 'din1', '', '']
['', '', '', '', 'input', '', '[31', ':', '0]', '', '', '', '', 'din2', '', '']
['', '', '', '', 'input', '', '[31', ':', '0]', '', '', '', '', 'din3', '', '']
['', '', '', '', 'input', '', '[15', ':', '0]', '', '', '', 'din4', '', '']
['', '', '', '', 'output', '[31', ':', '0]', '', '', 'dout', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mux_416_32_1_1

['module', 'td_fused_top_mux_416_64_1_1', '#', '', '']
['parameter', '']
['', '', '', '', 'ID', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '=', '0', '', '']
['', '', '', '', 'NUM_STAGE', '', '', '', '', '', '', '', '', '=', '1', '', '']
['', '', '', '', 'din0_WIDTH', '', '', '', '', '', '', '=', '32', '', '']
['', '', '', '', 'din1_WIDTH', '', '', '', '', '', '', '=', '32', '', '']
['', '', '', '', 'din2_WIDTH', '', '', '', '', '', '', '=', '32', '', '']
['', '', '', '', 'din3_WIDTH', '', '', '', '', '', '', '=', '32', '', '']
['', '', '', '', 'din4_WIDTH', '', '', '', '', '', '', '', '', '=', '32', '', '']
['', '', '', '', 'dout_WIDTH', '', '', '', '', '', '', '', '', '', '', '', '=', '32', '']
['', '', '', '']
['', '', '', '', 'input', '', '[63', ':', '0]', '', '', '', '', 'din0', '', '']
['', '', '', '', 'input', '', '[63', ':', '0]', '', '', '', '', 'din1', '', '']
['', '', '', '', 'input', '', '[63', ':', '0]', '', '', '', '', 'din2', '', '']
['', '', '', '', 'input', '', '[63', ':', '0]', '', '', '', '', 'din3', '', '']
['', '', '', '', 'input', '', '[15', ':', '0]', '', '', '', 'din4', '', '']
['', '', '', '', 'output', '[63', ':', '0]', '', '', 'dout', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mux_416_64_1_1

['module', 'td_fused_top_mux_42_16_1_1', '#', '', '']
['parameter', '']
['', '', '', '', 'ID', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '=', '0', '', '']
['', '', '', '', 'NUM_STAGE', '', '', '', '', '', '', '', '', '=', '1', '', '']
['', '', '', '', 'din0_WIDTH', '', '', '', '', '', '', '=', '32', '', '']
['', '', '', '', 'din1_WIDTH', '', '', '', '', '', '', '=', '32', '', '']
['', '', '', '', 'din2_WIDTH', '', '', '', '', '', '', '=', '32', '', '']
['', '', '', '', 'din3_WIDTH', '', '', '', '', '', '', '=', '32', '', '']
['', '', '', '', 'din4_WIDTH', '', '', '', '', '', '', '', '', '=', '32', '', '']
['', '', '', '', 'dout_WIDTH', '', '', '', '', '', '', '', '', '', '', '', '=', '32', '']
['', '', '', '']
['', '', '', '', 'input', '', '[15', ':', '0]', '', '', '', '', 'din0', '', '']
['', '', '', '', 'input', '', '[15', ':', '0]', '', '', '', '', 'din1', '', '']
['', '', '', '', 'input', '', '[15', ':', '0]', '', '', '', '', 'din2', '', '']
['', '', '', '', 'input', '', '[15', ':', '0]', '', '', '', '', 'din3', '', '']
['', '', '', '', 'input', '', '[1', ':', '0]', '', '', '', 'din4', '', '']
['', '', '', '', 'output', '[15', ':', '0]', '', '', 'dout', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mux_42_16_1_1

['module', 'td_fused_top_mux_42_1_1_1', '#', '', '']
['parameter', '']
['', '', '', '', 'ID', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '=', '0', '', '']
['', '', '', '', 'NUM_STAGE', '', '', '', '', '', '', '', '', '=', '1', '', '']
['', '', '', '', 'din0_WIDTH', '', '', '', '', '', '', '=', '32', '', '']
['', '', '', '', 'din1_WIDTH', '', '', '', '', '', '', '=', '32', '', '']
['', '', '', '', 'din2_WIDTH', '', '', '', '', '', '', '=', '32', '', '']
['', '', '', '', 'din3_WIDTH', '', '', '', '', '', '', '=', '32', '', '']
['', '', '', '', 'din4_WIDTH', '', '', '', '', '', '', '', '', '=', '32', '', '']
['', '', '', '', 'dout_WIDTH', '', '', '', '', '', '', '', '', '', '', '', '=', '32', '']
['', '', '', '']
['', '', '', '', 'input', '', '[0', ':', '0]', '', '', '', '', 'din0', '', '']
['', '', '', '', 'input', '', '[0', ':', '0]', '', '', '', '', 'din1', '', '']
['', '', '', '', 'input', '', '[0', ':', '0]', '', '', '', '', 'din2', '', '']
['', '', '', '', 'input', '', '[0', ':', '0]', '', '', '', '', 'din3', '', '']
['', '', '', '', 'input', '', '[1', ':', '0]', '', '', '', 'din4', '', '']
['', '', '', '', 'output', '[0', ':', '0]', '', '', 'dout', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mux_42_1_1_1

['module', 'td_fused_top_mux_464_16_1_1', '#', '', '']
['parameter', '']
['', '', '', '', 'ID', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '=', '0', '', '']
['', '', '', '', 'NUM_STAGE', '', '', '', '', '', '', '', '', '=', '1', '', '']
['', '', '', '', 'din0_WIDTH', '', '', '', '', '', '', '=', '32', '', '']
['', '', '', '', 'din1_WIDTH', '', '', '', '', '', '', '=', '32', '', '']
['', '', '', '', 'din2_WIDTH', '', '', '', '', '', '', '=', '32', '', '']
['', '', '', '', 'din3_WIDTH', '', '', '', '', '', '', '=', '32', '', '']
['', '', '', '', 'din4_WIDTH', '', '', '', '', '', '', '', '', '=', '32', '', '']
['', '', '', '', 'dout_WIDTH', '', '', '', '', '', '', '', '', '', '', '', '=', '32', '']
['', '', '', '']
['', '', '', '', 'input', '', '[15', ':', '0]', '', '', '', '', 'din0', '', '']
['', '', '', '', 'input', '', '[15', ':', '0]', '', '', '', '', 'din1', '', '']
['', '', '', '', 'input', '', '[15', ':', '0]', '', '', '', '', 'din2', '', '']
['', '', '', '', 'input', '', '[15', ':', '0]', '', '', '', '', 'din3', '', '']
['', '', '', '', 'input', '', '[63', ':', '0]', '', '', '', 'din4', '', '']
['', '', '', '', 'output', '[15', ':', '0]', '', '', 'dout', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mux_464_16_1_1

['module', 'td_fused_top_mux_816_16_1_1', '#', '', '']
['parameter', '']
['', '', '', '', 'ID', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '=', '0', '', '']
['', '', '', '', 'NUM_STAGE', '', '', '', '', '', '', '', '', '=', '1', '', '']
['', '', '', '', 'din0_WIDTH', '', '', '', '', '', '', '=', '32', '', '']
['', '', '', '', 'din1_WIDTH', '', '', '', '', '', '', '=', '32', '', '']
['', '', '', '', 'din2_WIDTH', '', '', '', '', '', '', '=', '32', '', '']
['', '', '', '', 'din3_WIDTH', '', '', '', '', '', '', '=', '32', '', '']
['', '', '', '', 'din4_WIDTH', '', '', '', '', '', '', '=', '32', '', '']
['', '', '', '', 'din5_WIDTH', '', '', '', '', '', '', '=', '32', '', '']
['', '', '', '', 'din6_WIDTH', '', '', '', '', '', '', '=', '32', '', '']
['', '', '', '', 'din7_WIDTH', '', '', '', '', '', '', '=', '32', '', '']
['', '', '', '', 'din8_WIDTH', '', '', '', '', '', '', '', '', '=', '32', '', '']
['', '', '', '', 'dout_WIDTH', '', '', '', '', '', '', '', '', '', '', '', '=', '32', '']
['', '', '', '']
['', '', '', '', 'input', '', '[15', ':', '0]', '', '', '', '', 'din0', '', '']
['', '', '', '', 'input', '', '[15', ':', '0]', '', '', '', '', 'din1', '', '']
['', '', '', '', 'input', '', '[15', ':', '0]', '', '', '', '', 'din2', '', '']
['', '', '', '', 'input', '', '[15', ':', '0]', '', '', '', '', 'din3', '', '']
['', '', '', '', 'input', '', '[15', ':', '0]', '', '', '', '', 'din4', '', '']
['', '', '', '', 'input', '', '[15', ':', '0]', '', '', '', '', 'din5', '', '']
['', '', '', '', 'input', '', '[15', ':', '0]', '', '', '', '', 'din6', '', '']
['', '', '', '', 'input', '', '[15', ':', '0]', '', '', '', '', 'din7', '', '']
['', '', '', '', 'input', '', '[15', ':', '0]', '', '', '', 'din8', '', '']
['', '', '', '', 'output', '[15', ':', '0]', '', '', 'dout', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mux_816_16_1_1

['module', 'td_fused_top_regslice_both', '']
['#', 'parameter', '', '']
['', '', '', '', 'DataWidth=32', '']
['', '', '', '']
['', '', '', '', 'input', 'ap_clk', '', '', '']
['', '', '', '', 'input', 'ap_rst', '', '']
['', '']
['', '', '', '', 'input', '[DataWidth-1:0]', 'data_in', '', '', '', '']
['', '', '', '', 'input', 'vld_in', '', '', '', '']
['', '', '', '', 'output', 'ack_in', '', '', '']
['', '', '', '', 'output', '[DataWidth-1:0]', 'data_out', '', '', '']
['', '', '', '', 'output', 'vld_out', '', '']
['', '', '', '', 'input', 'ack_out', '', '']
['', '', '', '', 'output', 'apdone_blk', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_regslice_both
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_start_for_tdf10_readFilters70_U0', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'if_empty_n', '', '']
['', '', '', '', 'if_read_ce', '', '']
['', '', '', '', 'if_read', '', '']
['', '', '', '', 'if_dout', '', '']
['', '', '', '', 'if_full_n', '', '']
['', '', '', '', 'if_write_ce', '', '']
['', '', '', '', 'if_write', '', '']
['', '', '', '', 'if_din', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_start_for_tdf10_readFilters70_U0
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_start_for_tdf10_readFilters70_U0_shiftReg', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'data', '', '']
['', '', '', '', 'ce', '', '']
['', '', '', '', 'a', '', '']
['', '', '', '', 'q', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_start_for_tdf10_readFilters70_U0_shiftReg
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_td_fused', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'tdf1_filters_0_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf1_filters_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf1_filters_0_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf1_filters_0_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf1_filters_0_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf1_filters_0_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf1_filters_0_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf1_filters_0_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf1_filters_0_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf1_filters_0_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf1_filters_1_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf1_filters_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf1_filters_1_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf1_filters_1_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf1_filters_1_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf1_filters_1_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf1_filters_1_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf1_filters_1_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf1_filters_1_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf1_filters_1_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf1_filters_2_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf1_filters_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf1_filters_2_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf1_filters_2_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf1_filters_2_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf1_filters_2_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf1_filters_2_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf1_filters_2_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf1_filters_2_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf1_filters_2_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf1_filters_3_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf1_filters_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf1_filters_3_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf1_filters_3_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf1_filters_3_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf1_filters_3_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf1_filters_3_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf1_filters_3_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf1_filters_3_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf1_filters_3_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf2_filters_0_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf2_filters_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf2_filters_0_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf2_filters_0_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf2_filters_0_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf2_filters_0_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf2_filters_0_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf2_filters_0_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf2_filters_0_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf2_filters_0_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf2_filters_1_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf2_filters_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf2_filters_1_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf2_filters_1_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf2_filters_1_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf2_filters_1_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf2_filters_1_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf2_filters_1_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf2_filters_1_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf2_filters_1_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf2_filters_2_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf2_filters_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf2_filters_2_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf2_filters_2_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf2_filters_2_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf2_filters_2_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf2_filters_2_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf2_filters_2_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf2_filters_2_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf2_filters_2_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf2_filters_3_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf2_filters_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf2_filters_3_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf2_filters_3_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf2_filters_3_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf2_filters_3_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf2_filters_3_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf2_filters_3_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf2_filters_3_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf2_filters_3_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf3_filters_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf3_filters_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf3_filters_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf3_filters_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf3_filters_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf3_filters_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf3_filters_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf3_filters_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf3_filters_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf3_filters_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf4_filters_0_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf4_filters_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf4_filters_0_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf4_filters_0_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf4_filters_0_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf4_filters_0_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf4_filters_0_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf4_filters_0_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf4_filters_0_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf4_filters_0_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf4_filters_1_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf4_filters_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf4_filters_1_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf4_filters_1_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf4_filters_1_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf4_filters_1_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf4_filters_1_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf4_filters_1_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf4_filters_1_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf4_filters_1_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf4_filters_2_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf4_filters_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf4_filters_2_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf4_filters_2_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf4_filters_2_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf4_filters_2_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf4_filters_2_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf4_filters_2_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf4_filters_2_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf4_filters_2_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf4_filters_3_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf4_filters_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf4_filters_3_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf4_filters_3_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf4_filters_3_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf4_filters_3_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf4_filters_3_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf4_filters_3_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf4_filters_3_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf4_filters_3_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf4_l2_filters_0_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf4_l2_filters_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf4_l2_filters_0_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf4_l2_filters_0_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf4_l2_filters_0_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf4_l2_filters_0_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf4_l2_filters_0_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf4_l2_filters_0_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf4_l2_filters_0_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf4_l2_filters_0_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf4_l2_filters_1_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf4_l2_filters_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf4_l2_filters_1_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf4_l2_filters_1_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf4_l2_filters_1_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf4_l2_filters_1_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf4_l2_filters_1_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf4_l2_filters_1_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf4_l2_filters_1_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf4_l2_filters_1_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf5_filters_0_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf5_filters_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf5_filters_0_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf5_filters_0_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf5_filters_0_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf5_filters_0_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf5_filters_0_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf5_filters_0_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf5_filters_0_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf5_filters_0_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf5_filters_1_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf5_filters_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf5_filters_1_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf5_filters_1_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf5_filters_1_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf5_filters_1_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf5_filters_1_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf5_filters_1_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf5_filters_1_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf5_filters_1_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf5_filters_2_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf5_filters_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf5_filters_2_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf5_filters_2_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf5_filters_2_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf5_filters_2_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf5_filters_2_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf5_filters_2_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf5_filters_2_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf5_filters_2_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf5_filters_3_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf5_filters_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf5_filters_3_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf5_filters_3_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf5_filters_3_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf5_filters_3_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf5_filters_3_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf5_filters_3_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf5_filters_3_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf5_filters_3_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf6_filters_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf6_filters_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf6_filters_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf6_filters_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf6_filters_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf6_filters_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf6_filters_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf6_filters_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf6_filters_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf6_filters_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf7_filters_0_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf7_filters_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf7_filters_0_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf7_filters_0_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf7_filters_0_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf7_filters_0_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf7_filters_0_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf7_filters_0_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf7_filters_0_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf7_filters_0_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf7_filters_1_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf7_filters_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf7_filters_1_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf7_filters_1_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf7_filters_1_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf7_filters_1_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf7_filters_1_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf7_filters_1_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf7_filters_1_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf7_filters_1_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf7_filters_2_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf7_filters_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf7_filters_2_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf7_filters_2_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf7_filters_2_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf7_filters_2_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf7_filters_2_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf7_filters_2_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf7_filters_2_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf7_filters_2_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf7_filters_3_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf7_filters_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf7_filters_3_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf7_filters_3_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf7_filters_3_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf7_filters_3_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf7_filters_3_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf7_filters_3_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf7_filters_3_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf7_filters_3_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf7_l2_filters_0_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf7_l2_filters_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf7_l2_filters_0_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf7_l2_filters_0_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf7_l2_filters_0_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf7_l2_filters_0_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf7_l2_filters_0_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf7_l2_filters_0_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf7_l2_filters_0_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf7_l2_filters_0_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf7_l2_filters_1_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf7_l2_filters_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf7_l2_filters_1_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf7_l2_filters_1_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf7_l2_filters_1_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf7_l2_filters_1_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf7_l2_filters_1_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf7_l2_filters_1_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf7_l2_filters_1_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf7_l2_filters_1_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf8_filters_0_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf8_filters_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf8_filters_0_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf8_filters_0_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf8_filters_0_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf8_filters_0_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf8_filters_0_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf8_filters_0_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf8_filters_0_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf8_filters_0_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf8_filters_1_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf8_filters_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf8_filters_1_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf8_filters_1_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf8_filters_1_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf8_filters_1_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf8_filters_1_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf8_filters_1_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf8_filters_1_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf8_filters_1_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf8_filters_2_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf8_filters_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf8_filters_2_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf8_filters_2_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf8_filters_2_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf8_filters_2_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf8_filters_2_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf8_filters_2_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf8_filters_2_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf8_filters_2_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf8_filters_3_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf8_filters_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf8_filters_3_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf8_filters_3_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf8_filters_3_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf8_filters_3_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf8_filters_3_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf8_filters_3_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf8_filters_3_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf8_filters_3_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf9_filters_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf9_filters_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf9_filters_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf9_filters_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf9_filters_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf9_filters_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf9_filters_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf9_filters_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf9_filters_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf9_filters_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf10_filters_0_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf10_filters_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf10_filters_0_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf10_filters_0_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf10_filters_0_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf10_filters_0_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf10_filters_0_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf10_filters_0_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf10_filters_0_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf10_filters_0_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf10_filters_1_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf10_filters_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf10_filters_1_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf10_filters_1_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf10_filters_1_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf10_filters_1_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf10_filters_1_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf10_filters_1_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf10_filters_1_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf10_filters_1_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf10_filters_2_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf10_filters_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf10_filters_2_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf10_filters_2_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf10_filters_2_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf10_filters_2_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf10_filters_2_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf10_filters_2_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf10_filters_2_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf10_filters_2_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf10_filters_3_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf10_filters_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf10_filters_3_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf10_filters_3_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf10_filters_3_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf10_filters_3_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf10_filters_3_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf10_filters_3_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf10_filters_3_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf10_filters_3_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf10_l2_filters_0_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf10_l2_filters_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf10_l2_filters_0_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf10_l2_filters_0_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf10_l2_filters_0_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf10_l2_filters_0_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf10_l2_filters_0_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf10_l2_filters_0_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf10_l2_filters_0_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf10_l2_filters_0_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf10_l2_filters_1_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf10_l2_filters_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf10_l2_filters_1_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf10_l2_filters_1_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf10_l2_filters_1_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf10_l2_filters_1_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf10_l2_filters_1_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf10_l2_filters_1_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf10_l2_filters_1_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf10_l2_filters_1_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf11_filters_0_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf11_filters_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf11_filters_0_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf11_filters_0_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf11_filters_0_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf11_filters_0_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf11_filters_0_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf11_filters_0_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf11_filters_0_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf11_filters_0_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf11_filters_1_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf11_filters_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf11_filters_1_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf11_filters_1_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf11_filters_1_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf11_filters_1_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf11_filters_1_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf11_filters_1_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf11_filters_1_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf11_filters_1_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf11_filters_2_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf11_filters_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf11_filters_2_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf11_filters_2_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf11_filters_2_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf11_filters_2_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf11_filters_2_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf11_filters_2_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf11_filters_2_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf11_filters_2_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf11_filters_3_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf11_filters_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf11_filters_3_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf11_filters_3_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf11_filters_3_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf11_filters_3_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf11_filters_3_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf11_filters_3_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf11_filters_3_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf11_filters_3_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf11_l2_filters_0_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf11_l2_filters_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf11_l2_filters_0_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf11_l2_filters_0_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf11_l2_filters_0_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf11_l2_filters_0_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf11_l2_filters_0_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf11_l2_filters_0_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf11_l2_filters_0_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf11_l2_filters_0_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf11_l2_filters_1_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf11_l2_filters_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf11_l2_filters_1_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf11_l2_filters_1_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf11_l2_filters_1_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf11_l2_filters_1_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf11_l2_filters_1_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf11_l2_filters_1_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf11_l2_filters_1_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf11_l2_filters_1_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf11_l2_filters_2_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf11_l2_filters_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf11_l2_filters_2_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf11_l2_filters_2_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf11_l2_filters_2_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf11_l2_filters_2_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf11_l2_filters_2_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf11_l2_filters_2_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf11_l2_filters_2_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf11_l2_filters_2_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf11_l2_filters_3_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf11_l2_filters_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf11_l2_filters_3_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf11_l2_filters_3_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf11_l2_filters_3_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf11_l2_filters_3_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf11_l2_filters_3_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf11_l2_filters_3_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf11_l2_filters_3_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf11_l2_filters_3_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf12_filters_0_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf12_filters_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf12_filters_0_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf12_filters_0_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf12_filters_0_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf12_filters_0_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf12_filters_0_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf12_filters_0_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf12_filters_0_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf12_filters_0_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf12_filters_1_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf12_filters_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf12_filters_1_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf12_filters_1_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf12_filters_1_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf12_filters_1_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf12_filters_1_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf12_filters_1_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf12_filters_1_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf12_filters_1_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf1_adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf1_adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf1_adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf1_adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf1_adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf1_adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf1_adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf1_adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf1_adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf1_adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf2_adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf2_adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf2_adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf2_adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf2_adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf2_adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf2_adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf2_adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf2_adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf2_adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf3_adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf3_adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf3_adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf3_adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf3_adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf3_adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf3_adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf3_adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf3_adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf3_adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf4_adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf4_adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf4_adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf4_adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf4_adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf4_adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf4_adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf4_adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf4_adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf4_adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf4_l2_adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf4_l2_adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf4_l2_adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf4_l2_adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf4_l2_adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf4_l2_adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf4_l2_adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf4_l2_adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf4_l2_adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf4_l2_adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf5_adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf5_adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf5_adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf5_adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf5_adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf5_adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf5_adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf5_adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf5_adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf5_adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf6_adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf6_adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf6_adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf6_adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf6_adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf6_adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf6_adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf6_adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf6_adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf6_adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf7_adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf7_adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf7_adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf7_adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf7_adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf7_adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf7_adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf7_adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf7_adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf7_adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf7_l2_adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf7_l2_adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf7_l2_adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf7_l2_adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf7_l2_adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf7_l2_adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf7_l2_adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf7_l2_adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf7_l2_adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf7_l2_adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf8_adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf8_adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf8_adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf8_adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf8_adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf8_adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf8_adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf8_adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf8_adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf8_adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf9_adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf9_adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf9_adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf9_adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf9_adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf9_adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf9_adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf9_adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf9_adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf9_adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf10_adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf10_adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf10_adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf10_adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf10_adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf10_adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf10_adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf10_adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf10_adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf10_adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf10_l2_adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf10_l2_adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf10_l2_adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf10_l2_adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf10_l2_adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf10_l2_adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf10_l2_adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf10_l2_adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf10_l2_adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf10_l2_adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf11_adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf11_adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf11_adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf11_adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf11_adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf11_adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf11_adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf11_adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf11_adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf11_adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf11_l2_adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf11_l2_adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf11_l2_adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf11_l2_adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf11_l2_adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf11_l2_adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf11_l2_adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf11_l2_adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf11_l2_adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf11_l2_adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf12_adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf12_adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf12_adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf12_adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf12_adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf12_adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf12_adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf12_adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf12_adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf12_adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'stream_in_TDATA', '', '']
['', '', '', '', '', '', '', '', 'stream_in_TKEEP', '', '']
['', '', '', '', '', '', '', '', 'stream_in_TSTRB', '', '']
['', '', '', '', '', '', '', '', 'stream_in_TLAST', '', '']
['', '', '', '', '', '', '', '', 'stream_out_TDATA', '', '']
['', '', '', '', '', '', '', '', 'stream_out_TKEEP', '', '']
['', '', '', '', '', '', '', '', 'stream_out_TSTRB', '', '']
['', '', '', '', '', '', '', '', 'stream_out_TLAST', '', '']
['', '', '', '', '', '', '', '', 'stream_in_TVALID', '', '']
['', '', '', '', '', '', '', '', 'stream_in_TREADY', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'stream_out_TVALID', '', '']
['', '', '', '', '', '', '', '', 'stream_out_TREADY', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_td_fused_axi_in', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'stream_in_TDATA', '', '']
['', '', '', '', '', '', '', '', 'stream_in_TVALID', '', '']
['', '', '', '', '', '', '', '', 'stream_in_TREADY', '', '']
['', '', '', '', '', '', '', '', 'stream_in_TKEEP', '', '']
['', '', '', '', '', '', '', '', 'stream_in_TSTRB', '', '']
['', '', '', '', '', '', '', '', 'stream_in_TLAST', '', '']
['', '', '', '', '', '', '', '', 'fmaps_address1', '', '']
['', '', '', '', '', '', '', '', 'fmaps_ce1', '', '']
['', '', '', '', '', '', '', '', 'fmaps_we1', '', '']
['', '', '', '', '', '', '', '', 'fmaps_d1', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_axi_in
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_td_fused_axi_in_p', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'we0', '', '']
['', '', '', '', 'd0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'q1', '', '']
['', '', '', '', 'address2', '', '']
['', '', '', '', 'ce2', '', '']
['', '', '', '', 'q2', '', '']
['', '', '', '', 'address3', '', '']
['', '', '', '', 'ce3', '', '']
['', '', '', '', 'q3', '', '']
['', '', '', '', 'address4', '', '']
['', '', '', '', 'ce4', '', '']
['', '', '', '', 'q4', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_axi_in_p
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_td_fused_axi_in_p_ram', '', 'addr0', '', 'ce0', '', 'd0', '', 'we0', '', 'addr1', '', 'ce1', '', 'q1', '', 'addr2', '', 'ce2', '', 'q2', '', 'addr3', '', 'ce3', '', 'q3', '', 'addr4', '', 'ce4', '', 'q4', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_axi_in_p_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_td_fused_axi_out', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'fmaps_address0', '', '']
['', '', '', '', '', '', '', '', 'fmaps_ce0', '', '']
['', '', '', '', '', '', '', '', 'fmaps_q0', '', '']
['', '', '', '', '', '', '', '', 'stream_out_TDATA', '', '']
['', '', '', '', '', '', '', '', 'stream_out_TVALID', '', '']
['', '', '', '', '', '', '', '', 'stream_out_TREADY', '', '']
['', '', '', '', '', '', '', '', 'stream_out_TKEEP', '', '']
['', '', '', '', '', '', '', '', 'stream_out_TSTRB', '', '']
['', '', '', '', '', '', '', '', 'stream_out_TLAST', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_axi_out
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_td_fused_final_fmaps', '']
['#', 'parameter', '']
['', '', '', '', 'DataWidth', '', '', '', '=', '64', '', '']
['', '', '', '', 'AddressRange', '=', '32', '', '']
['', '', '', '', 'AddressWidth', '=', '16', '', '']
['', '', '', '', 'BufferCount', '', '=', '2', '', '']
['', '', '', '', 'MemLatency', '', '', '=', '1', '', '']
['', '', '', '', 'IndexWidth', '', '', '=', '1', '']
['', '', '', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'clk', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'reset', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_write', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_full_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 'i_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_we1', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address1', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 'i_d1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_read', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_empty_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 't_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_we1', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address1', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 't_d1', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_final_fmaps
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_td_fused_final_fmaps_memcore', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'we1', '', '']
['', '', '', '', 'd1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_final_fmaps_memcore
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_td_fused_final_fmaps_memcore_ram', '', 'addr0', '', 'ce0', '', 'q0', '', 'addr1', '', 'ce1', '', 'd1', '', 'we1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_final_fmaps_memcore_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_td_fused_tdf10_fmaps', '']
['#', 'parameter', '']
['', '', '', '', 'DataWidth', '', '', '', '=', '64', '', '']
['', '', '', '', 'AddressRange', '=', '32', '', '']
['', '', '', '', 'AddressWidth', '=', '12', '', '']
['', '', '', '', 'BufferCount', '', '=', '2', '', '']
['', '', '', '', 'MemLatency', '', '', '=', '1', '', '']
['', '', '', '', 'IndexWidth', '', '', '=', '1', '']
['', '', '', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'clk', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'reset', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_write', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_full_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 'i_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_we1', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address1', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 'i_d1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_read', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_empty_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 't_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_we1', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address1', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 't_d1', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf10_fmaps
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_td_fused_tdf10_fmaps_memcore', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'we1', '', '']
['', '', '', '', 'd1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf10_fmaps_memcore
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_td_fused_tdf10_fmaps_memcore_ram', '', 'addr0', '', 'ce0', '', 'q0', '', 'addr1', '', 'ce1', '', 'd1', '', 'we1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf10_fmaps_memcore_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_td_fused_tdf1_fmaps', '']
['#', 'parameter', '']
['', '', '', '', 'DataWidth', '', '', '', '=', '64', '', '']
['', '', '', '', 'AddressRange', '=', '32', '', '']
['', '', '', '', 'AddressWidth', '=', '16', '', '']
['', '', '', '', 'BufferCount', '', '=', '2', '', '']
['', '', '', '', 'MemLatency', '', '', '=', '1', '', '']
['', '', '', '', 'IndexWidth', '', '', '=', '1', '']
['', '', '', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'clk', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'reset', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_write', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_full_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 'i_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_we1', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address1', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 'i_d1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_read', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_empty_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 't_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_we1', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address1', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 't_d1', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_td_fused_tdf1_fmaps_memcore', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'we1', '', '']
['', '', '', '', 'd1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps_memcore
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_td_fused_tdf1_fmaps_memcore_ram', '', 'addr0', '', 'ce0', '', 'q0', '', 'addr1', '', 'ce1', '', 'd1', '', 'we1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps_memcore_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_td_fused_tdf3_fmaps', '']
['#', 'parameter', '']
['', '', '', '', 'DataWidth', '', '', '', '=', '64', '', '']
['', '', '', '', 'AddressRange', '=', '32', '', '']
['', '', '', '', 'AddressWidth', '=', '15', '', '']
['', '', '', '', 'BufferCount', '', '=', '2', '', '']
['', '', '', '', 'MemLatency', '', '', '=', '1', '', '']
['', '', '', '', 'IndexWidth', '', '', '=', '1', '']
['', '', '', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'clk', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'reset', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_write', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_full_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 'i_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_we1', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address1', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 'i_d1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_read', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_empty_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 't_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_we1', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address1', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 't_d1', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf3_fmaps
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_td_fused_tdf3_fmaps_memcore', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'we1', '', '']
['', '', '', '', 'd1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf3_fmaps_memcore
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_td_fused_tdf3_fmaps_memcore_ram', '', 'addr0', '', 'ce0', '', 'q0', '', 'addr1', '', 'ce1', '', 'd1', '', 'we1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf3_fmaps_memcore_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_td_fused_tdf4_fmaps', '']
['#', 'parameter', '']
['', '', '', '', 'DataWidth', '', '', '', '=', '64', '', '']
['', '', '', '', 'AddressRange', '=', '32', '', '']
['', '', '', '', 'AddressWidth', '=', '14', '', '']
['', '', '', '', 'BufferCount', '', '=', '2', '', '']
['', '', '', '', 'MemLatency', '', '', '=', '1', '', '']
['', '', '', '', 'IndexWidth', '', '', '=', '1', '']
['', '', '', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'clk', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'reset', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_write', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_full_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 'i_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_we1', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address1', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 'i_d1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_read', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_empty_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 't_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_we1', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address1', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 't_d1', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf4_fmaps
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_td_fused_tdf4_fmaps_memcore', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'we1', '', '']
['', '', '', '', 'd1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf4_fmaps_memcore
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_td_fused_tdf4_fmaps_memcore_ram', '', 'addr0', '', 'ce0', '', 'q0', '', 'addr1', '', 'ce1', '', 'd1', '', 'we1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf4_fmaps_memcore_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_td_fused_tdf7_fmaps', '']
['#', 'parameter', '']
['', '', '', '', 'DataWidth', '', '', '', '=', '64', '', '']
['', '', '', '', 'AddressRange', '=', '32', '', '']
['', '', '', '', 'AddressWidth', '=', '13', '', '']
['', '', '', '', 'BufferCount', '', '=', '2', '', '']
['', '', '', '', 'MemLatency', '', '', '=', '1', '', '']
['', '', '', '', 'IndexWidth', '', '', '=', '1', '']
['', '', '', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'clk', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'reset', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_write', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_full_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 'i_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_we1', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address1', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 'i_d1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_read', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_empty_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 't_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_we1', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address1', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 't_d1', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf7_fmaps
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_td_fused_tdf7_fmaps_memcore', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'we1', '', '']
['', '', '', '', 'd1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf7_fmaps_memcore
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_td_fused_tdf7_fmaps_memcore_ram', '', 'addr0', '', 'ce0', '', 'q0', '', 'addr1', '', 'ce1', '', 'd1', '', 'we1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf7_fmaps_memcore_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf10_15', '', '', '']
['', '', '', '', '', '', '', '', 'in_data_address0', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'in_data_d0', '', '']
['', '', '', '', '', '', '', '', 'in_data_q0', '', '']
['', '', '', '', '', '', '', '', 'in_data_we0', '', '']
['', '', '', '', '', '', '', '', 'in_data_address1', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'in_data_d1', '', '']
['', '', '', '', '', '', '', '', 'in_data_q1', '', '']
['', '', '', '', '', '', '', '', 'in_data_we1', '', '']
['', '', '', '', '', '', '', '', 'out_data_address0', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'out_data_d0', '', '']
['', '', '', '', '', '', '', '', 'out_data_q0', '', '']
['', '', '', '', '', '', '', '', 'out_data_we0', '', '']
['', '', '', '', '', '', '', '', 'out_data_address1', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'out_data_d1', '', '']
['', '', '', '', '', '', '', '', 'out_data_q1', '', '']
['', '', '', '', '', '', '', '', 'out_data_we1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_0_address0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_0_d0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_0_q0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_0_we0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_0_address1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_0_ce1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_0_d1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_0_q1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_0_we1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_1_address0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_1_d0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_1_q0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_1_we0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_1_address1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_1_ce1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_1_d1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_1_q1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_1_we1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_2_address0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_2_d0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_2_q0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_2_we0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_2_address1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_2_ce1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_2_d1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_2_q1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_2_we1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_3_address0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_3_d0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_3_q0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_3_we0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_3_address1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_3_ce1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_3_d1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_3_q1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_3_we1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_d0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_we0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_d1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_q1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_we1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_d0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_we0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_d1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_q1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_we1', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'in_data_empty_n', '', '']
['', '', '', '', '', '', '', '', 'in_data_read', '', '']
['', '', '', '', '', '', '', '', 'out_data_full_n', '', '']
['', '', '', '', '', '', '', '', 'out_data_write', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_15
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf10_accum_1', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'accum_in_address0', '', '']
['', '', '', '', '', '', '', '', 'accum_in_ce0', '', '']
['', '', '', '', '', '', '', '', 'accum_in_q0', '', '']
['', '', '', '', '', '', '', '', 'accum_in_address1', '', '']
['', '', '', '', '', '', '', '', 'accum_in_ce1', '', '']
['', '', '', '', '', '', '', '', 'accum_in_q1', '', '']
['', '', '', '', '', '', '', '', 'accum_in1_address0', '', '']
['', '', '', '', '', '', '', '', 'accum_in1_ce0', '', '']
['', '', '', '', '', '', '', '', 'accum_in1_q0', '', '']
['', '', '', '', '', '', '', '', 'accum_in1_address1', '', '']
['', '', '', '', '', '', '', '', 'accum_in1_ce1', '', '']
['', '', '', '', '', '', '', '', 'accum_in1_q1', '', '']
['', '', '', '', '', '', '', '', 'accum_in2_address0', '', '']
['', '', '', '', '', '', '', '', 'accum_in2_ce0', '', '']
['', '', '', '', '', '', '', '', 'accum_in2_q0', '', '']
['', '', '', '', '', '', '', '', 'accum_in2_address1', '', '']
['', '', '', '', '', '', '', '', 'accum_in2_ce1', '', '']
['', '', '', '', '', '', '', '', 'accum_in2_q1', '', '']
['', '', '', '', '', '', '', '', 'accum_in3_address0', '', '']
['', '', '', '', '', '', '', '', 'accum_in3_ce0', '', '']
['', '', '', '', '', '', '', '', 'accum_in3_q0', '', '']
['', '', '', '', '', '', '', '', 'accum_in3_address1', '', '']
['', '', '', '', '', '', '', '', 'accum_in3_ce1', '', '']
['', '', '', '', '', '', '', '', 'accum_in3_q1', '', '']
['', '', '', '', '', '', '', '', 'accum_out_address0', '', '']
['', '', '', '', '', '', '', '', 'accum_out_ce0', '', '']
['', '', '', '', '', '', '', '', 'accum_out_we0', '', '']
['', '', '', '', '', '', '', '', 'accum_out_d0', '', '']
['', '', '', '', '', '', '', '', 'accum_out_address1', '', '']
['', '', '', '', '', '', '', '', 'accum_out_ce1', '', '']
['', '', '', '', '', '', '', '', 'accum_out_we1', '', '']
['', '', '', '', '', '', '', '', 'accum_out_d1', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_accum_1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf10_accum_2', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'accum_in_address0', '', '']
['', '', '', '', '', '', '', '', 'accum_in_ce0', '', '']
['', '', '', '', '', '', '', '', 'accum_in_q0', '', '']
['', '', '', '', '', '', '', '', 'accum_in_address1', '', '']
['', '', '', '', '', '', '', '', 'accum_in_ce1', '', '']
['', '', '', '', '', '', '', '', 'accum_in_q1', '', '']
['', '', '', '', '', '', '', '', 'accum_out_address0', '', '']
['', '', '', '', '', '', '', '', 'accum_out_ce0', '', '']
['', '', '', '', '', '', '', '', 'accum_out_we0', '', '']
['', '', '', '', '', '', '', '', 'accum_out_d0', '', '']
['', '', '', '', '', '', '', '', 'accum_out_address1', '', '']
['', '', '', '', '', '', '', '', 'accum_out_ce1', '', '']
['', '', '', '', '', '', '', '', 'accum_out_we1', '', '']
['', '', '', '', '', '', '', '', 'accum_out_d1', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_accum_2
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf10_accum_3', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'accum_in_56', '', '']
['', '', '', '', '', '', '', '', 'accum_in_56_ap_vld', '', '']
['', '', '', '', '', '', '', '', 'accum_in_address0', '', '']
['', '', '', '', '', '', '', '', 'accum_in_ce0', '', '']
['', '', '', '', '', '', '', '', 'accum_in_q0', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_accum_3
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf10_adjust', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'sums_0_read', '', '']
['', '', '', '', '', '', '', '', 'sums_1_read', '', '']
['', '', '', '', '', '', '', '', 'sums_2_read', '', '']
['', '', '', '', '', '', '', '', 'sums_3_read', '', '']
['', '', '', '', '', '', '', '', 'adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'indices_23_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_23_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_23_read', '', '']
['', '', '', '', '', '', '', '', 'indices_23_out_din', '', '']
['', '', '', '', '', '', '', '', 'indices_23_out_full_n', '', '']
['', '', '', '', '', '', '', '', 'indices_23_out_write', '', '']
['', '', '', '', '', '', '', '', 'ap_return_0', '', '']
['', '', '', '', '', '', '', '', 'ap_return_1', '', '']
['', '', '', '', '', '', '', '', 'ap_return_2', '', '']
['', '', '', '', '', '', '', '', 'ap_return_3', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_adjust
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf10_adjustments', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'we1', '', '']
['', '', '', '', 'd1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_adjustments
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf10_adjustments_ram', '', 'addr0', '', 'ce0', '', 'q0', '', 'addr1', '', 'ce1', '', 'd1', '', 'we1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_adjustments_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf10_dot_product', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_address0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_q0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_1_address0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_1_q0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_2_address0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_2_q0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_3_address0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_3_q0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_q0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_1_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_1_q0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_2_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_2_q0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_3_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_3_q0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_0_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_0_q0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_1_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_1_q0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_2_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_2_q0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_3_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_3_q0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_0_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_0_q0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_1_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_1_q0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_2_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_2_q0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_3_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_3_q0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_0_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_0_q0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_1_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_1_q0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_2_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_2_q0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_3_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_3_q0', '', '']
['', '', '', '', '', '', '', '', 'products_0_0_address0', '', '']
['', '', '', '', '', '', '', '', 'products_0_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'products_0_0_we0', '', '']
['', '', '', '', '', '', '', '', 'products_0_0_d0', '', '']
['', '', '', '', '', '', '', '', 'products_0_1_address0', '', '']
['', '', '', '', '', '', '', '', 'products_0_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'products_0_1_we0', '', '']
['', '', '', '', '', '', '', '', 'products_0_1_d0', '', '']
['', '', '', '', '', '', '', '', 'products_0_2_address0', '', '']
['', '', '', '', '', '', '', '', 'products_0_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'products_0_2_we0', '', '']
['', '', '', '', '', '', '', '', 'products_0_2_d0', '', '']
['', '', '', '', '', '', '', '', 'products_0_3_address0', '', '']
['', '', '', '', '', '', '', '', 'products_0_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'products_0_3_we0', '', '']
['', '', '', '', '', '', '', '', 'products_0_3_d0', '', '']
['', '', '', '', '', '', '', '', 'products_1_0_address0', '', '']
['', '', '', '', '', '', '', '', 'products_1_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'products_1_0_we0', '', '']
['', '', '', '', '', '', '', '', 'products_1_0_d0', '', '']
['', '', '', '', '', '', '', '', 'products_1_1_address0', '', '']
['', '', '', '', '', '', '', '', 'products_1_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'products_1_1_we0', '', '']
['', '', '', '', '', '', '', '', 'products_1_1_d0', '', '']
['', '', '', '', '', '', '', '', 'products_1_2_address0', '', '']
['', '', '', '', '', '', '', '', 'products_1_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'products_1_2_we0', '', '']
['', '', '', '', '', '', '', '', 'products_1_2_d0', '', '']
['', '', '', '', '', '', '', '', 'products_1_3_address0', '', '']
['', '', '', '', '', '', '', '', 'products_1_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'products_1_3_we0', '', '']
['', '', '', '', '', '', '', '', 'products_1_3_d0', '', '']
['', '', '', '', '', '', '', '', 'products_2_0_address0', '', '']
['', '', '', '', '', '', '', '', 'products_2_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'products_2_0_we0', '', '']
['', '', '', '', '', '', '', '', 'products_2_0_d0', '', '']
['', '', '', '', '', '', '', '', 'products_2_1_address0', '', '']
['', '', '', '', '', '', '', '', 'products_2_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'products_2_1_we0', '', '']
['', '', '', '', '', '', '', '', 'products_2_1_d0', '', '']
['', '', '', '', '', '', '', '', 'products_2_2_address0', '', '']
['', '', '', '', '', '', '', '', 'products_2_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'products_2_2_we0', '', '']
['', '', '', '', '', '', '', '', 'products_2_2_d0', '', '']
['', '', '', '', '', '', '', '', 'products_2_3_address0', '', '']
['', '', '', '', '', '', '', '', 'products_2_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'products_2_3_we0', '', '']
['', '', '', '', '', '', '', '', 'products_2_3_d0', '', '']
['', '', '', '', '', '', '', '', 'products_3_0_address0', '', '']
['', '', '', '', '', '', '', '', 'products_3_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'products_3_0_we0', '', '']
['', '', '', '', '', '', '', '', 'products_3_0_d0', '', '']
['', '', '', '', '', '', '', '', 'products_3_1_address0', '', '']
['', '', '', '', '', '', '', '', 'products_3_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'products_3_1_we0', '', '']
['', '', '', '', '', '', '', '', 'products_3_1_d0', '', '']
['', '', '', '', '', '', '', '', 'products_3_2_address0', '', '']
['', '', '', '', '', '', '', '', 'products_3_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'products_3_2_we0', '', '']
['', '', '', '', '', '', '', '', 'products_3_2_d0', '', '']
['', '', '', '', '', '', '', '', 'products_3_3_address0', '', '']
['', '', '', '', '', '', '', '', 'products_3_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'products_3_3_we0', '', '']
['', '', '', '', '', '', '', '', 'products_3_3_d0', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_dot_product
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf10_filters_0', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'we1', '', '']
['', '', '', '', 'd1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_0
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf10_filters_0_ram', '', 'addr0', '', 'ce0', '', 'q0', '', 'addr1', '', 'ce1', '', 'd1', '', 'we1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_0_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf10_filters_1', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'q0', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['', '', 'module', 'td_fused_top_tdf10_filters_1_rom', '', '', '']
['addr0', '', 'ce0', '', 'q0', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf10_get_next_ijk', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'start_full_n', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'start_out', '', '']
['', '', '', '', '', '', '', '', 'start_write', '', '']
['', '', '', '', '', '', '', '', 'indices_0_din', '', '']
['', '', '', '', '', '', '', '', 'indices_0_full_n', '', '']
['', '', '', '', '', '', '', '', 'indices_0_write', '', '']
['', '', '', '', '', '', '', '', 'indices_1_din', '', '']
['', '', '', '', '', '', '', '', 'indices_1_full_n', '', '']
['', '', '', '', '', '', '', '', 'indices_1_write', '', '']
['', '', '', '', '', '', '', '', 'indices_2_out_din', '', '']
['', '', '', '', '', '', '', '', 'indices_2_out_full_n', '', '']
['', '', '', '', '', '', '', '', 'indices_2_out_write', '', '']
['', '', '', '', '', '', '', '', 'indices_2_out1_din', '', '']
['', '', '', '', '', '', '', '', 'indices_2_out1_full_n', '', '']
['', '', '', '', '', '', '', '', 'indices_2_out1_write', '', '']
['', '', '', '', '', '', '', '', 'write_r_din', '', '']
['', '', '', '', '', '', '', '', 'write_r_full_n', '', '']
['', '', '', '', '', '', '', '', 'write_r_write', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_get_next_ijk
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf10_l2_accum', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'l2_products_0_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_0_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_0_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_products_0_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_products_0_q1', '', '']
['', '', '', '', '', '', '', '', 'l2_products_1_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_1_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_1_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_products_1_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_products_1_q1', '', '']
['', '', '', '', '', '', '', '', 'l2_products_2_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_2_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_2_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_products_2_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_products_2_q1', '', '']
['', '', '', '', '', '', '', '', 'l2_products_3_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_3_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_3_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_products_3_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_products_3_q1', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_0_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_0_we0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_0_d0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_0_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_0_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_0_we1', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_0_d1', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_1_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_1_we0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_1_d0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_1_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_1_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_1_we1', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_1_d1', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_2_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_2_we0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_2_d0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_2_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_2_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_2_we1', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_2_d1', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_3_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_3_we0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_3_d0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_3_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_3_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_3_we1', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_3_d1', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_accum
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf10_l2_filters_0', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'we1', '', '']
['', '', '', '', 'd1', '', '']
['', '', '', '', 'q1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_0
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf10_l2_filters_0_ram', '', 'addr0', '', 'ce0', '', 'q0', '', 'addr1', '', 'ce1', '', 'd1', '', 'we1', '', 'q1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_0_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf10_l2_filters_1', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'q1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['', '', 'module', 'td_fused_top_tdf10_l2_filters_1_rom', '', '', '']
['addr0', '', 'ce0', '', 'q0', '', 'addr1', '', 'ce1', '', 'q1', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1_rom
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf10_l2_multiply68', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'intermediate_fmaps_0_read', '', '']
['', '', '', '', '', '', '', '', 'intermediate_fmaps_1_read', '', '']
['', '', '', '', '', '', '', '', 'intermediate_fmaps_2_read', '', '']
['', '', '', '', '', '', '', '', 'intermediate_fmaps_3_read', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_q1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_q1', '', '']
['', '', '', '', '', '', '', '', 'l2_products_0_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_0_we0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_0_d0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_1_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_1_we0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_1_d0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_2_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_2_we0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_2_d0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_3_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_3_we0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_3_d0', '', '']
['', '', '', '', '', '', '', '', 'indices_23_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_23_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_23_read', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_multiply68
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf10_l2_writeOutputs_1', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'indices_01_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_01_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_01_read', '', '']
['', '', '', '', '', '', '', '', 'indices_12_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_12_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_12_read', '', '']
['', '', '', '', '', '', '', '', 'write4_dout', '', '']
['', '', '', '', '', '', '', '', 'write4_empty_n', '', '']
['', '', '', '', '', '', '', '', 'write4_read', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_0_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_0_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_1_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_1_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_2_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_2_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_3_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_3_q0', '', '']
['', '', '', '', '', '', '', '', 'out_data_address1', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'out_data_we1', '', '']
['', '', '', '', '', '', '', '', 'out_data_d1', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_q0', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_writeOutputs_1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf10_l2_writeOutputs_1_running_sums_3', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'we0', '', '']
['', '', '', '', 'd0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'q1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_writeOutputs_1_running_sums_3
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf10_l2_writeOutputs_1_running_sums_3_ram', '', 'addr0', '', 'ce0', '', 'd0', '', 'we0', '', 'addr1', '', 'ce1', '', 'q1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_writeOutputs_1_running_sums_3_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf10_readFilters70', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_q0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_q0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_q0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_q0', '', '']
['', '', '', '', '', '', '', '', 'indices_23_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_23_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_23_read', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_d0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_1_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_1_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_1_d0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_2_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_2_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_2_d0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_3_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_3_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_3_d0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_0_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_0_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_0_d0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_1_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_1_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_1_d0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_2_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_2_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_2_d0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_3_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_3_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_3_d0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_0_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_0_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_0_d0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_1_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_1_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_1_d0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_2_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_2_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_2_d0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_3_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_3_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_3_d0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_0_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_0_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_0_d0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_1_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_1_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_1_d0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_2_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_2_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_2_d0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_3_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_3_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_3_d0', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readFilters70
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf10_readInputs71', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'in_data_address0', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'in_data_q0', '', '']
['', '', '', '', '', '', '', '', 'indices_01_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_01_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_01_read', '', '']
['', '', '', '', '', '', '', '', 'indices_12_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_12_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_12_read', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_address0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_we0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_d0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_1_address0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_1_we0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_1_d0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_2_address0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_2_we0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_2_d0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_3_address0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_3_we0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_3_d0', '', '']
['', '', '', '', '', '', '', '', 'indices_01_out_din', '', '']
['', '', '', '', '', '', '', '', 'indices_01_out_full_n', '', '']
['', '', '', '', '', '', '', '', 'indices_01_out_write', '', '']
['', '', '', '', '', '', '', '', 'indices_12_out_din', '', '']
['', '', '', '', '', '', '', '', 'indices_12_out_full_n', '', '']
['', '', '', '', '', '', '', '', 'indices_12_out_write', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf11_14', '', '', '']
['', '', '', '', '', '', '', '', 'in_data_address0', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'in_data_d0', '', '']
['', '', '', '', '', '', '', '', 'in_data_q0', '', '']
['', '', '', '', '', '', '', '', 'in_data_we0', '', '']
['', '', '', '', '', '', '', '', 'in_data_address1', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'in_data_d1', '', '']
['', '', '', '', '', '', '', '', 'in_data_q1', '', '']
['', '', '', '', '', '', '', '', 'in_data_we1', '', '']
['', '', '', '', '', '', '', '', 'out_data_address0', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'out_data_d0', '', '']
['', '', '', '', '', '', '', '', 'out_data_q0', '', '']
['', '', '', '', '', '', '', '', 'out_data_we0', '', '']
['', '', '', '', '', '', '', '', 'out_data_address1', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'out_data_d1', '', '']
['', '', '', '', '', '', '', '', 'out_data_q1', '', '']
['', '', '', '', '', '', '', '', 'out_data_we1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_0_address0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_0_d0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_0_q0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_0_we0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_0_address1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_0_ce1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_0_d1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_0_q1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_0_we1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_1_address0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_1_d0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_1_q0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_1_we0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_1_address1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_1_ce1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_1_d1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_1_q1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_1_we1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_2_address0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_2_d0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_2_q0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_2_we0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_2_address1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_2_ce1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_2_d1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_2_q1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_2_we1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_3_address0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_3_d0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_3_q0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_3_we0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_3_address1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_3_ce1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_3_d1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_3_q1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_3_we1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_d0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_we0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_d1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_q1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_we1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_d0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_we0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_d1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_q1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_we1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_2_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_2_d0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_2_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_2_we0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_2_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_2_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_2_d1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_2_q1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_2_we1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_3_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_3_d0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_3_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_3_we0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_3_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_3_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_3_d1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_3_q1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_3_we1', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'in_data_empty_n', '', '']
['', '', '', '', '', '', '', '', 'in_data_read', '', '']
['', '', '', '', '', '', '', '', 'out_data_full_n', '', '']
['', '', '', '', '', '', '', '', 'out_data_write', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf11_14
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf11_l2_accum', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'l2_products_0_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_0_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_0_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_products_0_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_products_0_q1', '', '']
['', '', '', '', '', '', '', '', 'l2_products_1_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_1_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_1_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_products_1_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_products_1_q1', '', '']
['', '', '', '', '', '', '', '', 'l2_products_2_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_2_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_2_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_products_2_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_products_2_q1', '', '']
['', '', '', '', '', '', '', '', 'l2_products_3_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_3_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_3_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_products_3_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_products_3_q1', '', '']
['', '', '', '', '', '', '', '', 'l2_products_4_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_4_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_4_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_4_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_products_4_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_products_4_q1', '', '']
['', '', '', '', '', '', '', '', 'l2_products_5_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_5_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_5_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_5_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_products_5_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_products_5_q1', '', '']
['', '', '', '', '', '', '', '', 'l2_products_6_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_6_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_6_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_6_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_products_6_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_products_6_q1', '', '']
['', '', '', '', '', '', '', '', 'l2_products_7_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_7_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_7_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_7_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_products_7_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_products_7_q1', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_0_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_0_we0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_0_d0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_0_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_0_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_0_we1', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_0_d1', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_1_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_1_we0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_1_d0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_1_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_1_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_1_we1', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_1_d1', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_2_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_2_we0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_2_d0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_2_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_2_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_2_we1', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_2_d1', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_3_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_3_we0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_3_d0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_3_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_3_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_3_we1', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_3_d1', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_4_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_4_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_4_we0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_4_d0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_4_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_4_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_4_we1', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_4_d1', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_5_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_5_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_5_we0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_5_d0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_5_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_5_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_5_we1', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_5_d1', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_6_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_6_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_6_we0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_6_d0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_6_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_6_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_6_we1', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_6_d1', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_7_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_7_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_7_we0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_7_d0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_7_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_7_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_7_we1', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_7_d1', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf11_l2_accum
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf11_l2_multiply75', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'intermediate_fmaps_0_read', '', '']
['', '', '', '', '', '', '', '', 'intermediate_fmaps_1_read', '', '']
['', '', '', '', '', '', '', '', 'intermediate_fmaps_2_read', '', '']
['', '', '', '', '', '', '', '', 'intermediate_fmaps_3_read', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_q1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_q1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_2_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_2_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_2_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_2_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_2_q1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_3_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_3_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_3_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_3_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_3_q1', '', '']
['', '', '', '', '', '', '', '', 'l2_products_0_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_0_we0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_0_d0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_1_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_1_we0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_1_d0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_2_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_2_we0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_2_d0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_3_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_3_we0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_3_d0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_4_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_4_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_4_we0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_4_d0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_5_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_5_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_5_we0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_5_d0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_6_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_6_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_6_we0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_6_d0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_7_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_7_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_7_we0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_7_d0', '', '']
['', '', '', '', '', '', '', '', 'indices_23_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_23_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_23_read', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf11_l2_multiply75
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf11_l2_writeOutputs_1', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'indices_01_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_01_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_01_read', '', '']
['', '', '', '', '', '', '', '', 'indices_12_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_12_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_12_read', '', '']
['', '', '', '', '', '', '', '', 'write4_dout', '', '']
['', '', '', '', '', '', '', '', 'write4_empty_n', '', '']
['', '', '', '', '', '', '', '', 'write4_read', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_0_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_0_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_1_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_1_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_2_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_2_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_3_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_3_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_4_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_4_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_4_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_5_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_5_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_5_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_6_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_6_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_6_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_7_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_7_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_7_q0', '', '']
['', '', '', '', '', '', '', '', 'out_data_address1', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'out_data_we1', '', '']
['', '', '', '', '', '', '', '', 'out_data_d1', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_q0', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf11_l2_writeOutputs_1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf11_l2_writeOutputs_1_running_sums_2', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'we0', '', '']
['', '', '', '', 'd0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'q1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf11_l2_writeOutputs_1_running_sums_2
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf11_l2_writeOutputs_1_running_sums_2_ram', '', 'addr0', '', 'ce0', '', 'd0', '', 'we0', '', 'addr1', '', 'ce1', '', 'q1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf11_l2_writeOutputs_1_running_sums_2_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf12_13', '', '', '']
['', '', '', '', '', '', '', '', 'in_data_address0', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'in_data_d0', '', '']
['', '', '', '', '', '', '', '', 'in_data_q0', '', '']
['', '', '', '', '', '', '', '', 'in_data_we0', '', '']
['', '', '', '', '', '', '', '', 'in_data_address1', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'in_data_d1', '', '']
['', '', '', '', '', '', '', '', 'in_data_q1', '', '']
['', '', '', '', '', '', '', '', 'in_data_we1', '', '']
['', '', '', '', '', '', '', '', 'out_data_address0', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'out_data_d0', '', '']
['', '', '', '', '', '', '', '', 'out_data_q0', '', '']
['', '', '', '', '', '', '', '', 'out_data_we0', '', '']
['', '', '', '', '', '', '', '', 'out_data_address1', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'out_data_d1', '', '']
['', '', '', '', '', '', '', '', 'out_data_q1', '', '']
['', '', '', '', '', '', '', '', 'out_data_we1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_d0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_q0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_we0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_address1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_ce1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_d1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_q1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_we1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_d0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_q0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_we0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_address1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_ce1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_d1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_q1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_we1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'in_data_empty_n', '', '']
['', '', '', '', '', '', '', '', 'in_data_read', '', '']
['', '', '', '', '', '', '', '', 'out_data_full_n', '', '']
['', '', '', '', '', '', '', '', 'out_data_write', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_13
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf12_accum_1', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'accum_in_address0', '', '']
['', '', '', '', '', '', '', '', 'accum_in_ce0', '', '']
['', '', '', '', '', '', '', '', 'accum_in_q0', '', '']
['', '', '', '', '', '', '', '', 'accum_in_address1', '', '']
['', '', '', '', '', '', '', '', 'accum_in_ce1', '', '']
['', '', '', '', '', '', '', '', 'accum_in_q1', '', '']
['', '', '', '', '', '', '', '', 'accum_in1_address0', '', '']
['', '', '', '', '', '', '', '', 'accum_in1_ce0', '', '']
['', '', '', '', '', '', '', '', 'accum_in1_q0', '', '']
['', '', '', '', '', '', '', '', 'accum_in1_address1', '', '']
['', '', '', '', '', '', '', '', 'accum_in1_ce1', '', '']
['', '', '', '', '', '', '', '', 'accum_in1_q1', '', '']
['', '', '', '', '', '', '', '', 'accum_out_address0', '', '']
['', '', '', '', '', '', '', '', 'accum_out_ce0', '', '']
['', '', '', '', '', '', '', '', 'accum_out_we0', '', '']
['', '', '', '', '', '', '', '', 'accum_out_d0', '', '']
['', '', '', '', '', '', '', '', 'accum_out_address1', '', '']
['', '', '', '', '', '', '', '', 'accum_out_ce1', '', '']
['', '', '', '', '', '', '', '', 'accum_out_we1', '', '']
['', '', '', '', '', '', '', '', 'accum_out_d1', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_accum_1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf12_accum_2', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'accum_in_address0', '', '']
['', '', '', '', '', '', '', '', 'accum_in_ce0', '', '']
['', '', '', '', '', '', '', '', 'accum_in_q0', '', '']
['', '', '', '', '', '', '', '', 'accum_in_address1', '', '']
['', '', '', '', '', '', '', '', 'accum_in_ce1', '', '']
['', '', '', '', '', '', '', '', 'accum_in_q1', '', '']
['', '', '', '', '', '', '', '', 'accum_out_address0', '', '']
['', '', '', '', '', '', '', '', 'accum_out_ce0', '', '']
['', '', '', '', '', '', '', '', 'accum_out_we0', '', '']
['', '', '', '', '', '', '', '', 'accum_out_d0', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_accum_2
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf12_adjust', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'sums_0_read', '', '']
['', '', '', '', '', '', '', '', 'sums_1_read', '', '']
['', '', '', '', '', '', '', '', 'adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'indices_23_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_23_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_23_read', '', '']
['', '', '', '', '', '', '', '', 'ap_return_0', '', '']
['', '', '', '', '', '', '', '', 'ap_return_1', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_adjust
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf12_adjustments', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'we1', '', '']
['', '', '', '', 'd1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_adjustments
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf12_adjustments_ram', '', 'addr0', '', 'ce0', '', 'q0', '', 'addr1', '', 'ce1', '', 'd1', '', 'we1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_adjustments_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf12_dot_product', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_0_address0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_0_q0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_1_0_0_address0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_1_0_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_1_0_0_q0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_0_0_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_0_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_0_0_q0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_1_0_0_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_1_0_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_1_0_0_q0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_0_0_0_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_0_0_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_0_0_0_q0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_1_0_0_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_1_0_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_1_0_0_q0', '', '']
['', '', '', '', '', '', '', '', 'products_0_0_address0', '', '']
['', '', '', '', '', '', '', '', 'products_0_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'products_0_0_we0', '', '']
['', '', '', '', '', '', '', '', 'products_0_0_d0', '', '']
['', '', '', '', '', '', '', '', 'products_0_1_address0', '', '']
['', '', '', '', '', '', '', '', 'products_0_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'products_0_1_we0', '', '']
['', '', '', '', '', '', '', '', 'products_0_1_d0', '', '']
['', '', '', '', '', '', '', '', 'products_1_0_address0', '', '']
['', '', '', '', '', '', '', '', 'products_1_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'products_1_0_we0', '', '']
['', '', '', '', '', '', '', '', 'products_1_0_d0', '', '']
['', '', '', '', '', '', '', '', 'products_1_1_address0', '', '']
['', '', '', '', '', '', '', '', 'products_1_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'products_1_1_we0', '', '']
['', '', '', '', '', '', '', '', 'products_1_1_d0', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_dot_product
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf12_filters_0', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'we1', '', '']
['', '', '', '', 'd1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_filters_0
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf12_filters_0_ram', '', 'addr0', '', 'ce0', '', 'q0', '', 'addr1', '', 'ce1', '', 'd1', '', 'we1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_filters_0_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf12_filters_1', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'q0', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_filters_1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['', '', 'module', 'td_fused_top_tdf12_filters_1_rom', '', '', '']
['addr0', '', 'ce0', '', 'q0', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_filters_1_rom
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf12_get_next_ijk', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'start_full_n', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'start_out', '', '']
['', '', '', '', '', '', '', '', 'start_write', '', '']
['', '', '', '', '', '', '', '', 'indices_0_din', '', '']
['', '', '', '', '', '', '', '', 'indices_0_full_n', '', '']
['', '', '', '', '', '', '', '', 'indices_0_write', '', '']
['', '', '', '', '', '', '', '', 'indices_1_din', '', '']
['', '', '', '', '', '', '', '', 'indices_1_full_n', '', '']
['', '', '', '', '', '', '', '', 'indices_1_write', '', '']
['', '', '', '', '', '', '', '', 'indices_2_out_din', '', '']
['', '', '', '', '', '', '', '', 'indices_2_out_full_n', '', '']
['', '', '', '', '', '', '', '', 'indices_2_out_write', '', '']
['', '', '', '', '', '', '', '', 'indices_2_out1_din', '', '']
['', '', '', '', '', '', '', '', 'indices_2_out1_full_n', '', '']
['', '', '', '', '', '', '', '', 'indices_2_out1_write', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_get_next_ijk
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf12_readFilters82', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_q0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_q0', '', '']
['', '', '', '', '', '', '', '', 'indices_23_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_23_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_23_read', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_0_0_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_0_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_0_0_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_0_0_d0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_1_0_0_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_1_0_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_1_0_0_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_1_0_0_d0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_0_0_0_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_0_0_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_0_0_0_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_0_0_0_d0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_1_0_0_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_1_0_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_1_0_0_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_1_0_0_d0', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf12_readInputs', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'in_data_address0', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'in_data_q0', '', '']
['', '', '', '', '', '', '', '', 'indices_01_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_01_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_01_read', '', '']
['', '', '', '', '', '', '', '', 'indices_12_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_12_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_12_read', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_0_address0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_0_we0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_0_d0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_1_0_0_address0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_1_0_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_1_0_0_we0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_1_0_0_d0', '', '']
['', '', '', '', '', '', '', '', 'indices_01_out_din', '', '']
['', '', '', '', '', '', '', '', 'indices_01_out_full_n', '', '']
['', '', '', '', '', '', '', '', 'indices_01_out_write', '', '']
['', '', '', '', '', '', '', '', 'indices_12_out_din', '', '']
['', '', '', '', '', '', '', '', 'indices_12_out_full_n', '', '']
['', '', '', '', '', '', '', '', 'indices_12_out_write', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf12_writeOutputs_unaligned', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'indices_01_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_01_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_01_read', '', '']
['', '', '', '', '', '', '', '', 'indices_12_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_12_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_12_read', '', '']
['', '', '', '', '', '', '', '', 'p_read', '', '']
['', '', '', '', '', '', '', '', 'p_read1', '', '']
['', '', '', '', '', '', '', '', 'out_data_address1', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'out_data_we1', '', '']
['', '', '', '', '', '', '', '', 'out_data_d1', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_writeOutputs_unaligned
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf1_114', '', '', '']
['', '', '', '', '', '', '', '', 'in_data_address0', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'in_data_d0', '', '']
['', '', '', '', '', '', '', '', 'in_data_q0', '', '']
['', '', '', '', '', '', '', '', 'in_data_we0', '', '']
['', '', '', '', '', '', '', '', 'in_data_address1', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'in_data_d1', '', '']
['', '', '', '', '', '', '', '', 'in_data_q1', '', '']
['', '', '', '', '', '', '', '', 'in_data_we1', '', '']
['', '', '', '', '', '', '', '', 'out_data_address0', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'out_data_d0', '', '']
['', '', '', '', '', '', '', '', 'out_data_q0', '', '']
['', '', '', '', '', '', '', '', 'out_data_we0', '', '']
['', '', '', '', '', '', '', '', 'out_data_address1', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'out_data_d1', '', '']
['', '', '', '', '', '', '', '', 'out_data_q1', '', '']
['', '', '', '', '', '', '', '', 'out_data_we1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_d0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_q0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_we0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_address1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_ce1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_d1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_q1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_we1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_d0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_q0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_we0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_address1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_ce1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_d1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_q1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_we1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_d0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_q0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_we0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_address1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_ce1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_d1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_q1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_we1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_d0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_q0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_we0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_address1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_ce1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_d1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_q1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_we1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'in_data_empty_n', '', '']
['', '', '', '', '', '', '', '', 'in_data_read', '', '']
['', '', '', '', '', '', '', '', 'out_data_full_n', '', '']
['', '', '', '', '', '', '', '', 'out_data_write', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_114
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf1_accum_1', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'accum_in_address0', '', '']
['', '', '', '', '', '', '', '', 'accum_in_ce0', '', '']
['', '', '', '', '', '', '', '', 'accum_in_q0', '', '']
['', '', '', '', '', '', '', '', 'accum_in_address1', '', '']
['', '', '', '', '', '', '', '', 'accum_in_ce1', '', '']
['', '', '', '', '', '', '', '', 'accum_in_q1', '', '']
['', '', '', '', '', '', '', '', 'accum_out_address0', '', '']
['', '', '', '', '', '', '', '', 'accum_out_ce0', '', '']
['', '', '', '', '', '', '', '', 'accum_out_we0', '', '']
['', '', '', '', '', '', '', '', 'accum_out_d0', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf1_accum_2', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'accum_in_address0', '', '']
['', '', '', '', '', '', '', '', 'accum_in_ce0', '', '']
['', '', '', '', '', '', '', '', 'accum_in_q0', '', '']
['', '', '', '', '', '', '', '', 'accum_in_address1', '', '']
['', '', '', '', '', '', '', '', 'accum_in_ce1', '', '']
['', '', '', '', '', '', '', '', 'accum_in_q1', '', '']
['', '', '', '', '', '', '', '', 'accum_out_address0', '', '']
['', '', '', '', '', '', '', '', 'accum_out_ce0', '', '']
['', '', '', '', '', '', '', '', 'accum_out_we0', '', '']
['', '', '', '', '', '', '', '', 'accum_out_d0', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_2
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf1_accum_3', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'accum_in_address0', '', '']
['', '', '', '', '', '', '', '', 'accum_in_ce0', '', '']
['', '', '', '', '', '', '', '', 'accum_in_q0', '', '']
['', '', '', '', '', '', '', '', 'accum_in_address1', '', '']
['', '', '', '', '', '', '', '', 'accum_in_ce1', '', '']
['', '', '', '', '', '', '', '', 'accum_in_q1', '', '']
['', '', '', '', '', '', '', '', 'ap_return_0', '', '']
['', '', '', '', '', '', '', '', 'ap_return_1', '', '']
['', '', '', '', '', '', '', '', 'ap_return_2', '', '']
['', '', '', '', '', '', '', '', 'ap_return_3', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_3
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf1_accum_4', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'accum_in_0', '', '']
['', '', '', '', '', '', '', '', 'accum_in_0_ap_vld', '', '']
['', '', '', '', '', '', '', '', 'p_read', '', '']
['', '', '', '', '', '', '', '', 'accum_in_1_read', '', '']
['', '', '', '', '', '', '', '', 'accum_in_2_read', '', '']
['', '', '', '', '', '', '', '', 'accum_in_3_read', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_4
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf1_adjust', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'sums_0_read', '', '']
['', '', '', '', '', '', '', '', 'sums_1_read', '', '']
['', '', '', '', '', '', '', '', 'sums_2_read', '', '']
['', '', '', '', '', '', '', '', 'sums_3_read', '', '']
['', '', '', '', '', '', '', '', 'adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'input_indices_23_dout', '', '']
['', '', '', '', '', '', '', '', 'input_indices_23_empty_n', '', '']
['', '', '', '', '', '', '', '', 'input_indices_23_read', '', '']
['', '', '', '', '', '', '', '', 'input_indices_23_out_din', '', '']
['', '', '', '', '', '', '', '', 'input_indices_23_out_full_n', '', '']
['', '', '', '', '', '', '', '', 'input_indices_23_out_write', '', '']
['', '', '', '', '', '', '', '', 'ap_return_0', '', '']
['', '', '', '', '', '', '', '', 'ap_return_1', '', '']
['', '', '', '', '', '', '', '', 'ap_return_2', '', '']
['', '', '', '', '', '', '', '', 'ap_return_3', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_adjust
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf1_adjustments', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'we1', '', '']
['', '', '', '', 'd1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_adjustments
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf1_adjustments_ram', '', 'addr0', '', 'ce0', '', 'q0', '', 'addr1', '', 'ce1', '', 'd1', '', 'we1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_adjustments_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf1_dot_product', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_address0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_ce0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_q0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_q0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_q0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_q0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_q0', '', '']
['', '', '', '', '', '', '', '', 'products_0_address0', '', '']
['', '', '', '', '', '', '', '', 'products_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'products_0_we0', '', '']
['', '', '', '', '', '', '', '', 'products_0_d0', '', '']
['', '', '', '', '', '', '', '', 'products_1_address0', '', '']
['', '', '', '', '', '', '', '', 'products_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'products_1_we0', '', '']
['', '', '', '', '', '', '', '', 'products_1_d0', '', '']
['', '', '', '', '', '', '', '', 'products_2_address0', '', '']
['', '', '', '', '', '', '', '', 'products_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'products_2_we0', '', '']
['', '', '', '', '', '', '', '', 'products_2_d0', '', '']
['', '', '', '', '', '', '', '', 'products_3_address0', '', '']
['', '', '', '', '', '', '', '', 'products_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'products_3_we0', '', '']
['', '', '', '', '', '', '', '', 'products_3_d0', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf1_filters_0', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'we1', '', '']
['', '', '', '', 'd1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_filters_0
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf1_filters_0_ram', '', 'addr0', '', 'ce0', '', 'q0', '', 'addr1', '', 'ce1', '', 'd1', '', 'we1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_filters_0_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf1_filters_1', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'q0', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_filters_1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['', '', 'module', 'td_fused_top_tdf1_filters_1_rom', '', '', '']
['addr0', '', 'ce0', '', 'q0', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_filters_1_rom
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf1_get_next_ijk', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'start_full_n', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'start_out', '', '']
['', '', '', '', '', '', '', '', 'start_write', '', '']
['', '', '', '', '', '', '', '', 'input_indices_2_out_din', '', '']
['', '', '', '', '', '', '', '', 'input_indices_2_out_full_n', '', '']
['', '', '', '', '', '', '', '', 'input_indices_2_out_write', '', '']
['', '', '', '', '', '', '', '', 'input_indices_2_out1_din', '', '']
['', '', '', '', '', '', '', '', 'input_indices_2_out1_full_n', '', '']
['', '', '', '', '', '', '', '', 'input_indices_2_out1_write', '', '']
['', '', '', '', '', '', '', '', 'output_indices_0_din', '', '']
['', '', '', '', '', '', '', '', 'output_indices_0_full_n', '', '']
['', '', '', '', '', '', '', '', 'output_indices_0_write', '', '']
['', '', '', '', '', '', '', '', 'output_indices_1_din', '', '']
['', '', '', '', '', '', '', '', 'output_indices_1_full_n', '', '']
['', '', '', '', '', '', '', '', 'output_indices_1_write', '', '']
['', '', '', '', '', '', '', '', 'resetMaximum_din', '', '']
['', '', '', '', '', '', '', '', 'resetMaximum_full_n', '', '']
['', '', '', '', '', '', '', '', 'resetMaximum_write', '', '']
['', '', '', '', '', '', '', '', 'storeOutput_din', '', '']
['', '', '', '', '', '', '', '', 'storeOutput_full_n', '', '']
['', '', '', '', '', '', '', '', 'storeOutput_write', '', '']
['', '', '', '', '', '', '', '', 'ap_return_0', '', '']
['', '', '', '', '', '', '', '', 'ap_return_1', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf1_poolOutputs', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'output_indices_04_dout', '', '']
['', '', '', '', '', '', '', '', 'output_indices_04_empty_n', '', '']
['', '', '', '', '', '', '', '', 'output_indices_04_read', '', '']
['', '', '', '', '', '', '', '', 'output_indices_15_dout', '', '']
['', '', '', '', '', '', '', '', 'output_indices_15_empty_n', '', '']
['', '', '', '', '', '', '', '', 'output_indices_15_read', '', '']
['', '', '', '', '', '', '', '', 'input_indices_23_dout', '', '']
['', '', '', '', '', '', '', '', 'input_indices_23_empty_n', '', '']
['', '', '', '', '', '', '', '', 'input_indices_23_read', '', '']
['', '', '', '', '', '', '', '', 'resetMaximum6_dout', '', '']
['', '', '', '', '', '', '', '', 'resetMaximum6_empty_n', '', '']
['', '', '', '', '', '', '', '', 'resetMaximum6_read', '', '']
['', '', '', '', '', '', '', '', 'storeOutput7_dout', '', '']
['', '', '', '', '', '', '', '', 'storeOutput7_empty_n', '', '']
['', '', '', '', '', '', '', '', 'storeOutput7_read', '', '']
['', '', '', '', '', '', '', '', 'outputs_0_read', '', '']
['', '', '', '', '', '', '', '', 'outputs_1_read', '', '']
['', '', '', '', '', '', '', '', 'outputs_2_read', '', '']
['', '', '', '', '', '', '', '', 'outputs_3_read', '', '']
['', '', '', '', '', '', '', '', 'out_data_address1', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'out_data_we1', '', '']
['', '', '', '', '', '', '', '', 'out_data_d1', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_poolOutputs
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf1_readFilters18', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_q0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_q0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_q0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_q0', '', '']
['', '', '', '', '', '', '', '', 'input_indices_23_dout', '', '']
['', '', '', '', '', '', '', '', 'input_indices_23_empty_n', '', '']
['', '', '', '', '', '', '', '', 'input_indices_23_read', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_d0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_d0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_d0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_d0', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf1_readInputs19', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'in_data_address0', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'in_data_q0', '', '']
['', '', '', '', '', '', '', '', 'i_19', '', '']
['', '', '', '', '', '', '', '', 'j_19', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_address0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_ce0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_we0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_d0', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readInputs19
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf1_writeOutputs_aligned', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'i', '', '']
['', '', '', '', '', '', '', '', 'j', '', '']
['', '', '', '', '', '', '', '', 'k', '', '']
['', '', '', '', '', '', '', '', 'out_data_address1', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'out_data_we1', '', '']
['', '', '', '', '', '', '', '', 'out_data_d1', '', '']
['', '', '', '', '', '', '', '', 'max_vals_3_0', '', '']
['', '', '', '', '', '', '', '', 'max_vals_3_1', '', '']
['', '', '', '', '', '', '', '', 'max_vals_3_2', '', '']
['', '', '', '', '', '', '', '', 'max_vals_3_3', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_writeOutputs_aligned
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf2_113', '', '', '']
['', '', '', '', '', '', '', '', 'in_data_address0', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'in_data_d0', '', '']
['', '', '', '', '', '', '', '', 'in_data_q0', '', '']
['', '', '', '', '', '', '', '', 'in_data_we0', '', '']
['', '', '', '', '', '', '', '', 'in_data_address1', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'in_data_d1', '', '']
['', '', '', '', '', '', '', '', 'in_data_q1', '', '']
['', '', '', '', '', '', '', '', 'in_data_we1', '', '']
['', '', '', '', '', '', '', '', 'out_data_address0', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'out_data_d0', '', '']
['', '', '', '', '', '', '', '', 'out_data_q0', '', '']
['', '', '', '', '', '', '', '', 'out_data_we0', '', '']
['', '', '', '', '', '', '', '', 'out_data_address1', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'out_data_d1', '', '']
['', '', '', '', '', '', '', '', 'out_data_q1', '', '']
['', '', '', '', '', '', '', '', 'out_data_we1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_d0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_q0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_we0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_address1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_ce1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_d1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_q1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_we1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_d0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_q0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_we0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_address1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_ce1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_d1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_q1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_we1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_d0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_q0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_we0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_address1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_ce1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_d1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_q1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_we1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_d0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_q0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_we0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_address1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_ce1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_d1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_q1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_we1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'in_data_empty_n', '', '']
['', '', '', '', '', '', '', '', 'in_data_read', '', '']
['', '', '', '', '', '', '', '', 'out_data_full_n', '', '']
['', '', '', '', '', '', '', '', 'out_data_write', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_113
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf2_accum_1', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'accum_in_address0', '', '']
['', '', '', '', '', '', '', '', 'accum_in_ce0', '', '']
['', '', '', '', '', '', '', '', 'accum_in_q0', '', '']
['', '', '', '', '', '', '', '', 'accum_in_address1', '', '']
['', '', '', '', '', '', '', '', 'accum_in_ce1', '', '']
['', '', '', '', '', '', '', '', 'accum_in_q1', '', '']
['', '', '', '', '', '', '', '', 'accum_in1_address0', '', '']
['', '', '', '', '', '', '', '', 'accum_in1_ce0', '', '']
['', '', '', '', '', '', '', '', 'accum_in1_q0', '', '']
['', '', '', '', '', '', '', '', 'accum_in1_address1', '', '']
['', '', '', '', '', '', '', '', 'accum_in1_ce1', '', '']
['', '', '', '', '', '', '', '', 'accum_in1_q1', '', '']
['', '', '', '', '', '', '', '', 'accum_out_address0', '', '']
['', '', '', '', '', '', '', '', 'accum_out_ce0', '', '']
['', '', '', '', '', '', '', '', 'accum_out_we0', '', '']
['', '', '', '', '', '', '', '', 'accum_out_d0', '', '']
['', '', '', '', '', '', '', '', 'accum_out_address1', '', '']
['', '', '', '', '', '', '', '', 'accum_out_ce1', '', '']
['', '', '', '', '', '', '', '', 'accum_out_we1', '', '']
['', '', '', '', '', '', '', '', 'accum_out_d1', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_accum_1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf2_adjust', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'sums_0_read', '', '']
['', '', '', '', '', '', '', '', 'sums_1_read', '', '']
['', '', '', '', '', '', '', '', 'sums_2_read', '', '']
['', '', '', '', '', '', '', '', 'sums_3_read', '', '']
['', '', '', '', '', '', '', '', 'adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'input_indices_23_dout', '', '']
['', '', '', '', '', '', '', '', 'input_indices_23_empty_n', '', '']
['', '', '', '', '', '', '', '', 'input_indices_23_read', '', '']
['', '', '', '', '', '', '', '', 'input_indices_23_out_din', '', '']
['', '', '', '', '', '', '', '', 'input_indices_23_out_full_n', '', '']
['', '', '', '', '', '', '', '', 'input_indices_23_out_write', '', '']
['', '', '', '', '', '', '', '', 'ap_return_0', '', '']
['', '', '', '', '', '', '', '', 'ap_return_1', '', '']
['', '', '', '', '', '', '', '', 'ap_return_2', '', '']
['', '', '', '', '', '', '', '', 'ap_return_3', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_adjust
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf2_adjustments', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'we1', '', '']
['', '', '', '', 'd1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_adjustments
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf2_adjustments_ram', '', 'addr0', '', 'ce0', '', 'q0', '', 'addr1', '', 'ce1', '', 'd1', '', 'we1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_adjustments_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf2_dot_product', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_address0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_q0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_1_address0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_1_q0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_q0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_1_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_1_q0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_0_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_0_q0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_1_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_1_q0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_0_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_0_q0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_1_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_1_q0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_0_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_0_q0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_1_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_1_q0', '', '']
['', '', '', '', '', '', '', '', 'products_0_0_address0', '', '']
['', '', '', '', '', '', '', '', 'products_0_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'products_0_0_we0', '', '']
['', '', '', '', '', '', '', '', 'products_0_0_d0', '', '']
['', '', '', '', '', '', '', '', 'products_0_1_address0', '', '']
['', '', '', '', '', '', '', '', 'products_0_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'products_0_1_we0', '', '']
['', '', '', '', '', '', '', '', 'products_0_1_d0', '', '']
['', '', '', '', '', '', '', '', 'products_1_0_address0', '', '']
['', '', '', '', '', '', '', '', 'products_1_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'products_1_0_we0', '', '']
['', '', '', '', '', '', '', '', 'products_1_0_d0', '', '']
['', '', '', '', '', '', '', '', 'products_1_1_address0', '', '']
['', '', '', '', '', '', '', '', 'products_1_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'products_1_1_we0', '', '']
['', '', '', '', '', '', '', '', 'products_1_1_d0', '', '']
['', '', '', '', '', '', '', '', 'products_2_0_address0', '', '']
['', '', '', '', '', '', '', '', 'products_2_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'products_2_0_we0', '', '']
['', '', '', '', '', '', '', '', 'products_2_0_d0', '', '']
['', '', '', '', '', '', '', '', 'products_2_1_address0', '', '']
['', '', '', '', '', '', '', '', 'products_2_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'products_2_1_we0', '', '']
['', '', '', '', '', '', '', '', 'products_2_1_d0', '', '']
['', '', '', '', '', '', '', '', 'products_3_0_address0', '', '']
['', '', '', '', '', '', '', '', 'products_3_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'products_3_0_we0', '', '']
['', '', '', '', '', '', '', '', 'products_3_0_d0', '', '']
['', '', '', '', '', '', '', '', 'products_3_1_address0', '', '']
['', '', '', '', '', '', '', '', 'products_3_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'products_3_1_we0', '', '']
['', '', '', '', '', '', '', '', 'products_3_1_d0', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf2_filters_0', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'we1', '', '']
['', '', '', '', 'd1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_filters_0
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf2_filters_0_ram', '', 'addr0', '', 'ce0', '', 'q0', '', 'addr1', '', 'ce1', '', 'd1', '', 'we1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_filters_0_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf2_filters_1', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'q0', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_filters_1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['', '', 'module', 'td_fused_top_tdf2_filters_1_rom', '', '', '']
['addr0', '', 'ce0', '', 'q0', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_filters_1_rom
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf2_get_next_ijk', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'start_full_n', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'start_out', '', '']
['', '', '', '', '', '', '', '', 'start_write', '', '']
['', '', '', '', '', '', '', '', 'input_indices_2_out_din', '', '']
['', '', '', '', '', '', '', '', 'input_indices_2_out_full_n', '', '']
['', '', '', '', '', '', '', '', 'input_indices_2_out_write', '', '']
['', '', '', '', '', '', '', '', 'input_indices_2_out1_din', '', '']
['', '', '', '', '', '', '', '', 'input_indices_2_out1_full_n', '', '']
['', '', '', '', '', '', '', '', 'input_indices_2_out1_write', '', '']
['', '', '', '', '', '', '', '', 'output_indices_0_din', '', '']
['', '', '', '', '', '', '', '', 'output_indices_0_full_n', '', '']
['', '', '', '', '', '', '', '', 'output_indices_0_write', '', '']
['', '', '', '', '', '', '', '', 'output_indices_1_din', '', '']
['', '', '', '', '', '', '', '', 'output_indices_1_full_n', '', '']
['', '', '', '', '', '', '', '', 'output_indices_1_write', '', '']
['', '', '', '', '', '', '', '', 'resetMaximum_din', '', '']
['', '', '', '', '', '', '', '', 'resetMaximum_full_n', '', '']
['', '', '', '', '', '', '', '', 'resetMaximum_write', '', '']
['', '', '', '', '', '', '', '', 'storeOutput_din', '', '']
['', '', '', '', '', '', '', '', 'storeOutput_full_n', '', '']
['', '', '', '', '', '', '', '', 'storeOutput_write', '', '']
['', '', '', '', '', '', '', '', 'ap_return_0', '', '']
['', '', '', '', '', '', '', '', 'ap_return_1', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_get_next_ijk
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf2_poolOutputs', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'output_indices_04_dout', '', '']
['', '', '', '', '', '', '', '', 'output_indices_04_empty_n', '', '']
['', '', '', '', '', '', '', '', 'output_indices_04_read', '', '']
['', '', '', '', '', '', '', '', 'output_indices_15_dout', '', '']
['', '', '', '', '', '', '', '', 'output_indices_15_empty_n', '', '']
['', '', '', '', '', '', '', '', 'output_indices_15_read', '', '']
['', '', '', '', '', '', '', '', 'input_indices_23_dout', '', '']
['', '', '', '', '', '', '', '', 'input_indices_23_empty_n', '', '']
['', '', '', '', '', '', '', '', 'input_indices_23_read', '', '']
['', '', '', '', '', '', '', '', 'resetMaximum6_dout', '', '']
['', '', '', '', '', '', '', '', 'resetMaximum6_empty_n', '', '']
['', '', '', '', '', '', '', '', 'resetMaximum6_read', '', '']
['', '', '', '', '', '', '', '', 'storeOutput7_dout', '', '']
['', '', '', '', '', '', '', '', 'storeOutput7_empty_n', '', '']
['', '', '', '', '', '', '', '', 'storeOutput7_read', '', '']
['', '', '', '', '', '', '', '', 'outputs_0_read', '', '']
['', '', '', '', '', '', '', '', 'outputs_1_read', '', '']
['', '', '', '', '', '', '', '', 'outputs_2_read', '', '']
['', '', '', '', '', '', '', '', 'outputs_3_read', '', '']
['', '', '', '', '', '', '', '', 'out_data_address1', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'out_data_we1', '', '']
['', '', '', '', '', '', '', '', 'out_data_d1', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_poolOutputs
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf2_readFilters24', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_q0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_q0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_q0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_q0', '', '']
['', '', '', '', '', '', '', '', 'input_indices_23_dout', '', '']
['', '', '', '', '', '', '', '', 'input_indices_23_empty_n', '', '']
['', '', '', '', '', '', '', '', 'input_indices_23_read', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_d0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_1_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_1_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_1_d0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_0_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_0_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_0_d0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_1_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_1_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_1_d0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_0_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_0_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_0_d0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_1_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_1_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_1_d0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_0_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_0_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_0_d0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_1_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_1_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_1_d0', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readFilters24
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf2_readInputs25', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'in_data_address0', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'in_data_q0', '', '']
['', '', '', '', '', '', '', '', 'i_17', '', '']
['', '', '', '', '', '', '', '', 'j_17', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_address0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_we0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_d0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_1_address0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_1_we0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_1_d0', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf2_writeOutputs_aligned', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'i', '', '']
['', '', '', '', '', '', '', '', 'j', '', '']
['', '', '', '', '', '', '', '', 'k', '', '']
['', '', '', '', '', '', '', '', 'out_data_address1', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'out_data_we1', '', '']
['', '', '', '', '', '', '', '', 'out_data_d1', '', '']
['', '', '', '', '', '', '', '', 'max_vals_4_0', '', '']
['', '', '', '', '', '', '', '', 'max_vals_4_1', '', '']
['', '', '', '', '', '', '', '', 'max_vals_4_2', '', '']
['', '', '', '', '', '', '', '', 'max_vals_4_3', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_writeOutputs_aligned
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf3_112', '', '', '']
['', '', '', '', '', '', '', '', 'in_data_address0', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'in_data_d0', '', '']
['', '', '', '', '', '', '', '', 'in_data_q0', '', '']
['', '', '', '', '', '', '', '', 'in_data_we0', '', '']
['', '', '', '', '', '', '', '', 'in_data_address1', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'in_data_d1', '', '']
['', '', '', '', '', '', '', '', 'in_data_q1', '', '']
['', '', '', '', '', '', '', '', 'in_data_we1', '', '']
['', '', '', '', '', '', '', '', 'out_data_address0', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'out_data_d0', '', '']
['', '', '', '', '', '', '', '', 'out_data_q0', '', '']
['', '', '', '', '', '', '', '', 'out_data_we0', '', '']
['', '', '', '', '', '', '', '', 'out_data_address1', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'out_data_d1', '', '']
['', '', '', '', '', '', '', '', 'out_data_q1', '', '']
['', '', '', '', '', '', '', '', 'out_data_we1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_d0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_q0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_we0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_address1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_d1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_q1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_we1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'in_data_empty_n', '', '']
['', '', '', '', '', '', '', '', 'in_data_read', '', '']
['', '', '', '', '', '', '', '', 'out_data_full_n', '', '']
['', '', '', '', '', '', '', '', 'out_data_write', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf3_accum_2', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'accum_in_address0', '', '']
['', '', '', '', '', '', '', '', 'accum_in_ce0', '', '']
['', '', '', '', '', '', '', '', 'accum_in_q0', '', '']
['', '', '', '', '', '', '', '', 'accum_in_address1', '', '']
['', '', '', '', '', '', '', '', 'accum_in_ce1', '', '']
['', '', '', '', '', '', '', '', 'accum_in_q1', '', '']
['', '', '', '', '', '', '', '', 'ap_return_0', '', '']
['', '', '', '', '', '', '', '', 'ap_return_1', '', '']
['', '', '', '', '', '', '', '', 'ap_return_2', '', '']
['', '', '', '', '', '', '', '', 'ap_return_3', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_accum_2
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf3_accum_3', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'accum_in_0', '', '']
['', '', '', '', '', '', '', '', 'accum_in_0_ap_vld', '', '']
['', '', '', '', '', '', '', '', 'p_read', '', '']
['', '', '', '', '', '', '', '', 'accum_in_1_read', '', '']
['', '', '', '', '', '', '', '', 'accum_in_2_read', '', '']
['', '', '', '', '', '', '', '', 'accum_in_3_read', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_accum_3
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf3_adjust', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'sums_read', '', '']
['', '', '', '', '', '', '', '', 'adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'indices_23_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_23_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_23_read', '', '']
['', '', '', '', '', '', '', '', 'ap_return', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_adjust
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf3_dot_product', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_address0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_q0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_0_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_0_q0', '', '']
['', '', '', '', '', '', '', '', 'products_0_address0', '', '']
['', '', '', '', '', '', '', '', 'products_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'products_0_we0', '', '']
['', '', '', '', '', '', '', '', 'products_0_d0', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_dot_product
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf3_filters', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'we1', '', '']
['', '', '', '', 'd1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_filters
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf3_filters_ram', '', 'addr0', '', 'ce0', '', 'q0', '', 'addr1', '', 'ce1', '', 'd1', '', 'we1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_filters_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf3_get_next_ijk', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'start_full_n', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'start_out', '', '']
['', '', '', '', '', '', '', '', 'start_write', '', '']
['', '', '', '', '', '', '', '', 'indices_0_din', '', '']
['', '', '', '', '', '', '', '', 'indices_0_full_n', '', '']
['', '', '', '', '', '', '', '', 'indices_0_write', '', '']
['', '', '', '', '', '', '', '', 'indices_1_din', '', '']
['', '', '', '', '', '', '', '', 'indices_1_full_n', '', '']
['', '', '', '', '', '', '', '', 'indices_1_write', '', '']
['', '', '', '', '', '', '', '', 'indices_2_out_din', '', '']
['', '', '', '', '', '', '', '', 'indices_2_out_full_n', '', '']
['', '', '', '', '', '', '', '', 'indices_2_out_write', '', '']
['', '', '', '', '', '', '', '', 'indices_2_out1_din', '', '']
['', '', '', '', '', '', '', '', 'indices_2_out1_full_n', '', '']
['', '', '', '', '', '', '', '', 'indices_2_out1_write', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_get_next_ijk
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf3_readFilters30', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'filter_data_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_q0', '', '']
['', '', '', '', '', '', '', '', 'indices_23_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_23_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_23_read', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_0_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_0_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_0_d0', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readFilters30
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf3_readInputs', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'in_data_address0', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'in_data_q0', '', '']
['', '', '', '', '', '', '', '', 'indices_01_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_01_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_01_read', '', '']
['', '', '', '', '', '', '', '', 'indices_12_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_12_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_12_read', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_address0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_we0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_d0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_address1', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_ce1', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_we1', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_d1', '', '']
['', '', '', '', '', '', '', '', 'indices_01_out_din', '', '']
['', '', '', '', '', '', '', '', 'indices_01_out_full_n', '', '']
['', '', '', '', '', '', '', '', 'indices_01_out_write', '', '']
['', '', '', '', '', '', '', '', 'indices_12_out_din', '', '']
['', '', '', '', '', '', '', '', 'indices_12_out_full_n', '', '']
['', '', '', '', '', '', '', '', 'indices_12_out_write', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf3_writeOutputs_unaligned', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'indices_01_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_01_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_01_read', '', '']
['', '', '', '', '', '', '', '', 'indices_12_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_12_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_12_read', '', '']
['', '', '', '', '', '', '', '', 'p_read', '', '']
['', '', '', '', '', '', '', '', 'out_data_address1', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'out_data_we1', '', '']
['', '', '', '', '', '', '', '', 'out_data_d1', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_writeOutputs_unaligned
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf4_111', '', '', '']
['', '', '', '', '', '', '', '', 'in_data_address0', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'in_data_d0', '', '']
['', '', '', '', '', '', '', '', 'in_data_q0', '', '']
['', '', '', '', '', '', '', '', 'in_data_we0', '', '']
['', '', '', '', '', '', '', '', 'in_data_address1', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'in_data_d1', '', '']
['', '', '', '', '', '', '', '', 'in_data_q1', '', '']
['', '', '', '', '', '', '', '', 'in_data_we1', '', '']
['', '', '', '', '', '', '', '', 'out_data_address0', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'out_data_d0', '', '']
['', '', '', '', '', '', '', '', 'out_data_q0', '', '']
['', '', '', '', '', '', '', '', 'out_data_we0', '', '']
['', '', '', '', '', '', '', '', 'out_data_address1', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'out_data_d1', '', '']
['', '', '', '', '', '', '', '', 'out_data_q1', '', '']
['', '', '', '', '', '', '', '', 'out_data_we1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_0_address0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_0_d0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_0_q0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_0_we0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_0_address1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_0_ce1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_0_d1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_0_q1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_0_we1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_1_address0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_1_d0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_1_q0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_1_we0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_1_address1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_1_ce1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_1_d1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_1_q1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_1_we1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_2_address0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_2_d0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_2_q0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_2_we0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_2_address1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_2_ce1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_2_d1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_2_q1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_2_we1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_3_address0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_3_d0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_3_q0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_3_we0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_3_address1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_3_ce1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_3_d1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_3_q1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_3_we1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_d0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_we0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_d1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_q1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_we1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_d0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_we0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_d1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_q1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_we1', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'in_data_empty_n', '', '']
['', '', '', '', '', '', '', '', 'in_data_read', '', '']
['', '', '', '', '', '', '', '', 'out_data_full_n', '', '']
['', '', '', '', '', '', '', '', 'out_data_write', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_111
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf4_accum_1', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'accum_in_address0', '', '']
['', '', '', '', '', '', '', '', 'accum_in_ce0', '', '']
['', '', '', '', '', '', '', '', 'accum_in_q0', '', '']
['', '', '', '', '', '', '', '', 'accum_in_address1', '', '']
['', '', '', '', '', '', '', '', 'accum_in_ce1', '', '']
['', '', '', '', '', '', '', '', 'accum_in_q1', '', '']
['', '', '', '', '', '', '', '', 'accum_in1_address0', '', '']
['', '', '', '', '', '', '', '', 'accum_in1_ce0', '', '']
['', '', '', '', '', '', '', '', 'accum_in1_q0', '', '']
['', '', '', '', '', '', '', '', 'accum_in1_address1', '', '']
['', '', '', '', '', '', '', '', 'accum_in1_ce1', '', '']
['', '', '', '', '', '', '', '', 'accum_in1_q1', '', '']
['', '', '', '', '', '', '', '', 'accum_in2_address0', '', '']
['', '', '', '', '', '', '', '', 'accum_in2_ce0', '', '']
['', '', '', '', '', '', '', '', 'accum_in2_q0', '', '']
['', '', '', '', '', '', '', '', 'accum_in2_address1', '', '']
['', '', '', '', '', '', '', '', 'accum_in2_ce1', '', '']
['', '', '', '', '', '', '', '', 'accum_in2_q1', '', '']
['', '', '', '', '', '', '', '', 'accum_in3_address0', '', '']
['', '', '', '', '', '', '', '', 'accum_in3_ce0', '', '']
['', '', '', '', '', '', '', '', 'accum_in3_q0', '', '']
['', '', '', '', '', '', '', '', 'accum_in3_address1', '', '']
['', '', '', '', '', '', '', '', 'accum_in3_ce1', '', '']
['', '', '', '', '', '', '', '', 'accum_in3_q1', '', '']
['', '', '', '', '', '', '', '', 'accum_out_address0', '', '']
['', '', '', '', '', '', '', '', 'accum_out_ce0', '', '']
['', '', '', '', '', '', '', '', 'accum_out_we0', '', '']
['', '', '', '', '', '', '', '', 'accum_out_d0', '', '']
['', '', '', '', '', '', '', '', 'accum_out_address1', '', '']
['', '', '', '', '', '', '', '', 'accum_out_ce1', '', '']
['', '', '', '', '', '', '', '', 'accum_out_we1', '', '']
['', '', '', '', '', '', '', '', 'accum_out_d1', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_accum_1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf4_adjust', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'sums_0_read', '', '']
['', '', '', '', '', '', '', '', 'sums_1_read', '', '']
['', '', '', '', '', '', '', '', 'sums_2_read', '', '']
['', '', '', '', '', '', '', '', 'sums_3_read', '', '']
['', '', '', '', '', '', '', '', 'adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'indices_23_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_23_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_23_read', '', '']
['', '', '', '', '', '', '', '', 'indices_23_out_din', '', '']
['', '', '', '', '', '', '', '', 'indices_23_out_full_n', '', '']
['', '', '', '', '', '', '', '', 'indices_23_out_write', '', '']
['', '', '', '', '', '', '', '', 'ap_return_0', '', '']
['', '', '', '', '', '', '', '', 'ap_return_1', '', '']
['', '', '', '', '', '', '', '', 'ap_return_2', '', '']
['', '', '', '', '', '', '', '', 'ap_return_3', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_adjust
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf4_adjustments', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'we1', '', '']
['', '', '', '', 'd1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_adjustments
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf4_adjustments_ram', '', 'addr0', '', 'ce0', '', 'q0', '', 'addr1', '', 'ce1', '', 'd1', '', 'we1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_adjustments_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf4_dot_product', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_address0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_q0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_1_address0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_1_q0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_2_address0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_2_q0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_3_address0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_3_q0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_q0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_1_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_1_q0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_2_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_2_q0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_3_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_3_q0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_0_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_0_q0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_1_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_1_q0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_2_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_2_q0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_3_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_3_q0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_0_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_0_q0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_1_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_1_q0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_2_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_2_q0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_3_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_3_q0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_0_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_0_q0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_1_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_1_q0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_2_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_2_q0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_3_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_3_q0', '', '']
['', '', '', '', '', '', '', '', 'products_0_0_address0', '', '']
['', '', '', '', '', '', '', '', 'products_0_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'products_0_0_we0', '', '']
['', '', '', '', '', '', '', '', 'products_0_0_d0', '', '']
['', '', '', '', '', '', '', '', 'products_0_1_address0', '', '']
['', '', '', '', '', '', '', '', 'products_0_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'products_0_1_we0', '', '']
['', '', '', '', '', '', '', '', 'products_0_1_d0', '', '']
['', '', '', '', '', '', '', '', 'products_0_2_address0', '', '']
['', '', '', '', '', '', '', '', 'products_0_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'products_0_2_we0', '', '']
['', '', '', '', '', '', '', '', 'products_0_2_d0', '', '']
['', '', '', '', '', '', '', '', 'products_0_3_address0', '', '']
['', '', '', '', '', '', '', '', 'products_0_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'products_0_3_we0', '', '']
['', '', '', '', '', '', '', '', 'products_0_3_d0', '', '']
['', '', '', '', '', '', '', '', 'products_1_0_address0', '', '']
['', '', '', '', '', '', '', '', 'products_1_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'products_1_0_we0', '', '']
['', '', '', '', '', '', '', '', 'products_1_0_d0', '', '']
['', '', '', '', '', '', '', '', 'products_1_1_address0', '', '']
['', '', '', '', '', '', '', '', 'products_1_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'products_1_1_we0', '', '']
['', '', '', '', '', '', '', '', 'products_1_1_d0', '', '']
['', '', '', '', '', '', '', '', 'products_1_2_address0', '', '']
['', '', '', '', '', '', '', '', 'products_1_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'products_1_2_we0', '', '']
['', '', '', '', '', '', '', '', 'products_1_2_d0', '', '']
['', '', '', '', '', '', '', '', 'products_1_3_address0', '', '']
['', '', '', '', '', '', '', '', 'products_1_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'products_1_3_we0', '', '']
['', '', '', '', '', '', '', '', 'products_1_3_d0', '', '']
['', '', '', '', '', '', '', '', 'products_2_0_address0', '', '']
['', '', '', '', '', '', '', '', 'products_2_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'products_2_0_we0', '', '']
['', '', '', '', '', '', '', '', 'products_2_0_d0', '', '']
['', '', '', '', '', '', '', '', 'products_2_1_address0', '', '']
['', '', '', '', '', '', '', '', 'products_2_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'products_2_1_we0', '', '']
['', '', '', '', '', '', '', '', 'products_2_1_d0', '', '']
['', '', '', '', '', '', '', '', 'products_2_2_address0', '', '']
['', '', '', '', '', '', '', '', 'products_2_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'products_2_2_we0', '', '']
['', '', '', '', '', '', '', '', 'products_2_2_d0', '', '']
['', '', '', '', '', '', '', '', 'products_2_3_address0', '', '']
['', '', '', '', '', '', '', '', 'products_2_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'products_2_3_we0', '', '']
['', '', '', '', '', '', '', '', 'products_2_3_d0', '', '']
['', '', '', '', '', '', '', '', 'products_3_0_address0', '', '']
['', '', '', '', '', '', '', '', 'products_3_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'products_3_0_we0', '', '']
['', '', '', '', '', '', '', '', 'products_3_0_d0', '', '']
['', '', '', '', '', '', '', '', 'products_3_1_address0', '', '']
['', '', '', '', '', '', '', '', 'products_3_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'products_3_1_we0', '', '']
['', '', '', '', '', '', '', '', 'products_3_1_d0', '', '']
['', '', '', '', '', '', '', '', 'products_3_2_address0', '', '']
['', '', '', '', '', '', '', '', 'products_3_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'products_3_2_we0', '', '']
['', '', '', '', '', '', '', '', 'products_3_2_d0', '', '']
['', '', '', '', '', '', '', '', 'products_3_3_address0', '', '']
['', '', '', '', '', '', '', '', 'products_3_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'products_3_3_we0', '', '']
['', '', '', '', '', '', '', '', 'products_3_3_d0', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf4_filters_0', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'we1', '', '']
['', '', '', '', 'd1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_filters_0
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf4_filters_0_ram', '', 'addr0', '', 'ce0', '', 'q0', '', 'addr1', '', 'ce1', '', 'd1', '', 'we1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_filters_0_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf4_filters_1', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'q0', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_filters_1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['', '', 'module', 'td_fused_top_tdf4_filters_1_rom', '', '', '']
['addr0', '', 'ce0', '', 'q0', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_filters_1_rom
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf4_get_next_ijk', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'start_full_n', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'start_out', '', '']
['', '', '', '', '', '', '', '', 'start_write', '', '']
['', '', '', '', '', '', '', '', 'indices_0_din', '', '']
['', '', '', '', '', '', '', '', 'indices_0_full_n', '', '']
['', '', '', '', '', '', '', '', 'indices_0_write', '', '']
['', '', '', '', '', '', '', '', 'indices_1_din', '', '']
['', '', '', '', '', '', '', '', 'indices_1_full_n', '', '']
['', '', '', '', '', '', '', '', 'indices_1_write', '', '']
['', '', '', '', '', '', '', '', 'indices_2_out_din', '', '']
['', '', '', '', '', '', '', '', 'indices_2_out_full_n', '', '']
['', '', '', '', '', '', '', '', 'indices_2_out_write', '', '']
['', '', '', '', '', '', '', '', 'indices_2_out1_din', '', '']
['', '', '', '', '', '', '', '', 'indices_2_out1_full_n', '', '']
['', '', '', '', '', '', '', '', 'indices_2_out1_write', '', '']
['', '', '', '', '', '', '', '', 'write_r_din', '', '']
['', '', '', '', '', '', '', '', 'write_r_full_n', '', '']
['', '', '', '', '', '', '', '', 'write_r_write', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_get_next_ijk
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf4_l2_accum', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'l2_products_0_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_0_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_0_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_products_0_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_products_0_q1', '', '']
['', '', '', '', '', '', '', '', 'l2_products_1_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_1_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_1_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_products_1_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_products_1_q1', '', '']
['', '', '', '', '', '', '', '', 'l2_products_2_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_2_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_2_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_products_2_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_products_2_q1', '', '']
['', '', '', '', '', '', '', '', 'l2_products_3_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_3_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_3_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_products_3_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_products_3_q1', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_0_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_0_we0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_0_d0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_0_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_0_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_0_we1', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_0_d1', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_1_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_1_we0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_1_d0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_1_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_1_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_1_we1', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_1_d1', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_2_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_2_we0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_2_d0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_2_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_2_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_2_we1', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_2_d1', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_3_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_3_we0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_3_d0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_3_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_3_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_3_we1', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_3_d1', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_accum
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf4_l2_filters_0', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'we1', '', '']
['', '', '', '', 'd1', '', '']
['', '', '', '', 'q1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_filters_0
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf4_l2_filters_0_ram', '', 'addr0', '', 'ce0', '', 'q0', '', 'addr1', '', 'ce1', '', 'd1', '', 'we1', '', 'q1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_filters_0_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf4_l2_filters_1', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'q1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_filters_1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['', '', 'module', 'td_fused_top_tdf4_l2_filters_1_rom', '', '', '']
['addr0', '', 'ce0', '', 'q0', '', 'addr1', '', 'ce1', '', 'q1', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_filters_1_rom
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf4_l2_multiply34', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'intermediate_fmaps_0_read', '', '']
['', '', '', '', '', '', '', '', 'intermediate_fmaps_1_read', '', '']
['', '', '', '', '', '', '', '', 'intermediate_fmaps_2_read', '', '']
['', '', '', '', '', '', '', '', 'intermediate_fmaps_3_read', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_q1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_q1', '', '']
['', '', '', '', '', '', '', '', 'l2_products_0_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_0_we0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_0_d0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_1_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_1_we0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_1_d0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_2_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_2_we0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_2_d0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_3_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_3_we0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_3_d0', '', '']
['', '', '', '', '', '', '', '', 'indices_23_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_23_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_23_read', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_multiply34
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf4_l2_writeOutputs_1', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'indices_01_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_01_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_01_read', '', '']
['', '', '', '', '', '', '', '', 'indices_12_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_12_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_12_read', '', '']
['', '', '', '', '', '', '', '', 'write4_dout', '', '']
['', '', '', '', '', '', '', '', 'write4_empty_n', '', '']
['', '', '', '', '', '', '', '', 'write4_read', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_0_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_0_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_1_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_1_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_2_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_2_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_3_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_3_q0', '', '']
['', '', '', '', '', '', '', '', 'out_data_address1', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'out_data_we1', '', '']
['', '', '', '', '', '', '', '', 'out_data_d1', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_q0', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'we0', '', '']
['', '', '', '', 'd0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'q1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1_ram', '', 'addr0', '', 'ce0', '', 'd0', '', 'we0', '', 'addr1', '', 'ce1', '', 'q1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf4_readFilters36', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_q0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_q0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_q0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_q0', '', '']
['', '', '', '', '', '', '', '', 'indices_23_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_23_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_23_read', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_d0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_1_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_1_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_1_d0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_2_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_2_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_2_d0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_3_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_3_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_3_d0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_0_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_0_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_0_d0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_1_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_1_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_1_d0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_2_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_2_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_2_d0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_3_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_3_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_3_d0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_0_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_0_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_0_d0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_1_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_1_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_1_d0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_2_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_2_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_2_d0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_3_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_3_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_3_d0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_0_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_0_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_0_d0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_1_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_1_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_1_d0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_2_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_2_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_2_d0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_3_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_3_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_3_d0', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf4_readInputs37', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'in_data_address0', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'in_data_q0', '', '']
['', '', '', '', '', '', '', '', 'indices_01_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_01_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_01_read', '', '']
['', '', '', '', '', '', '', '', 'indices_12_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_12_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_12_read', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_address0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_we0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_d0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_1_address0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_1_we0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_1_d0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_2_address0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_2_we0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_2_d0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_3_address0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_3_we0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_3_d0', '', '']
['', '', '', '', '', '', '', '', 'indices_01_out_din', '', '']
['', '', '', '', '', '', '', '', 'indices_01_out_full_n', '', '']
['', '', '', '', '', '', '', '', 'indices_01_out_write', '', '']
['', '', '', '', '', '', '', '', 'indices_12_out_din', '', '']
['', '', '', '', '', '', '', '', 'indices_12_out_full_n', '', '']
['', '', '', '', '', '', '', '', 'indices_12_out_write', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readInputs37
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf5_110', '', '', '']
['', '', '', '', '', '', '', '', 'in_data_address0', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'in_data_d0', '', '']
['', '', '', '', '', '', '', '', 'in_data_q0', '', '']
['', '', '', '', '', '', '', '', 'in_data_we0', '', '']
['', '', '', '', '', '', '', '', 'in_data_address1', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'in_data_d1', '', '']
['', '', '', '', '', '', '', '', 'in_data_q1', '', '']
['', '', '', '', '', '', '', '', 'in_data_we1', '', '']
['', '', '', '', '', '', '', '', 'out_data_address0', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'out_data_d0', '', '']
['', '', '', '', '', '', '', '', 'out_data_q0', '', '']
['', '', '', '', '', '', '', '', 'out_data_we0', '', '']
['', '', '', '', '', '', '', '', 'out_data_address1', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'out_data_d1', '', '']
['', '', '', '', '', '', '', '', 'out_data_q1', '', '']
['', '', '', '', '', '', '', '', 'out_data_we1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_d0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_q0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_we0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_address1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_ce1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_d1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_q1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_we1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_d0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_q0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_we0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_address1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_ce1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_d1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_q1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_we1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_d0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_q0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_we0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_address1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_ce1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_d1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_q1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_we1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_d0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_q0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_we0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_address1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_ce1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_d1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_q1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_we1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'in_data_empty_n', '', '']
['', '', '', '', '', '', '', '', 'in_data_read', '', '']
['', '', '', '', '', '', '', '', 'out_data_full_n', '', '']
['', '', '', '', '', '', '', '', 'out_data_write', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_110
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf5_adjust', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'sums_0_read', '', '']
['', '', '', '', '', '', '', '', 'sums_1_read', '', '']
['', '', '', '', '', '', '', '', 'sums_2_read', '', '']
['', '', '', '', '', '', '', '', 'sums_3_read', '', '']
['', '', '', '', '', '', '', '', 'adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'input_indices_23_dout', '', '']
['', '', '', '', '', '', '', '', 'input_indices_23_empty_n', '', '']
['', '', '', '', '', '', '', '', 'input_indices_23_read', '', '']
['', '', '', '', '', '', '', '', 'input_indices_23_out_din', '', '']
['', '', '', '', '', '', '', '', 'input_indices_23_out_full_n', '', '']
['', '', '', '', '', '', '', '', 'input_indices_23_out_write', '', '']
['', '', '', '', '', '', '', '', 'ap_return_0', '', '']
['', '', '', '', '', '', '', '', 'ap_return_1', '', '']
['', '', '', '', '', '', '', '', 'ap_return_2', '', '']
['', '', '', '', '', '', '', '', 'ap_return_3', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_adjust
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf5_filters_0', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'we1', '', '']
['', '', '', '', 'd1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_filters_0
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf5_filters_0_ram', '', 'addr0', '', 'ce0', '', 'q0', '', 'addr1', '', 'ce1', '', 'd1', '', 'we1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_filters_0_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf5_filters_1', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'q0', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_filters_1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['', '', 'module', 'td_fused_top_tdf5_filters_1_rom', '', '', '']
['addr0', '', 'ce0', '', 'q0', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_filters_1_rom
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf5_poolOutputs', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'output_indices_04_dout', '', '']
['', '', '', '', '', '', '', '', 'output_indices_04_empty_n', '', '']
['', '', '', '', '', '', '', '', 'output_indices_04_read', '', '']
['', '', '', '', '', '', '', '', 'output_indices_15_dout', '', '']
['', '', '', '', '', '', '', '', 'output_indices_15_empty_n', '', '']
['', '', '', '', '', '', '', '', 'output_indices_15_read', '', '']
['', '', '', '', '', '', '', '', 'input_indices_23_dout', '', '']
['', '', '', '', '', '', '', '', 'input_indices_23_empty_n', '', '']
['', '', '', '', '', '', '', '', 'input_indices_23_read', '', '']
['', '', '', '', '', '', '', '', 'resetMaximum6_dout', '', '']
['', '', '', '', '', '', '', '', 'resetMaximum6_empty_n', '', '']
['', '', '', '', '', '', '', '', 'resetMaximum6_read', '', '']
['', '', '', '', '', '', '', '', 'storeOutput7_dout', '', '']
['', '', '', '', '', '', '', '', 'storeOutput7_empty_n', '', '']
['', '', '', '', '', '', '', '', 'storeOutput7_read', '', '']
['', '', '', '', '', '', '', '', 'outputs_0_read', '', '']
['', '', '', '', '', '', '', '', 'outputs_1_read', '', '']
['', '', '', '', '', '', '', '', 'outputs_2_read', '', '']
['', '', '', '', '', '', '', '', 'outputs_3_read', '', '']
['', '', '', '', '', '', '', '', 'out_data_address1', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'out_data_we1', '', '']
['', '', '', '', '', '', '', '', 'out_data_d1', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_poolOutputs
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf5_readFilters41', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_q0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_q0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_q0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_q0', '', '']
['', '', '', '', '', '', '', '', 'input_indices_23_dout', '', '']
['', '', '', '', '', '', '', '', 'input_indices_23_empty_n', '', '']
['', '', '', '', '', '', '', '', 'input_indices_23_read', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_d0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_1_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_1_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_1_d0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_0_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_0_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_0_d0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_1_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_1_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_1_d0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_0_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_0_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_0_d0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_1_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_1_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_1_d0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_0_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_0_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_0_d0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_1_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_1_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_1_d0', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf5_readInputs42', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'in_data_address0', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'in_data_q0', '', '']
['', '', '', '', '', '', '', '', 'i_15', '', '']
['', '', '', '', '', '', '', '', 'j_15', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_address0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_we0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_d0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_1_address0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_1_we0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_1_d0', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf5_writeOutputs_aligned', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'i', '', '']
['', '', '', '', '', '', '', '', 'j', '', '']
['', '', '', '', '', '', '', '', 'k', '', '']
['', '', '', '', '', '', '', '', 'out_data_address1', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'out_data_we1', '', '']
['', '', '', '', '', '', '', '', 'out_data_d1', '', '']
['', '', '', '', '', '', '', '', 'max_vals_5_0', '', '']
['', '', '', '', '', '', '', '', 'max_vals_5_1', '', '']
['', '', '', '', '', '', '', '', 'max_vals_5_2', '', '']
['', '', '', '', '', '', '', '', 'max_vals_5_3', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_writeOutputs_aligned
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf6_19', '', '', '']
['', '', '', '', '', '', '', '', 'in_data_address0', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'in_data_d0', '', '']
['', '', '', '', '', '', '', '', 'in_data_q0', '', '']
['', '', '', '', '', '', '', '', 'in_data_we0', '', '']
['', '', '', '', '', '', '', '', 'in_data_address1', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'in_data_d1', '', '']
['', '', '', '', '', '', '', '', 'in_data_q1', '', '']
['', '', '', '', '', '', '', '', 'in_data_we1', '', '']
['', '', '', '', '', '', '', '', 'out_data_address0', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'out_data_d0', '', '']
['', '', '', '', '', '', '', '', 'out_data_q0', '', '']
['', '', '', '', '', '', '', '', 'out_data_we0', '', '']
['', '', '', '', '', '', '', '', 'out_data_address1', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'out_data_d1', '', '']
['', '', '', '', '', '', '', '', 'out_data_q1', '', '']
['', '', '', '', '', '', '', '', 'out_data_we1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_d0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_q0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_we0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_address1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_d1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_q1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_we1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'in_data_empty_n', '', '']
['', '', '', '', '', '', '', '', 'in_data_read', '', '']
['', '', '', '', '', '', '', '', 'out_data_full_n', '', '']
['', '', '', '', '', '', '', '', 'out_data_write', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf6_accum_1', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'accum_in_0_address0', '', '']
['', '', '', '', '', '', '', '', 'accum_in_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'accum_in_0_q0', '', '']
['', '', '', '', '', '', '', '', 'accum_in_0_address1', '', '']
['', '', '', '', '', '', '', '', 'accum_in_0_ce1', '', '']
['', '', '', '', '', '', '', '', 'accum_in_0_q1', '', '']
['', '', '', '', '', '', '', '', 'accum_out_address0', '', '']
['', '', '', '', '', '', '', '', 'accum_out_ce0', '', '']
['', '', '', '', '', '', '', '', 'accum_out_we0', '', '']
['', '', '', '', '', '', '', '', 'accum_out_d0', '', '']
['', '', '', '', '', '', '', '', 'accum_out_address1', '', '']
['', '', '', '', '', '', '', '', 'accum_out_ce1', '', '']
['', '', '', '', '', '', '', '', 'accum_out_we1', '', '']
['', '', '', '', '', '', '', '', 'accum_out_d1', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_accum_1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf6_adjust', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'sums_read', '', '']
['', '', '', '', '', '', '', '', 'adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'indices_23_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_23_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_23_read', '', '']
['', '', '', '', '', '', '', '', 'ap_return', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_adjust
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf6_dot_product', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_address0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_q0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_0_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_0_q0', '', '']
['', '', '', '', '', '', '', '', 'products_0_address0', '', '']
['', '', '', '', '', '', '', '', 'products_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'products_0_we0', '', '']
['', '', '', '', '', '', '', '', 'products_0_d0', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_dot_product
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf6_filters', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'we1', '', '']
['', '', '', '', 'd1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_filters
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf6_filters_ram', '', 'addr0', '', 'ce0', '', 'q0', '', 'addr1', '', 'ce1', '', 'd1', '', 'we1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_filters_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf6_get_next_ijk', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'start_full_n', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'start_out', '', '']
['', '', '', '', '', '', '', '', 'start_write', '', '']
['', '', '', '', '', '', '', '', 'indices_0_din', '', '']
['', '', '', '', '', '', '', '', 'indices_0_full_n', '', '']
['', '', '', '', '', '', '', '', 'indices_0_write', '', '']
['', '', '', '', '', '', '', '', 'indices_1_din', '', '']
['', '', '', '', '', '', '', '', 'indices_1_full_n', '', '']
['', '', '', '', '', '', '', '', 'indices_1_write', '', '']
['', '', '', '', '', '', '', '', 'indices_2_out_din', '', '']
['', '', '', '', '', '', '', '', 'indices_2_out_full_n', '', '']
['', '', '', '', '', '', '', '', 'indices_2_out_write', '', '']
['', '', '', '', '', '', '', '', 'indices_2_out1_din', '', '']
['', '', '', '', '', '', '', '', 'indices_2_out1_full_n', '', '']
['', '', '', '', '', '', '', '', 'indices_2_out1_write', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_get_next_ijk
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf6_readFilters47', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'filter_data_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_q0', '', '']
['', '', '', '', '', '', '', '', 'indices_23_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_23_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_23_read', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_0_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_0_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_0_d0', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_readFilters47
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf6_readInputs', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'in_data_address0', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'in_data_q0', '', '']
['', '', '', '', '', '', '', '', 'indices_01_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_01_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_01_read', '', '']
['', '', '', '', '', '', '', '', 'indices_12_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_12_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_12_read', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_address0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_we0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_d0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_address1', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_ce1', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_we1', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_d1', '', '']
['', '', '', '', '', '', '', '', 'indices_01_out_din', '', '']
['', '', '', '', '', '', '', '', 'indices_01_out_full_n', '', '']
['', '', '', '', '', '', '', '', 'indices_01_out_write', '', '']
['', '', '', '', '', '', '', '', 'indices_12_out_din', '', '']
['', '', '', '', '', '', '', '', 'indices_12_out_full_n', '', '']
['', '', '', '', '', '', '', '', 'indices_12_out_write', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_readInputs
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf6_writeOutputs_unaligned', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'indices_01_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_01_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_01_read', '', '']
['', '', '', '', '', '', '', '', 'indices_12_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_12_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_12_read', '', '']
['', '', '', '', '', '', '', '', 'p_read', '', '']
['', '', '', '', '', '', '', '', 'out_data_address1', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'out_data_we1', '', '']
['', '', '', '', '', '', '', '', 'out_data_d1', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_writeOutputs_unaligned
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf7_18', '', '', '']
['', '', '', '', '', '', '', '', 'in_data_address0', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'in_data_d0', '', '']
['', '', '', '', '', '', '', '', 'in_data_q0', '', '']
['', '', '', '', '', '', '', '', 'in_data_we0', '', '']
['', '', '', '', '', '', '', '', 'in_data_address1', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'in_data_d1', '', '']
['', '', '', '', '', '', '', '', 'in_data_q1', '', '']
['', '', '', '', '', '', '', '', 'in_data_we1', '', '']
['', '', '', '', '', '', '', '', 'out_data_address0', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'out_data_d0', '', '']
['', '', '', '', '', '', '', '', 'out_data_q0', '', '']
['', '', '', '', '', '', '', '', 'out_data_we0', '', '']
['', '', '', '', '', '', '', '', 'out_data_address1', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'out_data_d1', '', '']
['', '', '', '', '', '', '', '', 'out_data_q1', '', '']
['', '', '', '', '', '', '', '', 'out_data_we1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_0_address0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_0_d0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_0_q0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_0_we0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_0_address1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_0_ce1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_0_d1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_0_q1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_0_we1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_1_address0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_1_d0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_1_q0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_1_we0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_1_address1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_1_ce1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_1_d1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_1_q1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_1_we1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_2_address0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_2_d0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_2_q0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_2_we0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_2_address1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_2_ce1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_2_d1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_2_q1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_2_we1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_3_address0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_3_d0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_3_q0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_3_we0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_3_address1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_3_ce1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_3_d1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_3_q1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_3_we1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_d0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_we0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_d1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_q1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_we1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_d0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_we0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_d1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_q1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_we1', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'in_data_empty_n', '', '']
['', '', '', '', '', '', '', '', 'in_data_read', '', '']
['', '', '', '', '', '', '', '', 'out_data_full_n', '', '']
['', '', '', '', '', '', '', '', 'out_data_write', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_18
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf7_accum_1', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'accum_in_address0', '', '']
['', '', '', '', '', '', '', '', 'accum_in_ce0', '', '']
['', '', '', '', '', '', '', '', 'accum_in_q0', '', '']
['', '', '', '', '', '', '', '', 'accum_in_address1', '', '']
['', '', '', '', '', '', '', '', 'accum_in_ce1', '', '']
['', '', '', '', '', '', '', '', 'accum_in_q1', '', '']
['', '', '', '', '', '', '', '', 'accum_in1_address0', '', '']
['', '', '', '', '', '', '', '', 'accum_in1_ce0', '', '']
['', '', '', '', '', '', '', '', 'accum_in1_q0', '', '']
['', '', '', '', '', '', '', '', 'accum_in1_address1', '', '']
['', '', '', '', '', '', '', '', 'accum_in1_ce1', '', '']
['', '', '', '', '', '', '', '', 'accum_in1_q1', '', '']
['', '', '', '', '', '', '', '', 'accum_in2_address0', '', '']
['', '', '', '', '', '', '', '', 'accum_in2_ce0', '', '']
['', '', '', '', '', '', '', '', 'accum_in2_q0', '', '']
['', '', '', '', '', '', '', '', 'accum_in2_address1', '', '']
['', '', '', '', '', '', '', '', 'accum_in2_ce1', '', '']
['', '', '', '', '', '', '', '', 'accum_in2_q1', '', '']
['', '', '', '', '', '', '', '', 'accum_in3_address0', '', '']
['', '', '', '', '', '', '', '', 'accum_in3_ce0', '', '']
['', '', '', '', '', '', '', '', 'accum_in3_q0', '', '']
['', '', '', '', '', '', '', '', 'accum_in3_address1', '', '']
['', '', '', '', '', '', '', '', 'accum_in3_ce1', '', '']
['', '', '', '', '', '', '', '', 'accum_in3_q1', '', '']
['', '', '', '', '', '', '', '', 'accum_out_address0', '', '']
['', '', '', '', '', '', '', '', 'accum_out_ce0', '', '']
['', '', '', '', '', '', '', '', 'accum_out_we0', '', '']
['', '', '', '', '', '', '', '', 'accum_out_d0', '', '']
['', '', '', '', '', '', '', '', 'accum_out_address1', '', '']
['', '', '', '', '', '', '', '', 'accum_out_ce1', '', '']
['', '', '', '', '', '', '', '', 'accum_out_we1', '', '']
['', '', '', '', '', '', '', '', 'accum_out_d1', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_accum_1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf7_adjust', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'sums_0_read', '', '']
['', '', '', '', '', '', '', '', 'sums_1_read', '', '']
['', '', '', '', '', '', '', '', 'sums_2_read', '', '']
['', '', '', '', '', '', '', '', 'sums_3_read', '', '']
['', '', '', '', '', '', '', '', 'adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'indices_23_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_23_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_23_read', '', '']
['', '', '', '', '', '', '', '', 'indices_23_out_din', '', '']
['', '', '', '', '', '', '', '', 'indices_23_out_full_n', '', '']
['', '', '', '', '', '', '', '', 'indices_23_out_write', '', '']
['', '', '', '', '', '', '', '', 'ap_return_0', '', '']
['', '', '', '', '', '', '', '', 'ap_return_1', '', '']
['', '', '', '', '', '', '', '', 'ap_return_2', '', '']
['', '', '', '', '', '', '', '', 'ap_return_3', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_adjust
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf7_adjustments', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'we1', '', '']
['', '', '', '', 'd1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_adjustments
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf7_adjustments_ram', '', 'addr0', '', 'ce0', '', 'q0', '', 'addr1', '', 'ce1', '', 'd1', '', 'we1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_adjustments_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf7_dot_product', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_address0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_q0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_1_address0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_1_q0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_2_address0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_2_q0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_3_address0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_3_q0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_q0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_1_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_1_q0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_2_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_2_q0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_3_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_3_q0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_0_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_0_q0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_1_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_1_q0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_2_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_2_q0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_3_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_3_q0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_0_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_0_q0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_1_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_1_q0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_2_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_2_q0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_3_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_3_q0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_0_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_0_q0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_1_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_1_q0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_2_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_2_q0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_3_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_3_q0', '', '']
['', '', '', '', '', '', '', '', 'products_0_0_address0', '', '']
['', '', '', '', '', '', '', '', 'products_0_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'products_0_0_we0', '', '']
['', '', '', '', '', '', '', '', 'products_0_0_d0', '', '']
['', '', '', '', '', '', '', '', 'products_0_1_address0', '', '']
['', '', '', '', '', '', '', '', 'products_0_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'products_0_1_we0', '', '']
['', '', '', '', '', '', '', '', 'products_0_1_d0', '', '']
['', '', '', '', '', '', '', '', 'products_0_2_address0', '', '']
['', '', '', '', '', '', '', '', 'products_0_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'products_0_2_we0', '', '']
['', '', '', '', '', '', '', '', 'products_0_2_d0', '', '']
['', '', '', '', '', '', '', '', 'products_0_3_address0', '', '']
['', '', '', '', '', '', '', '', 'products_0_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'products_0_3_we0', '', '']
['', '', '', '', '', '', '', '', 'products_0_3_d0', '', '']
['', '', '', '', '', '', '', '', 'products_1_0_address0', '', '']
['', '', '', '', '', '', '', '', 'products_1_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'products_1_0_we0', '', '']
['', '', '', '', '', '', '', '', 'products_1_0_d0', '', '']
['', '', '', '', '', '', '', '', 'products_1_1_address0', '', '']
['', '', '', '', '', '', '', '', 'products_1_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'products_1_1_we0', '', '']
['', '', '', '', '', '', '', '', 'products_1_1_d0', '', '']
['', '', '', '', '', '', '', '', 'products_1_2_address0', '', '']
['', '', '', '', '', '', '', '', 'products_1_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'products_1_2_we0', '', '']
['', '', '', '', '', '', '', '', 'products_1_2_d0', '', '']
['', '', '', '', '', '', '', '', 'products_1_3_address0', '', '']
['', '', '', '', '', '', '', '', 'products_1_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'products_1_3_we0', '', '']
['', '', '', '', '', '', '', '', 'products_1_3_d0', '', '']
['', '', '', '', '', '', '', '', 'products_2_0_address0', '', '']
['', '', '', '', '', '', '', '', 'products_2_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'products_2_0_we0', '', '']
['', '', '', '', '', '', '', '', 'products_2_0_d0', '', '']
['', '', '', '', '', '', '', '', 'products_2_1_address0', '', '']
['', '', '', '', '', '', '', '', 'products_2_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'products_2_1_we0', '', '']
['', '', '', '', '', '', '', '', 'products_2_1_d0', '', '']
['', '', '', '', '', '', '', '', 'products_2_2_address0', '', '']
['', '', '', '', '', '', '', '', 'products_2_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'products_2_2_we0', '', '']
['', '', '', '', '', '', '', '', 'products_2_2_d0', '', '']
['', '', '', '', '', '', '', '', 'products_2_3_address0', '', '']
['', '', '', '', '', '', '', '', 'products_2_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'products_2_3_we0', '', '']
['', '', '', '', '', '', '', '', 'products_2_3_d0', '', '']
['', '', '', '', '', '', '', '', 'products_3_0_address0', '', '']
['', '', '', '', '', '', '', '', 'products_3_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'products_3_0_we0', '', '']
['', '', '', '', '', '', '', '', 'products_3_0_d0', '', '']
['', '', '', '', '', '', '', '', 'products_3_1_address0', '', '']
['', '', '', '', '', '', '', '', 'products_3_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'products_3_1_we0', '', '']
['', '', '', '', '', '', '', '', 'products_3_1_d0', '', '']
['', '', '', '', '', '', '', '', 'products_3_2_address0', '', '']
['', '', '', '', '', '', '', '', 'products_3_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'products_3_2_we0', '', '']
['', '', '', '', '', '', '', '', 'products_3_2_d0', '', '']
['', '', '', '', '', '', '', '', 'products_3_3_address0', '', '']
['', '', '', '', '', '', '', '', 'products_3_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'products_3_3_we0', '', '']
['', '', '', '', '', '', '', '', 'products_3_3_d0', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_dot_product
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf7_filters_0', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'we1', '', '']
['', '', '', '', 'd1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_filters_0
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf7_filters_0_ram', '', 'addr0', '', 'ce0', '', 'q0', '', 'addr1', '', 'ce1', '', 'd1', '', 'we1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_filters_0_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf7_filters_1', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'q0', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_filters_1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['', '', 'module', 'td_fused_top_tdf7_filters_1_rom', '', '', '']
['addr0', '', 'ce0', '', 'q0', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_filters_1_rom
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf7_get_next_ijk', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'start_full_n', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'start_out', '', '']
['', '', '', '', '', '', '', '', 'start_write', '', '']
['', '', '', '', '', '', '', '', 'indices_0_din', '', '']
['', '', '', '', '', '', '', '', 'indices_0_full_n', '', '']
['', '', '', '', '', '', '', '', 'indices_0_write', '', '']
['', '', '', '', '', '', '', '', 'indices_1_din', '', '']
['', '', '', '', '', '', '', '', 'indices_1_full_n', '', '']
['', '', '', '', '', '', '', '', 'indices_1_write', '', '']
['', '', '', '', '', '', '', '', 'indices_2_out_din', '', '']
['', '', '', '', '', '', '', '', 'indices_2_out_full_n', '', '']
['', '', '', '', '', '', '', '', 'indices_2_out_write', '', '']
['', '', '', '', '', '', '', '', 'indices_2_out1_din', '', '']
['', '', '', '', '', '', '', '', 'indices_2_out1_full_n', '', '']
['', '', '', '', '', '', '', '', 'indices_2_out1_write', '', '']
['', '', '', '', '', '', '', '', 'write_r_din', '', '']
['', '', '', '', '', '', '', '', 'write_r_full_n', '', '']
['', '', '', '', '', '', '', '', 'write_r_write', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_get_next_ijk
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf7_l2_accum', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'l2_products_0_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_0_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_0_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_products_0_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_products_0_q1', '', '']
['', '', '', '', '', '', '', '', 'l2_products_1_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_1_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_1_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_products_1_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_products_1_q1', '', '']
['', '', '', '', '', '', '', '', 'l2_products_2_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_2_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_2_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_products_2_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_products_2_q1', '', '']
['', '', '', '', '', '', '', '', 'l2_products_3_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_3_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_3_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_products_3_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_products_3_q1', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_0_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_0_we0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_0_d0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_0_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_0_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_0_we1', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_0_d1', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_1_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_1_we0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_1_d0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_1_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_1_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_1_we1', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_1_d1', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_2_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_2_we0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_2_d0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_2_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_2_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_2_we1', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_2_d1', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_3_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_3_we0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_3_d0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_3_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_3_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_3_we1', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_3_d1', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_accum
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf7_l2_filters_0', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'we1', '', '']
['', '', '', '', 'd1', '', '']
['', '', '', '', 'q1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_filters_0
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf7_l2_filters_0_ram', '', 'addr0', '', 'ce0', '', 'q0', '', 'addr1', '', 'ce1', '', 'd1', '', 'we1', '', 'q1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_filters_0_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf7_l2_filters_1', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'q1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_filters_1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['', '', 'module', 'td_fused_top_tdf7_l2_filters_1_rom', '', '', '']
['addr0', '', 'ce0', '', 'q0', '', 'addr1', '', 'ce1', '', 'q1', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_filters_1_rom
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf7_l2_multiply51', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'intermediate_fmaps_0_read', '', '']
['', '', '', '', '', '', '', '', 'intermediate_fmaps_1_read', '', '']
['', '', '', '', '', '', '', '', 'intermediate_fmaps_2_read', '', '']
['', '', '', '', '', '', '', '', 'intermediate_fmaps_3_read', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_0_q1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_1_q1', '', '']
['', '', '', '', '', '', '', '', 'l2_products_0_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_0_we0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_0_d0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_1_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_1_we0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_1_d0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_2_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_2_we0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_2_d0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_3_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_3_we0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_3_d0', '', '']
['', '', '', '', '', '', '', '', 'indices_23_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_23_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_23_read', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf7_l2_writeOutputs_1', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'indices_01_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_01_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_01_read', '', '']
['', '', '', '', '', '', '', '', 'indices_12_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_12_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_12_read', '', '']
['', '', '', '', '', '', '', '', 'write4_dout', '', '']
['', '', '', '', '', '', '', '', 'write4_empty_n', '', '']
['', '', '', '', '', '', '', '', 'write4_read', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_0_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_0_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_1_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_1_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_2_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_2_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_3_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_3_q0', '', '']
['', '', '', '', '', '', '', '', 'out_data_address1', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'out_data_we1', '', '']
['', '', '', '', '', '', '', '', 'out_data_d1', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_q0', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_writeOutputs_1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf7_l2_writeOutputs_1_running_sums', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'we0', '', '']
['', '', '', '', 'd0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'q1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_writeOutputs_1_running_sums
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf7_l2_writeOutputs_1_running_sums_ram', '', 'addr0', '', 'ce0', '', 'd0', '', 'we0', '', 'addr1', '', 'ce1', '', 'q1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_writeOutputs_1_running_sums_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf7_readFilters53', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_q0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_q0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_q0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_q0', '', '']
['', '', '', '', '', '', '', '', 'indices_23_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_23_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_23_read', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_d0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_1_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_1_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_1_d0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_2_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_2_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_2_d0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_3_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_3_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_3_d0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_0_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_0_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_0_d0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_1_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_1_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_1_d0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_2_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_2_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_2_d0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_3_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_3_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_3_d0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_0_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_0_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_0_d0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_1_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_1_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_1_d0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_2_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_2_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_2_d0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_3_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_3_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_3_d0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_0_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_0_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_0_d0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_1_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_1_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_1_d0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_2_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_2_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_2_d0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_3_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_3_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_3_d0', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf7_readInputs54', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'in_data_address0', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'in_data_q0', '', '']
['', '', '', '', '', '', '', '', 'indices_01_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_01_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_01_read', '', '']
['', '', '', '', '', '', '', '', 'indices_12_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_12_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_12_read', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_address0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_we0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_d0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_1_address0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_1_we0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_1_d0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_2_address0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_2_we0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_2_d0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_3_address0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_3_we0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_3_d0', '', '']
['', '', '', '', '', '', '', '', 'indices_01_out_din', '', '']
['', '', '', '', '', '', '', '', 'indices_01_out_full_n', '', '']
['', '', '', '', '', '', '', '', 'indices_01_out_write', '', '']
['', '', '', '', '', '', '', '', 'indices_12_out_din', '', '']
['', '', '', '', '', '', '', '', 'indices_12_out_full_n', '', '']
['', '', '', '', '', '', '', '', 'indices_12_out_write', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readInputs54
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf8_17', '', '', '']
['', '', '', '', '', '', '', '', 'in_data_address0', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'in_data_d0', '', '']
['', '', '', '', '', '', '', '', 'in_data_q0', '', '']
['', '', '', '', '', '', '', '', 'in_data_we0', '', '']
['', '', '', '', '', '', '', '', 'in_data_address1', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'in_data_d1', '', '']
['', '', '', '', '', '', '', '', 'in_data_q1', '', '']
['', '', '', '', '', '', '', '', 'in_data_we1', '', '']
['', '', '', '', '', '', '', '', 'out_data_address0', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'out_data_d0', '', '']
['', '', '', '', '', '', '', '', 'out_data_q0', '', '']
['', '', '', '', '', '', '', '', 'out_data_we0', '', '']
['', '', '', '', '', '', '', '', 'out_data_address1', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'out_data_d1', '', '']
['', '', '', '', '', '', '', '', 'out_data_q1', '', '']
['', '', '', '', '', '', '', '', 'out_data_we1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_d0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_q0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_we0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_address1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_ce1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_d1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_q1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_we1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_d0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_q0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_we0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_address1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_ce1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_d1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_q1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_we1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_d0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_q0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_we0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_address1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_ce1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_d1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_q1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_we1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_d0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_q0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_we0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_address1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_ce1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_d1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_q1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_we1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'in_data_empty_n', '', '']
['', '', '', '', '', '', '', '', 'in_data_read', '', '']
['', '', '', '', '', '', '', '', 'out_data_full_n', '', '']
['', '', '', '', '', '', '', '', 'out_data_write', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_17
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf8_accum_1', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'accum_in_address0', '', '']
['', '', '', '', '', '', '', '', 'accum_in_ce0', '', '']
['', '', '', '', '', '', '', '', 'accum_in_q0', '', '']
['', '', '', '', '', '', '', '', 'accum_in_address1', '', '']
['', '', '', '', '', '', '', '', 'accum_in_ce1', '', '']
['', '', '', '', '', '', '', '', 'accum_in_q1', '', '']
['', '', '', '', '', '', '', '', 'accum_in1_address0', '', '']
['', '', '', '', '', '', '', '', 'accum_in1_ce0', '', '']
['', '', '', '', '', '', '', '', 'accum_in1_q0', '', '']
['', '', '', '', '', '', '', '', 'accum_in1_address1', '', '']
['', '', '', '', '', '', '', '', 'accum_in1_ce1', '', '']
['', '', '', '', '', '', '', '', 'accum_in1_q1', '', '']
['', '', '', '', '', '', '', '', 'accum_out_address0', '', '']
['', '', '', '', '', '', '', '', 'accum_out_ce0', '', '']
['', '', '', '', '', '', '', '', 'accum_out_we0', '', '']
['', '', '', '', '', '', '', '', 'accum_out_d0', '', '']
['', '', '', '', '', '', '', '', 'accum_out_address1', '', '']
['', '', '', '', '', '', '', '', 'accum_out_ce1', '', '']
['', '', '', '', '', '', '', '', 'accum_out_we1', '', '']
['', '', '', '', '', '', '', '', 'accum_out_d1', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_accum_1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf8_accum_2', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'accum_in_10', '', '']
['', '', '', '', '', '', '', '', 'accum_in_10_ap_vld', '', '']
['', '', '', '', '', '', '', '', 'accum_in_address0', '', '']
['', '', '', '', '', '', '', '', 'accum_in_ce0', '', '']
['', '', '', '', '', '', '', '', 'accum_in_q0', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_accum_2
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf8_adjust', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'sums_0_read', '', '']
['', '', '', '', '', '', '', '', 'sums_1_read', '', '']
['', '', '', '', '', '', '', '', 'sums_2_read', '', '']
['', '', '', '', '', '', '', '', 'sums_3_read', '', '']
['', '', '', '', '', '', '', '', 'adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'input_indices_23_dout', '', '']
['', '', '', '', '', '', '', '', 'input_indices_23_empty_n', '', '']
['', '', '', '', '', '', '', '', 'input_indices_23_read', '', '']
['', '', '', '', '', '', '', '', 'input_indices_23_out_din', '', '']
['', '', '', '', '', '', '', '', 'input_indices_23_out_full_n', '', '']
['', '', '', '', '', '', '', '', 'input_indices_23_out_write', '', '']
['', '', '', '', '', '', '', '', 'ap_return_0', '', '']
['', '', '', '', '', '', '', '', 'ap_return_1', '', '']
['', '', '', '', '', '', '', '', 'ap_return_2', '', '']
['', '', '', '', '', '', '', '', 'ap_return_3', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_adjust
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf8_dot_product', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_address0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_q0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_1_address0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_1_q0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_q0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_1_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_1_q0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_0_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_0_q0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_1_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_1_q0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_0_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_0_q0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_1_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_1_q0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_0_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_0_q0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_1_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_1_q0', '', '']
['', '', '', '', '', '', '', '', 'products_0_0_address0', '', '']
['', '', '', '', '', '', '', '', 'products_0_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'products_0_0_we0', '', '']
['', '', '', '', '', '', '', '', 'products_0_0_d0', '', '']
['', '', '', '', '', '', '', '', 'products_0_1_address0', '', '']
['', '', '', '', '', '', '', '', 'products_0_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'products_0_1_we0', '', '']
['', '', '', '', '', '', '', '', 'products_0_1_d0', '', '']
['', '', '', '', '', '', '', '', 'products_1_0_address0', '', '']
['', '', '', '', '', '', '', '', 'products_1_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'products_1_0_we0', '', '']
['', '', '', '', '', '', '', '', 'products_1_0_d0', '', '']
['', '', '', '', '', '', '', '', 'products_1_1_address0', '', '']
['', '', '', '', '', '', '', '', 'products_1_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'products_1_1_we0', '', '']
['', '', '', '', '', '', '', '', 'products_1_1_d0', '', '']
['', '', '', '', '', '', '', '', 'products_2_0_address0', '', '']
['', '', '', '', '', '', '', '', 'products_2_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'products_2_0_we0', '', '']
['', '', '', '', '', '', '', '', 'products_2_0_d0', '', '']
['', '', '', '', '', '', '', '', 'products_2_1_address0', '', '']
['', '', '', '', '', '', '', '', 'products_2_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'products_2_1_we0', '', '']
['', '', '', '', '', '', '', '', 'products_2_1_d0', '', '']
['', '', '', '', '', '', '', '', 'products_3_0_address0', '', '']
['', '', '', '', '', '', '', '', 'products_3_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'products_3_0_we0', '', '']
['', '', '', '', '', '', '', '', 'products_3_0_d0', '', '']
['', '', '', '', '', '', '', '', 'products_3_1_address0', '', '']
['', '', '', '', '', '', '', '', 'products_3_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'products_3_1_we0', '', '']
['', '', '', '', '', '', '', '', 'products_3_1_d0', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_dot_product
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf8_filters_0', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'we1', '', '']
['', '', '', '', 'd1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_filters_0
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf8_filters_0_ram', '', 'addr0', '', 'ce0', '', 'q0', '', 'addr1', '', 'ce1', '', 'd1', '', 'we1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_filters_0_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf8_filters_1', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'q0', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_filters_1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['', '', 'module', 'td_fused_top_tdf8_filters_1_rom', '', '', '']
['addr0', '', 'ce0', '', 'q0', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_filters_1_rom
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf8_poolOutputs', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'output_indices_04_dout', '', '']
['', '', '', '', '', '', '', '', 'output_indices_04_empty_n', '', '']
['', '', '', '', '', '', '', '', 'output_indices_04_read', '', '']
['', '', '', '', '', '', '', '', 'output_indices_15_dout', '', '']
['', '', '', '', '', '', '', '', 'output_indices_15_empty_n', '', '']
['', '', '', '', '', '', '', '', 'output_indices_15_read', '', '']
['', '', '', '', '', '', '', '', 'input_indices_23_dout', '', '']
['', '', '', '', '', '', '', '', 'input_indices_23_empty_n', '', '']
['', '', '', '', '', '', '', '', 'input_indices_23_read', '', '']
['', '', '', '', '', '', '', '', 'resetMaximum6_dout', '', '']
['', '', '', '', '', '', '', '', 'resetMaximum6_empty_n', '', '']
['', '', '', '', '', '', '', '', 'resetMaximum6_read', '', '']
['', '', '', '', '', '', '', '', 'storeOutput7_dout', '', '']
['', '', '', '', '', '', '', '', 'storeOutput7_empty_n', '', '']
['', '', '', '', '', '', '', '', 'storeOutput7_read', '', '']
['', '', '', '', '', '', '', '', 'outputs_0_read', '', '']
['', '', '', '', '', '', '', '', 'outputs_1_read', '', '']
['', '', '', '', '', '', '', '', 'outputs_2_read', '', '']
['', '', '', '', '', '', '', '', 'outputs_3_read', '', '']
['', '', '', '', '', '', '', '', 'out_data_address1', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'out_data_we1', '', '']
['', '', '', '', '', '', '', '', 'out_data_d1', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_poolOutputs
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf8_readFilters58', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_0_q0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_1_q0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_2_q0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_3_q0', '', '']
['', '', '', '', '', '', '', '', 'input_indices_23_dout', '', '']
['', '', '', '', '', '', '', '', 'input_indices_23_empty_n', '', '']
['', '', '', '', '', '', '', '', 'input_indices_23_read', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_d0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_1_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_1_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_1_d0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_0_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_0_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_0_d0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_1_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_1_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_1_1_d0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_0_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_0_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_0_d0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_1_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_1_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_2_1_d0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_0_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_0_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_0_d0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_1_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_1_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_3_1_d0', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readFilters58
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf8_readInputs59', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'in_data_address0', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'in_data_q0', '', '']
['', '', '', '', '', '', '', '', 'i_13', '', '']
['', '', '', '', '', '', '', '', 'j_13', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_address0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_we0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_d0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_1_address0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_1_ce0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_1_we0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_1_d0', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf8_writeOutputs_aligned', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'i', '', '']
['', '', '', '', '', '', '', '', 'j', '', '']
['', '', '', '', '', '', '', '', 'k', '', '']
['', '', '', '', '', '', '', '', 'out_data_address1', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'out_data_we1', '', '']
['', '', '', '', '', '', '', '', 'out_data_d1', '', '']
['', '', '', '', '', '', '', '', 'max_vals_0', '', '']
['', '', '', '', '', '', '', '', 'max_vals_1', '', '']
['', '', '', '', '', '', '', '', 'max_vals_2', '', '']
['', '', '', '', '', '', '', '', 'max_vals', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_writeOutputs_aligned
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf9_16', '', '', '']
['', '', '', '', '', '', '', '', 'in_data_address0', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'in_data_d0', '', '']
['', '', '', '', '', '', '', '', 'in_data_q0', '', '']
['', '', '', '', '', '', '', '', 'in_data_we0', '', '']
['', '', '', '', '', '', '', '', 'in_data_address1', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'in_data_d1', '', '']
['', '', '', '', '', '', '', '', 'in_data_q1', '', '']
['', '', '', '', '', '', '', '', 'in_data_we1', '', '']
['', '', '', '', '', '', '', '', 'out_data_address0', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'out_data_d0', '', '']
['', '', '', '', '', '', '', '', 'out_data_q0', '', '']
['', '', '', '', '', '', '', '', 'out_data_we0', '', '']
['', '', '', '', '', '', '', '', 'out_data_address1', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'out_data_d1', '', '']
['', '', '', '', '', '', '', '', 'out_data_q1', '', '']
['', '', '', '', '', '', '', '', 'out_data_we1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_d0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_q0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_we0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_address1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_d1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_q1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_we1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'in_data_empty_n', '', '']
['', '', '', '', '', '', '', '', 'in_data_read', '', '']
['', '', '', '', '', '', '', '', 'out_data_full_n', '', '']
['', '', '', '', '', '', '', '', 'out_data_write', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf9_accum_1', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'accum_in_0_address0', '', '']
['', '', '', '', '', '', '', '', 'accum_in_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'accum_in_0_q0', '', '']
['', '', '', '', '', '', '', '', 'accum_in_0_address1', '', '']
['', '', '', '', '', '', '', '', 'accum_in_0_ce1', '', '']
['', '', '', '', '', '', '', '', 'accum_in_0_q1', '', '']
['', '', '', '', '', '', '', '', 'accum_out_address0', '', '']
['', '', '', '', '', '', '', '', 'accum_out_ce0', '', '']
['', '', '', '', '', '', '', '', 'accum_out_we0', '', '']
['', '', '', '', '', '', '', '', 'accum_out_d0', '', '']
['', '', '', '', '', '', '', '', 'accum_out_address1', '', '']
['', '', '', '', '', '', '', '', 'accum_out_ce1', '', '']
['', '', '', '', '', '', '', '', 'accum_out_we1', '', '']
['', '', '', '', '', '', '', '', 'accum_out_d1', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_accum_1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf9_adjust', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'sums_read', '', '']
['', '', '', '', '', '', '', '', 'adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'indices_23_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_23_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_23_read', '', '']
['', '', '', '', '', '', '', '', 'ap_return', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_adjust
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf9_adjustments', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'we1', '', '']
['', '', '', '', 'd1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_adjustments
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf9_adjustments_ram', '', 'addr0', '', 'ce0', '', 'q0', '', 'addr1', '', 'ce1', '', 'd1', '', 'we1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_adjustments_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf9_dot_product', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_address0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_q0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_0_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_0_q0', '', '']
['', '', '', '', '', '', '', '', 'products_0_address0', '', '']
['', '', '', '', '', '', '', '', 'products_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'products_0_we0', '', '']
['', '', '', '', '', '', '', '', 'products_0_d0', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_dot_product
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf9_filters', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'we1', '', '']
['', '', '', '', 'd1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_filters
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf9_filters_ram', '', 'addr0', '', 'ce0', '', 'q0', '', 'addr1', '', 'ce1', '', 'd1', '', 'we1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_filters_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf9_get_next_ijk', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'start_full_n', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'start_out', '', '']
['', '', '', '', '', '', '', '', 'start_write', '', '']
['', '', '', '', '', '', '', '', 'indices_0_din', '', '']
['', '', '', '', '', '', '', '', 'indices_0_full_n', '', '']
['', '', '', '', '', '', '', '', 'indices_0_write', '', '']
['', '', '', '', '', '', '', '', 'indices_1_din', '', '']
['', '', '', '', '', '', '', '', 'indices_1_full_n', '', '']
['', '', '', '', '', '', '', '', 'indices_1_write', '', '']
['', '', '', '', '', '', '', '', 'indices_2_out_din', '', '']
['', '', '', '', '', '', '', '', 'indices_2_out_full_n', '', '']
['', '', '', '', '', '', '', '', 'indices_2_out_write', '', '']
['', '', '', '', '', '', '', '', 'indices_2_out1_din', '', '']
['', '', '', '', '', '', '', '', 'indices_2_out1_full_n', '', '']
['', '', '', '', '', '', '', '', 'indices_2_out1_write', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_get_next_ijk
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf9_readFilters64', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'filter_data_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_q0', '', '']
['', '', '', '', '', '', '', '', 'indices_23_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_23_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_23_read', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_0_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_0_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_0_d0', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_readFilters64
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf9_readInputs', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'in_data_address0', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'in_data_q0', '', '']
['', '', '', '', '', '', '', '', 'indices_01_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_01_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_01_read', '', '']
['', '', '', '', '', '', '', '', 'indices_12_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_12_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_12_read', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_address0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_we0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_d0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_address1', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_ce1', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_we1', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_d1', '', '']
['', '', '', '', '', '', '', '', 'indices_01_out_din', '', '']
['', '', '', '', '', '', '', '', 'indices_01_out_full_n', '', '']
['', '', '', '', '', '', '', '', 'indices_01_out_write', '', '']
['', '', '', '', '', '', '', '', 'indices_12_out_din', '', '']
['', '', '', '', '', '', '', '', 'indices_12_out_full_n', '', '']
['', '', '', '', '', '', '', '', 'indices_12_out_write', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_readInputs
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf9_writeOutputs_unaligned', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'indices_01_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_01_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_01_read', '', '']
['', '', '', '', '', '', '', '', 'indices_12_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_12_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_12_read', '', '']
['', '', '', '', '', '', '', '', 'p_read', '', '']
['', '', '', '', '', '', '', '', 'out_data_address1', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'out_data_we1', '', '']
['', '', '', '', '', '', '', '', 'out_data_d1', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_writeOutputs_unaligned
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst_n', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'stream_in_TDATA', '', '']
['', '', '', '', '', '', '', '', 'stream_in_TVALID', '', '']
['', '', '', '', '', '', '', '', 'stream_in_TREADY', '', '']
['', '', '', '', '', '', '', '', 'stream_in_TKEEP', '', '']
['', '', '', '', '', '', '', '', 'stream_in_TSTRB', '', '']
['', '', '', '', '', '', '', '', 'stream_in_TLAST', '', '']
['', '', '', '', '', '', '', '', 'stream_out_TDATA', '', '']
['', '', '', '', '', '', '', '', 'stream_out_TVALID', '', '']
['', '', '', '', '', '', '', '', 'stream_out_TREADY', '', '']
['', '', '', '', '', '', '', '', 'stream_out_TKEEP', '', '']
['', '', '', '', '', '', '', '', 'stream_out_TSTRB', '', '']
['', '', '', '', '', '', '', '', 'stream_out_TLAST', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP37360', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'in_data_address0', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'in_data_d0', '', '']
['', '', '', '', '', '', '', '', 'in_data_q0', '', '']
['', '', '', '', '', '', '', '', 'in_data_we0', '', '']
['', '', '', '', '', '', '', '', 'in_data_address1', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'in_data_d1', '', '']
['', '', '', '', '', '', '', '', 'in_data_q1', '', '']
['', '', '', '', '', '', '', '', 'in_data_we1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_d0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_q0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_we0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_address1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_d1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_q1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_we1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'out_data_address0', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'out_data_d0', '', '']
['', '', '', '', '', '', '', '', 'out_data_q0', '', '']
['', '', '', '', '', '', '', '', 'out_data_we0', '', '']
['', '', '', '', '', '', '', '', 'out_data_address1', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'out_data_d1', '', '']
['', '', '', '', '', '', '', '', 'out_data_q1', '', '']
['', '', '', '', '', '', '', '', 'out_data_we1', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'in_data_empty_n', '', '']
['', '', '', '', '', '', '', '', 'in_data_read', '', '']
['', '', '', '', '', '', '', '', 'out_data_full_n', '', '']
['', '', '', '', '', '', '', '', 'out_data_write', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP37454', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'in_data_address0', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'in_data_d0', '', '']
['', '', '', '', '', '', '', '', 'in_data_q0', '', '']
['', '', '', '', '', '', '', '', 'in_data_we0', '', '']
['', '', '', '', '', '', '', '', 'in_data_address1', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'in_data_d1', '', '']
['', '', '', '', '', '', '', '', 'in_data_q1', '', '']
['', '', '', '', '', '', '', '', 'in_data_we1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_d0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_q0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_we0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_address1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_d1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_q1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_we1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'out_data_address0', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'out_data_d0', '', '']
['', '', '', '', '', '', '', '', 'out_data_q0', '', '']
['', '', '', '', '', '', '', '', 'out_data_we0', '', '']
['', '', '', '', '', '', '', '', 'out_data_address1', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'out_data_d1', '', '']
['', '', '', '', '', '', '', '', 'out_data_q1', '', '']
['', '', '', '', '', '', '', '', 'out_data_we1', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'in_data_empty_n', '', '']
['', '', '', '', '', '', '', '', 'in_data_read', '', '']
['', '', '', '', '', '', '', '', 'out_data_full_n', '', '']
['', '', '', '', '', '', '', '', 'out_data_write', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec', '']
['#', 'parameter', '']
['', '', '', '', 'DataWidth', '', '', '', '=', '16', '', '']
['', '', '', '', 'AddressRange', '=', '32', '', '']
['', '', '', '', 'AddressWidth', '=', '9', '', '']
['', '', '', '', 'BufferCount', '', '=', '2', '', '']
['', '', '', '', 'MemLatency', '', '', '=', '1', '', '']
['', '', '', '', 'IndexWidth', '', '', '=', '1', '']
['', '', '', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'clk', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'reset', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_write', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_full_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_we0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address0', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 'i_d0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 'i_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_we1', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address1', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 'i_d1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_read', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_empty_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_we0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address0', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 't_d0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 't_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_we1', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address1', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 't_d1', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'we0', '', '']
['', '', '', '', 'd0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'we1', '', '']
['', '', '', '', 'd1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram', '', 'addr0', '', 'ce0', '', 'd0', '', 'we0', '', 'q0', '', 'addr1', '', 'ce1', '', 'd1', '', 'we1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0', '']
['#', 'parameter', '']
['', '', '', '', 'DataWidth', '', '', '', '=', '16', '', '']
['', '', '', '', 'AddressRange', '=', '32', '', '']
['', '', '', '', 'AddressWidth', '=', '9', '', '']
['', '', '', '', 'BufferCount', '', '=', '2', '', '']
['', '', '', '', 'MemLatency', '', '', '=', '1', '', '']
['', '', '', '', 'IndexWidth', '', '', '=', '1', '']
['', '', '', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'clk', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'reset', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_write', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_full_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_we0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address0', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 'i_d0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 'i_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce1', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address1', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 'i_q1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_read', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_empty_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_we0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address0', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 't_d0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 't_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce1', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address1', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 't_q1', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'we0', '', '']
['', '', '', '', 'd0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'q1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram', '', 'addr0', '', 'ce0', '', 'd0', '', 'we0', '', 'q0', '', 'addr1', '', 'ce1', '', 'q1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0', '']
['#', 'parameter', '']
['', '', '', '', 'DataWidth', '', '', '', '=', '16', '', '']
['', '', '', '', 'AddressRange', '=', '32', '', '']
['', '', '', '', 'AddressWidth', '=', '9', '', '']
['', '', '', '', 'BufferCount', '', '=', '2', '', '']
['', '', '', '', 'IndexWidth', '', '', '=', '1', '']
['', '', '', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'clk', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'reset', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_write', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_full_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_we0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address0', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 'i_d0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 'i_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_read', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_empty_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_we0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address0', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 't_d0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 't_q0', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'we0', '', '']
['', '', '', '', 'd0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'we1', '', '']
['', '', '', '', 'd1', '', '']
['', '', '', '', 'q1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram', '', 'addr0', '', 'ce0', '', 'd0', '', 'we0', '', 'q0', '', 'addr1', '', 'ce1', '', 'd1', '', 'we1', '', 'q1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP37548', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'in_data_address0', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'in_data_d0', '', '']
['', '', '', '', '', '', '', '', 'in_data_q0', '', '']
['', '', '', '', '', '', '', '', 'in_data_we0', '', '']
['', '', '', '', '', '', '', '', 'in_data_address1', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'in_data_d1', '', '']
['', '', '', '', '', '', '', '', 'in_data_q1', '', '']
['', '', '', '', '', '', '', '', 'in_data_we1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_address0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_d0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_q0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_we0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_address1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_d1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_q1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_we1', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_d0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_we0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_d1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_q1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_we1', '', '']
['', '', '', '', '', '', '', '', 'out_data_address0', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'out_data_d0', '', '']
['', '', '', '', '', '', '', '', 'out_data_q0', '', '']
['', '', '', '', '', '', '', '', 'out_data_we0', '', '']
['', '', '', '', '', '', '', '', 'out_data_address1', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'out_data_d1', '', '']
['', '', '', '', '', '', '', '', 'out_data_q1', '', '']
['', '', '', '', '', '', '', '', 'out_data_we1', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'in_data_empty_n', '', '']
['', '', '', '', '', '', '', '', 'in_data_read', '', '']
['', '', '', '', '', '', '', '', 'out_data_full_n', '', '']
['', '', '', '', '', '', '', '', 'out_data_write', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37548
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP37644', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'in_data_address0', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'in_data_d0', '', '']
['', '', '', '', '', '', '', '', 'in_data_q0', '', '']
['', '', '', '', '', '', '', '', 'in_data_we0', '', '']
['', '', '', '', '', '', '', '', 'in_data_address1', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'in_data_d1', '', '']
['', '', '', '', '', '', '', '', 'in_data_q1', '', '']
['', '', '', '', '', '', '', '', 'in_data_we1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_d0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_q0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_we0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_address1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_d1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_q1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_we1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'out_data_address0', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'out_data_d0', '', '']
['', '', '', '', '', '', '', '', 'out_data_q0', '', '']
['', '', '', '', '', '', '', '', 'out_data_we0', '', '']
['', '', '', '', '', '', '', '', 'out_data_address1', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'out_data_d1', '', '']
['', '', '', '', '', '', '', '', 'out_data_q1', '', '']
['', '', '', '', '', '', '', '', 'out_data_we1', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'in_data_empty_n', '', '']
['', '', '', '', '', '', '', '', 'in_data_read', '', '']
['', '', '', '', '', '', '', '', 'out_data_full_n', '', '']
['', '', '', '', '', '', '', '', 'out_data_write', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP37738', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'in_data_address0', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'in_data_d0', '', '']
['', '', '', '', '', '', '', '', 'in_data_q0', '', '']
['', '', '', '', '', '', '', '', 'in_data_we0', '', '']
['', '', '', '', '', '', '', '', 'in_data_address1', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'in_data_d1', '', '']
['', '', '', '', '', '', '', '', 'in_data_q1', '', '']
['', '', '', '', '', '', '', '', 'in_data_we1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_d0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_q0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_we0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_address1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_d1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_q1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_we1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'out_data_address0', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'out_data_d0', '', '']
['', '', '', '', '', '', '', '', 'out_data_q0', '', '']
['', '', '', '', '', '', '', '', 'out_data_we0', '', '']
['', '', '', '', '', '', '', '', 'out_data_address1', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'out_data_d1', '', '']
['', '', '', '', '', '', '', '', 'out_data_q1', '', '']
['', '', '', '', '', '', '', '', 'out_data_we1', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'in_data_empty_n', '', '']
['', '', '', '', '', '', '', '', 'in_data_read', '', '']
['', '', '', '', '', '', '', '', 'out_data_full_n', '', '']
['', '', '', '', '', '', '', '', 'out_data_write', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37738
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP37738_ifmap_vec', '']
['#', 'parameter', '']
['', '', '', '', 'DataWidth', '', '', '', '=', '16', '', '']
['', '', '', '', 'AddressRange', '=', '32', '', '']
['', '', '', '', 'AddressWidth', '=', '8', '', '']
['', '', '', '', 'BufferCount', '', '=', '2', '', '']
['', '', '', '', 'MemLatency', '', '', '=', '1', '', '']
['', '', '', '', 'IndexWidth', '', '', '=', '1', '']
['', '', '', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'clk', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'reset', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_write', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_full_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_we0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address0', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 'i_d0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 'i_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_we1', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address1', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 'i_d1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_read', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_empty_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_we0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address0', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 't_d0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 't_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_we1', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address1', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 't_d1', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37738_ifmap_vec
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP37738_ifmap_vec_memcore', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'we0', '', '']
['', '', '', '', 'd0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'we1', '', '']
['', '', '', '', 'd1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37738_ifmap_vec_memcore
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP37738_ifmap_vec_memcore_ram', '', 'addr0', '', 'ce0', '', 'd0', '', 'we0', '', 'q0', '', 'addr1', '', 'ce1', '', 'd1', '', 'we1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37738_ifmap_vec_memcore_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP37832', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'in_data_address0', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'in_data_d0', '', '']
['', '', '', '', '', '', '', '', 'in_data_q0', '', '']
['', '', '', '', '', '', '', '', 'in_data_we0', '', '']
['', '', '', '', '', '', '', '', 'in_data_address1', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'in_data_d1', '', '']
['', '', '', '', '', '', '', '', 'in_data_q1', '', '']
['', '', '', '', '', '', '', '', 'in_data_we1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_address0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_d0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_q0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_we0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_address1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_d1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_q1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_we1', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_d0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_we0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_d1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_q1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_we1', '', '']
['', '', '', '', '', '', '', '', 'out_data_address0', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'out_data_d0', '', '']
['', '', '', '', '', '', '', '', 'out_data_q0', '', '']
['', '', '', '', '', '', '', '', 'out_data_we0', '', '']
['', '', '', '', '', '', '', '', 'out_data_address1', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'out_data_d1', '', '']
['', '', '', '', '', '', '', '', 'out_data_q1', '', '']
['', '', '', '', '', '', '', '', 'out_data_we1', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'in_data_empty_n', '', '']
['', '', '', '', '', '', '', '', 'in_data_read', '', '']
['', '', '', '', '', '', '', '', 'out_data_full_n', '', '']
['', '', '', '', '', '', '', '', 'out_data_write', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37832
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP37832_l2_products', '']
['#', 'parameter', '']
['', '', '', '', 'DataWidth', '', '', '', '=', '16', '', '']
['', '', '', '', 'AddressRange', '=', '32', '', '']
['', '', '', '', 'AddressWidth', '=', '4', '', '']
['', '', '', '', 'BufferCount', '', '=', '2', '', '']
['', '', '', '', 'IndexWidth', '', '', '=', '1', '']
['', '', '', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'clk', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'reset', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_write', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_full_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_we0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address0', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 'i_d0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 'i_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_read', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_empty_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_we0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address0', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 't_d0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 't_q0', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37832_l2_products
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP37928', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'in_data_address0', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'in_data_d0', '', '']
['', '', '', '', '', '', '', '', 'in_data_q0', '', '']
['', '', '', '', '', '', '', '', 'in_data_we0', '', '']
['', '', '', '', '', '', '', '', 'in_data_address1', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'in_data_d1', '', '']
['', '', '', '', '', '', '', '', 'in_data_q1', '', '']
['', '', '', '', '', '', '', '', 'in_data_we1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_d0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_q0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_we0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_address1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_d1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_q1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_we1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'out_data_address0', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'out_data_d0', '', '']
['', '', '', '', '', '', '', '', 'out_data_q0', '', '']
['', '', '', '', '', '', '', '', 'out_data_we0', '', '']
['', '', '', '', '', '', '', '', 'out_data_address1', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'out_data_d1', '', '']
['', '', '', '', '', '', '', '', 'out_data_q1', '', '']
['', '', '', '', '', '', '', '', 'out_data_we1', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'in_data_empty_n', '', '']
['', '', '', '', '', '', '', '', 'in_data_read', '', '']
['', '', '', '', '', '', '', '', 'out_data_full_n', '', '']
['', '', '', '', '', '', '', '', 'out_data_write', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37928
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP38022', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'in_data_address0', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'in_data_d0', '', '']
['', '', '', '', '', '', '', '', 'in_data_q0', '', '']
['', '', '', '', '', '', '', '', 'in_data_we0', '', '']
['', '', '', '', '', '', '', '', 'in_data_address1', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'in_data_d1', '', '']
['', '', '', '', '', '', '', '', 'in_data_q1', '', '']
['', '', '', '', '', '', '', '', 'in_data_we1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_d0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_q0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_we0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_address1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_d1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_q1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_we1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'out_data_address0', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'out_data_d0', '', '']
['', '', '', '', '', '', '', '', 'out_data_q0', '', '']
['', '', '', '', '', '', '', '', 'out_data_we0', '', '']
['', '', '', '', '', '', '', '', 'out_data_address1', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'out_data_d1', '', '']
['', '', '', '', '', '', '', '', 'out_data_q1', '', '']
['', '', '', '', '', '', '', '', 'out_data_we1', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'in_data_empty_n', '', '']
['', '', '', '', '', '', '', '', 'in_data_read', '', '']
['', '', '', '', '', '', '', '', 'out_data_full_n', '', '']
['', '', '', '', '', '', '', '', 'out_data_write', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP38116', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'in_data_address0', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'in_data_d0', '', '']
['', '', '', '', '', '', '', '', 'in_data_q0', '', '']
['', '', '', '', '', '', '', '', 'in_data_we0', '', '']
['', '', '', '', '', '', '', '', 'in_data_address1', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'in_data_d1', '', '']
['', '', '', '', '', '', '', '', 'in_data_q1', '', '']
['', '', '', '', '', '', '', '', 'in_data_we1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_d0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_q0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_we0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_address1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_d1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_q1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_we1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'out_data_address0', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'out_data_d0', '', '']
['', '', '', '', '', '', '', '', 'out_data_q0', '', '']
['', '', '', '', '', '', '', '', 'out_data_we0', '', '']
['', '', '', '', '', '', '', '', 'out_data_address1', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'out_data_d1', '', '']
['', '', '', '', '', '', '', '', 'out_data_q1', '', '']
['', '', '', '', '', '', '', '', 'out_data_we1', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'in_data_empty_n', '', '']
['', '', '', '', '', '', '', '', 'in_data_read', '', '']
['', '', '', '', '', '', '', '', 'out_data_full_n', '', '']
['', '', '', '', '', '', '', '', 'out_data_write', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38116
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP38116_accum2_out_0', '']
['#', 'parameter', '']
['', '', '', '', 'DataWidth', '', '', '', '=', '16', '', '']
['', '', '', '', 'AddressRange', '=', '32', '', '']
['', '', '', '', 'AddressWidth', '=', '3', '', '']
['', '', '', '', 'BufferCount', '', '=', '2', '', '']
['', '', '', '', 'IndexWidth', '', '', '=', '1', '']
['', '', '', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'clk', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'reset', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_write', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_full_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_we0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address0', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 'i_d0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 'i_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_read', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_empty_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_we0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address0', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 't_d0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 't_q0', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38116_accum2_out_0
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP38116_accum2_out_0_memcore', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'we0', '', '']
['', '', '', '', 'd0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'we1', '', '']
['', '', '', '', 'd1', '', '']
['', '', '', '', 'q1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38116_accum2_out_0_memcore
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP38116_accum2_out_0_memcore_ram', '', 'addr0', '', 'ce0', '', 'd0', '', 'we0', '', 'q0', '', 'addr1', '', 'ce1', '', 'd1', '', 'we1', '', 'q1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38116_accum2_out_0_memcore_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP38270', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'in_data_address0', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'in_data_d0', '', '']
['', '', '', '', '', '', '', '', 'in_data_q0', '', '']
['', '', '', '', '', '', '', '', 'in_data_we0', '', '']
['', '', '', '', '', '', '', '', 'in_data_address1', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'in_data_d1', '', '']
['', '', '', '', '', '', '', '', 'in_data_q1', '', '']
['', '', '', '', '', '', '', '', 'in_data_we1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_address0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_d0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_q0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_we0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_address1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_d1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_q1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_we1', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_d0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_we0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_d1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_q1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_we1', '', '']
['', '', '', '', '', '', '', '', 'out_data_address0', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'out_data_d0', '', '']
['', '', '', '', '', '', '', '', 'out_data_q0', '', '']
['', '', '', '', '', '', '', '', 'out_data_we0', '', '']
['', '', '', '', '', '', '', '', 'out_data_address1', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'out_data_d1', '', '']
['', '', '', '', '', '', '', '', 'out_data_q1', '', '']
['', '', '', '', '', '', '', '', 'out_data_we1', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'in_data_empty_n', '', '']
['', '', '', '', '', '', '', '', 'in_data_read', '', '']
['', '', '', '', '', '', '', '', 'out_data_full_n', '', '']
['', '', '', '', '', '', '', '', 'out_data_write', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38270
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP38270_ifmap_vec', '']
['#', 'parameter', '']
['', '', '', '', 'DataWidth', '', '', '', '=', '16', '', '']
['', '', '', '', 'AddressRange', '=', '32', '', '']
['', '', '', '', 'AddressWidth', '=', '10', '', '']
['', '', '', '', 'BufferCount', '', '=', '2', '', '']
['', '', '', '', 'MemLatency', '', '', '=', '1', '', '']
['', '', '', '', 'IndexWidth', '', '', '=', '1', '']
['', '', '', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'clk', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'reset', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_write', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_full_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_we0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address0', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 'i_d0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 'i_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_we1', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address1', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 'i_d1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_read', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_empty_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_we0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address0', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 't_d0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 't_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_we1', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address1', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 't_d1', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38270_ifmap_vec
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP38270_ifmap_vec_memcore', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'we0', '', '']
['', '', '', '', 'd0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'we1', '', '']
['', '', '', '', 'd1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38270_ifmap_vec_memcore
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP38270_ifmap_vec_memcore_ram', '', 'addr0', '', 'ce0', '', 'd0', '', 'we0', '', 'q0', '', 'addr1', '', 'ce1', '', 'd1', '', 'we1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38270_ifmap_vec_memcore_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP38270_products_0', '']
['#', 'parameter', '']
['', '', '', '', 'DataWidth', '', '', '', '=', '16', '', '']
['', '', '', '', 'AddressRange', '=', '32', '', '']
['', '', '', '', 'AddressWidth', '=', '10', '', '']
['', '', '', '', 'BufferCount', '', '=', '2', '', '']
['', '', '', '', 'MemLatency', '', '', '=', '1', '', '']
['', '', '', '', 'IndexWidth', '', '', '=', '1', '']
['', '', '', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'clk', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'reset', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_write', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_full_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_we0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address0', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 'i_d0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 'i_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce1', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address1', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 'i_q1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_read', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_empty_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_we0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address0', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 't_d0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 't_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce1', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address1', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 't_q1', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38270_products_0
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP38270_products_0_memcore', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'we0', '', '']
['', '', '', '', 'd0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'q1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38270_products_0_memcore
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP38270_products_0_memcore_ram', '', 'addr0', '', 'ce0', '', 'd0', '', 'we0', '', 'q0', '', 'addr1', '', 'ce1', '', 'q1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38270_products_0_memcore_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP38364', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'in_data_address0', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'in_data_d0', '', '']
['', '', '', '', '', '', '', '', 'in_data_q0', '', '']
['', '', '', '', '', '', '', '', 'in_data_we0', '', '']
['', '', '', '', '', '', '', '', 'in_data_address1', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'in_data_d1', '', '']
['', '', '', '', '', '', '', '', 'in_data_q1', '', '']
['', '', '', '', '', '', '', '', 'in_data_we1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_address0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_d0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_q0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_we0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_address1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_d1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_q1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_we1', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_d0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_we0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_d1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_q1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_we1', '', '']
['', '', '', '', '', '', '', '', 'out_data_address0', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'out_data_d0', '', '']
['', '', '', '', '', '', '', '', 'out_data_q0', '', '']
['', '', '', '', '', '', '', '', 'out_data_we0', '', '']
['', '', '', '', '', '', '', '', 'out_data_address1', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'out_data_d1', '', '']
['', '', '', '', '', '', '', '', 'out_data_q1', '', '']
['', '', '', '', '', '', '', '', 'out_data_we1', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'in_data_empty_n', '', '']
['', '', '', '', '', '', '', '', 'in_data_read', '', '']
['', '', '', '', '', '', '', '', 'out_data_full_n', '', '']
['', '', '', '', '', '', '', '', 'out_data_write', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38364
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_dataflow_in_loop_TOP_LOOP76', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'in_data_address0', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'in_data_d0', '', '']
['', '', '', '', '', '', '', '', 'in_data_q0', '', '']
['', '', '', '', '', '', '', '', 'in_data_we0', '', '']
['', '', '', '', '', '', '', '', 'in_data_address1', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'in_data_d1', '', '']
['', '', '', '', '', '', '', '', 'in_data_q1', '', '']
['', '', '', '', '', '', '', '', 'in_data_we1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_d0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_q0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_we0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_address1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_d1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_q1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_we1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'out_data_address0', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'out_data_d0', '', '']
['', '', '', '', '', '', '', '', 'out_data_q0', '', '']
['', '', '', '', '', '', '', '', 'out_data_we0', '', '']
['', '', '', '', '', '', '', '', 'out_data_address1', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'out_data_d1', '', '']
['', '', '', '', '', '', '', '', 'out_data_q1', '', '']
['', '', '', '', '', '', '', '', 'out_data_we1', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'in_data_empty_n', '', '']
['', '', '', '', '', '', '', '', 'in_data_read', '', '']
['', '', '', '', '', '', '', '', 'out_data_full_n', '', '']
['', '', '', '', '', '', '', '', 'out_data_write', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_fifo_w10_d2_S', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'if_empty_n', '', '']
['', '', '', '', 'if_read_ce', '', '']
['', '', '', '', 'if_read', '', '']
['', '', '', '', 'if_dout', '', '']
['', '', '', '', 'if_full_n', '', '']
['', '', '', '', 'if_write_ce', '', '']
['', '', '', '', 'if_write', '', '']
['', '', '', '', 'if_din', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w10_d2_S
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w10_d2_S_shiftReg', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'data', '', '']
['', '', '', '', 'ce', '', '']
['', '', '', '', 'a', '', '']
['', '', '', '', 'q', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w10_d2_S_shiftReg
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w10_d8_S', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'if_empty_n', '', '']
['', '', '', '', 'if_read_ce', '', '']
['', '', '', '', 'if_read', '', '']
['', '', '', '', 'if_dout', '', '']
['', '', '', '', 'if_full_n', '', '']
['', '', '', '', 'if_write_ce', '', '']
['', '', '', '', 'if_write', '', '']
['', '', '', '', 'if_din', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w10_d8_S
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w10_d8_S_shiftReg', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'data', '', '']
['', '', '', '', 'ce', '', '']
['', '', '', '', 'a', '', '']
['', '', '', '', 'q', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w10_d8_S_shiftReg
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w11_d2_S', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'if_empty_n', '', '']
['', '', '', '', 'if_read_ce', '', '']
['', '', '', '', 'if_read', '', '']
['', '', '', '', 'if_dout', '', '']
['', '', '', '', 'if_full_n', '', '']
['', '', '', '', 'if_write_ce', '', '']
['', '', '', '', 'if_write', '', '']
['', '', '', '', 'if_din', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w11_d2_S
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w11_d2_S_shiftReg', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'data', '', '']
['', '', '', '', 'ce', '', '']
['', '', '', '', 'a', '', '']
['', '', '', '', 'q', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w11_d2_S_shiftReg
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w11_d7_S', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'if_empty_n', '', '']
['', '', '', '', 'if_read_ce', '', '']
['', '', '', '', 'if_read', '', '']
['', '', '', '', 'if_dout', '', '']
['', '', '', '', 'if_full_n', '', '']
['', '', '', '', 'if_write_ce', '', '']
['', '', '', '', 'if_write', '', '']
['', '', '', '', 'if_din', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w11_d7_S
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w11_d7_S_shiftReg', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'data', '', '']
['', '', '', '', 'ce', '', '']
['', '', '', '', 'a', '', '']
['', '', '', '', 'q', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w11_d7_S_shiftReg
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w12_d7_S', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'if_empty_n', '', '']
['', '', '', '', 'if_read_ce', '', '']
['', '', '', '', 'if_read', '', '']
['', '', '', '', 'if_dout', '', '']
['', '', '', '', 'if_full_n', '', '']
['', '', '', '', 'if_write_ce', '', '']
['', '', '', '', 'if_write', '', '']
['', '', '', '', 'if_din', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w12_d7_S
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w12_d7_S_shiftReg', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'data', '', '']
['', '', '', '', 'ce', '', '']
['', '', '', '', 'a', '', '']
['', '', '', '', 'q', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w12_d7_S_shiftReg
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w13_d2_S', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'if_empty_n', '', '']
['', '', '', '', 'if_read_ce', '', '']
['', '', '', '', 'if_read', '', '']
['', '', '', '', 'if_dout', '', '']
['', '', '', '', 'if_full_n', '', '']
['', '', '', '', 'if_write_ce', '', '']
['', '', '', '', 'if_write', '', '']
['', '', '', '', 'if_din', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w13_d2_S
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w13_d2_S_shiftReg', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'data', '', '']
['', '', '', '', 'ce', '', '']
['', '', '', '', 'a', '', '']
['', '', '', '', 'q', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w13_d2_S_shiftReg
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w13_d7_S', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'if_empty_n', '', '']
['', '', '', '', 'if_read_ce', '', '']
['', '', '', '', 'if_read', '', '']
['', '', '', '', 'if_dout', '', '']
['', '', '', '', 'if_full_n', '', '']
['', '', '', '', 'if_write_ce', '', '']
['', '', '', '', 'if_write', '', '']
['', '', '', '', 'if_din', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w13_d7_S
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w13_d7_S_shiftReg', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'data', '', '']
['', '', '', '', 'ce', '', '']
['', '', '', '', 'a', '', '']
['', '', '', '', 'q', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w13_d7_S_shiftReg
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w14_d9_S', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'if_empty_n', '', '']
['', '', '', '', 'if_read_ce', '', '']
['', '', '', '', 'if_read', '', '']
['', '', '', '', 'if_dout', '', '']
['', '', '', '', 'if_full_n', '', '']
['', '', '', '', 'if_write_ce', '', '']
['', '', '', '', 'if_write', '', '']
['', '', '', '', 'if_din', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w14_d9_S
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w14_d9_S_shiftReg', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'data', '', '']
['', '', '', '', 'ce', '', '']
['', '', '', '', 'a', '', '']
['', '', '', '', 'q', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w14_d9_S_shiftReg
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w15_d2_S', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'if_empty_n', '', '']
['', '', '', '', 'if_read_ce', '', '']
['', '', '', '', 'if_read', '', '']
['', '', '', '', 'if_dout', '', '']
['', '', '', '', 'if_full_n', '', '']
['', '', '', '', 'if_write_ce', '', '']
['', '', '', '', 'if_write', '', '']
['', '', '', '', 'if_din', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w15_d2_S
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w15_d2_S_shiftReg', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'data', '', '']
['', '', '', '', 'ce', '', '']
['', '', '', '', 'a', '', '']
['', '', '', '', 'q', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w15_d2_S_shiftReg
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w15_d7_S', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'if_empty_n', '', '']
['', '', '', '', 'if_read_ce', '', '']
['', '', '', '', 'if_read', '', '']
['', '', '', '', 'if_dout', '', '']
['', '', '', '', 'if_full_n', '', '']
['', '', '', '', 'if_write_ce', '', '']
['', '', '', '', 'if_write', '', '']
['', '', '', '', 'if_din', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w15_d7_S
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w15_d7_S_shiftReg', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'data', '', '']
['', '', '', '', 'ce', '', '']
['', '', '', '', 'a', '', '']
['', '', '', '', 'q', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w15_d7_S_shiftReg
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w7_d7_S', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'if_empty_n', '', '']
['', '', '', '', 'if_read_ce', '', '']
['', '', '', '', 'if_read', '', '']
['', '', '', '', 'if_dout', '', '']
['', '', '', '', 'if_full_n', '', '']
['', '', '', '', 'if_write_ce', '', '']
['', '', '', '', 'if_write', '', '']
['', '', '', '', 'if_din', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w7_d7_S
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w7_d7_S_shiftReg', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'data', '', '']
['', '', '', '', 'ce', '', '']
['', '', '', '', 'a', '', '']
['', '', '', '', 'q', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w7_d7_S_shiftReg
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w7_d9_S', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'if_empty_n', '', '']
['', '', '', '', 'if_read_ce', '', '']
['', '', '', '', 'if_read', '', '']
['', '', '', '', 'if_dout', '', '']
['', '', '', '', 'if_full_n', '', '']
['', '', '', '', 'if_write_ce', '', '']
['', '', '', '', 'if_write', '', '']
['', '', '', '', 'if_din', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w7_d9_S
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w7_d9_S_shiftReg', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'data', '', '']
['', '', '', '', 'ce', '', '']
['', '', '', '', 'a', '', '']
['', '', '', '', 'q', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w7_d9_S_shiftReg
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w9_d7_S', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'if_empty_n', '', '']
['', '', '', '', 'if_read_ce', '', '']
['', '', '', '', 'if_read', '', '']
['', '', '', '', 'if_dout', '', '']
['', '', '', '', 'if_full_n', '', '']
['', '', '', '', 'if_write_ce', '', '']
['', '', '', '', 'if_write', '', '']
['', '', '', '', 'if_din', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w9_d7_S
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_fifo_w9_d7_S_shiftReg', '', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'data', '', '']
['', '', '', '', 'ce', '', '']
['', '', '', '', 'a', '', '']
['', '', '', '', 'q', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w9_d7_S_shiftReg
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_td_fused', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'tdf1_filters_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf1_filters_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf1_filters_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf1_filters_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf1_filters_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf1_filters_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf1_filters_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf1_filters_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf1_filters_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf1_filters_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf2_filters_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf2_filters_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf2_filters_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf2_filters_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf2_filters_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf2_filters_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf2_filters_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf2_filters_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf2_filters_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf2_filters_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf3_filters_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf3_filters_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf3_filters_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf3_filters_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf3_filters_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf3_filters_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf3_filters_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf3_filters_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf3_filters_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf3_filters_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf4_filters_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf4_filters_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf4_filters_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf4_filters_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf4_filters_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf4_filters_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf4_filters_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf4_filters_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf4_filters_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf4_filters_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf4_l2_filters_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf4_l2_filters_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf4_l2_filters_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf4_l2_filters_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf4_l2_filters_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf4_l2_filters_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf4_l2_filters_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf4_l2_filters_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf4_l2_filters_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf4_l2_filters_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf5_filters_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf5_filters_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf5_filters_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf5_filters_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf5_filters_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf5_filters_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf5_filters_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf5_filters_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf5_filters_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf5_filters_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf6_filters_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf6_filters_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf6_filters_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf6_filters_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf6_filters_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf6_filters_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf6_filters_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf6_filters_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf6_filters_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf6_filters_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf7_filters_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf7_filters_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf7_filters_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf7_filters_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf7_filters_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf7_filters_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf7_filters_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf7_filters_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf7_filters_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf7_filters_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf7_l2_filters_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf7_l2_filters_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf7_l2_filters_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf7_l2_filters_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf7_l2_filters_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf7_l2_filters_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf7_l2_filters_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf7_l2_filters_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf7_l2_filters_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf7_l2_filters_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf8_filters_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf8_filters_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf8_filters_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf8_filters_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf8_filters_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf8_filters_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf8_filters_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf8_filters_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf8_filters_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf8_filters_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf9_filters_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf9_filters_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf9_filters_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf9_filters_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf9_filters_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf9_filters_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf9_filters_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf9_filters_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf9_filters_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf9_filters_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf10_filters_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf10_filters_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf10_filters_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf10_filters_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf10_filters_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf10_filters_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf10_filters_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf10_filters_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf10_filters_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf10_filters_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf10_l2_filters_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf10_l2_filters_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf10_l2_filters_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf10_l2_filters_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf10_l2_filters_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf10_l2_filters_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf10_l2_filters_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf10_l2_filters_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf10_l2_filters_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf10_l2_filters_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf11_filters_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf11_filters_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf11_filters_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf11_filters_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf11_filters_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf11_filters_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf11_filters_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf11_filters_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf11_filters_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf11_filters_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf11_l2_filters_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf11_l2_filters_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf11_l2_filters_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf11_l2_filters_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf11_l2_filters_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf11_l2_filters_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf11_l2_filters_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf11_l2_filters_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf11_l2_filters_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf11_l2_filters_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf12_filters_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf12_filters_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf12_filters_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf12_filters_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf12_filters_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf12_filters_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf12_filters_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf12_filters_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf12_filters_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf12_filters_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf1_adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf1_adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf1_adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf1_adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf1_adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf1_adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf1_adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf1_adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf1_adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf1_adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf2_adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf2_adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf2_adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf2_adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf2_adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf2_adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf2_adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf2_adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf2_adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf2_adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf3_adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf3_adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf3_adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf3_adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf3_adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf3_adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf3_adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf3_adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf3_adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf3_adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf4_adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf4_adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf4_adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf4_adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf4_adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf4_adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf4_adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf4_adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf4_adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf4_adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf4_l2_adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf4_l2_adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf4_l2_adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf4_l2_adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf4_l2_adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf4_l2_adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf4_l2_adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf4_l2_adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf4_l2_adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf4_l2_adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf5_adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf5_adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf5_adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf5_adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf5_adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf5_adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf5_adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf5_adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf5_adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf5_adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf6_adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf6_adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf6_adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf6_adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf6_adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf6_adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf6_adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf6_adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf6_adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf6_adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf7_adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf7_adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf7_adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf7_adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf7_adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf7_adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf7_adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf7_adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf7_adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf7_adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf7_l2_adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf7_l2_adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf7_l2_adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf7_l2_adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf7_l2_adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf7_l2_adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf7_l2_adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf7_l2_adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf7_l2_adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf7_l2_adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf8_adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf8_adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf8_adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf8_adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf8_adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf8_adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf8_adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf8_adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf8_adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf8_adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf9_adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf9_adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf9_adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf9_adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf9_adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf9_adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf9_adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf9_adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf9_adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf9_adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf10_adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf10_adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf10_adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf10_adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf10_adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf10_adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf10_adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf10_adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf10_adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf10_adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf10_l2_adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf10_l2_adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf10_l2_adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf10_l2_adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf10_l2_adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf10_l2_adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf10_l2_adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf10_l2_adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf10_l2_adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf10_l2_adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf11_adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf11_adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf11_adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf11_adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf11_adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf11_adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf11_adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf11_adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf11_adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf11_adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf11_l2_adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf11_l2_adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf11_l2_adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf11_l2_adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf11_l2_adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf11_l2_adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf11_l2_adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf11_l2_adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf11_l2_adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf11_l2_adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'tdf12_adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'tdf12_adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'tdf12_adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'tdf12_adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'tdf12_adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'tdf12_adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'tdf12_adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'tdf12_adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'tdf12_adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'tdf12_adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'stream_in_TDATA', '', '']
['', '', '', '', '', '', '', '', 'stream_in_TKEEP', '', '']
['', '', '', '', '', '', '', '', 'stream_in_TSTRB', '', '']
['', '', '', '', '', '', '', '', 'stream_in_TLAST', '', '']
['', '', '', '', '', '', '', '', 'stream_out_TDATA', '', '']
['', '', '', '', '', '', '', '', 'stream_out_TKEEP', '', '']
['', '', '', '', '', '', '', '', 'stream_out_TSTRB', '', '']
['', '', '', '', '', '', '', '', 'stream_out_TLAST', '', '']
['', '', '', '', '', '', '', '', 'stream_in_TVALID', '', '']
['', '', '', '', '', '', '', '', 'stream_in_TREADY', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'stream_out_TVALID', '', '']
['', '', '', '', '', '', '', '', 'stream_out_TREADY', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_td_fused_axi_in', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'stream_in_TDATA', '', '']
['', '', '', '', '', '', '', '', 'stream_in_TVALID', '', '']
['', '', '', '', '', '', '', '', 'stream_in_TREADY', '', '']
['', '', '', '', '', '', '', '', 'stream_in_TKEEP', '', '']
['', '', '', '', '', '', '', '', 'stream_in_TSTRB', '', '']
['', '', '', '', '', '', '', '', 'stream_in_TLAST', '', '']
['', '', '', '', '', '', '', '', 'fmaps_address1', '', '']
['', '', '', '', '', '', '', '', 'fmaps_ce1', '', '']
['', '', '', '', '', '', '', '', 'fmaps_we1', '', '']
['', '', '', '', '', '', '', '', 'fmaps_d1', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_in
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_td_fused_axi_out', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'fmaps_address0', '', '']
['', '', '', '', '', '', '', '', 'fmaps_ce0', '', '']
['', '', '', '', '', '', '', '', 'fmaps_q0', '', '']
['', '', '', '', '', '', '', '', 'stream_out_TDATA', '', '']
['', '', '', '', '', '', '', '', 'stream_out_TVALID', '', '']
['', '', '', '', '', '', '', '', 'stream_out_TREADY', '', '']
['', '', '', '', '', '', '', '', 'stream_out_TKEEP', '', '']
['', '', '', '', '', '', '', '', 'stream_out_TSTRB', '', '']
['', '', '', '', '', '', '', '', 'stream_out_TLAST', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_td_fused_final_fmaps', '']
['#', 'parameter', '']
['', '', '', '', 'DataWidth', '', '', '', '=', '64', '', '']
['', '', '', '', 'AddressRange', '=', '32', '', '']
['', '', '', '', 'AddressWidth', '=', '16', '', '']
['', '', '', '', 'BufferCount', '', '=', '2', '', '']
['', '', '', '', 'MemLatency', '', '', '=', '3', '', '']
['', '', '', '', 'IndexWidth', '', '', '=', '1', '']
['', '', '', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'clk', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'reset', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_write', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_full_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 'i_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_we1', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address1', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 'i_d1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_read', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_empty_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 't_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_we1', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address1', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 't_d1', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_final_fmaps
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_td_fused_final_fmaps_memcore', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'we1', '', '']
['', '', '', '', 'd1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_final_fmaps_memcore
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_td_fused_final_fmaps_memcore_ram', '', 'addr0', '', 'ce0', '', 'q0', '', 'addr1', '', 'ce1', '', 'd1', '', 'we1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_final_fmaps_memcore_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_td_fused_tdf10_fmaps', '']
['#', 'parameter', '']
['', '', '', '', 'DataWidth', '', '', '', '=', '64', '', '']
['', '', '', '', 'AddressRange', '=', '32', '', '']
['', '', '', '', 'AddressWidth', '=', '12', '', '']
['', '', '', '', 'BufferCount', '', '=', '2', '', '']
['', '', '', '', 'MemLatency', '', '', '=', '3', '', '']
['', '', '', '', 'IndexWidth', '', '', '=', '1', '']
['', '', '', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'clk', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'reset', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_write', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_full_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 'i_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_we1', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address1', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 'i_d1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_read', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_empty_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 't_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_we1', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address1', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 't_d1', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf10_fmaps
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_td_fused_tdf10_fmaps_memcore', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'we1', '', '']
['', '', '', '', 'd1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf10_fmaps_memcore
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_td_fused_tdf10_fmaps_memcore_ram', '', 'addr0', '', 'ce0', '', 'q0', '', 'addr1', '', 'ce1', '', 'd1', '', 'we1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf10_fmaps_memcore_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_td_fused_tdf1_fmaps', '']
['#', 'parameter', '']
['', '', '', '', 'DataWidth', '', '', '', '=', '64', '', '']
['', '', '', '', 'AddressRange', '=', '32', '', '']
['', '', '', '', 'AddressWidth', '=', '16', '', '']
['', '', '', '', 'BufferCount', '', '=', '2', '', '']
['', '', '', '', 'MemLatency', '', '', '=', '3', '', '']
['', '', '', '', 'IndexWidth', '', '', '=', '1', '']
['', '', '', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'clk', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'reset', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_write', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_full_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 'i_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_we1', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address1', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 'i_d1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_read', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_empty_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 't_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_we1', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address1', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 't_d1', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf1_fmaps
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_td_fused_tdf1_fmaps_memcore', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'we1', '', '']
['', '', '', '', 'd1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf1_fmaps_memcore
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_td_fused_tdf1_fmaps_memcore_ram', '', 'addr0', '', 'ce0', '', 'q0', '', 'addr1', '', 'ce1', '', 'd1', '', 'we1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf1_fmaps_memcore_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_td_fused_tdf3_fmaps', '']
['#', 'parameter', '']
['', '', '', '', 'DataWidth', '', '', '', '=', '64', '', '']
['', '', '', '', 'AddressRange', '=', '32', '', '']
['', '', '', '', 'AddressWidth', '=', '15', '', '']
['', '', '', '', 'BufferCount', '', '=', '2', '', '']
['', '', '', '', 'MemLatency', '', '', '=', '3', '', '']
['', '', '', '', 'IndexWidth', '', '', '=', '1', '']
['', '', '', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'clk', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'reset', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_write', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_full_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 'i_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_we1', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address1', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 'i_d1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_read', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_empty_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 't_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_we1', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address1', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 't_d1', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf3_fmaps
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_td_fused_tdf3_fmaps_memcore', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'we1', '', '']
['', '', '', '', 'd1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf3_fmaps_memcore
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_td_fused_tdf3_fmaps_memcore_ram', '', 'addr0', '', 'ce0', '', 'q0', '', 'addr1', '', 'ce1', '', 'd1', '', 'we1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf3_fmaps_memcore_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_td_fused_tdf4_fmaps', '']
['#', 'parameter', '']
['', '', '', '', 'DataWidth', '', '', '', '=', '64', '', '']
['', '', '', '', 'AddressRange', '=', '32', '', '']
['', '', '', '', 'AddressWidth', '=', '14', '', '']
['', '', '', '', 'BufferCount', '', '=', '2', '', '']
['', '', '', '', 'MemLatency', '', '', '=', '3', '', '']
['', '', '', '', 'IndexWidth', '', '', '=', '1', '']
['', '', '', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'clk', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'reset', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_write', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_full_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 'i_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_we1', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address1', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 'i_d1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_read', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_empty_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 't_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_we1', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address1', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 't_d1', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf4_fmaps
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_td_fused_tdf4_fmaps_memcore', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'we1', '', '']
['', '', '', '', 'd1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf4_fmaps_memcore
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_td_fused_tdf4_fmaps_memcore_ram', '', 'addr0', '', 'ce0', '', 'q0', '', 'addr1', '', 'ce1', '', 'd1', '', 'we1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf4_fmaps_memcore_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_td_fused_tdf7_fmaps', '']
['#', 'parameter', '']
['', '', '', '', 'DataWidth', '', '', '', '=', '64', '', '']
['', '', '', '', 'AddressRange', '=', '32', '', '']
['', '', '', '', 'AddressWidth', '=', '13', '', '']
['', '', '', '', 'BufferCount', '', '=', '2', '', '']
['', '', '', '', 'MemLatency', '', '', '=', '3', '', '']
['', '', '', '', 'IndexWidth', '', '', '=', '1', '']
['', '', '', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'clk', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'reset', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_write', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_full_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 'i_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_ce1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'i_we1', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 'i_address1', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 'i_d1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_read', '', '']
['', '', '', '', 'output', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_empty_n', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce0', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address0', '', '']
['', '', '', '', 'output', 'wire', '[DataWidth-1:0]', '', '', '', 't_q0', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_ce1', '', '']
['', '', '', '', 'input', '', 'wire', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 't_we1', '', '']
['', '', '', '', 'input', '', 'wire', '[AddressWidth-1:0]', 't_address1', '', '']
['', '', '', '', 'input', '', 'wire', '[DataWidth-1:0]', '', '', '', 't_d1', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf7_fmaps
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_td_fused_tdf7_fmaps_memcore', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'we1', '', '']
['', '', '', '', 'd1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf7_fmaps_memcore
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_td_fused_tdf7_fmaps_memcore_ram', '', 'addr0', '', 'ce0', '', 'q0', '', 'addr1', '', 'ce1', '', 'd1', '', 'we1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf7_fmaps_memcore_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf10_15', '', '', '']
['', '', '', '', '', '', '', '', 'in_data_address0', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'in_data_d0', '', '']
['', '', '', '', '', '', '', '', 'in_data_q0', '', '']
['', '', '', '', '', '', '', '', 'in_data_we0', '', '']
['', '', '', '', '', '', '', '', 'in_data_address1', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'in_data_d1', '', '']
['', '', '', '', '', '', '', '', 'in_data_q1', '', '']
['', '', '', '', '', '', '', '', 'in_data_we1', '', '']
['', '', '', '', '', '', '', '', 'out_data_address0', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'out_data_d0', '', '']
['', '', '', '', '', '', '', '', 'out_data_q0', '', '']
['', '', '', '', '', '', '', '', 'out_data_we0', '', '']
['', '', '', '', '', '', '', '', 'out_data_address1', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'out_data_d1', '', '']
['', '', '', '', '', '', '', '', 'out_data_q1', '', '']
['', '', '', '', '', '', '', '', 'out_data_we1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_address0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_d0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_q0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_we0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_address1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_d1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_q1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_we1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_d0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_we0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_d1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_q1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_we1', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'in_data_empty_n', '', '']
['', '', '', '', '', '', '', '', 'in_data_read', '', '']
['', '', '', '', '', '', '', '', 'out_data_full_n', '', '']
['', '', '', '', '', '', '', '', 'out_data_write', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_15
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf10_accum_1', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'accum_in_0_address0', '', '']
['', '', '', '', '', '', '', '', 'accum_in_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'accum_in_0_q0', '', '']
['', '', '', '', '', '', '', '', 'accum_in_0_address1', '', '']
['', '', '', '', '', '', '', '', 'accum_in_0_ce1', '', '']
['', '', '', '', '', '', '', '', 'accum_in_0_q1', '', '']
['', '', '', '', '', '', '', '', 'accum_out_address0', '', '']
['', '', '', '', '', '', '', '', 'accum_out_ce0', '', '']
['', '', '', '', '', '', '', '', 'accum_out_we0', '', '']
['', '', '', '', '', '', '', '', 'accum_out_d0', '', '']
['', '', '', '', '', '', '', '', 'accum_out_address1', '', '']
['', '', '', '', '', '', '', '', 'accum_out_ce1', '', '']
['', '', '', '', '', '', '', '', 'accum_out_we1', '', '']
['', '', '', '', '', '', '', '', 'accum_out_d1', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_accum_1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf10_accum_2', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'accum_in_24', '', '']
['', '', '', '', '', '', '', '', 'accum_in_24_ap_vld', '', '']
['', '', '', '', '', '', '', '', 'accum_in_address0', '', '']
['', '', '', '', '', '', '', '', 'accum_in_ce0', '', '']
['', '', '', '', '', '', '', '', 'accum_in_q0', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_accum_2
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf10_adjust', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'sums_read', '', '']
['', '', '', '', '', '', '', '', 'adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'indices_23_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_23_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_23_read', '', '']
['', '', '', '', '', '', '', '', 'indices_23_out_din', '', '']
['', '', '', '', '', '', '', '', 'indices_23_out_full_n', '', '']
['', '', '', '', '', '', '', '', 'indices_23_out_write', '', '']
['', '', '', '', '', '', '', '', 'ap_return', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_adjust
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf10_adjustments', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'we1', '', '']
['', '', '', '', 'd1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_adjustments
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf10_adjustments_ram', '', 'addr0', '', 'ce0', '', 'q0', '', 'addr1', '', 'ce1', '', 'd1', '', 'we1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_adjustments_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf10_dot_product', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_address0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_ce0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_q0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_q0', '', '']
['', '', '', '', '', '', '', '', 'products_0_address0', '', '']
['', '', '', '', '', '', '', '', 'products_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'products_0_we0', '', '']
['', '', '', '', '', '', '', '', 'products_0_d0', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_dot_product
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf10_filters', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'we1', '', '']
['', '', '', '', 'd1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_filters
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf10_filters_ram', '', 'addr0', '', 'ce0', '', 'q0', '', 'addr1', '', 'ce1', '', 'd1', '', 'we1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_filters_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf10_get_next_ijk', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'start_full_n', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'start_out', '', '']
['', '', '', '', '', '', '', '', 'start_write', '', '']
['', '', '', '', '', '', '', '', 'indices_0_din', '', '']
['', '', '', '', '', '', '', '', 'indices_0_full_n', '', '']
['', '', '', '', '', '', '', '', 'indices_0_write', '', '']
['', '', '', '', '', '', '', '', 'indices_1_din', '', '']
['', '', '', '', '', '', '', '', 'indices_1_full_n', '', '']
['', '', '', '', '', '', '', '', 'indices_1_write', '', '']
['', '', '', '', '', '', '', '', 'indices_2_out_din', '', '']
['', '', '', '', '', '', '', '', 'indices_2_out_full_n', '', '']
['', '', '', '', '', '', '', '', 'indices_2_out_write', '', '']
['', '', '', '', '', '', '', '', 'indices_2_out1_din', '', '']
['', '', '', '', '', '', '', '', 'indices_2_out1_full_n', '', '']
['', '', '', '', '', '', '', '', 'indices_2_out1_write', '', '']
['', '', '', '', '', '', '', '', 'write_r_din', '', '']
['', '', '', '', '', '', '', '', 'write_r_full_n', '', '']
['', '', '', '', '', '', '', '', 'write_r_write', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_get_next_ijk
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf10_l2_filters', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'we1', '', '']
['', '', '', '', 'd1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_l2_filters
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf10_l2_filters_ram', '', 'addr0', '', 'ce0', '', 'q0', '', 'addr1', '', 'ce1', '', 'd1', '', 'we1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_l2_filters_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf10_l2_multiply66', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'intermediate_fmaps_read', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_we0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_d0', '', '']
['', '', '', '', '', '', '', '', 'indices_23_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_23_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_23_read', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_l2_multiply66
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf10_l2_writeOutputs_165', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'indices_01_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_01_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_01_read', '', '']
['', '', '', '', '', '', '', '', 'indices_12_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_12_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_12_read', '', '']
['', '', '', '', '', '', '', '', 'write4_dout', '', '']
['', '', '', '', '', '', '', '', 'write4_empty_n', '', '']
['', '', '', '', '', '', '', '', 'write4_read', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_q0', '', '']
['', '', '', '', '', '', '', '', 'out_data_address1', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'out_data_we1', '', '']
['', '', '', '', '', '', '', '', 'out_data_d1', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_q0', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_l2_writeOutputs_165
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf10_readFilters68', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'filter_data_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_q0', '', '']
['', '', '', '', '', '', '', '', 'indices_23_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_23_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_23_read', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_d0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_address1', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_ce1', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_we1', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_d1', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf10_readInputs69', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'in_data_address0', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'in_data_q0', '', '']
['', '', '', '', '', '', '', '', 'indices_01_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_01_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_01_read', '', '']
['', '', '', '', '', '', '', '', 'indices_12_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_12_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_12_read', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_address0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_ce0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_we0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_d0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_address1', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_ce1', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_we1', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_d1', '', '']
['', '', '', '', '', '', '', '', 'indices_01_out_din', '', '']
['', '', '', '', '', '', '', '', 'indices_01_out_full_n', '', '']
['', '', '', '', '', '', '', '', 'indices_01_out_write', '', '']
['', '', '', '', '', '', '', '', 'indices_12_out_din', '', '']
['', '', '', '', '', '', '', '', 'indices_12_out_full_n', '', '']
['', '', '', '', '', '', '', '', 'indices_12_out_write', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readInputs69
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf11_14', '', '', '']
['', '', '', '', '', '', '', '', 'in_data_address0', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'in_data_d0', '', '']
['', '', '', '', '', '', '', '', 'in_data_q0', '', '']
['', '', '', '', '', '', '', '', 'in_data_we0', '', '']
['', '', '', '', '', '', '', '', 'in_data_address1', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'in_data_d1', '', '']
['', '', '', '', '', '', '', '', 'in_data_q1', '', '']
['', '', '', '', '', '', '', '', 'in_data_we1', '', '']
['', '', '', '', '', '', '', '', 'out_data_address0', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'out_data_d0', '', '']
['', '', '', '', '', '', '', '', 'out_data_q0', '', '']
['', '', '', '', '', '', '', '', 'out_data_we0', '', '']
['', '', '', '', '', '', '', '', 'out_data_address1', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'out_data_d1', '', '']
['', '', '', '', '', '', '', '', 'out_data_q1', '', '']
['', '', '', '', '', '', '', '', 'out_data_we1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_address0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_d0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_q0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_we0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_address1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_d1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_q1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_we1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_d0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_we0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_d1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_q1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_we1', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'in_data_empty_n', '', '']
['', '', '', '', '', '', '', '', 'in_data_read', '', '']
['', '', '', '', '', '', '', '', 'out_data_full_n', '', '']
['', '', '', '', '', '', '', '', 'out_data_write', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_14
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf11_adjust', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'sums_read', '', '']
['', '', '', '', '', '', '', '', 'adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'indices_23_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_23_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_23_read', '', '']
['', '', '', '', '', '', '', '', 'indices_23_out_din', '', '']
['', '', '', '', '', '', '', '', 'indices_23_out_full_n', '', '']
['', '', '', '', '', '', '', '', 'indices_23_out_write', '', '']
['', '', '', '', '', '', '', '', 'ap_return', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_adjust
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf11_get_next_ijk', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'start_full_n', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'start_out', '', '']
['', '', '', '', '', '', '', '', 'start_write', '', '']
['', '', '', '', '', '', '', '', 'indices_0_din', '', '']
['', '', '', '', '', '', '', '', 'indices_0_full_n', '', '']
['', '', '', '', '', '', '', '', 'indices_0_write', '', '']
['', '', '', '', '', '', '', '', 'indices_1_din', '', '']
['', '', '', '', '', '', '', '', 'indices_1_full_n', '', '']
['', '', '', '', '', '', '', '', 'indices_1_write', '', '']
['', '', '', '', '', '', '', '', 'indices_2_out_din', '', '']
['', '', '', '', '', '', '', '', 'indices_2_out_full_n', '', '']
['', '', '', '', '', '', '', '', 'indices_2_out_write', '', '']
['', '', '', '', '', '', '', '', 'indices_2_out1_din', '', '']
['', '', '', '', '', '', '', '', 'indices_2_out1_full_n', '', '']
['', '', '', '', '', '', '', '', 'indices_2_out1_write', '', '']
['', '', '', '', '', '', '', '', 'write_r_din', '', '']
['', '', '', '', '', '', '', '', 'write_r_full_n', '', '']
['', '', '', '', '', '', '', '', 'write_r_write', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_get_next_ijk
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf11_l2_filters', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'we1', '', '']
['', '', '', '', 'd1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_l2_filters
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf11_l2_filters_ram', '', 'addr0', '', 'ce0', '', 'q0', '', 'addr1', '', 'ce1', '', 'd1', '', 'we1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_l2_filters_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf11_l2_multiply72', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'intermediate_fmaps_read', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_we0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_d0', '', '']
['', '', '', '', '', '', '', '', 'indices_23_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_23_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_23_read', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_l2_multiply72
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf11_l2_writeOutputs_171', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'indices_01_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_01_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_01_read', '', '']
['', '', '', '', '', '', '', '', 'indices_12_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_12_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_12_read', '', '']
['', '', '', '', '', '', '', '', 'write4_dout', '', '']
['', '', '', '', '', '', '', '', 'write4_empty_n', '', '']
['', '', '', '', '', '', '', '', 'write4_read', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_q0', '', '']
['', '', '', '', '', '', '', '', 'out_data_address1', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'out_data_we1', '', '']
['', '', '', '', '', '', '', '', 'out_data_d1', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_q0', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_l2_writeOutputs_171
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf12_13', '', '', '']
['', '', '', '', '', '', '', '', 'in_data_address0', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'in_data_d0', '', '']
['', '', '', '', '', '', '', '', 'in_data_q0', '', '']
['', '', '', '', '', '', '', '', 'in_data_we0', '', '']
['', '', '', '', '', '', '', '', 'in_data_address1', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'in_data_d1', '', '']
['', '', '', '', '', '', '', '', 'in_data_q1', '', '']
['', '', '', '', '', '', '', '', 'in_data_we1', '', '']
['', '', '', '', '', '', '', '', 'out_data_address0', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'out_data_d0', '', '']
['', '', '', '', '', '', '', '', 'out_data_q0', '', '']
['', '', '', '', '', '', '', '', 'out_data_we0', '', '']
['', '', '', '', '', '', '', '', 'out_data_address1', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'out_data_d1', '', '']
['', '', '', '', '', '', '', '', 'out_data_q1', '', '']
['', '', '', '', '', '', '', '', 'out_data_we1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_d0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_q0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_we0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_address1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_d1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_q1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_we1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'in_data_empty_n', '', '']
['', '', '', '', '', '', '', '', 'in_data_read', '', '']
['', '', '', '', '', '', '', '', 'out_data_full_n', '', '']
['', '', '', '', '', '', '', '', 'out_data_write', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf12_accum_1', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'accum_in_0_address0', '', '']
['', '', '', '', '', '', '', '', 'accum_in_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'accum_in_0_q0', '', '']
['', '', '', '', '', '', '', '', 'accum_in_0_address1', '', '']
['', '', '', '', '', '', '', '', 'accum_in_0_ce1', '', '']
['', '', '', '', '', '', '', '', 'accum_in_0_q1', '', '']
['', '', '', '', '', '', '', '', 'accum_out_address0', '', '']
['', '', '', '', '', '', '', '', 'accum_out_ce0', '', '']
['', '', '', '', '', '', '', '', 'accum_out_we0', '', '']
['', '', '', '', '', '', '', '', 'accum_out_d0', '', '']
['', '', '', '', '', '', '', '', 'accum_out_address1', '', '']
['', '', '', '', '', '', '', '', 'accum_out_ce1', '', '']
['', '', '', '', '', '', '', '', 'accum_out_we1', '', '']
['', '', '', '', '', '', '', '', 'accum_out_d1', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_accum_1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf12_adjust', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'sums_read', '', '']
['', '', '', '', '', '', '', '', 'adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'indices_23_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_23_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_23_read', '', '']
['', '', '', '', '', '', '', '', 'ap_return', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_adjust
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf12_adjustments', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'we1', '', '']
['', '', '', '', 'd1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_adjustments
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf12_adjustments_ram', '', 'addr0', '', 'ce0', '', 'q0', '', 'addr1', '', 'ce1', '', 'd1', '', 'we1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_adjustments_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf12_dot_product', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_address0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_q0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_0_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_0_q0', '', '']
['', '', '', '', '', '', '', '', 'products_0_address0', '', '']
['', '', '', '', '', '', '', '', 'products_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'products_0_we0', '', '']
['', '', '', '', '', '', '', '', 'products_0_d0', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_dot_product
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf12_filters', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'we1', '', '']
['', '', '', '', 'd1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_filters
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf12_filters_ram', '', 'addr0', '', 'ce0', '', 'q0', '', 'addr1', '', 'ce1', '', 'd1', '', 'we1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_filters_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf12_get_next_ijk', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'start_full_n', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'start_out', '', '']
['', '', '', '', '', '', '', '', 'start_write', '', '']
['', '', '', '', '', '', '', '', 'indices_0_din', '', '']
['', '', '', '', '', '', '', '', 'indices_0_full_n', '', '']
['', '', '', '', '', '', '', '', 'indices_0_write', '', '']
['', '', '', '', '', '', '', '', 'indices_1_din', '', '']
['', '', '', '', '', '', '', '', 'indices_1_full_n', '', '']
['', '', '', '', '', '', '', '', 'indices_1_write', '', '']
['', '', '', '', '', '', '', '', 'indices_2_out_din', '', '']
['', '', '', '', '', '', '', '', 'indices_2_out_full_n', '', '']
['', '', '', '', '', '', '', '', 'indices_2_out_write', '', '']
['', '', '', '', '', '', '', '', 'indices_2_out1_din', '', '']
['', '', '', '', '', '', '', '', 'indices_2_out1_full_n', '', '']
['', '', '', '', '', '', '', '', 'indices_2_out1_write', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_get_next_ijk
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf12_readFilters78', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'filter_data_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_q0', '', '']
['', '', '', '', '', '', '', '', 'indices_23_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_23_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_23_read', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_0_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_0_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_0_d0', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf12_readInputs', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'in_data_address0', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'in_data_q0', '', '']
['', '', '', '', '', '', '', '', 'indices_01_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_01_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_01_read', '', '']
['', '', '', '', '', '', '', '', 'indices_12_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_12_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_12_read', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_address0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_we0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_d0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_address1', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_ce1', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_we1', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_d1', '', '']
['', '', '', '', '', '', '', '', 'indices_01_out_din', '', '']
['', '', '', '', '', '', '', '', 'indices_01_out_full_n', '', '']
['', '', '', '', '', '', '', '', 'indices_01_out_write', '', '']
['', '', '', '', '', '', '', '', 'indices_12_out_din', '', '']
['', '', '', '', '', '', '', '', 'indices_12_out_full_n', '', '']
['', '', '', '', '', '', '', '', 'indices_12_out_write', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readInputs
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf12_writeOutputs_unaligned', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'indices_01_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_01_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_01_read', '', '']
['', '', '', '', '', '', '', '', 'indices_12_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_12_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_12_read', '', '']
['', '', '', '', '', '', '', '', 'p_read', '', '']
['', '', '', '', '', '', '', '', 'out_data_address1', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'out_data_we1', '', '']
['', '', '', '', '', '', '', '', 'out_data_d1', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_writeOutputs_unaligned
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf1_114', '', '', '']
['', '', '', '', '', '', '', '', 'in_data_address0', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'in_data_d0', '', '']
['', '', '', '', '', '', '', '', 'in_data_q0', '', '']
['', '', '', '', '', '', '', '', 'in_data_we0', '', '']
['', '', '', '', '', '', '', '', 'in_data_address1', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'in_data_d1', '', '']
['', '', '', '', '', '', '', '', 'in_data_q1', '', '']
['', '', '', '', '', '', '', '', 'in_data_we1', '', '']
['', '', '', '', '', '', '', '', 'out_data_address0', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'out_data_d0', '', '']
['', '', '', '', '', '', '', '', 'out_data_q0', '', '']
['', '', '', '', '', '', '', '', 'out_data_we0', '', '']
['', '', '', '', '', '', '', '', 'out_data_address1', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'out_data_d1', '', '']
['', '', '', '', '', '', '', '', 'out_data_q1', '', '']
['', '', '', '', '', '', '', '', 'out_data_we1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_d0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_q0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_we0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_address1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_d1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_q1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_we1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'in_data_empty_n', '', '']
['', '', '', '', '', '', '', '', 'in_data_read', '', '']
['', '', '', '', '', '', '', '', 'out_data_full_n', '', '']
['', '', '', '', '', '', '', '', 'out_data_write', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_114
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf1_accum_1', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'accum_in_0_address0', '', '']
['', '', '', '', '', '', '', '', 'accum_in_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'accum_in_0_q0', '', '']
['', '', '', '', '', '', '', '', 'accum_in_0_address1', '', '']
['', '', '', '', '', '', '', '', 'accum_in_0_ce1', '', '']
['', '', '', '', '', '', '', '', 'accum_in_0_q1', '', '']
['', '', '', '', '', '', '', '', 'accum_out_address0', '', '']
['', '', '', '', '', '', '', '', 'accum_out_ce0', '', '']
['', '', '', '', '', '', '', '', 'accum_out_we0', '', '']
['', '', '', '', '', '', '', '', 'accum_out_d0', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_accum_1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf1_accum_2', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'accum_in_address0', '', '']
['', '', '', '', '', '', '', '', 'accum_in_ce0', '', '']
['', '', '', '', '', '', '', '', 'accum_in_q0', '', '']
['', '', '', '', '', '', '', '', 'accum_in_address1', '', '']
['', '', '', '', '', '', '', '', 'accum_in_ce1', '', '']
['', '', '', '', '', '', '', '', 'accum_in_q1', '', '']
['', '', '', '', '', '', '', '', 'accum_out_address0', '', '']
['', '', '', '', '', '', '', '', 'accum_out_ce0', '', '']
['', '', '', '', '', '', '', '', 'accum_out_we0', '', '']
['', '', '', '', '', '', '', '', 'accum_out_d0', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_accum_2
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf1_accum_3', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'accum_in_18', '', '']
['', '', '', '', '', '', '', '', 'accum_in_18_ap_vld', '', '']
['', '', '', '', '', '', '', '', 'accum_in_address0', '', '']
['', '', '', '', '', '', '', '', 'accum_in_ce0', '', '']
['', '', '', '', '', '', '', '', 'accum_in_q0', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_accum_3
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf1_adjust', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'sums_read', '', '']
['', '', '', '', '', '', '', '', 'adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'input_indices_23_dout', '', '']
['', '', '', '', '', '', '', '', 'input_indices_23_empty_n', '', '']
['', '', '', '', '', '', '', '', 'input_indices_23_read', '', '']
['', '', '', '', '', '', '', '', 'ap_return', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_adjust
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf1_adjustments', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'we1', '', '']
['', '', '', '', 'd1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_adjustments
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf1_adjustments_ram', '', 'addr0', '', 'ce0', '', 'q0', '', 'addr1', '', 'ce1', '', 'd1', '', 'we1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_adjustments_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf1_dot_product', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_address0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_ce0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_q0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_q0', '', '']
['', '', '', '', '', '', '', '', 'products_0_address0', '', '']
['', '', '', '', '', '', '', '', 'products_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'products_0_we0', '', '']
['', '', '', '', '', '', '', '', 'products_0_d0', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_dot_product
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf1_filters', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'we1', '', '']
['', '', '', '', 'd1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_filters
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf1_filters_ram', '', 'addr0', '', 'ce0', '', 'q0', '', 'addr1', '', 'ce1', '', 'd1', '', 'we1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_filters_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf1_get_next_ijk', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'start_full_n', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'start_out', '', '']
['', '', '', '', '', '', '', '', 'start_write', '', '']
['', '', '', '', '', '', '', '', 'input_indices_2_out_din', '', '']
['', '', '', '', '', '', '', '', 'input_indices_2_out_full_n', '', '']
['', '', '', '', '', '', '', '', 'input_indices_2_out_write', '', '']
['', '', '', '', '', '', '', '', 'input_indices_2_out1_din', '', '']
['', '', '', '', '', '', '', '', 'input_indices_2_out1_full_n', '', '']
['', '', '', '', '', '', '', '', 'input_indices_2_out1_write', '', '']
['', '', '', '', '', '', '', '', 'output_indices_0_din', '', '']
['', '', '', '', '', '', '', '', 'output_indices_0_full_n', '', '']
['', '', '', '', '', '', '', '', 'output_indices_0_write', '', '']
['', '', '', '', '', '', '', '', 'output_indices_1_din', '', '']
['', '', '', '', '', '', '', '', 'output_indices_1_full_n', '', '']
['', '', '', '', '', '', '', '', 'output_indices_1_write', '', '']
['', '', '', '', '', '', '', '', 'resetMaximum_din', '', '']
['', '', '', '', '', '', '', '', 'resetMaximum_full_n', '', '']
['', '', '', '', '', '', '', '', 'resetMaximum_write', '', '']
['', '', '', '', '', '', '', '', 'storeOutput_din', '', '']
['', '', '', '', '', '', '', '', 'storeOutput_full_n', '', '']
['', '', '', '', '', '', '', '', 'storeOutput_write', '', '']
['', '', '', '', '', '', '', '', 'ap_return_0', '', '']
['', '', '', '', '', '', '', '', 'ap_return_1', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_get_next_ijk
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf1_poolOutputs', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'output_indices_04_dout', '', '']
['', '', '', '', '', '', '', '', 'output_indices_04_empty_n', '', '']
['', '', '', '', '', '', '', '', 'output_indices_04_read', '', '']
['', '', '', '', '', '', '', '', 'output_indices_15_dout', '', '']
['', '', '', '', '', '', '', '', 'output_indices_15_empty_n', '', '']
['', '', '', '', '', '', '', '', 'output_indices_15_read', '', '']
['', '', '', '', '', '', '', '', 'resetMaximum6_dout', '', '']
['', '', '', '', '', '', '', '', 'resetMaximum6_empty_n', '', '']
['', '', '', '', '', '', '', '', 'resetMaximum6_read', '', '']
['', '', '', '', '', '', '', '', 'storeOutput7_dout', '', '']
['', '', '', '', '', '', '', '', 'storeOutput7_empty_n', '', '']
['', '', '', '', '', '', '', '', 'storeOutput7_read', '', '']
['', '', '', '', '', '', '', '', 'p_read', '', '']
['', '', '', '', '', '', '', '', 'out_data_address1', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'out_data_we1', '', '']
['', '', '', '', '', '', '', '', 'out_data_d1', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_poolOutputs
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf1_readFilters18', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'filter_data_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_q0', '', '']
['', '', '', '', '', '', '', '', 'input_indices_23_dout', '', '']
['', '', '', '', '', '', '', '', 'input_indices_23_empty_n', '', '']
['', '', '', '', '', '', '', '', 'input_indices_23_read', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_d0', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf1_readInputs19', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'in_data_address0', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'in_data_q0', '', '']
['', '', '', '', '', '', '', '', 'i_19', '', '']
['', '', '', '', '', '', '', '', 'j_19', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_address0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_ce0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_we0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_d0', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf1_writeOutputs_unaligned', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'i', '', '']
['', '', '', '', '', '', '', '', 'j', '', '']
['', '', '', '', '', '', '', '', 'out_data_address1', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'out_data_we1', '', '']
['', '', '', '', '', '', '', '', 'out_data_d1', '', '']
['', '', '', '', '', '', '', '', 'max_vals_3_0', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf2_113', '', '', '']
['', '', '', '', '', '', '', '', 'in_data_address0', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'in_data_d0', '', '']
['', '', '', '', '', '', '', '', 'in_data_q0', '', '']
['', '', '', '', '', '', '', '', 'in_data_we0', '', '']
['', '', '', '', '', '', '', '', 'in_data_address1', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'in_data_d1', '', '']
['', '', '', '', '', '', '', '', 'in_data_q1', '', '']
['', '', '', '', '', '', '', '', 'in_data_we1', '', '']
['', '', '', '', '', '', '', '', 'out_data_address0', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'out_data_d0', '', '']
['', '', '', '', '', '', '', '', 'out_data_q0', '', '']
['', '', '', '', '', '', '', '', 'out_data_we0', '', '']
['', '', '', '', '', '', '', '', 'out_data_address1', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'out_data_d1', '', '']
['', '', '', '', '', '', '', '', 'out_data_q1', '', '']
['', '', '', '', '', '', '', '', 'out_data_we1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_d0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_q0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_we0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_address1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_d1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_q1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_we1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'in_data_empty_n', '', '']
['', '', '', '', '', '', '', '', 'in_data_read', '', '']
['', '', '', '', '', '', '', '', 'out_data_full_n', '', '']
['', '', '', '', '', '', '', '', 'out_data_write', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf2_accum_1', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'accum_in_0_address0', '', '']
['', '', '', '', '', '', '', '', 'accum_in_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'accum_in_0_q0', '', '']
['', '', '', '', '', '', '', '', 'accum_in_0_address1', '', '']
['', '', '', '', '', '', '', '', 'accum_in_0_ce1', '', '']
['', '', '', '', '', '', '', '', 'accum_in_0_q1', '', '']
['', '', '', '', '', '', '', '', 'accum_out_address0', '', '']
['', '', '', '', '', '', '', '', 'accum_out_ce0', '', '']
['', '', '', '', '', '', '', '', 'accum_out_we0', '', '']
['', '', '', '', '', '', '', '', 'accum_out_d0', '', '']
['', '', '', '', '', '', '', '', 'accum_out_address1', '', '']
['', '', '', '', '', '', '', '', 'accum_out_ce1', '', '']
['', '', '', '', '', '', '', '', 'accum_out_we1', '', '']
['', '', '', '', '', '', '', '', 'accum_out_d1', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_accum_1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf2_adjust', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'sums_read', '', '']
['', '', '', '', '', '', '', '', 'adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'input_indices_23_dout', '', '']
['', '', '', '', '', '', '', '', 'input_indices_23_empty_n', '', '']
['', '', '', '', '', '', '', '', 'input_indices_23_read', '', '']
['', '', '', '', '', '', '', '', 'ap_return', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_adjust
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf2_adjustments', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'we1', '', '']
['', '', '', '', 'd1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_adjustments
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf2_adjustments_ram', '', 'addr0', '', 'ce0', '', 'q0', '', 'addr1', '', 'ce1', '', 'd1', '', 'we1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_adjustments_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf2_dot_product', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_address0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_ce0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_q0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_q0', '', '']
['', '', '', '', '', '', '', '', 'products_0_address0', '', '']
['', '', '', '', '', '', '', '', 'products_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'products_0_we0', '', '']
['', '', '', '', '', '', '', '', 'products_0_d0', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_dot_product
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf2_filters', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'we1', '', '']
['', '', '', '', 'd1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_filters
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf2_filters_ram', '', 'addr0', '', 'ce0', '', 'q0', '', 'addr1', '', 'ce1', '', 'd1', '', 'we1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_filters_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf2_poolOutputs', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'output_indices_04_dout', '', '']
['', '', '', '', '', '', '', '', 'output_indices_04_empty_n', '', '']
['', '', '', '', '', '', '', '', 'output_indices_04_read', '', '']
['', '', '', '', '', '', '', '', 'output_indices_15_dout', '', '']
['', '', '', '', '', '', '', '', 'output_indices_15_empty_n', '', '']
['', '', '', '', '', '', '', '', 'output_indices_15_read', '', '']
['', '', '', '', '', '', '', '', 'resetMaximum6_dout', '', '']
['', '', '', '', '', '', '', '', 'resetMaximum6_empty_n', '', '']
['', '', '', '', '', '', '', '', 'resetMaximum6_read', '', '']
['', '', '', '', '', '', '', '', 'storeOutput7_dout', '', '']
['', '', '', '', '', '', '', '', 'storeOutput7_empty_n', '', '']
['', '', '', '', '', '', '', '', 'storeOutput7_read', '', '']
['', '', '', '', '', '', '', '', 'p_read', '', '']
['', '', '', '', '', '', '', '', 'out_data_address1', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'out_data_we1', '', '']
['', '', '', '', '', '', '', '', 'out_data_d1', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_poolOutputs
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf2_readFilters24', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'filter_data_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_q0', '', '']
['', '', '', '', '', '', '', '', 'input_indices_23_dout', '', '']
['', '', '', '', '', '', '', '', 'input_indices_23_empty_n', '', '']
['', '', '', '', '', '', '', '', 'input_indices_23_read', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_d0', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf2_readInputs25', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'in_data_address0', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'in_data_q0', '', '']
['', '', '', '', '', '', '', '', 'i_17', '', '']
['', '', '', '', '', '', '', '', 'j_17', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_address0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_ce0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_we0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_d0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_address1', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_ce1', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_we1', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_d1', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readInputs25
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf2_writeOutputs_unaligned', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'i', '', '']
['', '', '', '', '', '', '', '', 'j', '', '']
['', '', '', '', '', '', '', '', 'out_data_address1', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'out_data_we1', '', '']
['', '', '', '', '', '', '', '', 'out_data_d1', '', '']
['', '', '', '', '', '', '', '', 'max_vals_4_0', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf3_112', '', '', '']
['', '', '', '', '', '', '', '', 'in_data_address0', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'in_data_d0', '', '']
['', '', '', '', '', '', '', '', 'in_data_q0', '', '']
['', '', '', '', '', '', '', '', 'in_data_we0', '', '']
['', '', '', '', '', '', '', '', 'in_data_address1', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'in_data_d1', '', '']
['', '', '', '', '', '', '', '', 'in_data_q1', '', '']
['', '', '', '', '', '', '', '', 'in_data_we1', '', '']
['', '', '', '', '', '', '', '', 'out_data_address0', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'out_data_d0', '', '']
['', '', '', '', '', '', '', '', 'out_data_q0', '', '']
['', '', '', '', '', '', '', '', 'out_data_we0', '', '']
['', '', '', '', '', '', '', '', 'out_data_address1', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'out_data_d1', '', '']
['', '', '', '', '', '', '', '', 'out_data_q1', '', '']
['', '', '', '', '', '', '', '', 'out_data_we1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_d0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_q0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_we0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_address1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_d1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_q1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_we1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'in_data_empty_n', '', '']
['', '', '', '', '', '', '', '', 'in_data_read', '', '']
['', '', '', '', '', '', '', '', 'out_data_full_n', '', '']
['', '', '', '', '', '', '', '', 'out_data_write', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf3_112
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf3_accum_1', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'accum_in_0_address0', '', '']
['', '', '', '', '', '', '', '', 'accum_in_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'accum_in_0_q0', '', '']
['', '', '', '', '', '', '', '', 'accum_in_0_address1', '', '']
['', '', '', '', '', '', '', '', 'accum_in_0_ce1', '', '']
['', '', '', '', '', '', '', '', 'accum_in_0_q1', '', '']
['', '', '', '', '', '', '', '', 'accum_out_address0', '', '']
['', '', '', '', '', '', '', '', 'accum_out_ce0', '', '']
['', '', '', '', '', '', '', '', 'accum_out_we0', '', '']
['', '', '', '', '', '', '', '', 'accum_out_d0', '', '']
['', '', '', '', '', '', '', '', 'accum_out_address1', '', '']
['', '', '', '', '', '', '', '', 'accum_out_ce1', '', '']
['', '', '', '', '', '', '', '', 'accum_out_we1', '', '']
['', '', '', '', '', '', '', '', 'accum_out_d1', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf3_accum_1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf3_dot_product', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_address0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_q0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_0_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_0_q0', '', '']
['', '', '', '', '', '', '', '', 'products_0_address0', '', '']
['', '', '', '', '', '', '', '', 'products_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'products_0_we0', '', '']
['', '', '', '', '', '', '', '', 'products_0_d0', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf3_dot_product
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf3_filters', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'we1', '', '']
['', '', '', '', 'd1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf3_filters
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf3_filters_ram', '', 'addr0', '', 'ce0', '', 'q0', '', 'addr1', '', 'ce1', '', 'd1', '', 'we1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf3_filters_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf3_readFilters30', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'filter_data_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_q0', '', '']
['', '', '', '', '', '', '', '', 'indices_23_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_23_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_23_read', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_0_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_0_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_0_d0', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf3_readFilters30
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf3_readInputs', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'in_data_address0', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'in_data_q0', '', '']
['', '', '', '', '', '', '', '', 'indices_01_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_01_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_01_read', '', '']
['', '', '', '', '', '', '', '', 'indices_12_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_12_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_12_read', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_address0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_we0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_d0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_address1', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_ce1', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_we1', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_d1', '', '']
['', '', '', '', '', '', '', '', 'indices_01_out_din', '', '']
['', '', '', '', '', '', '', '', 'indices_01_out_full_n', '', '']
['', '', '', '', '', '', '', '', 'indices_01_out_write', '', '']
['', '', '', '', '', '', '', '', 'indices_12_out_din', '', '']
['', '', '', '', '', '', '', '', 'indices_12_out_full_n', '', '']
['', '', '', '', '', '', '', '', 'indices_12_out_write', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf3_readInputs
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf3_writeOutputs_unaligned', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'indices_01_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_01_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_01_read', '', '']
['', '', '', '', '', '', '', '', 'indices_12_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_12_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_12_read', '', '']
['', '', '', '', '', '', '', '', 'p_read', '', '']
['', '', '', '', '', '', '', '', 'out_data_address1', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'out_data_we1', '', '']
['', '', '', '', '', '', '', '', 'out_data_d1', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf3_writeOutputs_unaligned
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf4_111', '', '', '']
['', '', '', '', '', '', '', '', 'in_data_address0', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'in_data_d0', '', '']
['', '', '', '', '', '', '', '', 'in_data_q0', '', '']
['', '', '', '', '', '', '', '', 'in_data_we0', '', '']
['', '', '', '', '', '', '', '', 'in_data_address1', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'in_data_d1', '', '']
['', '', '', '', '', '', '', '', 'in_data_q1', '', '']
['', '', '', '', '', '', '', '', 'in_data_we1', '', '']
['', '', '', '', '', '', '', '', 'out_data_address0', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'out_data_d0', '', '']
['', '', '', '', '', '', '', '', 'out_data_q0', '', '']
['', '', '', '', '', '', '', '', 'out_data_we0', '', '']
['', '', '', '', '', '', '', '', 'out_data_address1', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'out_data_d1', '', '']
['', '', '', '', '', '', '', '', 'out_data_q1', '', '']
['', '', '', '', '', '', '', '', 'out_data_we1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_address0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_d0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_q0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_we0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_address1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_d1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_q1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_we1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_d0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_we0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_d1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_q1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_we1', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'in_data_empty_n', '', '']
['', '', '', '', '', '', '', '', 'in_data_read', '', '']
['', '', '', '', '', '', '', '', 'out_data_full_n', '', '']
['', '', '', '', '', '', '', '', 'out_data_write', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_111
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf4_adjust', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'sums_read', '', '']
['', '', '', '', '', '', '', '', 'adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'indices_23_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_23_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_23_read', '', '']
['', '', '', '', '', '', '', '', 'indices_23_out_din', '', '']
['', '', '', '', '', '', '', '', 'indices_23_out_full_n', '', '']
['', '', '', '', '', '', '', '', 'indices_23_out_write', '', '']
['', '', '', '', '', '', '', '', 'ap_return', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_adjust
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf4_adjustments', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'we1', '', '']
['', '', '', '', 'd1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_adjustments
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf4_adjustments_ram', '', 'addr0', '', 'ce0', '', 'q0', '', 'addr1', '', 'ce1', '', 'd1', '', 'we1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_adjustments_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf4_filters', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'we1', '', '']
['', '', '', '', 'd1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_filters
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf4_filters_ram', '', 'addr0', '', 'ce0', '', 'q0', '', 'addr1', '', 'ce1', '', 'd1', '', 'we1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_filters_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf4_get_next_ijk', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'start_full_n', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'start_out', '', '']
['', '', '', '', '', '', '', '', 'start_write', '', '']
['', '', '', '', '', '', '', '', 'indices_0_din', '', '']
['', '', '', '', '', '', '', '', 'indices_0_full_n', '', '']
['', '', '', '', '', '', '', '', 'indices_0_write', '', '']
['', '', '', '', '', '', '', '', 'indices_1_din', '', '']
['', '', '', '', '', '', '', '', 'indices_1_full_n', '', '']
['', '', '', '', '', '', '', '', 'indices_1_write', '', '']
['', '', '', '', '', '', '', '', 'indices_2_out_din', '', '']
['', '', '', '', '', '', '', '', 'indices_2_out_full_n', '', '']
['', '', '', '', '', '', '', '', 'indices_2_out_write', '', '']
['', '', '', '', '', '', '', '', 'indices_2_out1_din', '', '']
['', '', '', '', '', '', '', '', 'indices_2_out1_full_n', '', '']
['', '', '', '', '', '', '', '', 'indices_2_out1_write', '', '']
['', '', '', '', '', '', '', '', 'write_r_din', '', '']
['', '', '', '', '', '', '', '', 'write_r_full_n', '', '']
['', '', '', '', '', '', '', '', 'write_r_write', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf4_l2_filters', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'we1', '', '']
['', '', '', '', 'd1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_l2_filters
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf4_l2_filters_ram', '', 'addr0', '', 'ce0', '', 'q0', '', 'addr1', '', 'ce1', '', 'd1', '', 'we1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_l2_filters_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf4_l2_multiply34', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'intermediate_fmaps_read', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_we0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_d0', '', '']
['', '', '', '', '', '', '', '', 'indices_23_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_23_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_23_read', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_l2_multiply34
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf4_l2_writeOutputs_133', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'indices_01_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_01_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_01_read', '', '']
['', '', '', '', '', '', '', '', 'indices_12_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_12_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_12_read', '', '']
['', '', '', '', '', '', '', '', 'write4_dout', '', '']
['', '', '', '', '', '', '', '', 'write4_empty_n', '', '']
['', '', '', '', '', '', '', '', 'write4_read', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_q0', '', '']
['', '', '', '', '', '', '', '', 'out_data_address1', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'out_data_we1', '', '']
['', '', '', '', '', '', '', '', 'out_data_d1', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_q0', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_l2_writeOutputs_133
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf4_readFilters36', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'filter_data_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_q0', '', '']
['', '', '', '', '', '', '', '', 'indices_23_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_23_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_23_read', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_d0', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readFilters36
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf4_readInputs37', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'in_data_address0', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'in_data_q0', '', '']
['', '', '', '', '', '', '', '', 'indices_01_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_01_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_01_read', '', '']
['', '', '', '', '', '', '', '', 'indices_12_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_12_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_12_read', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_address0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_ce0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_we0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_d0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_address1', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_ce1', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_we1', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_d1', '', '']
['', '', '', '', '', '', '', '', 'indices_01_out_din', '', '']
['', '', '', '', '', '', '', '', 'indices_01_out_full_n', '', '']
['', '', '', '', '', '', '', '', 'indices_01_out_write', '', '']
['', '', '', '', '', '', '', '', 'indices_12_out_din', '', '']
['', '', '', '', '', '', '', '', 'indices_12_out_full_n', '', '']
['', '', '', '', '', '', '', '', 'indices_12_out_write', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf5_110', '', '', '']
['', '', '', '', '', '', '', '', 'in_data_address0', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'in_data_d0', '', '']
['', '', '', '', '', '', '', '', 'in_data_q0', '', '']
['', '', '', '', '', '', '', '', 'in_data_we0', '', '']
['', '', '', '', '', '', '', '', 'in_data_address1', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'in_data_d1', '', '']
['', '', '', '', '', '', '', '', 'in_data_q1', '', '']
['', '', '', '', '', '', '', '', 'in_data_we1', '', '']
['', '', '', '', '', '', '', '', 'out_data_address0', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'out_data_d0', '', '']
['', '', '', '', '', '', '', '', 'out_data_q0', '', '']
['', '', '', '', '', '', '', '', 'out_data_we0', '', '']
['', '', '', '', '', '', '', '', 'out_data_address1', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'out_data_d1', '', '']
['', '', '', '', '', '', '', '', 'out_data_q1', '', '']
['', '', '', '', '', '', '', '', 'out_data_we1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_d0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_q0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_we0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_address1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_d1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_q1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_we1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'in_data_empty_n', '', '']
['', '', '', '', '', '', '', '', 'in_data_read', '', '']
['', '', '', '', '', '', '', '', 'out_data_full_n', '', '']
['', '', '', '', '', '', '', '', 'out_data_write', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_110
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf5_adjust', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'sums_read', '', '']
['', '', '', '', '', '', '', '', 'adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'input_indices_23_dout', '', '']
['', '', '', '', '', '', '', '', 'input_indices_23_empty_n', '', '']
['', '', '', '', '', '', '', '', 'input_indices_23_read', '', '']
['', '', '', '', '', '', '', '', 'ap_return', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_adjust
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf5_get_next_ijk', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'start_full_n', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'start_out', '', '']
['', '', '', '', '', '', '', '', 'start_write', '', '']
['', '', '', '', '', '', '', '', 'input_indices_2_out_din', '', '']
['', '', '', '', '', '', '', '', 'input_indices_2_out_full_n', '', '']
['', '', '', '', '', '', '', '', 'input_indices_2_out_write', '', '']
['', '', '', '', '', '', '', '', 'input_indices_2_out1_din', '', '']
['', '', '', '', '', '', '', '', 'input_indices_2_out1_full_n', '', '']
['', '', '', '', '', '', '', '', 'input_indices_2_out1_write', '', '']
['', '', '', '', '', '', '', '', 'output_indices_0_din', '', '']
['', '', '', '', '', '', '', '', 'output_indices_0_full_n', '', '']
['', '', '', '', '', '', '', '', 'output_indices_0_write', '', '']
['', '', '', '', '', '', '', '', 'output_indices_1_din', '', '']
['', '', '', '', '', '', '', '', 'output_indices_1_full_n', '', '']
['', '', '', '', '', '', '', '', 'output_indices_1_write', '', '']
['', '', '', '', '', '', '', '', 'resetMaximum_din', '', '']
['', '', '', '', '', '', '', '', 'resetMaximum_full_n', '', '']
['', '', '', '', '', '', '', '', 'resetMaximum_write', '', '']
['', '', '', '', '', '', '', '', 'storeOutput_din', '', '']
['', '', '', '', '', '', '', '', 'storeOutput_full_n', '', '']
['', '', '', '', '', '', '', '', 'storeOutput_write', '', '']
['', '', '', '', '', '', '', '', 'ap_return_0', '', '']
['', '', '', '', '', '', '', '', 'ap_return_1', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_get_next_ijk
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf5_poolOutputs', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'output_indices_04_dout', '', '']
['', '', '', '', '', '', '', '', 'output_indices_04_empty_n', '', '']
['', '', '', '', '', '', '', '', 'output_indices_04_read', '', '']
['', '', '', '', '', '', '', '', 'output_indices_15_dout', '', '']
['', '', '', '', '', '', '', '', 'output_indices_15_empty_n', '', '']
['', '', '', '', '', '', '', '', 'output_indices_15_read', '', '']
['', '', '', '', '', '', '', '', 'resetMaximum6_dout', '', '']
['', '', '', '', '', '', '', '', 'resetMaximum6_empty_n', '', '']
['', '', '', '', '', '', '', '', 'resetMaximum6_read', '', '']
['', '', '', '', '', '', '', '', 'storeOutput7_dout', '', '']
['', '', '', '', '', '', '', '', 'storeOutput7_empty_n', '', '']
['', '', '', '', '', '', '', '', 'storeOutput7_read', '', '']
['', '', '', '', '', '', '', '', 'p_read', '', '']
['', '', '', '', '', '', '', '', 'out_data_address1', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'out_data_we1', '', '']
['', '', '', '', '', '', '', '', 'out_data_d1', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_poolOutputs
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf5_readInputs41', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'in_data_address0', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'in_data_q0', '', '']
['', '', '', '', '', '', '', '', 'i_15', '', '']
['', '', '', '', '', '', '', '', 'j_15', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_address0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_ce0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_we0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_d0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_address1', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_ce1', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_we1', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_d1', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf5_writeOutputs_unaligned', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'i', '', '']
['', '', '', '', '', '', '', '', 'j', '', '']
['', '', '', '', '', '', '', '', 'out_data_address1', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'out_data_we1', '', '']
['', '', '', '', '', '', '', '', 'out_data_d1', '', '']
['', '', '', '', '', '', '', '', 'max_vals_5_0', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_writeOutputs_unaligned
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf6_19', '', '', '']
['', '', '', '', '', '', '', '', 'in_data_address0', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'in_data_d0', '', '']
['', '', '', '', '', '', '', '', 'in_data_q0', '', '']
['', '', '', '', '', '', '', '', 'in_data_we0', '', '']
['', '', '', '', '', '', '', '', 'in_data_address1', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'in_data_d1', '', '']
['', '', '', '', '', '', '', '', 'in_data_q1', '', '']
['', '', '', '', '', '', '', '', 'in_data_we1', '', '']
['', '', '', '', '', '', '', '', 'out_data_address0', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'out_data_d0', '', '']
['', '', '', '', '', '', '', '', 'out_data_q0', '', '']
['', '', '', '', '', '', '', '', 'out_data_we0', '', '']
['', '', '', '', '', '', '', '', 'out_data_address1', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'out_data_d1', '', '']
['', '', '', '', '', '', '', '', 'out_data_q1', '', '']
['', '', '', '', '', '', '', '', 'out_data_we1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_d0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_q0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_we0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_address1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_d1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_q1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_we1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'in_data_empty_n', '', '']
['', '', '', '', '', '', '', '', 'in_data_read', '', '']
['', '', '', '', '', '', '', '', 'out_data_full_n', '', '']
['', '', '', '', '', '', '', '', 'out_data_write', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_19
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf6_filters', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'we1', '', '']
['', '', '', '', 'd1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_filters
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf6_filters_ram', '', 'addr0', '', 'ce0', '', 'q0', '', 'addr1', '', 'ce1', '', 'd1', '', 'we1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_filters_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf6_readFilters46', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'filter_data_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_q0', '', '']
['', '', '', '', '', '', '', '', 'indices_23_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_23_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_23_read', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_0_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_0_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_0_d0', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readFilters46
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf6_readInputs', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'in_data_address0', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'in_data_q0', '', '']
['', '', '', '', '', '', '', '', 'indices_01_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_01_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_01_read', '', '']
['', '', '', '', '', '', '', '', 'indices_12_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_12_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_12_read', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_address0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_we0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_d0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_address1', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_ce1', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_we1', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_d1', '', '']
['', '', '', '', '', '', '', '', 'indices_01_out_din', '', '']
['', '', '', '', '', '', '', '', 'indices_01_out_full_n', '', '']
['', '', '', '', '', '', '', '', 'indices_01_out_write', '', '']
['', '', '', '', '', '', '', '', 'indices_12_out_din', '', '']
['', '', '', '', '', '', '', '', 'indices_12_out_full_n', '', '']
['', '', '', '', '', '', '', '', 'indices_12_out_write', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf6_writeOutputs_unaligned', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'indices_01_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_01_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_01_read', '', '']
['', '', '', '', '', '', '', '', 'indices_12_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_12_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_12_read', '', '']
['', '', '', '', '', '', '', '', 'p_read', '', '']
['', '', '', '', '', '', '', '', 'out_data_address1', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'out_data_we1', '', '']
['', '', '', '', '', '', '', '', 'out_data_d1', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_writeOutputs_unaligned
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf7_18', '', '', '']
['', '', '', '', '', '', '', '', 'in_data_address0', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'in_data_d0', '', '']
['', '', '', '', '', '', '', '', 'in_data_q0', '', '']
['', '', '', '', '', '', '', '', 'in_data_we0', '', '']
['', '', '', '', '', '', '', '', 'in_data_address1', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'in_data_d1', '', '']
['', '', '', '', '', '', '', '', 'in_data_q1', '', '']
['', '', '', '', '', '', '', '', 'in_data_we1', '', '']
['', '', '', '', '', '', '', '', 'out_data_address0', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'out_data_d0', '', '']
['', '', '', '', '', '', '', '', 'out_data_q0', '', '']
['', '', '', '', '', '', '', '', 'out_data_we0', '', '']
['', '', '', '', '', '', '', '', 'out_data_address1', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'out_data_d1', '', '']
['', '', '', '', '', '', '', '', 'out_data_q1', '', '']
['', '', '', '', '', '', '', '', 'out_data_we1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_address0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_d0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_q0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_we0', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_address1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_d1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_q1', '', '']
['', '', '', '', '', '', '', '', 'l1_filter_data_we1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_d0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_we0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_d1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_q1', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_we1', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'l1_adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'in_data_empty_n', '', '']
['', '', '', '', '', '', '', '', 'in_data_read', '', '']
['', '', '', '', '', '', '', '', 'out_data_full_n', '', '']
['', '', '', '', '', '', '', '', 'out_data_write', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_18
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf7_accum_1', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'accum_in_0_address0', '', '']
['', '', '', '', '', '', '', '', 'accum_in_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'accum_in_0_q0', '', '']
['', '', '', '', '', '', '', '', 'accum_in_0_address1', '', '']
['', '', '', '', '', '', '', '', 'accum_in_0_ce1', '', '']
['', '', '', '', '', '', '', '', 'accum_in_0_q1', '', '']
['', '', '', '', '', '', '', '', 'accum_out_address0', '', '']
['', '', '', '', '', '', '', '', 'accum_out_ce0', '', '']
['', '', '', '', '', '', '', '', 'accum_out_we0', '', '']
['', '', '', '', '', '', '', '', 'accum_out_d0', '', '']
['', '', '', '', '', '', '', '', 'accum_out_address1', '', '']
['', '', '', '', '', '', '', '', 'accum_out_ce1', '', '']
['', '', '', '', '', '', '', '', 'accum_out_we1', '', '']
['', '', '', '', '', '', '', '', 'accum_out_d1', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_accum_1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf7_adjust', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'sums_read', '', '']
['', '', '', '', '', '', '', '', 'adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'indices_23_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_23_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_23_read', '', '']
['', '', '', '', '', '', '', '', 'indices_23_out_din', '', '']
['', '', '', '', '', '', '', '', 'indices_23_out_full_n', '', '']
['', '', '', '', '', '', '', '', 'indices_23_out_write', '', '']
['', '', '', '', '', '', '', '', 'ap_return', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_adjust
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf7_adjustments', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'we1', '', '']
['', '', '', '', 'd1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_adjustments
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf7_adjustments_ram', '', 'addr0', '', 'ce0', '', 'q0', '', 'addr1', '', 'ce1', '', 'd1', '', 'we1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_adjustments_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf7_dot_product', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_address0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_ce0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_q0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_q0', '', '']
['', '', '', '', '', '', '', '', 'products_0_address0', '', '']
['', '', '', '', '', '', '', '', 'products_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'products_0_we0', '', '']
['', '', '', '', '', '', '', '', 'products_0_d0', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_dot_product
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf7_filters', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'we1', '', '']
['', '', '', '', 'd1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_filters
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf7_filters_ram', '', 'addr0', '', 'ce0', '', 'q0', '', 'addr1', '', 'ce1', '', 'd1', '', 'we1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_filters_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf7_get_next_ijk', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'start_full_n', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'start_out', '', '']
['', '', '', '', '', '', '', '', 'start_write', '', '']
['', '', '', '', '', '', '', '', 'indices_0_din', '', '']
['', '', '', '', '', '', '', '', 'indices_0_full_n', '', '']
['', '', '', '', '', '', '', '', 'indices_0_write', '', '']
['', '', '', '', '', '', '', '', 'indices_1_din', '', '']
['', '', '', '', '', '', '', '', 'indices_1_full_n', '', '']
['', '', '', '', '', '', '', '', 'indices_1_write', '', '']
['', '', '', '', '', '', '', '', 'indices_2_out_din', '', '']
['', '', '', '', '', '', '', '', 'indices_2_out_full_n', '', '']
['', '', '', '', '', '', '', '', 'indices_2_out_write', '', '']
['', '', '', '', '', '', '', '', 'indices_2_out1_din', '', '']
['', '', '', '', '', '', '', '', 'indices_2_out1_full_n', '', '']
['', '', '', '', '', '', '', '', 'indices_2_out1_write', '', '']
['', '', '', '', '', '', '', '', 'write_r_din', '', '']
['', '', '', '', '', '', '', '', 'write_r_full_n', '', '']
['', '', '', '', '', '', '', '', 'write_r_write', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_get_next_ijk
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf7_l2_filters', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'we1', '', '']
['', '', '', '', 'd1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_l2_filters
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf7_l2_filters_ram', '', 'addr0', '', 'ce0', '', 'q0', '', 'addr1', '', 'ce1', '', 'd1', '', 'we1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_l2_filters_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf7_l2_multiply50', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'intermediate_fmaps_read', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_filter_data_q0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_we0', '', '']
['', '', '', '', '', '', '', '', 'l2_products_d0', '', '']
['', '', '', '', '', '', '', '', 'indices_23_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_23_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_23_read', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_l2_multiply50
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf7_l2_writeOutputs_149', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'indices_01_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_01_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_01_read', '', '']
['', '', '', '', '', '', '', '', 'indices_12_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_12_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_12_read', '', '']
['', '', '', '', '', '', '', '', 'write4_dout', '', '']
['', '', '', '', '', '', '', '', 'write4_empty_n', '', '']
['', '', '', '', '', '', '', '', 'write4_read', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_partial_sums_q0', '', '']
['', '', '', '', '', '', '', '', 'out_data_address1', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'out_data_we1', '', '']
['', '', '', '', '', '', '', '', 'out_data_d1', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'l2_adjustments_q0', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_l2_writeOutputs_149
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf7_readFilters52', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'filter_data_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_q0', '', '']
['', '', '', '', '', '', '', '', 'indices_23_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_23_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_23_read', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_d0', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_readFilters52
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf7_readInputs53', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'in_data_address0', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'in_data_q0', '', '']
['', '', '', '', '', '', '', '', 'indices_01_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_01_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_01_read', '', '']
['', '', '', '', '', '', '', '', 'indices_12_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_12_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_12_read', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_address0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_ce0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_we0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_d0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_address1', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_ce1', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_we1', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_d1', '', '']
['', '', '', '', '', '', '', '', 'indices_01_out_din', '', '']
['', '', '', '', '', '', '', '', 'indices_01_out_full_n', '', '']
['', '', '', '', '', '', '', '', 'indices_01_out_write', '', '']
['', '', '', '', '', '', '', '', 'indices_12_out_din', '', '']
['', '', '', '', '', '', '', '', 'indices_12_out_full_n', '', '']
['', '', '', '', '', '', '', '', 'indices_12_out_write', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_readInputs53
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf8_17', '', '', '']
['', '', '', '', '', '', '', '', 'in_data_address0', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'in_data_d0', '', '']
['', '', '', '', '', '', '', '', 'in_data_q0', '', '']
['', '', '', '', '', '', '', '', 'in_data_we0', '', '']
['', '', '', '', '', '', '', '', 'in_data_address1', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'in_data_d1', '', '']
['', '', '', '', '', '', '', '', 'in_data_q1', '', '']
['', '', '', '', '', '', '', '', 'in_data_we1', '', '']
['', '', '', '', '', '', '', '', 'out_data_address0', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'out_data_d0', '', '']
['', '', '', '', '', '', '', '', 'out_data_q0', '', '']
['', '', '', '', '', '', '', '', 'out_data_we0', '', '']
['', '', '', '', '', '', '', '', 'out_data_address1', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'out_data_d1', '', '']
['', '', '', '', '', '', '', '', 'out_data_q1', '', '']
['', '', '', '', '', '', '', '', 'out_data_we1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_d0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_q0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_we0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_address1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_d1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_q1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_we1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'in_data_empty_n', '', '']
['', '', '', '', '', '', '', '', 'in_data_read', '', '']
['', '', '', '', '', '', '', '', 'out_data_full_n', '', '']
['', '', '', '', '', '', '', '', 'out_data_write', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf8_adjust', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'sums_read', '', '']
['', '', '', '', '', '', '', '', 'adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'input_indices_23_dout', '', '']
['', '', '', '', '', '', '', '', 'input_indices_23_empty_n', '', '']
['', '', '', '', '', '', '', '', 'input_indices_23_read', '', '']
['', '', '', '', '', '', '', '', 'ap_return', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_adjust
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf8_poolOutputs', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'output_indices_04_dout', '', '']
['', '', '', '', '', '', '', '', 'output_indices_04_empty_n', '', '']
['', '', '', '', '', '', '', '', 'output_indices_04_read', '', '']
['', '', '', '', '', '', '', '', 'output_indices_15_dout', '', '']
['', '', '', '', '', '', '', '', 'output_indices_15_empty_n', '', '']
['', '', '', '', '', '', '', '', 'output_indices_15_read', '', '']
['', '', '', '', '', '', '', '', 'resetMaximum6_dout', '', '']
['', '', '', '', '', '', '', '', 'resetMaximum6_empty_n', '', '']
['', '', '', '', '', '', '', '', 'resetMaximum6_read', '', '']
['', '', '', '', '', '', '', '', 'storeOutput7_dout', '', '']
['', '', '', '', '', '', '', '', 'storeOutput7_empty_n', '', '']
['', '', '', '', '', '', '', '', 'storeOutput7_read', '', '']
['', '', '', '', '', '', '', '', 'p_read', '', '']
['', '', '', '', '', '', '', '', 'out_data_address1', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'out_data_we1', '', '']
['', '', '', '', '', '', '', '', 'out_data_d1', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_poolOutputs
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf8_readInputs57', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'in_data_address0', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'in_data_q0', '', '']
['', '', '', '', '', '', '', '', 'i_13', '', '']
['', '', '', '', '', '', '', '', 'j_13', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_address0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_ce0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_we0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_d0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_address1', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_ce1', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_we1', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_d1', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_readInputs57
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf8_writeOutputs_unaligned', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'i', '', '']
['', '', '', '', '', '', '', '', 'j', '', '']
['', '', '', '', '', '', '', '', 'out_data_address1', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'out_data_we1', '', '']
['', '', '', '', '', '', '', '', 'out_data_d1', '', '']
['', '', '', '', '', '', '', '', 'max_vals_0', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_writeOutputs_unaligned
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf9_16', '', '', '']
['', '', '', '', '', '', '', '', 'in_data_address0', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'in_data_d0', '', '']
['', '', '', '', '', '', '', '', 'in_data_q0', '', '']
['', '', '', '', '', '', '', '', 'in_data_we0', '', '']
['', '', '', '', '', '', '', '', 'in_data_address1', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'in_data_d1', '', '']
['', '', '', '', '', '', '', '', 'in_data_q1', '', '']
['', '', '', '', '', '', '', '', 'in_data_we1', '', '']
['', '', '', '', '', '', '', '', 'out_data_address0', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'out_data_d0', '', '']
['', '', '', '', '', '', '', '', 'out_data_q0', '', '']
['', '', '', '', '', '', '', '', 'out_data_we0', '', '']
['', '', '', '', '', '', '', '', 'out_data_address1', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'out_data_d1', '', '']
['', '', '', '', '', '', '', '', 'out_data_q1', '', '']
['', '', '', '', '', '', '', '', 'out_data_we1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_d0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_q0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_we0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_address1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_d1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_q1', '', '']
['', '', '', '', '', '', '', '', 'filter_data_we1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_d0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_we0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_address1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_ce1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_d1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_q1', '', '']
['', '', '', '', '', '', '', '', 'adjustments_we1', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'in_data_empty_n', '', '']
['', '', '', '', '', '', '', '', 'in_data_read', '', '']
['', '', '', '', '', '', '', '', 'out_data_full_n', '', '']
['', '', '', '', '', '', '', '', 'out_data_write', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_16
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf9_accum_1', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'accum_in_0_address0', '', '']
['', '', '', '', '', '', '', '', 'accum_in_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'accum_in_0_q0', '', '']
['', '', '', '', '', '', '', '', 'accum_in_0_address1', '', '']
['', '', '', '', '', '', '', '', 'accum_in_0_ce1', '', '']
['', '', '', '', '', '', '', '', 'accum_in_0_q1', '', '']
['', '', '', '', '', '', '', '', 'accum_out_address0', '', '']
['', '', '', '', '', '', '', '', 'accum_out_ce0', '', '']
['', '', '', '', '', '', '', '', 'accum_out_we0', '', '']
['', '', '', '', '', '', '', '', 'accum_out_d0', '', '']
['', '', '', '', '', '', '', '', 'accum_out_address1', '', '']
['', '', '', '', '', '', '', '', 'accum_out_ce1', '', '']
['', '', '', '', '', '', '', '', 'accum_out_we1', '', '']
['', '', '', '', '', '', '', '', 'accum_out_d1', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_accum_1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf9_adjust', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'sums_read', '', '']
['', '', '', '', '', '', '', '', 'adjustments_address0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_ce0', '', '']
['', '', '', '', '', '', '', '', 'adjustments_q0', '', '']
['', '', '', '', '', '', '', '', 'indices_23_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_23_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_23_read', '', '']
['', '', '', '', '', '', '', '', 'ap_return', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_adjust
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf9_adjustments', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'we1', '', '']
['', '', '', '', 'd1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_adjustments
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf9_adjustments_ram', '', 'addr0', '', 'ce0', '', 'q0', '', 'addr1', '', 'ce1', '', 'd1', '', 'we1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_adjustments_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf9_dot_product', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_address0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_q0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_0_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_0_q0', '', '']
['', '', '', '', '', '', '', '', 'products_0_address0', '', '']
['', '', '', '', '', '', '', '', 'products_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'products_0_we0', '', '']
['', '', '', '', '', '', '', '', 'products_0_d0', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_dot_product
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf9_filters', '', '']
['', '', '', '', 'reset', '', '']
['', '', '', '', 'clk', '', '']
['', '', '', '', 'address0', '', '']
['', '', '', '', 'ce0', '', '']
['', '', '', '', 'q0', '', '']
['', '', '', '', 'address1', '', '']
['', '', '', '', 'ce1', '', '']
['', '', '', '', 'we1', '', '']
['', '', '', '', 'd1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_filters
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf9_filters_ram', '', 'addr0', '', 'ce0', '', 'q0', '', 'addr1', '', 'ce1', '', 'd1', '', 'we1', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_filters_ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'td_fused_top_tdf9_readFilters62', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'filter_data_address0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'filter_data_q0', '', '']
['', '', '', '', '', '', '', '', 'indices_23_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_23_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_23_read', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_0_address0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_0_we0', '', '']
['', '', '', '', '', '', '', '', 'weight_vecs_0_0_0_d0', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_readFilters62
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf9_readInputs', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'in_data_address0', '', '']
['', '', '', '', '', '', '', '', 'in_data_ce0', '', '']
['', '', '', '', '', '', '', '', 'in_data_q0', '', '']
['', '', '', '', '', '', '', '', 'indices_01_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_01_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_01_read', '', '']
['', '', '', '', '', '', '', '', 'indices_12_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_12_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_12_read', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_address0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_ce0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_we0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_d0', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_address1', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_ce1', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_we1', '', '']
['', '', '', '', '', '', '', '', 'ifmap_vec_0_0_d1', '', '']
['', '', '', '', '', '', '', '', 'indices_01_out_din', '', '']
['', '', '', '', '', '', '', '', 'indices_01_out_full_n', '', '']
['', '', '', '', '', '', '', '', 'indices_01_out_write', '', '']
['', '', '', '', '', '', '', '', 'indices_12_out_din', '', '']
['', '', '', '', '', '', '', '', 'indices_12_out_full_n', '', '']
['', '', '', '', '', '', '', '', 'indices_12_out_write', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_readInputs
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'td_fused_top_tdf9_writeOutputs_unaligned', '', '', '']
['', '', '', '', '', '', '', '', 'ap_clk', '', '']
['', '', '', '', '', '', '', '', 'ap_rst', '', '']
['', '', '', '', '', '', '', '', 'ap_start', '', '']
['', '', '', '', '', '', '', '', 'ap_done', '', '']
['', '', '', '', '', '', '', '', 'ap_continue', '', '']
['', '', '', '', '', '', '', '', 'ap_idle', '', '']
['', '', '', '', '', '', '', '', 'ap_ready', '', '']
['', '', '', '', '', '', '', '', 'indices_01_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_01_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_01_read', '', '']
['', '', '', '', '', '', '', '', 'indices_12_dout', '', '']
['', '', '', '', '', '', '', '', 'indices_12_empty_n', '', '']
['', '', '', '', '', '', '', '', 'indices_12_read', '', '']
['', '', '', '', '', '', '', '', 'p_read', '', '']
['', '', '', '', '', '', '', '', 'out_data_address1', '', '']
['', '', '', '', '', '', '', '', 'out_data_ce1', '', '']
['', '', '', '', '', '', '', '', 'out_data_we1', '', '']
['', '', '', '', '', '', '', '', 'out_data_d1', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]

['module', 'top', '', '']
['', '', '', '', 'input', '', 'clk', '', '']
['', '', '', '', 'input', '', 'clk_mem', '', '']
['', '', '', '', 'input', '', 'reset', '', '']
['', '', '', '', 'input', '', 'resetn', '', '']
['', '', '', '', 'input', '', '[`REG_ADDRWIDTH-1:0]', 'PADDR', '', '']
['', '', '', '', 'input', '', 'PWRITE', '', '']
['', '', '', '', 'input', '', 'PSEL', '', '']
['', '', '', '', 'input', '', 'PENABLE', '', '']
['', '', '', '', 'input', '', '[`REG_DATAWIDTH-1:0]', 'PWDATA', '', '']
['', '', '', '', 'output', '[`REG_DATAWIDTH-1:0]', 'PRDATA', '', '']
['', '', '', '', 'output', 'PREADY', '', '']
['', '', '', '', 'input', '', '[`AWIDTH-1:0]', 'bram_addr_a_ext', '', '']
['', '', '', '', 'output', '[`DESIGN_SIZE*`DWIDTH-1:0]', 'bram_rdata_a_ext', '', '']
['', '', '', '', 'input', '', '[`DESIGN_SIZE*`DWIDTH-1:0]', 'bram_wdata_a_ext', '', '']
['', '', '', '', 'input', '', '[`DESIGN_SIZE-1:0]', 'bram_we_a_ext', '', '']
['', '', '', '', 'input', '', '[`AWIDTH-1:0]', 'bram_addr_b_ext', '', '']
['', '', '', '', 'output', '[`DESIGN_SIZE*`DWIDTH-1:0]', 'bram_rdata_b_ext', '', '']
['', '', '', '', 'input', '', '[`DESIGN_SIZE*`DWIDTH-1:0]', 'bram_wdata_b_ext', '', '']
['', '', '', '', 'input', '', '[`DESIGN_SIZE-1:0]', 'bram_we_b_ext', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.medium
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk_mem]

['module', 'activation', '', '']
['', '', '', '', 'input', 'activation_type', '', '']
['', '', '', '', 'input', 'enable_activation', '', '']
['', '', '', '', 'input', 'in_data_available', '', '']
['', '', '', '', 'input', '[`DESIGN_SIZE*`DWIDTH-1:0]', 'inp_data', '', '']
['', '', '', '', 'output', '[`DESIGN_SIZE*`DWIDTH-1:0]', 'out_data', '', '']
['', '', '', '', 'output', 'out_data_available', '', '']
['', '', '', '', 'input', '[`MASK_WIDTH-1:0]', 'validity_mask', '', '']
['', '', '', '', 'output', 'done_activation', '', '']
['', '', '', '', 'input', 'clk', '', '']
['', '', '', '', 'input', 'reset', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/activation
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'cfg', '', '']
['', '', '', '', 'input', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'PCLK', '', '']
['', '', '', '', 'input', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'PRESETn', '', '']
['', '', '', '', 'input', '', '', '', '', '', '', '', '[`REG_ADDRWIDTH-1:0]', 'PADDR', '', '']
['', '', '', '', 'input', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'PWRITE', '', '']
['', '', '', '', 'input', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'PSEL', '', '']
['', '', '', '', 'input', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'PENABLE', '', '']
['', '', '', '', 'input', '', '', '', '', '', '', '', '[`REG_DATAWIDTH-1:0]', 'PWDATA', '', '']
['', '', '', '', 'output', 'reg', '', '', '[`REG_DATAWIDTH-1:0]', 'PRDATA', '', '']
['', '', '', '', 'output', 'reg', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'PREADY', '', '']
['', '', '', '', 'output', 'reg', 'start_tpu', '', '']
['', '', '', '', 'output', 'reg', 'enable_matmul', '', '']
['', '', '', '', 'output', 'reg', 'enable_norm', '', '']
['', '', '', '', 'output', 'reg', 'enable_pool', '', '']
['', '', '', '', 'output', 'reg', 'enable_activation', '', '']
['', '', '', '', 'output', 'reg', 'enable_conv_mode', '', '']
['', '', '', '', 'output', 'reg', '[`DWIDTH-1:0]', 'mean', '', '']
['', '', '', '', 'output', 'reg', '[`DWIDTH-1:0]', 'inv_var', '', '']
['', '', 'output', 'reg', '[`MAX_BITS_POOL-1:0]', 'pool_window_size', '', '']
['', '', 'output', 'reg', '[`AWIDTH-1:0]', 'address_mat_a', '', '']
['', '', '', '', 'output', 'reg', '[`AWIDTH-1:0]', 'address_mat_b', '', '']
['', '', '', '', 'output', 'reg', '[`AWIDTH-1:0]', 'address_mat_c', '', '']
['', '', '', '', 'output', 'reg', '[`MASK_WIDTH-1:0]', 'validity_mask_a_rows', '', '']
['', '', '', '', 'output', 'reg', '[`MASK_WIDTH-1:0]', 'validity_mask_a_cols', '', '']
['', '', '', '', 'output', 'reg', '[`MASK_WIDTH-1:0]', 'validity_mask_b_rows', '', '']
['', '', '', '', 'output', 'reg', '[`MASK_WIDTH-1:0]', 'validity_mask_b_cols', '', '']
['', '', '', '', 'output', 'reg', 'save_output_to_accum', '', '']
['', '', '', '', 'output', 'reg', 'add_accum_to_output', '', '']
['', '', '', '', 'output', 'reg', '[`ADDR_STRIDE_WIDTH-1:0]', 'address_stride_a', '', '']
['', '', '', '', 'output', 'reg', '[`ADDR_STRIDE_WIDTH-1:0]', 'address_stride_b', '', '']
['', '', '', '', 'output', 'reg', '[`ADDR_STRIDE_WIDTH-1:0]', 'address_stride_c', '', '']
['', '', '', '', 'output', 'reg', 'activation_type', '', '']
['', '', '', '', 'output', 'reg', '[3:0]', 'conv_filter_height', '', '']
['', '', '', '', 'output', 'reg', '[3:0]', 'conv_filter_width', '', '']
['', '', '', '', 'output', 'reg', '[3:0]', 'conv_stride_horiz', '', '']
['', '', '', '', 'output', 'reg', '[3:0]', 'conv_stride_verti', '', '']
['', '', '', '', 'output', 'reg', '[3:0]', 'conv_padding_left', '', '']
['', '', '', '', 'output', 'reg', '[3:0]', 'conv_padding_right', '', '']
['', '', '', '', 'output', 'reg', '[3:0]', 'conv_padding_top', '', '']
['', '', '', '', 'output', 'reg', '[3:0]', 'conv_padding_bottom', '', '']
['', '', '', '', 'output', 'reg', '[15:0]', 'num_channels_inp', '', '']
['', '', '', '', 'output', 'reg', '[15:0]', 'num_channels_out', '', '']
['', '', '', '', 'output', 'reg', '[15:0]', 'inp_img_height', '', '']
['', '', '', '', 'output', 'reg', '[15:0]', 'inp_img_width', '', '']
['', '', '', '', 'output', 'reg', '[15:0]', 'out_img_height', '', '']
['', '', '', '', 'output', 'reg', '[15:0]', 'out_img_width', '', '']
['', '', '', '', 'output', 'reg', '[31:0]', 'batch_size', '', '']
['', '', '', '', 'output', 'reg', 'pe_reset', '', '']
['', '', '', '', 'input', 'done_tpu', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/cfg
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports PCLK]

['module', 'control', '', '']
['', '', '', '', 'input', 'clk', '', '']
['', '', '', '', 'input', 'reset', '', '']
['', '', '', '', 'input', 'start_tpu', '', '']
['', '', '', '', 'input', 'enable_matmul', '', '']
['', '', '', '', 'input', 'enable_norm', '', '']
['', '', '', '', 'input', 'enable_activation', '', '']
['', '', '', '', 'input', 'enable_pool', '', '']
['', '', '', '', 'output', 'reg', 'start_mat_mul', '', '']
['', '', '', '', 'input', 'done_mat_mul', '', '']
['', '', '', '', 'input', 'done_norm', '', '']
['', '', '', '', 'input', 'done_pool', '', '']
['', '', '', '', 'input', 'done_activation', '', '']
['', '', '', '', 'input', 'save_output_to_accum', '', '']
['', '', '', '', 'output', 'reg', 'done_tpu', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/control
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'matmul_32x32_systolic', '', '']
['', 'clk', '', '']
['', 'reset', '', '']
['', 'pe_reset', '', '']
['', 'start_mat_mul', '', '']
['', 'done_mat_mul', '', '']
['', 'address_mat_a', '', '']
['', 'address_mat_b', '', '']
['', 'address_mat_c', '', '']
['', 'address_stride_a', '', '']
['', 'address_stride_b', '', '']
['', 'address_stride_c', '', '']
['', 'a_data', '', '']
['', 'b_data', '', '']
['', 'a_data_in', '', '//Data', 'values', 'coming', 'in', 'from', 'previous', 'matmul', '-', 'systolic', 'connections', '']
['', 'b_data_in', '', '']
['', 'c_data_in', '', '//Data', 'values', 'coming', 'in', 'from', 'previous', 'matmul', '-', 'systolic', 'shifting', '']
['', 'c_data_out', '', '//Data', 'values', 'going', 'out', 'to', 'next', 'matmul', '-', 'systolic', 'shifting', '']
['', 'a_data_out', '', '']
['', 'b_data_out', '', '']
['', 'a_addr', '', '']
['', 'b_addr', '', '']
['', 'c_addr', '', '']
['', 'c_data_available', '', '']
['', '']
['', 'validity_mask_a_rows', '', '']
['', 'validity_mask_a_cols', '', '']
['', 'validity_mask_b_rows', '', '']
['', 'validity_mask_b_cols', '', '']
['', '', '', '']
['', 'final_mat_mul_size', '', '']
['', '', '', '']
['', 'a_loc', '', '']
['', 'b_loc', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/matmul_32x32_systolic
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'norm', '', '']
['', '', '', '', 'input', 'enable_norm', '', '']
['', '', '', '', 'input', '[`DWIDTH-1:0]', 'mean', '', '']
['', '', '', '', 'input', '[`DWIDTH-1:0]', 'inv_var', '', '']
['', '', '', '', 'input', 'in_data_available', '', '']
['', '', '', '', 'input', '[`DESIGN_SIZE*`DWIDTH-1:0]', 'inp_data', '', '']
['', '', '', '', 'output', '[`DESIGN_SIZE*`DWIDTH-1:0]', 'out_data', '', '']
['', '', '', '', 'output', 'out_data_available', '', '']
['', '', '', '', 'input', '[`MASK_WIDTH-1:0]', 'validity_mask', '', '']
['', '', '', '', 'output', 'done_norm', '', '']
['', '', '', '', 'input', 'clk', '', '']
['', '', '', '', 'input', 'reset', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/norm
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'output_logic', '', '']
['start_mat_mul', '', '']
['done_mat_mul', '', '']
['address_mat_c', '', '']
['address_stride_c', '', '']
['c_data_in', '', '']
['c_data_out', '', '//Data', 'values', 'going', 'out', 'to', 'next', 'matmul', '-', 'systolic', 'shifting', '']
['c_addr', '', '']
['c_data_available', '', '']
['clk_cnt', '', '']
['row_latch_en', '', '']
['final_mat_mul_size', '', '']
['matrixC0_0', '', '']
['matrixC0_1', '', '']
['matrixC0_2', '', '']
['matrixC0_3', '', '']
['matrixC0_4', '', '']
['matrixC0_5', '', '']
['matrixC0_6', '', '']
['matrixC0_7', '', '']
['matrixC0_8', '', '']
['matrixC0_9', '', '']
['matrixC0_10', '', '']
['matrixC0_11', '', '']
['matrixC0_12', '', '']
['matrixC0_13', '', '']
['matrixC0_14', '', '']
['matrixC0_15', '', '']
['matrixC0_16', '', '']
['matrixC0_17', '', '']
['matrixC0_18', '', '']
['matrixC0_19', '', '']
['matrixC0_20', '', '']
['matrixC0_21', '', '']
['matrixC0_22', '', '']
['matrixC0_23', '', '']
['matrixC0_24', '', '']
['matrixC0_25', '', '']
['matrixC0_26', '', '']
['matrixC0_27', '', '']
['matrixC0_28', '', '']
['matrixC0_29', '', '']
['matrixC0_30', '', '']
['matrixC0_31', '', '']
['matrixC1_0', '', '']
['matrixC1_1', '', '']
['matrixC1_2', '', '']
['matrixC1_3', '', '']
['matrixC1_4', '', '']
['matrixC1_5', '', '']
['matrixC1_6', '', '']
['matrixC1_7', '', '']
['matrixC1_8', '', '']
['matrixC1_9', '', '']
['matrixC1_10', '', '']
['matrixC1_11', '', '']
['matrixC1_12', '', '']
['matrixC1_13', '', '']
['matrixC1_14', '', '']
['matrixC1_15', '', '']
['matrixC1_16', '', '']
['matrixC1_17', '', '']
['matrixC1_18', '', '']
['matrixC1_19', '', '']
['matrixC1_20', '', '']
['matrixC1_21', '', '']
['matrixC1_22', '', '']
['matrixC1_23', '', '']
['matrixC1_24', '', '']
['matrixC1_25', '', '']
['matrixC1_26', '', '']
['matrixC1_27', '', '']
['matrixC1_28', '', '']
['matrixC1_29', '', '']
['matrixC1_30', '', '']
['matrixC1_31', '', '']
['matrixC2_0', '', '']
['matrixC2_1', '', '']
['matrixC2_2', '', '']
['matrixC2_3', '', '']
['matrixC2_4', '', '']
['matrixC2_5', '', '']
['matrixC2_6', '', '']
['matrixC2_7', '', '']
['matrixC2_8', '', '']
['matrixC2_9', '', '']
['matrixC2_10', '', '']
['matrixC2_11', '', '']
['matrixC2_12', '', '']
['matrixC2_13', '', '']
['matrixC2_14', '', '']
['matrixC2_15', '', '']
['matrixC2_16', '', '']
['matrixC2_17', '', '']
['matrixC2_18', '', '']
['matrixC2_19', '', '']
['matrixC2_20', '', '']
['matrixC2_21', '', '']
['matrixC2_22', '', '']
['matrixC2_23', '', '']
['matrixC2_24', '', '']
['matrixC2_25', '', '']
['matrixC2_26', '', '']
['matrixC2_27', '', '']
['matrixC2_28', '', '']
['matrixC2_29', '', '']
['matrixC2_30', '', '']
['matrixC2_31', '', '']
['matrixC3_0', '', '']
['matrixC3_1', '', '']
['matrixC3_2', '', '']
['matrixC3_3', '', '']
['matrixC3_4', '', '']
['matrixC3_5', '', '']
['matrixC3_6', '', '']
['matrixC3_7', '', '']
['matrixC3_8', '', '']
['matrixC3_9', '', '']
['matrixC3_10', '', '']
['matrixC3_11', '', '']
['matrixC3_12', '', '']
['matrixC3_13', '', '']
['matrixC3_14', '', '']
['matrixC3_15', '', '']
['matrixC3_16', '', '']
['matrixC3_17', '', '']
['matrixC3_18', '', '']
['matrixC3_19', '', '']
['matrixC3_20', '', '']
['matrixC3_21', '', '']
['matrixC3_22', '', '']
['matrixC3_23', '', '']
['matrixC3_24', '', '']
['matrixC3_25', '', '']
['matrixC3_26', '', '']
['matrixC3_27', '', '']
['matrixC3_28', '', '']
['matrixC3_29', '', '']
['matrixC3_30', '', '']
['matrixC3_31', '', '']
['matrixC4_0', '', '']
['matrixC4_1', '', '']
['matrixC4_2', '', '']
['matrixC4_3', '', '']
['matrixC4_4', '', '']
['matrixC4_5', '', '']
['matrixC4_6', '', '']
['matrixC4_7', '', '']
['matrixC4_8', '', '']
['matrixC4_9', '', '']
['matrixC4_10', '', '']
['matrixC4_11', '', '']
['matrixC4_12', '', '']
['matrixC4_13', '', '']
['matrixC4_14', '', '']
['matrixC4_15', '', '']
['matrixC4_16', '', '']
['matrixC4_17', '', '']
['matrixC4_18', '', '']
['matrixC4_19', '', '']
['matrixC4_20', '', '']
['matrixC4_21', '', '']
['matrixC4_22', '', '']
['matrixC4_23', '', '']
['matrixC4_24', '', '']
['matrixC4_25', '', '']
['matrixC4_26', '', '']
['matrixC4_27', '', '']
['matrixC4_28', '', '']
['matrixC4_29', '', '']
['matrixC4_30', '', '']
['matrixC4_31', '', '']
['matrixC5_0', '', '']
['matrixC5_1', '', '']
['matrixC5_2', '', '']
['matrixC5_3', '', '']
['matrixC5_4', '', '']
['matrixC5_5', '', '']
['matrixC5_6', '', '']
['matrixC5_7', '', '']
['matrixC5_8', '', '']
['matrixC5_9', '', '']
['matrixC5_10', '', '']
['matrixC5_11', '', '']
['matrixC5_12', '', '']
['matrixC5_13', '', '']
['matrixC5_14', '', '']
['matrixC5_15', '', '']
['matrixC5_16', '', '']
['matrixC5_17', '', '']
['matrixC5_18', '', '']
['matrixC5_19', '', '']
['matrixC5_20', '', '']
['matrixC5_21', '', '']
['matrixC5_22', '', '']
['matrixC5_23', '', '']
['matrixC5_24', '', '']
['matrixC5_25', '', '']
['matrixC5_26', '', '']
['matrixC5_27', '', '']
['matrixC5_28', '', '']
['matrixC5_29', '', '']
['matrixC5_30', '', '']
['matrixC5_31', '', '']
['matrixC6_0', '', '']
['matrixC6_1', '', '']
['matrixC6_2', '', '']
['matrixC6_3', '', '']
['matrixC6_4', '', '']
['matrixC6_5', '', '']
['matrixC6_6', '', '']
['matrixC6_7', '', '']
['matrixC6_8', '', '']
['matrixC6_9', '', '']
['matrixC6_10', '', '']
['matrixC6_11', '', '']
['matrixC6_12', '', '']
['matrixC6_13', '', '']
['matrixC6_14', '', '']
['matrixC6_15', '', '']
['matrixC6_16', '', '']
['matrixC6_17', '', '']
['matrixC6_18', '', '']
['matrixC6_19', '', '']
['matrixC6_20', '', '']
['matrixC6_21', '', '']
['matrixC6_22', '', '']
['matrixC6_23', '', '']
['matrixC6_24', '', '']
['matrixC6_25', '', '']
['matrixC6_26', '', '']
['matrixC6_27', '', '']
['matrixC6_28', '', '']
['matrixC6_29', '', '']
['matrixC6_30', '', '']
['matrixC6_31', '', '']
['matrixC7_0', '', '']
['matrixC7_1', '', '']
['matrixC7_2', '', '']
['matrixC7_3', '', '']
['matrixC7_4', '', '']
['matrixC7_5', '', '']
['matrixC7_6', '', '']
['matrixC7_7', '', '']
['matrixC7_8', '', '']
['matrixC7_9', '', '']
['matrixC7_10', '', '']
['matrixC7_11', '', '']
['matrixC7_12', '', '']
['matrixC7_13', '', '']
['matrixC7_14', '', '']
['matrixC7_15', '', '']
['matrixC7_16', '', '']
['matrixC7_17', '', '']
['matrixC7_18', '', '']
['matrixC7_19', '', '']
['matrixC7_20', '', '']
['matrixC7_21', '', '']
['matrixC7_22', '', '']
['matrixC7_23', '', '']
['matrixC7_24', '', '']
['matrixC7_25', '', '']
['matrixC7_26', '', '']
['matrixC7_27', '', '']
['matrixC7_28', '', '']
['matrixC7_29', '', '']
['matrixC7_30', '', '']
['matrixC7_31', '', '']
['matrixC8_0', '', '']
['matrixC8_1', '', '']
['matrixC8_2', '', '']
['matrixC8_3', '', '']
['matrixC8_4', '', '']
['matrixC8_5', '', '']
['matrixC8_6', '', '']
['matrixC8_7', '', '']
['matrixC8_8', '', '']
['matrixC8_9', '', '']
['matrixC8_10', '', '']
['matrixC8_11', '', '']
['matrixC8_12', '', '']
['matrixC8_13', '', '']
['matrixC8_14', '', '']
['matrixC8_15', '', '']
['matrixC8_16', '', '']
['matrixC8_17', '', '']
['matrixC8_18', '', '']
['matrixC8_19', '', '']
['matrixC8_20', '', '']
['matrixC8_21', '', '']
['matrixC8_22', '', '']
['matrixC8_23', '', '']
['matrixC8_24', '', '']
['matrixC8_25', '', '']
['matrixC8_26', '', '']
['matrixC8_27', '', '']
['matrixC8_28', '', '']
['matrixC8_29', '', '']
['matrixC8_30', '', '']
['matrixC8_31', '', '']
['matrixC9_0', '', '']
['matrixC9_1', '', '']
['matrixC9_2', '', '']
['matrixC9_3', '', '']
['matrixC9_4', '', '']
['matrixC9_5', '', '']
['matrixC9_6', '', '']
['matrixC9_7', '', '']
['matrixC9_8', '', '']
['matrixC9_9', '', '']
['matrixC9_10', '', '']
['matrixC9_11', '', '']
['matrixC9_12', '', '']
['matrixC9_13', '', '']
['matrixC9_14', '', '']
['matrixC9_15', '', '']
['matrixC9_16', '', '']
['matrixC9_17', '', '']
['matrixC9_18', '', '']
['matrixC9_19', '', '']
['matrixC9_20', '', '']
['matrixC9_21', '', '']
['matrixC9_22', '', '']
['matrixC9_23', '', '']
['matrixC9_24', '', '']
['matrixC9_25', '', '']
['matrixC9_26', '', '']
['matrixC9_27', '', '']
['matrixC9_28', '', '']
['matrixC9_29', '', '']
['matrixC9_30', '', '']
['matrixC9_31', '', '']
['matrixC10_0', '', '']
['matrixC10_1', '', '']
['matrixC10_2', '', '']
['matrixC10_3', '', '']
['matrixC10_4', '', '']
['matrixC10_5', '', '']
['matrixC10_6', '', '']
['matrixC10_7', '', '']
['matrixC10_8', '', '']
['matrixC10_9', '', '']
['matrixC10_10', '', '']
['matrixC10_11', '', '']
['matrixC10_12', '', '']
['matrixC10_13', '', '']
['matrixC10_14', '', '']
['matrixC10_15', '', '']
['matrixC10_16', '', '']
['matrixC10_17', '', '']
['matrixC10_18', '', '']
['matrixC10_19', '', '']
['matrixC10_20', '', '']
['matrixC10_21', '', '']
['matrixC10_22', '', '']
['matrixC10_23', '', '']
['matrixC10_24', '', '']
['matrixC10_25', '', '']
['matrixC10_26', '', '']
['matrixC10_27', '', '']
['matrixC10_28', '', '']
['matrixC10_29', '', '']
['matrixC10_30', '', '']
['matrixC10_31', '', '']
['matrixC11_0', '', '']
['matrixC11_1', '', '']
['matrixC11_2', '', '']
['matrixC11_3', '', '']
['matrixC11_4', '', '']
['matrixC11_5', '', '']
['matrixC11_6', '', '']
['matrixC11_7', '', '']
['matrixC11_8', '', '']
['matrixC11_9', '', '']
['matrixC11_10', '', '']
['matrixC11_11', '', '']
['matrixC11_12', '', '']
['matrixC11_13', '', '']
['matrixC11_14', '', '']
['matrixC11_15', '', '']
['matrixC11_16', '', '']
['matrixC11_17', '', '']
['matrixC11_18', '', '']
['matrixC11_19', '', '']
['matrixC11_20', '', '']
['matrixC11_21', '', '']
['matrixC11_22', '', '']
['matrixC11_23', '', '']
['matrixC11_24', '', '']
['matrixC11_25', '', '']
['matrixC11_26', '', '']
['matrixC11_27', '', '']
['matrixC11_28', '', '']
['matrixC11_29', '', '']
['matrixC11_30', '', '']
['matrixC11_31', '', '']
['matrixC12_0', '', '']
['matrixC12_1', '', '']
['matrixC12_2', '', '']
['matrixC12_3', '', '']
['matrixC12_4', '', '']
['matrixC12_5', '', '']
['matrixC12_6', '', '']
['matrixC12_7', '', '']
['matrixC12_8', '', '']
['matrixC12_9', '', '']
['matrixC12_10', '', '']
['matrixC12_11', '', '']
['matrixC12_12', '', '']
['matrixC12_13', '', '']
['matrixC12_14', '', '']
['matrixC12_15', '', '']
['matrixC12_16', '', '']
['matrixC12_17', '', '']
['matrixC12_18', '', '']
['matrixC12_19', '', '']
['matrixC12_20', '', '']
['matrixC12_21', '', '']
['matrixC12_22', '', '']
['matrixC12_23', '', '']
['matrixC12_24', '', '']
['matrixC12_25', '', '']
['matrixC12_26', '', '']
['matrixC12_27', '', '']
['matrixC12_28', '', '']
['matrixC12_29', '', '']
['matrixC12_30', '', '']
['matrixC12_31', '', '']
['matrixC13_0', '', '']
['matrixC13_1', '', '']
['matrixC13_2', '', '']
['matrixC13_3', '', '']
['matrixC13_4', '', '']
['matrixC13_5', '', '']
['matrixC13_6', '', '']
['matrixC13_7', '', '']
['matrixC13_8', '', '']
['matrixC13_9', '', '']
['matrixC13_10', '', '']
['matrixC13_11', '', '']
['matrixC13_12', '', '']
['matrixC13_13', '', '']
['matrixC13_14', '', '']
['matrixC13_15', '', '']
['matrixC13_16', '', '']
['matrixC13_17', '', '']
['matrixC13_18', '', '']
['matrixC13_19', '', '']
['matrixC13_20', '', '']
['matrixC13_21', '', '']
['matrixC13_22', '', '']
['matrixC13_23', '', '']
['matrixC13_24', '', '']
['matrixC13_25', '', '']
['matrixC13_26', '', '']
['matrixC13_27', '', '']
['matrixC13_28', '', '']
['matrixC13_29', '', '']
['matrixC13_30', '', '']
['matrixC13_31', '', '']
['matrixC14_0', '', '']
['matrixC14_1', '', '']
['matrixC14_2', '', '']
['matrixC14_3', '', '']
['matrixC14_4', '', '']
['matrixC14_5', '', '']
['matrixC14_6', '', '']
['matrixC14_7', '', '']
['matrixC14_8', '', '']
['matrixC14_9', '', '']
['matrixC14_10', '', '']
['matrixC14_11', '', '']
['matrixC14_12', '', '']
['matrixC14_13', '', '']
['matrixC14_14', '', '']
['matrixC14_15', '', '']
['matrixC14_16', '', '']
['matrixC14_17', '', '']
['matrixC14_18', '', '']
['matrixC14_19', '', '']
['matrixC14_20', '', '']
['matrixC14_21', '', '']
['matrixC14_22', '', '']
['matrixC14_23', '', '']
['matrixC14_24', '', '']
['matrixC14_25', '', '']
['matrixC14_26', '', '']
['matrixC14_27', '', '']
['matrixC14_28', '', '']
['matrixC14_29', '', '']
['matrixC14_30', '', '']
['matrixC14_31', '', '']
['matrixC15_0', '', '']
['matrixC15_1', '', '']
['matrixC15_2', '', '']
['matrixC15_3', '', '']
['matrixC15_4', '', '']
['matrixC15_5', '', '']
['matrixC15_6', '', '']
['matrixC15_7', '', '']
['matrixC15_8', '', '']
['matrixC15_9', '', '']
['matrixC15_10', '', '']
['matrixC15_11', '', '']
['matrixC15_12', '', '']
['matrixC15_13', '', '']
['matrixC15_14', '', '']
['matrixC15_15', '', '']
['matrixC15_16', '', '']
['matrixC15_17', '', '']
['matrixC15_18', '', '']
['matrixC15_19', '', '']
['matrixC15_20', '', '']
['matrixC15_21', '', '']
['matrixC15_22', '', '']
['matrixC15_23', '', '']
['matrixC15_24', '', '']
['matrixC15_25', '', '']
['matrixC15_26', '', '']
['matrixC15_27', '', '']
['matrixC15_28', '', '']
['matrixC15_29', '', '']
['matrixC15_30', '', '']
['matrixC15_31', '', '']
['matrixC16_0', '', '']
['matrixC16_1', '', '']
['matrixC16_2', '', '']
['matrixC16_3', '', '']
['matrixC16_4', '', '']
['matrixC16_5', '', '']
['matrixC16_6', '', '']
['matrixC16_7', '', '']
['matrixC16_8', '', '']
['matrixC16_9', '', '']
['matrixC16_10', '', '']
['matrixC16_11', '', '']
['matrixC16_12', '', '']
['matrixC16_13', '', '']
['matrixC16_14', '', '']
['matrixC16_15', '', '']
['matrixC16_16', '', '']
['matrixC16_17', '', '']
['matrixC16_18', '', '']
['matrixC16_19', '', '']
['matrixC16_20', '', '']
['matrixC16_21', '', '']
['matrixC16_22', '', '']
['matrixC16_23', '', '']
['matrixC16_24', '', '']
['matrixC16_25', '', '']
['matrixC16_26', '', '']
['matrixC16_27', '', '']
['matrixC16_28', '', '']
['matrixC16_29', '', '']
['matrixC16_30', '', '']
['matrixC16_31', '', '']
['matrixC17_0', '', '']
['matrixC17_1', '', '']
['matrixC17_2', '', '']
['matrixC17_3', '', '']
['matrixC17_4', '', '']
['matrixC17_5', '', '']
['matrixC17_6', '', '']
['matrixC17_7', '', '']
['matrixC17_8', '', '']
['matrixC17_9', '', '']
['matrixC17_10', '', '']
['matrixC17_11', '', '']
['matrixC17_12', '', '']
['matrixC17_13', '', '']
['matrixC17_14', '', '']
['matrixC17_15', '', '']
['matrixC17_16', '', '']
['matrixC17_17', '', '']
['matrixC17_18', '', '']
['matrixC17_19', '', '']
['matrixC17_20', '', '']
['matrixC17_21', '', '']
['matrixC17_22', '', '']
['matrixC17_23', '', '']
['matrixC17_24', '', '']
['matrixC17_25', '', '']
['matrixC17_26', '', '']
['matrixC17_27', '', '']
['matrixC17_28', '', '']
['matrixC17_29', '', '']
['matrixC17_30', '', '']
['matrixC17_31', '', '']
['matrixC18_0', '', '']
['matrixC18_1', '', '']
['matrixC18_2', '', '']
['matrixC18_3', '', '']
['matrixC18_4', '', '']
['matrixC18_5', '', '']
['matrixC18_6', '', '']
['matrixC18_7', '', '']
['matrixC18_8', '', '']
['matrixC18_9', '', '']
['matrixC18_10', '', '']
['matrixC18_11', '', '']
['matrixC18_12', '', '']
['matrixC18_13', '', '']
['matrixC18_14', '', '']
['matrixC18_15', '', '']
['matrixC18_16', '', '']
['matrixC18_17', '', '']
['matrixC18_18', '', '']
['matrixC18_19', '', '']
['matrixC18_20', '', '']
['matrixC18_21', '', '']
['matrixC18_22', '', '']
['matrixC18_23', '', '']
['matrixC18_24', '', '']
['matrixC18_25', '', '']
['matrixC18_26', '', '']
['matrixC18_27', '', '']
['matrixC18_28', '', '']
['matrixC18_29', '', '']
['matrixC18_30', '', '']
['matrixC18_31', '', '']
['matrixC19_0', '', '']
['matrixC19_1', '', '']
['matrixC19_2', '', '']
['matrixC19_3', '', '']
['matrixC19_4', '', '']
['matrixC19_5', '', '']
['matrixC19_6', '', '']
['matrixC19_7', '', '']
['matrixC19_8', '', '']
['matrixC19_9', '', '']
['matrixC19_10', '', '']
['matrixC19_11', '', '']
['matrixC19_12', '', '']
['matrixC19_13', '', '']
['matrixC19_14', '', '']
['matrixC19_15', '', '']
['matrixC19_16', '', '']
['matrixC19_17', '', '']
['matrixC19_18', '', '']
['matrixC19_19', '', '']
['matrixC19_20', '', '']
['matrixC19_21', '', '']
['matrixC19_22', '', '']
['matrixC19_23', '', '']
['matrixC19_24', '', '']
['matrixC19_25', '', '']
['matrixC19_26', '', '']
['matrixC19_27', '', '']
['matrixC19_28', '', '']
['matrixC19_29', '', '']
['matrixC19_30', '', '']
['matrixC19_31', '', '']
['matrixC20_0', '', '']
['matrixC20_1', '', '']
['matrixC20_2', '', '']
['matrixC20_3', '', '']
['matrixC20_4', '', '']
['matrixC20_5', '', '']
['matrixC20_6', '', '']
['matrixC20_7', '', '']
['matrixC20_8', '', '']
['matrixC20_9', '', '']
['matrixC20_10', '', '']
['matrixC20_11', '', '']
['matrixC20_12', '', '']
['matrixC20_13', '', '']
['matrixC20_14', '', '']
['matrixC20_15', '', '']
['matrixC20_16', '', '']
['matrixC20_17', '', '']
['matrixC20_18', '', '']
['matrixC20_19', '', '']
['matrixC20_20', '', '']
['matrixC20_21', '', '']
['matrixC20_22', '', '']
['matrixC20_23', '', '']
['matrixC20_24', '', '']
['matrixC20_25', '', '']
['matrixC20_26', '', '']
['matrixC20_27', '', '']
['matrixC20_28', '', '']
['matrixC20_29', '', '']
['matrixC20_30', '', '']
['matrixC20_31', '', '']
['matrixC21_0', '', '']
['matrixC21_1', '', '']
['matrixC21_2', '', '']
['matrixC21_3', '', '']
['matrixC21_4', '', '']
['matrixC21_5', '', '']
['matrixC21_6', '', '']
['matrixC21_7', '', '']
['matrixC21_8', '', '']
['matrixC21_9', '', '']
['matrixC21_10', '', '']
['matrixC21_11', '', '']
['matrixC21_12', '', '']
['matrixC21_13', '', '']
['matrixC21_14', '', '']
['matrixC21_15', '', '']
['matrixC21_16', '', '']
['matrixC21_17', '', '']
['matrixC21_18', '', '']
['matrixC21_19', '', '']
['matrixC21_20', '', '']
['matrixC21_21', '', '']
['matrixC21_22', '', '']
['matrixC21_23', '', '']
['matrixC21_24', '', '']
['matrixC21_25', '', '']
['matrixC21_26', '', '']
['matrixC21_27', '', '']
['matrixC21_28', '', '']
['matrixC21_29', '', '']
['matrixC21_30', '', '']
['matrixC21_31', '', '']
['matrixC22_0', '', '']
['matrixC22_1', '', '']
['matrixC22_2', '', '']
['matrixC22_3', '', '']
['matrixC22_4', '', '']
['matrixC22_5', '', '']
['matrixC22_6', '', '']
['matrixC22_7', '', '']
['matrixC22_8', '', '']
['matrixC22_9', '', '']
['matrixC22_10', '', '']
['matrixC22_11', '', '']
['matrixC22_12', '', '']
['matrixC22_13', '', '']
['matrixC22_14', '', '']
['matrixC22_15', '', '']
['matrixC22_16', '', '']
['matrixC22_17', '', '']
['matrixC22_18', '', '']
['matrixC22_19', '', '']
['matrixC22_20', '', '']
['matrixC22_21', '', '']
['matrixC22_22', '', '']
['matrixC22_23', '', '']
['matrixC22_24', '', '']
['matrixC22_25', '', '']
['matrixC22_26', '', '']
['matrixC22_27', '', '']
['matrixC22_28', '', '']
['matrixC22_29', '', '']
['matrixC22_30', '', '']
['matrixC22_31', '', '']
['matrixC23_0', '', '']
['matrixC23_1', '', '']
['matrixC23_2', '', '']
['matrixC23_3', '', '']
['matrixC23_4', '', '']
['matrixC23_5', '', '']
['matrixC23_6', '', '']
['matrixC23_7', '', '']
['matrixC23_8', '', '']
['matrixC23_9', '', '']
['matrixC23_10', '', '']
['matrixC23_11', '', '']
['matrixC23_12', '', '']
['matrixC23_13', '', '']
['matrixC23_14', '', '']
['matrixC23_15', '', '']
['matrixC23_16', '', '']
['matrixC23_17', '', '']
['matrixC23_18', '', '']
['matrixC23_19', '', '']
['matrixC23_20', '', '']
['matrixC23_21', '', '']
['matrixC23_22', '', '']
['matrixC23_23', '', '']
['matrixC23_24', '', '']
['matrixC23_25', '', '']
['matrixC23_26', '', '']
['matrixC23_27', '', '']
['matrixC23_28', '', '']
['matrixC23_29', '', '']
['matrixC23_30', '', '']
['matrixC23_31', '', '']
['matrixC24_0', '', '']
['matrixC24_1', '', '']
['matrixC24_2', '', '']
['matrixC24_3', '', '']
['matrixC24_4', '', '']
['matrixC24_5', '', '']
['matrixC24_6', '', '']
['matrixC24_7', '', '']
['matrixC24_8', '', '']
['matrixC24_9', '', '']
['matrixC24_10', '', '']
['matrixC24_11', '', '']
['matrixC24_12', '', '']
['matrixC24_13', '', '']
['matrixC24_14', '', '']
['matrixC24_15', '', '']
['matrixC24_16', '', '']
['matrixC24_17', '', '']
['matrixC24_18', '', '']
['matrixC24_19', '', '']
['matrixC24_20', '', '']
['matrixC24_21', '', '']
['matrixC24_22', '', '']
['matrixC24_23', '', '']
['matrixC24_24', '', '']
['matrixC24_25', '', '']
['matrixC24_26', '', '']
['matrixC24_27', '', '']
['matrixC24_28', '', '']
['matrixC24_29', '', '']
['matrixC24_30', '', '']
['matrixC24_31', '', '']
['matrixC25_0', '', '']
['matrixC25_1', '', '']
['matrixC25_2', '', '']
['matrixC25_3', '', '']
['matrixC25_4', '', '']
['matrixC25_5', '', '']
['matrixC25_6', '', '']
['matrixC25_7', '', '']
['matrixC25_8', '', '']
['matrixC25_9', '', '']
['matrixC25_10', '', '']
['matrixC25_11', '', '']
['matrixC25_12', '', '']
['matrixC25_13', '', '']
['matrixC25_14', '', '']
['matrixC25_15', '', '']
['matrixC25_16', '', '']
['matrixC25_17', '', '']
['matrixC25_18', '', '']
['matrixC25_19', '', '']
['matrixC25_20', '', '']
['matrixC25_21', '', '']
['matrixC25_22', '', '']
['matrixC25_23', '', '']
['matrixC25_24', '', '']
['matrixC25_25', '', '']
['matrixC25_26', '', '']
['matrixC25_27', '', '']
['matrixC25_28', '', '']
['matrixC25_29', '', '']
['matrixC25_30', '', '']
['matrixC25_31', '', '']
['matrixC26_0', '', '']
['matrixC26_1', '', '']
['matrixC26_2', '', '']
['matrixC26_3', '', '']
['matrixC26_4', '', '']
['matrixC26_5', '', '']
['matrixC26_6', '', '']
['matrixC26_7', '', '']
['matrixC26_8', '', '']
['matrixC26_9', '', '']
['matrixC26_10', '', '']
['matrixC26_11', '', '']
['matrixC26_12', '', '']
['matrixC26_13', '', '']
['matrixC26_14', '', '']
['matrixC26_15', '', '']
['matrixC26_16', '', '']
['matrixC26_17', '', '']
['matrixC26_18', '', '']
['matrixC26_19', '', '']
['matrixC26_20', '', '']
['matrixC26_21', '', '']
['matrixC26_22', '', '']
['matrixC26_23', '', '']
['matrixC26_24', '', '']
['matrixC26_25', '', '']
['matrixC26_26', '', '']
['matrixC26_27', '', '']
['matrixC26_28', '', '']
['matrixC26_29', '', '']
['matrixC26_30', '', '']
['matrixC26_31', '', '']
['matrixC27_0', '', '']
['matrixC27_1', '', '']
['matrixC27_2', '', '']
['matrixC27_3', '', '']
['matrixC27_4', '', '']
['matrixC27_5', '', '']
['matrixC27_6', '', '']
['matrixC27_7', '', '']
['matrixC27_8', '', '']
['matrixC27_9', '', '']
['matrixC27_10', '', '']
['matrixC27_11', '', '']
['matrixC27_12', '', '']
['matrixC27_13', '', '']
['matrixC27_14', '', '']
['matrixC27_15', '', '']
['matrixC27_16', '', '']
['matrixC27_17', '', '']
['matrixC27_18', '', '']
['matrixC27_19', '', '']
['matrixC27_20', '', '']
['matrixC27_21', '', '']
['matrixC27_22', '', '']
['matrixC27_23', '', '']
['matrixC27_24', '', '']
['matrixC27_25', '', '']
['matrixC27_26', '', '']
['matrixC27_27', '', '']
['matrixC27_28', '', '']
['matrixC27_29', '', '']
['matrixC27_30', '', '']
['matrixC27_31', '', '']
['matrixC28_0', '', '']
['matrixC28_1', '', '']
['matrixC28_2', '', '']
['matrixC28_3', '', '']
['matrixC28_4', '', '']
['matrixC28_5', '', '']
['matrixC28_6', '', '']
['matrixC28_7', '', '']
['matrixC28_8', '', '']
['matrixC28_9', '', '']
['matrixC28_10', '', '']
['matrixC28_11', '', '']
['matrixC28_12', '', '']
['matrixC28_13', '', '']
['matrixC28_14', '', '']
['matrixC28_15', '', '']
['matrixC28_16', '', '']
['matrixC28_17', '', '']
['matrixC28_18', '', '']
['matrixC28_19', '', '']
['matrixC28_20', '', '']
['matrixC28_21', '', '']
['matrixC28_22', '', '']
['matrixC28_23', '', '']
['matrixC28_24', '', '']
['matrixC28_25', '', '']
['matrixC28_26', '', '']
['matrixC28_27', '', '']
['matrixC28_28', '', '']
['matrixC28_29', '', '']
['matrixC28_30', '', '']
['matrixC28_31', '', '']
['matrixC29_0', '', '']
['matrixC29_1', '', '']
['matrixC29_2', '', '']
['matrixC29_3', '', '']
['matrixC29_4', '', '']
['matrixC29_5', '', '']
['matrixC29_6', '', '']
['matrixC29_7', '', '']
['matrixC29_8', '', '']
['matrixC29_9', '', '']
['matrixC29_10', '', '']
['matrixC29_11', '', '']
['matrixC29_12', '', '']
['matrixC29_13', '', '']
['matrixC29_14', '', '']
['matrixC29_15', '', '']
['matrixC29_16', '', '']
['matrixC29_17', '', '']
['matrixC29_18', '', '']
['matrixC29_19', '', '']
['matrixC29_20', '', '']
['matrixC29_21', '', '']
['matrixC29_22', '', '']
['matrixC29_23', '', '']
['matrixC29_24', '', '']
['matrixC29_25', '', '']
['matrixC29_26', '', '']
['matrixC29_27', '', '']
['matrixC29_28', '', '']
['matrixC29_29', '', '']
['matrixC29_30', '', '']
['matrixC29_31', '', '']
['matrixC30_0', '', '']
['matrixC30_1', '', '']
['matrixC30_2', '', '']
['matrixC30_3', '', '']
['matrixC30_4', '', '']
['matrixC30_5', '', '']
['matrixC30_6', '', '']
['matrixC30_7', '', '']
['matrixC30_8', '', '']
['matrixC30_9', '', '']
['matrixC30_10', '', '']
['matrixC30_11', '', '']
['matrixC30_12', '', '']
['matrixC30_13', '', '']
['matrixC30_14', '', '']
['matrixC30_15', '', '']
['matrixC30_16', '', '']
['matrixC30_17', '', '']
['matrixC30_18', '', '']
['matrixC30_19', '', '']
['matrixC30_20', '', '']
['matrixC30_21', '', '']
['matrixC30_22', '', '']
['matrixC30_23', '', '']
['matrixC30_24', '', '']
['matrixC30_25', '', '']
['matrixC30_26', '', '']
['matrixC30_27', '', '']
['matrixC30_28', '', '']
['matrixC30_29', '', '']
['matrixC30_30', '', '']
['matrixC30_31', '', '']
['matrixC31_0', '', '']
['matrixC31_1', '', '']
['matrixC31_2', '', '']
['matrixC31_3', '', '']
['matrixC31_4', '', '']
['matrixC31_5', '', '']
['matrixC31_6', '', '']
['matrixC31_7', '', '']
['matrixC31_8', '', '']
['matrixC31_9', '', '']
['matrixC31_10', '', '']
['matrixC31_11', '', '']
['matrixC31_12', '', '']
['matrixC31_13', '', '']
['matrixC31_14', '', '']
['matrixC31_15', '', '']
['matrixC31_16', '', '']
['matrixC31_17', '', '']
['matrixC31_18', '', '']
['matrixC31_19', '', '']
['matrixC31_20', '', '']
['matrixC31_21', '', '']
['matrixC31_22', '', '']
['matrixC31_23', '', '']
['matrixC31_24', '', '']
['matrixC31_25', '', '']
['matrixC31_26', '', '']
['matrixC31_27', '', '']
['matrixC31_28', '', '']
['matrixC31_29', '', '']
['matrixC31_30', '', '']
['matrixC31_31', '', '']
['', '']
['clk', '', '']
['reset', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/output_logic
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk_cnt]
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'pool', '', '']
['', '', '', '', 'input', 'enable_pool', '', '']
['', '', '', '', 'input', 'in_data_available', '', '']
['', '', '', 'input', '[`MAX_BITS_POOL-1:0]', 'pool_window_size', '', '']
['', '', '', '', 'input', '[`DESIGN_SIZE*`DWIDTH-1:0]', 'inp_data', '', '']
['', '', '', '', 'output', '[`DESIGN_SIZE*`DWIDTH-1:0]', 'out_data', '', '']
['', '', '', '', 'output', 'out_data_available', '', '']
['', '', '', '', 'input', '[`MASK_WIDTH-1:0]', 'validity_mask', '', '']
['', '', '', '', 'output', 'done_pool', '', '']
['', '', '', '', 'input', 'clk', '', '']
['', '', '', '', 'input', 'reset', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/pool
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'processing_element', '', '']
['', 'reset', '', '', '']
['', 'clk', '', '', '']
['', 'in_a', '', '']
['', 'in_b', '', '', '']
['', 'out_a', '', '', '']
['', 'out_b', '', '', '']
['', 'out_c', '']
['', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/processing_element
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'qmult', 'i_multiplicand', 'i_multiplier', 'o_result', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/qmult

['module', 'ram', '', '', '']
['', '', '', '', '', '', '', '', 'addr0', '', '', '']
['', '', '', '', '', '', '', '', 'd0', '', '', '']
['', '', '', '', '', '', '', '', 'we0', '', '', '']
['', '', '', '', '', '', '', '', 'q0', '', '', '', '']
['', '', '', '', '', '', '', '', 'addr1', '', '']
['', '', '', '', '', '', '', '', 'd1', '', '']
['', '', '', '', '', '', '', '', 'we1', '', '']
['', '', '', '', '', '', '', '', 'q1', '', '']
['', '', '', '', '', '', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'seq_mac', 'a', '', 'b', '', 'out', '', 'reset', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/seq_mac
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'systolic_data_setup', '', '']
['clk', '', '']
['reset', '', '']
['start_mat_mul', '', '']
['a_addr', '', '']
['b_addr', '', '']
['address_mat_a', '', '']
['address_mat_b', '', '']
['address_stride_a', '', '']
['address_stride_b', '', '']
['a_data', '', '']
['b_data', '', '']
['clk_cnt', '', '']
['a0_data', '', '']
['b0_data', '', '']
['a1_data_delayed_1', '', '']
['b1_data_delayed_1', '', '']
['a2_data_delayed_2', '', '']
['b2_data_delayed_2', '', '']
['a3_data_delayed_3', '', '']
['b3_data_delayed_3', '', '']
['a4_data_delayed_4', '', '']
['b4_data_delayed_4', '', '']
['a5_data_delayed_5', '', '']
['b5_data_delayed_5', '', '']
['a6_data_delayed_6', '', '']
['b6_data_delayed_6', '', '']
['a7_data_delayed_7', '', '']
['b7_data_delayed_7', '', '']
['a8_data_delayed_8', '', '']
['b8_data_delayed_8', '', '']
['a9_data_delayed_9', '', '']
['b9_data_delayed_9', '', '']
['a10_data_delayed_10', '', '']
['b10_data_delayed_10', '', '']
['a11_data_delayed_11', '', '']
['b11_data_delayed_11', '', '']
['a12_data_delayed_12', '', '']
['b12_data_delayed_12', '', '']
['a13_data_delayed_13', '', '']
['b13_data_delayed_13', '', '']
['a14_data_delayed_14', '', '']
['b14_data_delayed_14', '', '']
['a15_data_delayed_15', '', '']
['b15_data_delayed_15', '', '']
['a16_data_delayed_16', '', '']
['b16_data_delayed_16', '', '']
['a17_data_delayed_17', '', '']
['b17_data_delayed_17', '', '']
['a18_data_delayed_18', '', '']
['b18_data_delayed_18', '', '']
['a19_data_delayed_19', '', '']
['b19_data_delayed_19', '', '']
['a20_data_delayed_20', '', '']
['b20_data_delayed_20', '', '']
['a21_data_delayed_21', '', '']
['b21_data_delayed_21', '', '']
['a22_data_delayed_22', '', '']
['b22_data_delayed_22', '', '']
['a23_data_delayed_23', '', '']
['b23_data_delayed_23', '', '']
['a24_data_delayed_24', '', '']
['b24_data_delayed_24', '', '']
['a25_data_delayed_25', '', '']
['b25_data_delayed_25', '', '']
['a26_data_delayed_26', '', '']
['b26_data_delayed_26', '', '']
['a27_data_delayed_27', '', '']
['b27_data_delayed_27', '', '']
['a28_data_delayed_28', '', '']
['b28_data_delayed_28', '', '']
['a29_data_delayed_29', '', '']
['b29_data_delayed_29', '', '']
['a30_data_delayed_30', '', '']
['b30_data_delayed_30', '', '']
['a31_data_delayed_31', '', '']
['b31_data_delayed_31', '', '']
['', '']
['validity_mask_a_rows', '', '']
['validity_mask_a_cols', '', '']
['validity_mask_b_rows', '', '']
['validity_mask_b_cols', '', '']
['', '']
['final_mat_mul_size', '', '']
['', '', '', '']
['a_loc', '', '']
['b_loc', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/systolic_data_setup
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk_cnt]

['module', 'systolic_pe_matrix', '', '']
['clk', '', '']
['reset', '', '']
['pe_reset', '', '']
['a0', '', '']
['a1', '', '']
['a2', '', '']
['a3', '', '']
['a4', '', '']
['a5', '', '']
['a6', '', '']
['a7', '', '']
['a8', '', '']
['a9', '', '']
['a10', '', '']
['a11', '', '']
['a12', '', '']
['a13', '', '']
['a14', '', '']
['a15', '', '']
['a16', '', '']
['a17', '', '']
['a18', '', '']
['a19', '', '']
['a20', '', '']
['a21', '', '']
['a22', '', '']
['a23', '', '']
['a24', '', '']
['a25', '', '']
['a26', '', '']
['a27', '', '']
['a28', '', '']
['a29', '', '']
['a30', '', '']
['a31', '', '']
['b0', '', '']
['b1', '', '']
['b2', '', '']
['b3', '', '']
['b4', '', '']
['b5', '', '']
['b6', '', '']
['b7', '', '']
['b8', '', '']
['b9', '', '']
['b10', '', '']
['b11', '', '']
['b12', '', '']
['b13', '', '']
['b14', '', '']
['b15', '', '']
['b16', '', '']
['b17', '', '']
['b18', '', '']
['b19', '', '']
['b20', '', '']
['b21', '', '']
['b22', '', '']
['b23', '', '']
['b24', '', '']
['b25', '', '']
['b26', '', '']
['b27', '', '']
['b28', '', '']
['b29', '', '']
['b30', '', '']
['b31', '', '']
['matrixC0_0', '', '']
['matrixC0_1', '', '']
['matrixC0_2', '', '']
['matrixC0_3', '', '']
['matrixC0_4', '', '']
['matrixC0_5', '', '']
['matrixC0_6', '', '']
['matrixC0_7', '', '']
['matrixC0_8', '', '']
['matrixC0_9', '', '']
['matrixC0_10', '', '']
['matrixC0_11', '', '']
['matrixC0_12', '', '']
['matrixC0_13', '', '']
['matrixC0_14', '', '']
['matrixC0_15', '', '']
['matrixC0_16', '', '']
['matrixC0_17', '', '']
['matrixC0_18', '', '']
['matrixC0_19', '', '']
['matrixC0_20', '', '']
['matrixC0_21', '', '']
['matrixC0_22', '', '']
['matrixC0_23', '', '']
['matrixC0_24', '', '']
['matrixC0_25', '', '']
['matrixC0_26', '', '']
['matrixC0_27', '', '']
['matrixC0_28', '', '']
['matrixC0_29', '', '']
['matrixC0_30', '', '']
['matrixC0_31', '', '']
['matrixC1_0', '', '']
['matrixC1_1', '', '']
['matrixC1_2', '', '']
['matrixC1_3', '', '']
['matrixC1_4', '', '']
['matrixC1_5', '', '']
['matrixC1_6', '', '']
['matrixC1_7', '', '']
['matrixC1_8', '', '']
['matrixC1_9', '', '']
['matrixC1_10', '', '']
['matrixC1_11', '', '']
['matrixC1_12', '', '']
['matrixC1_13', '', '']
['matrixC1_14', '', '']
['matrixC1_15', '', '']
['matrixC1_16', '', '']
['matrixC1_17', '', '']
['matrixC1_18', '', '']
['matrixC1_19', '', '']
['matrixC1_20', '', '']
['matrixC1_21', '', '']
['matrixC1_22', '', '']
['matrixC1_23', '', '']
['matrixC1_24', '', '']
['matrixC1_25', '', '']
['matrixC1_26', '', '']
['matrixC1_27', '', '']
['matrixC1_28', '', '']
['matrixC1_29', '', '']
['matrixC1_30', '', '']
['matrixC1_31', '', '']
['matrixC2_0', '', '']
['matrixC2_1', '', '']
['matrixC2_2', '', '']
['matrixC2_3', '', '']
['matrixC2_4', '', '']
['matrixC2_5', '', '']
['matrixC2_6', '', '']
['matrixC2_7', '', '']
['matrixC2_8', '', '']
['matrixC2_9', '', '']
['matrixC2_10', '', '']
['matrixC2_11', '', '']
['matrixC2_12', '', '']
['matrixC2_13', '', '']
['matrixC2_14', '', '']
['matrixC2_15', '', '']
['matrixC2_16', '', '']
['matrixC2_17', '', '']
['matrixC2_18', '', '']
['matrixC2_19', '', '']
['matrixC2_20', '', '']
['matrixC2_21', '', '']
['matrixC2_22', '', '']
['matrixC2_23', '', '']
['matrixC2_24', '', '']
['matrixC2_25', '', '']
['matrixC2_26', '', '']
['matrixC2_27', '', '']
['matrixC2_28', '', '']
['matrixC2_29', '', '']
['matrixC2_30', '', '']
['matrixC2_31', '', '']
['matrixC3_0', '', '']
['matrixC3_1', '', '']
['matrixC3_2', '', '']
['matrixC3_3', '', '']
['matrixC3_4', '', '']
['matrixC3_5', '', '']
['matrixC3_6', '', '']
['matrixC3_7', '', '']
['matrixC3_8', '', '']
['matrixC3_9', '', '']
['matrixC3_10', '', '']
['matrixC3_11', '', '']
['matrixC3_12', '', '']
['matrixC3_13', '', '']
['matrixC3_14', '', '']
['matrixC3_15', '', '']
['matrixC3_16', '', '']
['matrixC3_17', '', '']
['matrixC3_18', '', '']
['matrixC3_19', '', '']
['matrixC3_20', '', '']
['matrixC3_21', '', '']
['matrixC3_22', '', '']
['matrixC3_23', '', '']
['matrixC3_24', '', '']
['matrixC3_25', '', '']
['matrixC3_26', '', '']
['matrixC3_27', '', '']
['matrixC3_28', '', '']
['matrixC3_29', '', '']
['matrixC3_30', '', '']
['matrixC3_31', '', '']
['matrixC4_0', '', '']
['matrixC4_1', '', '']
['matrixC4_2', '', '']
['matrixC4_3', '', '']
['matrixC4_4', '', '']
['matrixC4_5', '', '']
['matrixC4_6', '', '']
['matrixC4_7', '', '']
['matrixC4_8', '', '']
['matrixC4_9', '', '']
['matrixC4_10', '', '']
['matrixC4_11', '', '']
['matrixC4_12', '', '']
['matrixC4_13', '', '']
['matrixC4_14', '', '']
['matrixC4_15', '', '']
['matrixC4_16', '', '']
['matrixC4_17', '', '']
['matrixC4_18', '', '']
['matrixC4_19', '', '']
['matrixC4_20', '', '']
['matrixC4_21', '', '']
['matrixC4_22', '', '']
['matrixC4_23', '', '']
['matrixC4_24', '', '']
['matrixC4_25', '', '']
['matrixC4_26', '', '']
['matrixC4_27', '', '']
['matrixC4_28', '', '']
['matrixC4_29', '', '']
['matrixC4_30', '', '']
['matrixC4_31', '', '']
['matrixC5_0', '', '']
['matrixC5_1', '', '']
['matrixC5_2', '', '']
['matrixC5_3', '', '']
['matrixC5_4', '', '']
['matrixC5_5', '', '']
['matrixC5_6', '', '']
['matrixC5_7', '', '']
['matrixC5_8', '', '']
['matrixC5_9', '', '']
['matrixC5_10', '', '']
['matrixC5_11', '', '']
['matrixC5_12', '', '']
['matrixC5_13', '', '']
['matrixC5_14', '', '']
['matrixC5_15', '', '']
['matrixC5_16', '', '']
['matrixC5_17', '', '']
['matrixC5_18', '', '']
['matrixC5_19', '', '']
['matrixC5_20', '', '']
['matrixC5_21', '', '']
['matrixC5_22', '', '']
['matrixC5_23', '', '']
['matrixC5_24', '', '']
['matrixC5_25', '', '']
['matrixC5_26', '', '']
['matrixC5_27', '', '']
['matrixC5_28', '', '']
['matrixC5_29', '', '']
['matrixC5_30', '', '']
['matrixC5_31', '', '']
['matrixC6_0', '', '']
['matrixC6_1', '', '']
['matrixC6_2', '', '']
['matrixC6_3', '', '']
['matrixC6_4', '', '']
['matrixC6_5', '', '']
['matrixC6_6', '', '']
['matrixC6_7', '', '']
['matrixC6_8', '', '']
['matrixC6_9', '', '']
['matrixC6_10', '', '']
['matrixC6_11', '', '']
['matrixC6_12', '', '']
['matrixC6_13', '', '']
['matrixC6_14', '', '']
['matrixC6_15', '', '']
['matrixC6_16', '', '']
['matrixC6_17', '', '']
['matrixC6_18', '', '']
['matrixC6_19', '', '']
['matrixC6_20', '', '']
['matrixC6_21', '', '']
['matrixC6_22', '', '']
['matrixC6_23', '', '']
['matrixC6_24', '', '']
['matrixC6_25', '', '']
['matrixC6_26', '', '']
['matrixC6_27', '', '']
['matrixC6_28', '', '']
['matrixC6_29', '', '']
['matrixC6_30', '', '']
['matrixC6_31', '', '']
['matrixC7_0', '', '']
['matrixC7_1', '', '']
['matrixC7_2', '', '']
['matrixC7_3', '', '']
['matrixC7_4', '', '']
['matrixC7_5', '', '']
['matrixC7_6', '', '']
['matrixC7_7', '', '']
['matrixC7_8', '', '']
['matrixC7_9', '', '']
['matrixC7_10', '', '']
['matrixC7_11', '', '']
['matrixC7_12', '', '']
['matrixC7_13', '', '']
['matrixC7_14', '', '']
['matrixC7_15', '', '']
['matrixC7_16', '', '']
['matrixC7_17', '', '']
['matrixC7_18', '', '']
['matrixC7_19', '', '']
['matrixC7_20', '', '']
['matrixC7_21', '', '']
['matrixC7_22', '', '']
['matrixC7_23', '', '']
['matrixC7_24', '', '']
['matrixC7_25', '', '']
['matrixC7_26', '', '']
['matrixC7_27', '', '']
['matrixC7_28', '', '']
['matrixC7_29', '', '']
['matrixC7_30', '', '']
['matrixC7_31', '', '']
['matrixC8_0', '', '']
['matrixC8_1', '', '']
['matrixC8_2', '', '']
['matrixC8_3', '', '']
['matrixC8_4', '', '']
['matrixC8_5', '', '']
['matrixC8_6', '', '']
['matrixC8_7', '', '']
['matrixC8_8', '', '']
['matrixC8_9', '', '']
['matrixC8_10', '', '']
['matrixC8_11', '', '']
['matrixC8_12', '', '']
['matrixC8_13', '', '']
['matrixC8_14', '', '']
['matrixC8_15', '', '']
['matrixC8_16', '', '']
['matrixC8_17', '', '']
['matrixC8_18', '', '']
['matrixC8_19', '', '']
['matrixC8_20', '', '']
['matrixC8_21', '', '']
['matrixC8_22', '', '']
['matrixC8_23', '', '']
['matrixC8_24', '', '']
['matrixC8_25', '', '']
['matrixC8_26', '', '']
['matrixC8_27', '', '']
['matrixC8_28', '', '']
['matrixC8_29', '', '']
['matrixC8_30', '', '']
['matrixC8_31', '', '']
['matrixC9_0', '', '']
['matrixC9_1', '', '']
['matrixC9_2', '', '']
['matrixC9_3', '', '']
['matrixC9_4', '', '']
['matrixC9_5', '', '']
['matrixC9_6', '', '']
['matrixC9_7', '', '']
['matrixC9_8', '', '']
['matrixC9_9', '', '']
['matrixC9_10', '', '']
['matrixC9_11', '', '']
['matrixC9_12', '', '']
['matrixC9_13', '', '']
['matrixC9_14', '', '']
['matrixC9_15', '', '']
['matrixC9_16', '', '']
['matrixC9_17', '', '']
['matrixC9_18', '', '']
['matrixC9_19', '', '']
['matrixC9_20', '', '']
['matrixC9_21', '', '']
['matrixC9_22', '', '']
['matrixC9_23', '', '']
['matrixC9_24', '', '']
['matrixC9_25', '', '']
['matrixC9_26', '', '']
['matrixC9_27', '', '']
['matrixC9_28', '', '']
['matrixC9_29', '', '']
['matrixC9_30', '', '']
['matrixC9_31', '', '']
['matrixC10_0', '', '']
['matrixC10_1', '', '']
['matrixC10_2', '', '']
['matrixC10_3', '', '']
['matrixC10_4', '', '']
['matrixC10_5', '', '']
['matrixC10_6', '', '']
['matrixC10_7', '', '']
['matrixC10_8', '', '']
['matrixC10_9', '', '']
['matrixC10_10', '', '']
['matrixC10_11', '', '']
['matrixC10_12', '', '']
['matrixC10_13', '', '']
['matrixC10_14', '', '']
['matrixC10_15', '', '']
['matrixC10_16', '', '']
['matrixC10_17', '', '']
['matrixC10_18', '', '']
['matrixC10_19', '', '']
['matrixC10_20', '', '']
['matrixC10_21', '', '']
['matrixC10_22', '', '']
['matrixC10_23', '', '']
['matrixC10_24', '', '']
['matrixC10_25', '', '']
['matrixC10_26', '', '']
['matrixC10_27', '', '']
['matrixC10_28', '', '']
['matrixC10_29', '', '']
['matrixC10_30', '', '']
['matrixC10_31', '', '']
['matrixC11_0', '', '']
['matrixC11_1', '', '']
['matrixC11_2', '', '']
['matrixC11_3', '', '']
['matrixC11_4', '', '']
['matrixC11_5', '', '']
['matrixC11_6', '', '']
['matrixC11_7', '', '']
['matrixC11_8', '', '']
['matrixC11_9', '', '']
['matrixC11_10', '', '']
['matrixC11_11', '', '']
['matrixC11_12', '', '']
['matrixC11_13', '', '']
['matrixC11_14', '', '']
['matrixC11_15', '', '']
['matrixC11_16', '', '']
['matrixC11_17', '', '']
['matrixC11_18', '', '']
['matrixC11_19', '', '']
['matrixC11_20', '', '']
['matrixC11_21', '', '']
['matrixC11_22', '', '']
['matrixC11_23', '', '']
['matrixC11_24', '', '']
['matrixC11_25', '', '']
['matrixC11_26', '', '']
['matrixC11_27', '', '']
['matrixC11_28', '', '']
['matrixC11_29', '', '']
['matrixC11_30', '', '']
['matrixC11_31', '', '']
['matrixC12_0', '', '']
['matrixC12_1', '', '']
['matrixC12_2', '', '']
['matrixC12_3', '', '']
['matrixC12_4', '', '']
['matrixC12_5', '', '']
['matrixC12_6', '', '']
['matrixC12_7', '', '']
['matrixC12_8', '', '']
['matrixC12_9', '', '']
['matrixC12_10', '', '']
['matrixC12_11', '', '']
['matrixC12_12', '', '']
['matrixC12_13', '', '']
['matrixC12_14', '', '']
['matrixC12_15', '', '']
['matrixC12_16', '', '']
['matrixC12_17', '', '']
['matrixC12_18', '', '']
['matrixC12_19', '', '']
['matrixC12_20', '', '']
['matrixC12_21', '', '']
['matrixC12_22', '', '']
['matrixC12_23', '', '']
['matrixC12_24', '', '']
['matrixC12_25', '', '']
['matrixC12_26', '', '']
['matrixC12_27', '', '']
['matrixC12_28', '', '']
['matrixC12_29', '', '']
['matrixC12_30', '', '']
['matrixC12_31', '', '']
['matrixC13_0', '', '']
['matrixC13_1', '', '']
['matrixC13_2', '', '']
['matrixC13_3', '', '']
['matrixC13_4', '', '']
['matrixC13_5', '', '']
['matrixC13_6', '', '']
['matrixC13_7', '', '']
['matrixC13_8', '', '']
['matrixC13_9', '', '']
['matrixC13_10', '', '']
['matrixC13_11', '', '']
['matrixC13_12', '', '']
['matrixC13_13', '', '']
['matrixC13_14', '', '']
['matrixC13_15', '', '']
['matrixC13_16', '', '']
['matrixC13_17', '', '']
['matrixC13_18', '', '']
['matrixC13_19', '', '']
['matrixC13_20', '', '']
['matrixC13_21', '', '']
['matrixC13_22', '', '']
['matrixC13_23', '', '']
['matrixC13_24', '', '']
['matrixC13_25', '', '']
['matrixC13_26', '', '']
['matrixC13_27', '', '']
['matrixC13_28', '', '']
['matrixC13_29', '', '']
['matrixC13_30', '', '']
['matrixC13_31', '', '']
['matrixC14_0', '', '']
['matrixC14_1', '', '']
['matrixC14_2', '', '']
['matrixC14_3', '', '']
['matrixC14_4', '', '']
['matrixC14_5', '', '']
['matrixC14_6', '', '']
['matrixC14_7', '', '']
['matrixC14_8', '', '']
['matrixC14_9', '', '']
['matrixC14_10', '', '']
['matrixC14_11', '', '']
['matrixC14_12', '', '']
['matrixC14_13', '', '']
['matrixC14_14', '', '']
['matrixC14_15', '', '']
['matrixC14_16', '', '']
['matrixC14_17', '', '']
['matrixC14_18', '', '']
['matrixC14_19', '', '']
['matrixC14_20', '', '']
['matrixC14_21', '', '']
['matrixC14_22', '', '']
['matrixC14_23', '', '']
['matrixC14_24', '', '']
['matrixC14_25', '', '']
['matrixC14_26', '', '']
['matrixC14_27', '', '']
['matrixC14_28', '', '']
['matrixC14_29', '', '']
['matrixC14_30', '', '']
['matrixC14_31', '', '']
['matrixC15_0', '', '']
['matrixC15_1', '', '']
['matrixC15_2', '', '']
['matrixC15_3', '', '']
['matrixC15_4', '', '']
['matrixC15_5', '', '']
['matrixC15_6', '', '']
['matrixC15_7', '', '']
['matrixC15_8', '', '']
['matrixC15_9', '', '']
['matrixC15_10', '', '']
['matrixC15_11', '', '']
['matrixC15_12', '', '']
['matrixC15_13', '', '']
['matrixC15_14', '', '']
['matrixC15_15', '', '']
['matrixC15_16', '', '']
['matrixC15_17', '', '']
['matrixC15_18', '', '']
['matrixC15_19', '', '']
['matrixC15_20', '', '']
['matrixC15_21', '', '']
['matrixC15_22', '', '']
['matrixC15_23', '', '']
['matrixC15_24', '', '']
['matrixC15_25', '', '']
['matrixC15_26', '', '']
['matrixC15_27', '', '']
['matrixC15_28', '', '']
['matrixC15_29', '', '']
['matrixC15_30', '', '']
['matrixC15_31', '', '']
['matrixC16_0', '', '']
['matrixC16_1', '', '']
['matrixC16_2', '', '']
['matrixC16_3', '', '']
['matrixC16_4', '', '']
['matrixC16_5', '', '']
['matrixC16_6', '', '']
['matrixC16_7', '', '']
['matrixC16_8', '', '']
['matrixC16_9', '', '']
['matrixC16_10', '', '']
['matrixC16_11', '', '']
['matrixC16_12', '', '']
['matrixC16_13', '', '']
['matrixC16_14', '', '']
['matrixC16_15', '', '']
['matrixC16_16', '', '']
['matrixC16_17', '', '']
['matrixC16_18', '', '']
['matrixC16_19', '', '']
['matrixC16_20', '', '']
['matrixC16_21', '', '']
['matrixC16_22', '', '']
['matrixC16_23', '', '']
['matrixC16_24', '', '']
['matrixC16_25', '', '']
['matrixC16_26', '', '']
['matrixC16_27', '', '']
['matrixC16_28', '', '']
['matrixC16_29', '', '']
['matrixC16_30', '', '']
['matrixC16_31', '', '']
['matrixC17_0', '', '']
['matrixC17_1', '', '']
['matrixC17_2', '', '']
['matrixC17_3', '', '']
['matrixC17_4', '', '']
['matrixC17_5', '', '']
['matrixC17_6', '', '']
['matrixC17_7', '', '']
['matrixC17_8', '', '']
['matrixC17_9', '', '']
['matrixC17_10', '', '']
['matrixC17_11', '', '']
['matrixC17_12', '', '']
['matrixC17_13', '', '']
['matrixC17_14', '', '']
['matrixC17_15', '', '']
['matrixC17_16', '', '']
['matrixC17_17', '', '']
['matrixC17_18', '', '']
['matrixC17_19', '', '']
['matrixC17_20', '', '']
['matrixC17_21', '', '']
['matrixC17_22', '', '']
['matrixC17_23', '', '']
['matrixC17_24', '', '']
['matrixC17_25', '', '']
['matrixC17_26', '', '']
['matrixC17_27', '', '']
['matrixC17_28', '', '']
['matrixC17_29', '', '']
['matrixC17_30', '', '']
['matrixC17_31', '', '']
['matrixC18_0', '', '']
['matrixC18_1', '', '']
['matrixC18_2', '', '']
['matrixC18_3', '', '']
['matrixC18_4', '', '']
['matrixC18_5', '', '']
['matrixC18_6', '', '']
['matrixC18_7', '', '']
['matrixC18_8', '', '']
['matrixC18_9', '', '']
['matrixC18_10', '', '']
['matrixC18_11', '', '']
['matrixC18_12', '', '']
['matrixC18_13', '', '']
['matrixC18_14', '', '']
['matrixC18_15', '', '']
['matrixC18_16', '', '']
['matrixC18_17', '', '']
['matrixC18_18', '', '']
['matrixC18_19', '', '']
['matrixC18_20', '', '']
['matrixC18_21', '', '']
['matrixC18_22', '', '']
['matrixC18_23', '', '']
['matrixC18_24', '', '']
['matrixC18_25', '', '']
['matrixC18_26', '', '']
['matrixC18_27', '', '']
['matrixC18_28', '', '']
['matrixC18_29', '', '']
['matrixC18_30', '', '']
['matrixC18_31', '', '']
['matrixC19_0', '', '']
['matrixC19_1', '', '']
['matrixC19_2', '', '']
['matrixC19_3', '', '']
['matrixC19_4', '', '']
['matrixC19_5', '', '']
['matrixC19_6', '', '']
['matrixC19_7', '', '']
['matrixC19_8', '', '']
['matrixC19_9', '', '']
['matrixC19_10', '', '']
['matrixC19_11', '', '']
['matrixC19_12', '', '']
['matrixC19_13', '', '']
['matrixC19_14', '', '']
['matrixC19_15', '', '']
['matrixC19_16', '', '']
['matrixC19_17', '', '']
['matrixC19_18', '', '']
['matrixC19_19', '', '']
['matrixC19_20', '', '']
['matrixC19_21', '', '']
['matrixC19_22', '', '']
['matrixC19_23', '', '']
['matrixC19_24', '', '']
['matrixC19_25', '', '']
['matrixC19_26', '', '']
['matrixC19_27', '', '']
['matrixC19_28', '', '']
['matrixC19_29', '', '']
['matrixC19_30', '', '']
['matrixC19_31', '', '']
['matrixC20_0', '', '']
['matrixC20_1', '', '']
['matrixC20_2', '', '']
['matrixC20_3', '', '']
['matrixC20_4', '', '']
['matrixC20_5', '', '']
['matrixC20_6', '', '']
['matrixC20_7', '', '']
['matrixC20_8', '', '']
['matrixC20_9', '', '']
['matrixC20_10', '', '']
['matrixC20_11', '', '']
['matrixC20_12', '', '']
['matrixC20_13', '', '']
['matrixC20_14', '', '']
['matrixC20_15', '', '']
['matrixC20_16', '', '']
['matrixC20_17', '', '']
['matrixC20_18', '', '']
['matrixC20_19', '', '']
['matrixC20_20', '', '']
['matrixC20_21', '', '']
['matrixC20_22', '', '']
['matrixC20_23', '', '']
['matrixC20_24', '', '']
['matrixC20_25', '', '']
['matrixC20_26', '', '']
['matrixC20_27', '', '']
['matrixC20_28', '', '']
['matrixC20_29', '', '']
['matrixC20_30', '', '']
['matrixC20_31', '', '']
['matrixC21_0', '', '']
['matrixC21_1', '', '']
['matrixC21_2', '', '']
['matrixC21_3', '', '']
['matrixC21_4', '', '']
['matrixC21_5', '', '']
['matrixC21_6', '', '']
['matrixC21_7', '', '']
['matrixC21_8', '', '']
['matrixC21_9', '', '']
['matrixC21_10', '', '']
['matrixC21_11', '', '']
['matrixC21_12', '', '']
['matrixC21_13', '', '']
['matrixC21_14', '', '']
['matrixC21_15', '', '']
['matrixC21_16', '', '']
['matrixC21_17', '', '']
['matrixC21_18', '', '']
['matrixC21_19', '', '']
['matrixC21_20', '', '']
['matrixC21_21', '', '']
['matrixC21_22', '', '']
['matrixC21_23', '', '']
['matrixC21_24', '', '']
['matrixC21_25', '', '']
['matrixC21_26', '', '']
['matrixC21_27', '', '']
['matrixC21_28', '', '']
['matrixC21_29', '', '']
['matrixC21_30', '', '']
['matrixC21_31', '', '']
['matrixC22_0', '', '']
['matrixC22_1', '', '']
['matrixC22_2', '', '']
['matrixC22_3', '', '']
['matrixC22_4', '', '']
['matrixC22_5', '', '']
['matrixC22_6', '', '']
['matrixC22_7', '', '']
['matrixC22_8', '', '']
['matrixC22_9', '', '']
['matrixC22_10', '', '']
['matrixC22_11', '', '']
['matrixC22_12', '', '']
['matrixC22_13', '', '']
['matrixC22_14', '', '']
['matrixC22_15', '', '']
['matrixC22_16', '', '']
['matrixC22_17', '', '']
['matrixC22_18', '', '']
['matrixC22_19', '', '']
['matrixC22_20', '', '']
['matrixC22_21', '', '']
['matrixC22_22', '', '']
['matrixC22_23', '', '']
['matrixC22_24', '', '']
['matrixC22_25', '', '']
['matrixC22_26', '', '']
['matrixC22_27', '', '']
['matrixC22_28', '', '']
['matrixC22_29', '', '']
['matrixC22_30', '', '']
['matrixC22_31', '', '']
['matrixC23_0', '', '']
['matrixC23_1', '', '']
['matrixC23_2', '', '']
['matrixC23_3', '', '']
['matrixC23_4', '', '']
['matrixC23_5', '', '']
['matrixC23_6', '', '']
['matrixC23_7', '', '']
['matrixC23_8', '', '']
['matrixC23_9', '', '']
['matrixC23_10', '', '']
['matrixC23_11', '', '']
['matrixC23_12', '', '']
['matrixC23_13', '', '']
['matrixC23_14', '', '']
['matrixC23_15', '', '']
['matrixC23_16', '', '']
['matrixC23_17', '', '']
['matrixC23_18', '', '']
['matrixC23_19', '', '']
['matrixC23_20', '', '']
['matrixC23_21', '', '']
['matrixC23_22', '', '']
['matrixC23_23', '', '']
['matrixC23_24', '', '']
['matrixC23_25', '', '']
['matrixC23_26', '', '']
['matrixC23_27', '', '']
['matrixC23_28', '', '']
['matrixC23_29', '', '']
['matrixC23_30', '', '']
['matrixC23_31', '', '']
['matrixC24_0', '', '']
['matrixC24_1', '', '']
['matrixC24_2', '', '']
['matrixC24_3', '', '']
['matrixC24_4', '', '']
['matrixC24_5', '', '']
['matrixC24_6', '', '']
['matrixC24_7', '', '']
['matrixC24_8', '', '']
['matrixC24_9', '', '']
['matrixC24_10', '', '']
['matrixC24_11', '', '']
['matrixC24_12', '', '']
['matrixC24_13', '', '']
['matrixC24_14', '', '']
['matrixC24_15', '', '']
['matrixC24_16', '', '']
['matrixC24_17', '', '']
['matrixC24_18', '', '']
['matrixC24_19', '', '']
['matrixC24_20', '', '']
['matrixC24_21', '', '']
['matrixC24_22', '', '']
['matrixC24_23', '', '']
['matrixC24_24', '', '']
['matrixC24_25', '', '']
['matrixC24_26', '', '']
['matrixC24_27', '', '']
['matrixC24_28', '', '']
['matrixC24_29', '', '']
['matrixC24_30', '', '']
['matrixC24_31', '', '']
['matrixC25_0', '', '']
['matrixC25_1', '', '']
['matrixC25_2', '', '']
['matrixC25_3', '', '']
['matrixC25_4', '', '']
['matrixC25_5', '', '']
['matrixC25_6', '', '']
['matrixC25_7', '', '']
['matrixC25_8', '', '']
['matrixC25_9', '', '']
['matrixC25_10', '', '']
['matrixC25_11', '', '']
['matrixC25_12', '', '']
['matrixC25_13', '', '']
['matrixC25_14', '', '']
['matrixC25_15', '', '']
['matrixC25_16', '', '']
['matrixC25_17', '', '']
['matrixC25_18', '', '']
['matrixC25_19', '', '']
['matrixC25_20', '', '']
['matrixC25_21', '', '']
['matrixC25_22', '', '']
['matrixC25_23', '', '']
['matrixC25_24', '', '']
['matrixC25_25', '', '']
['matrixC25_26', '', '']
['matrixC25_27', '', '']
['matrixC25_28', '', '']
['matrixC25_29', '', '']
['matrixC25_30', '', '']
['matrixC25_31', '', '']
['matrixC26_0', '', '']
['matrixC26_1', '', '']
['matrixC26_2', '', '']
['matrixC26_3', '', '']
['matrixC26_4', '', '']
['matrixC26_5', '', '']
['matrixC26_6', '', '']
['matrixC26_7', '', '']
['matrixC26_8', '', '']
['matrixC26_9', '', '']
['matrixC26_10', '', '']
['matrixC26_11', '', '']
['matrixC26_12', '', '']
['matrixC26_13', '', '']
['matrixC26_14', '', '']
['matrixC26_15', '', '']
['matrixC26_16', '', '']
['matrixC26_17', '', '']
['matrixC26_18', '', '']
['matrixC26_19', '', '']
['matrixC26_20', '', '']
['matrixC26_21', '', '']
['matrixC26_22', '', '']
['matrixC26_23', '', '']
['matrixC26_24', '', '']
['matrixC26_25', '', '']
['matrixC26_26', '', '']
['matrixC26_27', '', '']
['matrixC26_28', '', '']
['matrixC26_29', '', '']
['matrixC26_30', '', '']
['matrixC26_31', '', '']
['matrixC27_0', '', '']
['matrixC27_1', '', '']
['matrixC27_2', '', '']
['matrixC27_3', '', '']
['matrixC27_4', '', '']
['matrixC27_5', '', '']
['matrixC27_6', '', '']
['matrixC27_7', '', '']
['matrixC27_8', '', '']
['matrixC27_9', '', '']
['matrixC27_10', '', '']
['matrixC27_11', '', '']
['matrixC27_12', '', '']
['matrixC27_13', '', '']
['matrixC27_14', '', '']
['matrixC27_15', '', '']
['matrixC27_16', '', '']
['matrixC27_17', '', '']
['matrixC27_18', '', '']
['matrixC27_19', '', '']
['matrixC27_20', '', '']
['matrixC27_21', '', '']
['matrixC27_22', '', '']
['matrixC27_23', '', '']
['matrixC27_24', '', '']
['matrixC27_25', '', '']
['matrixC27_26', '', '']
['matrixC27_27', '', '']
['matrixC27_28', '', '']
['matrixC27_29', '', '']
['matrixC27_30', '', '']
['matrixC27_31', '', '']
['matrixC28_0', '', '']
['matrixC28_1', '', '']
['matrixC28_2', '', '']
['matrixC28_3', '', '']
['matrixC28_4', '', '']
['matrixC28_5', '', '']
['matrixC28_6', '', '']
['matrixC28_7', '', '']
['matrixC28_8', '', '']
['matrixC28_9', '', '']
['matrixC28_10', '', '']
['matrixC28_11', '', '']
['matrixC28_12', '', '']
['matrixC28_13', '', '']
['matrixC28_14', '', '']
['matrixC28_15', '', '']
['matrixC28_16', '', '']
['matrixC28_17', '', '']
['matrixC28_18', '', '']
['matrixC28_19', '', '']
['matrixC28_20', '', '']
['matrixC28_21', '', '']
['matrixC28_22', '', '']
['matrixC28_23', '', '']
['matrixC28_24', '', '']
['matrixC28_25', '', '']
['matrixC28_26', '', '']
['matrixC28_27', '', '']
['matrixC28_28', '', '']
['matrixC28_29', '', '']
['matrixC28_30', '', '']
['matrixC28_31', '', '']
['matrixC29_0', '', '']
['matrixC29_1', '', '']
['matrixC29_2', '', '']
['matrixC29_3', '', '']
['matrixC29_4', '', '']
['matrixC29_5', '', '']
['matrixC29_6', '', '']
['matrixC29_7', '', '']
['matrixC29_8', '', '']
['matrixC29_9', '', '']
['matrixC29_10', '', '']
['matrixC29_11', '', '']
['matrixC29_12', '', '']
['matrixC29_13', '', '']
['matrixC29_14', '', '']
['matrixC29_15', '', '']
['matrixC29_16', '', '']
['matrixC29_17', '', '']
['matrixC29_18', '', '']
['matrixC29_19', '', '']
['matrixC29_20', '', '']
['matrixC29_21', '', '']
['matrixC29_22', '', '']
['matrixC29_23', '', '']
['matrixC29_24', '', '']
['matrixC29_25', '', '']
['matrixC29_26', '', '']
['matrixC29_27', '', '']
['matrixC29_28', '', '']
['matrixC29_29', '', '']
['matrixC29_30', '', '']
['matrixC29_31', '', '']
['matrixC30_0', '', '']
['matrixC30_1', '', '']
['matrixC30_2', '', '']
['matrixC30_3', '', '']
['matrixC30_4', '', '']
['matrixC30_5', '', '']
['matrixC30_6', '', '']
['matrixC30_7', '', '']
['matrixC30_8', '', '']
['matrixC30_9', '', '']
['matrixC30_10', '', '']
['matrixC30_11', '', '']
['matrixC30_12', '', '']
['matrixC30_13', '', '']
['matrixC30_14', '', '']
['matrixC30_15', '', '']
['matrixC30_16', '', '']
['matrixC30_17', '', '']
['matrixC30_18', '', '']
['matrixC30_19', '', '']
['matrixC30_20', '', '']
['matrixC30_21', '', '']
['matrixC30_22', '', '']
['matrixC30_23', '', '']
['matrixC30_24', '', '']
['matrixC30_25', '', '']
['matrixC30_26', '', '']
['matrixC30_27', '', '']
['matrixC30_28', '', '']
['matrixC30_29', '', '']
['matrixC30_30', '', '']
['matrixC30_31', '', '']
['matrixC31_0', '', '']
['matrixC31_1', '', '']
['matrixC31_2', '', '']
['matrixC31_3', '', '']
['matrixC31_4', '', '']
['matrixC31_5', '', '']
['matrixC31_6', '', '']
['matrixC31_7', '', '']
['matrixC31_8', '', '']
['matrixC31_9', '', '']
['matrixC31_10', '', '']
['matrixC31_11', '', '']
['matrixC31_12', '', '']
['matrixC31_13', '', '']
['matrixC31_14', '', '']
['matrixC31_15', '', '']
['matrixC31_16', '', '']
['matrixC31_17', '', '']
['matrixC31_18', '', '']
['matrixC31_19', '', '']
['matrixC31_20', '', '']
['matrixC31_21', '', '']
['matrixC31_22', '', '']
['matrixC31_23', '', '']
['matrixC31_24', '', '']
['matrixC31_25', '', '']
['matrixC31_26', '', '']
['matrixC31_27', '', '']
['matrixC31_28', '', '']
['matrixC31_29', '', '']
['matrixC31_30', '', '']
['matrixC31_31', '', '']
['', '']
['a_data_out', '', '']
['b_data_out', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/systolic_pe_matrix
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'top', '', '']
['', '', '', '', 'input', '', 'clk', '', '']
['', '', '', '', 'input', '', 'clk_mem', '', '']
['', '', '', '', 'input', '', 'reset', '', '']
['', '', '', '', 'input', '', 'resetn', '', '']
['', '', '', '', 'input', '', '[`REG_ADDRWIDTH-1:0]', 'PADDR', '', '']
['', '', '', '', 'input', '', 'PWRITE', '', '']
['', '', '', '', 'input', '', 'PSEL', '', '']
['', '', '', '', 'input', '', 'PENABLE', '', '']
['', '', '', '', 'input', '', '[`REG_DATAWIDTH-1:0]', 'PWDATA', '', '']
['', '', '', '', 'output', '[`REG_DATAWIDTH-1:0]', 'PRDATA', '', '']
['', '', '', '', 'output', 'PREADY', '', '']
['', '', '', '', 'input', '', '[`AWIDTH-1:0]', 'bram_addr_a_ext', '', '']
['', '', '', '', 'output', '[`DESIGN_SIZE*`DWIDTH-1:0]', 'bram_rdata_a_ext', '', '']
['', '', '', '', 'input', '', '[`DESIGN_SIZE*`DWIDTH-1:0]', 'bram_wdata_a_ext', '', '']
['', '', '', '', 'input', '', '[`DESIGN_SIZE-1:0]', 'bram_we_a_ext', '', '']
['', '', '', '', 'input', '', '[`AWIDTH-1:0]', 'bram_addr_b_ext', '', '']
['', '', '', '', 'output', '[`DESIGN_SIZE*`DWIDTH-1:0]', 'bram_rdata_b_ext', '', '']
['', '', '', '', 'input', '', '[`DESIGN_SIZE*`DWIDTH-1:0]', 'bram_wdata_b_ext', '', '']
['', '', '', '', 'input', '', '[`DESIGN_SIZE-1:0]', 'bram_we_b_ext', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.small
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk_mem]

['module', 'activation', '', '']
['', '', '', '', 'input', 'activation_type', '', '']
['', '', '', '', 'input', 'enable_activation', '', '']
['', '', '', '', 'input', 'in_data_available', '', '']
['', '', '', '', 'input', '[`DESIGN_SIZE*`DWIDTH-1:0]', 'inp_data', '', '']
['', '', '', '', 'output', '[`DESIGN_SIZE*`DWIDTH-1:0]', 'out_data', '', '']
['', '', '', '', 'output', 'out_data_available', '', '']
['', '', '', '', 'input', '[`MASK_WIDTH-1:0]', 'validity_mask', '', '']
['', '', '', '', 'output', 'done_activation', '', '']
['', '', '', '', 'input', 'clk', '', '']
['', '', '', '', 'input', 'reset', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/activation
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'cfg', '', '']
['', '', '', '', 'input', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'PCLK', '', '']
['', '', '', '', 'input', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'PRESETn', '', '']
['', '', '', '', 'input', '', '', '', '', '', '', '', '[`REG_ADDRWIDTH-1:0]', 'PADDR', '', '']
['', '', '', '', 'input', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'PWRITE', '', '']
['', '', '', '', 'input', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'PSEL', '', '']
['', '', '', '', 'input', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'PENABLE', '', '']
['', '', '', '', 'input', '', '', '', '', '', '', '', '[`REG_DATAWIDTH-1:0]', 'PWDATA', '', '']
['', '', '', '', 'output', 'reg', '', '', '[`REG_DATAWIDTH-1:0]', 'PRDATA', '', '']
['', '', '', '', 'output', 'reg', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'PREADY', '', '']
['', '', '', '', 'output', 'reg', 'start_tpu', '', '']
['', '', '', '', 'output', 'reg', 'enable_matmul', '', '']
['', '', '', '', 'output', 'reg', 'enable_norm', '', '']
['', '', '', '', 'output', 'reg', 'enable_pool', '', '']
['', '', '', '', 'output', 'reg', 'enable_activation', '', '']
['', '', '', '', 'output', 'reg', 'enable_conv_mode', '', '']
['', '', '', '', 'output', 'reg', '[`DWIDTH-1:0]', 'mean', '', '']
['', '', '', '', 'output', 'reg', '[`DWIDTH-1:0]', 'inv_var', '', '']
['', '', 'output', 'reg', '[`MAX_BITS_POOL-1:0]', 'pool_window_size', '', '']
['', '', 'output', 'reg', '[`AWIDTH-1:0]', 'address_mat_a', '', '']
['', '', '', '', 'output', 'reg', '[`AWIDTH-1:0]', 'address_mat_b', '', '']
['', '', '', '', 'output', 'reg', '[`AWIDTH-1:0]', 'address_mat_c', '', '']
['', '', '', '', 'output', 'reg', '[`MASK_WIDTH-1:0]', 'validity_mask_a_rows', '', '']
['', '', '', '', 'output', 'reg', '[`MASK_WIDTH-1:0]', 'validity_mask_a_cols', '', '']
['', '', '', '', 'output', 'reg', '[`MASK_WIDTH-1:0]', 'validity_mask_b_rows', '', '']
['', '', '', '', 'output', 'reg', '[`MASK_WIDTH-1:0]', 'validity_mask_b_cols', '', '']
['', '', '', '', 'output', 'reg', 'save_output_to_accum', '', '']
['', '', '', '', 'output', 'reg', 'add_accum_to_output', '', '']
['', '', '', '', 'output', 'reg', '[`ADDR_STRIDE_WIDTH-1:0]', 'address_stride_a', '', '']
['', '', '', '', 'output', 'reg', '[`ADDR_STRIDE_WIDTH-1:0]', 'address_stride_b', '', '']
['', '', '', '', 'output', 'reg', '[`ADDR_STRIDE_WIDTH-1:0]', 'address_stride_c', '', '']
['', '', '', '', 'output', 'reg', 'activation_type', '', '']
['', '', '', '', 'output', 'reg', '[3:0]', 'conv_filter_height', '', '']
['', '', '', '', 'output', 'reg', '[3:0]', 'conv_filter_width', '', '']
['', '', '', '', 'output', 'reg', '[3:0]', 'conv_stride_horiz', '', '']
['', '', '', '', 'output', 'reg', '[3:0]', 'conv_stride_verti', '', '']
['', '', '', '', 'output', 'reg', '[3:0]', 'conv_padding_left', '', '']
['', '', '', '', 'output', 'reg', '[3:0]', 'conv_padding_right', '', '']
['', '', '', '', 'output', 'reg', '[3:0]', 'conv_padding_top', '', '']
['', '', '', '', 'output', 'reg', '[3:0]', 'conv_padding_bottom', '', '']
['', '', '', '', 'output', 'reg', '[15:0]', 'num_channels_inp', '', '']
['', '', '', '', 'output', 'reg', '[15:0]', 'num_channels_out', '', '']
['', '', '', '', 'output', 'reg', '[15:0]', 'inp_img_height', '', '']
['', '', '', '', 'output', 'reg', '[15:0]', 'inp_img_width', '', '']
['', '', '', '', 'output', 'reg', '[15:0]', 'out_img_height', '', '']
['', '', '', '', 'output', 'reg', '[15:0]', 'out_img_width', '', '']
['', '', '', '', 'output', 'reg', '[31:0]', 'batch_size', '', '']
['', '', '', '', 'output', 'reg', 'pe_reset', '', '']
['', '', '', '', 'input', 'done_tpu', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/cfg
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports PCLK]

['module', 'matmul_16x16_systolic', '', '']
['', 'clk', '', '']
['', 'reset', '', '']
['', 'pe_reset', '', '']
['', 'start_mat_mul', '', '']
['', 'done_mat_mul', '', '']
['', 'address_mat_a', '', '']
['', 'address_mat_b', '', '']
['', 'address_mat_c', '', '']
['', 'address_stride_a', '', '']
['', 'address_stride_b', '', '']
['', 'address_stride_c', '', '']
['', 'a_data', '', '']
['', 'b_data', '', '']
['', 'a_data_in', '', '//Data', 'values', 'coming', 'in', 'from', 'previous', 'matmul', '-', 'systolic', 'connections', '']
['', 'b_data_in', '', '']
['', 'c_data_in', '', '//Data', 'values', 'coming', 'in', 'from', 'previous', 'matmul', '-', 'systolic', 'shifting', '']
['', 'c_data_out', '', '//Data', 'values', 'going', 'out', 'to', 'next', 'matmul', '-', 'systolic', 'shifting', '']
['', 'a_data_out', '', '']
['', 'b_data_out', '', '']
['', 'a_addr', '', '']
['', 'b_addr', '', '']
['', 'c_addr', '', '']
['', 'c_data_available', '', '']
['', '']
['', 'validity_mask_a_rows', '', '']
['', 'validity_mask_a_cols', '', '']
['', 'validity_mask_b_rows', '', '']
['', 'validity_mask_b_cols', '', '']
['', '', '', '']
['final_mat_mul_size', '', '']
['', '', '', '']
['', 'a_loc', '', '']
['', 'b_loc', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/matmul_16x16_systolic
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'norm', '', '']
['', '', '', '', 'input', 'enable_norm', '', '']
['', '', '', '', 'input', '[`DWIDTH-1:0]', 'mean', '', '']
['', '', '', '', 'input', '[`DWIDTH-1:0]', 'inv_var', '', '']
['', '', '', '', 'input', 'in_data_available', '', '']
['', '', '', '', 'input', '[`DESIGN_SIZE*`DWIDTH-1:0]', 'inp_data', '', '']
['', '', '', '', 'output', '[`DESIGN_SIZE*`DWIDTH-1:0]', 'out_data', '', '']
['', '', '', '', 'output', 'out_data_available', '', '']
['', '', '', '', 'input', '[`MASK_WIDTH-1:0]', 'validity_mask', '', '']
['', '', '', '', 'output', 'done_norm', '', '']
['', '', '', '', 'input', 'clk', '', '']
['', '', '', '', 'input', 'reset', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/norm
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'output_logic', '', '']
['start_mat_mul', '', '']
['done_mat_mul', '', '']
['address_mat_c', '', '']
['address_stride_c', '', '']
['c_data_in', '', '']
['c_data_out', '', '//Data', 'values', 'going', 'out', 'to', 'next', 'matmul', '-', 'systolic', 'shifting', '']
['c_addr', '', '']
['c_data_available', '', '']
['clk_cnt', '', '']
['row_latch_en', '', '']
['', '']
['final_mat_mul_size', '', '']
['', '', 'matrixC0_0', '', '']
['matrixC0_1', '', '']
['matrixC0_2', '', '']
['matrixC0_3', '', '']
['matrixC0_4', '', '']
['matrixC0_5', '', '']
['matrixC0_6', '', '']
['matrixC0_7', '', '']
['matrixC0_8', '', '']
['matrixC0_9', '', '']
['matrixC0_10', '', '']
['matrixC0_11', '', '']
['matrixC0_12', '', '']
['matrixC0_13', '', '']
['matrixC0_14', '', '']
['matrixC0_15', '', '']
['matrixC1_0', '', '']
['matrixC1_1', '', '']
['matrixC1_2', '', '']
['matrixC1_3', '', '']
['matrixC1_4', '', '']
['matrixC1_5', '', '']
['matrixC1_6', '', '']
['matrixC1_7', '', '']
['matrixC1_8', '', '']
['matrixC1_9', '', '']
['matrixC1_10', '', '']
['matrixC1_11', '', '']
['matrixC1_12', '', '']
['matrixC1_13', '', '']
['matrixC1_14', '', '']
['matrixC1_15', '', '']
['matrixC2_0', '', '']
['matrixC2_1', '', '']
['matrixC2_2', '', '']
['matrixC2_3', '', '']
['matrixC2_4', '', '']
['matrixC2_5', '', '']
['matrixC2_6', '', '']
['matrixC2_7', '', '']
['matrixC2_8', '', '']
['matrixC2_9', '', '']
['matrixC2_10', '', '']
['matrixC2_11', '', '']
['matrixC2_12', '', '']
['matrixC2_13', '', '']
['matrixC2_14', '', '']
['matrixC2_15', '', '']
['matrixC3_0', '', '']
['matrixC3_1', '', '']
['matrixC3_2', '', '']
['matrixC3_3', '', '']
['matrixC3_4', '', '']
['matrixC3_5', '', '']
['matrixC3_6', '', '']
['matrixC3_7', '', '']
['matrixC3_8', '', '']
['matrixC3_9', '', '']
['matrixC3_10', '', '']
['matrixC3_11', '', '']
['matrixC3_12', '', '']
['matrixC3_13', '', '']
['matrixC3_14', '', '']
['matrixC3_15', '', '']
['matrixC4_0', '', '']
['matrixC4_1', '', '']
['matrixC4_2', '', '']
['matrixC4_3', '', '']
['matrixC4_4', '', '']
['matrixC4_5', '', '']
['matrixC4_6', '', '']
['matrixC4_7', '', '']
['matrixC4_8', '', '']
['matrixC4_9', '', '']
['matrixC4_10', '', '']
['matrixC4_11', '', '']
['matrixC4_12', '', '']
['matrixC4_13', '', '']
['matrixC4_14', '', '']
['matrixC4_15', '', '']
['matrixC5_0', '', '']
['matrixC5_1', '', '']
['matrixC5_2', '', '']
['matrixC5_3', '', '']
['matrixC5_4', '', '']
['matrixC5_5', '', '']
['matrixC5_6', '', '']
['matrixC5_7', '', '']
['matrixC5_8', '', '']
['matrixC5_9', '', '']
['matrixC5_10', '', '']
['matrixC5_11', '', '']
['matrixC5_12', '', '']
['matrixC5_13', '', '']
['matrixC5_14', '', '']
['matrixC5_15', '', '']
['matrixC6_0', '', '']
['matrixC6_1', '', '']
['matrixC6_2', '', '']
['matrixC6_3', '', '']
['matrixC6_4', '', '']
['matrixC6_5', '', '']
['matrixC6_6', '', '']
['matrixC6_7', '', '']
['matrixC6_8', '', '']
['matrixC6_9', '', '']
['matrixC6_10', '', '']
['matrixC6_11', '', '']
['matrixC6_12', '', '']
['matrixC6_13', '', '']
['matrixC6_14', '', '']
['matrixC6_15', '', '']
['matrixC7_0', '', '']
['matrixC7_1', '', '']
['matrixC7_2', '', '']
['matrixC7_3', '', '']
['matrixC7_4', '', '']
['matrixC7_5', '', '']
['matrixC7_6', '', '']
['matrixC7_7', '', '']
['matrixC7_8', '', '']
['matrixC7_9', '', '']
['matrixC7_10', '', '']
['matrixC7_11', '', '']
['matrixC7_12', '', '']
['matrixC7_13', '', '']
['matrixC7_14', '', '']
['matrixC7_15', '', '']
['matrixC8_0', '', '']
['matrixC8_1', '', '']
['matrixC8_2', '', '']
['matrixC8_3', '', '']
['matrixC8_4', '', '']
['matrixC8_5', '', '']
['matrixC8_6', '', '']
['matrixC8_7', '', '']
['matrixC8_8', '', '']
['matrixC8_9', '', '']
['matrixC8_10', '', '']
['matrixC8_11', '', '']
['matrixC8_12', '', '']
['matrixC8_13', '', '']
['matrixC8_14', '', '']
['matrixC8_15', '', '']
['matrixC9_0', '', '']
['matrixC9_1', '', '']
['matrixC9_2', '', '']
['matrixC9_3', '', '']
['matrixC9_4', '', '']
['matrixC9_5', '', '']
['matrixC9_6', '', '']
['matrixC9_7', '', '']
['matrixC9_8', '', '']
['matrixC9_9', '', '']
['matrixC9_10', '', '']
['matrixC9_11', '', '']
['matrixC9_12', '', '']
['matrixC9_13', '', '']
['matrixC9_14', '', '']
['matrixC9_15', '', '']
['matrixC10_0', '', '']
['matrixC10_1', '', '']
['matrixC10_2', '', '']
['matrixC10_3', '', '']
['matrixC10_4', '', '']
['matrixC10_5', '', '']
['matrixC10_6', '', '']
['matrixC10_7', '', '']
['matrixC10_8', '', '']
['matrixC10_9', '', '']
['matrixC10_10', '', '']
['matrixC10_11', '', '']
['matrixC10_12', '', '']
['matrixC10_13', '', '']
['matrixC10_14', '', '']
['matrixC10_15', '', '']
['matrixC11_0', '', '']
['matrixC11_1', '', '']
['matrixC11_2', '', '']
['matrixC11_3', '', '']
['matrixC11_4', '', '']
['matrixC11_5', '', '']
['matrixC11_6', '', '']
['matrixC11_7', '', '']
['matrixC11_8', '', '']
['matrixC11_9', '', '']
['matrixC11_10', '', '']
['matrixC11_11', '', '']
['matrixC11_12', '', '']
['matrixC11_13', '', '']
['matrixC11_14', '', '']
['matrixC11_15', '', '']
['matrixC12_0', '', '']
['matrixC12_1', '', '']
['matrixC12_2', '', '']
['matrixC12_3', '', '']
['matrixC12_4', '', '']
['matrixC12_5', '', '']
['matrixC12_6', '', '']
['matrixC12_7', '', '']
['matrixC12_8', '', '']
['matrixC12_9', '', '']
['matrixC12_10', '', '']
['matrixC12_11', '', '']
['matrixC12_12', '', '']
['matrixC12_13', '', '']
['matrixC12_14', '', '']
['matrixC12_15', '', '']
['matrixC13_0', '', '']
['matrixC13_1', '', '']
['matrixC13_2', '', '']
['matrixC13_3', '', '']
['matrixC13_4', '', '']
['matrixC13_5', '', '']
['matrixC13_6', '', '']
['matrixC13_7', '', '']
['matrixC13_8', '', '']
['matrixC13_9', '', '']
['matrixC13_10', '', '']
['matrixC13_11', '', '']
['matrixC13_12', '', '']
['matrixC13_13', '', '']
['matrixC13_14', '', '']
['matrixC13_15', '', '']
['matrixC14_0', '', '']
['matrixC14_1', '', '']
['matrixC14_2', '', '']
['matrixC14_3', '', '']
['matrixC14_4', '', '']
['matrixC14_5', '', '']
['matrixC14_6', '', '']
['matrixC14_7', '', '']
['matrixC14_8', '', '']
['matrixC14_9', '', '']
['matrixC14_10', '', '']
['matrixC14_11', '', '']
['matrixC14_12', '', '']
['matrixC14_13', '', '']
['matrixC14_14', '', '']
['matrixC14_15', '', '']
['matrixC15_0', '', '']
['matrixC15_1', '', '']
['matrixC15_2', '', '']
['matrixC15_3', '', '']
['matrixC15_4', '', '']
['matrixC15_5', '', '']
['matrixC15_6', '', '']
['matrixC15_7', '', '']
['matrixC15_8', '', '']
['matrixC15_9', '', '']
['matrixC15_10', '', '']
['matrixC15_11', '', '']
['matrixC15_12', '', '']
['matrixC15_13', '', '']
['matrixC15_14', '', '']
['matrixC15_15', '', '']
['', '']
['clk', '', '']
['reset', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/output_logic
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk_cnt]
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'pool', '', '']
['', '', '', '', 'input', 'enable_pool', '', '']
['', '', '', '', 'input', 'in_data_available', '', '']
['', '', '', 'input', '[`MAX_BITS_POOL-1:0]', 'pool_window_size', '', '']
['', '', '', '', 'input', '[`DESIGN_SIZE*`DWIDTH-1:0]', 'inp_data', '', '']
['', '', '', '', 'output', '[`DESIGN_SIZE*`DWIDTH-1:0]', 'out_data', '', '']
['', '', '', '', 'output', 'out_data_available', '', '']
['', '', '', '', 'input', '[`MASK_WIDTH-1:0]', 'validity_mask', '', '']
['', '', '', '', 'output', 'done_pool', '', '']
['', '', '', '', 'input', 'clk', '', '']
['', '', '', '', 'input', 'reset', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/pool
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'ram', '', '', '']
['', '', '', '', '', '', '', '', 'addr0', '', '', '']
['', '', '', '', '', '', '', '', 'd0', '', '', '']
['', '', '', '', '', '', '', '', 'we0', '', '', '']
['', '', '', '', '', '', '', '', 'q0', '', '', '', '']
['', '', '', '', '', '', '', '', 'addr1', '', '']
['', '', '', '', '', '', '', '', 'd1', '', '']
['', '', '', '', '', '', '', '', 'we1', '', '']
['', '', '', '', '', '', '', '', 'q1', '', '']
['', '', '', '', '', '', '', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'systolic_data_setup', '', '']
['clk', '', '']
['reset', '', '']
['start_mat_mul', '', '']
['a_addr', '', '']
['b_addr', '', '']
['address_mat_a', '', '']
['address_mat_b', '', '']
['address_stride_a', '', '']
['address_stride_b', '', '']
['a_data', '', '']
['b_data', '', '']
['clk_cnt', '', '']
['a0_data', '', '']
['b0_data', '', '']
['a1_data_delayed_1', '', '']
['b1_data_delayed_1', '', '']
['a2_data_delayed_2', '', '']
['b2_data_delayed_2', '', '']
['a3_data_delayed_3', '', '']
['b3_data_delayed_3', '', '']
['a4_data_delayed_4', '', '']
['b4_data_delayed_4', '', '']
['a5_data_delayed_5', '', '']
['b5_data_delayed_5', '', '']
['a6_data_delayed_6', '', '']
['b6_data_delayed_6', '', '']
['a7_data_delayed_7', '', '']
['b7_data_delayed_7', '', '']
['a8_data_delayed_8', '', '']
['b8_data_delayed_8', '', '']
['a9_data_delayed_9', '', '']
['b9_data_delayed_9', '', '']
['a10_data_delayed_10', '', '']
['b10_data_delayed_10', '', '']
['a11_data_delayed_11', '', '']
['b11_data_delayed_11', '', '']
['a12_data_delayed_12', '', '']
['b12_data_delayed_12', '', '']
['a13_data_delayed_13', '', '']
['b13_data_delayed_13', '', '']
['a14_data_delayed_14', '', '']
['b14_data_delayed_14', '', '']
['a15_data_delayed_15', '', '']
['b15_data_delayed_15', '', '']
['', '']
['validity_mask_a_rows', '', '']
['validity_mask_a_cols', '', '']
['validity_mask_b_rows', '', '']
['validity_mask_b_cols', '', '']
['', '']
['final_mat_mul_size', '', '']
['', '', '', '']
['a_loc', '', '']
['b_loc', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk_cnt]

['module', 'systolic_pe_matrix', '', '']
['clk', '', '']
['reset', '', '']
['pe_reset', '', '']
['a0', '', '']
['a1', '', '']
['a2', '', '']
['a3', '', '']
['a4', '', '']
['a5', '', '']
['a6', '', '']
['a7', '', '']
['a8', '', '']
['a9', '', '']
['a10', '', '']
['a11', '', '']
['a12', '', '']
['a13', '', '']
['a14', '', '']
['a15', '', '']
['b0', '', '']
['b1', '', '']
['b2', '', '']
['b3', '', '']
['b4', '', '']
['b5', '', '']
['b6', '', '']
['b7', '', '']
['b8', '', '']
['b9', '', '']
['b10', '', '']
['b11', '', '']
['b12', '', '']
['b13', '', '']
['b14', '', '']
['b15', '', '']
['matrixC0_0', '', '']
['matrixC0_1', '', '']
['matrixC0_2', '', '']
['matrixC0_3', '', '']
['matrixC0_4', '', '']
['matrixC0_5', '', '']
['matrixC0_6', '', '']
['matrixC0_7', '', '']
['matrixC0_8', '', '']
['matrixC0_9', '', '']
['matrixC0_10', '', '']
['matrixC0_11', '', '']
['matrixC0_12', '', '']
['matrixC0_13', '', '']
['matrixC0_14', '', '']
['matrixC0_15', '', '']
['matrixC1_0', '', '']
['matrixC1_1', '', '']
['matrixC1_2', '', '']
['matrixC1_3', '', '']
['matrixC1_4', '', '']
['matrixC1_5', '', '']
['matrixC1_6', '', '']
['matrixC1_7', '', '']
['matrixC1_8', '', '']
['matrixC1_9', '', '']
['matrixC1_10', '', '']
['matrixC1_11', '', '']
['matrixC1_12', '', '']
['matrixC1_13', '', '']
['matrixC1_14', '', '']
['matrixC1_15', '', '']
['matrixC2_0', '', '']
['matrixC2_1', '', '']
['matrixC2_2', '', '']
['matrixC2_3', '', '']
['matrixC2_4', '', '']
['matrixC2_5', '', '']
['matrixC2_6', '', '']
['matrixC2_7', '', '']
['matrixC2_8', '', '']
['matrixC2_9', '', '']
['matrixC2_10', '', '']
['matrixC2_11', '', '']
['matrixC2_12', '', '']
['matrixC2_13', '', '']
['matrixC2_14', '', '']
['matrixC2_15', '', '']
['matrixC3_0', '', '']
['matrixC3_1', '', '']
['matrixC3_2', '', '']
['matrixC3_3', '', '']
['matrixC3_4', '', '']
['matrixC3_5', '', '']
['matrixC3_6', '', '']
['matrixC3_7', '', '']
['matrixC3_8', '', '']
['matrixC3_9', '', '']
['matrixC3_10', '', '']
['matrixC3_11', '', '']
['matrixC3_12', '', '']
['matrixC3_13', '', '']
['matrixC3_14', '', '']
['matrixC3_15', '', '']
['matrixC4_0', '', '']
['matrixC4_1', '', '']
['matrixC4_2', '', '']
['matrixC4_3', '', '']
['matrixC4_4', '', '']
['matrixC4_5', '', '']
['matrixC4_6', '', '']
['matrixC4_7', '', '']
['matrixC4_8', '', '']
['matrixC4_9', '', '']
['matrixC4_10', '', '']
['matrixC4_11', '', '']
['matrixC4_12', '', '']
['matrixC4_13', '', '']
['matrixC4_14', '', '']
['matrixC4_15', '', '']
['matrixC5_0', '', '']
['matrixC5_1', '', '']
['matrixC5_2', '', '']
['matrixC5_3', '', '']
['matrixC5_4', '', '']
['matrixC5_5', '', '']
['matrixC5_6', '', '']
['matrixC5_7', '', '']
['matrixC5_8', '', '']
['matrixC5_9', '', '']
['matrixC5_10', '', '']
['matrixC5_11', '', '']
['matrixC5_12', '', '']
['matrixC5_13', '', '']
['matrixC5_14', '', '']
['matrixC5_15', '', '']
['matrixC6_0', '', '']
['matrixC6_1', '', '']
['matrixC6_2', '', '']
['matrixC6_3', '', '']
['matrixC6_4', '', '']
['matrixC6_5', '', '']
['matrixC6_6', '', '']
['matrixC6_7', '', '']
['matrixC6_8', '', '']
['matrixC6_9', '', '']
['matrixC6_10', '', '']
['matrixC6_11', '', '']
['matrixC6_12', '', '']
['matrixC6_13', '', '']
['matrixC6_14', '', '']
['matrixC6_15', '', '']
['matrixC7_0', '', '']
['matrixC7_1', '', '']
['matrixC7_2', '', '']
['matrixC7_3', '', '']
['matrixC7_4', '', '']
['matrixC7_5', '', '']
['matrixC7_6', '', '']
['matrixC7_7', '', '']
['matrixC7_8', '', '']
['matrixC7_9', '', '']
['matrixC7_10', '', '']
['matrixC7_11', '', '']
['matrixC7_12', '', '']
['matrixC7_13', '', '']
['matrixC7_14', '', '']
['matrixC7_15', '', '']
['matrixC8_0', '', '']
['matrixC8_1', '', '']
['matrixC8_2', '', '']
['matrixC8_3', '', '']
['matrixC8_4', '', '']
['matrixC8_5', '', '']
['matrixC8_6', '', '']
['matrixC8_7', '', '']
['matrixC8_8', '', '']
['matrixC8_9', '', '']
['matrixC8_10', '', '']
['matrixC8_11', '', '']
['matrixC8_12', '', '']
['matrixC8_13', '', '']
['matrixC8_14', '', '']
['matrixC8_15', '', '']
['matrixC9_0', '', '']
['matrixC9_1', '', '']
['matrixC9_2', '', '']
['matrixC9_3', '', '']
['matrixC9_4', '', '']
['matrixC9_5', '', '']
['matrixC9_6', '', '']
['matrixC9_7', '', '']
['matrixC9_8', '', '']
['matrixC9_9', '', '']
['matrixC9_10', '', '']
['matrixC9_11', '', '']
['matrixC9_12', '', '']
['matrixC9_13', '', '']
['matrixC9_14', '', '']
['matrixC9_15', '', '']
['matrixC10_0', '', '']
['matrixC10_1', '', '']
['matrixC10_2', '', '']
['matrixC10_3', '', '']
['matrixC10_4', '', '']
['matrixC10_5', '', '']
['matrixC10_6', '', '']
['matrixC10_7', '', '']
['matrixC10_8', '', '']
['matrixC10_9', '', '']
['matrixC10_10', '', '']
['matrixC10_11', '', '']
['matrixC10_12', '', '']
['matrixC10_13', '', '']
['matrixC10_14', '', '']
['matrixC10_15', '', '']
['matrixC11_0', '', '']
['matrixC11_1', '', '']
['matrixC11_2', '', '']
['matrixC11_3', '', '']
['matrixC11_4', '', '']
['matrixC11_5', '', '']
['matrixC11_6', '', '']
['matrixC11_7', '', '']
['matrixC11_8', '', '']
['matrixC11_9', '', '']
['matrixC11_10', '', '']
['matrixC11_11', '', '']
['matrixC11_12', '', '']
['matrixC11_13', '', '']
['matrixC11_14', '', '']
['matrixC11_15', '', '']
['matrixC12_0', '', '']
['matrixC12_1', '', '']
['matrixC12_2', '', '']
['matrixC12_3', '', '']
['matrixC12_4', '', '']
['matrixC12_5', '', '']
['matrixC12_6', '', '']
['matrixC12_7', '', '']
['matrixC12_8', '', '']
['matrixC12_9', '', '']
['matrixC12_10', '', '']
['matrixC12_11', '', '']
['matrixC12_12', '', '']
['matrixC12_13', '', '']
['matrixC12_14', '', '']
['matrixC12_15', '', '']
['matrixC13_0', '', '']
['matrixC13_1', '', '']
['matrixC13_2', '', '']
['matrixC13_3', '', '']
['matrixC13_4', '', '']
['matrixC13_5', '', '']
['matrixC13_6', '', '']
['matrixC13_7', '', '']
['matrixC13_8', '', '']
['matrixC13_9', '', '']
['matrixC13_10', '', '']
['matrixC13_11', '', '']
['matrixC13_12', '', '']
['matrixC13_13', '', '']
['matrixC13_14', '', '']
['matrixC13_15', '', '']
['matrixC14_0', '', '']
['matrixC14_1', '', '']
['matrixC14_2', '', '']
['matrixC14_3', '', '']
['matrixC14_4', '', '']
['matrixC14_5', '', '']
['matrixC14_6', '', '']
['matrixC14_7', '', '']
['matrixC14_8', '', '']
['matrixC14_9', '', '']
['matrixC14_10', '', '']
['matrixC14_11', '', '']
['matrixC14_12', '', '']
['matrixC14_13', '', '']
['matrixC14_14', '', '']
['matrixC14_15', '', '']
['matrixC15_0', '', '']
['matrixC15_1', '', '']
['matrixC15_2', '', '']
['matrixC15_3', '', '']
['matrixC15_4', '', '']
['matrixC15_5', '', '']
['matrixC15_6', '', '']
['matrixC15_7', '', '']
['matrixC15_8', '', '']
['matrixC15_9', '', '']
['matrixC15_10', '', '']
['matrixC15_11', '', '']
['matrixC15_12', '', '']
['matrixC15_13', '', '']
['matrixC15_14', '', '']
['matrixC15_15', '', '']
['', '']
['a_data_out', '', '']
['b_data_out', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_pe_matrix
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'mcml', '', '', '']
['', 'reset', '', '']
['', 'clk', '', '', '']
['', '']
['', 'constants', '', '']
['', 'read_constants', '', '']
['', '']
['', 'result', '', '', '']
['', 'inc_result', '', '']
['', '']
['', 'calc_in_progress', '', '']
['', '']
['', '']
['', 'c_absorb_read_counter', '', 'c_absorb_write_counter', '', '']
['', 'absorb_rdaddress_mux', '', 'absorb_wraddress_mux', '', '']
['', 'absorb_data_mux', '', '']
['', 'absorb_wren_mux', '', '', '']
['', '']
['', 'r_state', '', 'c_state', '', '', '']
['', 'r_counter', '', '', '']
['', 'c_counter', '', '', '']
['', '']
['', 'c_const__103', '', 'c_const__102', '', 'c_const__101', '', 'c_const__100', '', 'c_const__99', '']
['', '', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'Absorber', '', '', '', '//INPUTS', '']
['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'clock', '', 'reset', '', 'enable', '', '', '']
['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '']
['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'weight_hop', '', 'hit_hop', '', 'dead_hop', '', '']
['', '']
['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'x_pipe', '', 'y_pipe', '', 'z_pipe', '', 'layer_pipe', '', '']
['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '']
['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'muaFraction1', '', 'muaFraction2', '', 'muaFraction3', '', 'muaFraction4', '', 'muaFraction5', '', '', '', '']
['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '']
['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'data', '', 'rdaddress', '', 'wraddress', '', 'wren', '', 'q', '', '']
['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '']
['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'weight_absorber', '']
['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '']
['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/Absorber
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clock]

['module', 'Boundary', '', '', '//INPUTS', '']
['', '', '', '', '', 'clock', '', 'reset', '', 'enable', '', '']
['', '', '', '', '', 'x_mover', '', 'y_mover', '', 'z_mover', '', '']
['', '', '', '', '', 'ux_mover', '', 'uy_mover', '', 'uz_mover', '', '']
['', '', '', '', '', 'sz_mover', '', 'sr_mover', '', '']
['', '', '', '', '', 'sleftz_mover', '', 'sleftr_mover', '', '']
['', '', '', '', '', 'layer_mover', '', 'weight_mover', '', 'dead_mover', '', '']
['', '']
['', '', '', '', '', 'x_boundaryChecker', '', 'y_boundaryChecker', '', 'z_boundaryChecker', '', '']
['', '', '', '', '', 'ux_boundaryChecker', '', 'uy_boundaryChecker', '', 'uz_boundaryChecker', '', '']
['', '', '', '', '', 'sz_boundaryChecker', '', 'sr_boundaryChecker', '', '']
['', '', '', '', '', 'sleftz_boundaryChecker', '', 'sleftr_boundaryChecker', '', '']
['', '', '', '', '', 'layer_boundaryChecker', '', 'weight_boundaryChecker', '', 'dead_boundaryChecker', '', 'hit_boundaryChecker', '', '']
['', '']
['', '', '', '', '', 'z1_0', '', 'z1_1', '', 'z1_2', '', 'z1_3', '', 'z1_4', '', 'z1_5', '', '', '']
['', '', '', '', '', 'z0_0', '', 'z0_1', '', 'z0_2', '', 'z0_3', '', 'z0_4', '', 'z0_5', '', '']
['', '', '', '', '', 'mut_0', '', 'mut_1', '', 'mut_2', '', 'mut_3', '', 'mut_4', '', 'mut_5', '', '', '']
['', '', '', '', '', 'maxDepth_over_maxRadius', '']
['', '', '', '', '', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/Boundary
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clock]

['module', 'Div_64b', '', 'clock', '', 'denom', '', 'numer', '', 'quotient', '', 'remain', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/Div_64b
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clock]

['module', 'Div_64b_unsigned', '', 'clock', '', 'denom_', '', 'numer_', '', 'quotient', '', 'remain', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/Div_64b_unsigned
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clock]

['module', 'DropSpinWrapper', '', '', '']
['', 'clock', '', 'reset', '', 'enable', '', '']
['', '']
['', '', '', 'i_x', '', '']
['', 'i_y', '', '']
['', 'i_z', '', '']
['', 'i_ux', '', '']
['', 'i_uy', '', '']
['', 'i_uz', '', '']
['', 'i_sz', '', '']
['', 'i_sr', '', '']
['', 'i_sleftz', '', '']
['', 'i_sleftr', '', '']
['', 'i_weight', '', '']
['', 'i_layer', '', '']
['', 'i_dead', '', '']
['', 'i_hit', '', '']
['', '', '']
['', '', '']
['', 'muaFraction1', '', 'muaFraction2', '', 'muaFraction3', '', 'muaFraction4', '', 'muaFraction5', '', '', '']
['', '', '']
['', 'down_niOverNt_1', '', '']
['', 'down_niOverNt_2', '', '']
['', 'down_niOverNt_3', '', '']
['', 'down_niOverNt_4', '', '']
['', 'down_niOverNt_5', '', '']
['', 'up_niOverNt_1', '', '']
['', 'up_niOverNt_2', '', '']
['', 'up_niOverNt_3', '', '']
['', 'up_niOverNt_4', '', '']
['', 'up_niOverNt_5', '', '']
['', 'down_niOverNt_2_1', '', '']
['', 'down_niOverNt_2_2', '', '']
['', 'down_niOverNt_2_3', '', '']
['', 'down_niOverNt_2_4', '', '']
['', 'down_niOverNt_2_5', '', '']
['', 'up_niOverNt_2_1', '', '']
['', 'up_niOverNt_2_2', '', '']
['', 'up_niOverNt_2_3', '', '']
['', 'up_niOverNt_2_4', '', '']
['', 'up_niOverNt_2_5', '', '']
['', 'downCritAngle_0', '', '']
['', 'downCritAngle_1', '', '']
['', 'downCritAngle_2', '', '']
['', 'downCritAngle_3', '', '']
['', 'downCritAngle_4', '', '']
['', 'upCritAngle_0', '', '']
['', 'upCritAngle_1', '', '']
['', 'upCritAngle_2', '', '']
['', 'upCritAngle_3', '', '']
['', 'upCritAngle_4', '', '']
['', '', '']
['', '', '']
['', '', '', '']
['', '']
['', '', '', 'data', '', '', '']
['', '', '', 'rdaddress', '', 'wraddress', '', '']
['', '', '', 'wren', '', 'q', '', '']
['', '']
['', '', '', 'up_rFresnel', '', '']
['', '', '', 'down_rFresnel', '', '']
['', '', '', 'sint', '', '']
['', '', '', 'cost', '', '']
['', '', '', 'rand2', '', '']
['', '', '', 'rand3', '', '']
['', '', '', 'rand5', '', '']
['', '', '', 'tindex', '', '']
['', '', '', 'fresIndex', '', '']
['', '']
['', '', '', '']
['', 'o_x', '', '']
['', 'o_y', '', '']
['', 'o_z', '', '']
['', 'o_ux', '', '']
['', 'o_uy', '', '']
['', 'o_uz', '', '']
['', 'o_sz', '', '']
['', 'o_sr', '', '']
['', 'o_sleftz', '', '']
['', 'o_sleftr', '', '']
['', 'o_weight', '', '']
['', 'o_layer', '', '']
['', 'o_dead', '', '']
['', 'o_hit', '']
['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '']
['', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clock]

['module', 'Hop', '', '', '', '', '', '//INPUTS', '']
['', '', '', '', '', 'clock', '', 'reset', '', 'enable', '', '']
['', '', '', '', '', 'x_boundaryChecker', '', 'y_boundaryChecker', '', 'z_boundaryChecker', '', '']
['', '', '', '', '', 'ux_boundaryChecker', '', 'uy_boundaryChecker', '', 'uz_boundaryChecker', '', '']
['', '', '', '', '', 'sz_boundaryChecker', '', 'sr_boundaryChecker', '', '']
['', '', '', '', '', 'sleftz_boundaryChecker', '', 'sleftr_boundaryChecker', '', '']
['', '', '', '', '', 'layer_boundaryChecker', '', 'weight_boundaryChecker', '', 'dead_boundaryChecker', '', '']
['', '', '', '', '', 'hit_boundaryChecker', '', '']
['', '']
['', '', '', '', '', 'x_hop', '', 'y_hop', '', 'z_hop', '', '']
['', '', '', '', '', 'ux_hop', '', 'uy_hop', '', 'uz_hop', '', '']
['', '', '', '', '', 'sz_hop', '', 'sr_hop', '', '']
['', '', '', '', '', 'sleftz_hop', '', 'sleftr_hop', '', '']
['', '', '', '', '', 'layer_hop', '', 'weight_hop', '', 'dead_hop', '', 'hit_hop', '']
['', '', '', '', '', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/Hop
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clock]

['module', 'InternalsBlock', '', '']
['', 'clock', '', '']
['', 'reset', '', '']
['', 'enable', '', '']
['', '', '']
['', 'i_sint', '', '']
['', 'i_cost', '', '']
['', 'i_sinp', '', '']
['', 'i_cosp', '', '']
['', 'i_sintCosp', '', '']
['', 'i_sintSinp', '', '']
['', 'i_uz2', '', '']
['', 'i_uxUz', '', '']
['', 'i_uyUz', '', '']
['', 'i_uySintSinp', '', '']
['', 'i_oneMinusUz2', '', '']
['', 'i_uyUzSintCosp', '', '']
['', 'i_uxUzSintCosp', '', '']
['', 'i_uxSintSinp', '', '']
['', 'i_sqrtOneMinusUz2', '', '']
['', 'i_sintCospSqrtOneMinusUz2', '', '']
['', 'i_uxCost', '', '']
['', 'i_uzCost', '', '']
['', 'i_sqrtOneMinusUz2_inv', '', '']
['', 'i_uxNumerator', '', '']
['', 'i_uyNumerator', '', '']
['', 'i_uyCost', '', '']
['', 'i_uxQuotient', '', '']
['', 'i_uyQuotient', '', '']
['', 'o_sint', '', '']
['', 'o_cost', '', '']
['', 'o_sinp', '', '']
['', 'o_cosp', '', '']
['', 'o_sintCosp', '', '']
['', 'o_sintSinp', '', '']
['', 'o_uz2', '', '']
['', 'o_uxUz', '', '']
['', 'o_uyUz', '', '']
['', 'o_uySintSinp', '', '']
['', 'o_oneMinusUz2', '', '']
['', 'o_uyUzSintCosp', '', '']
['', 'o_uxUzSintCosp', '', '']
['', 'o_uxSintSinp', '', '']
['', 'o_sqrtOneMinusUz2', '', '']
['', 'o_sintCospSqrtOneMinusUz2', '', '']
['', 'o_uxCost', '', '']
['', 'o_uzCost', '', '']
['', 'o_sqrtOneMinusUz2_inv', '', '']
['', 'o_uxNumerator', '', '']
['', 'o_uyNumerator', '', '']
['', 'o_uyCost', '', '']
['', 'o_uxQuotient', '', '']
['', 'o_uyQuotient', '']
['', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/InternalsBlock
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clock]

['module', 'InternalsBlock_Reflector', '', '']
['', 'clock', '', '']
['', 'reset', '', '']
['', 'enable', '', '']
['', '']
['', 'i_uz_2', '', '', '', '//uz^2', '']
['', 'i_uz2', '', '', '', '//new', 'uz', '', 'should', 'the', 'photon', 'transmit', 'to', 'new', 'layer', '']
['', 'i_oneMinusUz_2', '', '', '//', '1-uz', '^2', '']
['', 'i_sa2_2', '', '', '//', 'sine', 'of', 'angle', '2', '^2', '', 'uz2', '=', 'cosine', 'of', 'angle', '2', '.', '']
['', 'i_uz2_2', '', '', '//', 'uz2', '^2', '', 'new', 'uz', 'squared.', '']
['', 'i_ux_transmitted', '', '//new', 'value', 'for', 'ux', '', 'if', 'the', 'photon', 'transmits', 'to', 'the', 'next', 'layer', '']
['', 'i_uy_transmitted', '', '//new', 'value', 'for', 'uy', '', 'if', 'the', 'photon', 'transmits', 'to', 'the', 'next', 'layer', '']
['', '', '']
['', 'o_uz_2', '', '']
['', 'o_uz2', '', '']
['', 'o_oneMinusUz_2', '', '']
['', 'o_sa2_2', '', '']
['', 'o_uz2_2', '', '']
['', 'o_ux_transmitted', '', '']
['', 'o_uy_transmitted', '']
['', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/InternalsBlock_Reflector
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clock]

['module', 'LogCalc', 'clock', '', 'reset', '', 'enable', '', 'in_x', '', 'log_x', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/LogCalc
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clock]

['module', 'Memory_Wrapper', '', '', '']
['', 'clock', '', '']
['', 'pindex', '', '']
['', 'sinp', '', '']
['', 'cosp', '']
['', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/Memory_Wrapper
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clock]

['module', 'Move', '', '', '', '', '', '//INPUTS', '']
['', '', '', '', '', 'clock', '', 'reset', '', 'enable', '', '']
['', '', '', '', '', 'x_moverMux', '', 'y_moverMux', '', 'z_moverMux', '', '']
['', '', '', '', '', 'ux_moverMux', '', 'uy_moverMux', '', 'uz_moverMux', '', '']
['', '', '', '', '', 'sz_moverMux', '', 'sr_moverMux', '', '']
['', '', '', '', '', 'sleftz_moverMux', '', 'sleftr_moverMux', '', '']
['', '', '', '', '', 'layer_moverMux', '', 'weight_moverMux', '', 'dead_moverMux', '', '']
['', '']
['', '', '', '', '', 'log_rand_num', '', '']
['', '']
['', '', '', '', '', 'x_mover', '', 'y_mover', '', 'z_mover', '', '']
['', '', '', '', '', 'ux_mover', '', 'uy_mover', '', 'uz_mover', '', '']
['', '', '', '', '', 'sz_mover', '', 'sr_mover', '', '']
['', '', '', '', '', 'sleftz_mover', '', 'sleftr_mover', '', '']
['', '', '', '', '', 'layer_mover', '', 'weight_mover', '', 'dead_mover', '', '']
['', '']
['', '', '', '', '', 'OneOver_MutMaxrad_0', '', 'OneOver_MutMaxrad_1', '', 'OneOver_MutMaxrad_2', '', 'OneOver_MutMaxrad_3', '', 'OneOver_MutMaxrad_4', '', 'OneOver_MutMaxrad_5', '', '']
['', '', '', '', '', 'OneOver_MutMaxdep_0', '', 'OneOver_MutMaxdep_1', '', 'OneOver_MutMaxdep_2', '', 'OneOver_MutMaxdep_3', '', 'OneOver_MutMaxdep_4', '', 'OneOver_MutMaxdep_5', '', '']
['', '', '', '', '', 'OneOver_Mut_0', '', 'OneOver_Mut_1', '', 'OneOver_Mut_2', '', 'OneOver_Mut_3', '', 'OneOver_Mut_4', '', 'OneOver_Mut_5', '']
['', '', '', '', '', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/Move
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clock]

['module', 'Mult_32b', '', 'dataa', '', 'datab', '', 'result', '', '', '//now', 'signed', 'version!', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/Mult_32b

['module', 'PhotonBlock1', '', '']
['', 'clock', '', '']
['', 'reset', '', '']
['', 'enable', '', '']
['', '', '']
['', '', '', 'i_x', '', '', '']
['', '', '', 'i_y', '', '', '']
['', '', '', 'i_z', '', '', '']
['', '']
['', 'o_x', '', '']
['', 'o_y', '', '']
['', 'o_z', '']
['', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonBlock1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clock]

['module', 'PhotonBlock2', '', '']
['', 'clock', '', '']
['', 'reset', '', '']
['', 'enable', '', '']
['', '', '']
['', '', '', 'i_x', '', '', '']
['', '', '', 'i_y', '', '', '']
['', '', '', 'i_z', '', '', '']
['', '']
['', 'o_x', '', '']
['', 'o_y', '', '']
['', 'o_z', '']
['', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonBlock2
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clock]

['module', 'PhotonBlock5', '', '']
['', 'clock', '', '']
['', 'reset', '', '']
['', 'enable', '', '']
['', '', '']
['', 'i_x', '', '']
['', 'i_y', '', '']
['', 'i_z', '', '']
['', 'i_ux', '', '']
['', 'i_uy', '', '']
['', 'i_uz', '', '']
['', 'i_sz', '', '']
['', 'i_sr', '', '']
['', 'i_sleftz', '', '']
['', 'i_sleftr', '', '']
['', 'i_weight', '', '']
['', 'i_layer', '', '']
['', 'i_dead', '', '']
['', 'i_hit', '', '']
['', 'o_x', '', '']
['', 'o_y', '', '']
['', 'o_z', '', '']
['', 'o_ux', '', '']
['', 'o_uy', '', '']
['', 'o_uz', '', '']
['', 'o_sz', '', '']
['', 'o_sr', '', '']
['', 'o_sleftz', '', '']
['', 'o_sleftr', '', '']
['', 'o_weight', '', '']
['', 'o_layer', '', '']
['', 'o_dead', '', '']
['', 'o_hit', '']
['', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonBlock5
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clock]

['module', 'PhotonCalculator', '', '', '']
['', 'clock', '', 'reset', '', 'enable', '', '']
['', '']
['', 'total_photons', '', '']
['', '']
['', 'randseed1', '', 'randseed2', '', 'randseed3', '', 'randseed4', '', 'randseed5', '', '']
['', '', '']
['', 'initialWeight', '', '']
['', '']
['', 'OneOver_MutMaxrad_0', '', 'OneOver_MutMaxrad_1', '', 'OneOver_MutMaxrad_2', '', 'OneOver_MutMaxrad_3', '', 'OneOver_MutMaxrad_4', '', 'OneOver_MutMaxrad_5', '', '']
['', 'OneOver_MutMaxdep_0', '', 'OneOver_MutMaxdep_1', '', 'OneOver_MutMaxdep_2', '', 'OneOver_MutMaxdep_3', '', 'OneOver_MutMaxdep_4', '', 'OneOver_MutMaxdep_5', '', '']
['', 'OneOver_Mut_0', '', 'OneOver_Mut_1', '', 'OneOver_Mut_2', '', 'OneOver_Mut_3', '', 'OneOver_Mut_4', '', 'OneOver_Mut_5', '', '']
['', '']
['', 'z1_0', '', 'z1_1', '', 'z1_2', '', 'z1_3', '', 'z1_4', '', 'z1_5', '', '']
['', 'z0_0', '', 'z0_1', '', 'z0_2', '', 'z0_3', '', 'z0_4', '', 'z0_5', '', '']
['', 'mut_0', '', 'mut_1', '', 'mut_2', '', 'mut_3', '', 'mut_4', '', 'mut_5', '', '']
['', 'maxDepth_over_maxRadius', '', '']
['', '']
['', '']
['', 'down_niOverNt_1', '', 'down_niOverNt_2', '', 'down_niOverNt_3', '', 'down_niOverNt_4', '', 'down_niOverNt_5', '', '']
['', 'up_niOverNt_1', '', 'up_niOverNt_2', '', 'up_niOverNt_3', '', 'up_niOverNt_4', '', 'up_niOverNt_5', '', '']
['', 'down_niOverNt_2_1', '', 'down_niOverNt_2_2', '', 'down_niOverNt_2_3', '', 'down_niOverNt_2_4', '', 'down_niOverNt_2_5', '', '']
['', 'up_niOverNt_2_1', '', 'up_niOverNt_2_2', '', 'up_niOverNt_2_3', '', 'up_niOverNt_2_4', '', 'up_niOverNt_2_5', '', '']
['', 'downCritAngle_0', '', 'downCritAngle_1', '', 'downCritAngle_2', '', 'downCritAngle_3', '', 'downCritAngle_4', '', '']
['', 'upCritAngle_0', '', 'upCritAngle_1', '', 'upCritAngle_2', '', 'upCritAngle_3', '', 'upCritAngle_4', '', '']
['', 'muaFraction1', '', 'muaFraction2', '', 'muaFraction3', '', 'muaFraction4', '', 'muaFraction5', '', '']
['', 'up_rFresnel', '', 'down_rFresnel', '', 'sint', '', 'cost', '', '']
['', 'tindex', '', 'fresIndex', '', '']
['', '']
['', '']
['', 'absorb_data', '', 'absorb_rdaddress', '', 'absorb_wraddress', '', '', '']
['', 'absorb_wren', '', 'absorb_q', '', '']
['', '']
['', 'done', '']
['', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clock]

['module', 'Reflector', '', '', '']
['', '', '']
['', 'clock', '', '']
['', 'reset', '', '']
['', 'enable', '', '']
['', 'i_uz1', '', '']
['', 'i_uz3', '', '']
['', 'i_layer3', '', '']
['', 'i_ux35', '', '']
['', 'i_uy35', '', '']
['', 'i_uz35', '', '']
['', 'i_layer35', '', '']
['', 'i_ux36', '', '']
['', 'i_uy36', '', '']
['', 'i_uz36', '', '']
['', 'i_layer36', '', '']
['', 'i_dead36', '', '']
['', '', '']
['', 'down_niOverNt_1', '', '']
['', 'down_niOverNt_2', '', '']
['', 'down_niOverNt_3', '', '']
['', 'down_niOverNt_4', '', '']
['', 'down_niOverNt_5', '', '']
['', 'up_niOverNt_1', '', '']
['', 'up_niOverNt_2', '', '']
['', 'up_niOverNt_3', '', '']
['', 'up_niOverNt_4', '', '']
['', 'up_niOverNt_5', '', '']
['', 'down_niOverNt_2_1', '', '']
['', 'down_niOverNt_2_2', '', '']
['', 'down_niOverNt_2_3', '', '']
['', 'down_niOverNt_2_4', '', '']
['', 'down_niOverNt_2_5', '', '']
['', 'up_niOverNt_2_1', '', '']
['', 'up_niOverNt_2_2', '', '']
['', 'up_niOverNt_2_3', '', '']
['', 'up_niOverNt_2_4', '', '']
['', 'up_niOverNt_2_5', '', '']
['', 'downCritAngle_0', '', '']
['', 'downCritAngle_1', '', '']
['', 'downCritAngle_2', '', '']
['', 'downCritAngle_3', '', '']
['', 'downCritAngle_4', '', '']
['', 'upCritAngle_0', '', '']
['', 'upCritAngle_1', '', '']
['', 'upCritAngle_2', '', '']
['', 'upCritAngle_3', '', '']
['', 'upCritAngle_4', '', '']
['', '', '']
['', 'rnd', '', '']
['', 'up_rFresnel', '', '']
['', 'down_rFresnel', '', '']
['', '', '']
['', 'prod1_2', '', '']
['', 'prod1_4', '', '']
['', 'sqrtResult1_6', '', '']
['', 'prod1_36', '', '']
['', 'prod2_36', '', '']
['', '', '']
['', '', '']
['', '', '']
['', 'fresIndex', '', '']
['', '', '']
['', 'op1_2_1', '', '']
['', 'op1_2_2', '', '']
['', 'op1_4_1', '', '']
['', 'op1_4_2', '', '']
['', 'sqrtOperand1_6', '', '']
['', 'op1_36_1', '', '']
['', 'op1_36_2', '', '']
['', 'op2_36_1', '', '']
['', 'op2_36_2', '', '']
['', '']
['', '', '']
['', 'ux_reflector', '', '']
['', 'uy_reflector', '', '']
['', 'uz_reflector', '', '']
['', 'layer_reflector', '', '']
['', 'dead_reflector', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clock]

['module', 'Roulette', '', '', '//INPUTS', '']
['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'clock', '', 'reset', '', 'enable', '', '', '']
['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'x_RouletteMux', '', 'y_RouletteMux', '', 'z_RouletteMux', '', '', '', '']
['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'ux_RouletteMux', '', 'uy_RouletteMux', '', 'uz_RouletteMux', '', '', '']
['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'sz_RouletteMux', '', 'sr_RouletteMux', '', '', '']
['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'sleftz_RouletteMux', '', 'sleftr_RouletteMux', '', '', '']
['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'layer_RouletteMux', '', 'weight_absorber', '', 'dead_RouletteMux', '', '', '']
['', '', '', '', '']
['', '', '', '', '', '', '', 'randnumber', '', '']
['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '']
['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'x_Roulette', '', 'y_Roulette', '', 'z_Roulette', '', '']
['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'ux_Roulette', '', 'uy_Roulette', '', 'uz_Roulette', '', '', '']
['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'sz_Roulette', '', 'sr_Roulette', '', '', '']
['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'sleftz_Roulette', '', 'sleftr_Roulette', '', '', '']
['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', 'layer_Roulette', '', 'weight_Roulette', '', 'dead_Roulette', '']
['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/Roulette
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clock]

['module', 'Scatterer', '', '', '']
['', 'clock', '', '']
['', 'reset', '', '']
['', 'enable', '', '']
['', 'i_uz1', '', '']
['', 'i_ux3', '', '']
['', 'i_uz3', '', '']
['', 'i_uy32', '', '']
['', 'i_uz32', '', '']
['', 'i_ux33', '', '']
['', 'i_uy33', '', '']
['', 'i_ux35', '', '']
['', 'i_uy35', '', '']
['', 'i_uz35', '', '']
['', 'i_uz36', '', '']
['', '']
['', 'prod1_2', '', '']
['', 'prod1_4', '', '']
['', 'sqrtResult1_6', '', '']
['', 'prod1_33', '', '']
['', 'prod2_33', '', '']
['', 'prod3_33', '', '']
['', 'prod1_34', '', '']
['', 'prod2_34', '', '']
['', 'prod3_34', '', '']
['', 'prod4_34', '', '']
['', 'quot1_16', '', '']
['', 'prod1_36', '', '']
['', 'prod2_36', '', '']
['', 'prod3_36', '', '']
['', 'prod4_36', '', '']
['', 'prod5_36', '', '']
['', 'prod6_36', '', '']
['', '']
['', 'sint_Mem', '', '']
['', 'cost_Mem', '', '']
['', 'sinp_Mem', '', '']
['', 'cosp_Mem', '', '']
['', '', '']
['', 'op1_2_1', '', '']
['', 'op1_2_2', '', '']
['', 'op1_4_1', '', '']
['', 'op1_4_2', '', '']
['', 'sqrtOperand1_6', '', '']
['', 'divNumerator1_16', '', '']
['', 'divDenominator1_16', '', '']
['', 'op1_33_1', '', '']
['', 'op1_33_2', '', '']
['', 'op2_33_1', '', '']
['', 'op2_33_2', '', '']
['', 'op3_33_1', '', '']
['', 'op3_33_2', '', '']
['', 'op1_34_1', '', '']
['', 'op1_34_2', '', '']
['', 'op2_34_1', '', '']
['', 'op2_34_2', '', '']
['', 'op3_34_1', '', '']
['', 'op3_34_2', '', '']
['', 'op4_34_1', '', '']
['', 'op4_34_2', '', '']
['', 'op1_36_1', '', '']
['', 'op1_36_2', '', '']
['', 'op2_36_1', '', '']
['', 'op2_36_2', '', '']
['', 'op3_36_1', '', '']
['', 'op3_36_2', '', '']
['', 'op4_36_1', '', '']
['', 'op4_36_2', '', '']
['', 'op5_36_1', '', '']
['', 'op5_36_2', '', '']
['', 'op6_36_1', '', '']
['', 'op6_36_2', '', '']
['', '', '']
['', 'ux_scatterer', '', '']
['', 'uy_scatterer', '', '']
['', 'uz_scatterer', '']
['', '', '']
['', '', '']
['', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/Scatterer
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clock]

['module', 'ScattererReflectorWrapper', '', '', '']
['', 'clock', '', '']
['', 'reset', '', '']
['', 'enable', '', '']
['', '']
['', '', '', '']
['', '', 'i_uz1_pipeWrapper', '', '']
['', '', 'i_hit2_pipeWrapper', '', '']
['', '', 'i_ux3_pipeWrapper', '', '']
['', '', 'i_uz3_pipeWrapper', '', '']
['', '', 'i_layer3_pipeWrapper', '', '']
['', '', 'i_hit4_pipeWrapper', '', '']
['', '', 'i_hit6_pipeWrapper', '', '']
['', '', 'i_hit16_pipeWrapper', '', '']
['', '', 'i_layer31_pipeWrapper', '', '']
['', '', 'i_uy32_pipeWrapper', '', '']
['', '', 'i_uz32_pipeWrapper', '', '']
['', '', 'i_hit33_pipeWrapper', '', '']
['', '', 'i_ux33_pipeWrapper', '', '']
['', '', 'i_uy33_pipeWrapper', '', '']
['', '', 'i_hit34_pipeWrapper', '', '']
['', '', 'i_ux35_pipeWrapper', '', '']
['', '', 'i_uy35_pipeWrapper', '', '']
['', '', 'i_uz35_pipeWrapper', '', '']
['', '', 'i_layer35_pipeWrapper', '', '']
['', '', 'i_hit36_pipeWrapper', '', '']
['', '', 'i_ux36_pipeWrapper', '', '']
['', '', 'i_uy36_pipeWrapper', '', '']
['', '', 'i_uz36_pipeWrapper', '', '']
['', '', 'i_layer36_pipeWrapper', '', '']
['', '', 'i_dead36_pipeWrapper', '', '']
['', '']
['', '']
['', '', 'rand2', '', '']
['', '', 'rand3', '', '']
['', '', 'rand5', '', '']
['', '', 'sint', '', '']
['', '', 'cost', '', '']
['', '', 'up_rFresnel', '', '']
['', '', 'down_rFresnel', '', '']
['', '', 'tindex', '', '']
['', '', 'fresIndex', '', '']
['', '', '', '']
['', '', 'down_niOverNt_1', '', '']
['', '', 'down_niOverNt_2', '', '']
['', '', 'down_niOverNt_3', '', '']
['', '', 'down_niOverNt_4', '', '']
['', '', 'down_niOverNt_5', '', '']
['', '', 'up_niOverNt_1', '', '']
['', '', 'up_niOverNt_2', '', '']
['', '', 'up_niOverNt_3', '', '']
['', '', 'up_niOverNt_4', '', '']
['', '', 'up_niOverNt_5', '', '']
['', '', 'down_niOverNt_2_1', '', '']
['', '', 'down_niOverNt_2_2', '', '']
['', '', 'down_niOverNt_2_3', '', '']
['', '', 'down_niOverNt_2_4', '', '']
['', '', 'down_niOverNt_2_5', '', '']
['', '', 'up_niOverNt_2_1', '', '']
['', '', 'up_niOverNt_2_2', '', '']
['', '', 'up_niOverNt_2_3', '', '']
['', '', 'up_niOverNt_2_4', '', '']
['', '', 'up_niOverNt_2_5', '', '']
['', '', 'downCritAngle_0', '', '']
['', '', 'downCritAngle_1', '', '']
['', '', 'downCritAngle_2', '', '']
['', '', 'downCritAngle_3', '', '']
['', '', 'downCritAngle_4', '', '']
['', '', 'upCritAngle_0', '', '']
['', '', 'upCritAngle_1', '', '']
['', '', 'upCritAngle_2', '', '']
['', '', 'upCritAngle_3', '', '']
['', '', 'upCritAngle_4', '', '']
['', '', '', '']
['', '', 'ux_scatterer', '', '']
['', '', 'uy_scatterer', '', '']
['', '', 'uz_scatterer', '', '']
['', '', '', '']
['', '', 'ux_reflector', '', '']
['', '', 'uy_reflector', '', '']
['', '', 'uz_reflector', '', '']
['', '', 'layer_reflector', '', '']
['', '', 'dead_reflector', '']
['', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clock]

['module', 'Sqrt_64b', '', 'clk', '', 'num_', '', 'res', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/Sqrt_64b
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'add_32b', '', 'dataa', '', 'datab', '', 'overflow', '', 'result', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/add_32b

['', '', 'module', 'dual', '', 'clk', '', 'data', '', 'rdaddress', '', 'wraddress', '', '', 'wren', '', 'q', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/dual
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['', '', '', 'module', 'dual2', '', 'clk', '', 'data', '', 'rdaddress', '', 'wraddress', '', '', 'wren', '', 'q', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/dual2
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['', '', '', 'module', 'dual3', '', 'clk', '', 'data', '', 'rdaddress', '', 'wraddress', '', '', 'wren', '', 'q', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/dual3
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'dual_port_mem_ww', '', 'clk', '', 'data', '', 'rdaddress', '', 'wraddress', '', '', 'wren', '', 'q', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/dual_port_mem_ww
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'mult_signed_32', 'a', '', 'b', '', 'c', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/mult_signed_32

['module', 'mult_signed_32_bc', '', '', 'clock', '', 'dataa', '', 'datab', '', 'result', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/mult_signed_32_bc
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clock]

['module', 'rng', 'clk', '', 'en', '', 'resetn', 'loadseed_i', 'seed_i', 'number_o', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/rng
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'signed_div_30', '', 'clock', '', '', 'denom', '', '', 'numer', '', 'quotient', '', 'remain', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/signed_div_30
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clock]

['module', 'sub_32b', '', 'dataa', '', 'datab', '', 'overflow', '', 'result', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/sub_32b

['module', 'sub_64b', '', 'dataa', '', 'datab', '', 'result', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/sub_64b

['module', 'mkDelayWorker32B', 'wciS0_Clk', '', '']
['', '', '', 'wciS0_MReset_n', '', '']
['', '']
['', '', '', 'wciS0_MCmd', '', '']
['', '']
['', '', '', 'wciS0_MAddrSpace', '', '']
['', '']
['', '', '', 'wciS0_MByteEn', '', '']
['', '']
['', '', '', 'wciS0_MAddr', '', '']
['', '']
['', '', '', 'wciS0_MData', '', '']
['', '']
['', '', '', 'wciS0_SResp', '', '']
['', '']
['', '', '', 'wciS0_SData', '', '']
['', '']
['', '', '', 'wciS0_SThreadBusy', '', '']
['', '']
['', '', '', 'wciS0_SFlag', '', '']
['', '']
['', '', '', 'wciS0_MFlag', '', '']
['', '']
['', '', '', 'wsiS1_MCmd', '', '']
['', '']
['', '', '', 'wsiS1_MReqLast', '', '']
['', '']
['', '', '', 'wsiS1_MBurstPrecise', '', '']
['', '']
['', '', '', 'wsiS1_MBurstLength', '', '']
['', '']
['', '', '', 'wsiS1_MData', '', '']
['', '']
['', '', '', 'wsiS1_MByteEn', '', '']
['', '']
['', '', '', 'wsiS1_MReqInfo', '', '']
['', '']
['', '', '', 'wsiS1_SThreadBusy', '', '']
['', '']
['', '', '', 'wsiS1_SReset_n', '', '']
['', '']
['', '', '', 'wsiS1_MReset_n', '', '']
['', '']
['', '', '', 'wsiM1_MCmd', '', '']
['', '']
['', '', '', 'wsiM1_MReqLast', '', '']
['', '']
['', '', '', 'wsiM1_MBurstPrecise', '', '']
['', '']
['', '', '', 'wsiM1_MBurstLength', '', '']
['', '']
['', '', '', 'wsiM1_MData', '', '']
['', '']
['', '', '', 'wsiM1_MByteEn', '', '']
['', '']
['', '', '', 'wsiM1_MReqInfo', '', '']
['', '']
['', '', '', 'wsiM1_SThreadBusy', '', '']
['', '']
['', '', '', 'wsiM1_MReset_n', '', '']
['', '']
['', '', '', 'wsiM1_SReset_n', '', '']
['', '']
['', '', '', 'wmemiM_MCmd', '', '']
['', '']
['', '', '', 'wmemiM_MReqLast', '', '']
['', '']
['', '', '', 'wmemiM_MAddr', '', '']
['', '']
['', '', '', 'wmemiM_MBurstLength', '', '']
['', '']
['', '', '', 'wmemiM_MDataValid', '', '']
['', '']
['', '', '', 'wmemiM_MDataLast', '', '']
['', '']
['', '', '', 'wmemiM_MData', '', '']
['', '']
['', '', '', 'wmemiM_MDataByteEn', '', '']
['', '']
['', '', '', 'wmemiM_SResp', '', '']
['', '']
['', '', '', 'wmemiM_SRespLast', '', '']
['', '']
['', '', '', 'wmemiM_SData', '', '']
['', '']
['', '', '', 'wmemiM_SCmdAccept', '', '']
['', '']
['', '', '', 'wmemiM_SDataAccept', '', '']
['', '']
['', '', '', 'wmemiM_MReset_n', '', '']
['', '', '', '', '']
['', '', '', 'prevent_hanging_nodes', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mkDelayWorker32B
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports wciS0_Clk]

['module', 'ResetToBool', '', 'RST', '', 'VAL', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/ResetToBool

['module', 'SizedFIFO_a', '', 'CLK', '', 'D_IN', 'ENQ', 'DEQ', 'CLR', 'D_OUT', 'FULL_N', 'EMPTY_N', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_a
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports CLK]

['module', 'SizedFIFO_b', '', 'CLK', '', 'D_IN', 'ENQ', 'DEQ', 'CLR', 'D_OUT', 'FULL_N', 'EMPTY_N', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_b
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports CLK]

['module', 'SizedFIFO_x', '', 'CLK', '', 'D_IN', 'ENQ', 'DEQ', 'CLR', 'D_OUT', 'FULL_N', 'EMPTY_N', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_x
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports CLK]

['module', 'arSRLFIFO_a', '', 'CLK', '', 'RST_N', '', 'D_IN', 'ENQ', 'DEQ', 'CLR', 'D_OUT', 'EMPTY_N', 'FULL_N', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/arSRLFIFO_a
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports CLK]

['module', 'arSRLFIFO_c', '', 'CLK', '', 'RST_N', '', 'D_IN', 'ENQ', 'DEQ', 'CLR', 'D_OUT', 'EMPTY_N', 'FULL_N', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/arSRLFIFO_c
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports CLK]

['module', 'arSRLFIFO_d', '', 'CLK', '', 'RST_N', '', 'D_IN', 'ENQ', 'DEQ', 'CLR', 'D_OUT', 'EMPTY_N', 'FULL_N', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/arSRLFIFO_d
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports CLK]

['module', 'generic_fifo_sc_a', 'clk', '', 'rst', '', 'clr', '', 'din', '', 'we', '', 'dout', '', 're', '', '']
['', '', '', '', 'full', '', 'empty', '', '']
['', '', '', '', '', '', '', '', '', '', '', '', '', 'full_n', '', 'empty_n', '', '']
['', '', '', '', '', '', '', '', '', '', '', '', '', 'full_r', '', 'empty_r', '', '']
['', '', '', '', 'full_n_r', '', 'empty_n_r', '', '']
['', '', '', '', '', '', '', '', '', '', '', '', '', 'level', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/generic_fifo_sc_a
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'generic_fifo_sc_c', 'clk', '', 'rst', '', 'clr', '', 'din', '', 'we', '', 'dout', '', 're', '', '']
['', '', '', '', 'full', '', 'empty', '', '']
['', '', '', '', '', '', '', '', '', '', '', '', '', 'full_n', '', 'empty_n', '', '']
['', '', '', '', '', '', '', '', '', '', '', '', '', 'full_r', '', 'empty_r', '', '']
['', '', '', '', 'full_n_r', '', 'empty_n_r', '', '']
['', '', '', '', '', '', '', '', '', '', '', '', '', 'level', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/generic_fifo_sc_c
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'generic_fifo_sc_d', 'clk', '', 'rst', '', 'clr', '', 'din', '', 'we', '', 'dout', '', 're', '', '']
['', '', '', '', 'full', '', 'empty', '', '']
['', '', '', '', '', '', '', '', '', '', '', '', '', 'full_n', '', 'empty_n', '', '']
['', '', '', '', '', '', '', '', '', '', '', '', '', 'full_r', '', 'empty_r', '', '']
['', '', '', '', 'full_n_r', '', 'empty_n_r', '', '']
['', '', '', '', '', '', '', '', '', '', '', '', '', 'level', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/generic_fifo_sc_d
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'generic_fifo_sc_f', 'clk', '', 'rst', '', 'clr', '', 'din', '', 'we', '', 'dout', '', 're', '', '']
['', '', '', '', 'full', '', 'empty', '', '']
['', '', '', '', '', '', '', '', '', '', '', '', '', 'full_n', '', 'empty_n', '', '']
['', '', '', '', '', '', '', '', '', '', '', '', '', 'full_r', '', 'empty_r', '', '']
['', '', '', '', 'full_n_r', '', 'empty_n_r', '', '']
['', '', '', '', '', '', '', '', '', '', '', '', '', 'level', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/generic_fifo_sc_f
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'generic_fifo_sc_g', 'clk', '', 'rst', '', 'clr', '', 'din', '', 'we', '', 'dout', '', 're', '', '']
['', '', '', '', 'full', '', 'empty', '', '']
['', '', '', '', '', '', '', '', '', '', '', '', '', 'full_n', '', 'empty_n', '', '']
['', '', '', '', '', '', '', '', '', '', '', '', '', 'full_r', '', 'empty_r', '', '']
['', '', '', '', 'full_n_r', '', 'empty_n_r', '', '']
['', '', '', '', '', '', '', '', '', '', '', '', '', 'level', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/generic_fifo_sc_g
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'generic_fifo_sc_x', 'clk', '', 'rst', '', 'clr', '', 'din', '', 'we', '', 'dout', '', 're', '', '']
['', '', '', '', 'full', '', 'empty', '', '']
['', '', '', '', '', '', '', '', '', '', '', '', '', 'full_n', '', 'empty_n', '', '']
['', '', '', '', '', '', '', '', '', '', '', '', '', 'full_r', '', 'empty_r', '', '']
['', '', '', '', 'full_n_r', '', 'empty_n_r', '', '']
['', '', '', '', '', '', '', '', '', '', '', '', '', 'level', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/generic_fifo_sc_x
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'mkPktMerge', 'CLK', '', '']
['', '', '', '', 'RST_N', '', '']
['', '']
['', '', '', '', 'iport0_put', '', '']
['', '', '', '', 'EN_iport0_put', '', '']
['', '', '', '', 'RDY_iport0_put', '', '']
['', '']
['', '', '', '', 'iport1_put', '', '']
['', '', '', '', 'EN_iport1_put', '', '']
['', '', '', '', 'RDY_iport1_put', '', '']
['', '']
['', '', '', '', 'EN_oport_get', '', '']
['', '', '', '', 'oport_get', '', '']
['', '', '', '', 'RDY_oport_get', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mkPktMerge
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports CLK]

['module', 'arSRLFIFO_a', '', 'CLK', '', 'RST_N', '', 'D_IN', 'ENQ', 'DEQ', 'CLR', 'D_OUT', 'EMPTY_N', 'FULL_N', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mkPktMerge_submodules/arSRLFIFO_a
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports CLK]

['module', 'generic_fifo_sc_a', 'clk', '', 'rst', '', 'clr', '', 'din', '', 'we', '', 'dout', '', 're', '', '']
['', '', '', '', 'full', '', 'empty', '', '']
['', '', '', '', '', '', '', '', '', '', '', '', '', 'full_n', '', 'empty_n', '', '']
['', '', '', '', '', '', '', '', '', '', '', '', '', 'full_r', '', 'empty_r', '', '']
['', '', '', '', 'full_n_r', '', 'empty_n_r', '', '']
['', '', '', '', '', '', '', '', '', '', '', '', '', 'level', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mkPktMerge_submodules/generic_fifo_sc_a
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'mkSMAdapter4B', 'wciS0_Clk', '', '']
['', '', '', '', '', '', '', 'wciS0_MReset_n', '', '']
['', '']
['', '', '', '', '', '', '', 'wciS0_MCmd', '', '']
['', '']
['', '']
['', '', '', '', '', '', '', 'wciS0_MAddrSpace', '', '']
['', '']
['', '', '', '', '', '', '', 'wciS0_MByteEn', '', '']
['', '']
['', '', '', '', '', '', '', 'wciS0_MAddr', '', '']
['', '']
['', '', '', '', '', '', '', 'wciS0_MData', '', '']
['', '']
['', '', '', '', '', '', '', 'wciS0_SResp', '', '']
['', '']
['', '', '', '', '', '', '', 'wciS0_SData', '', '']
['', '']
['', '', '', '', '', '', '', 'wciS0_SThreadBusy', '', '']
['', '']
['', '', '', '', '', '', '', 'wciS0_SFlag', '', '']
['', '']
['', '', '', '', '', '', '', 'wciS0_MFlag', '', '']
['', '']
['', '', '', '', '', '', '', 'wmiM_MCmd', '', '']
['', '']
['', '', '', '', '', '', '', 'wmiM_MReqLast', '', '']
['', '']
['', '', '', '', '', '', '', 'wmiM_MReqInfo', '', '']
['', '']
['', '', '', '', '', '', '', 'wmiM_MAddrSpace', '', '']
['', '']
['', '', '', '', '', '', '', 'wmiM_MAddr', '', '']
['', '']
['', '', '', '', '', '', '', 'wmiM_MBurstLength', '', '']
['', '']
['', '', '', '', '', '', '', 'wmiM_MDataValid', '', '']
['', '']
['', '', '', '', '', '', '', 'wmiM_MDataLast', '', '']
['', '']
['', '', '', '', '', '', '', 'wmiM_MData', '', '']
['', '']
['', '', '', '', '', '', '', 'wmiM_MDataByteEn', '', '']
['', '']
['', '', '', '', '', '', '', 'wmiM_SResp', '', '']
['', '']
['', '', '', '', '', '', '', 'wmiM_SData', '', '']
['', '']
['', '', '', '', '', '', '', 'wmiM_SThreadBusy', '', '']
['', '']
['', '', '', '', '', '', '', 'wmiM_SDataThreadBusy', '', '']
['', '']
['', '', '', '', '', '', '', 'wmiM_SRespLast', '', '']
['', '']
['', '', '', '', '', '', '', 'wmiM_SFlag', '', '']
['', '']
['', '', '', '', '', '', '', 'wmiM_MFlag', '', '']
['', '']
['', '', '', '', '', '', '', 'wmiM_MReset_n', '', '']
['', '']
['', '', '', '', '', '', '', 'wmiM_SReset_n', '', '']
['', '']
['', '', '', '', '', '', '', 'wsiM1_MCmd', '', '']
['', '']
['', '', '', '', '', '', '', 'wsiM1_MReqLast', '', '']
['', '']
['', '', '', '', '', '', '', 'wsiM1_MBurstPrecise', '', '']
['', '']
['', '', '', '', '', '', '', 'wsiM1_MBurstLength', '', '']
['', '']
['', '', '', '', '', '', '', 'wsiM1_MData', '', '']
['', '']
['', '', '', '', '', '', '', 'wsiM1_MByteEn', '', '']
['', '']
['', '', '', '', '', '', '', 'wsiM1_MReqInfo', '', '']
['', '']
['', '', '', '', '', '', '', 'wsiM1_SThreadBusy', '', '']
['', '']
['', '', '', '', '', '', '', 'wsiM1_MReset_n', '', '']
['', '']
['', '', '', '', '', '', '', 'wsiM1_SReset_n', '', '']
['', '']
['', '', '', '', '', '', '', 'wsiS1_MCmd', '', '']
['', '']
['', '', '', '', '', '', '', 'wsiS1_MReqLast', '', '']
['', '']
['', '', '', '', '', '', '', 'wsiS1_MBurstPrecise', '', '']
['', '']
['', '', '', '', '', '', '', 'wsiS1_MBurstLength', '', '']
['', '']
['', '', '', '', '', '', '', 'wsiS1_MData', '', '']
['', '']
['', '', '', '', '', '', '', 'wsiS1_MByteEn', '', '']
['', '']
['', '', '', '', '', '', '', 'wsiS1_MReqInfo', '', '']
['', '']
['', '', '', '', '', '', '', 'wsiS1_SThreadBusy', '', '']
['', '']
['', '', '', '', '', '', '', 'wsiS1_SReset_n', '', '']
['', '']
['', '', '', '', '', '', '', 'wsiS1_MReset_n', '', '']
['', '', '', '', 'prevent_sweep_node', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mkSMAdapter4B
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports wciS0_Clk]

['module', 'SizedFIFO_a', '', '', 'CLK', '', 'D_IN', 'ENQ', 'DEQ', 'CLR', 'D_OUT', 'FULL_N', 'EMPTY_N', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mkSMAdapter4B_submodules/SizedFIFO_a
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports CLK]

['module', 'SizedFIFO_b', '', '', 'CLK', '', 'D_IN', 'ENQ', 'DEQ', 'CLR', 'D_OUT', 'FULL_N', 'EMPTY_N', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mkSMAdapter4B_submodules/SizedFIFO_b
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports CLK]

['module', 'SizedFIFO_c', '', 'CLK', '', 'D_IN', 'ENQ', 'DEQ', 'CLR', 'D_OUT', 'FULL_N', 'EMPTY_N', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mkSMAdapter4B_submodules/SizedFIFO_c
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports CLK]

['module', 'generic_fifo_sc_a', 'clk', '', 'rst', '', 'clr', '', 'din', '', 'we', '', 'dout', '', 're', '', '']
['', '', '', '', 'full', '', 'empty', '', '']
['', '', '', '', '', '', '', '', '', '', '', '', '', 'full_n', '', 'empty_n', '', '']
['', '', '', '', '', '', '', '', '', '', '', '', '', 'full_r', '', 'empty_r', '', '']
['', '', '', '', 'full_n_r', '', 'empty_n_r', '', '']
['', '', '', '', '', '', '', '', '', '', '', '', '', 'level', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mkSMAdapter4B_submodules/generic_fifo_sc_a
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'generic_fifo_sc_b', 'clk', '', 'rst', '', 'clr', '', 'din', '', 'we', '', 'dout', '', 're', '', '']
['', '', '', '', 'full', '', 'empty', '', '']
['', '', '', '', '', '', '', '', '', '', '', '', '', 'full_n', '', 'empty_n', '', '']
['', '', '', '', '', '', '', '', '', '', '', '', '', 'full_r', '', 'empty_r', '', '']
['', '', '', '', 'full_n_r', '', 'empty_n_r', '', '']
['', '', '', '', '', '', '', '', '', '', '', '', '', 'level', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mkSMAdapter4B_submodules/generic_fifo_sc_b
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'generic_fifo_sc_c', 'clk', '', 'rst', '', 'clr', '', 'din', '', 'we', '', 'dout', '', 're', '', '']
['', '', '', '', 'full', '', 'empty', '', '']
['', '', '', '', '', '', '', '', '', '', '', '', '', 'full_n', '', 'empty_n', '', '']
['', '', '', '', '', '', '', '', '', '', '', '', '', 'full_r', '', 'empty_r', '', '']
['', '', '', '', 'full_n_r', '', 'empty_n_r', '', '']
['', '', '', '', '', '', '', '', '', '', '', '', '', 'level', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mkSMAdapter4B_submodules/generic_fifo_sc_c
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'multiclock_output_and_latch', '', '']
['', '', '', '', 'clock0', '', '']
['', '', '', '', 'clock1', '', '']
['', 'a_in', '', '']
['', 'b_in', '', '']
['', 'out', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/multiclock_output_and_latch
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports multiclock_output_and_latch]
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clock0]
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clock1]

['module', 'multiclock_reader_writer', '', '']
['', '', '', '', 'clock_reader_head', '', '']
['', '', '', '', 'clock_writer_head', '', '']
['', 'in', '', '']
['', 'out', '', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/multiclock_reader_writer
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports multiclock_reader_writer]
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clock_reader_head]
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clock_writer_head]

['module', 'multiclock_separate_and_latch', '', '']
['', '', '', '', 'clock1', '', '']
['', '', '', '', 'clock2', '', '']
['', 'a_in', '', '']
['', 'b_in', '', '']
['', 'out', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/multiclock_separate_and_latch
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports multiclock_separate_and_latch]
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clock1]
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clock2]

['module', 'or1200_flat', '', '//', 'or1200_cpu', '']
['', 'clk', '', 'rst', '', '']
['', '']
['', 'ic_en', '', '']
['', 'icpu_adr_o', '', 'icpu_cycstb_o', '', 'icpu_sel_o', '', 'icpu_tag_o', '', '']
['', 'icpu_dat_i', '', 'icpu_ack_i', '', 'icpu_rty_i', '', 'icpu_err_i', '', 'icpu_adr_i', '', 'icpu_tag_i', '', '']
['', 'immu_en', '', '']
['', '']
['', 'ex_insn', '', 'ex_freeze', '', 'id_pc', '', 'branch_op', '', '']
['', 'spr_dat_npc', '', 'rf_dataw', '', '']
['', 'du_stall', '', 'du_addr', '', 'du_dat_du', '', 'du_read', '', 'du_write', '', 'du_dsr', '', 'du_hwbkpt', '', '']
['', 'du_except', '', 'du_dat_cpu', '', '']
['', '', '']
['', 'dc_en', '', '']
['', 'dcpu_adr_o', '', 'dcpu_cycstb_o', '', 'dcpu_we_o', '', 'dcpu_sel_o', '', 'dcpu_tag_o', '', 'dcpu_dat_o', '', '']
['', 'dcpu_dat_i', '', 'dcpu_ack_i', '', 'dcpu_rty_i', '', 'dcpu_err_i', '', 'dcpu_tag_i', '', '']
['', 'dmmu_en', '', '']
['', '']
['', 'sig_int', '', 'sig_tick', '', '']
['', '']
['', 'supv', '', 'spr_addr', '', 'spr_dat_cpu', '', 'spr_dat_pic', '', 'spr_dat_tt', '', 'spr_dat_pm', '', '']
['', 'spr_dat_dmmu', '', 'spr_dat_immu', '', 'spr_dat_du', '', 'spr_cs', '', 'spr_we', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/or1200
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'or1200_alu', '', '']
['', 'a', '', 'b', '', 'mult_mac_result', '', 'macrc_op', '', '']
['', 'alu_op', '', 'shrot_op', '', 'comp_op', '', '']
['', 'cust5_op', '', 'cust5_limm', '', '']
['', 'result', '', 'flagforw', '', 'flag_we', '', '']
['', 'cyforw', '', 'cy_we', '', 'flag', 'k_carry', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_alu

['module', 'or1200_cfgr', '', '']
['', 'spr_addr', '', 'spr_dat_o', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_cfgr

['module', 'or1200_ctrl', '', '']
['', 'clk', '', 'rst', '', '']
['', '']
['', 'id_freeze', '', 'ex_freeze', '', 'wb_freeze', '', 'flushpipe', '', 'if_insn', '', 'ex_insn', '', 'branch_op', '', 'branch_taken', '', '']
['', 'rf_addra', '', 'rf_addrb', '', 'rf_rda', '', 'rf_rdb', '', 'alu_op', '', 'mac_op', '', 'shrot_op', '', 'comp_op', '', 'rf_addrw', '', 'rfwb_op', '', '']
['', 'wb_insn', '', 'simm', '', 'branch_addrofs', '', 'lsu_addrofs', '', 'sel_a', '', 'sel_b', '', 'lsu_op', '', '']
['', 'cust5_op', '', 'cust5_limm', '', '']
['', 'multicycle', '', 'spr_addrimm', '', 'wbforw_valid', '', 'sig_syscall', '', 'sig_trap', '', '']
['', 'force_dslot_fetch', '', 'no_more_dslot', '', 'ex_void', '', 'id_macrc_op', '', 'ex_macrc_op', '', 'rfe', 'du_hwbkpt', '', 'except_illegal', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_ctrl
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'or1200_except', '', '']
['', 'clk', '', 'rst', '', '', '']
['', '']
['', 'sig_ibuserr', '', 'sig_dbuserr', '', 'sig_illegal', '', 'sig_align', '', 'sig_range', '', 'sig_dtlbmiss', '', 'sig_dmmufault', '', '']
['', 'sig_int', '', 'sig_syscall', '', 'sig_trap', '', 'sig_itlbmiss', '', 'sig_immufault', '', 'sig_tick', '', '']
['', 'branch_taken', 'icpu_ack_i', '', 'icpu_err_i', '', 'dcpu_ack_i', '', 'dcpu_err_i', '', '']
['', 'genpc_freeze', '', 'id_freeze', '', 'ex_freeze', '', 'wb_freeze', '', 'if_stall', '', '']
['', 'if_pc', '', 'id_pc', '', 'lr_sav', '', 'flushpipe', '', 'extend_flush', '', 'except_type', '', 'except_start', '', '']
['', 'except_started', '', 'except_stop', '', 'ex_void', '', '']
['', 'spr_dat_ppc', '', 'spr_dat_npc', '', 'datain', '', 'du_dsr', '', 'epcr_we', '', 'eear_we', '', 'esr_we', '', 'pc_we', '', 'epcr', '', 'eear', '', '']
['', 'esr', '', 'lsu_addr', '', 'sr_we', '', 'to_sr', '', 'sr', '', 'abort_ex', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_except
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'or1200_freeze', '', '']
['', 'clk', '', 'rst', '', '']
['', '']
['', 'multicycle', '', 'flushpipe', '', 'extend_flush', '', 'lsu_stall', '', 'if_stall', '', '']
['', 'lsu_unstall', '', '', '', '']
['', 'force_dslot_fetch', '', 'abort_ex', '', 'du_stall', '', '', 'mac_stall', '', '']
['', 'genpc_freeze', '', 'if_freeze', '', 'id_freeze', '', 'ex_freeze', '', 'wb_freeze', '', '']
['', 'icpu_ack_i', '', 'icpu_err_i', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_freeze
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'or1200_genpc', '', '']
['', 'clk', '', 'rst', '', '']
['', '']
['', 'icpu_adr_o', '', 'icpu_cycstb_o', '', 'icpu_sel_o', '', 'icpu_tag_o', '', '']
['', 'icpu_rty_i', '', 'icpu_adr_i', '', '']
['', '']
['', 'branch_op', '', 'except_type', 'except_start', '', 'except_prefix', '', '', '']
['', 'branch_addrofs', '', 'lr_restor', '', 'flag', '', 'taken', '', '', '']
['', 'binsn_addr', '', 'epcr', '', 'spr_dat_i', '', 'spr_pc_we', '', 'genpc_refetch', '', '']
['', 'genpc_freeze', '', 'genpc_stop_prefetch', '', 'no_more_dslot', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_genpc
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'or1200_if', '', '']
['', 'clk', '', 'rst', '', '']
['', '']
['', 'icpu_dat_i', '', 'icpu_ack_i', '', 'icpu_err_i', '', 'icpu_adr_i', '', 'icpu_tag_i', '', '']
['', '']
['', 'if_freeze', '', 'if_insn', '', 'if_pc', '', 'flushpipe', '', '']
['', 'if_stall', '', 'no_more_dslot', '', 'genpc_refetch', '', 'rfe', '', '']
['', 'except_itlbmiss', '', 'except_immufault', '', 'except_ibuserr', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_if
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'or1200_lsu', '', '']
['', '']
['', 'addrbase', '', 'addrofs', '', 'lsu_op', '', 'lsu_datain', '', 'lsu_dataout', '', 'lsu_stall', '', 'lsu_unstall', '', '']
['', '', '', '', '', '', '', '', 'du_stall', '', 'except_align', '', 'except_dtlbmiss', '', 'except_dmmufault', '', 'except_dbuserr', '', '']
['', '']
['', 'dcpu_adr_o', '', 'dcpu_cycstb_o', '', 'dcpu_we_o', '', 'dcpu_sel_o', '', 'dcpu_tag_o', '', 'dcpu_dat_o', '', '']
['', 'dcpu_dat_i', '', 'dcpu_ack_i', '', 'dcpu_rty_i', '', 'dcpu_err_i', '', 'dcpu_tag_i', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_lsu

['module', 'or1200_mem2reg', 'addr', '', 'lsu_op', '', 'memdata', '', 'regdata', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_mem2reg

['module', 'or1200_mult_mac', '', '']
['', 'clk', '', 'rst', '', '']
['', '']
['', 'ex_freeze', '', 'id_macrc_op', '', 'macrc_op', '', 'a', '', 'b', '', 'mac_op', '', 'alu_op', '', 'result', '', 'mac_stall_r', '', '']
['', '']
['', 'spr_cs', '', 'spr_write', '', 'spr_addr', '', 'spr_dat_i', '', 'spr_dat_o', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_mult_mac
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'or1200_operandmuxes', '', '']
['', 'clk', '', 'rst', '', '']
['', '']
['', 'id_freeze', '', 'ex_freeze', '', 'rf_dataa', '', 'rf_datab', '', 'ex_forw', '', 'wb_forw', '', '']
['', 'simm', '', 'sel_a', '', 'sel_b', '', 'operand_a', '', 'operand_b', '', 'muxed_b', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_operandmuxes
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'or1200_reg2mem', 'addr', '', 'lsu_op', '', 'regdata', '', 'memdata', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_reg2mem

['module', 'or1200_rf', '', '']
['', 'clk', '', 'rst', '', '']
['', '']
['', 'supv', '', 'wb_freeze', '', 'addrw', '', 'dataw', 'id_freeze', '', 'we', '', 'flushpipe', '', '']
['', '']
['', 'addra', '', 'rda', '', 'dataa', '', '', 'addrb', 'rdb', '', 'datab', '', '', '']
['', 'spr_cs', '', 'spr_write', '', 'spr_addr', '', 'spr_dat_i', '', 'spr_dat_o', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_rf
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'or1200_sprs', '', '']
['', '', 'clk', '', 'rst', '', '']
['', '']
['', '', '', 'addrbase', '', 'addrofs', '', 'dat_i', '', 'alu_op', '', '', '']
['', '', 'flagforw', '', 'flag_we', '', 'flag', '', 'cyforw', '', 'cy_we', '', 'carry', '', 'to_wbmux', '', '']
['', '', '', '']
['', '', 'du_addr', '', 'du_dat_du', '', 'du_read', '', '']
['', '', 'du_write', '', 'du_dat_cpu', '', '']
['', '', '', '']
['', '', 'spr_addr', 'spr_dat_pic', '', 'spr_dat_tt', '', 'spr_dat_pm', '', '']
['', '', 'spr_dat_cfgr', '', 'spr_dat_rf', '', 'spr_dat_npc', '', 'spr_dat_ppc', '', 'spr_dat_mac', '', '']
['', '', 'spr_dat_dmmu', '', 'spr_dat_immu', '', 'spr_dat_du', '', 'spr_dat_o', '', 'spr_cs', '', 'spr_we', '', '']
['', '', '', '']
['', '', '', 'epcr_we', '', 'eear_we', 'esr_we', '', 'pc_we', 'epcr', '', 'eear', '', 'esr', '', 'except_started', '', '']
['', '', '', '']
['', '', 'sr_we', '', 'to_sr', '', 'sr', 'branch_op', '']
['', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_sprs
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'or1200_wbmux', '', '']
['', 'clk', '', 'rst', '', '']
['', '']
['', 'wb_freeze', '', 'rfwb_op', '', '']
['', 'muxin_a', '', 'muxin_b', '', 'muxin_c', '', 'muxin_d', '', '']
['', 'muxout', '', 'muxreg', '', 'muxreg_valid', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_wbmux
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'paj_raygentop_hierarchy_no_mem', '', 'rgwant_addr', '', 'rgwant_data', '', 'rgread_ready', '', 'rgaddr_ready', '', 'rgdata_ready', '', 'rgwant_read', '', 'rgdatain', '', 'rgdataout', '', 'rgaddrin', '', 'rgCont', '', 'rgStat', '', 'rgCfgData', '', 'rgwant_CfgData', '', 'rgCfgData_ready', '', 'tm3_sram_data_in', '', 'tm3_sram_data_out', '', 'tm3_sram_addr', '', 'tm3_sram_we', '', 'tm3_sram_oe', '', 'tm3_sram_adsp', '', 'clk', '', 'fbdata', '', 'fbdatavalid', '', 'fbnextscanline', '', 'raygroup01', '', 'raygroupvalid01', '', 'busy01', '', 'raygroup10', '', 'raygroupvalid10', '', 'busy10', '', 'globalreset', '', 'rgData', '', 'rgAddr', '', 'rgWE', '', 'rgAddrValid', '', 'rgDone', '', 'rgResultData', '', 'rgResultReady', '', 'rgResultSource', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/raygentop
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['', '', '', '', '', 'module', 'bilinearintrp', '', 'u01a', '', 'u01b', '', 'u01c', '', 'v01a', '', 'v01b', '', 'v01c', '', 'u10a', '', 'u10b', '', 'u10c', '', 'v10a', '', 'v10b', '', 'v10c', '', 'selectuv', '', 'ru', '', 'rv', '', 'rw', '', 'gu', '', 'gv', '', 'gw', '', 'bu', '', 'bv', '', 'bw', '', 'r', '', 'g', '', 'b', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/raygentop_submodules/bilinearintrp
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['', 'module', 'col16to21', '', 'dataline', '', 'texelselect', '', 'r', '', 'g', '', 'b', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/raygentop_submodules/col16to21

['module', 'delay1x3', '', 'datain', '', 'dataout', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/raygentop_submodules/delay1x3
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'fifo3', '', 'datain', '', 'writeen', '', 'dataout', '', 'shiften', '', 'globalreset', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/raygentop_submodules/fifo3
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['', 'module', 'linearmap', '', 'u', '', 'v', '', 'start', '', 'addr', '', 'texelselect', '', 'factor', '', 'enable', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/raygentop_submodules/linearmap
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'matmult', '', 'Ax', '', 'Ay', '', 'Az', '', 'm11', '', 'm12', '', 'm13', '', 'm21', '', 'm22', '', 'm23', '', 'm31', '', 'm32', '', 'm33', '', 'Cx', '', 'Cy', '', 'Cz', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/raygentop_submodules/matmult
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['', 'module', 'raygencont', '', 'go', '', 'initcount', '', 'busyout', '', 'cycles', '', 'nextaddr', '', 'nas0', '', 'nas1', '', 'page', '', 'dirReady', '', 'wantDir', '', 'dirIn', '', 'addrIn', '', 'as', '', 'addr', '', 'ack', '', 'dir', '', 'raygroup0', '', 'raygroupvalid0', '', 'busy0', '', 'raygroup1', '', 'raygroupvalid1', '', 'busy1', '', 'globalreset', '', 'clk', '', 'statepeek', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/raygentop_submodules/raygencont
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['', 'module', 'raysend', '', 'as', '', 'ack', '', 'addr', '', 'dir', '', 'origx', '', 'origy', '', 'origz', '', 'rgData', '', 'rgAddr', '', 'rgWE', '', 'rgAddrValid', '', 'rgDone', '', 'globalreset', '', 'clk', '', 'statepeek', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/raygentop_submodules/raysend
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['', 'module', 'resultrecieve', '', 'valid01', '', 'valid10', '', 'id01a', '', 'id01b', '', 'id01c', '', 'id10a', '', 'id10b', '', 'id10c', '', 'hit01a', '', 'hit01b', '', 'hit01c', '', 'hit10a', '', 'hit10b', '', 'hit10c', '', 'u01a', '', 'u01b', '', 'u01c', '', 'v01a', '', 'v01b', '', 'v01c', '', 'u10a', '', 'u10b', '', 'u10c', '', 'v10a', '', 'v10b', '', 'v10c', '', 'rgResultData', '', 'rgResultReady', '', 'rgResultSource', '', 'globalreset', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/raygentop_submodules/resultrecieve
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['', 'module', 'resultwriter', '', 'valid01', '', 'valid10', '', 'id01a', '', 'id01b', '', 'id01c', '', 'id10a', '', 'id10b', '', 'id10c', '', 'hit01a', '', 'hit01b', '', 'hit01c', '', 'hit10a', '', 'hit10b', '', 'hit10c', '', 'u01a', '', 'u01b', '', 'u01c', '', 'v01a', '', 'v01b', '', 'v01c', '', 'u10a', '', 'u10b', '', 'u10c', '', 'v10a', '', 'v10b', '', 'v10c', '', 'addr', '', 'as01', '', 'as10', '', 'bkcolour', '', 'shadedata', '', 'triID', '', 'wantshadedata', '', 'shadedataready', '', 'texinfo', '', 'texaddr', '', 'texeladdr', '', 'texel', '', 'wanttexel', '', 'texelready', '', 'dataout', '', 'addrout', '', 'write', '', 'ack', '', 'globalreset', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/raygentop_submodules/resultwriter
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'rgconfigmemory', '', 'CfgAddr', '', 'CfgData', '', 'CfgData_Ready', '', 'want_CfgData', '', 'origx', '', 'origy', '', 'origz', '', 'm11', '', 'm12', '', 'm13', '', 'm21', '', 'm22', '', 'm23', '', 'm31', '', 'm32', '', 'm33', '', 'bkcolour', '', 'texinfo', '', 'globalreset', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'rgsramcontroller', '', 'want_addr', '', 'addr_ready', '', 'addrin', '', 'want_data', '', 'data_ready', '', 'datain', '', 'want_read', '', 'read_ready', '', 'dataout', '', 'dirReady', '', 'wantDir', '', 'sramdatal', '', 'addr', '', 'wantwriteback', '', 'writebackack', '', 'writebackdata', '', 'writebackaddr', '', 'fbdata', '', 'fbnextscanline', '', 'fbdatavalid', '', 'fbpage', '', 'shadedata', '', 'triID', '', 'wantshadedata', '', 'shadedataready', '', 'texeladdr', '', 'texel', '', 'wanttexel', '', 'texelready', '', 'tm3_sram_data_in', '', 'tm3_sram_data_out', '', 'tm3_sram_addr', '', 'tm3_sram_we', '', 'tm3_sram_oe', '', 'tm3_sram_adsp', '', 'globalreset', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/raygentop_submodules/rgsramcontroller
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['', 'module', 'spram21x4', '', 'we', '', 'dataout', '', 'datain', '', 'clk', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/raygentop_submodules/spram21x4
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'sha1', '', 'clk_i', '', 'rst_i', '', 'text_i', '', 'text_o', '', 'cmd_i', '', 'cmd_w_i', '', 'cmd_o', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/sha
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk_i]

['module', 'top', 'input', 'clock', '', 'in', '', 'output', 'reg', 'out', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/single_ff
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clock]

['module', 'system', '', '', '', '']
['', 'clk', '', '']
['', 'resetn', '', '']
['', 'boot_iaddr', '', '']
['', 'boot_idata', '', '']
['', 'boot_iwe', '', '']
['', 'boot_daddr', '', '']
['', 'boot_ddata', '', '']
['', 'boot_dwe', '', '']
['', 'nop7_q', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/spree
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'addersub', '', '', '']
['', 'opB', '', '', '']
['', 'opA', '', '']
['', 'op', '', '', '']
['', 'result_slt', '', '']
['', 'result', '', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/spree_submodules/addersub

['module', 'branchresolve', '', '', '', '']
['', 'rt', '', '', '']
['', 'rs', '', '']
['', 'en', '', '', '']
['', 'eqz', '', '']
['', 'gez', '', '']
['', 'gtz', '', '']
['', 'lez', '', '']
['', 'ltz', '', '']
['', 'ne', '', '', '']
['', 'eq', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/spree_submodules/branchresolve

['module', 'data_mem', '', '']
['', 'clk', '', '', '']
['', 'resetn', '', '', '']
['', 'stalled', '', '']
['', 'd_writedata', '', '']
['', 'd_address', '', '']
['', 'op', '', '']
['', 'd_loadresult', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/spree_submodules/data_mem
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'dummy_add_sub', '', '', '']
['', 'dataa', '', '']
['', 'datab', '', '']
['', 'cin', '', '']
['', 'result', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/spree_submodules/dummy_add_sub

['module', 'dummy_counter', '', '', '']
['', 'data', '', '']
['', 'clock', '', '']
['', 'clk_en', '', '']
['', 'cnt_en', '', '']
['', 'aset', '', '']
['', 'sload', '', '']
['', 'q', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/spree_submodules/dummy_counter
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clock]
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk_en]

['module', 'dummy_mult', '', '', '', '']
['', 'opA', '', '']
['', 'opB_mux_out', '', '', '']
['', 'clk', '', '', '']
['', 'resetn', '', '', '']
['', 'result', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/spree_submodules/dummy_mult
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'fakedelay', 'clk', 'd', 'q', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/spree_submodules/fakedelay
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'full_adder', '', 'cin', 'x', 'y', 's', 'cout', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/spree_submodules/full_adder

['module', 'hi_reg', '', '']
['', 'clk', '', '']
['', 'resetn', '', '']
['', 'd', '', '']
['', 'en', '', '']
['', 'q', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/spree_submodules/hi_reg
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'ifetch', '', '']
['', 'clk', '', '']
['', 'resetn', '', '']
['', 'boot_iaddr', '', '', '']
['', 'boot_idata', '', '', '']
['', 'boot_iwe', '', '']
['', 'load', '', '']
['', 'load_data', '', '']
['', 'op', '', '']
['', 'we', '', '']
['', 'squashn', '', '']
['', 'en', '', '']
['', 'pc_out', '', '']
['', 'instr', '', '']
['', 'opcode', '', '']
['', 'func', '', '']
['', 'rs', '', '']
['', 'rt', '', '']
['', 'rd', '', '']
['', 'instr_index', '', '']
['', 'offset', '', '']
['', 'sa', '', '']
['', 'next_pc', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/spree_submodules/ifetch
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'load_data_translator', '', '']
['', 'd_readdatain', '', '']
['', 'd_loadresult', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/spree_submodules/load_data_translator

['module', 'logic_unit', '', '', '']
['', 'opB', '', '', '']
['', 'opA', '', '']
['', 'op', '', '']
['', 'result', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/spree_submodules/logic_unit

['module', 'merge26lo', 'in2', '', 'in1', '', 'out', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/spree_submodules/merge26lo

['module', 'mul', '', '']
['', 'clk', '', '']
['', 'resetn', '', '']
['', 'sa', '', '']
['', 'dst', '', '', '']
['', 'opB', '', '']
['', 'opA', '', '']
['', 'op', '', '', '']
['', 'start', '', '', '']
['', 'stalled', '', '']
['', 'shift_result', '', '']
['', 'lo', '', '']
['', 'hi', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/spree_submodules/mul
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'nop', 'd', 'q', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/spree_submodules/nop

['module', 'onecyclestall', '', '']
['', 'request', '', '']
['', 'clk', '', '']
['', 'resetn', '', '']
['', 'stalled', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/spree_submodules/onecyclestall
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'pcadder', '', '']
['', 'offset', '', '']
['', 'pc', '', '', '']
['', 'result', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/spree_submodules/pcadder

['module', 'pipereg_w1', '', '']
['', 'clk', '', '']
['', 'resetn', '', '']
['', 'd', '', '']
['', 'squashn', '', '']
['', 'en', '', '']
['', 'q', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/spree_submodules/pipereg_w1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'pipereg_w26', '', '']
['', 'clk', '', '']
['', 'resetn', '', '']
['', 'd', '', '']
['', 'squashn', '', '']
['', 'en', '', '']
['', 'q', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/spree_submodules/pipereg_w26
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'pipereg_w32', '', '']
['', 'clk', '', '']
['', 'resetn', '', '']
['', 'd', '', '']
['', 'squashn', '', '']
['', 'en', '', '']
['', 'q', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/spree_submodules/pipereg_w32
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'reg_file', '', '']
['', 'clk', '', '', '']
['', 'resetn', '', '', '']
['', 'c_writedatain', '', '']
['', 'c_reg', '', '']
['', 'b_reg', '', '']
['', 'a_reg', '', '']
['', 'c_we', '', '', '']
['', 'b_en', '', '', '']
['', 'a_en', '', '']
['', 'b_readdataout', '', '', '']
['', 'a_readdataout', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/spree_submodules/reg_file
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'register_1bit', '', '']
['', 'd', '', '']
['', 'clk', '', '']
['', 'resetn', '', '']
['', 'en', '', '']
['', 'q', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/spree_submodules/register_1bit
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'signext16', '', 'in', '', 'out', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/spree_submodules/signext16

['module', 'store_data_translator', '', '']
['', 'write_data', '', '', '', '', '//', 'data', 'in', 'least', 'significant', 'position', '']
['', 'd_address', '', '']
['', 'store_size', '', '']
['', 'd_byteena', '', '']
['', 'd_writedataout', '//', 'shifted', 'data', 'to', 'coincide', 'with', 'address', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/spree_submodules/store_data_translator

['module', 'zeroer', 'd', 'en', 'q', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/spree_submodules/zeroer

['module', 'sv_chip0_hierarchy_no_mem', '', 'tm3_clk_v0', '', 'bus_word_1_1to0', '', 'bus_word_2_1to0', '', 'bus_word_3_1to0', '', 'bus_word_4_1to0', '', 'bus_word_5_1to0', '', 'bus_word_6_1to0', '', 'counter_out_1to0', '', 'vidin_new_data_fifo', '', 'vidin_rgb_reg_fifo_left', '', 'vidin_rgb_reg_fifo_right', '', 'vidin_addr_reg_2to0', '', 'v_nd_s1_left_2to0', '', 'v_nd_s2_left_2to0', '', '', 'v_nd_s4_left_2to0', '', '', 'v_d_reg_s1_left_2to0', '', '', 'v_d_reg_s2_left_2to0', '', '', 'v_d_reg_s4_left_2to0', '', '', 'v_nd_s1_right_2to0', '', 'v_nd_s2_right_2to0', '', '', 'v_nd_s4_right_2to0', '', '', 'v_d_reg_s1_right_2to0', '', '', 'v_d_reg_s2_right_2to0', '', '', 'v_d_reg_s4_right_2to0', '', '', 'tm3_vidout_red', 'tm3_vidout_green', 'tm3_vidout_blue', '', '', 'tm3_vidout_clock', 'tm3_vidout_hsync', 'tm3_vidout_vsync', 'tm3_vidout_blank', '', '', 'x_in', '', 'y_in', '', 'depth_out', '', 'offchip_sram_data_in', 'offchip_sram_addr', 'offchip_sram_data_out', 'offchip_sram_we', 'offchip_sram_oe', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision0
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports tm3_clk_v0]
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports tm3_vidout_clock]

['module', 'combine_res', '', 'clk', '', 'wen', '', 'din_1', '', 'din_2', '', 'din_3', '', 'dout', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision0_submodules/combine_res
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'find_max', '', 'clk', '', 'wen', '', '', '']
['', '', '', '', 'd_in0', '', '', '']
['', '', '', '', 'd_in1', '', '', '']
['', '', '', '', 'd_in2', '', '', '']
['', '', '', '', 'd_in3', '', '', '']
['', '', '', '', 'd_in4', '', '', '']
['', '', '', '', 'd_in5', '', '', '']
['', '', '', '', 'd_in6', '', '', '']
['', '', '', '', 'd_in7', '', '', '']
['', '', '', '', 'd_in8', '', '', '']
['', '', '', '', 'd_in9', '', '', '']
['', '', '', '', 'd_in10', '', '', '']
['', '', '', '', 'd_in11', '', '', '']
['', '', '', '', 'd_in12', '', '', '']
['', '', '', '', 'd_in13', '', '', '']
['', '', '', '', 'd_in14', '', '', '']
['', '', '', '', 'd_in15', '', '', '']
['', '', '', '', 'd_in16', '', '', '']
['', '', '', '', 'd_in17', '', '', '']
['', '', '', '', 'd_in18', '', '', '']
['', '', '', '', 'd_in19', '', '', '']
['', '', '', '', 'd_in20', '', '', '']
['d_out', '', 'indx_out', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'lp_fltr', '', 'clk', '', 'din', '', 'dout', '', 'ce', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision0_submodules/lp_fltr
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'lp_fltr_v1', '', 'clk', '', 'din', '', 'dout_1', '', 'dout_2', '', 'nd', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision0_submodules/lp_fltr_v1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'my_fifo_1', '', 'clk', '', 'din', '', 'dout', '', 'rdy', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision0_submodules/my_fifo_1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'my_fifo_2', '', 'clk', '', 'din', '', 'dout', '', 'rdy', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision0_submodules/my_fifo_2
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'port_bus_1to0_1', '', 'clk', '', 'vidin_addr_reg', '', 'svid_comp_switch', '', 'vidin_new_data_scld_1_1to0', '', '']
['', '', '', 'v_corr_200', '', '', '']
['', '', '', 'v_corr_201', '', '', '']
['', '', '', 'v_corr_202', '', '', '']
['', '', '', 'v_corr_203', '', '', '']
['', '', '', 'v_corr_204', '', '', '']
['', '', '', 'v_corr_205', '', '', '']
['', '', '', 'v_corr_206', '', '', '']
['', '', '', 'v_corr_207', '', '', '']
['', '', '', 'v_corr_208', '', '', '']
['', '', '', 'v_corr_209', '', '', '']
['', '', '', 'v_corr_2010', '', '', '']
['', '', '', 'v_corr_2011', '', '', '']
['', '', '', 'v_corr_2012', '', '', '']
['', '', '', 'v_corr_2013', '', '', '']
['', '', '', 'v_corr_2014', '', '', '']
['', '', '', 'v_corr_2015', '', '', '']
['', '', '', 'v_corr_2016', '', '', '']
['', '', '', 'v_corr_2017', '', '', '']
['', '', '', 'v_corr_2018', '', '', '']
['', '', '', 'v_corr_2019', '', '', '']
['', '', '', 'v_corr_2020', '', '', '']
['vidin_new_data_scld_2_1to0', '', '']
['', '', '', 'v_corr_100', '', '', '']
['', '', '', 'v_corr_101', '', '', '']
['', '', '', 'v_corr_102', '', '', '']
['', '', '', 'v_corr_103', '', '', '']
['', '', '', 'v_corr_104', '', '', '']
['', '', '', 'v_corr_105', '', '', '']
['', '', '', 'v_corr_106', '', '', '']
['', '', '', 'v_corr_107', '', '', '']
['', '', '', 'v_corr_108', '', '', '']
['', '', '', 'v_corr_109', '', '', '']
['', '', '', 'v_corr_1010', '', '', '']
['vidin_new_data_scld_4_1to0', '', '', '']
['', '', '', 'v_corr_50', '', '', '']
['', '', '', 'v_corr_51', '', '', '']
['', '', '', 'v_corr_52', '', '', '']
['', '', '', 'v_corr_53', '', '', '']
['', '', '', 'v_corr_54', '', '', '']
['', '', '', 'v_corr_55', '', '', '']
['bus_word_1', '', 'bus_word_2', '', 'bus_word_3', '', 'bus_word_4', '', 'bus_word_5', '', 'bus_word_6', '', 'counter_out', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'quadintr_10_20', '', 'clk', '', 'new_data', '', '']
['', '', '', 'din0', '', '', '']
['', '', '', 'din1', '', '', '']
['', '', '', 'din2', '', '', '']
['', '', '', 'din3', '', '', '']
['', '', '', 'din4', '', '', '']
['', '', '', 'din5', '', '', '']
['', '', '', 'din6', '', '', '']
['', '', '', 'din7', '', '', '']
['', '', '', 'din8', '', '', '']
['', '', '', 'din9', '', '', '']
['', '', '', 'din10', '', '', '']
['', '', '', 'dout0', '', '', '']
['', '', '', 'dout1', '', '', '']
['', '', '', 'dout2', '', '', '']
['', '', '', 'dout3', '', '', '']
['', '', '', 'dout4', '', '', '']
['', '', '', 'dout5', '', '', '']
['', '', '', 'dout6', '', '', '']
['', '', '', 'dout7', '', '', '']
['', '', '', 'dout8', '', '', '']
['', '', '', 'dout9', '', '', '']
['', '', '', 'dout10', '', '', '']
['', '', '', 'dout11', '', '', '']
['', '', '', 'dout12', '', '', '']
['', '', '', 'dout13', '', '', '']
['', '', '', 'dout14', '', '', '']
['', '', '', 'dout15', '', '', '']
['', '', '', 'dout16', '', '', '']
['', '', '', 'dout17', '', '', '']
['', '', '', 'dout18', '', '', '']
['', '', '', 'dout19', '', '', '']
['', '', '', 'dout20', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'quadintr_5_20', '', 'clk', '', 'new_data', '', '']
['', '', '', 'din0', '', '']
['', '', '', 'din1', '', '']
['', '', '', 'din2', '', '']
['', '', '', 'din3', '', '']
['', '', '', 'din4', '', '']
['', '', '', 'din5', '', '']
['', '', '', 'dout0', '', '']
['', '', '', 'dout1', '', '']
['', '', '', 'dout2', '', '']
['', '', '', 'dout3', '', '']
['', '', '', 'dout4', '', '']
['', '', '', 'dout5', '', '']
['', '', '', 'dout6', '', '']
['', '', '', 'dout7', '', '']
['', '', '', 'dout8', '', '']
['', '', '', 'dout9', '', '']
['', '', '', 'dout10', '', '']
['', '', '', 'dout11', '', '']
['', '', '', 'dout12', '', '']
['', '', '', 'dout13', '', '']
['', '', '', 'dout14', '', '']
['', '', '', 'dout15', '', '']
['', '', '', 'dout16', '', '']
['', '', '', 'dout17', '', '']
['', '', '', 'dout18', '', '']
['', '', '', 'dout19', '', '']
['', '', '', 'dout20', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_5_20
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'scaler', '', '', '']
['', '', '', '', 'tm3_clk_v0', '', '', '']
['', '', '', '', 'vidin_new_data', '', '', '']
['', '', '', '', 'vidin_rgb_reg', '', '', '']
['', '', '', '', 'vidin_addr_reg', '', '', '']
['', '', '', '', 'vidin_new_data_scld_1', '', '', '']
['', '', '', '', 'vidin_new_data_scld_2', '', '', '']
['', '', '', '', 'vidin_new_data_scld_4', '', '', '']
['', '', '', '', 'vidin_gray_scld_1', '', '', '']
['', '', '', '', 'vidin_gray_scld_2', '', '', '']
['', '', '', '', 'vidin_gray_scld_4', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision0_submodules/scaler
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports tm3_clk_v0]

['module', 'scl_h_fltr', '', 'clk', '', 'nd', '', 'd_in_1', '', 'd_in_2', '', 'd_in_4', '', 'd_out_1', '', 'd_out_2', '', 'd_out_4', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision0_submodules/scl_h_fltr
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'scl_v_fltr', '', 'clk', '', 'nd', '', 'd_in', '', 'd_out_1', '', 'd_out_2', '', 'd_out_4', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision0_submodules/scl_v_fltr
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'sh_reg_1', '', 'clk', '', 'wen', '', 'din_1', '', 'dout_1', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision0_submodules/sh_reg_1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'v_fltr_316', '', 'tm3_clk_v0', '', 'vidin_new_data', '', 'vidin_in', '', 'vidin_out', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision0_submodules/v_fltr_316
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports tm3_clk_v0]

['module', 'v_fltr_496', '', 'tm3_clk_v0', '', 'vidin_new_data', '', 'vidin_in', '', 'vidin_out', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision0_submodules/v_fltr_496
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports tm3_clk_v0]

['module', 'wrapper_qs_intr_10_20', '', 'clk', '', '', '']
['', '', '', 'din0', '', '', '']
['', '', '', 'din1', '', '', '']
['', '', '', 'din2', '', '', '']
['', '', '', 'din3', '', '', '']
['', '', '', 'din4', '', '', '']
['', '', '', 'din5', '', '', '']
['', '', '', 'din6', '', '', '']
['', '', '', 'din7', '', '', '']
['', '', '', 'din8', '', '', '']
['', '', '', 'din9', '', '', '']
['', '', '', 'din10', '', '', '']
['wen_4', '', 'addrin', '', '', '']
['', '', '', 'dout0', '', '', '']
['', '', '', 'dout1', '', '', '']
['', '', '', 'dout2', '', '', '']
['', '', '', 'dout3', '', '', '']
['', '', '', 'dout4', '', '', '']
['', '', '', 'dout5', '', '', '']
['', '', '', 'dout6', '', '', '']
['', '', '', 'dout7', '', '', '']
['', '', '', 'dout8', '', '', '']
['', '', '', 'dout9', '', '', '']
['', '', '', 'dout10', '', '', '']
['', '', '', 'dout11', '', '', '']
['', '', '', 'dout12', '', '', '']
['', '', '', 'dout13', '', '', '']
['', '', '', 'dout14', '', '', '']
['', '', '', 'dout15', '', '', '']
['', '', '', 'dout16', '', '', '']
['', '', '', 'dout17', '', '', '']
['', '', '', 'dout18', '', '', '']
['', '', '', 'dout19', '', '', '']
['', '', '', 'dout20', '', '', '']
['rdy', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'wrapper_qs_intr_5_20', '', 'clk', '', '']
['', '', '', 'din0', '', '', '']
['', '', '', 'din1', '', '', '']
['', '', '', 'din2', '', '', '']
['', '', '', 'din3', '', '', '']
['', '', '', 'din4', '', '', '']
['', '', '', 'din5', '', '', '']
['wen_4', '', 'addrin', '', '', '']
['', '', '', 'dout0', '', '', '']
['', '', '', 'dout1', '', '', '']
['', '', '', 'dout2', '', '', '']
['', '', '', 'dout3', '', '', '']
['', '', '', 'dout4', '', '', '']
['', '', '', 'dout5', '', '', '']
['', '', '', 'dout6', '', '', '']
['', '', '', 'dout7', '', '', '']
['', '', '', 'dout8', '', '', '']
['', '', '', 'dout9', '', '', '']
['', '', '', 'dout10', '', '', '']
['', '', '', 'dout11', '', '', '']
['', '', '', 'dout12', '', '', '']
['', '', '', 'dout13', '', '', '']
['', '', '', 'dout14', '', '', '']
['', '', '', 'dout15', '', '', '']
['', '', '', 'dout16', '', '', '']
['', '', '', 'dout17', '', '', '']
['', '', '', 'dout18', '', '', '']
['', '', '', 'dout19', '', '', '']
['', '', '', 'dout20', '', '', '']
['rdy', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_5_20
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'sv_chip1_hierarchy_no_mem', '', '', '']
['', 'tm3_clk_v0', '', '', 'bus_word_3_2to1', '', 'bus_word_4_2to1', '', 'bus_word_5_2to1', '', 'bus_word_6_2to1', '', 'counter_out_2to1', '', '', '']
['', 'bus_word_1_1to0', '', 'bus_word_2_1to0', '', 'bus_word_3_1to0', '', 'bus_word_4_1to0', '', 'bus_word_5_1to0', '', 'bus_word_6_1to0', '', '', '']
['', 'counter_out_1to0', 'q', '', 'offchip_sram_data_in', '', 'offchip_sram_addr', '', 'offchip_sram_data_out', '', 'offchip_sram_we', '', 'offchip_sram_oe', '', 'rst', '']
['', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports tm3_clk_v0]

['module', 'corr', '', 'clk', '', 'new_data', '', 'in_l_re', '', 'in_l_im', '', 'in_r_re', '', 'in_r_im', '', 'corr_out', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision1_submodules/corr
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'corr_seq', '', 'clk', '', 'new_data', '', 'in_l_re', '', 'in_l_im', '', 'in_r_re', '', 'in_r_im', '', 'corr_out', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision1_submodules/corr_seq
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'my_divider', 'clk', '', 'rst', '', 'start', '', 'LA', '', 'EB', '', 'data_in_a', '', 'data_in_b', '', 'Remainder', '', 'data_out', '', 'Done', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision1_submodules/my_divider
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'my_wrapper_divider', 'rst', '', 'clk', '', 'data_in_a', '', 'data_in_b', '', 'data_out', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision1_submodules/my_wrapper_divider
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'port_bus_1to0', '', 'clk', '', 'vidin_addr_reg', '', 'svid_comp_switch', '', 'vidin_new_data_scld_1_2to3_left', '', 'v_corr_05_00', '', 'v_corr_05_01', '', 'v_corr_05_02', '', 'v_corr_05_03', '', 'v_corr_05_04', '', 'v_corr_05_05', '', 'v_corr_10_00', '', 'v_corr_10_01', '', 'v_corr_10_02', '', 'v_corr_10_03', '', 'v_corr_10_04', '', 'v_corr_10_05', '', 'v_corr_10_06', '', 'v_corr_10_07', '', 'v_corr_10_08', '', 'v_corr_10_09', '', 'v_corr_10_10', '', 'v_corr_20_00', '', 'v_corr_20_01', '', 'v_corr_20_02', '', 'v_corr_20_03', '', 'v_corr_20_04', '', 'v_corr_20_05', '', 'v_corr_20_06', '', 'v_corr_20_07', '', 'v_corr_20_08', '', 'v_corr_20_09', '', 'v_corr_20_10', '', 'v_corr_20_11', '', 'v_corr_20_12', '', 'v_corr_20_13', '', 'v_corr_20_14', '', 'v_corr_20_15', '', 'v_corr_20_16', '', 'v_corr_20_17', '', 'v_corr_20_18', '', 'v_corr_20_19', '', 'v_corr_20_20', '', 'bus_word_1', '', 'bus_word_2', '', 'bus_word_3', '', 'bus_word_4', '', 'bus_word_5', '', 'bus_word_6', '', 'counter_out', '', 'rst', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_1to0
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'port_bus_2to1_1', '', 'clk', '', 'vidin_addr_reg', '', 'svid_comp_switch', '', 'vidin_new_data_scld_1_2to3_left', '', '', '']
['', '', '', '', '', '', 'vidin_data_reg_scld_1_2to3_left_rp', '', 'vidin_data_reg_scld_1_2to3_left_ip', '', '', '']
['', '', '', '', '', '', 'vidin_data_reg_scld_1_2to3_left_rn', '', 'vidin_data_reg_scld_1_2to3_left_in', '', '', '']
['', '', '', '', '', '', 'vidin_new_data_scld_2_2to3_left', '', 'vidin_data_reg_scld_2_2to3_left_rp', '', '', '']
['', '', '', '', '', '', 'vidin_data_reg_scld_2_2to3_left_ip', '', 'vidin_data_reg_scld_2_2to3_left_rn', '', '', '']
['', '', '', '', '', '', 'vidin_data_reg_scld_2_2to3_left_in', '', 'vidin_new_data_scld_4_2to3_left', '', '', '']
['', '', '', '', '', '', 'vidin_data_reg_scld_4_2to3_left_rp', '', 'vidin_data_reg_scld_4_2to3_left_ip', '', '', '']
['', '', '', '', '', '', 'vidin_data_reg_scld_4_2to3_left_rn', '', 'vidin_data_reg_scld_4_2to3_left_in', '', '', '']
['', '', '', '', '', '', 'vidin_new_data_scld_1_2to3_right', '', 'vidin_data_reg_scld_1_2to3_right_rp', '', '', '']
['', '', '', '', '', '', 'vidin_data_reg_scld_1_2to3_right_ip', '', 'vidin_data_reg_scld_1_2to3_right_rn', '', '', '']
['', '', '', '', '', '', 'vidin_data_reg_scld_1_2to3_right_in', '', 'vidin_new_data_scld_2_2to3_right', '', '', '']
['', '', '', '', '', '', 'vidin_data_reg_scld_2_2to3_right_rp', '', 'vidin_data_reg_scld_2_2to3_right_ip', '', '', '']
['', '', '', '', '', '', 'vidin_data_reg_scld_2_2to3_right_rn', '', 'vidin_data_reg_scld_2_2to3_right_in', '', '', '']
['', '', '', '', '', '', 'vidin_new_data_scld_4_2to3_right', '', 'vidin_data_reg_scld_4_2to3_right_rp', '', '', '']
['', '', '', '', '', '', 'vidin_data_reg_scld_4_2to3_right_ip', '', 'vidin_data_reg_scld_4_2to3_right_rn', '', '', '']
['', '', '', '', '', '', 'vidin_data_reg_scld_4_2to3_right_in', '', 'bus_word_3', '', 'bus_word_4', '', 'bus_word_5', '', '', '']
['', '', '', '', '', '', 'bus_word_6', '', 'counter_out', '', 'rst', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision1_submodules/port_bus_2to1_1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'sh_reg', '', 'clk', '', 'wen', '', 'din_1', '', 'din_2', '', 'dout_1', '', 'dout_2', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision1_submodules/sh_reg
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'wrapper_corr_10', '', 'clk', '', 'wen', '', 'd_l_1', '', 'd_l_2', '', 'd_r_1', '', 'd_r_2', '', 'corr_out_0', '', 'corr_out_1', '', 'corr_out_2', '', 'corr_out_3', '', 'corr_out_4', '', 'corr_out_5', '', 'corr_out_6', '', 'corr_out_7', '', 'corr_out_8', '', 'corr_out_9', '', 'corr_out_10', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_corr_10
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'wrapper_corr_20', '', 'clk', '', 'wen', '', 'd_l_1', '', 'd_l_2', '', 'd_r_1', '', 'd_r_2', '', 'corr_out_0', '', 'corr_out_1', '', 'corr_out_2', '', 'corr_out_3', '', 'corr_out_4', '', 'corr_out_5', '', 'corr_out_6', '', 'corr_out_7', '', 'corr_out_8', '', 'corr_out_9', '', 'corr_out_10', '', 'corr_out_11', '', 'corr_out_12', '', 'corr_out_13', '', 'corr_out_14', '', 'corr_out_15', '', 'corr_out_16', '', 'corr_out_17', '', 'corr_out_18', '', 'corr_out_19', '', 'corr_out_20', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_corr_20
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'wrapper_corr_5_seq', '', 'tm3_clk_v0', '', 'wen', '', 'd_l_1', '', 'd_l_2', '', 'd_r_1', '', 'd_r_2', '', 'corr_out_0', '', 'corr_out_1', '', 'corr_out_2', '', 'corr_out_3', '', 'corr_out_4', '', 'corr_out_5', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_corr_5_seq
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports tm3_clk_v0]

['module', 'wrapper_norm', '', 'clk', '', 'nd', '', 'din_1', '', 'din_2', '', 'dout_1', '', 'dout_2', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'wrapper_norm_corr_10', '', 'clk', '', 'wen', '', 'd_l_1', '', 'd_l_2', '', 'd_r_1', '', 'd_r_2', '', 'corr_out_0', '', 'corr_out_1', '', 'corr_out_2', '', 'corr_out_3', '', 'corr_out_4', '', 'corr_out_5', '', 'corr_out_6', '', 'corr_out_7', '', 'corr_out_8', '', 'corr_out_9', '', 'corr_out_10', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm_corr_10
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'wrapper_norm_corr_20', '', 'clk', '', 'wen', '', 'd_l_1', '', 'd_l_2', '', 'd_r_1', '', 'd_r_2', '', 'corr_out_0', '', 'corr_out_1', '', 'corr_out_2', '', 'corr_out_3', '', 'corr_out_4', '', 'corr_out_5', '', 'corr_out_6', '', 'corr_out_7', '', 'corr_out_8', '', 'corr_out_9', '', 'corr_out_10', '', 'corr_out_11', '', 'corr_out_12', '', 'corr_out_13', '', 'corr_out_14', '', 'corr_out_15', '', 'corr_out_16', '', 'corr_out_17', '', 'corr_out_18', '', 'corr_out_19', '', 'corr_out_20', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm_corr_20
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'wrapper_norm_corr_5_seq', '', 'clk', '', 'wen', '', 'd_l_1', '', 'd_l_2', '', 'd_r_1', '', 'd_r_2', '', 'corr_out_0', '', 'corr_out_1', '', 'corr_out_2', '', 'corr_out_3', '', 'corr_out_4', '', 'corr_out_5', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm_corr_5_seq
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'sv_chip2_hierarchy_no_mem', '', 'reset', '', 'tm3_clk_v0', '', '', 'vidin_new_data', '', 'vidin_rgb_reg', '', 'vidin_addr_reg', '', 'svid_comp_switch', '', 'counter_out_2to1', '', 'bus_word_3_2to1', '', 'bus_word_4_2to1', '', 'bus_word_5_2to1', '', 'bus_word_6_2to1', '', 'vidin_new_data_fifo', '', 'vidin_rgb_reg_fifo_left', '', 'vidin_rgb_reg_fifo_right', '', 'vidin_addr_reg_2to0', '', 'v_nd_s1_left_2to0', '', 'v_nd_s2_left_2to0', '', '', 'v_nd_s4_left_2to0', '', '', 'v_d_reg_s1_left_2to0', '', '', 'v_d_reg_s2_left_2to0', '', '', 'v_d_reg_s4_left_2to0', '', '', 'v_nd_s1_right_2to0', '', 'v_nd_s2_right_2to0', '', '', 'v_nd_s4_right_2to0', '', '', 'v_d_reg_s1_right_2to0', '', '', 'v_d_reg_s2_right_2to0', '', '', 'v_d_reg_s4_right_2to0', 'offchip_sram_data_in', 'offchip_sram_addr', 'offchip_sram_data_out', 'offchip_sram_we', 'offchip_sram_oe', 'tm3_sram_adsp', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision2
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports tm3_clk_v0]

['module', 'fltr_compute_f1', '', 'clk', '', 'din', '', 'dout', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision2_submodules/fltr_compute_f1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'fltr_compute_f2', '', 'clk', '', 'din', '', 'dout', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision2_submodules/fltr_compute_f2
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'fltr_compute_f3', '', 'clk', '', 'din', '', 'dout', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision2_submodules/fltr_compute_f3
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'h_fltr', '', 'tm3_clk_v0', '', 'vidin_new_data', '', 'vidin_in_f1', '', 'vidin_in_f2', '', 'vidin_in_f3', '', 'vidin_in_h1', '', 'vidin_in_h2', '', 'vidin_in_h3', '', 'vidin_in_h4', '', 'real_z_reg', '', 'imag_z_reg', '', 'real_p_reg', '', 'imag_p_reg', '', 'real_n_reg', '', 'imag_n_reg', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision2_submodules/h_fltr
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports tm3_clk_v0]

['module', 'my_fir_f1', '', 'clk', '', 'new_data_rdy', '', 'output_data_ready', '', 'din', '', 'dout', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision2_submodules/my_fir_f1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'my_fir_f2', '', 'clk', '', 'new_data_rdy', '', 'output_data_ready', '', 'din', '', 'dout', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision2_submodules/my_fir_f2
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'my_fir_f3', '', 'clk', '', 'new_data_rdy', '', 'output_data_ready', '', 'din', '', 'dout', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision2_submodules/my_fir_f3
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'port_bus_2to1', '', 'clk', '', 'vidin_addr_reg', '', 'svid_comp_switch', '', 'vidin_new_data_scld_1_2to3_left', '', '', '']
['', '', '', '', '', 'vidin_data_reg_scld_1_2to3_left_rp', '', 'vidin_data_reg_scld_1_2to3_left_ip', '', '', '']
['', '', '', '', '', 'vidin_data_reg_scld_1_2to3_left_rn', '', 'vidin_data_reg_scld_1_2to3_left_in', '', '', '']
['', '', '', '', '', 'vidin_data_reg_scld_2_2to3_left_rp', '', 'vidin_data_reg_scld_2_2to3_left_ip', '', '', '']
['', '', '', '', '', 'vidin_data_reg_scld_2_2to3_left_rn', '', 'vidin_data_reg_scld_2_2to3_left_in', '', '', '']
['', '', '', '', '', 'vidin_data_reg_scld_4_2to3_left_rp', '', 'vidin_data_reg_scld_4_2to3_left_ip', '', '', '']
['', '', '', '', '', 'vidin_data_reg_scld_4_2to3_left_rn', '', 'vidin_data_reg_scld_4_2to3_left_in', '', '', '']
['', '', '', '', '', 'vidin_data_reg_scld_1_2to3_right_rp', '', 'vidin_data_reg_scld_1_2to3_right_ip', '', '', '']
['', '', '', '', '', 'vidin_data_reg_scld_1_2to3_right_rn', '', 'vidin_data_reg_scld_1_2to3_right_in', '', '', '']
['', '', '', '', '', 'vidin_data_reg_scld_2_2to3_right_rp', '', 'vidin_data_reg_scld_2_2to3_right_ip', '', '', '']
['', '', '', '', '', 'vidin_data_reg_scld_2_2to3_right_rn', '', 'vidin_data_reg_scld_2_2to3_right_in', '', '', '']
['', '', '', '', '', 'vidin_data_reg_scld_4_2to3_right_rp', '', 'vidin_data_reg_scld_4_2to3_right_ip', '', '', '']
['', '', '', '', '', 'vidin_data_reg_scld_4_2to3_right_rn', '', 'vidin_data_reg_scld_4_2to3_right_in', '', '', '']
['', '', '', '', '', 'bus_word_3', '', 'bus_word_4', '', 'bus_word_5', '', 'bus_word_6', '', 'counter_out', '', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision2_submodules/port_bus_2to1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'steer_fltr', '', 'clk', '', 'new_data', '', 'f1', '', 'f2', '', 'f3', '', 'h1', '', 'h2', '', 'h3', '', 'h4', '', 're_z', '', 'im_z', '', 're_p', '', 'im_p', '', 're_n', '', 'im_n', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision2_submodules/steer_fltr
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

['module', 'v_fltr_226x7', '', 'tm3_clk_v0', '', 'vidin_new_data', '', 'vidin_in', '', 'vidin_out_f1', '', 'vidin_out_f2', '', 'vidin_out_f3', '', 'vidin_out_h1', '', 'vidin_out_h2', '', 'vidin_out_h3', '', 'vidin_out_h4', '', '', '//', 'PAJ', 'var', 'never', 'used', '', 'vidin_out_or', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision2_submodules/v_fltr_226x7
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports tm3_clk_v0]

['module', 'sv_chip3_hierarchy_no_mem', '', 'tm3_clk_v0', '', 'tm3_clk_v2', '', 'tm3_vidin_llc', '', 'tm3_vidin_vs', '', 'tm3_vidin_href', '', 'tm3_vidin_cref', '', 'tm3_vidin_rts0', '', 'tm3_vidin_vpo', '', 'tm3_vidin_sda', '', 'tm3_vidin_scl', '', 'vidin_new_data', '', 'vidin_rgb_reg', '', 'vidin_addr_reg', '', '', '']
/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision3
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports tm3_clk_v0]
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports tm3_clk_v2]

