{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1568598814951 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1568598814952 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 15 22:53:34 2019 " "Processing started: Sun Sep 15 22:53:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1568598814952 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1568598814952 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LAB2b -c LAB2b " "Command: quartus_map --read_settings_files=on --write_settings_files=off LAB2b -c LAB2b" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1568598814952 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1568598815358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux21.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux21-mux_estr " "Found design unit 1: mux21-mux_estr" {  } { { "mux21.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2b/mux21.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568598815798 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux21 " "Found entity 1: mux21" {  } { { "mux21.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2b/mux21.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568598815798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568598815798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-structural " "Found design unit 1: fulladder-structural" {  } { { "fulladder.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2b/fulladder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568598815800 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2b/fulladder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568598815800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568598815800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fuctions.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fuctions.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fuctions " "Found design unit 1: fuctions" {  } { { "fuctions.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2b/fuctions.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568598815802 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fuctions-body " "Found design unit 2: fuctions-body" {  } { { "fuctions.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2b/fuctions.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568598815802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568598815802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decod7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decod7seg-decod_bhv " "Found design unit 1: Decod7seg-decod_bhv" {  } { { "Decod7seg.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2b/Decod7seg.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568598815805 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decod7seg " "Found entity 1: Decod7seg" {  } { { "Decod7seg.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2b/Decod7seg.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568598815805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568598815805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "csa_2n_mp_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file csa_2n_mp_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CSA_2n_mp_1-Structural " "Found design unit 1: CSA_2n_mp_1-Structural" {  } { { "CSA_2n_mp_1.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2b/CSA_2n_mp_1.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568598815807 ""} { "Info" "ISGN_ENTITY_NAME" "1 CSA_2n_mp_1 " "Found entity 1: CSA_2n_mp_1" {  } { { "CSA_2n_mp_1.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2b/CSA_2n_mp_1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568598815807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568598815807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_2n_mp_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_2n_mp_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_2n_mp_1-Structural " "Found design unit 1: adder_2n_mp_1-Structural" {  } { { "adder_2n_mp_1.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2b/adder_2n_mp_1.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568598815810 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_2n_mp_1 " "Found entity 1: adder_2n_mp_1" {  } { { "adder_2n_mp_1.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2b/adder_2n_mp_1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568598815810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568598815810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab2b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LAB2b-Structural " "Found design unit 1: LAB2b-Structural" {  } { { "LAB2b.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2b/LAB2b.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568598815812 ""} { "Info" "ISGN_ENTITY_NAME" "1 LAB2b " "Found entity 1: LAB2b" {  } { { "LAB2b.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2b/LAB2b.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568598815812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568598815812 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LAB2b " "Elaborating entity \"LAB2b\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1568598815845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_2n_mp_1 adder_2n_mp_1:\\converter:cpa1 " "Elaborating entity \"adder_2n_mp_1\" for hierarchy \"adder_2n_mp_1:\\converter:cpa1\"" {  } { { "LAB2b.vhd" "\\converter:cpa1" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2b/LAB2b.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568598815859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSA_2n_mp_1 CSA_2n_mp_1:\\converter:csa1 " "Elaborating entity \"CSA_2n_mp_1\" for hierarchy \"CSA_2n_mp_1:\\converter:csa1\"" {  } { { "LAB2b.vhd" "\\converter:csa1" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2b/LAB2b.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568598815874 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "modo_b CSA_2n_mp_1.vhd(29) " "Verilog HDL or VHDL warning at CSA_2n_mp_1.vhd(29): object \"modo_b\" assigned a value but never read" {  } { { "CSA_2n_mp_1.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2b/CSA_2n_mp_1.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1568598815874 "|LAB2b|CSA_2n_mp_1:\converter:csa1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder CSA_2n_mp_1:\\converter:csa1\|fulladder:\\ciclo:0:add " "Elaborating entity \"fulladder\" for hierarchy \"CSA_2n_mp_1:\\converter:csa1\|fulladder:\\ciclo:0:add\"" {  } { { "CSA_2n_mp_1.vhd" "\\ciclo:0:add" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2b/CSA_2n_mp_1.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568598815885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_2n_mp_1 adder_2n_mp_1:\\converter:cpa2 " "Elaborating entity \"adder_2n_mp_1\" for hierarchy \"adder_2n_mp_1:\\converter:cpa2\"" {  } { { "LAB2b.vhd" "\\converter:cpa2" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2b/LAB2b.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568598815900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux21 mux21:\\converter:mux1 " "Elaborating entity \"mux21\" for hierarchy \"mux21:\\converter:mux1\"" {  } { { "LAB2b.vhd" "\\converter:mux1" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2b/LAB2b.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568598815935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decod7seg Decod7seg:\\converter:disp1 " "Elaborating entity \"Decod7seg\" for hierarchy \"Decod7seg:\\converter:disp1\"" {  } { { "LAB2b.vhd" "\\converter:disp1" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2b/LAB2b.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568598815947 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "LAB2b.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2b/LAB2b.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1568598816561 "|LAB2b|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "LAB2b.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2b/LAB2b.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1568598816561 "|LAB2b|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "LAB2b.vhd" "" { Text "C:/Users/gusta/Documents/GitHub/EEL7123/Codigos/LAB2b/LAB2b.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1568598816561 "|LAB2b|HEX1[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1568598816561 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1568598817012 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1568598817012 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "100 " "Implemented 100 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1568598817718 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1568598817718 ""} { "Info" "ICUT_CUT_TM_LCELLS" "68 " "Implemented 68 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1568598817718 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1568598817718 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4661 " "Peak virtual memory: 4661 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1568598817741 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 15 22:53:37 2019 " "Processing ended: Sun Sep 15 22:53:37 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1568598817741 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1568598817741 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1568598817741 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1568598817741 ""}
