9cf9498f668d ("drm/amd/display: Partition DPCD address space and break up transactions")
30adeee52d1e ("drm/amd/display: Enforce DPCD Address ranges")
c5bc8c1bd4c7 ("drm/amd/display: Read LTTPR caps first on bootup")
64b1d0e8d500 ("drm/amd/display: Add DCN3.1 HWSEQ")
eae902f95e45 ("Revert "drm/amd/display: Refactor and add visual confirm for HW Flip Queue"")
e84ecdc5bd75 ("drm/amd/display: Expand DP module clock recovery API.")
7211b60514f8 ("drm/amd/display: Update DP link configuration.")
3ca402375a21 ("drm/amd/display: Refactor and add visual confirm for HW Flip Queue")
f1900a9b0f64 ("drm/amd/display: consider channel coding in configure lttpr mode")
4c247f8c57f3 ("drm/amd/display: decide link training settings based on channel coding")
55bac4a77a86 ("drm/amd/display: determine dp link encoding format from link settings")
ebc22cbdc058 ("drm/amd/display: minor dp link training refactor")
573a0a03af02 ("drm/amd/display: Expand DP module training API.")
ede4f6dac99e ("drm/amd/display: Update setting of DP training parameters.")
97d1765e67d6 ("drm/amd/display: Unconditionally clear training pattern set after lt")
83d76eeb7bf3 ("drm/amd/display: Connect clock optimization function to dcn301")
8cf9575d7079 ("drm/amd/display: Fix DSC enable sequence")
f9fc6f3948a4 ("drm/amd/display: Disable boot optimizations if ILR optimzation is required")
66611a721b59 ("drm/amd/display: Add debug flag to enable eDP ILR by default")
712343cd21ea ("drm/amd/display: Add function and debugfs to dump DCC_EN bit")
