Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Apr  1 14:22:22 2025
| Host         : gougou running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3230 register/latch pins with no clock driven by root clock pin: pclk_0 (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vsync_0 (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/ps2_top_0/inst/r_CLK50MHZ_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/ps2_top_0/inst/u_PS2_interface/r_flag_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: design_1_i/ps2_top_0/inst/u_PS2_interface/u_debouncer/O0_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 22835 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.315       -0.470                      2                 2906        0.032        0.000                      0                 2906        3.000        0.000                       0                   936  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
clk_in1_0                        {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0  {0.000 10.000}     20.000          50.000          
  clk_out2_design_1_clk_wiz_0_0  {0.000 20.000}     40.000          25.000          
  clk_out3_design_1_clk_wiz_0_0  {0.000 5.000}      10.000          100.000         
  clkfbout_design_1_clk_wiz_0_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in1_0                                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0       10.170        0.000                      0                 1465        0.141        0.000                      0                 1465        9.500        0.000                       0                   800  
  clk_out2_design_1_clk_wiz_0_0       25.336        0.000                      0                  155        0.106        0.000                      0                  155       19.500        0.000                       0                    93  
  clk_out3_design_1_clk_wiz_0_0        5.750        0.000                      0                   48        0.249        0.000                      0                   48        4.500        0.000                       0                    39  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_design_1_clk_wiz_0_0  clk_out1_design_1_clk_wiz_0_0        7.985        0.000                      0                 1250        0.032        0.000                      0                 1250  
clk_out1_design_1_clk_wiz_0_0  clk_out2_design_1_clk_wiz_0_0       -0.315       -0.470                      2                   12        1.018        0.000                      0                   12  
clk_out3_design_1_clk_wiz_0_0  clk_out2_design_1_clk_wiz_0_0        1.877        0.000                      0                   17        0.564        0.000                      0                   17  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in1_0
  To Clock:  clk_in1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in1_0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       10.170ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.170ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.310ns  (logic 0.642ns (6.895%)  route 8.668ns (93.105%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 18.529 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=798, routed)         1.632    -0.908    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X70Y92         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y92         FDRE (Prop_fdre_C_Q)         0.518    -0.390 f  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=89, routed)          7.702     7.312    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X10Y82         LUT2 (Prop_lut2_I0_O)        0.124     7.436 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_REGCEB_cooolgate_en_gate_173/O
                         net (fo=1, routed)           0.967     8.403    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_REGCEB_cooolgate_en_sig_133
    RAMB36_X0Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=798, routed)         1.550    18.529    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.487    19.017    
                         clock uncertainty           -0.084    18.933    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    18.573    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         18.573    
                         arrival time                          -8.403    
  -------------------------------------------------------------------
                         slack                                 10.170    

Slack (MET) :             10.360ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.109ns  (logic 0.642ns (7.048%)  route 8.467ns (92.952%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 18.524 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=798, routed)         1.632    -0.908    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X70Y92         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y92         FDRE (Prop_fdre_C_Q)         0.518    -0.390 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=89, routed)          7.401     7.011    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X10Y92         LUT2 (Prop_lut2_I0_O)        0.124     7.135 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_REGCEB_cooolgate_en_gate_197/O
                         net (fo=1, routed)           1.066     8.202    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_REGCEB_cooolgate_en_sig_145
    RAMB36_X0Y20         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=798, routed)         1.545    18.524    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y20         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.480    19.005    
                         clock uncertainty           -0.084    18.921    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    18.561    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         18.561    
                         arrival time                          -8.202    
  -------------------------------------------------------------------
                         slack                                 10.360    

Slack (MET) :             10.440ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.178ns  (logic 0.642ns (6.995%)  route 8.536ns (93.005%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 18.674 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=798, routed)         1.632    -0.908    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X70Y92         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y92         FDRE (Prop_fdre_C_Q)         0.518    -0.390 f  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=89, routed)          6.278     5.888    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X72Y142        LUT2 (Prop_lut2_I0_O)        0.124     6.012 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_REGCEB_cooolgate_en_gate_181/O
                         net (fo=1, routed)           2.258     8.271    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_REGCEB_cooolgate_en_sig_137
    RAMB36_X1Y36         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=798, routed)         1.694    18.674    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y36         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.480    19.154    
                         clock uncertainty           -0.084    19.071    
    RAMB36_X1Y36         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    18.711    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         18.711    
                         arrival time                          -8.271    
  -------------------------------------------------------------------
                         slack                                 10.440    

Slack (MET) :             10.486ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.139ns  (logic 0.642ns (7.025%)  route 8.497ns (92.975%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 18.680 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=798, routed)         1.632    -0.908    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X70Y92         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y92         FDRE (Prop_fdre_C_Q)         0.518    -0.390 f  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=89, routed)          6.279     5.890    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X72Y142        LUT2 (Prop_lut2_I0_O)        0.124     6.014 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_REGCEB_cooolgate_en_gate_183/O
                         net (fo=1, routed)           2.217     8.231    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_REGCEB_cooolgate_en_sig_138
    RAMB36_X1Y37         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=798, routed)         1.700    18.680    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y37         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.480    19.160    
                         clock uncertainty           -0.084    19.077    
    RAMB36_X1Y37         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    18.717    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         18.717    
                         arrival time                          -8.231    
  -------------------------------------------------------------------
                         slack                                 10.486    

Slack (MET) :             10.536ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.938ns  (logic 0.642ns (7.183%)  route 8.296ns (92.817%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.523 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=798, routed)         1.632    -0.908    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X70Y92         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y92         FDRE (Prop_fdre_C_Q)         0.518    -0.390 f  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=89, routed)          7.358     6.969    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X10Y87         LUT2 (Prop_lut2_I0_O)        0.124     7.093 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_REGCEB_cooolgate_en_gate_175/O
                         net (fo=1, routed)           0.938     8.031    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_REGCEB_cooolgate_en_sig_134
    RAMB36_X0Y15         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=798, routed)         1.544    18.523    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y15         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.487    19.011    
                         clock uncertainty           -0.084    18.927    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    18.567    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         18.567    
                         arrival time                          -8.031    
  -------------------------------------------------------------------
                         slack                                 10.536    

Slack (MET) :             10.894ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.586ns  (logic 0.642ns (7.477%)  route 7.944ns (92.523%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 18.529 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=798, routed)         1.632    -0.908    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X70Y92         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y92         FDRE (Prop_fdre_C_Q)         0.518    -0.390 f  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=89, routed)          6.684     6.294    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X10Y102        LUT2 (Prop_lut2_I0_O)        0.124     6.418 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_REGCEB_cooolgate_en_gate_185/O
                         net (fo=1, routed)           1.261     7.679    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_REGCEB_cooolgate_en_sig_139
    RAMB36_X0Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=798, routed)         1.550    18.529    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.487    19.017    
                         clock uncertainty           -0.084    18.933    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    18.573    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         18.573    
                         arrival time                          -7.679    
  -------------------------------------------------------------------
                         slack                                 10.894    

Slack (MET) :             11.253ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.416ns  (logic 0.642ns (7.628%)  route 7.774ns (92.372%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.275ns = ( 18.725 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=798, routed)         1.632    -0.908    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X70Y92         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y92         FDRE (Prop_fdre_C_Q)         0.518    -0.390 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=89, routed)          5.603     5.213    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/pwropt
    SLICE_X62Y142        LUT2 (Prop_lut2_I1_O)        0.124     5.337 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_REGCEB_cooolgate_en_gate_203/O
                         net (fo=1, routed)           2.172     7.509    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_REGCEB_cooolgate_en_sig_148
    RAMB36_X2Y36         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=798, routed)         1.745    18.725    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y36         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.480    19.205    
                         clock uncertainty           -0.084    19.122    
    RAMB36_X2Y36         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    18.762    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         18.762    
                         arrival time                          -7.509    
  -------------------------------------------------------------------
                         slack                                 11.253    

Slack (MET) :             11.257ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.229ns  (logic 0.642ns (7.801%)  route 7.587ns (92.199%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 18.535 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=798, routed)         1.632    -0.908    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X70Y92         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y92         FDRE (Prop_fdre_C_Q)         0.518    -0.390 f  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=89, routed)          6.327     5.937    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X10Y107        LUT2 (Prop_lut2_I0_O)        0.124     6.061 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_REGCEB_cooolgate_en_gate_187/O
                         net (fo=1, routed)           1.261     7.322    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_REGCEB_cooolgate_en_sig_140
    RAMB36_X0Y17         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=798, routed)         1.556    18.535    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y17         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.487    19.023    
                         clock uncertainty           -0.084    18.939    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    18.579    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         18.579    
                         arrival time                          -7.322    
  -------------------------------------------------------------------
                         slack                                 11.257    

Slack (MET) :             11.288ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.180ns  (logic 0.642ns (7.848%)  route 7.538ns (92.152%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 18.523 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=798, routed)         1.632    -0.908    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X70Y92         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y92         FDRE (Prop_fdre_C_Q)         0.518    -0.390 f  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=89, routed)          6.610     6.220    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X10Y97         LUT2 (Prop_lut2_I1_O)        0.124     6.344 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_REGCEB_cooolgate_en_gate_199/O
                         net (fo=1, routed)           0.928     7.272    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_REGCEB_cooolgate_en_sig_146
    RAMB36_X0Y21         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=798, routed)         1.544    18.523    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y21         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.480    19.004    
                         clock uncertainty           -0.084    18.920    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    18.560    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         18.560    
                         arrival time                          -7.272    
  -------------------------------------------------------------------
                         slack                                 11.288    

Slack (MET) :             11.596ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.067ns  (logic 0.642ns (7.958%)  route 7.425ns (92.042%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.281ns = ( 18.719 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=798, routed)         1.632    -0.908    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X70Y92         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y92         FDRE (Prop_fdre_C_Q)         0.518    -0.390 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=89, routed)          5.584     5.194    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/pwropt
    SLICE_X62Y142        LUT2 (Prop_lut2_I1_O)        0.124     5.318 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_REGCEB_cooolgate_en_gate_201/O
                         net (fo=1, routed)           1.841     7.159    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_REGCEB_cooolgate_en_sig_147
    RAMB36_X2Y35         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=798, routed)         1.739    18.719    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y35         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.480    19.199    
                         clock uncertainty           -0.084    19.116    
    RAMB36_X2Y35         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    18.756    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         18.756    
                         arrival time                          -7.159    
  -------------------------------------------------------------------
                         slack                                 11.596    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=798, routed)         0.569    -0.595    design_1_i/ov7670_controller_0/inst/Inst_i2c_sender/clk
    SLICE_X9Y144         FDRE                                         r  design_1_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y144         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  design_1_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr_reg[26]/Q
                         net (fo=1, routed)           0.089    -0.365    design_1_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr_reg_n_0_[26]
    SLICE_X8Y144         LUT2 (Prop_lut2_I0_O)        0.045    -0.320 r  design_1_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr[27]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    design_1_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr[27]_i_1_n_0
    SLICE_X8Y144         FDRE                                         r  design_1_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=798, routed)         0.840    -0.833    design_1_i/ov7670_controller_0/inst/Inst_i2c_sender/clk
    SLICE_X8Y144         FDRE                                         r  design_1_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr_reg[27]/C
                         clock pessimism              0.251    -0.582    
    SLICE_X8Y144         FDRE (Hold_fdre_C_D)         0.121    -0.461    design_1_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr_reg[27]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/inst/Inst_ov7670_registers/address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ov7670_controller_0/inst/Inst_ov7670_registers/address_reg_rep[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=798, routed)         0.568    -0.596    design_1_i/ov7670_controller_0/inst/Inst_ov7670_registers/clk
    SLICE_X9Y141         FDRE                                         r  design_1_i/ov7670_controller_0/inst/Inst_ov7670_registers/address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y141         FDRE (Prop_fdre_C_Q)         0.141    -0.455 f  design_1_i/ov7670_controller_0/inst/Inst_ov7670_registers/address_reg[0]/Q
                         net (fo=7, routed)           0.103    -0.352    design_1_i/ov7670_controller_0/inst/Inst_ov7670_registers/address_reg__0[0]
    SLICE_X8Y141         LUT1 (Prop_lut1_I0_O)        0.045    -0.307 r  design_1_i/ov7670_controller_0/inst/Inst_ov7670_registers/address_rep[0]_i_1/O
                         net (fo=2, routed)           0.000    -0.307    design_1_i/ov7670_controller_0/inst/Inst_ov7670_registers/address_rep[0]_i_1_n_0
    SLICE_X8Y141         FDRE                                         r  design_1_i/ov7670_controller_0/inst/Inst_ov7670_registers/address_reg_rep[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=798, routed)         0.839    -0.834    design_1_i/ov7670_controller_0/inst/Inst_ov7670_registers/clk
    SLICE_X8Y141         FDRE                                         r  design_1_i/ov7670_controller_0/inst/Inst_ov7670_registers/address_reg_rep[0]/C
                         clock pessimism              0.251    -0.583    
    SLICE_X8Y141         FDRE (Hold_fdre_C_D)         0.121    -0.462    design_1_i/ov7670_controller_0/inst/Inst_ov7670_registers/address_reg_rep[0]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/inst/Inst_ov7670_registers/address_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ov7670_controller_0/inst/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.148ns (40.990%)  route 0.213ns (59.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=798, routed)         0.569    -0.595    design_1_i/ov7670_controller_0/inst/Inst_ov7670_registers/clk
    SLICE_X8Y143         FDRE                                         r  design_1_i/ov7670_controller_0/inst/Inst_ov7670_registers/address_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y143         FDRE (Prop_fdre_C_Q)         0.148    -0.447 r  design_1_i/ov7670_controller_0/inst/Inst_ov7670_registers/address_reg_rep[6]/Q
                         net (fo=1, routed)           0.213    -0.234    design_1_i/ov7670_controller_0/inst/Inst_ov7670_registers/address[6]
    RAMB18_X0Y58         RAMB18E1                                     r  design_1_i/ov7670_controller_0/inst/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=798, routed)         0.883    -0.790    design_1_i/ov7670_controller_0/inst/Inst_ov7670_registers/clk
    RAMB18_X0Y58         RAMB18E1                                     r  design_1_i/ov7670_controller_0/inst/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.254    -0.536    
    RAMB18_X0Y58         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.129    -0.407    design_1_i/ov7670_controller_0/inst/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/inst/Inst_ov7670_registers/address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ov7670_controller_0/inst/Inst_ov7670_registers/address_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.582%)  route 0.137ns (42.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=798, routed)         0.568    -0.596    design_1_i/ov7670_controller_0/inst/Inst_ov7670_registers/clk
    SLICE_X9Y141         FDRE                                         r  design_1_i/ov7670_controller_0/inst/Inst_ov7670_registers/address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y141         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  design_1_i/ov7670_controller_0/inst/Inst_ov7670_registers/address_reg[2]/Q
                         net (fo=5, routed)           0.137    -0.318    design_1_i/ov7670_controller_0/inst/Inst_ov7670_registers/address_reg__0[2]
    SLICE_X8Y142         LUT6 (Prop_lut6_I1_O)        0.045    -0.273 r  design_1_i/ov7670_controller_0/inst/Inst_ov7670_registers/address_rep[5]_i_1/O
                         net (fo=2, routed)           0.000    -0.273    design_1_i/ov7670_controller_0/inst/Inst_ov7670_registers/address_rep[5]_i_1_n_0
    SLICE_X8Y142         FDRE                                         r  design_1_i/ov7670_controller_0/inst/Inst_ov7670_registers/address_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=798, routed)         0.839    -0.834    design_1_i/ov7670_controller_0/inst/Inst_ov7670_registers/clk
    SLICE_X8Y142         FDRE                                         r  design_1_i/ov7670_controller_0/inst/Inst_ov7670_registers/address_reg[5]/C
                         clock pessimism              0.254    -0.580    
    SLICE_X8Y142         FDRE (Hold_fdre_C_D)         0.121    -0.459    design_1_i/ov7670_controller_0/inst/Inst_ov7670_registers/address_reg[5]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=798, routed)         0.569    -0.595    design_1_i/ov7670_controller_0/inst/Inst_i2c_sender/clk
    SLICE_X8Y144         FDRE                                         r  design_1_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  design_1_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr_reg[27]/Q
                         net (fo=1, routed)           0.113    -0.318    design_1_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr_reg_n_0_[27]
    SLICE_X9Y144         FDRE                                         r  design_1_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=798, routed)         0.840    -0.833    design_1_i/ov7670_controller_0/inst/Inst_i2c_sender/clk
    SLICE_X9Y144         FDRE                                         r  design_1_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr_reg[28]/C
                         clock pessimism              0.251    -0.582    
    SLICE_X9Y144         FDRE (Hold_fdre_C_D)         0.075    -0.507    design_1_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr_reg[28]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.511%)  route 0.104ns (42.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=798, routed)         0.569    -0.595    design_1_i/ov7670_controller_0/inst/Inst_i2c_sender/clk
    SLICE_X9Y144         FDRE                                         r  design_1_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y144         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  design_1_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr_reg[23]/Q
                         net (fo=1, routed)           0.104    -0.350    design_1_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr_reg_n_0_[23]
    SLICE_X9Y144         FDRE                                         r  design_1_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=798, routed)         0.840    -0.833    design_1_i/ov7670_controller_0/inst/Inst_i2c_sender/clk
    SLICE_X9Y144         FDRE                                         r  design_1_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr_reg[24]/C
                         clock pessimism              0.238    -0.595    
    SLICE_X9Y144         FDRE (Hold_fdre_C_D)         0.047    -0.548    design_1_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr_reg[24]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr_reg[20]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.930%)  route 0.094ns (31.070%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=798, routed)         0.597    -0.567    design_1_i/ov7670_controller_0/inst/Inst_i2c_sender/clk
    SLICE_X2Y140         FDSE                                         r  design_1_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y140         FDSE (Prop_fdse_C_Q)         0.164    -0.403 r  design_1_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr_reg[19]/Q
                         net (fo=2, routed)           0.094    -0.309    design_1_i/ov7670_controller_0/inst/Inst_i2c_sender/p_1_in_0[0]
    SLICE_X3Y140         LUT2 (Prop_lut2_I0_O)        0.045    -0.264 r  design_1_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    design_1_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr[20]_i_1_n_0
    SLICE_X3Y140         FDSE                                         r  design_1_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=798, routed)         0.870    -0.803    design_1_i/ov7670_controller_0/inst/Inst_i2c_sender/clk
    SLICE_X3Y140         FDSE                                         r  design_1_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr_reg[20]/C
                         clock pessimism              0.249    -0.554    
    SLICE_X3Y140         FDSE (Hold_fdse_C_D)         0.092    -0.462    design_1_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr_reg[20]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.542%)  route 0.116ns (47.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=798, routed)         0.569    -0.595    design_1_i/ov7670_controller_0/inst/Inst_i2c_sender/clk
    SLICE_X9Y143         FDRE                                         r  design_1_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y143         FDRE (Prop_fdre_C_Q)         0.128    -0.467 r  design_1_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.352    design_1_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr_reg_n_0_[1]
    SLICE_X9Y144         FDRE                                         r  design_1_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=798, routed)         0.840    -0.833    design_1_i/ov7670_controller_0/inst/Inst_i2c_sender/clk
    SLICE_X9Y144         FDRE                                         r  design_1_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr_reg[2]/C
                         clock pessimism              0.254    -0.579    
    SLICE_X9Y144         FDRE (Hold_fdre_C_D)         0.022    -0.557    design_1_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.189ns (57.028%)  route 0.142ns (42.972%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=798, routed)         0.569    -0.595    design_1_i/ov7670_controller_0/inst/Inst_i2c_sender/clk
    SLICE_X9Y143         FDRE                                         r  design_1_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y143         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  design_1_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr_reg[4]/Q
                         net (fo=1, routed)           0.142    -0.312    design_1_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr_reg_n_0_[4]
    SLICE_X9Y145         LUT3 (Prop_lut3_I0_O)        0.048    -0.264 r  design_1_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    design_1_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr[5]_i_1_n_0
    SLICE_X9Y145         FDRE                                         r  design_1_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=798, routed)         0.840    -0.833    design_1_i/ov7670_controller_0/inst/Inst_i2c_sender/clk
    SLICE_X9Y145         FDRE                                         r  design_1_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr_reg[5]/C
                         clock pessimism              0.254    -0.579    
    SLICE_X9Y145         FDRE (Hold_fdre_C_D)         0.107    -0.472    design_1_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.230ns (72.738%)  route 0.086ns (27.262%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=798, routed)         0.569    -0.595    design_1_i/ov7670_controller_0/inst/Inst_i2c_sender/clk
    SLICE_X9Y145         FDRE                                         r  design_1_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y145         FDRE (Prop_fdre_C_Q)         0.128    -0.467 r  design_1_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr_reg[15]/Q
                         net (fo=1, routed)           0.086    -0.381    design_1_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr_reg_n_0_[15]
    SLICE_X9Y145         LUT3 (Prop_lut3_I0_O)        0.102    -0.279 r  design_1_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    design_1_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr[16]_i_1_n_0
    SLICE_X9Y145         FDRE                                         r  design_1_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=798, routed)         0.840    -0.833    design_1_i/ov7670_controller_0/inst/Inst_i2c_sender/clk
    SLICE_X9Y145         FDRE                                         r  design_1_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr_reg[16]/C
                         clock pessimism              0.238    -0.595    
    SLICE_X9Y145         FDRE (Hold_fdre_C_D)         0.107    -0.488    design_1_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr_reg[16]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.209    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X3Y11     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y18     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y19     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y14     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y15     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y16     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y17     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y20     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y21     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y11     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X69Y107    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_100/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X69Y107    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_101/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X69Y107    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_102/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X70Y101    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_103/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y104    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_104/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X70Y101    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_105/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y103    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_106/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X70Y101    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_107/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X64Y101    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_11/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X63Y102    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/psbram_110/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y140     design_1_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y140     design_1_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y116    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X61Y122    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X61Y122    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X62Y122    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X61Y116    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X61Y114    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X61Y114    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X61Y121    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       25.336ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.336ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_vga_0/inst/vCounter_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_vga_0/inst/vga_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@40.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.472ns  (logic 2.280ns (15.754%)  route 12.192ns (84.245%))
  Logic Levels:           11  (LUT5=5 LUT6=6)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.485 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.640    -0.900    design_1_i/ov7670_vga_0/inst/clk25
    SLICE_X41Y98         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vCounter_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  design_1_i/ov7670_vga_0/inst/vCounter_reg[1]_rep__1/Q
                         net (fo=108, routed)         3.610     3.166    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red_reg[1]_i_70_0
    SLICE_X42Y93         LUT5 (Prop_lut5_I2_O)        0.150     3.316 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_194/O
                         net (fo=6, routed)           1.100     4.416    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_194_n_0
    SLICE_X30Y95         LUT5 (Prop_lut5_I2_O)        0.328     4.744 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_344/O
                         net (fo=1, routed)           0.836     5.580    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_344_n_0
    SLICE_X30Y94         LUT5 (Prop_lut5_I4_O)        0.124     5.704 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_208/O
                         net (fo=2, routed)           0.943     6.647    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_208_n_0
    SLICE_X35Y94         LUT6 (Prop_lut6_I5_O)        0.124     6.771 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_124/O
                         net (fo=1, routed)           1.028     7.799    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_124_n_0
    SLICE_X42Y94         LUT5 (Prop_lut5_I0_O)        0.124     7.923 f  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_58/O
                         net (fo=3, routed)           1.364     9.286    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_58_n_0
    SLICE_X56Y100        LUT5 (Prop_lut5_I0_O)        0.150     9.436 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[0]_i_27/O
                         net (fo=11, routed)          1.676    11.112    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[0]_i_27_n_0
    SLICE_X57Y106        LUT6 (Prop_lut6_I4_O)        0.328    11.440 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[0]_i_8/O
                         net (fo=2, routed)           0.636    12.076    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[0]_i_8_n_0
    SLICE_X56Y99         LUT6 (Prop_lut6_I2_O)        0.124    12.200 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[0]_i_11/O
                         net (fo=1, routed)           0.295    12.496    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[0]_i_11_n_0
    SLICE_X57Y99         LUT6 (Prop_lut6_I2_O)        0.124    12.620 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[0]_i_6/O
                         net (fo=1, routed)           0.405    13.025    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[0]_i_6_n_0
    SLICE_X57Y98         LUT6 (Prop_lut6_I3_O)        0.124    13.149 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[0]_i_3/O
                         net (fo=1, routed)           0.299    13.448    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[0]_i_3_n_0
    SLICE_X55Y98         LUT6 (Prop_lut6_I1_O)        0.124    13.572 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[0]_i_1/O
                         net (fo=1, routed)           0.000    13.572    design_1_i/ov7670_vga_0/inst/U_gui_element_rom_n_8
    SLICE_X55Y98         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.505    38.485    design_1_i/ov7670_vga_0/inst/clk25
    SLICE_X55Y98         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_green_reg[0]/C
                         clock pessimism              0.487    38.972    
                         clock uncertainty           -0.095    38.878    
    SLICE_X55Y98         FDRE (Setup_fdre_C_D)        0.031    38.909    design_1_i/ov7670_vga_0/inst/vga_green_reg[0]
  -------------------------------------------------------------------
                         required time                         38.909    
                         arrival time                         -13.572    
  -------------------------------------------------------------------
                         slack                                 25.336    

Slack (MET) :             25.374ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_vga_0/inst/vCounter_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_vga_0/inst/vga_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@40.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.486ns  (logic 2.280ns (15.740%)  route 12.206ns (84.260%))
  Logic Levels:           11  (LUT5=5 LUT6=6)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 38.490 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.640    -0.900    design_1_i/ov7670_vga_0/inst/clk25
    SLICE_X41Y98         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vCounter_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  design_1_i/ov7670_vga_0/inst/vCounter_reg[1]_rep__1/Q
                         net (fo=108, routed)         3.610     3.166    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red_reg[1]_i_70_0
    SLICE_X42Y93         LUT5 (Prop_lut5_I2_O)        0.150     3.316 f  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_194/O
                         net (fo=6, routed)           1.100     4.416    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_194_n_0
    SLICE_X30Y95         LUT5 (Prop_lut5_I2_O)        0.328     4.744 f  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_344/O
                         net (fo=1, routed)           0.836     5.580    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_344_n_0
    SLICE_X30Y94         LUT5 (Prop_lut5_I4_O)        0.124     5.704 f  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_208/O
                         net (fo=2, routed)           0.943     6.647    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_208_n_0
    SLICE_X35Y94         LUT6 (Prop_lut6_I5_O)        0.124     6.771 f  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_124/O
                         net (fo=1, routed)           1.028     7.799    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_124_n_0
    SLICE_X42Y94         LUT5 (Prop_lut5_I0_O)        0.124     7.923 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_58/O
                         net (fo=3, routed)           1.364     9.286    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_58_n_0
    SLICE_X56Y100        LUT5 (Prop_lut5_I0_O)        0.150     9.436 f  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[0]_i_27/O
                         net (fo=11, routed)          1.793    11.229    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[0]_i_27_n_0
    SLICE_X59Y109        LUT6 (Prop_lut6_I2_O)        0.328    11.557 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[0]_i_15/O
                         net (fo=1, routed)           0.641    12.199    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[0]_i_15_n_0
    SLICE_X59Y100        LUT6 (Prop_lut6_I1_O)        0.124    12.323 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[0]_i_10/O
                         net (fo=1, routed)           0.282    12.605    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[0]_i_10_n_0
    SLICE_X61Y100        LUT6 (Prop_lut6_I4_O)        0.124    12.729 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[0]_i_6/O
                         net (fo=1, routed)           0.303    13.032    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[0]_i_6_n_0
    SLICE_X59Y99         LUT6 (Prop_lut6_I4_O)        0.124    13.156 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[0]_i_2/O
                         net (fo=1, routed)           0.306    13.462    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[0]_i_2_n_0
    SLICE_X58Y98         LUT6 (Prop_lut6_I1_O)        0.124    13.586 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[0]_i_1/O
                         net (fo=1, routed)           0.000    13.586    design_1_i/ov7670_vga_0/inst/U_gui_element_rom_n_4
    SLICE_X58Y98         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.510    38.490    design_1_i/ov7670_vga_0/inst/clk25
    SLICE_X58Y98         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_blue_reg[0]/C
                         clock pessimism              0.487    38.977    
                         clock uncertainty           -0.095    38.883    
    SLICE_X58Y98         FDRE (Setup_fdre_C_D)        0.077    38.960    design_1_i/ov7670_vga_0/inst/vga_blue_reg[0]
  -------------------------------------------------------------------
                         required time                         38.960    
                         arrival time                         -13.586    
  -------------------------------------------------------------------
                         slack                                 25.374    

Slack (MET) :             25.677ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_vga_0/inst/U_gui_element_rom/gui_MODE_reg_reg[0,0][11]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_vga_0/inst/vga_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@40.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.133ns  (logic 2.443ns (17.286%)  route 11.690ns (82.714%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.485 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.640    -0.900    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/clk25
    SLICE_X39Y99         FDRE                                         r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/gui_MODE_reg_reg[0,0][11]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/gui_MODE_reg_reg[0,0][11]_rep__2/Q
                         net (fo=113, routed)         2.168     1.724    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/gui_MODE_reg_reg[0,0][11]_rep__2_n_0
    SLICE_X52Y103        LUT3 (Prop_lut3_I1_O)        0.152     1.876 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_90/O
                         net (fo=11, routed)          2.590     4.466    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_90_n_0
    SLICE_X38Y97         LUT6 (Prop_lut6_I0_O)        0.332     4.798 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_283/O
                         net (fo=3, routed)           0.741     5.539    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_283_n_0
    SLICE_X39Y96         LUT5 (Prop_lut5_I0_O)        0.124     5.663 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_364/O
                         net (fo=1, routed)           0.000     5.663    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_364_n_0
    SLICE_X39Y96         MUXF7 (Prop_muxf7_I0_O)      0.212     5.875 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red_reg[2]_i_224/O
                         net (fo=1, routed)           0.314     6.190    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red_reg[2]_i_224_n_0
    SLICE_X40Y97         LUT5 (Prop_lut5_I0_O)        0.299     6.489 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_130/O
                         net (fo=1, routed)           0.594     7.082    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_130_n_0
    SLICE_X42Y97         LUT6 (Prop_lut6_I0_O)        0.124     7.206 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_61/O
                         net (fo=8, routed)           2.040     9.247    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/p_7_in[2]
    SLICE_X58Y103        LUT4 (Prop_lut4_I2_O)        0.124     9.371 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[0]_i_13/O
                         net (fo=6, routed)           1.422    10.793    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[0]_i_13_n_0
    SLICE_X59Y97         LUT5 (Prop_lut5_I1_O)        0.124    10.917 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[3]_i_23/O
                         net (fo=1, routed)           0.637    11.553    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[3]_i_23_n_0
    SLICE_X59Y98         LUT6 (Prop_lut6_I3_O)        0.124    11.677 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[3]_i_13/O
                         net (fo=3, routed)           0.477    12.154    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[3]_i_13_n_0
    SLICE_X56Y98         LUT6 (Prop_lut6_I1_O)        0.124    12.278 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[3]_i_7/O
                         net (fo=1, routed)           0.404    12.682    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[3]_i_7_n_0
    SLICE_X57Y98         LUT6 (Prop_lut6_I1_O)        0.124    12.806 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[3]_i_3/O
                         net (fo=1, routed)           0.303    13.109    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[3]_i_3_n_0
    SLICE_X55Y98         LUT6 (Prop_lut6_I2_O)        0.124    13.233 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[3]_i_1/O
                         net (fo=1, routed)           0.000    13.233    design_1_i/ov7670_vga_0/inst/U_gui_element_rom_n_5
    SLICE_X55Y98         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.505    38.485    design_1_i/ov7670_vga_0/inst/clk25
    SLICE_X55Y98         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_green_reg[3]/C
                         clock pessimism              0.487    38.972    
                         clock uncertainty           -0.095    38.878    
    SLICE_X55Y98         FDRE (Setup_fdre_C_D)        0.032    38.910    design_1_i/ov7670_vga_0/inst/vga_green_reg[3]
  -------------------------------------------------------------------
                         required time                         38.910    
                         arrival time                         -13.233    
  -------------------------------------------------------------------
                         slack                                 25.677    

Slack (MET) :             25.701ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_vga_0/inst/vCounter_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_vga_0/inst/vga_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@40.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.160ns  (logic 2.280ns (16.102%)  route 11.880ns (83.898%))
  Logic Levels:           11  (LUT3=1 LUT5=6 LUT6=4)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 38.490 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.640    -0.900    design_1_i/ov7670_vga_0/inst/clk25
    SLICE_X41Y98         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vCounter_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  design_1_i/ov7670_vga_0/inst/vCounter_reg[1]_rep__1/Q
                         net (fo=108, routed)         3.610     3.166    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red_reg[1]_i_70_0
    SLICE_X42Y93         LUT5 (Prop_lut5_I2_O)        0.150     3.316 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_194/O
                         net (fo=6, routed)           1.100     4.416    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_194_n_0
    SLICE_X30Y95         LUT5 (Prop_lut5_I2_O)        0.328     4.744 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_344/O
                         net (fo=1, routed)           0.836     5.580    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_344_n_0
    SLICE_X30Y94         LUT5 (Prop_lut5_I4_O)        0.124     5.704 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_208/O
                         net (fo=2, routed)           0.943     6.647    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_208_n_0
    SLICE_X35Y94         LUT6 (Prop_lut6_I5_O)        0.124     6.771 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_124/O
                         net (fo=1, routed)           1.028     7.799    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_124_n_0
    SLICE_X42Y94         LUT5 (Prop_lut5_I0_O)        0.124     7.923 f  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_58/O
                         net (fo=3, routed)           1.364     9.286    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_58_n_0
    SLICE_X56Y100        LUT5 (Prop_lut5_I0_O)        0.150     9.436 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[0]_i_27/O
                         net (fo=11, routed)          1.260    10.697    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[0]_i_27_n_0
    SLICE_X60Y96         LUT5 (Prop_lut5_I1_O)        0.328    11.025 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[3]_i_40/O
                         net (fo=1, routed)           0.590    11.615    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[3]_i_40_n_0
    SLICE_X60Y97         LUT6 (Prop_lut6_I2_O)        0.124    11.739 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[3]_i_19/O
                         net (fo=3, routed)           0.440    12.178    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[3]_i_19_n_0
    SLICE_X59Y96         LUT3 (Prop_lut3_I0_O)        0.124    12.302 f  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[3]_i_13/O
                         net (fo=1, routed)           0.407    12.709    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[3]_i_13_n_0
    SLICE_X59Y96         LUT6 (Prop_lut6_I2_O)        0.124    12.833 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[3]_i_4/O
                         net (fo=1, routed)           0.303    13.136    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[3]_i_4_n_0
    SLICE_X58Y97         LUT6 (Prop_lut6_I2_O)        0.124    13.260 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[3]_i_1/O
                         net (fo=1, routed)           0.000    13.260    design_1_i/ov7670_vga_0/inst/U_gui_element_rom_n_9
    SLICE_X58Y97         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.510    38.490    design_1_i/ov7670_vga_0/inst/clk25
    SLICE_X58Y97         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_red_reg[3]/C
                         clock pessimism              0.487    38.977    
                         clock uncertainty           -0.095    38.883    
    SLICE_X58Y97         FDRE (Setup_fdre_C_D)        0.079    38.962    design_1_i/ov7670_vga_0/inst/vga_red_reg[3]
  -------------------------------------------------------------------
                         required time                         38.962    
                         arrival time                         -13.260    
  -------------------------------------------------------------------
                         slack                                 25.701    

Slack (MET) :             25.851ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_vga_0/inst/vCounter_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_vga_0/inst/vga_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@40.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.008ns  (logic 2.280ns (16.276%)  route 11.728ns (83.724%))
  Logic Levels:           11  (LUT4=1 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 38.490 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.640    -0.900    design_1_i/ov7670_vga_0/inst/clk25
    SLICE_X41Y98         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vCounter_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  design_1_i/ov7670_vga_0/inst/vCounter_reg[1]_rep__1/Q
                         net (fo=108, routed)         3.610     3.166    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red_reg[1]_i_70_0
    SLICE_X42Y93         LUT5 (Prop_lut5_I2_O)        0.150     3.316 f  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_194/O
                         net (fo=6, routed)           1.100     4.416    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_194_n_0
    SLICE_X30Y95         LUT5 (Prop_lut5_I2_O)        0.328     4.744 f  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_344/O
                         net (fo=1, routed)           0.836     5.580    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_344_n_0
    SLICE_X30Y94         LUT5 (Prop_lut5_I4_O)        0.124     5.704 f  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_208/O
                         net (fo=2, routed)           0.943     6.647    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_208_n_0
    SLICE_X35Y94         LUT6 (Prop_lut6_I5_O)        0.124     6.771 f  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_124/O
                         net (fo=1, routed)           1.028     7.799    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_124_n_0
    SLICE_X42Y94         LUT5 (Prop_lut5_I0_O)        0.124     7.923 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_58/O
                         net (fo=3, routed)           1.364     9.286    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_58_n_0
    SLICE_X56Y100        LUT5 (Prop_lut5_I0_O)        0.150     9.436 f  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[0]_i_27/O
                         net (fo=11, routed)          1.122    10.559    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[0]_i_27_n_0
    SLICE_X58Y101        LUT6 (Prop_lut6_I1_O)        0.328    10.887 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[3]_i_14/O
                         net (fo=1, routed)           0.292    11.179    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/p_1_in[3]
    SLICE_X59Y100        LUT4 (Prop_lut4_I1_O)        0.124    11.303 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[3]_i_11/O
                         net (fo=3, routed)           0.514    11.817    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[3]_i_11_n_0
    SLICE_X60Y99         LUT6 (Prop_lut6_I3_O)        0.124    11.941 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[3]_i_10/O
                         net (fo=1, routed)           0.476    12.417    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[3]_i_10_n_0
    SLICE_X59Y99         LUT6 (Prop_lut6_I4_O)        0.124    12.541 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[3]_i_3/O
                         net (fo=1, routed)           0.443    12.984    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[3]_i_3_n_0
    SLICE_X60Y97         LUT6 (Prop_lut6_I2_O)        0.124    13.108 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[3]_i_1/O
                         net (fo=1, routed)           0.000    13.108    design_1_i/ov7670_vga_0/inst/U_gui_element_rom_n_1
    SLICE_X60Y97         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.510    38.490    design_1_i/ov7670_vga_0/inst/clk25
    SLICE_X60Y97         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_blue_reg[3]/C
                         clock pessimism              0.487    38.977    
                         clock uncertainty           -0.095    38.883    
    SLICE_X60Y97         FDRE (Setup_fdre_C_D)        0.077    38.960    design_1_i/ov7670_vga_0/inst/vga_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         38.960    
                         arrival time                         -13.108    
  -------------------------------------------------------------------
                         slack                                 25.851    

Slack (MET) :             26.063ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_vga_0/inst/vCounter_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_vga_0/inst/vga_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@40.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.800ns  (logic 2.280ns (16.522%)  route 11.520ns (83.478%))
  Logic Levels:           11  (LUT4=2 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 38.490 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.640    -0.900    design_1_i/ov7670_vga_0/inst/clk25
    SLICE_X41Y98         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vCounter_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  design_1_i/ov7670_vga_0/inst/vCounter_reg[1]_rep__1/Q
                         net (fo=108, routed)         3.610     3.166    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red_reg[1]_i_70_0
    SLICE_X42Y93         LUT5 (Prop_lut5_I2_O)        0.150     3.316 f  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_194/O
                         net (fo=6, routed)           1.100     4.416    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_194_n_0
    SLICE_X30Y95         LUT5 (Prop_lut5_I2_O)        0.328     4.744 f  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_344/O
                         net (fo=1, routed)           0.836     5.580    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_344_n_0
    SLICE_X30Y94         LUT5 (Prop_lut5_I4_O)        0.124     5.704 f  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_208/O
                         net (fo=2, routed)           0.943     6.647    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_208_n_0
    SLICE_X35Y94         LUT6 (Prop_lut6_I5_O)        0.124     6.771 f  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_124/O
                         net (fo=1, routed)           1.028     7.799    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_124_n_0
    SLICE_X42Y94         LUT5 (Prop_lut5_I0_O)        0.124     7.923 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_58/O
                         net (fo=3, routed)           1.364     9.286    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_58_n_0
    SLICE_X56Y100        LUT5 (Prop_lut5_I0_O)        0.150     9.436 f  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[0]_i_27/O
                         net (fo=11, routed)          1.213    10.649    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[0]_i_27_n_0
    SLICE_X59Y105        LUT6 (Prop_lut6_I1_O)        0.328    10.977 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[2]_i_11/O
                         net (fo=1, routed)           0.517    11.494    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/p_1_in[2]
    SLICE_X60Y98         LUT4 (Prop_lut4_I1_O)        0.124    11.618 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[2]_i_7/O
                         net (fo=3, routed)           0.331    11.950    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[2]_i_7_n_0
    SLICE_X58Y97         LUT4 (Prop_lut4_I1_O)        0.124    12.074 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[2]_i_5/O
                         net (fo=1, routed)           0.283    12.357    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[2]_i_5_n_0
    SLICE_X61Y97         LUT6 (Prop_lut6_I3_O)        0.124    12.481 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[2]_i_2/O
                         net (fo=1, routed)           0.295    12.776    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[2]_i_2_n_0
    SLICE_X58Y97         LUT6 (Prop_lut6_I2_O)        0.124    12.900 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[2]_i_1/O
                         net (fo=1, routed)           0.000    12.900    design_1_i/ov7670_vga_0/inst/U_gui_element_rom_n_2
    SLICE_X58Y97         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.510    38.490    design_1_i/ov7670_vga_0/inst/clk25
    SLICE_X58Y97         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_blue_reg[2]/C
                         clock pessimism              0.487    38.977    
                         clock uncertainty           -0.095    38.883    
    SLICE_X58Y97         FDRE (Setup_fdre_C_D)        0.081    38.964    design_1_i/ov7670_vga_0/inst/vga_blue_reg[2]
  -------------------------------------------------------------------
                         required time                         38.964    
                         arrival time                         -12.900    
  -------------------------------------------------------------------
                         slack                                 26.063    

Slack (MET) :             26.288ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_vga_0/inst/vCounter_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_vga_0/inst/vga_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@40.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.520ns  (logic 2.280ns (16.864%)  route 11.240ns (83.136%))
  Logic Levels:           11  (LUT5=5 LUT6=6)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.485 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.640    -0.900    design_1_i/ov7670_vga_0/inst/clk25
    SLICE_X41Y98         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vCounter_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  design_1_i/ov7670_vga_0/inst/vCounter_reg[1]_rep__1/Q
                         net (fo=108, routed)         3.610     3.166    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red_reg[1]_i_70_0
    SLICE_X42Y93         LUT5 (Prop_lut5_I2_O)        0.150     3.316 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_194/O
                         net (fo=6, routed)           1.100     4.416    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_194_n_0
    SLICE_X30Y95         LUT5 (Prop_lut5_I2_O)        0.328     4.744 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_344/O
                         net (fo=1, routed)           0.836     5.580    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_344_n_0
    SLICE_X30Y94         LUT5 (Prop_lut5_I4_O)        0.124     5.704 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_208/O
                         net (fo=2, routed)           0.943     6.647    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_208_n_0
    SLICE_X35Y94         LUT6 (Prop_lut6_I5_O)        0.124     6.771 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_124/O
                         net (fo=1, routed)           1.028     7.799    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_124_n_0
    SLICE_X42Y94         LUT5 (Prop_lut5_I0_O)        0.124     7.923 f  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_58/O
                         net (fo=3, routed)           1.364     9.286    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_58_n_0
    SLICE_X56Y100        LUT5 (Prop_lut5_I0_O)        0.150     9.436 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[0]_i_27/O
                         net (fo=11, routed)          1.145    10.582    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[0]_i_27_n_0
    SLICE_X57Y97         LUT6 (Prop_lut6_I4_O)        0.328    10.910 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[0]_i_12/O
                         net (fo=2, routed)           0.449    11.358    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[0]_i_12_n_0
    SLICE_X57Y96         LUT6 (Prop_lut6_I2_O)        0.124    11.482 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[0]_i_18/O
                         net (fo=1, routed)           0.302    11.784    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[0]_i_18_n_0
    SLICE_X56Y97         LUT6 (Prop_lut6_I2_O)        0.124    11.908 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[0]_i_8/O
                         net (fo=1, routed)           0.165    12.073    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[0]_i_8_n_0
    SLICE_X56Y97         LUT6 (Prop_lut6_I3_O)        0.124    12.197 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[0]_i_3/O
                         net (fo=1, routed)           0.299    12.496    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[0]_i_3_n_0
    SLICE_X55Y97         LUT6 (Prop_lut6_I1_O)        0.124    12.620 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[0]_i_1/O
                         net (fo=1, routed)           0.000    12.620    design_1_i/ov7670_vga_0/inst/U_gui_element_rom_n_12
    SLICE_X55Y97         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.505    38.485    design_1_i/ov7670_vga_0/inst/clk25
    SLICE_X55Y97         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_red_reg[0]/C
                         clock pessimism              0.487    38.972    
                         clock uncertainty           -0.095    38.878    
    SLICE_X55Y97         FDRE (Setup_fdre_C_D)        0.031    38.909    design_1_i/ov7670_vga_0/inst/vga_red_reg[0]
  -------------------------------------------------------------------
                         required time                         38.909    
                         arrival time                         -12.620    
  -------------------------------------------------------------------
                         slack                                 26.288    

Slack (MET) :             26.326ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_vga_0/inst/vCounter_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_vga_0/inst/vga_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@40.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.531ns  (logic 2.280ns (16.850%)  route 11.251ns (83.150%))
  Logic Levels:           11  (LUT5=5 LUT6=6)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 38.486 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.640    -0.900    design_1_i/ov7670_vga_0/inst/clk25
    SLICE_X41Y98         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vCounter_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  design_1_i/ov7670_vga_0/inst/vCounter_reg[1]_rep__1/Q
                         net (fo=108, routed)         3.610     3.166    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red_reg[1]_i_70_0
    SLICE_X42Y93         LUT5 (Prop_lut5_I2_O)        0.150     3.316 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_194/O
                         net (fo=6, routed)           1.100     4.416    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_194_n_0
    SLICE_X30Y95         LUT5 (Prop_lut5_I2_O)        0.328     4.744 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_344/O
                         net (fo=1, routed)           0.836     5.580    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_344_n_0
    SLICE_X30Y94         LUT5 (Prop_lut5_I4_O)        0.124     5.704 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_208/O
                         net (fo=2, routed)           0.943     6.647    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_208_n_0
    SLICE_X35Y94         LUT6 (Prop_lut6_I5_O)        0.124     6.771 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_124/O
                         net (fo=1, routed)           1.028     7.799    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_124_n_0
    SLICE_X42Y94         LUT5 (Prop_lut5_I0_O)        0.124     7.923 f  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_58/O
                         net (fo=3, routed)           1.364     9.286    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_58_n_0
    SLICE_X56Y100        LUT5 (Prop_lut5_I0_O)        0.150     9.436 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[0]_i_27/O
                         net (fo=11, routed)          1.027    10.463    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[0]_i_27_n_0
    SLICE_X58Y99         LUT6 (Prop_lut6_I4_O)        0.328    10.791 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[2]_i_9/O
                         net (fo=2, routed)           0.428    11.219    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[2]_i_9_n_0
    SLICE_X60Y98         LUT6 (Prop_lut6_I2_O)        0.124    11.343 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[2]_i_7/O
                         net (fo=1, routed)           0.295    11.638    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[2]_i_7_n_0
    SLICE_X58Y98         LUT6 (Prop_lut6_I2_O)        0.124    11.762 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[2]_i_5/O
                         net (fo=1, routed)           0.171    11.933    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[2]_i_5_n_0
    SLICE_X58Y98         LUT6 (Prop_lut6_I3_O)        0.124    12.057 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[2]_i_2/O
                         net (fo=1, routed)           0.450    12.507    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[2]_i_2_n_0
    SLICE_X56Y98         LUT6 (Prop_lut6_I3_O)        0.124    12.631 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[2]_i_1/O
                         net (fo=1, routed)           0.000    12.631    design_1_i/ov7670_vga_0/inst/U_gui_element_rom_n_6
    SLICE_X56Y98         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.506    38.486    design_1_i/ov7670_vga_0/inst/clk25
    SLICE_X56Y98         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_green_reg[2]/C
                         clock pessimism              0.487    38.973    
                         clock uncertainty           -0.095    38.879    
    SLICE_X56Y98         FDRE (Setup_fdre_C_D)        0.079    38.958    design_1_i/ov7670_vga_0/inst/vga_green_reg[2]
  -------------------------------------------------------------------
                         required time                         38.958    
                         arrival time                         -12.631    
  -------------------------------------------------------------------
                         slack                                 26.326    

Slack (MET) :             26.528ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_vga_0/inst/vCounter_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_vga_0/inst/vga_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@40.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.281ns  (logic 2.156ns (16.233%)  route 11.125ns (83.767%))
  Logic Levels:           10  (LUT3=1 LUT5=6 LUT6=3)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.485 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.640    -0.900    design_1_i/ov7670_vga_0/inst/clk25
    SLICE_X41Y98         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vCounter_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  design_1_i/ov7670_vga_0/inst/vCounter_reg[1]_rep__1/Q
                         net (fo=108, routed)         3.610     3.166    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red_reg[1]_i_70_0
    SLICE_X42Y93         LUT5 (Prop_lut5_I2_O)        0.150     3.316 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_194/O
                         net (fo=6, routed)           1.100     4.416    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_194_n_0
    SLICE_X30Y95         LUT5 (Prop_lut5_I2_O)        0.328     4.744 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_344/O
                         net (fo=1, routed)           0.836     5.580    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_344_n_0
    SLICE_X30Y94         LUT5 (Prop_lut5_I4_O)        0.124     5.704 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_208/O
                         net (fo=2, routed)           0.943     6.647    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_208_n_0
    SLICE_X35Y94         LUT6 (Prop_lut6_I5_O)        0.124     6.771 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_124/O
                         net (fo=1, routed)           1.028     7.799    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_124_n_0
    SLICE_X42Y94         LUT5 (Prop_lut5_I0_O)        0.124     7.923 f  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_58/O
                         net (fo=3, routed)           1.364     9.286    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_58_n_0
    SLICE_X56Y100        LUT5 (Prop_lut5_I0_O)        0.150     9.436 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[0]_i_27/O
                         net (fo=11, routed)          0.766    10.203    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[0]_i_27_n_0
    SLICE_X58Y100        LUT6 (Prop_lut6_I4_O)        0.328    10.531 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[1]_i_41/O
                         net (fo=2, routed)           0.594    11.125    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[1]_i_41_n_0
    SLICE_X61Y99         LUT5 (Prop_lut5_I2_O)        0.124    11.249 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[1]_i_17/O
                         net (fo=1, routed)           0.456    11.705    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[1]_i_17_n_0
    SLICE_X57Y99         LUT3 (Prop_lut3_I2_O)        0.124    11.829 f  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[1]_i_5/O
                         net (fo=1, routed)           0.428    12.258    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[1]_i_5_n_0
    SLICE_X52Y99         LUT6 (Prop_lut6_I5_O)        0.124    12.382 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[1]_i_1/O
                         net (fo=1, routed)           0.000    12.382    design_1_i/ov7670_vga_0/inst/U_gui_element_rom_n_11
    SLICE_X52Y99         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.505    38.485    design_1_i/ov7670_vga_0/inst/clk25
    SLICE_X52Y99         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_red_reg[1]/C
                         clock pessimism              0.487    38.972    
                         clock uncertainty           -0.095    38.878    
    SLICE_X52Y99         FDRE (Setup_fdre_C_D)        0.032    38.910    design_1_i/ov7670_vga_0/inst/vga_red_reg[1]
  -------------------------------------------------------------------
                         required time                         38.910    
                         arrival time                         -12.382    
  -------------------------------------------------------------------
                         slack                                 26.528    

Slack (MET) :             26.655ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_vga_0/inst/vCounter_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_vga_0/inst/vga_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@40.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.209ns  (logic 2.280ns (17.261%)  route 10.929ns (82.739%))
  Logic Levels:           11  (LUT4=2 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 38.490 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.640    -0.900    design_1_i/ov7670_vga_0/inst/clk25
    SLICE_X41Y98         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vCounter_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  design_1_i/ov7670_vga_0/inst/vCounter_reg[1]_rep__1/Q
                         net (fo=108, routed)         3.610     3.166    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red_reg[1]_i_70_0
    SLICE_X42Y93         LUT5 (Prop_lut5_I2_O)        0.150     3.316 f  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_194/O
                         net (fo=6, routed)           1.100     4.416    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_194_n_0
    SLICE_X30Y95         LUT5 (Prop_lut5_I2_O)        0.328     4.744 f  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_344/O
                         net (fo=1, routed)           0.836     5.580    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_344_n_0
    SLICE_X30Y94         LUT5 (Prop_lut5_I4_O)        0.124     5.704 f  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_208/O
                         net (fo=2, routed)           0.943     6.647    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_208_n_0
    SLICE_X35Y94         LUT6 (Prop_lut6_I5_O)        0.124     6.771 f  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_124/O
                         net (fo=1, routed)           1.028     7.799    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_124_n_0
    SLICE_X42Y94         LUT5 (Prop_lut5_I0_O)        0.124     7.923 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_58/O
                         net (fo=3, routed)           1.364     9.286    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_58_n_0
    SLICE_X56Y100        LUT5 (Prop_lut5_I0_O)        0.150     9.436 f  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[0]_i_27/O
                         net (fo=11, routed)          0.794    10.230    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[0]_i_27_n_0
    SLICE_X61Y99         LUT6 (Prop_lut6_I1_O)        0.328    10.558 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[1]_i_7/O
                         net (fo=1, routed)           0.285    10.843    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/p_1_in[1]
    SLICE_X59Y99         LUT4 (Prop_lut4_I1_O)        0.124    10.967 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[1]_i_6/O
                         net (fo=3, routed)           0.457    11.425    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[1]_i_6_n_0
    SLICE_X61Y99         LUT4 (Prop_lut4_I1_O)        0.124    11.549 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[1]_i_5/O
                         net (fo=1, routed)           0.351    11.899    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[1]_i_5_n_0
    SLICE_X60Y99         LUT6 (Prop_lut6_I3_O)        0.124    12.023 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[1]_i_2/O
                         net (fo=1, routed)           0.162    12.185    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[1]_i_2_n_0
    SLICE_X60Y99         LUT6 (Prop_lut6_I2_O)        0.124    12.309 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[1]_i_1/O
                         net (fo=1, routed)           0.000    12.309    design_1_i/ov7670_vga_0/inst/U_gui_element_rom_n_3
    SLICE_X60Y99         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.510    38.490    design_1_i/ov7670_vga_0/inst/clk25
    SLICE_X60Y99         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_blue_reg[1]/C
                         clock pessimism              0.487    38.977    
                         clock uncertainty           -0.095    38.883    
    SLICE_X60Y99         FDRE (Setup_fdre_C_D)        0.081    38.964    design_1_i/ov7670_vga_0/inst/vga_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         38.964    
                         arrival time                         -12.309    
  -------------------------------------------------------------------
                         slack                                 26.655    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_vga_0/inst/U_gui_element_rom/gui_MODE_reg[0,0][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_vga_0/inst/U_gui_element_rom/gui_MODE_reg_reg[0,0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.209ns (45.118%)  route 0.254ns (54.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.569    -0.595    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/clk25
    SLICE_X38Y99         FDRE                                         r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/gui_MODE_reg[0,0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/gui_MODE_reg[0,0][11]/Q
                         net (fo=6, routed)           0.254    -0.177    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/gui_MODE_reg[0,_n_0_0][11]
    SLICE_X39Y100        LUT3 (Prop_lut3_I0_O)        0.045    -0.132 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/gui_MODE_reg[0,0][11]_i_1/O
                         net (fo=1, routed)           0.000    -0.132    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/gui_MODE_reg[0,0][11]_i_1_n_0
    SLICE_X39Y100        FDRE                                         r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/gui_MODE_reg_reg[0,0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.835    -0.838    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/clk25
    SLICE_X39Y100        FDRE                                         r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/gui_MODE_reg_reg[0,0][11]/C
                         clock pessimism              0.509    -0.329    
    SLICE_X39Y100        FDRE (Hold_fdre_C_D)         0.091    -0.238    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/gui_MODE_reg_reg[0,0][11]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_vga_0/inst/U_gui_element_rom/gui_MODE_reg_reg[0,0][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_vga_0/inst/U_gui_element_rom/gui_MODE_reg_reg[0,0][11]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.186ns (37.137%)  route 0.315ns (62.863%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.563    -0.601    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/clk25
    SLICE_X39Y100        FDRE                                         r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/gui_MODE_reg_reg[0,0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/gui_MODE_reg_reg[0,0][11]/Q
                         net (fo=22, routed)          0.315    -0.145    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/gui_btn0_name[0,33][8]
    SLICE_X39Y99         LUT3 (Prop_lut3_I2_O)        0.045    -0.100 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/gui_MODE_reg[0,0][11]_rep_i_1__1/O
                         net (fo=1, routed)           0.000    -0.100    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/gui_MODE_reg[0,0][11]_rep_i_1__1_n_0
    SLICE_X39Y99         FDRE                                         r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/gui_MODE_reg_reg[0,0][11]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.841    -0.832    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/clk25
    SLICE_X39Y99         FDRE                                         r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/gui_MODE_reg_reg[0,0][11]_rep__1/C
                         clock pessimism              0.509    -0.323    
    SLICE_X39Y99         FDRE (Hold_fdre_C_D)         0.091    -0.232    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/gui_MODE_reg_reg[0,0][11]_rep__1
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_vga_0/inst/U_gui_element_rom/gui_MODE_reg_reg[0,0][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_vga_0/inst/U_gui_element_rom/gui_MODE_reg_reg[0,0][11]_rep__2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.186ns (36.989%)  route 0.317ns (63.011%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.563    -0.601    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/clk25
    SLICE_X39Y100        FDRE                                         r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/gui_MODE_reg_reg[0,0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/gui_MODE_reg_reg[0,0][11]/Q
                         net (fo=22, routed)          0.317    -0.143    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/gui_btn0_name[0,33][8]
    SLICE_X39Y99         LUT3 (Prop_lut3_I2_O)        0.045    -0.098 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/gui_MODE_reg[0,0][11]_rep_i_1__2/O
                         net (fo=1, routed)           0.000    -0.098    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/gui_MODE_reg[0,0][11]_rep_i_1__2_n_0
    SLICE_X39Y99         FDRE                                         r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/gui_MODE_reg_reg[0,0][11]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.841    -0.832    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/clk25
    SLICE_X39Y99         FDRE                                         r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/gui_MODE_reg_reg[0,0][11]_rep__2/C
                         clock pessimism              0.509    -0.323    
    SLICE_X39Y99         FDRE (Hold_fdre_C_D)         0.092    -0.231    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/gui_MODE_reg_reg[0,0][11]_rep__2
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_vga_0/inst/hCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_vga_0/inst/hCounter_reg[0]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.209ns (38.607%)  route 0.332ns (61.393%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.563    -0.601    design_1_i/ov7670_vga_0/inst/clk25
    SLICE_X38Y102        FDRE                                         r  design_1_i/ov7670_vga_0/inst/hCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y102        FDRE (Prop_fdre_C_Q)         0.164    -0.437 f  design_1_i/ov7670_vga_0/inst/hCounter_reg[0]/Q
                         net (fo=112, routed)         0.332    -0.105    design_1_i/ov7670_vga_0/inst/hCounter_reg_n_0_[0]
    SLICE_X41Y99         LUT1 (Prop_lut1_I0_O)        0.045    -0.060 r  design_1_i/ov7670_vga_0/inst/hCounter[0]_rep_i_1__1/O
                         net (fo=1, routed)           0.000    -0.060    design_1_i/ov7670_vga_0/inst/hCounter[0]_rep_i_1__1_n_0
    SLICE_X41Y99         FDRE                                         r  design_1_i/ov7670_vga_0/inst/hCounter_reg[0]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.841    -0.832    design_1_i/ov7670_vga_0/inst/clk25
    SLICE_X41Y99         FDRE                                         r  design_1_i/ov7670_vga_0/inst/hCounter_reg[0]_rep__1/C
                         clock pessimism              0.509    -0.323    
    SLICE_X41Y99         FDRE (Hold_fdre_C_D)         0.092    -0.231    design_1_i/ov7670_vga_0/inst/hCounter_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_vga_0/inst/hCounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_vga_0/inst/blank_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.186ns (36.593%)  route 0.322ns (63.407%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.567    -0.597    design_1_i/ov7670_vga_0/inst/clk25
    SLICE_X49Y98         FDRE                                         r  design_1_i/ov7670_vga_0/inst/hCounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/ov7670_vga_0/inst/hCounter_reg[9]/Q
                         net (fo=10, routed)          0.143    -0.313    design_1_i/ov7670_vga_0/inst/hCounter_reg_n_0_[9]
    SLICE_X48Y98         LUT4 (Prop_lut4_I2_O)        0.045    -0.268 r  design_1_i/ov7670_vga_0/inst/blank_i_1/O
                         net (fo=1, routed)           0.179    -0.089    design_1_i/ov7670_vga_0/inst/blank_i_1_n_0
    SLICE_X52Y98         FDRE                                         r  design_1_i/ov7670_vga_0/inst/blank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.835    -0.838    design_1_i/ov7670_vga_0/inst/clk25
    SLICE_X52Y98         FDRE                                         r  design_1_i/ov7670_vga_0/inst/blank_reg/C
                         clock pessimism              0.504    -0.334    
    SLICE_X52Y98         FDRE (Hold_fdre_C_D)         0.070    -0.264    design_1_i/ov7670_vga_0/inst/blank_reg
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_vga_0/inst/U_gui_fsm/state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_vga_0/inst/U_gui_fsm/last_mode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.227ns (41.669%)  route 0.318ns (58.331%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.572    -0.592    design_1_i/ov7670_vga_0/inst/U_gui_fsm/clk25
    SLICE_X33Y99         FDRE                                         r  design_1_i/ov7670_vga_0/inst/U_gui_fsm/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.128    -0.464 r  design_1_i/ov7670_vga_0/inst/U_gui_fsm/state_reg/Q
                         net (fo=5, routed)           0.318    -0.147    design_1_i/ov7670_vga_0/inst/U_gui_fsm/state
    SLICE_X33Y100        LUT4 (Prop_lut4_I2_O)        0.099    -0.048 r  design_1_i/ov7670_vga_0/inst/U_gui_fsm/last_mode[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.048    design_1_i/ov7670_vga_0/inst/U_gui_fsm/last_mode[0]_i_1_n_0
    SLICE_X33Y100        FDRE                                         r  design_1_i/ov7670_vga_0/inst/U_gui_fsm/last_mode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.837    -0.836    design_1_i/ov7670_vga_0/inst/U_gui_fsm/clk25
    SLICE_X33Y100        FDRE                                         r  design_1_i/ov7670_vga_0/inst/U_gui_fsm/last_mode_reg[0]/C
                         clock pessimism              0.509    -0.327    
    SLICE_X33Y100        FDRE (Hold_fdre_C_D)         0.092    -0.235    design_1_i/ov7670_vga_0/inst/U_gui_fsm/last_mode_reg[0]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_vga_0/inst/vCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_vga_0/inst/vCounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.446%)  route 0.132ns (41.554%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.566    -0.598    design_1_i/ov7670_vga_0/inst/clk25
    SLICE_X49Y96         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  design_1_i/ov7670_vga_0/inst/vCounter_reg[8]/Q
                         net (fo=14, routed)          0.132    -0.325    design_1_i/ov7670_vga_0/inst/vCounter_reg_n_0_[8]
    SLICE_X48Y96         LUT6 (Prop_lut6_I2_O)        0.045    -0.280 r  design_1_i/ov7670_vga_0/inst/vCounter[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.280    design_1_i/ov7670_vga_0/inst/vCounter[9]
    SLICE_X48Y96         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vCounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.837    -0.836    design_1_i/ov7670_vga_0/inst/clk25
    SLICE_X48Y96         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vCounter_reg[9]/C
                         clock pessimism              0.251    -0.585    
    SLICE_X48Y96         FDRE (Hold_fdre_C_D)         0.091    -0.494    design_1_i/ov7670_vga_0/inst/vCounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_vga_0/inst/hCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_vga_0/inst/hCounter_reg[0]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.209ns (34.765%)  route 0.392ns (65.235%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.563    -0.601    design_1_i/ov7670_vga_0/inst/clk25
    SLICE_X38Y102        FDRE                                         r  design_1_i/ov7670_vga_0/inst/hCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y102        FDRE (Prop_fdre_C_Q)         0.164    -0.437 f  design_1_i/ov7670_vga_0/inst/hCounter_reg[0]/Q
                         net (fo=112, routed)         0.392    -0.045    design_1_i/ov7670_vga_0/inst/hCounter_reg_n_0_[0]
    SLICE_X41Y99         LUT1 (Prop_lut1_I0_O)        0.045     0.000 r  design_1_i/ov7670_vga_0/inst/hCounter[0]_rep_i_1__0/O
                         net (fo=1, routed)           0.000     0.000    design_1_i/ov7670_vga_0/inst/hCounter[0]_rep_i_1__0_n_0
    SLICE_X41Y99         FDRE                                         r  design_1_i/ov7670_vga_0/inst/hCounter_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.841    -0.832    design_1_i/ov7670_vga_0/inst/clk25
    SLICE_X41Y99         FDRE                                         r  design_1_i/ov7670_vga_0/inst/hCounter_reg[0]_rep__0/C
                         clock pessimism              0.509    -0.323    
    SLICE_X41Y99         FDRE (Hold_fdre_C_D)         0.092    -0.231    design_1_i/ov7670_vga_0/inst/hCounter_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                           0.000    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_vga_0/inst/hCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_vga_0/inst/hCounter_reg[0]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.209ns (34.765%)  route 0.392ns (65.235%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.563    -0.601    design_1_i/ov7670_vga_0/inst/clk25
    SLICE_X38Y102        FDRE                                         r  design_1_i/ov7670_vga_0/inst/hCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y102        FDRE (Prop_fdre_C_Q)         0.164    -0.437 f  design_1_i/ov7670_vga_0/inst/hCounter_reg[0]/Q
                         net (fo=112, routed)         0.392    -0.045    design_1_i/ov7670_vga_0/inst/hCounter_reg_n_0_[0]
    SLICE_X41Y99         LUT1 (Prop_lut1_I0_O)        0.045     0.000 r  design_1_i/ov7670_vga_0/inst/hCounter[0]_rep_i_1/O
                         net (fo=1, routed)           0.000     0.000    design_1_i/ov7670_vga_0/inst/hCounter[0]_rep_i_1_n_0
    SLICE_X41Y99         FDRE                                         r  design_1_i/ov7670_vga_0/inst/hCounter_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.841    -0.832    design_1_i/ov7670_vga_0/inst/clk25
    SLICE_X41Y99         FDRE                                         r  design_1_i/ov7670_vga_0/inst/hCounter_reg[0]_rep/C
                         clock pessimism              0.509    -0.323    
    SLICE_X41Y99         FDRE (Hold_fdre_C_D)         0.091    -0.232    design_1_i/ov7670_vga_0/inst/hCounter_reg[0]_rep
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                           0.000    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_vga_0/inst/hCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_vga_0/inst/hCounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.186ns (30.539%)  route 0.423ns (69.461%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.563    -0.601    design_1_i/ov7670_vga_0/inst/clk25
    SLICE_X39Y102        FDRE                                         r  design_1_i/ov7670_vga_0/inst/hCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  design_1_i/ov7670_vga_0/inst/hCounter_reg[4]/Q
                         net (fo=81, routed)          0.423    -0.037    design_1_i/ov7670_vga_0/inst/hCounter_reg_n_0_[4]
    SLICE_X49Y99         LUT6 (Prop_lut6_I3_O)        0.045     0.008 r  design_1_i/ov7670_vga_0/inst/hCounter[7]_i_1/O
                         net (fo=1, routed)           0.000     0.008    design_1_i/ov7670_vga_0/inst/hCounter[7]
    SLICE_X49Y99         FDRE                                         r  design_1_i/ov7670_vga_0/inst/hCounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.838    -0.835    design_1_i/ov7670_vga_0/inst/clk25
    SLICE_X49Y99         FDRE                                         r  design_1_i/ov7670_vga_0/inst/hCounter_reg[7]/C
                         clock pessimism              0.509    -0.326    
    SLICE_X49Y99         FDRE (Hold_fdre_C_D)         0.091    -0.235    design_1_i/ov7670_vga_0/inst/hCounter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.243    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X38Y99     design_1_i/ov7670_vga_0/inst/U_gui_element_rom/gui_MODE_reg[0,0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X39Y100    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/gui_MODE_reg_reg[0,0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X38Y99     design_1_i/ov7670_vga_0/inst/U_gui_element_rom/gui_MODE_reg_reg[0,0][11]_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X39Y100    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/gui_MODE_reg_reg[0,0][11]_rep__0/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X39Y99     design_1_i/ov7670_vga_0/inst/U_gui_element_rom/gui_MODE_reg_reg[0,0][11]_rep__1/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X39Y99     design_1_i/ov7670_vga_0/inst/U_gui_element_rom/gui_MODE_reg_reg[0,0][11]_rep__2/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X38Y99     design_1_i/ov7670_vga_0/inst/U_gui_element_rom/gui_array_ready_reg_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X38Y99     design_1_i/ov7670_vga_0/inst/U_gui_element_rom/gui_ready_reg_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y100    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/gui_MODE_reg_reg[0,0][11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y100    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/gui_MODE_reg_reg[0,0][11]_rep__0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y99     design_1_i/ov7670_vga_0/inst/U_gui_fsm/gui_update_en_reg_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y99     design_1_i/ov7670_vga_0/inst/U_gui_fsm/state_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y112    design_1_i/ov7670_vga_0/inst/address_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y112    design_1_i/ov7670_vga_0/inst/address_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y112    design_1_i/ov7670_vga_0/inst/address_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y112    design_1_i/ov7670_vga_0/inst/address_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y102    design_1_i/ov7670_vga_0/inst/hCounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y102    design_1_i/ov7670_vga_0/inst/hCounter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y99     design_1_i/ov7670_vga_0/inst/U_gui_element_rom/gui_MODE_reg[0,0][11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y100    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/gui_MODE_reg_reg[0,0][11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y99     design_1_i/ov7670_vga_0/inst/U_gui_element_rom/gui_MODE_reg_reg[0,0][11]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y100    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/gui_MODE_reg_reg[0,0][11]_rep__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y99     design_1_i/ov7670_vga_0/inst/U_gui_element_rom/gui_MODE_reg_reg[0,0][11]_rep__1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y99     design_1_i/ov7670_vga_0/inst/U_gui_element_rom/gui_MODE_reg_reg[0,0][11]_rep__2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y99     design_1_i/ov7670_vga_0/inst/U_gui_element_rom/gui_array_ready_reg_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y99     design_1_i/ov7670_vga_0/inst/U_gui_element_rom/gui_ready_reg_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y99     design_1_i/ov7670_vga_0/inst/U_gui_fsm/gui_update_en_reg_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y99     design_1_i/ov7670_vga_0/inst/U_gui_fsm/state_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_design_1_clk_wiz_0_0
  To Clock:  clk_out3_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.750ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.750ns  (required time - arrival time)
  Source:                 design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@10.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.104ns  (logic 0.828ns (20.177%)  route 3.276ns (79.823%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=37, routed)          1.630    -0.910    design_1_i/ps2_top_0/inst/u_PS2_decoder/i_CLK100MHZ
    SLICE_X43Y86         FDRE                                         r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[16]/Q
                         net (fo=2, routed)           0.833     0.380    design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv[16]
    SLICE_X42Y87         LUT4 (Prop_lut4_I1_O)        0.124     0.504 f  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode[2]_i_6/O
                         net (fo=1, routed)           0.806     1.309    design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode[2]_i_6_n_0
    SLICE_X42Y85         LUT5 (Prop_lut5_I2_O)        0.124     1.433 r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode[2]_i_3/O
                         net (fo=22, routed)          1.147     2.580    design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv[19]_i_1_n_0
    SLICE_X41Y83         LUT6 (Prop_lut6_I4_O)        0.124     2.704 r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode[0]_i_1/O
                         net (fo=1, routed)           0.490     3.194    design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode[0]_i_1_n_0
    SLICE_X42Y83         FDRE                                         r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=37, routed)          1.508     8.488    design_1_i/ps2_top_0/inst/u_PS2_decoder/i_CLK100MHZ
    SLICE_X42Y83         FDRE                                         r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode_reg[0]/C
                         clock pessimism              0.575     9.063    
                         clock uncertainty           -0.074     8.989    
    SLICE_X42Y83         FDRE (Setup_fdre_C_D)       -0.045     8.944    design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode_reg[0]
  -------------------------------------------------------------------
                         required time                          8.944    
                         arrival time                          -3.194    
  -------------------------------------------------------------------
                         slack                                  5.750    

Slack (MET) :             6.037ns  (required time - arrival time)
  Source:                 design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@10.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.435ns  (logic 0.704ns (20.492%)  route 2.731ns (79.508%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=37, routed)          1.630    -0.910    design_1_i/ps2_top_0/inst/u_PS2_decoder/i_CLK100MHZ
    SLICE_X43Y86         FDRE                                         r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[16]/Q
                         net (fo=2, routed)           0.833     0.380    design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv[16]
    SLICE_X42Y87         LUT4 (Prop_lut4_I1_O)        0.124     0.504 f  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode[2]_i_6/O
                         net (fo=1, routed)           0.806     1.309    design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode[2]_i_6_n_0
    SLICE_X42Y85         LUT5 (Prop_lut5_I2_O)        0.124     1.433 r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode[2]_i_3/O
                         net (fo=22, routed)          1.092     2.526    design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv[19]_i_1_n_0
    SLICE_X43Y87         FDRE                                         r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=37, routed)          1.511     8.491    design_1_i/ps2_top_0/inst/u_PS2_decoder/i_CLK100MHZ
    SLICE_X43Y87         FDRE                                         r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[17]/C
                         clock pessimism              0.575     9.066    
                         clock uncertainty           -0.074     8.992    
    SLICE_X43Y87         FDRE (Setup_fdre_C_R)       -0.429     8.563    design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[17]
  -------------------------------------------------------------------
                         required time                          8.563    
                         arrival time                          -2.526    
  -------------------------------------------------------------------
                         slack                                  6.037    

Slack (MET) :             6.037ns  (required time - arrival time)
  Source:                 design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@10.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.435ns  (logic 0.704ns (20.492%)  route 2.731ns (79.508%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=37, routed)          1.630    -0.910    design_1_i/ps2_top_0/inst/u_PS2_decoder/i_CLK100MHZ
    SLICE_X43Y86         FDRE                                         r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[16]/Q
                         net (fo=2, routed)           0.833     0.380    design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv[16]
    SLICE_X42Y87         LUT4 (Prop_lut4_I1_O)        0.124     0.504 f  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode[2]_i_6/O
                         net (fo=1, routed)           0.806     1.309    design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode[2]_i_6_n_0
    SLICE_X42Y85         LUT5 (Prop_lut5_I2_O)        0.124     1.433 r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode[2]_i_3/O
                         net (fo=22, routed)          1.092     2.526    design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv[19]_i_1_n_0
    SLICE_X43Y87         FDRE                                         r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=37, routed)          1.511     8.491    design_1_i/ps2_top_0/inst/u_PS2_decoder/i_CLK100MHZ
    SLICE_X43Y87         FDRE                                         r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[18]/C
                         clock pessimism              0.575     9.066    
                         clock uncertainty           -0.074     8.992    
    SLICE_X43Y87         FDRE (Setup_fdre_C_R)       -0.429     8.563    design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[18]
  -------------------------------------------------------------------
                         required time                          8.563    
                         arrival time                          -2.526    
  -------------------------------------------------------------------
                         slack                                  6.037    

Slack (MET) :             6.037ns  (required time - arrival time)
  Source:                 design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@10.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.435ns  (logic 0.704ns (20.492%)  route 2.731ns (79.508%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=37, routed)          1.630    -0.910    design_1_i/ps2_top_0/inst/u_PS2_decoder/i_CLK100MHZ
    SLICE_X43Y86         FDRE                                         r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[16]/Q
                         net (fo=2, routed)           0.833     0.380    design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv[16]
    SLICE_X42Y87         LUT4 (Prop_lut4_I1_O)        0.124     0.504 f  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode[2]_i_6/O
                         net (fo=1, routed)           0.806     1.309    design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode[2]_i_6_n_0
    SLICE_X42Y85         LUT5 (Prop_lut5_I2_O)        0.124     1.433 r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode[2]_i_3/O
                         net (fo=22, routed)          1.092     2.526    design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv[19]_i_1_n_0
    SLICE_X43Y87         FDRE                                         r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=37, routed)          1.511     8.491    design_1_i/ps2_top_0/inst/u_PS2_decoder/i_CLK100MHZ
    SLICE_X43Y87         FDRE                                         r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[19]/C
                         clock pessimism              0.575     9.066    
                         clock uncertainty           -0.074     8.992    
    SLICE_X43Y87         FDRE (Setup_fdre_C_R)       -0.429     8.563    design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[19]
  -------------------------------------------------------------------
                         required time                          8.563    
                         arrival time                          -2.526    
  -------------------------------------------------------------------
                         slack                                  6.037    

Slack (MET) :             6.147ns  (required time - arrival time)
  Source:                 design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@10.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.323ns  (logic 0.704ns (21.186%)  route 2.619ns (78.814%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=37, routed)          1.630    -0.910    design_1_i/ps2_top_0/inst/u_PS2_decoder/i_CLK100MHZ
    SLICE_X43Y86         FDRE                                         r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[16]/Q
                         net (fo=2, routed)           0.833     0.380    design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv[16]
    SLICE_X42Y87         LUT4 (Prop_lut4_I1_O)        0.124     0.504 f  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode[2]_i_6/O
                         net (fo=1, routed)           0.806     1.309    design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode[2]_i_6_n_0
    SLICE_X42Y85         LUT5 (Prop_lut5_I2_O)        0.124     1.433 r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode[2]_i_3/O
                         net (fo=22, routed)          0.980     2.413    design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv[19]_i_1_n_0
    SLICE_X43Y83         FDRE                                         r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=37, routed)          1.508     8.488    design_1_i/ps2_top_0/inst/u_PS2_decoder/i_CLK100MHZ
    SLICE_X43Y83         FDRE                                         r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[1]/C
                         clock pessimism              0.575     9.063    
                         clock uncertainty           -0.074     8.989    
    SLICE_X43Y83         FDRE (Setup_fdre_C_R)       -0.429     8.560    design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[1]
  -------------------------------------------------------------------
                         required time                          8.560    
                         arrival time                          -2.413    
  -------------------------------------------------------------------
                         slack                                  6.147    

Slack (MET) :             6.147ns  (required time - arrival time)
  Source:                 design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@10.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.323ns  (logic 0.704ns (21.186%)  route 2.619ns (78.814%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=37, routed)          1.630    -0.910    design_1_i/ps2_top_0/inst/u_PS2_decoder/i_CLK100MHZ
    SLICE_X43Y86         FDRE                                         r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[16]/Q
                         net (fo=2, routed)           0.833     0.380    design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv[16]
    SLICE_X42Y87         LUT4 (Prop_lut4_I1_O)        0.124     0.504 f  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode[2]_i_6/O
                         net (fo=1, routed)           0.806     1.309    design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode[2]_i_6_n_0
    SLICE_X42Y85         LUT5 (Prop_lut5_I2_O)        0.124     1.433 r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode[2]_i_3/O
                         net (fo=22, routed)          0.980     2.413    design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv[19]_i_1_n_0
    SLICE_X43Y83         FDRE                                         r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=37, routed)          1.508     8.488    design_1_i/ps2_top_0/inst/u_PS2_decoder/i_CLK100MHZ
    SLICE_X43Y83         FDRE                                         r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[2]/C
                         clock pessimism              0.575     9.063    
                         clock uncertainty           -0.074     8.989    
    SLICE_X43Y83         FDRE (Setup_fdre_C_R)       -0.429     8.560    design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[2]
  -------------------------------------------------------------------
                         required time                          8.560    
                         arrival time                          -2.413    
  -------------------------------------------------------------------
                         slack                                  6.147    

Slack (MET) :             6.147ns  (required time - arrival time)
  Source:                 design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@10.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.323ns  (logic 0.704ns (21.186%)  route 2.619ns (78.814%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=37, routed)          1.630    -0.910    design_1_i/ps2_top_0/inst/u_PS2_decoder/i_CLK100MHZ
    SLICE_X43Y86         FDRE                                         r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[16]/Q
                         net (fo=2, routed)           0.833     0.380    design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv[16]
    SLICE_X42Y87         LUT4 (Prop_lut4_I1_O)        0.124     0.504 f  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode[2]_i_6/O
                         net (fo=1, routed)           0.806     1.309    design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode[2]_i_6_n_0
    SLICE_X42Y85         LUT5 (Prop_lut5_I2_O)        0.124     1.433 r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode[2]_i_3/O
                         net (fo=22, routed)          0.980     2.413    design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv[19]_i_1_n_0
    SLICE_X43Y83         FDRE                                         r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=37, routed)          1.508     8.488    design_1_i/ps2_top_0/inst/u_PS2_decoder/i_CLK100MHZ
    SLICE_X43Y83         FDRE                                         r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[3]/C
                         clock pessimism              0.575     9.063    
                         clock uncertainty           -0.074     8.989    
    SLICE_X43Y83         FDRE (Setup_fdre_C_R)       -0.429     8.560    design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                          8.560    
                         arrival time                          -2.413    
  -------------------------------------------------------------------
                         slack                                  6.147    

Slack (MET) :             6.147ns  (required time - arrival time)
  Source:                 design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@10.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.323ns  (logic 0.704ns (21.186%)  route 2.619ns (78.814%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=37, routed)          1.630    -0.910    design_1_i/ps2_top_0/inst/u_PS2_decoder/i_CLK100MHZ
    SLICE_X43Y86         FDRE                                         r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[16]/Q
                         net (fo=2, routed)           0.833     0.380    design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv[16]
    SLICE_X42Y87         LUT4 (Prop_lut4_I1_O)        0.124     0.504 f  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode[2]_i_6/O
                         net (fo=1, routed)           0.806     1.309    design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode[2]_i_6_n_0
    SLICE_X42Y85         LUT5 (Prop_lut5_I2_O)        0.124     1.433 r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode[2]_i_3/O
                         net (fo=22, routed)          0.980     2.413    design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv[19]_i_1_n_0
    SLICE_X43Y83         FDRE                                         r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=37, routed)          1.508     8.488    design_1_i/ps2_top_0/inst/u_PS2_decoder/i_CLK100MHZ
    SLICE_X43Y83         FDRE                                         r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[4]/C
                         clock pessimism              0.575     9.063    
                         clock uncertainty           -0.074     8.989    
    SLICE_X43Y83         FDRE (Setup_fdre_C_R)       -0.429     8.560    design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[4]
  -------------------------------------------------------------------
                         required time                          8.560    
                         arrival time                          -2.413    
  -------------------------------------------------------------------
                         slack                                  6.147    

Slack (MET) :             6.194ns  (required time - arrival time)
  Source:                 design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@10.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.677ns  (logic 0.828ns (22.518%)  route 2.849ns (77.482%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=37, routed)          1.630    -0.910    design_1_i/ps2_top_0/inst/u_PS2_decoder/i_CLK100MHZ
    SLICE_X43Y86         FDRE                                         r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[16]/Q
                         net (fo=2, routed)           0.833     0.380    design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv[16]
    SLICE_X42Y87         LUT4 (Prop_lut4_I1_O)        0.124     0.504 f  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode[2]_i_6/O
                         net (fo=1, routed)           0.806     1.309    design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode[2]_i_6_n_0
    SLICE_X42Y85         LUT5 (Prop_lut5_I2_O)        0.124     1.433 r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode[2]_i_3/O
                         net (fo=22, routed)          0.743     2.176    design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv[19]_i_1_n_0
    SLICE_X41Y83         LUT6 (Prop_lut6_I4_O)        0.124     2.300 r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode[1]_i_1/O
                         net (fo=1, routed)           0.467     2.767    design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode[1]_i_1_n_0
    SLICE_X42Y83         FDRE                                         r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=37, routed)          1.508     8.488    design_1_i/ps2_top_0/inst/u_PS2_decoder/i_CLK100MHZ
    SLICE_X42Y83         FDRE                                         r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode_reg[1]/C
                         clock pessimism              0.575     9.063    
                         clock uncertainty           -0.074     8.989    
    SLICE_X42Y83         FDRE (Setup_fdre_C_D)       -0.028     8.961    design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode_reg[1]
  -------------------------------------------------------------------
                         required time                          8.961    
                         arrival time                          -2.767    
  -------------------------------------------------------------------
                         slack                                  6.194    

Slack (MET) :             6.200ns  (required time - arrival time)
  Source:                 design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@10.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.297ns  (logic 0.704ns (21.353%)  route 2.593ns (78.647%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 8.490 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=37, routed)          1.630    -0.910    design_1_i/ps2_top_0/inst/u_PS2_decoder/i_CLK100MHZ
    SLICE_X43Y86         FDRE                                         r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[16]/Q
                         net (fo=2, routed)           0.833     0.380    design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv[16]
    SLICE_X42Y87         LUT4 (Prop_lut4_I1_O)        0.124     0.504 f  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode[2]_i_6/O
                         net (fo=1, routed)           0.806     1.309    design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode[2]_i_6_n_0
    SLICE_X42Y85         LUT5 (Prop_lut5_I2_O)        0.124     1.433 r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode[2]_i_3/O
                         net (fo=22, routed)          0.954     2.387    design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv[19]_i_1_n_0
    SLICE_X43Y86         FDRE                                         r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=37, routed)          1.510     8.490    design_1_i/ps2_top_0/inst/u_PS2_decoder/i_CLK100MHZ
    SLICE_X43Y86         FDRE                                         r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[13]/C
                         clock pessimism              0.600     9.090    
                         clock uncertainty           -0.074     9.016    
    SLICE_X43Y86         FDRE (Setup_fdre_C_R)       -0.429     8.587    design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[13]
  -------------------------------------------------------------------
                         required time                          8.587    
                         arrival time                          -2.387    
  -------------------------------------------------------------------
                         slack                                  6.200    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=37, routed)          0.563    -0.601    design_1_i/ps2_top_0/inst/u_PS2_decoder/i_CLK100MHZ
    SLICE_X42Y83         FDRE                                         r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.437 f  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[0]/Q
                         net (fo=3, routed)           0.175    -0.262    design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv[0]
    SLICE_X42Y83         LUT1 (Prop_lut1_I0_O)        0.043    -0.219 r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_0[0]
    SLICE_X42Y83         FDRE                                         r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=37, routed)          0.831    -0.842    design_1_i/ps2_top_0/inst/u_PS2_decoder/i_CLK100MHZ
    SLICE_X42Y83         FDRE                                         r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[0]/C
                         clock pessimism              0.241    -0.601    
    SLICE_X42Y83         FDRE (Hold_fdre_C_D)         0.133    -0.468    design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[0]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=37, routed)          0.564    -0.600    design_1_i/ps2_top_0/inst/u_PS2_decoder/i_CLK100MHZ
    SLICE_X43Y85         FDRE                                         r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[12]/Q
                         net (fo=2, routed)           0.120    -0.339    design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv[12]
    SLICE_X43Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.231 r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv0_carry__1/O[3]
                         net (fo=1, routed)           0.000    -0.231    design_1_i/ps2_top_0/inst/u_PS2_decoder/data0[12]
    SLICE_X43Y85         FDRE                                         r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=37, routed)          0.833    -0.840    design_1_i/ps2_top_0/inst/u_PS2_decoder/i_CLK100MHZ
    SLICE_X43Y85         FDRE                                         r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[12]/C
                         clock pessimism              0.240    -0.600    
    SLICE_X43Y85         FDRE (Hold_fdre_C_D)         0.105    -0.495    design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=37, routed)          0.564    -0.600    design_1_i/ps2_top_0/inst/u_PS2_decoder/i_CLK100MHZ
    SLICE_X43Y86         FDRE                                         r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[16]/Q
                         net (fo=2, routed)           0.120    -0.339    design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv[16]
    SLICE_X43Y86         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.231 r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv0_carry__2/O[3]
                         net (fo=1, routed)           0.000    -0.231    design_1_i/ps2_top_0/inst/u_PS2_decoder/data0[16]
    SLICE_X43Y86         FDRE                                         r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=37, routed)          0.833    -0.840    design_1_i/ps2_top_0/inst/u_PS2_decoder/i_CLK100MHZ
    SLICE_X43Y86         FDRE                                         r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[16]/C
                         clock pessimism              0.240    -0.600    
    SLICE_X43Y86         FDRE (Hold_fdre_C_D)         0.105    -0.495    design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[16]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=37, routed)          0.563    -0.601    design_1_i/ps2_top_0/inst/u_PS2_decoder/i_CLK100MHZ
    SLICE_X43Y83         FDRE                                         r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[4]/Q
                         net (fo=2, routed)           0.120    -0.340    design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv[4]
    SLICE_X43Y83         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.232 r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.232    design_1_i/ps2_top_0/inst/u_PS2_decoder/data0[4]
    SLICE_X43Y83         FDRE                                         r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=37, routed)          0.831    -0.842    design_1_i/ps2_top_0/inst/u_PS2_decoder/i_CLK100MHZ
    SLICE_X43Y83         FDRE                                         r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[4]/C
                         clock pessimism              0.241    -0.601    
    SLICE_X43Y83         FDRE (Hold_fdre_C_D)         0.105    -0.496    design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[4]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=37, routed)          0.564    -0.600    design_1_i/ps2_top_0/inst/u_PS2_decoder/i_CLK100MHZ
    SLICE_X43Y84         FDRE                                         r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[8]/Q
                         net (fo=2, routed)           0.120    -0.339    design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv[8]
    SLICE_X43Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.231 r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv0_carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.231    design_1_i/ps2_top_0/inst/u_PS2_decoder/data0[8]
    SLICE_X43Y84         FDRE                                         r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=37, routed)          0.832    -0.841    design_1_i/ps2_top_0/inst/u_PS2_decoder/i_CLK100MHZ
    SLICE_X43Y84         FDRE                                         r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[8]/C
                         clock pessimism              0.241    -0.600    
    SLICE_X43Y84         FDRE (Hold_fdre_C_D)         0.105    -0.495    design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[8]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=37, routed)          0.564    -0.600    design_1_i/ps2_top_0/inst/u_PS2_decoder/i_CLK100MHZ
    SLICE_X43Y86         FDRE                                         r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[13]/Q
                         net (fo=2, routed)           0.116    -0.343    design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv[13]
    SLICE_X43Y86         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.228 r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv0_carry__2/O[0]
                         net (fo=1, routed)           0.000    -0.228    design_1_i/ps2_top_0/inst/u_PS2_decoder/data0[13]
    SLICE_X43Y86         FDRE                                         r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=37, routed)          0.833    -0.840    design_1_i/ps2_top_0/inst/u_PS2_decoder/i_CLK100MHZ
    SLICE_X43Y86         FDRE                                         r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[13]/C
                         clock pessimism              0.240    -0.600    
    SLICE_X43Y86         FDRE (Hold_fdre_C_D)         0.105    -0.495    design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[13]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=37, routed)          0.564    -0.600    design_1_i/ps2_top_0/inst/u_PS2_decoder/i_CLK100MHZ
    SLICE_X43Y84         FDRE                                         r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[5]/Q
                         net (fo=2, routed)           0.116    -0.343    design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv[5]
    SLICE_X43Y84         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.228 r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv0_carry__0/O[0]
                         net (fo=1, routed)           0.000    -0.228    design_1_i/ps2_top_0/inst/u_PS2_decoder/data0[5]
    SLICE_X43Y84         FDRE                                         r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=37, routed)          0.832    -0.841    design_1_i/ps2_top_0/inst/u_PS2_decoder/i_CLK100MHZ
    SLICE_X43Y84         FDRE                                         r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[5]/C
                         clock pessimism              0.241    -0.600    
    SLICE_X43Y84         FDRE (Hold_fdre_C_D)         0.105    -0.495    design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[5]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=37, routed)          0.564    -0.600    design_1_i/ps2_top_0/inst/u_PS2_decoder/i_CLK100MHZ
    SLICE_X43Y85         FDRE                                         r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[9]/Q
                         net (fo=2, routed)           0.116    -0.343    design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv[9]
    SLICE_X43Y85         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.228 r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv0_carry__1/O[0]
                         net (fo=1, routed)           0.000    -0.228    design_1_i/ps2_top_0/inst/u_PS2_decoder/data0[9]
    SLICE_X43Y85         FDRE                                         r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=37, routed)          0.833    -0.840    design_1_i/ps2_top_0/inst/u_PS2_decoder/i_CLK100MHZ
    SLICE_X43Y85         FDRE                                         r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[9]/C
                         clock pessimism              0.240    -0.600    
    SLICE_X43Y85         FDRE (Hold_fdre_C_D)         0.105    -0.495    design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[9]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=37, routed)          0.565    -0.599    design_1_i/ps2_top_0/inst/u_PS2_decoder/i_CLK100MHZ
    SLICE_X43Y87         FDRE                                         r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[17]/Q
                         net (fo=2, routed)           0.116    -0.342    design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv[17]
    SLICE_X43Y87         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.227 r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv0_carry__3/O[0]
                         net (fo=1, routed)           0.000    -0.227    design_1_i/ps2_top_0/inst/u_PS2_decoder/data0[17]
    SLICE_X43Y87         FDRE                                         r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=37, routed)          0.834    -0.839    design_1_i/ps2_top_0/inst/u_PS2_decoder/i_CLK100MHZ
    SLICE_X43Y87         FDRE                                         r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[17]/C
                         clock pessimism              0.240    -0.599    
    SLICE_X43Y87         FDRE (Hold_fdre_C_D)         0.105    -0.494    design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[17]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=37, routed)          0.564    -0.600    design_1_i/ps2_top_0/inst/u_PS2_decoder/i_CLK100MHZ
    SLICE_X43Y85         FDRE                                         r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[11]/Q
                         net (fo=2, routed)           0.120    -0.339    design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv[11]
    SLICE_X43Y85         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.228 r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv0_carry__1/O[2]
                         net (fo=1, routed)           0.000    -0.228    design_1_i/ps2_top_0/inst/u_PS2_decoder/data0[11]
    SLICE_X43Y85         FDRE                                         r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=37, routed)          0.833    -0.840    design_1_i/ps2_top_0/inst/u_PS2_decoder/i_CLK100MHZ
    SLICE_X43Y85         FDRE                                         r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[11]/C
                         clock pessimism              0.240    -0.600    
    SLICE_X43Y85         FDRE (Hold_fdre_C_D)         0.105    -0.495    design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y91     design_1_i/ps2_top_0/inst/r_CLK50MHZ_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y58     design_1_i/ps2_top_0/inst/r_led_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y58     design_1_i/ps2_top_0/inst/r_led_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y66     design_1_i/ps2_top_0/inst/r_led_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y66     design_1_i/ps2_top_0/inst/r_led_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y69     design_1_i/ps2_top_0/inst/r_led_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y83     design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y85     design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y58     design_1_i/ps2_top_0/inst/r_led_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y58     design_1_i/ps2_top_0/inst/r_led_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y69     design_1_i/ps2_top_0/inst/r_led_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y83     design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y83     design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y83     design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y83     design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y83     design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y84     design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y84     design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y83     design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y83     design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y83     design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y83     design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y83     design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y84     design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y84     design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y84     design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y84     design_1_i/ps2_top_0/inst/u_PS2_decoder/r_clkdiv_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y83     design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y19   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        7.985ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.985ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_vga_0/inst/address_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.407ns  (logic 0.580ns (5.085%)  route 10.827ns (94.915%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.275ns = ( 18.725 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.611    -0.929    design_1_i/ov7670_vga_0/inst/clk25
    SLICE_X49Y115        FDRE                                         r  design_1_i/ov7670_vga_0/inst/address_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y115        FDRE (Prop_fdre_C_Q)         0.456    -0.473 r  design_1_i/ov7670_vga_0/inst/address_reg[17]/Q
                         net (fo=82, routed)          5.310     4.837    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addrb[16]
    SLICE_X68Y83         LUT2 (Prop_lut2_I1_O)        0.124     4.961 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_enb_inferred__2/i_/O
                         net (fo=4, routed)           5.517    10.478    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/ENB
    RAMB36_X2Y36         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=798, routed)         1.745    18.725    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y36         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.395    19.120    
                         clock uncertainty           -0.215    18.905    
    RAMB36_X2Y36         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    18.462    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         18.462    
                         arrival time                         -10.478    
  -------------------------------------------------------------------
                         slack                                  7.985    

Slack (MET) :             8.783ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_vga_0/inst/address_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.448ns  (logic 0.456ns (4.364%)  route 9.992ns (95.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 18.690 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.613    -0.927    design_1_i/ov7670_vga_0/inst/clk25
    SLICE_X49Y114        FDRE                                         r  design_1_i/ov7670_vga_0/inst/address_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.471 r  design_1_i/ov7670_vga_0/inst/address_reg[13]/Q
                         net (fo=90, routed)          9.992     9.521    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=798, routed)         1.710    18.690    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.395    19.085    
                         clock uncertainty           -0.215    18.870    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    18.304    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         18.304    
                         arrival time                          -9.521    
  -------------------------------------------------------------------
                         slack                                  8.783    

Slack (MET) :             9.123ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_vga_0/inst/address_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.110ns  (logic 0.456ns (4.510%)  route 9.654ns (95.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 18.692 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.613    -0.927    design_1_i/ov7670_vga_0/inst/clk25
    SLICE_X49Y114        FDRE                                         r  design_1_i/ov7670_vga_0/inst/address_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.471 r  design_1_i/ov7670_vga_0/inst/address_reg[13]/Q
                         net (fo=90, routed)          9.654     9.183    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=798, routed)         1.712    18.692    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.395    19.087    
                         clock uncertainty           -0.215    18.872    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    18.306    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         18.306    
                         arrival time                          -9.183    
  -------------------------------------------------------------------
                         slack                                  9.123    

Slack (MET) :             9.147ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_vga_0/inst/address_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.145ns  (logic 0.580ns (5.717%)  route 9.565ns (94.283%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 18.625 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.611    -0.929    design_1_i/ov7670_vga_0/inst/clk25
    SLICE_X49Y115        FDRE                                         r  design_1_i/ov7670_vga_0/inst/address_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y115        FDRE (Prop_fdre_C_Q)         0.456    -0.473 r  design_1_i/ov7670_vga_0/inst/address_reg[18]/Q
                         net (fo=82, routed)          9.123     8.650    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[5]
    SLICE_X82Y97         LUT6 (Prop_lut6_I2_O)        0.124     8.774 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_inferred__56/i_/O
                         net (fo=1, routed)           0.441     9.216    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X3Y19         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=798, routed)         1.646    18.625    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y19         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.395    19.020    
                         clock uncertainty           -0.215    18.806    
    RAMB36_X3Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    18.363    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.363    
                         arrival time                          -9.216    
  -------------------------------------------------------------------
                         slack                                  9.147    

Slack (MET) :             9.298ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_vga_0/inst/address_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.772ns  (logic 0.456ns (4.666%)  route 9.316ns (95.334%))
  Logic Levels:           0  
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 18.528 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.613    -0.927    design_1_i/ov7670_vga_0/inst/clk25
    SLICE_X49Y114        FDRE                                         r  design_1_i/ov7670_vga_0/inst/address_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.471 r  design_1_i/ov7670_vga_0/inst/address_reg[13]/Q
                         net (fo=90, routed)          9.316     8.845    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X1Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=798, routed)         1.549    18.528    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.395    18.923    
                         clock uncertainty           -0.215    18.709    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    18.143    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         18.143    
                         arrival time                          -8.845    
  -------------------------------------------------------------------
                         slack                                  9.298    

Slack (MET) :             9.439ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_vga_0/inst/address_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.846ns  (logic 0.456ns (4.631%)  route 9.390ns (95.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 18.743 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.613    -0.927    design_1_i/ov7670_vga_0/inst/clk25
    SLICE_X49Y114        FDRE                                         r  design_1_i/ov7670_vga_0/inst/address_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.471 r  design_1_i/ov7670_vga_0/inst/address_reg[13]/Q
                         net (fo=90, routed)          9.390     8.919    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X2Y9          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=798, routed)         1.763    18.743    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.395    19.138    
                         clock uncertainty           -0.215    18.923    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    18.357    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         18.357    
                         arrival time                          -8.919    
  -------------------------------------------------------------------
                         slack                                  9.439    

Slack (MET) :             9.514ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_vga_0/inst/address_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.763ns  (logic 0.580ns (5.941%)  route 9.183ns (94.059%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 18.610 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.611    -0.929    design_1_i/ov7670_vga_0/inst/clk25
    SLICE_X49Y115        FDRE                                         r  design_1_i/ov7670_vga_0/inst/address_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y115        FDRE (Prop_fdre_C_Q)         0.456    -0.473 r  design_1_i/ov7670_vga_0/inst/address_reg[18]/Q
                         net (fo=82, routed)          8.741     8.268    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/addrb[17]
    SLICE_X82Y102        LUT6 (Prop_lut6_I4_O)        0.124     8.392 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__3/O
                         net (fo=1, routed)           0.441     8.833    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/enb_array[55]
    RAMB36_X3Y20         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=798, routed)         1.630    18.610    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y20         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.395    19.005    
                         clock uncertainty           -0.215    18.790    
    RAMB36_X3Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    18.347    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.347    
                         arrival time                          -8.833    
  -------------------------------------------------------------------
                         slack                                  9.514    

Slack (MET) :             9.635ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_vga_0/inst/address_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.434ns  (logic 0.456ns (4.834%)  route 8.978ns (95.166%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 18.527 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.613    -0.927    design_1_i/ov7670_vga_0/inst/clk25
    SLICE_X49Y114        FDRE                                         r  design_1_i/ov7670_vga_0/inst/address_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.471 r  design_1_i/ov7670_vga_0/inst/address_reg[13]/Q
                         net (fo=90, routed)          8.978     8.507    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X1Y11         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=798, routed)         1.548    18.527    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y11         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.395    18.922    
                         clock uncertainty           -0.215    18.708    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    18.142    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         18.142    
                         arrival time                          -8.507    
  -------------------------------------------------------------------
                         slack                                  9.635    

Slack (MET) :             9.646ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_vga_0/inst/address_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.508ns  (logic 0.456ns (4.796%)  route 9.052ns (95.204%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 18.612 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.613    -0.927    design_1_i/ov7670_vga_0/inst/clk25
    SLICE_X49Y114        FDRE                                         r  design_1_i/ov7670_vga_0/inst/address_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.471 r  design_1_i/ov7670_vga_0/inst/address_reg[13]/Q
                         net (fo=90, routed)          9.052     8.581    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=798, routed)         1.633    18.612    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.395    19.007    
                         clock uncertainty           -0.215    18.793    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    18.227    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         18.227    
                         arrival time                          -8.581    
  -------------------------------------------------------------------
                         slack                                  9.646    

Slack (MET) :             9.700ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_vga_0/inst/address_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.580ns  (logic 0.580ns (6.054%)  route 9.000ns (93.946%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 18.613 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.611    -0.929    design_1_i/ov7670_vga_0/inst/clk25
    SLICE_X49Y115        FDRE                                         r  design_1_i/ov7670_vga_0/inst/address_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y115        FDRE (Prop_fdre_C_Q)         0.456    -0.473 f  design_1_i/ov7670_vga_0/inst/address_reg[17]/Q
                         net (fo=82, routed)          6.217     5.744    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addrb[16]
    SLICE_X53Y74         LUT2 (Prop_lut2_I1_O)        0.124     5.868 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_enb/O
                         net (fo=4, routed)           2.783     8.651    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/ENB
    RAMB36_X3Y13         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=798, routed)         1.634    18.613    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y13         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.395    19.008    
                         clock uncertainty           -0.215    18.794    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    18.351    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         18.351    
                         arrival time                          -8.651    
  -------------------------------------------------------------------
                         slack                                  9.700    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_vga_0/inst/address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.141ns (17.573%)  route 0.661ns (82.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.558    -0.606    design_1_i/ov7670_vga_0/inst/clk25
    SLICE_X49Y111        FDRE                                         r  design_1_i/ov7670_vga_0/inst/address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  design_1_i/ov7670_vga_0/inst/address_reg[2]/Q
                         net (fo=89, routed)          0.661     0.196    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X0Y20         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=798, routed)         0.883    -0.790    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y20         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.557    -0.233    
                         clock uncertainty            0.215    -0.019    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.183     0.164    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.164    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_vga_0/inst/address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.141ns (17.664%)  route 0.657ns (82.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.558    -0.606    design_1_i/ov7670_vga_0/inst/clk25
    SLICE_X49Y111        FDRE                                         r  design_1_i/ov7670_vga_0/inst/address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  design_1_i/ov7670_vga_0/inst/address_reg[3]/Q
                         net (fo=89, routed)          0.657     0.192    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y23         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=798, routed)         0.875    -0.798    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y23         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.241    
                         clock uncertainty            0.215    -0.027    
    RAMB36_X0Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     0.156    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.156    
                         arrival time                           0.192    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_vga_0/inst/address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.141ns (17.465%)  route 0.666ns (82.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.558    -0.606    design_1_i/ov7670_vga_0/inst/clk25
    SLICE_X49Y111        FDRE                                         r  design_1_i/ov7670_vga_0/inst/address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  design_1_i/ov7670_vga_0/inst/address_reg[1]/Q
                         net (fo=89, routed)          0.666     0.201    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y20         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=798, routed)         0.883    -0.790    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y20         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.557    -0.233    
                         clock uncertainty            0.215    -0.019    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                      0.183     0.164    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.164    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_vga_0/inst/address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.141ns (17.079%)  route 0.685ns (82.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.558    -0.606    design_1_i/ov7670_vga_0/inst/clk25
    SLICE_X49Y111        FDRE                                         r  design_1_i/ov7670_vga_0/inst/address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  design_1_i/ov7670_vga_0/inst/address_reg[3]/Q
                         net (fo=89, routed)          0.685     0.219    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y21         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=798, routed)         0.882    -0.791    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y21         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.557    -0.234    
                         clock uncertainty            0.215    -0.020    
    RAMB36_X0Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183     0.163    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.163    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_vga_0/inst/address_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.141ns (16.565%)  route 0.710ns (83.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.556    -0.608    design_1_i/ov7670_vga_0/inst/clk25
    SLICE_X49Y114        FDRE                                         r  design_1_i/ov7670_vga_0/inst/address_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  design_1_i/ov7670_vga_0/inst/address_reg[13]/Q
                         net (fo=90, routed)          0.710     0.243    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X0Y21         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=798, routed)         0.882    -0.791    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y21         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.557    -0.234    
                         clock uncertainty            0.215    -0.020    
    RAMB36_X0Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     0.163    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.163    
                         arrival time                           0.243    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_vga_0/inst/address_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.141ns (16.443%)  route 0.716ns (83.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.557    -0.607    design_1_i/ov7670_vga_0/inst/clk25
    SLICE_X49Y112        FDRE                                         r  design_1_i/ov7670_vga_0/inst/address_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  design_1_i/ov7670_vga_0/inst/address_reg[7]/Q
                         net (fo=89, routed)          0.716     0.250    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X0Y26         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=798, routed)         0.873    -0.800    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y26         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.215    -0.029    
    RAMB36_X0Y26         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     0.154    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.154    
                         arrival time                           0.250    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_vga_0/inst/address_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.141ns (15.922%)  route 0.745ns (84.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.556    -0.608    design_1_i/ov7670_vga_0/inst/clk25
    SLICE_X49Y113        FDRE                                         r  design_1_i/ov7670_vga_0/inst/address_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  design_1_i/ov7670_vga_0/inst/address_reg[11]/Q
                         net (fo=89, routed)          0.745     0.277    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X0Y19         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=798, routed)         0.888    -0.785    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y19         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.557    -0.228    
                         clock uncertainty            0.215    -0.014    
    RAMB36_X0Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     0.169    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.169    
                         arrival time                           0.277    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_vga_0/inst/address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.141ns (16.014%)  route 0.739ns (83.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.557    -0.607    design_1_i/ov7670_vga_0/inst/clk25
    SLICE_X49Y112        FDRE                                         r  design_1_i/ov7670_vga_0/inst/address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  design_1_i/ov7670_vga_0/inst/address_reg[5]/Q
                         net (fo=89, routed)          0.739     0.273    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X0Y21         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=798, routed)         0.882    -0.791    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y21         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.557    -0.234    
                         clock uncertainty            0.215    -0.020    
    RAMB36_X0Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     0.163    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.163    
                         arrival time                           0.273    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_vga_0/inst/address_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.141ns (15.872%)  route 0.747ns (84.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.556    -0.608    design_1_i/ov7670_vga_0/inst/clk25
    SLICE_X49Y114        FDRE                                         r  design_1_i/ov7670_vga_0/inst/address_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  design_1_i/ov7670_vga_0/inst/address_reg[12]/Q
                         net (fo=89, routed)          0.747     0.280    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X0Y21         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=798, routed)         0.882    -0.791    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y21         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.557    -0.234    
                         clock uncertainty            0.215    -0.020    
    RAMB36_X0Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     0.163    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.163    
                         arrival time                           0.280    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_vga_0/inst/address_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.141ns (15.744%)  route 0.755ns (84.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.556    -0.608    design_1_i/ov7670_vga_0/inst/clk25
    SLICE_X49Y113        FDRE                                         r  design_1_i/ov7670_vga_0/inst/address_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  design_1_i/ov7670_vga_0/inst/address_reg[9]/Q
                         net (fo=89, routed)          0.755     0.287    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X0Y21         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=798, routed)         0.882    -0.791    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y21         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.557    -0.234    
                         clock uncertainty            0.215    -0.020    
    RAMB36_X0Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     0.163    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.163    
                         arrival time                           0.287    
  -------------------------------------------------------------------
                         slack                                  0.124    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            2  Failing Endpoints,  Worst Slack       -0.315ns,  Total Violation       -0.470ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.018ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.315ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ov7670_vga_0/inst/vga_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        19.679ns  (logic 7.723ns (39.246%)  route 11.956ns (60.754%))
  Logic Levels:           24  (CARRY4=7 LUT3=3 LUT4=3 LUT5=2 LUT6=8 RAMB36E1=1)
  Clock Path Skew:        -0.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.485 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.666ns = ( 19.334 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=798, routed)         1.874    19.334    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y35         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y35         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028    20.362 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065    20.427    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X2Y36         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    20.852 f  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.903    23.755    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUTB[0]
    SLICE_X63Y115        LUT6 (Prop_lut6_I0_O)        0.124    23.879 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=14, routed)          0.839    24.718    design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum1__39_carry_i_4_n_0
    SLICE_X63Y116        LUT4 (Prop_lut4_I3_O)        0.124    24.842 r  design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum1__39_carry__0_i_7/O
                         net (fo=1, routed)           0.000    24.842    design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum1__39_carry__0_i_7_n_0
    SLICE_X63Y116        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    25.422 r  design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum1__39_carry__0/O[2]
                         net (fo=2, routed)           1.051    26.473    design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum1[6]
    SLICE_X59Y117        LUT3 (Prop_lut3_I2_O)        0.332    26.805 r  design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum__0_carry__0_i_1/O
                         net (fo=2, routed)           0.690    27.494    design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum__0_carry__0_i_1_n_0
    SLICE_X59Y117        LUT4 (Prop_lut4_I3_O)        0.327    27.821 r  design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    27.821    design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum__0_carry__0_i_5_n_0
    SLICE_X59Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.222 r  design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.222    design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum__0_carry__0_n_0
    SLICE_X59Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.535 r  design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum__0_carry__1/O[3]
                         net (fo=21, routed)          1.017    29.552    design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum[11]
    SLICE_X59Y114        LUT3 (Prop_lut3_I0_O)        0.306    29.858 r  design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit_carry_i_7/O
                         net (fo=1, routed)           0.000    29.858    design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit_carry_i_7_n_0
    SLICE_X59Y114        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    30.438 r  design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit_carry/O[2]
                         net (fo=3, routed)           0.686    31.124    design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit_carry_n_5
    SLICE_X58Y114        LUT3 (Prop_lut3_I0_O)        0.302    31.426 r  design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__17_carry__0_i_2/O
                         net (fo=1, routed)           0.000    31.426    design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__17_carry__0_i_2_n_0
    SLICE_X58Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.802 r  design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__17_carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.802    design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__17_carry__0_n_0
    SLICE_X58Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    32.125 r  design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__17_carry__1/O[1]
                         net (fo=3, routed)           0.967    33.092    design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__17_carry__1_n_6
    SLICE_X60Y112        LUT4 (Prop_lut4_I1_O)        0.306    33.398 r  design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__45_carry__1_i_5/O
                         net (fo=1, routed)           0.000    33.398    design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__45_carry__1_i_5_n_0
    SLICE_X60Y112        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    33.972 r  design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__45_carry__1/CO[2]
                         net (fo=4, routed)           0.723    34.695    design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__45_carry__1_n_1
    SLICE_X57Y105        LUT6 (Prop_lut6_I5_O)        0.310    35.005 r  design_1_i/rgb444_to_gray_12bit_0/inst/pixel_out[2]_INST_0/O
                         net (fo=3, routed)           0.514    35.519    design_1_i/ov7670_vga_0/inst/frame_pixel_m1[10]
    SLICE_X56Y103        LUT5 (Prop_lut5_I0_O)        0.124    35.643 r  design_1_i/ov7670_vga_0/inst/vga_red[2]_i_73/O
                         net (fo=1, routed)           0.433    36.076    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/p_0_in[0]
    SLICE_X57Y102        LUT6 (Prop_lut6_I5_O)        0.124    36.200 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_27/O
                         net (fo=5, routed)           0.604    36.804    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_27_n_0
    SLICE_X57Y101        LUT6 (Prop_lut6_I5_O)        0.124    36.928 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_23/O
                         net (fo=1, routed)           0.290    37.218    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_23_n_0
    SLICE_X57Y100        LUT6 (Prop_lut6_I1_O)        0.124    37.342 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_6/O
                         net (fo=3, routed)           0.175    37.517    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_6_n_0
    SLICE_X57Y100        LUT6 (Prop_lut6_I3_O)        0.124    37.641 f  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_31/O
                         net (fo=1, routed)           0.547    38.188    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_31_n_0
    SLICE_X57Y99         LUT6 (Prop_lut6_I4_O)        0.124    38.312 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_8/O
                         net (fo=1, routed)           0.149    38.461    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_8_n_0
    SLICE_X57Y99         LUT5 (Prop_lut5_I1_O)        0.124    38.585 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_2/O
                         net (fo=1, routed)           0.303    38.888    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_2_n_0
    SLICE_X55Y99         LUT6 (Prop_lut6_I1_O)        0.124    39.012 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_1/O
                         net (fo=1, routed)           0.000    39.012    design_1_i/ov7670_vga_0/inst/U_gui_element_rom_n_10
    SLICE_X55Y99         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.505    38.485    design_1_i/ov7670_vga_0/inst/clk25
    SLICE_X55Y99         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_red_reg[2]/C
                         clock pessimism              0.395    38.880    
                         clock uncertainty           -0.215    38.665    
    SLICE_X55Y99         FDRE (Setup_fdre_C_D)        0.032    38.697    design_1_i/ov7670_vga_0/inst/vga_red_reg[2]
  -------------------------------------------------------------------
                         required time                         38.697    
                         arrival time                         -39.012    
  -------------------------------------------------------------------
                         slack                                 -0.315    

Slack (VIOLATED) :        -0.156ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ov7670_vga_0/inst/vga_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        19.501ns  (logic 7.723ns (39.602%)  route 11.778ns (60.398%))
  Logic Levels:           24  (CARRY4=7 LUT3=3 LUT4=3 LUT5=2 LUT6=8 RAMB36E1=1)
  Clock Path Skew:        -0.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 38.468 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.666ns = ( 19.334 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=798, routed)         1.874    19.334    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y35         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y35         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028    20.362 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065    20.427    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X2Y36         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    20.852 f  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.903    23.755    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUTB[0]
    SLICE_X63Y115        LUT6 (Prop_lut6_I0_O)        0.124    23.879 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=14, routed)          0.839    24.718    design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum1__39_carry_i_4_n_0
    SLICE_X63Y116        LUT4 (Prop_lut4_I3_O)        0.124    24.842 r  design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum1__39_carry__0_i_7/O
                         net (fo=1, routed)           0.000    24.842    design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum1__39_carry__0_i_7_n_0
    SLICE_X63Y116        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    25.422 r  design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum1__39_carry__0/O[2]
                         net (fo=2, routed)           1.051    26.473    design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum1[6]
    SLICE_X59Y117        LUT3 (Prop_lut3_I2_O)        0.332    26.805 r  design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum__0_carry__0_i_1/O
                         net (fo=2, routed)           0.690    27.494    design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum__0_carry__0_i_1_n_0
    SLICE_X59Y117        LUT4 (Prop_lut4_I3_O)        0.327    27.821 r  design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    27.821    design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum__0_carry__0_i_5_n_0
    SLICE_X59Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.222 r  design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.222    design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum__0_carry__0_n_0
    SLICE_X59Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.535 r  design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum__0_carry__1/O[3]
                         net (fo=21, routed)          1.017    29.552    design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum[11]
    SLICE_X59Y114        LUT3 (Prop_lut3_I0_O)        0.306    29.858 r  design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit_carry_i_7/O
                         net (fo=1, routed)           0.000    29.858    design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit_carry_i_7_n_0
    SLICE_X59Y114        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    30.438 r  design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit_carry/O[2]
                         net (fo=3, routed)           0.686    31.124    design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit_carry_n_5
    SLICE_X58Y114        LUT3 (Prop_lut3_I0_O)        0.302    31.426 r  design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__17_carry__0_i_2/O
                         net (fo=1, routed)           0.000    31.426    design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__17_carry__0_i_2_n_0
    SLICE_X58Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.802 r  design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__17_carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.802    design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__17_carry__0_n_0
    SLICE_X58Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    32.125 r  design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__17_carry__1/O[1]
                         net (fo=3, routed)           0.967    33.092    design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__17_carry__1_n_6
    SLICE_X60Y112        LUT4 (Prop_lut4_I1_O)        0.306    33.398 r  design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__45_carry__1_i_5/O
                         net (fo=1, routed)           0.000    33.398    design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__45_carry__1_i_5_n_0
    SLICE_X60Y112        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    33.972 r  design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__45_carry__1/CO[2]
                         net (fo=4, routed)           0.755    34.727    design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__45_carry__1_n_1
    SLICE_X57Y104        LUT6 (Prop_lut6_I5_O)        0.310    35.037 r  design_1_i/rgb444_to_gray_12bit_0/inst/pixel_out[1]_INST_0/O
                         net (fo=3, routed)           0.378    35.415    design_1_i/ov7670_vga_0/inst/frame_pixel_m1[5]
    SLICE_X56Y104        LUT5 (Prop_lut5_I0_O)        0.124    35.539 r  design_1_i/ov7670_vga_0/inst/vga_green[1]_i_18/O
                         net (fo=1, routed)           0.292    35.831    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/p_1_in__0[0]
    SLICE_X57Y103        LUT6 (Prop_lut6_I5_O)        0.124    35.955 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[1]_i_10/O
                         net (fo=5, routed)           0.606    36.561    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[1]_i_10_n_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I5_O)        0.124    36.685 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[1]_i_7/O
                         net (fo=1, routed)           0.306    36.991    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[1]_i_7_n_0
    SLICE_X56Y101        LUT6 (Prop_lut6_I1_O)        0.124    37.115 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[1]_i_4/O
                         net (fo=3, routed)           0.335    37.450    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[1]_i_4_n_0
    SLICE_X56Y100        LUT6 (Prop_lut6_I4_O)        0.124    37.574 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[1]_i_11/O
                         net (fo=1, routed)           0.432    38.006    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[1]_i_11_n_0
    SLICE_X54Y100        LUT6 (Prop_lut6_I0_O)        0.124    38.130 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[1]_i_5/O
                         net (fo=1, routed)           0.165    38.295    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[1]_i_5_n_0
    SLICE_X54Y100        LUT5 (Prop_lut5_I1_O)        0.124    38.419 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[1]_i_2/O
                         net (fo=1, routed)           0.292    38.711    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[1]_i_2_n_0
    SLICE_X55Y100        LUT6 (Prop_lut6_I1_O)        0.124    38.835 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[1]_i_1/O
                         net (fo=1, routed)           0.000    38.835    design_1_i/ov7670_vga_0/inst/U_gui_element_rom_n_7
    SLICE_X55Y100        FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.489    38.468    design_1_i/ov7670_vga_0/inst/clk25
    SLICE_X55Y100        FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_green_reg[1]/C
                         clock pessimism              0.395    38.863    
                         clock uncertainty           -0.215    38.649    
    SLICE_X55Y100        FDRE (Setup_fdre_C_D)        0.031    38.680    design_1_i/ov7670_vga_0/inst/vga_green_reg[1]
  -------------------------------------------------------------------
                         required time                         38.680    
                         arrival time                         -38.835    
  -------------------------------------------------------------------
                         slack                                 -0.156    

Slack (MET) :             0.054ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ov7670_vga_0/inst/vga_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        19.309ns  (logic 7.599ns (39.354%)  route 11.710ns (60.646%))
  Logic Levels:           23  (CARRY4=7 LUT3=3 LUT4=3 LUT5=1 LUT6=8 RAMB36E1=1)
  Clock Path Skew:        -0.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.485 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.666ns = ( 19.334 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=798, routed)         1.874    19.334    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y35         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y35         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028    20.362 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065    20.427    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X2Y36         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    20.852 f  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.903    23.755    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUTB[0]
    SLICE_X63Y115        LUT6 (Prop_lut6_I0_O)        0.124    23.879 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=14, routed)          0.839    24.718    design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum1__39_carry_i_4_n_0
    SLICE_X63Y116        LUT4 (Prop_lut4_I3_O)        0.124    24.842 r  design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum1__39_carry__0_i_7/O
                         net (fo=1, routed)           0.000    24.842    design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum1__39_carry__0_i_7_n_0
    SLICE_X63Y116        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    25.422 r  design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum1__39_carry__0/O[2]
                         net (fo=2, routed)           1.051    26.473    design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum1[6]
    SLICE_X59Y117        LUT3 (Prop_lut3_I2_O)        0.332    26.805 r  design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum__0_carry__0_i_1/O
                         net (fo=2, routed)           0.690    27.494    design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum__0_carry__0_i_1_n_0
    SLICE_X59Y117        LUT4 (Prop_lut4_I3_O)        0.327    27.821 r  design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    27.821    design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum__0_carry__0_i_5_n_0
    SLICE_X59Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.222 r  design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.222    design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum__0_carry__0_n_0
    SLICE_X59Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.535 r  design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum__0_carry__1/O[3]
                         net (fo=21, routed)          1.017    29.552    design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum[11]
    SLICE_X59Y114        LUT3 (Prop_lut3_I0_O)        0.306    29.858 r  design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit_carry_i_7/O
                         net (fo=1, routed)           0.000    29.858    design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit_carry_i_7_n_0
    SLICE_X59Y114        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    30.438 r  design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit_carry/O[2]
                         net (fo=3, routed)           0.686    31.124    design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit_carry_n_5
    SLICE_X58Y114        LUT3 (Prop_lut3_I0_O)        0.302    31.426 r  design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__17_carry__0_i_2/O
                         net (fo=1, routed)           0.000    31.426    design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__17_carry__0_i_2_n_0
    SLICE_X58Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.802 r  design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__17_carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.802    design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__17_carry__0_n_0
    SLICE_X58Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    32.125 r  design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__17_carry__1/O[1]
                         net (fo=3, routed)           0.967    33.092    design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__17_carry__1_n_6
    SLICE_X60Y112        LUT4 (Prop_lut4_I1_O)        0.306    33.398 r  design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__45_carry__1_i_5/O
                         net (fo=1, routed)           0.000    33.398    design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__45_carry__1_i_5_n_0
    SLICE_X60Y112        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    33.972 r  design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__45_carry__1/CO[2]
                         net (fo=4, routed)           0.755    34.727    design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__45_carry__1_n_1
    SLICE_X57Y104        LUT6 (Prop_lut6_I5_O)        0.310    35.037 r  design_1_i/rgb444_to_gray_12bit_0/inst/pixel_out[1]_INST_0/O
                         net (fo=3, routed)           0.596    35.633    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/frame_pixel_m1[8]
    SLICE_X59Y103        LUT6 (Prop_lut6_I3_O)        0.124    35.757 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[1]_i_42/O
                         net (fo=6, routed)           0.337    36.094    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[1]_i_42_n_0
    SLICE_X59Y102        LUT5 (Prop_lut5_I0_O)        0.124    36.218 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[1]_i_78/O
                         net (fo=1, routed)           0.455    36.674    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[1]_i_78_n_0
    SLICE_X58Y100        LUT6 (Prop_lut6_I5_O)        0.124    36.798 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[1]_i_40/O
                         net (fo=2, routed)           0.606    37.404    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[1]_i_40_n_0
    SLICE_X56Y99         LUT6 (Prop_lut6_I3_O)        0.124    37.528 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[1]_i_27/O
                         net (fo=1, routed)           0.300    37.827    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[1]_i_27_n_0
    SLICE_X55Y99         LUT6 (Prop_lut6_I2_O)        0.124    37.951 f  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[1]_i_11/O
                         net (fo=1, routed)           0.149    38.100    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[1]_i_11_n_0
    SLICE_X55Y99         LUT6 (Prop_lut6_I2_O)        0.124    38.224 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[1]_i_3/O
                         net (fo=1, routed)           0.295    38.519    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[1]_i_3_n_0
    SLICE_X52Y99         LUT6 (Prop_lut6_I3_O)        0.124    38.643 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[1]_i_1/O
                         net (fo=1, routed)           0.000    38.643    design_1_i/ov7670_vga_0/inst/U_gui_element_rom_n_11
    SLICE_X52Y99         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.505    38.485    design_1_i/ov7670_vga_0/inst/clk25
    SLICE_X52Y99         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_red_reg[1]/C
                         clock pessimism              0.395    38.880    
                         clock uncertainty           -0.215    38.665    
    SLICE_X52Y99         FDRE (Setup_fdre_C_D)        0.032    38.697    design_1_i/ov7670_vga_0/inst/vga_red_reg[1]
  -------------------------------------------------------------------
                         required time                         38.697    
                         arrival time                         -38.643    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.135ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ov7670_vga_0/inst/vga_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        19.283ns  (logic 7.599ns (39.408%)  route 11.684ns (60.592%))
  Logic Levels:           23  (CARRY4=7 LUT3=3 LUT4=5 LUT5=2 LUT6=5 RAMB36E1=1)
  Clock Path Skew:        -0.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 38.490 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.666ns = ( 19.334 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=798, routed)         1.874    19.334    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y35         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y35         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028    20.362 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065    20.427    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X2Y36         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    20.852 f  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.903    23.755    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUTB[0]
    SLICE_X63Y115        LUT6 (Prop_lut6_I0_O)        0.124    23.879 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=14, routed)          0.839    24.718    design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum1__39_carry_i_4_n_0
    SLICE_X63Y116        LUT4 (Prop_lut4_I3_O)        0.124    24.842 r  design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum1__39_carry__0_i_7/O
                         net (fo=1, routed)           0.000    24.842    design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum1__39_carry__0_i_7_n_0
    SLICE_X63Y116        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    25.422 r  design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum1__39_carry__0/O[2]
                         net (fo=2, routed)           1.051    26.473    design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum1[6]
    SLICE_X59Y117        LUT3 (Prop_lut3_I2_O)        0.332    26.805 r  design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum__0_carry__0_i_1/O
                         net (fo=2, routed)           0.690    27.494    design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum__0_carry__0_i_1_n_0
    SLICE_X59Y117        LUT4 (Prop_lut4_I3_O)        0.327    27.821 r  design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    27.821    design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum__0_carry__0_i_5_n_0
    SLICE_X59Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.222 r  design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.222    design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum__0_carry__0_n_0
    SLICE_X59Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.535 r  design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum__0_carry__1/O[3]
                         net (fo=21, routed)          1.017    29.552    design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum[11]
    SLICE_X59Y114        LUT3 (Prop_lut3_I0_O)        0.306    29.858 r  design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit_carry_i_7/O
                         net (fo=1, routed)           0.000    29.858    design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit_carry_i_7_n_0
    SLICE_X59Y114        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    30.438 r  design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit_carry/O[2]
                         net (fo=3, routed)           0.686    31.124    design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit_carry_n_5
    SLICE_X58Y114        LUT3 (Prop_lut3_I0_O)        0.302    31.426 r  design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__17_carry__0_i_2/O
                         net (fo=1, routed)           0.000    31.426    design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__17_carry__0_i_2_n_0
    SLICE_X58Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.802 r  design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__17_carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.802    design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__17_carry__0_n_0
    SLICE_X58Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    32.125 r  design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__17_carry__1/O[1]
                         net (fo=3, routed)           0.967    33.092    design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__17_carry__1_n_6
    SLICE_X60Y112        LUT4 (Prop_lut4_I1_O)        0.306    33.398 r  design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__45_carry__1_i_5/O
                         net (fo=1, routed)           0.000    33.398    design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__45_carry__1_i_5_n_0
    SLICE_X60Y112        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    33.972 r  design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__45_carry__1/CO[2]
                         net (fo=4, routed)           0.755    34.727    design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__45_carry__1_n_1
    SLICE_X57Y104        LUT6 (Prop_lut6_I5_O)        0.310    35.037 r  design_1_i/rgb444_to_gray_12bit_0/inst/pixel_out[1]_INST_0/O
                         net (fo=3, routed)           0.543    35.580    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/frame_pixel_m1[1]
    SLICE_X61Y101        LUT5 (Prop_lut5_I2_O)        0.124    35.704 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[1]_i_8/O
                         net (fo=3, routed)           0.287    35.991    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[1]_i_8_n_0
    SLICE_X61Y101        LUT5 (Prop_lut5_I3_O)        0.124    36.115 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[1]_i_9/O
                         net (fo=1, routed)           0.627    36.742    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[1]_i_9_n_0
    SLICE_X61Y99         LUT6 (Prop_lut6_I0_O)        0.124    36.866 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[1]_i_7/O
                         net (fo=1, routed)           0.285    37.151    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/p_1_in[1]
    SLICE_X59Y99         LUT4 (Prop_lut4_I1_O)        0.124    37.275 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[1]_i_6/O
                         net (fo=3, routed)           0.457    37.732    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[1]_i_6_n_0
    SLICE_X61Y99         LUT4 (Prop_lut4_I1_O)        0.124    37.856 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[1]_i_5/O
                         net (fo=1, routed)           0.351    38.207    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[1]_i_5_n_0
    SLICE_X60Y99         LUT6 (Prop_lut6_I3_O)        0.124    38.331 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[1]_i_2/O
                         net (fo=1, routed)           0.162    38.493    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[1]_i_2_n_0
    SLICE_X60Y99         LUT6 (Prop_lut6_I2_O)        0.124    38.617 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[1]_i_1/O
                         net (fo=1, routed)           0.000    38.617    design_1_i/ov7670_vga_0/inst/U_gui_element_rom_n_3
    SLICE_X60Y99         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.510    38.490    design_1_i/ov7670_vga_0/inst/clk25
    SLICE_X60Y99         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_blue_reg[1]/C
                         clock pessimism              0.395    38.885    
                         clock uncertainty           -0.215    38.670    
    SLICE_X60Y99         FDRE (Setup_fdre_C_D)        0.081    38.751    design_1_i/ov7670_vga_0/inst/vga_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         38.751    
                         arrival time                         -38.617    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.194ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ov7670_vga_0/inst/vga_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        19.220ns  (logic 7.599ns (39.537%)  route 11.621ns (60.463%))
  Logic Levels:           23  (CARRY4=7 LUT3=3 LUT4=4 LUT5=2 LUT6=6 RAMB36E1=1)
  Clock Path Skew:        -0.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 38.490 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.666ns = ( 19.334 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=798, routed)         1.874    19.334    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y35         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y35         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028    20.362 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065    20.427    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X2Y36         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    20.852 f  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.903    23.755    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUTB[0]
    SLICE_X63Y115        LUT6 (Prop_lut6_I0_O)        0.124    23.879 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=14, routed)          0.839    24.718    design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum1__39_carry_i_4_n_0
    SLICE_X63Y116        LUT4 (Prop_lut4_I3_O)        0.124    24.842 r  design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum1__39_carry__0_i_7/O
                         net (fo=1, routed)           0.000    24.842    design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum1__39_carry__0_i_7_n_0
    SLICE_X63Y116        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    25.422 r  design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum1__39_carry__0/O[2]
                         net (fo=2, routed)           1.051    26.473    design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum1[6]
    SLICE_X59Y117        LUT3 (Prop_lut3_I2_O)        0.332    26.805 r  design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum__0_carry__0_i_1/O
                         net (fo=2, routed)           0.690    27.494    design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum__0_carry__0_i_1_n_0
    SLICE_X59Y117        LUT4 (Prop_lut4_I3_O)        0.327    27.821 r  design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    27.821    design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum__0_carry__0_i_5_n_0
    SLICE_X59Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.222 r  design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.222    design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum__0_carry__0_n_0
    SLICE_X59Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.535 r  design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum__0_carry__1/O[3]
                         net (fo=21, routed)          1.017    29.552    design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum[11]
    SLICE_X59Y114        LUT3 (Prop_lut3_I0_O)        0.306    29.858 r  design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit_carry_i_7/O
                         net (fo=1, routed)           0.000    29.858    design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit_carry_i_7_n_0
    SLICE_X59Y114        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    30.438 r  design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit_carry/O[2]
                         net (fo=3, routed)           0.686    31.124    design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit_carry_n_5
    SLICE_X58Y114        LUT3 (Prop_lut3_I0_O)        0.302    31.426 r  design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__17_carry__0_i_2/O
                         net (fo=1, routed)           0.000    31.426    design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__17_carry__0_i_2_n_0
    SLICE_X58Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.802 r  design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__17_carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.802    design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__17_carry__0_n_0
    SLICE_X58Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    32.125 r  design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__17_carry__1/O[1]
                         net (fo=3, routed)           0.967    33.092    design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__17_carry__1_n_6
    SLICE_X60Y112        LUT4 (Prop_lut4_I1_O)        0.306    33.398 r  design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__45_carry__1_i_5/O
                         net (fo=1, routed)           0.000    33.398    design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__45_carry__1_i_5_n_0
    SLICE_X60Y112        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    33.972 f  design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__45_carry__1/CO[2]
                         net (fo=4, routed)           0.488    34.460    design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__45_carry__1_n_1
    SLICE_X61Y109        LUT6 (Prop_lut6_I5_O)        0.310    34.770 r  design_1_i/rgb444_to_gray_12bit_0/inst/pixel_out[3]_INST_0/O
                         net (fo=3, routed)           0.515    35.285    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/frame_pixel_m1[3]
    SLICE_X59Y103        LUT5 (Prop_lut5_I2_O)        0.124    35.409 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[3]_i_15/O
                         net (fo=3, routed)           0.514    35.923    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[3]_i_15_n_0
    SLICE_X58Y101        LUT5 (Prop_lut5_I3_O)        0.124    36.047 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[3]_i_16/O
                         net (fo=1, routed)           0.161    36.208    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[3]_i_16_n_0
    SLICE_X58Y101        LUT6 (Prop_lut6_I0_O)        0.124    36.332 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[3]_i_14/O
                         net (fo=1, routed)           0.292    36.624    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/p_1_in[3]
    SLICE_X59Y100        LUT4 (Prop_lut4_I1_O)        0.124    36.748 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[3]_i_11/O
                         net (fo=3, routed)           0.514    37.262    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[3]_i_11_n_0
    SLICE_X60Y99         LUT6 (Prop_lut6_I3_O)        0.124    37.386 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[3]_i_10/O
                         net (fo=1, routed)           0.476    37.862    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[3]_i_10_n_0
    SLICE_X59Y99         LUT6 (Prop_lut6_I4_O)        0.124    37.986 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[3]_i_3/O
                         net (fo=1, routed)           0.443    38.430    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[3]_i_3_n_0
    SLICE_X60Y97         LUT6 (Prop_lut6_I2_O)        0.124    38.554 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[3]_i_1/O
                         net (fo=1, routed)           0.000    38.554    design_1_i/ov7670_vga_0/inst/U_gui_element_rom_n_1
    SLICE_X60Y97         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.510    38.490    design_1_i/ov7670_vga_0/inst/clk25
    SLICE_X60Y97         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_blue_reg[3]/C
                         clock pessimism              0.395    38.885    
                         clock uncertainty           -0.215    38.670    
    SLICE_X60Y97         FDRE (Setup_fdre_C_D)        0.077    38.747    design_1_i/ov7670_vga_0/inst/vga_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         38.747    
                         arrival time                         -38.554    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.198ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ov7670_vga_0/inst/vga_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        19.164ns  (logic 7.599ns (39.651%)  route 11.565ns (60.348%))
  Logic Levels:           23  (CARRY4=7 LUT3=3 LUT4=3 LUT5=1 LUT6=8 RAMB36E1=1)
  Clock Path Skew:        -0.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.485 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.666ns = ( 19.334 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=798, routed)         1.874    19.334    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y35         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y35         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028    20.362 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065    20.427    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X2Y36         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    20.852 f  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.903    23.755    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUTB[0]
    SLICE_X63Y115        LUT6 (Prop_lut6_I0_O)        0.124    23.879 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=14, routed)          0.839    24.718    design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum1__39_carry_i_4_n_0
    SLICE_X63Y116        LUT4 (Prop_lut4_I3_O)        0.124    24.842 r  design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum1__39_carry__0_i_7/O
                         net (fo=1, routed)           0.000    24.842    design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum1__39_carry__0_i_7_n_0
    SLICE_X63Y116        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    25.422 r  design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum1__39_carry__0/O[2]
                         net (fo=2, routed)           1.051    26.473    design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum1[6]
    SLICE_X59Y117        LUT3 (Prop_lut3_I2_O)        0.332    26.805 r  design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum__0_carry__0_i_1/O
                         net (fo=2, routed)           0.690    27.494    design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum__0_carry__0_i_1_n_0
    SLICE_X59Y117        LUT4 (Prop_lut4_I3_O)        0.327    27.821 r  design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    27.821    design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum__0_carry__0_i_5_n_0
    SLICE_X59Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.222 r  design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.222    design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum__0_carry__0_n_0
    SLICE_X59Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.535 r  design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum__0_carry__1/O[3]
                         net (fo=21, routed)          1.017    29.552    design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum[11]
    SLICE_X59Y114        LUT3 (Prop_lut3_I0_O)        0.306    29.858 r  design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit_carry_i_7/O
                         net (fo=1, routed)           0.000    29.858    design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit_carry_i_7_n_0
    SLICE_X59Y114        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    30.438 r  design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit_carry/O[2]
                         net (fo=3, routed)           0.686    31.124    design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit_carry_n_5
    SLICE_X58Y114        LUT3 (Prop_lut3_I0_O)        0.302    31.426 r  design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__17_carry__0_i_2/O
                         net (fo=1, routed)           0.000    31.426    design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__17_carry__0_i_2_n_0
    SLICE_X58Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.802 r  design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__17_carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.802    design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__17_carry__0_n_0
    SLICE_X58Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    32.125 r  design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__17_carry__1/O[1]
                         net (fo=3, routed)           0.967    33.092    design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__17_carry__1_n_6
    SLICE_X60Y112        LUT4 (Prop_lut4_I1_O)        0.306    33.398 r  design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__45_carry__1_i_5/O
                         net (fo=1, routed)           0.000    33.398    design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__45_carry__1_i_5_n_0
    SLICE_X60Y112        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    33.972 r  design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__45_carry__1/CO[2]
                         net (fo=4, routed)           0.336    34.308    design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__45_carry__1_n_1
    SLICE_X59Y112        LUT6 (Prop_lut6_I3_O)        0.310    34.618 r  design_1_i/rgb444_to_gray_12bit_0/inst/pixel_out[0]_INST_0/O
                         net (fo=3, routed)           0.504    35.123    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/frame_pixel_m1[4]
    SLICE_X59Y111        LUT6 (Prop_lut6_I3_O)        0.124    35.247 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[0]_i_9/O
                         net (fo=6, routed)           0.576    35.822    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[0]_i_9_n_0
    SLICE_X57Y105        LUT5 (Prop_lut5_I4_O)        0.124    35.946 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[0]_i_13/O
                         net (fo=1, routed)           0.296    36.242    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[0]_i_13_n_0
    SLICE_X57Y106        LUT6 (Prop_lut6_I0_O)        0.124    36.366 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[0]_i_8/O
                         net (fo=2, routed)           0.636    37.002    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[0]_i_8_n_0
    SLICE_X56Y99         LUT6 (Prop_lut6_I2_O)        0.124    37.126 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[0]_i_11/O
                         net (fo=1, routed)           0.295    37.421    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[0]_i_11_n_0
    SLICE_X57Y99         LUT6 (Prop_lut6_I2_O)        0.124    37.545 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[0]_i_6/O
                         net (fo=1, routed)           0.405    37.951    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[0]_i_6_n_0
    SLICE_X57Y98         LUT6 (Prop_lut6_I3_O)        0.124    38.075 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[0]_i_3/O
                         net (fo=1, routed)           0.299    38.374    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[0]_i_3_n_0
    SLICE_X55Y98         LUT6 (Prop_lut6_I1_O)        0.124    38.498 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[0]_i_1/O
                         net (fo=1, routed)           0.000    38.498    design_1_i/ov7670_vga_0/inst/U_gui_element_rom_n_8
    SLICE_X55Y98         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.505    38.485    design_1_i/ov7670_vga_0/inst/clk25
    SLICE_X55Y98         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_green_reg[0]/C
                         clock pessimism              0.395    38.880    
                         clock uncertainty           -0.215    38.665    
    SLICE_X55Y98         FDRE (Setup_fdre_C_D)        0.031    38.696    design_1_i/ov7670_vga_0/inst/vga_green_reg[0]
  -------------------------------------------------------------------
                         required time                         38.696    
                         arrival time                         -38.498    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.270ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ov7670_vga_0/inst/vga_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        19.093ns  (logic 7.475ns (39.150%)  route 11.618ns (60.850%))
  Logic Levels:           22  (CARRY4=7 LUT3=3 LUT4=3 LUT5=1 LUT6=7 RAMB36E1=1)
  Clock Path Skew:        -0.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.485 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.666ns = ( 19.334 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=798, routed)         1.874    19.334    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y35         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y35         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028    20.362 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065    20.427    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X2Y36         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    20.852 f  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.903    23.755    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUTB[0]
    SLICE_X63Y115        LUT6 (Prop_lut6_I0_O)        0.124    23.879 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=14, routed)          0.839    24.718    design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum1__39_carry_i_4_n_0
    SLICE_X63Y116        LUT4 (Prop_lut4_I3_O)        0.124    24.842 r  design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum1__39_carry__0_i_7/O
                         net (fo=1, routed)           0.000    24.842    design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum1__39_carry__0_i_7_n_0
    SLICE_X63Y116        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    25.422 r  design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum1__39_carry__0/O[2]
                         net (fo=2, routed)           1.051    26.473    design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum1[6]
    SLICE_X59Y117        LUT3 (Prop_lut3_I2_O)        0.332    26.805 r  design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum__0_carry__0_i_1/O
                         net (fo=2, routed)           0.690    27.494    design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum__0_carry__0_i_1_n_0
    SLICE_X59Y117        LUT4 (Prop_lut4_I3_O)        0.327    27.821 r  design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    27.821    design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum__0_carry__0_i_5_n_0
    SLICE_X59Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.222 r  design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.222    design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum__0_carry__0_n_0
    SLICE_X59Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.535 r  design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum__0_carry__1/O[3]
                         net (fo=21, routed)          1.017    29.552    design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum[11]
    SLICE_X59Y114        LUT3 (Prop_lut3_I0_O)        0.306    29.858 r  design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit_carry_i_7/O
                         net (fo=1, routed)           0.000    29.858    design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit_carry_i_7_n_0
    SLICE_X59Y114        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    30.438 r  design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit_carry/O[2]
                         net (fo=3, routed)           0.686    31.124    design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit_carry_n_5
    SLICE_X58Y114        LUT3 (Prop_lut3_I0_O)        0.302    31.426 r  design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__17_carry__0_i_2/O
                         net (fo=1, routed)           0.000    31.426    design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__17_carry__0_i_2_n_0
    SLICE_X58Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.802 r  design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__17_carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.802    design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__17_carry__0_n_0
    SLICE_X58Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    32.125 r  design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__17_carry__1/O[1]
                         net (fo=3, routed)           0.967    33.092    design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__17_carry__1_n_6
    SLICE_X60Y112        LUT4 (Prop_lut4_I1_O)        0.306    33.398 r  design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__45_carry__1_i_5/O
                         net (fo=1, routed)           0.000    33.398    design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__45_carry__1_i_5_n_0
    SLICE_X60Y112        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    33.972 f  design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__45_carry__1/CO[2]
                         net (fo=4, routed)           0.488    34.460    design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__45_carry__1_n_1
    SLICE_X61Y109        LUT6 (Prop_lut6_I5_O)        0.310    34.770 r  design_1_i/rgb444_to_gray_12bit_0/inst/pixel_out[3]_INST_0/O
                         net (fo=3, routed)           0.177    34.948    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/frame_pixel_m1[6]
    SLICE_X61Y109        LUT6 (Prop_lut6_I3_O)        0.124    35.072 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[3]_i_24/O
                         net (fo=5, routed)           0.915    35.986    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[3]_i_24_n_0
    SLICE_X59Y97         LUT5 (Prop_lut5_I0_O)        0.124    36.110 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[3]_i_23/O
                         net (fo=1, routed)           0.637    36.747    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[3]_i_23_n_0
    SLICE_X59Y98         LUT6 (Prop_lut6_I3_O)        0.124    36.871 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[3]_i_13/O
                         net (fo=3, routed)           0.477    37.348    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[3]_i_13_n_0
    SLICE_X56Y98         LUT6 (Prop_lut6_I1_O)        0.124    37.472 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[3]_i_7/O
                         net (fo=1, routed)           0.404    37.876    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[3]_i_7_n_0
    SLICE_X57Y98         LUT6 (Prop_lut6_I1_O)        0.124    38.000 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[3]_i_3/O
                         net (fo=1, routed)           0.303    38.303    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[3]_i_3_n_0
    SLICE_X55Y98         LUT6 (Prop_lut6_I2_O)        0.124    38.427 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[3]_i_1/O
                         net (fo=1, routed)           0.000    38.427    design_1_i/ov7670_vga_0/inst/U_gui_element_rom_n_5
    SLICE_X55Y98         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.505    38.485    design_1_i/ov7670_vga_0/inst/clk25
    SLICE_X55Y98         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_green_reg[3]/C
                         clock pessimism              0.395    38.880    
                         clock uncertainty           -0.215    38.665    
    SLICE_X55Y98         FDRE (Setup_fdre_C_D)        0.032    38.697    design_1_i/ov7670_vga_0/inst/vga_green_reg[3]
  -------------------------------------------------------------------
                         required time                         38.697    
                         arrival time                         -38.427    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.309ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ov7670_vga_0/inst/vga_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        19.054ns  (logic 7.599ns (39.881%)  route 11.455ns (60.119%))
  Logic Levels:           23  (CARRY4=7 LUT3=3 LUT4=3 LUT5=1 LUT6=8 RAMB36E1=1)
  Clock Path Skew:        -0.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.485 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.666ns = ( 19.334 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=798, routed)         1.874    19.334    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y35         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y35         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028    20.362 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065    20.427    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X2Y36         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    20.852 f  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.903    23.755    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUTB[0]
    SLICE_X63Y115        LUT6 (Prop_lut6_I0_O)        0.124    23.879 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=14, routed)          0.839    24.718    design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum1__39_carry_i_4_n_0
    SLICE_X63Y116        LUT4 (Prop_lut4_I3_O)        0.124    24.842 r  design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum1__39_carry__0_i_7/O
                         net (fo=1, routed)           0.000    24.842    design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum1__39_carry__0_i_7_n_0
    SLICE_X63Y116        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    25.422 r  design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum1__39_carry__0/O[2]
                         net (fo=2, routed)           1.051    26.473    design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum1[6]
    SLICE_X59Y117        LUT3 (Prop_lut3_I2_O)        0.332    26.805 r  design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum__0_carry__0_i_1/O
                         net (fo=2, routed)           0.690    27.494    design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum__0_carry__0_i_1_n_0
    SLICE_X59Y117        LUT4 (Prop_lut4_I3_O)        0.327    27.821 r  design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    27.821    design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum__0_carry__0_i_5_n_0
    SLICE_X59Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.222 r  design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.222    design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum__0_carry__0_n_0
    SLICE_X59Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.535 r  design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum__0_carry__1/O[3]
                         net (fo=21, routed)          1.017    29.552    design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum[11]
    SLICE_X59Y114        LUT3 (Prop_lut3_I0_O)        0.306    29.858 r  design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit_carry_i_7/O
                         net (fo=1, routed)           0.000    29.858    design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit_carry_i_7_n_0
    SLICE_X59Y114        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    30.438 r  design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit_carry/O[2]
                         net (fo=3, routed)           0.686    31.124    design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit_carry_n_5
    SLICE_X58Y114        LUT3 (Prop_lut3_I0_O)        0.302    31.426 r  design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__17_carry__0_i_2/O
                         net (fo=1, routed)           0.000    31.426    design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__17_carry__0_i_2_n_0
    SLICE_X58Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.802 r  design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__17_carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.802    design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__17_carry__0_n_0
    SLICE_X58Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    32.125 r  design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__17_carry__1/O[1]
                         net (fo=3, routed)           0.967    33.092    design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__17_carry__1_n_6
    SLICE_X60Y112        LUT4 (Prop_lut4_I1_O)        0.306    33.398 r  design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__45_carry__1_i_5/O
                         net (fo=1, routed)           0.000    33.398    design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__45_carry__1_i_5_n_0
    SLICE_X60Y112        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    33.972 r  design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__45_carry__1/CO[2]
                         net (fo=4, routed)           0.336    34.308    design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__45_carry__1_n_1
    SLICE_X59Y112        LUT6 (Prop_lut6_I3_O)        0.310    34.618 r  design_1_i/rgb444_to_gray_12bit_0/inst/pixel_out[0]_INST_0/O
                         net (fo=3, routed)           0.709    35.327    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/frame_pixel_m1[7]
    SLICE_X58Y104        LUT6 (Prop_lut6_I3_O)        0.124    35.451 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[0]_i_13/O
                         net (fo=6, routed)           0.493    35.944    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[0]_i_13_n_0
    SLICE_X59Y103        LUT5 (Prop_lut5_I0_O)        0.124    36.068 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[0]_i_24/O
                         net (fo=1, routed)           0.293    36.361    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[0]_i_24_n_0
    SLICE_X59Y101        LUT6 (Prop_lut6_I5_O)        0.124    36.485 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[0]_i_11/O
                         net (fo=2, routed)           0.641    37.126    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[0]_i_11_n_0
    SLICE_X57Y96         LUT6 (Prop_lut6_I3_O)        0.124    37.250 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[0]_i_18/O
                         net (fo=1, routed)           0.302    37.552    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[0]_i_18_n_0
    SLICE_X56Y97         LUT6 (Prop_lut6_I2_O)        0.124    37.676 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[0]_i_8/O
                         net (fo=1, routed)           0.165    37.841    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[0]_i_8_n_0
    SLICE_X56Y97         LUT6 (Prop_lut6_I3_O)        0.124    37.965 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[0]_i_3/O
                         net (fo=1, routed)           0.299    38.264    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[0]_i_3_n_0
    SLICE_X55Y97         LUT6 (Prop_lut6_I1_O)        0.124    38.388 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[0]_i_1/O
                         net (fo=1, routed)           0.000    38.388    design_1_i/ov7670_vga_0/inst/U_gui_element_rom_n_12
    SLICE_X55Y97         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.505    38.485    design_1_i/ov7670_vga_0/inst/clk25
    SLICE_X55Y97         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_red_reg[0]/C
                         clock pessimism              0.395    38.880    
                         clock uncertainty           -0.215    38.665    
    SLICE_X55Y97         FDRE (Setup_fdre_C_D)        0.031    38.696    design_1_i/ov7670_vga_0/inst/vga_red_reg[0]
  -------------------------------------------------------------------
                         required time                         38.696    
                         arrival time                         -38.388    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.364ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ov7670_vga_0/inst/vga_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        19.048ns  (logic 7.475ns (39.244%)  route 11.573ns (60.756%))
  Logic Levels:           22  (CARRY4=7 LUT3=3 LUT4=3 LUT6=8 RAMB36E1=1)
  Clock Path Skew:        -0.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 38.486 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.666ns = ( 19.334 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=798, routed)         1.874    19.334    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y35         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y35         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028    20.362 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065    20.427    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X2Y36         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    20.852 f  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.903    23.755    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUTB[0]
    SLICE_X63Y115        LUT6 (Prop_lut6_I0_O)        0.124    23.879 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=14, routed)          0.839    24.718    design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum1__39_carry_i_4_n_0
    SLICE_X63Y116        LUT4 (Prop_lut4_I3_O)        0.124    24.842 r  design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum1__39_carry__0_i_7/O
                         net (fo=1, routed)           0.000    24.842    design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum1__39_carry__0_i_7_n_0
    SLICE_X63Y116        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    25.422 r  design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum1__39_carry__0/O[2]
                         net (fo=2, routed)           1.051    26.473    design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum1[6]
    SLICE_X59Y117        LUT3 (Prop_lut3_I2_O)        0.332    26.805 r  design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum__0_carry__0_i_1/O
                         net (fo=2, routed)           0.690    27.494    design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum__0_carry__0_i_1_n_0
    SLICE_X59Y117        LUT4 (Prop_lut4_I3_O)        0.327    27.821 r  design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    27.821    design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum__0_carry__0_i_5_n_0
    SLICE_X59Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.222 r  design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.222    design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum__0_carry__0_n_0
    SLICE_X59Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.535 r  design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum__0_carry__1/O[3]
                         net (fo=21, routed)          1.017    29.552    design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum[11]
    SLICE_X59Y114        LUT3 (Prop_lut3_I0_O)        0.306    29.858 r  design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit_carry_i_7/O
                         net (fo=1, routed)           0.000    29.858    design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit_carry_i_7_n_0
    SLICE_X59Y114        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    30.438 r  design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit_carry/O[2]
                         net (fo=3, routed)           0.686    31.124    design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit_carry_n_5
    SLICE_X58Y114        LUT3 (Prop_lut3_I0_O)        0.302    31.426 r  design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__17_carry__0_i_2/O
                         net (fo=1, routed)           0.000    31.426    design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__17_carry__0_i_2_n_0
    SLICE_X58Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.802 r  design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__17_carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.802    design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__17_carry__0_n_0
    SLICE_X58Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    32.125 r  design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__17_carry__1/O[1]
                         net (fo=3, routed)           0.967    33.092    design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__17_carry__1_n_6
    SLICE_X60Y112        LUT4 (Prop_lut4_I1_O)        0.306    33.398 r  design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__45_carry__1_i_5/O
                         net (fo=1, routed)           0.000    33.398    design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__45_carry__1_i_5_n_0
    SLICE_X60Y112        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    33.972 r  design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__45_carry__1/CO[2]
                         net (fo=4, routed)           0.723    34.695    design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__45_carry__1_n_1
    SLICE_X57Y105        LUT6 (Prop_lut6_I5_O)        0.310    35.005 r  design_1_i/rgb444_to_gray_12bit_0/inst/pixel_out[2]_INST_0/O
                         net (fo=3, routed)           0.485    35.490    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/frame_pixel_m1[5]
    SLICE_X58Y103        LUT6 (Prop_lut6_I3_O)        0.124    35.614 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[2]_i_10/O
                         net (fo=6, routed)           0.640    36.254    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[2]_i_10_n_0
    SLICE_X59Y101        LUT6 (Prop_lut6_I4_O)        0.124    36.378 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[2]_i_8/O
                         net (fo=2, routed)           0.592    36.970    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[2]_i_8_n_0
    SLICE_X60Y98         LUT6 (Prop_lut6_I3_O)        0.124    37.094 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[2]_i_7/O
                         net (fo=1, routed)           0.295    37.388    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[2]_i_7_n_0
    SLICE_X58Y98         LUT6 (Prop_lut6_I2_O)        0.124    37.512 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[2]_i_5/O
                         net (fo=1, routed)           0.171    37.683    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[2]_i_5_n_0
    SLICE_X58Y98         LUT6 (Prop_lut6_I3_O)        0.124    37.807 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[2]_i_2/O
                         net (fo=1, routed)           0.450    38.257    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[2]_i_2_n_0
    SLICE_X56Y98         LUT6 (Prop_lut6_I3_O)        0.124    38.381 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[2]_i_1/O
                         net (fo=1, routed)           0.000    38.381    design_1_i/ov7670_vga_0/inst/U_gui_element_rom_n_6
    SLICE_X56Y98         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.506    38.486    design_1_i/ov7670_vga_0/inst/clk25
    SLICE_X56Y98         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_green_reg[2]/C
                         clock pessimism              0.395    38.881    
                         clock uncertainty           -0.215    38.666    
    SLICE_X56Y98         FDRE (Setup_fdre_C_D)        0.079    38.745    design_1_i/ov7670_vga_0/inst/vga_green_reg[2]
  -------------------------------------------------------------------
                         required time                         38.745    
                         arrival time                         -38.381    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.416ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ov7670_vga_0/inst/vga_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        18.997ns  (logic 7.599ns (40.000%)  route 11.398ns (60.000%))
  Logic Levels:           23  (CARRY4=7 LUT3=3 LUT4=4 LUT5=2 LUT6=6 RAMB36E1=1)
  Clock Path Skew:        -0.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 38.490 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.666ns = ( 19.334 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=798, routed)         1.874    19.334    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y35         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y35         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028    20.362 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065    20.427    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X2Y36         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    20.852 f  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.903    23.755    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUTB[0]
    SLICE_X63Y115        LUT6 (Prop_lut6_I0_O)        0.124    23.879 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=14, routed)          0.839    24.718    design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum1__39_carry_i_4_n_0
    SLICE_X63Y116        LUT4 (Prop_lut4_I3_O)        0.124    24.842 r  design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum1__39_carry__0_i_7/O
                         net (fo=1, routed)           0.000    24.842    design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum1__39_carry__0_i_7_n_0
    SLICE_X63Y116        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    25.422 r  design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum1__39_carry__0/O[2]
                         net (fo=2, routed)           1.051    26.473    design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum1[6]
    SLICE_X59Y117        LUT3 (Prop_lut3_I2_O)        0.332    26.805 r  design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum__0_carry__0_i_1/O
                         net (fo=2, routed)           0.690    27.494    design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum__0_carry__0_i_1_n_0
    SLICE_X59Y117        LUT4 (Prop_lut4_I3_O)        0.327    27.821 r  design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    27.821    design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum__0_carry__0_i_5_n_0
    SLICE_X59Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.222 r  design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.222    design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum__0_carry__0_n_0
    SLICE_X59Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.535 r  design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum__0_carry__1/O[3]
                         net (fo=21, routed)          1.017    29.552    design_1_i/rgb444_to_gray_12bit_0/inst/weighted_sum[11]
    SLICE_X59Y114        LUT3 (Prop_lut3_I0_O)        0.306    29.858 r  design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit_carry_i_7/O
                         net (fo=1, routed)           0.000    29.858    design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit_carry_i_7_n_0
    SLICE_X59Y114        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    30.438 r  design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit_carry/O[2]
                         net (fo=3, routed)           0.686    31.124    design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit_carry_n_5
    SLICE_X58Y114        LUT3 (Prop_lut3_I0_O)        0.302    31.426 r  design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__17_carry__0_i_2/O
                         net (fo=1, routed)           0.000    31.426    design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__17_carry__0_i_2_n_0
    SLICE_X58Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.802 r  design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__17_carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.802    design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__17_carry__0_n_0
    SLICE_X58Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    32.125 r  design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__17_carry__1/O[1]
                         net (fo=3, routed)           0.967    33.092    design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__17_carry__1_n_6
    SLICE_X60Y112        LUT4 (Prop_lut4_I1_O)        0.306    33.398 r  design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__45_carry__1_i_5/O
                         net (fo=1, routed)           0.000    33.398    design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__45_carry__1_i_5_n_0
    SLICE_X60Y112        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    33.972 r  design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__45_carry__1/CO[2]
                         net (fo=4, routed)           0.336    34.308    design_1_i/rgb444_to_gray_12bit_0/inst/gray_8bit__45_carry__1_n_1
    SLICE_X59Y112        LUT6 (Prop_lut6_I3_O)        0.310    34.618 r  design_1_i/rgb444_to_gray_12bit_0/inst/pixel_out[0]_INST_0/O
                         net (fo=3, routed)           0.460    35.078    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/frame_pixel_m1[0]
    SLICE_X59Y109        LUT5 (Prop_lut5_I2_O)        0.124    35.202 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[0]_i_8/O
                         net (fo=7, routed)           0.312    35.514    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[0]_i_8_n_0
    SLICE_X59Y109        LUT5 (Prop_lut5_I3_O)        0.124    35.638 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[0]_i_12/O
                         net (fo=2, routed)           0.673    36.311    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[0]_i_12_n_0
    SLICE_X60Y100        LUT6 (Prop_lut6_I0_O)        0.124    36.435 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[0]_i_7/O
                         net (fo=2, routed)           0.384    36.818    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/p_1_in[0]
    SLICE_X60Y100        LUT4 (Prop_lut4_I1_O)        0.124    36.942 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[0]_i_3/O
                         net (fo=2, routed)           0.308    37.250    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[0]_i_3_n_0
    SLICE_X59Y99         LUT6 (Prop_lut6_I4_O)        0.124    37.374 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[0]_i_4/O
                         net (fo=1, routed)           0.403    37.777    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[0]_i_4_n_0
    SLICE_X59Y99         LUT6 (Prop_lut6_I2_O)        0.124    37.901 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[0]_i_2/O
                         net (fo=1, routed)           0.306    38.207    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[0]_i_2_n_0
    SLICE_X58Y98         LUT6 (Prop_lut6_I1_O)        0.124    38.331 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[0]_i_1/O
                         net (fo=1, routed)           0.000    38.331    design_1_i/ov7670_vga_0/inst/U_gui_element_rom_n_4
    SLICE_X58Y98         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.510    38.490    design_1_i/ov7670_vga_0/inst/clk25
    SLICE_X58Y98         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_blue_reg[0]/C
                         clock pessimism              0.395    38.885    
                         clock uncertainty           -0.215    38.670    
    SLICE_X58Y98         FDRE (Setup_fdre_C_D)        0.077    38.747    design_1_i/ov7670_vga_0/inst/vga_blue_reg[0]
  -------------------------------------------------------------------
                         required time                         38.747    
                         arrival time                         -38.331    
  -------------------------------------------------------------------
                         slack                                  0.416    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.018ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ov7670_vga_0/inst/vga_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.321ns (19.082%)  route 1.361ns (80.918%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=798, routed)         0.556    -0.608    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X61Y114        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/Q
                         net (fo=12, routed)          0.370    -0.097    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[5]
    SLICE_X60Y117        LUT6 (Prop_lut6_I2_O)        0.045    -0.052 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=8, routed)           0.396     0.344    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/frame_pixel_m0[0]
    SLICE_X59Y109        LUT5 (Prop_lut5_I4_O)        0.045     0.389 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[0]_i_8/O
                         net (fo=7, routed)           0.348     0.736    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[0]_i_8_n_0
    SLICE_X60Y100        LUT4 (Prop_lut4_I3_O)        0.045     0.781 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[0]_i_3/O
                         net (fo=2, routed)           0.248     1.029    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[0]_i_3_n_0
    SLICE_X58Y98         LUT6 (Prop_lut6_I5_O)        0.045     1.074 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     1.074    design_1_i/ov7670_vga_0/inst/U_gui_element_rom_n_4
    SLICE_X58Y98         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.838    -0.835    design_1_i/ov7670_vga_0/inst/clk25
    SLICE_X58Y98         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_blue_reg[0]/C
                         clock pessimism              0.557    -0.279    
                         clock uncertainty            0.215    -0.064    
    SLICE_X58Y98         FDRE (Hold_fdre_C_D)         0.120     0.056    design_1_i/ov7670_vga_0/inst/vga_blue_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           1.074    
  -------------------------------------------------------------------
                         slack                                  1.018    

Slack (MET) :             1.183ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ov7670_vga_0/inst/vga_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.848ns  (logic 0.366ns (19.807%)  route 1.482ns (80.193%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=798, routed)         0.555    -0.609    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X61Y116        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/Q
                         net (fo=12, routed)          0.373    -0.095    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[4]
    SLICE_X58Y118        LUT6 (Prop_lut6_I4_O)        0.045    -0.050 f  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=6, routed)           0.520     0.469    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/frame_pixel_m0[3]
    SLICE_X59Y103        LUT5 (Prop_lut5_I4_O)        0.045     0.514 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[3]_i_15/O
                         net (fo=3, routed)           0.264     0.779    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[3]_i_15_n_0
    SLICE_X59Y100        LUT4 (Prop_lut4_I3_O)        0.045     0.824 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[3]_i_11/O
                         net (fo=3, routed)           0.196     1.019    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[3]_i_11_n_0
    SLICE_X59Y98         LUT3 (Prop_lut3_I2_O)        0.045     1.064 f  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[3]_i_6/O
                         net (fo=1, routed)           0.130     1.194    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[3]_i_6_n_0
    SLICE_X60Y97         LUT6 (Prop_lut6_I5_O)        0.045     1.239 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     1.239    design_1_i/ov7670_vga_0/inst/U_gui_element_rom_n_1
    SLICE_X60Y97         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.838    -0.835    design_1_i/ov7670_vga_0/inst/clk25
    SLICE_X60Y97         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_blue_reg[3]/C
                         clock pessimism              0.557    -0.279    
                         clock uncertainty            0.215    -0.064    
    SLICE_X60Y97         FDRE (Hold_fdre_C_D)         0.120     0.056    design_1_i/ov7670_vga_0/inst/vga_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  1.183    

Slack (MET) :             1.212ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ov7670_vga_0/inst/vga_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.846ns  (logic 0.321ns (17.389%)  route 1.525ns (82.611%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=798, routed)         0.555    -0.609    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X61Y116        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/Q
                         net (fo=12, routed)          0.465    -0.003    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[4]
    SLICE_X61Y119        LUT6 (Prop_lut6_I4_O)        0.045     0.042 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=12, routed)          0.426     0.468    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/frame_pixel_m0[4]
    SLICE_X59Y111        LUT6 (Prop_lut6_I5_O)        0.045     0.513 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[0]_i_9/O
                         net (fo=6, routed)           0.495     1.008    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[0]_i_9_n_0
    SLICE_X54Y98         LUT5 (Prop_lut5_I4_O)        0.045     1.053 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[0]_i_4/O
                         net (fo=1, routed)           0.139     1.192    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[0]_i_4_n_0
    SLICE_X55Y98         LUT6 (Prop_lut6_I3_O)        0.045     1.237 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[0]_i_1/O
                         net (fo=1, routed)           0.000     1.237    design_1_i/ov7670_vga_0/inst/U_gui_element_rom_n_8
    SLICE_X55Y98         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.835    -0.838    design_1_i/ov7670_vga_0/inst/clk25
    SLICE_X55Y98         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_green_reg[0]/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.215    -0.067    
    SLICE_X55Y98         FDRE (Hold_fdre_C_D)         0.092     0.025    design_1_i/ov7670_vga_0/inst/vga_green_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  1.212    

Slack (MET) :             1.237ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ov7670_vga_0/inst/vga_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.871ns  (logic 0.321ns (17.153%)  route 1.550ns (82.847%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=798, routed)         0.555    -0.609    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X61Y116        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/Q
                         net (fo=12, routed)          0.467    -0.002    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[4]
    SLICE_X63Y115        LUT6 (Prop_lut6_I4_O)        0.045     0.043 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=12, routed)          0.594     0.637    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/frame_pixel_m0[7]
    SLICE_X58Y104        LUT6 (Prop_lut6_I5_O)        0.045     0.682 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[0]_i_13/O
                         net (fo=6, routed)           0.349     1.031    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[0]_i_13_n_0
    SLICE_X57Y98         LUT5 (Prop_lut5_I4_O)        0.045     1.076 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[0]_i_5/O
                         net (fo=1, routed)           0.141     1.217    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[0]_i_5_n_0
    SLICE_X55Y97         LUT6 (Prop_lut6_I3_O)        0.045     1.262 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[0]_i_1/O
                         net (fo=1, routed)           0.000     1.262    design_1_i/ov7670_vga_0/inst/U_gui_element_rom_n_12
    SLICE_X55Y97         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.835    -0.838    design_1_i/ov7670_vga_0/inst/clk25
    SLICE_X55Y97         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_red_reg[0]/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.215    -0.067    
    SLICE_X55Y97         FDRE (Hold_fdre_C_D)         0.092     0.025    design_1_i/ov7670_vga_0/inst/vga_red_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  1.237    

Slack (MET) :             1.247ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ov7670_vga_0/inst/vga_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.912ns  (logic 0.411ns (21.492%)  route 1.501ns (78.509%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=798, routed)         0.556    -0.608    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X61Y114        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/Q
                         net (fo=12, routed)          0.328    -0.139    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[5]
    SLICE_X63Y118        LUT6 (Prop_lut6_I2_O)        0.045    -0.094 f  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0/O
                         net (fo=15, routed)          0.441     0.347    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/frame_pixel_m0[9]
    SLICE_X61Y109        LUT6 (Prop_lut6_I5_O)        0.045     0.392 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[3]_i_42/O
                         net (fo=5, routed)           0.411     0.803    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[3]_i_42_n_0
    SLICE_X60Y97         LUT6 (Prop_lut6_I4_O)        0.045     0.848 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[3]_i_39/O
                         net (fo=1, routed)           0.054     0.902    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[3]_i_39_n_0
    SLICE_X60Y97         LUT6 (Prop_lut6_I1_O)        0.045     0.947 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[3]_i_19/O
                         net (fo=3, routed)           0.121     1.068    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[3]_i_19_n_0
    SLICE_X58Y98         LUT3 (Prop_lut3_I2_O)        0.045     1.113 f  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[3]_i_7/O
                         net (fo=1, routed)           0.146     1.259    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[3]_i_7_n_0
    SLICE_X58Y97         LUT6 (Prop_lut6_I5_O)        0.045     1.304 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[3]_i_1/O
                         net (fo=1, routed)           0.000     1.304    design_1_i/ov7670_vga_0/inst/U_gui_element_rom_n_9
    SLICE_X58Y97         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.838    -0.835    design_1_i/ov7670_vga_0/inst/clk25
    SLICE_X58Y97         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_red_reg[3]/C
                         clock pessimism              0.557    -0.279    
                         clock uncertainty            0.215    -0.064    
    SLICE_X58Y97         FDRE (Hold_fdre_C_D)         0.121     0.057    design_1_i/ov7670_vga_0/inst/vga_red_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  1.247    

Slack (MET) :             1.251ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ov7670_vga_0/inst/vga_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.917ns  (logic 0.366ns (19.088%)  route 1.551ns (80.912%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=798, routed)         0.555    -0.609    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X61Y116        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/Q
                         net (fo=12, routed)          0.333    -0.135    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[4]
    SLICE_X58Y116        LUT6 (Prop_lut6_I4_O)        0.045    -0.090 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=6, routed)           0.699     0.609    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/frame_pixel_m0[1]
    SLICE_X61Y101        LUT5 (Prop_lut5_I4_O)        0.045     0.654 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[1]_i_8/O
                         net (fo=3, routed)           0.202     0.856    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[1]_i_8_n_0
    SLICE_X59Y99         LUT4 (Prop_lut4_I3_O)        0.045     0.901 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[1]_i_6/O
                         net (fo=3, routed)           0.170     1.071    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[1]_i_6_n_0
    SLICE_X60Y98         LUT3 (Prop_lut3_I2_O)        0.045     1.116 f  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[1]_i_3/O
                         net (fo=1, routed)           0.147     1.263    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[1]_i_3_n_0
    SLICE_X60Y99         LUT6 (Prop_lut6_I5_O)        0.045     1.308 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     1.308    design_1_i/ov7670_vga_0/inst/U_gui_element_rom_n_3
    SLICE_X60Y99         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.838    -0.835    design_1_i/ov7670_vga_0/inst/clk25
    SLICE_X60Y99         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_blue_reg[1]/C
                         clock pessimism              0.557    -0.279    
                         clock uncertainty            0.215    -0.064    
    SLICE_X60Y99         FDRE (Hold_fdre_C_D)         0.121     0.057    design_1_i/ov7670_vga_0/inst/vga_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  1.251    

Slack (MET) :             1.361ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ov7670_vga_0/inst/vga_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.026ns  (logic 0.366ns (18.070%)  route 1.660ns (81.930%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=798, routed)         0.555    -0.609    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X61Y116        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/Q
                         net (fo=12, routed)          0.485     0.017    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[4]
    SLICE_X60Y120        LUT6 (Prop_lut6_I4_O)        0.045     0.062 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=17, routed)          0.563     0.624    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/frame_pixel_m0[5]
    SLICE_X58Y103        LUT6 (Prop_lut6_I5_O)        0.045     0.669 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[2]_i_10/O
                         net (fo=6, routed)           0.333     1.003    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[2]_i_10_n_0
    SLICE_X56Y99         LUT5 (Prop_lut5_I4_O)        0.045     1.048 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[2]_i_6/O
                         net (fo=1, routed)           0.111     1.158    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[2]_i_6_n_0
    SLICE_X55Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.203 f  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[2]_i_4/O
                         net (fo=1, routed)           0.168     1.371    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[2]_i_4_n_0
    SLICE_X56Y98         LUT6 (Prop_lut6_I5_O)        0.045     1.416 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[2]_i_1/O
                         net (fo=1, routed)           0.000     1.416    design_1_i/ov7670_vga_0/inst/U_gui_element_rom_n_6
    SLICE_X56Y98         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.836    -0.837    design_1_i/ov7670_vga_0/inst/clk25
    SLICE_X56Y98         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_green_reg[2]/C
                         clock pessimism              0.557    -0.281    
                         clock uncertainty            0.215    -0.066    
    SLICE_X56Y98         FDRE (Hold_fdre_C_D)         0.121     0.055    design_1_i/ov7670_vga_0/inst/vga_green_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           1.416    
  -------------------------------------------------------------------
                         slack                                  1.361    

Slack (MET) :             1.392ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ov7670_vga_0/inst/vga_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.026ns  (logic 0.366ns (18.062%)  route 1.660ns (81.938%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=798, routed)         0.555    -0.609    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X61Y116        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/Q
                         net (fo=12, routed)          0.300    -0.168    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[4]
    SLICE_X63Y115        LUT6 (Prop_lut6_I4_O)        0.045    -0.123 f  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=14, routed)          0.721     0.598    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/frame_pixel_m0[8]
    SLICE_X59Y103        LUT6 (Prop_lut6_I5_O)        0.045     0.643 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[1]_i_42/O
                         net (fo=6, routed)           0.307     0.950    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[1]_i_42_n_0
    SLICE_X61Y99         LUT5 (Prop_lut5_I4_O)        0.045     0.995 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[1]_i_17/O
                         net (fo=1, routed)           0.174     1.169    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[1]_i_17_n_0
    SLICE_X57Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.214 f  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[1]_i_5/O
                         net (fo=1, routed)           0.158     1.372    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[1]_i_5_n_0
    SLICE_X52Y99         LUT6 (Prop_lut6_I5_O)        0.045     1.417 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[1]_i_1/O
                         net (fo=1, routed)           0.000     1.417    design_1_i/ov7670_vga_0/inst/U_gui_element_rom_n_11
    SLICE_X52Y99         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.835    -0.838    design_1_i/ov7670_vga_0/inst/clk25
    SLICE_X52Y99         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_red_reg[1]/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.215    -0.067    
    SLICE_X52Y99         FDRE (Hold_fdre_C_D)         0.092     0.025    design_1_i/ov7670_vga_0/inst/vga_red_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  1.392    

Slack (MET) :             1.460ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ov7670_vga_0/inst/vga_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.126ns  (logic 0.366ns (17.215%)  route 1.760ns (82.785%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=798, routed)         0.555    -0.609    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X61Y116        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/Q
                         net (fo=12, routed)          0.476     0.008    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[4]
    SLICE_X60Y119        LUT6 (Prop_lut6_I4_O)        0.045     0.053 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=6, routed)           0.675     0.728    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/frame_pixel_m0[2]
    SLICE_X59Y105        LUT5 (Prop_lut5_I4_O)        0.045     0.773 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[2]_i_12/O
                         net (fo=3, routed)           0.342     1.116    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[2]_i_12_n_0
    SLICE_X60Y98         LUT4 (Prop_lut4_I3_O)        0.045     1.161 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[2]_i_7/O
                         net (fo=3, routed)           0.131     1.292    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[2]_i_7_n_0
    SLICE_X61Y97         LUT3 (Prop_lut3_I2_O)        0.045     1.337 f  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[2]_i_3/O
                         net (fo=1, routed)           0.135     1.472    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[2]_i_3_n_0
    SLICE_X58Y97         LUT6 (Prop_lut6_I5_O)        0.045     1.517 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     1.517    design_1_i/ov7670_vga_0/inst/U_gui_element_rom_n_2
    SLICE_X58Y97         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.838    -0.835    design_1_i/ov7670_vga_0/inst/clk25
    SLICE_X58Y97         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_blue_reg[2]/C
                         clock pessimism              0.557    -0.279    
                         clock uncertainty            0.215    -0.064    
    SLICE_X58Y97         FDRE (Hold_fdre_C_D)         0.121     0.057    design_1_i/ov7670_vga_0/inst/vga_blue_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           1.517    
  -------------------------------------------------------------------
                         slack                                  1.460    

Slack (MET) :             1.514ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ov7670_vga_0/inst/vga_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.366ns (17.089%)  route 1.776ns (82.911%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=798, routed)         0.555    -0.609    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X61Y116        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/Q
                         net (fo=12, routed)          0.490     0.022    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[4]
    SLICE_X60Y120        LUT6 (Prop_lut6_I4_O)        0.045     0.067 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=14, routed)          0.711     0.778    design_1_i/ov7670_vga_0/inst/frame_pixel_m0[5]
    SLICE_X56Y104        LUT5 (Prop_lut5_I4_O)        0.045     0.823 r  design_1_i/ov7670_vga_0/inst/vga_green[1]_i_18/O
                         net (fo=1, routed)           0.104     0.927    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/p_1_in__0[0]
    SLICE_X57Y103        LUT6 (Prop_lut6_I5_O)        0.045     0.972 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[1]_i_10/O
                         net (fo=5, routed)           0.316     1.287    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[1]_i_10_n_0
    SLICE_X56Y101        LUT6 (Prop_lut6_I5_O)        0.045     1.332 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[1]_i_4/O
                         net (fo=3, routed)           0.155     1.488    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[1]_i_4_n_0
    SLICE_X55Y100        LUT6 (Prop_lut6_I5_O)        0.045     1.533 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[1]_i_1/O
                         net (fo=1, routed)           0.000     1.533    design_1_i/ov7670_vga_0/inst/U_gui_element_rom_n_7
    SLICE_X55Y100        FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.828    -0.844    design_1_i/ov7670_vga_0/inst/clk25
    SLICE_X55Y100        FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_green_reg[1]/C
                         clock pessimism              0.557    -0.288    
                         clock uncertainty            0.215    -0.073    
    SLICE_X55Y100        FDRE (Hold_fdre_C_D)         0.092     0.019    design_1_i/ov7670_vga_0/inst/vga_green_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.019    
                         arrival time                           1.533    
  -------------------------------------------------------------------
                         slack                                  1.514    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.877ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.564ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.877ns  (required time - arrival time)
  Source:                 design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ov7670_vga_0/inst/vga_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@40.000ns - clk_out3_design_1_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        7.732ns  (logic 1.738ns (22.479%)  route 5.994ns (77.521%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.485 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns = ( 29.087 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    30.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    25.645 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    27.364    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    27.460 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=37, routed)          1.627    29.087    design_1_i/ps2_top_0/inst/u_PS2_decoder/i_CLK100MHZ
    SLICE_X42Y83         FDRE                                         r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y83         FDRE (Prop_fdre_C_Q)         0.518    29.605 f  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode_reg[1]/Q
                         net (fo=132, routed)         1.987    31.592    design_1_i/ov7670_vga_0/inst/gui_update[1]
    SLICE_X57Y103        LUT3 (Prop_lut3_I0_O)        0.150    31.742 r  design_1_i/ov7670_vga_0/inst/vga_red[2]_i_30/O
                         net (fo=16, routed)          1.499    33.241    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[0]_i_18_1
    SLICE_X59Y111        LUT6 (Prop_lut6_I4_O)        0.326    33.567 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[0]_i_9/O
                         net (fo=6, routed)           0.576    34.143    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[0]_i_9_n_0
    SLICE_X57Y105        LUT5 (Prop_lut5_I4_O)        0.124    34.267 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[0]_i_13/O
                         net (fo=1, routed)           0.296    34.563    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[0]_i_13_n_0
    SLICE_X57Y106        LUT6 (Prop_lut6_I0_O)        0.124    34.687 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[0]_i_8/O
                         net (fo=2, routed)           0.636    35.323    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[0]_i_8_n_0
    SLICE_X56Y99         LUT6 (Prop_lut6_I2_O)        0.124    35.447 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[0]_i_11/O
                         net (fo=1, routed)           0.295    35.742    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[0]_i_11_n_0
    SLICE_X57Y99         LUT6 (Prop_lut6_I2_O)        0.124    35.866 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[0]_i_6/O
                         net (fo=1, routed)           0.405    36.272    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[0]_i_6_n_0
    SLICE_X57Y98         LUT6 (Prop_lut6_I3_O)        0.124    36.396 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[0]_i_3/O
                         net (fo=1, routed)           0.299    36.695    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[0]_i_3_n_0
    SLICE_X55Y98         LUT6 (Prop_lut6_I1_O)        0.124    36.819 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[0]_i_1/O
                         net (fo=1, routed)           0.000    36.819    design_1_i/ov7670_vga_0/inst/U_gui_element_rom_n_8
    SLICE_X55Y98         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.505    38.485    design_1_i/ov7670_vga_0/inst/clk25
    SLICE_X55Y98         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_green_reg[0]/C
                         clock pessimism              0.395    38.880    
                         clock uncertainty           -0.215    38.665    
    SLICE_X55Y98         FDRE (Setup_fdre_C_D)        0.031    38.696    design_1_i/ov7670_vga_0/inst/vga_green_reg[0]
  -------------------------------------------------------------------
                         required time                         38.696    
                         arrival time                         -36.819    
  -------------------------------------------------------------------
                         slack                                  1.877    

Slack (MET) :             2.285ns  (required time - arrival time)
  Source:                 design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ov7670_vga_0/inst/vga_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@40.000ns - clk_out3_design_1_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        7.325ns  (logic 1.614ns (22.035%)  route 5.711ns (77.965%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.485 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns = ( 29.087 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    30.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    25.645 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    27.364    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    27.460 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=37, routed)          1.627    29.087    design_1_i/ps2_top_0/inst/u_PS2_decoder/i_CLK100MHZ
    SLICE_X42Y83         FDRE                                         r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y83         FDRE (Prop_fdre_C_Q)         0.518    29.605 f  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode_reg[1]/Q
                         net (fo=132, routed)         1.987    31.592    design_1_i/ov7670_vga_0/inst/gui_update[1]
    SLICE_X57Y103        LUT3 (Prop_lut3_I0_O)        0.150    31.742 r  design_1_i/ov7670_vga_0/inst/vga_red[2]_i_30/O
                         net (fo=16, routed)          0.989    32.731    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[0]_i_18_1
    SLICE_X61Y109        LUT6 (Prop_lut6_I4_O)        0.326    33.057 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[3]_i_24/O
                         net (fo=5, routed)           0.915    33.971    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[3]_i_24_n_0
    SLICE_X59Y97         LUT5 (Prop_lut5_I0_O)        0.124    34.095 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[3]_i_23/O
                         net (fo=1, routed)           0.637    34.732    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[3]_i_23_n_0
    SLICE_X59Y98         LUT6 (Prop_lut6_I3_O)        0.124    34.856 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[3]_i_13/O
                         net (fo=3, routed)           0.477    35.333    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[3]_i_13_n_0
    SLICE_X56Y98         LUT6 (Prop_lut6_I1_O)        0.124    35.457 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[3]_i_7/O
                         net (fo=1, routed)           0.404    35.861    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[3]_i_7_n_0
    SLICE_X57Y98         LUT6 (Prop_lut6_I1_O)        0.124    35.985 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[3]_i_3/O
                         net (fo=1, routed)           0.303    36.288    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[3]_i_3_n_0
    SLICE_X55Y98         LUT6 (Prop_lut6_I2_O)        0.124    36.412 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[3]_i_1/O
                         net (fo=1, routed)           0.000    36.412    design_1_i/ov7670_vga_0/inst/U_gui_element_rom_n_5
    SLICE_X55Y98         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.505    38.485    design_1_i/ov7670_vga_0/inst/clk25
    SLICE_X55Y98         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_green_reg[3]/C
                         clock pessimism              0.395    38.880    
                         clock uncertainty           -0.215    38.665    
    SLICE_X55Y98         FDRE (Setup_fdre_C_D)        0.032    38.697    design_1_i/ov7670_vga_0/inst/vga_green_reg[3]
  -------------------------------------------------------------------
                         required time                         38.697    
                         arrival time                         -36.412    
  -------------------------------------------------------------------
                         slack                                  2.285    

Slack (MET) :             2.303ns  (required time - arrival time)
  Source:                 design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ov7670_vga_0/inst/vga_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@40.000ns - clk_out3_design_1_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        7.359ns  (logic 1.738ns (23.618%)  route 5.621ns (76.382%))
  Logic Levels:           8  (LUT3=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 38.490 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns = ( 29.087 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    30.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    25.645 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    27.364    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    27.460 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=37, routed)          1.627    29.087    design_1_i/ps2_top_0/inst/u_PS2_decoder/i_CLK100MHZ
    SLICE_X42Y83         FDRE                                         r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y83         FDRE (Prop_fdre_C_Q)         0.518    29.605 f  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode_reg[1]/Q
                         net (fo=132, routed)         1.987    31.592    design_1_i/ov7670_vga_0/inst/gui_update[1]
    SLICE_X57Y103        LUT3 (Prop_lut3_I0_O)        0.150    31.742 r  design_1_i/ov7670_vga_0/inst/vga_red[2]_i_30/O
                         net (fo=16, routed)          1.214    32.956    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[0]_i_18_1
    SLICE_X61Y109        LUT6 (Prop_lut6_I4_O)        0.326    33.282 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[3]_i_42/O
                         net (fo=5, routed)           0.459    33.741    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[3]_i_42_n_0
    SLICE_X61Y106        LUT5 (Prop_lut5_I0_O)        0.124    33.865 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[3]_i_77/O
                         net (fo=1, routed)           0.650    34.515    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[3]_i_77_n_0
    SLICE_X60Y97         LUT6 (Prop_lut6_I5_O)        0.124    34.639 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[3]_i_39/O
                         net (fo=1, routed)           0.161    34.800    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[3]_i_39_n_0
    SLICE_X60Y97         LUT6 (Prop_lut6_I1_O)        0.124    34.924 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[3]_i_19/O
                         net (fo=3, routed)           0.440    35.364    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[3]_i_19_n_0
    SLICE_X59Y96         LUT3 (Prop_lut3_I0_O)        0.124    35.488 f  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[3]_i_13/O
                         net (fo=1, routed)           0.407    35.895    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[3]_i_13_n_0
    SLICE_X59Y96         LUT6 (Prop_lut6_I2_O)        0.124    36.019 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[3]_i_4/O
                         net (fo=1, routed)           0.303    36.322    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[3]_i_4_n_0
    SLICE_X58Y97         LUT6 (Prop_lut6_I2_O)        0.124    36.446 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[3]_i_1/O
                         net (fo=1, routed)           0.000    36.446    design_1_i/ov7670_vga_0/inst/U_gui_element_rom_n_9
    SLICE_X58Y97         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.510    38.490    design_1_i/ov7670_vga_0/inst/clk25
    SLICE_X58Y97         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_red_reg[3]/C
                         clock pessimism              0.395    38.885    
                         clock uncertainty           -0.215    38.670    
    SLICE_X58Y97         FDRE (Setup_fdre_C_D)        0.079    38.749    design_1_i/ov7670_vga_0/inst/vga_red_reg[3]
  -------------------------------------------------------------------
                         required time                         38.749    
                         arrival time                         -36.446    
  -------------------------------------------------------------------
                         slack                                  2.303    

Slack (MET) :             2.363ns  (required time - arrival time)
  Source:                 design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ov7670_vga_0/inst/vga_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@40.000ns - clk_out3_design_1_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        7.226ns  (logic 1.306ns (18.074%)  route 5.920ns (81.926%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 38.468 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.909ns = ( 29.091 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    30.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    25.645 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    27.364    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    27.460 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=37, routed)          1.631    29.091    design_1_i/ps2_top_0/inst/u_PS2_decoder/i_CLK100MHZ
    SLICE_X41Y83         FDRE                                         r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDRE (Prop_fdre_C_Q)         0.456    29.547 f  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode_reg[2]/Q
                         net (fo=120, routed)         3.258    32.805    design_1_i/ov7670_vga_0/inst/gui_update[2]
    SLICE_X60Y96         LUT3 (Prop_lut3_I1_O)        0.150    32.955 r  design_1_i/ov7670_vga_0/inst/vga_red[1]_i_28/O
                         net (fo=8, routed)           1.772    34.728    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[0]_i_3_2
    SLICE_X56Y100        LUT6 (Prop_lut6_I1_O)        0.328    35.056 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[1]_i_11/O
                         net (fo=1, routed)           0.432    35.488    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[1]_i_11_n_0
    SLICE_X54Y100        LUT6 (Prop_lut6_I0_O)        0.124    35.612 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[1]_i_5/O
                         net (fo=1, routed)           0.165    35.776    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[1]_i_5_n_0
    SLICE_X54Y100        LUT5 (Prop_lut5_I1_O)        0.124    35.900 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[1]_i_2/O
                         net (fo=1, routed)           0.292    36.193    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[1]_i_2_n_0
    SLICE_X55Y100        LUT6 (Prop_lut6_I1_O)        0.124    36.317 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[1]_i_1/O
                         net (fo=1, routed)           0.000    36.317    design_1_i/ov7670_vga_0/inst/U_gui_element_rom_n_7
    SLICE_X55Y100        FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.489    38.468    design_1_i/ov7670_vga_0/inst/clk25
    SLICE_X55Y100        FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_green_reg[1]/C
                         clock pessimism              0.395    38.863    
                         clock uncertainty           -0.215    38.649    
    SLICE_X55Y100        FDRE (Setup_fdre_C_D)        0.031    38.680    design_1_i/ov7670_vga_0/inst/vga_green_reg[1]
  -------------------------------------------------------------------
                         required time                         38.680    
                         arrival time                         -36.317    
  -------------------------------------------------------------------
                         slack                                  2.363    

Slack (MET) :             2.507ns  (required time - arrival time)
  Source:                 design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ov7670_vga_0/inst/vga_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@40.000ns - clk_out3_design_1_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        7.153ns  (logic 1.738ns (24.297%)  route 5.415ns (75.703%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 38.490 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns = ( 29.087 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    30.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    25.645 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    27.364    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    27.460 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=37, routed)          1.627    29.087    design_1_i/ps2_top_0/inst/u_PS2_decoder/i_CLK100MHZ
    SLICE_X42Y83         FDRE                                         r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y83         FDRE (Prop_fdre_C_Q)         0.518    29.605 f  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode_reg[1]/Q
                         net (fo=132, routed)         1.987    31.592    design_1_i/ov7670_vga_0/inst/gui_update[1]
    SLICE_X57Y103        LUT3 (Prop_lut3_I0_O)        0.150    31.742 r  design_1_i/ov7670_vga_0/inst/vga_red[2]_i_30/O
                         net (fo=16, routed)          1.044    32.785    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[0]_i_18_1
    SLICE_X59Y109        LUT5 (Prop_lut5_I3_O)        0.326    33.111 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[0]_i_8/O
                         net (fo=7, routed)           0.312    33.423    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[0]_i_8_n_0
    SLICE_X59Y109        LUT5 (Prop_lut5_I3_O)        0.124    33.547 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[0]_i_12/O
                         net (fo=2, routed)           0.673    34.220    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[0]_i_12_n_0
    SLICE_X60Y100        LUT6 (Prop_lut6_I0_O)        0.124    34.344 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[0]_i_7/O
                         net (fo=2, routed)           0.384    34.727    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/p_1_in[0]
    SLICE_X60Y100        LUT4 (Prop_lut4_I1_O)        0.124    34.851 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[0]_i_3/O
                         net (fo=2, routed)           0.308    35.159    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[0]_i_3_n_0
    SLICE_X59Y99         LUT6 (Prop_lut6_I4_O)        0.124    35.283 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[0]_i_4/O
                         net (fo=1, routed)           0.403    35.686    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[0]_i_4_n_0
    SLICE_X59Y99         LUT6 (Prop_lut6_I2_O)        0.124    35.810 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[0]_i_2/O
                         net (fo=1, routed)           0.306    36.116    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[0]_i_2_n_0
    SLICE_X58Y98         LUT6 (Prop_lut6_I1_O)        0.124    36.240 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[0]_i_1/O
                         net (fo=1, routed)           0.000    36.240    design_1_i/ov7670_vga_0/inst/U_gui_element_rom_n_4
    SLICE_X58Y98         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.510    38.490    design_1_i/ov7670_vga_0/inst/clk25
    SLICE_X58Y98         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_blue_reg[0]/C
                         clock pessimism              0.395    38.885    
                         clock uncertainty           -0.215    38.670    
    SLICE_X58Y98         FDRE (Setup_fdre_C_D)        0.077    38.747    design_1_i/ov7670_vga_0/inst/vga_blue_reg[0]
  -------------------------------------------------------------------
                         required time                         38.747    
                         arrival time                         -36.240    
  -------------------------------------------------------------------
                         slack                                  2.507    

Slack (MET) :             2.519ns  (required time - arrival time)
  Source:                 design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ov7670_vga_0/inst/vga_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@40.000ns - clk_out3_design_1_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        7.141ns  (logic 1.738ns (24.338%)  route 5.403ns (75.662%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 38.490 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns = ( 29.087 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    30.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    25.645 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    27.364    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    27.460 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=37, routed)          1.627    29.087    design_1_i/ps2_top_0/inst/u_PS2_decoder/i_CLK100MHZ
    SLICE_X42Y83         FDRE                                         r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y83         FDRE (Prop_fdre_C_Q)         0.518    29.605 f  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode_reg[1]/Q
                         net (fo=132, routed)         1.987    31.592    design_1_i/ov7670_vga_0/inst/gui_update[1]
    SLICE_X57Y103        LUT3 (Prop_lut3_I0_O)        0.150    31.742 r  design_1_i/ov7670_vga_0/inst/vga_red[2]_i_30/O
                         net (fo=16, routed)          1.016    32.758    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[0]_i_18_1
    SLICE_X59Y103        LUT5 (Prop_lut5_I3_O)        0.326    33.084 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[3]_i_15/O
                         net (fo=3, routed)           0.514    33.598    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[3]_i_15_n_0
    SLICE_X58Y101        LUT5 (Prop_lut5_I3_O)        0.124    33.722 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[3]_i_16/O
                         net (fo=1, routed)           0.161    33.883    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[3]_i_16_n_0
    SLICE_X58Y101        LUT6 (Prop_lut6_I0_O)        0.124    34.007 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[3]_i_14/O
                         net (fo=1, routed)           0.292    34.298    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/p_1_in[3]
    SLICE_X59Y100        LUT4 (Prop_lut4_I1_O)        0.124    34.422 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[3]_i_11/O
                         net (fo=3, routed)           0.514    34.936    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[3]_i_11_n_0
    SLICE_X60Y99         LUT6 (Prop_lut6_I3_O)        0.124    35.060 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[3]_i_10/O
                         net (fo=1, routed)           0.476    35.537    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[3]_i_10_n_0
    SLICE_X59Y99         LUT6 (Prop_lut6_I4_O)        0.124    35.661 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[3]_i_3/O
                         net (fo=1, routed)           0.443    36.104    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[3]_i_3_n_0
    SLICE_X60Y97         LUT6 (Prop_lut6_I2_O)        0.124    36.228 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[3]_i_1/O
                         net (fo=1, routed)           0.000    36.228    design_1_i/ov7670_vga_0/inst/U_gui_element_rom_n_1
    SLICE_X60Y97         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.510    38.490    design_1_i/ov7670_vga_0/inst/clk25
    SLICE_X60Y97         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_blue_reg[3]/C
                         clock pessimism              0.395    38.885    
                         clock uncertainty           -0.215    38.670    
    SLICE_X60Y97         FDRE (Setup_fdre_C_D)        0.077    38.747    design_1_i/ov7670_vga_0/inst/vga_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         38.747    
                         arrival time                         -36.228    
  -------------------------------------------------------------------
                         slack                                  2.519    

Slack (MET) :             2.581ns  (required time - arrival time)
  Source:                 design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ov7670_vga_0/inst/vga_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@40.000ns - clk_out3_design_1_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        7.083ns  (logic 1.738ns (24.538%)  route 5.345ns (75.462%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 38.490 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns = ( 29.087 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    30.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    25.645 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    27.364    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    27.460 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=37, routed)          1.627    29.087    design_1_i/ps2_top_0/inst/u_PS2_decoder/i_CLK100MHZ
    SLICE_X42Y83         FDRE                                         r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y83         FDRE (Prop_fdre_C_Q)         0.518    29.605 f  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode_reg[1]/Q
                         net (fo=132, routed)         1.987    31.592    design_1_i/ov7670_vga_0/inst/gui_update[1]
    SLICE_X57Y103        LUT3 (Prop_lut3_I0_O)        0.150    31.742 r  design_1_i/ov7670_vga_0/inst/vga_red[2]_i_30/O
                         net (fo=16, routed)          1.189    32.931    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[0]_i_18_1
    SLICE_X61Y101        LUT5 (Prop_lut5_I3_O)        0.326    33.257 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[1]_i_8/O
                         net (fo=3, routed)           0.287    33.544    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[1]_i_8_n_0
    SLICE_X61Y101        LUT5 (Prop_lut5_I3_O)        0.124    33.668 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[1]_i_9/O
                         net (fo=1, routed)           0.627    34.295    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[1]_i_9_n_0
    SLICE_X61Y99         LUT6 (Prop_lut6_I0_O)        0.124    34.419 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[1]_i_7/O
                         net (fo=1, routed)           0.285    34.704    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/p_1_in[1]
    SLICE_X59Y99         LUT4 (Prop_lut4_I1_O)        0.124    34.828 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[1]_i_6/O
                         net (fo=3, routed)           0.457    35.286    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[1]_i_6_n_0
    SLICE_X61Y99         LUT4 (Prop_lut4_I1_O)        0.124    35.410 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[1]_i_5/O
                         net (fo=1, routed)           0.351    35.760    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[1]_i_5_n_0
    SLICE_X60Y99         LUT6 (Prop_lut6_I3_O)        0.124    35.884 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[1]_i_2/O
                         net (fo=1, routed)           0.162    36.046    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[1]_i_2_n_0
    SLICE_X60Y99         LUT6 (Prop_lut6_I2_O)        0.124    36.170 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[1]_i_1/O
                         net (fo=1, routed)           0.000    36.170    design_1_i/ov7670_vga_0/inst/U_gui_element_rom_n_3
    SLICE_X60Y99         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.510    38.490    design_1_i/ov7670_vga_0/inst/clk25
    SLICE_X60Y99         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_blue_reg[1]/C
                         clock pessimism              0.395    38.885    
                         clock uncertainty           -0.215    38.670    
    SLICE_X60Y99         FDRE (Setup_fdre_C_D)        0.081    38.751    design_1_i/ov7670_vga_0/inst/vga_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         38.751    
                         arrival time                         -36.170    
  -------------------------------------------------------------------
                         slack                                  2.581    

Slack (MET) :             2.660ns  (required time - arrival time)
  Source:                 design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ov7670_vga_0/inst/vga_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@40.000ns - clk_out3_design_1_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        6.949ns  (logic 1.738ns (25.012%)  route 5.211ns (74.988%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.485 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns = ( 29.087 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    30.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    25.645 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    27.364    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    27.460 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=37, routed)          1.627    29.087    design_1_i/ps2_top_0/inst/u_PS2_decoder/i_CLK100MHZ
    SLICE_X42Y83         FDRE                                         r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y83         FDRE (Prop_fdre_C_Q)         0.518    29.605 f  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode_reg[1]/Q
                         net (fo=132, routed)         1.987    31.592    design_1_i/ov7670_vga_0/inst/gui_update[1]
    SLICE_X57Y103        LUT3 (Prop_lut3_I0_O)        0.150    31.742 r  design_1_i/ov7670_vga_0/inst/vga_red[2]_i_30/O
                         net (fo=16, routed)          1.032    32.774    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[0]_i_18_1
    SLICE_X58Y104        LUT6 (Prop_lut6_I4_O)        0.326    33.100 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[0]_i_13/O
                         net (fo=6, routed)           0.493    33.592    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[0]_i_13_n_0
    SLICE_X59Y103        LUT5 (Prop_lut5_I0_O)        0.124    33.716 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[0]_i_24/O
                         net (fo=1, routed)           0.293    34.009    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[0]_i_24_n_0
    SLICE_X59Y101        LUT6 (Prop_lut6_I5_O)        0.124    34.133 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[0]_i_11/O
                         net (fo=2, routed)           0.641    34.774    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[0]_i_11_n_0
    SLICE_X57Y96         LUT6 (Prop_lut6_I3_O)        0.124    34.898 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[0]_i_18/O
                         net (fo=1, routed)           0.302    35.200    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[0]_i_18_n_0
    SLICE_X56Y97         LUT6 (Prop_lut6_I2_O)        0.124    35.324 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[0]_i_8/O
                         net (fo=1, routed)           0.165    35.489    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[0]_i_8_n_0
    SLICE_X56Y97         LUT6 (Prop_lut6_I3_O)        0.124    35.613 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[0]_i_3/O
                         net (fo=1, routed)           0.299    35.912    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[0]_i_3_n_0
    SLICE_X55Y97         LUT6 (Prop_lut6_I1_O)        0.124    36.036 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[0]_i_1/O
                         net (fo=1, routed)           0.000    36.036    design_1_i/ov7670_vga_0/inst/U_gui_element_rom_n_12
    SLICE_X55Y97         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.505    38.485    design_1_i/ov7670_vga_0/inst/clk25
    SLICE_X55Y97         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_red_reg[0]/C
                         clock pessimism              0.395    38.880    
                         clock uncertainty           -0.215    38.665    
    SLICE_X55Y97         FDRE (Setup_fdre_C_D)        0.031    38.696    design_1_i/ov7670_vga_0/inst/vga_red_reg[0]
  -------------------------------------------------------------------
                         required time                         38.696    
                         arrival time                         -36.036    
  -------------------------------------------------------------------
                         slack                                  2.660    

Slack (MET) :             2.679ns  (required time - arrival time)
  Source:                 design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ov7670_vga_0/inst/vga_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@40.000ns - clk_out3_design_1_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        6.927ns  (logic 1.306ns (18.853%)  route 5.621ns (81.147%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.485 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.909ns = ( 29.091 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    30.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    25.645 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    27.364    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    27.460 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=37, routed)          1.631    29.091    design_1_i/ps2_top_0/inst/u_PS2_decoder/i_CLK100MHZ
    SLICE_X41Y83         FDRE                                         r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDRE (Prop_fdre_C_Q)         0.456    29.547 f  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode_reg[2]/Q
                         net (fo=120, routed)         3.258    32.805    design_1_i/ov7670_vga_0/inst/gui_update[2]
    SLICE_X60Y96         LUT3 (Prop_lut3_I1_O)        0.150    32.955 r  design_1_i/ov7670_vga_0/inst/vga_red[1]_i_28/O
                         net (fo=8, routed)           1.570    34.526    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[0]_i_3_2
    SLICE_X57Y100        LUT6 (Prop_lut6_I3_O)        0.328    34.854 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_29/O
                         net (fo=1, routed)           0.341    35.195    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_29_n_0
    SLICE_X57Y99         LUT6 (Prop_lut6_I0_O)        0.124    35.319 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_8/O
                         net (fo=1, routed)           0.149    35.468    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_8_n_0
    SLICE_X57Y99         LUT5 (Prop_lut5_I1_O)        0.124    35.592 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_2/O
                         net (fo=1, routed)           0.303    35.894    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_2_n_0
    SLICE_X55Y99         LUT6 (Prop_lut6_I1_O)        0.124    36.018 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_1/O
                         net (fo=1, routed)           0.000    36.018    design_1_i/ov7670_vga_0/inst/U_gui_element_rom_n_10
    SLICE_X55Y99         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.505    38.485    design_1_i/ov7670_vga_0/inst/clk25
    SLICE_X55Y99         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_red_reg[2]/C
                         clock pessimism              0.395    38.880    
                         clock uncertainty           -0.215    38.665    
    SLICE_X55Y99         FDRE (Setup_fdre_C_D)        0.032    38.697    design_1_i/ov7670_vga_0/inst/vga_red_reg[2]
  -------------------------------------------------------------------
                         required time                         38.697    
                         arrival time                         -36.018    
  -------------------------------------------------------------------
                         slack                                  2.679    

Slack (MET) :             2.698ns  (required time - arrival time)
  Source:                 design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ov7670_vga_0/inst/vga_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@40.000ns - clk_out3_design_1_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        6.960ns  (logic 1.614ns (23.188%)  route 5.346ns (76.812%))
  Logic Levels:           7  (LUT3=1 LUT6=6)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 38.486 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns = ( 29.087 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    30.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    25.645 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    27.364    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    27.460 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=37, routed)          1.627    29.087    design_1_i/ps2_top_0/inst/u_PS2_decoder/i_CLK100MHZ
    SLICE_X42Y83         FDRE                                         r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y83         FDRE (Prop_fdre_C_Q)         0.518    29.605 f  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode_reg[1]/Q
                         net (fo=132, routed)         1.987    31.592    design_1_i/ov7670_vga_0/inst/gui_update[1]
    SLICE_X57Y103        LUT3 (Prop_lut3_I0_O)        0.150    31.742 r  design_1_i/ov7670_vga_0/inst/vga_red[2]_i_30/O
                         net (fo=16, routed)          1.212    32.954    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[0]_i_18_1
    SLICE_X58Y103        LUT6 (Prop_lut6_I4_O)        0.326    33.280 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[2]_i_10/O
                         net (fo=6, routed)           0.640    33.920    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[2]_i_10_n_0
    SLICE_X59Y101        LUT6 (Prop_lut6_I4_O)        0.124    34.044 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[2]_i_8/O
                         net (fo=2, routed)           0.592    34.636    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[2]_i_8_n_0
    SLICE_X60Y98         LUT6 (Prop_lut6_I3_O)        0.124    34.760 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[2]_i_7/O
                         net (fo=1, routed)           0.295    35.055    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[2]_i_7_n_0
    SLICE_X58Y98         LUT6 (Prop_lut6_I2_O)        0.124    35.179 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[2]_i_5/O
                         net (fo=1, routed)           0.171    35.350    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[2]_i_5_n_0
    SLICE_X58Y98         LUT6 (Prop_lut6_I3_O)        0.124    35.474 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[2]_i_2/O
                         net (fo=1, routed)           0.450    35.924    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[2]_i_2_n_0
    SLICE_X56Y98         LUT6 (Prop_lut6_I3_O)        0.124    36.048 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[2]_i_1/O
                         net (fo=1, routed)           0.000    36.048    design_1_i/ov7670_vga_0/inst/U_gui_element_rom_n_6
    SLICE_X56Y98         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.506    38.486    design_1_i/ov7670_vga_0/inst/clk25
    SLICE_X56Y98         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_green_reg[2]/C
                         clock pessimism              0.395    38.881    
                         clock uncertainty           -0.215    38.666    
    SLICE_X56Y98         FDRE (Setup_fdre_C_D)        0.079    38.745    design_1_i/ov7670_vga_0/inst/vga_green_reg[2]
  -------------------------------------------------------------------
                         required time                         38.745    
                         arrival time                         -36.048    
  -------------------------------------------------------------------
                         slack                                  2.698    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ov7670_vga_0/inst/U_gui_fsm/last_mode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.209ns (17.538%)  route 0.983ns (82.462%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=37, routed)          0.563    -0.601    design_1_i/ps2_top_0/inst/u_PS2_decoder/i_CLK100MHZ
    SLICE_X42Y83         FDRE                                         r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode_reg[0]/Q
                         net (fo=100, routed)         0.983     0.545    design_1_i/ov7670_vga_0/inst/U_gui_fsm/gui_update[0]
    SLICE_X33Y100        LUT4 (Prop_lut4_I0_O)        0.045     0.590 r  design_1_i/ov7670_vga_0/inst/U_gui_fsm/last_mode[0]_i_1/O
                         net (fo=1, routed)           0.000     0.590    design_1_i/ov7670_vga_0/inst/U_gui_fsm/last_mode[0]_i_1_n_0
    SLICE_X33Y100        FDRE                                         r  design_1_i/ov7670_vga_0/inst/U_gui_fsm/last_mode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.837    -0.836    design_1_i/ov7670_vga_0/inst/U_gui_fsm/clk25
    SLICE_X33Y100        FDRE                                         r  design_1_i/ov7670_vga_0/inst/U_gui_fsm/last_mode_reg[0]/C
                         clock pessimism              0.557    -0.280    
                         clock uncertainty            0.215    -0.065    
    SLICE_X33Y100        FDRE (Hold_fdre_C_D)         0.092     0.027    design_1_i/ov7670_vga_0/inst/U_gui_fsm/last_mode_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.027    
                         arrival time                           0.590    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ov7670_vga_0/inst/vga_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.185ns  (logic 0.231ns (19.486%)  route 0.954ns (80.514%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=37, routed)          0.563    -0.601    design_1_i/ps2_top_0/inst/u_PS2_decoder/i_CLK100MHZ
    SLICE_X41Y83         FDRE                                         r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode_reg[2]/Q
                         net (fo=120, routed)         0.799     0.339    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/gui_update[2]
    SLICE_X56Y101        LUT6 (Prop_lut6_I0_O)        0.045     0.384 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[1]_i_4/O
                         net (fo=3, routed)           0.155     0.539    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[1]_i_4_n_0
    SLICE_X55Y100        LUT6 (Prop_lut6_I5_O)        0.045     0.584 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[1]_i_1/O
                         net (fo=1, routed)           0.000     0.584    design_1_i/ov7670_vga_0/inst/U_gui_element_rom_n_7
    SLICE_X55Y100        FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.828    -0.844    design_1_i/ov7670_vga_0/inst/clk25
    SLICE_X55Y100        FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_green_reg[1]/C
                         clock pessimism              0.557    -0.288    
                         clock uncertainty            0.215    -0.073    
    SLICE_X55Y100        FDRE (Hold_fdre_C_D)         0.092     0.019    design_1_i/ov7670_vga_0/inst/vga_green_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.019    
                         arrival time                           0.584    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ov7670_vga_0/inst/vga_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.332ns  (logic 0.276ns (20.721%)  route 1.056ns (79.279%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=37, routed)          0.563    -0.601    design_1_i/ps2_top_0/inst/u_PS2_decoder/i_CLK100MHZ
    SLICE_X41Y83         FDRE                                         r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode_reg[2]/Q
                         net (fo=120, routed)         0.777     0.317    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/gui_update[2]
    SLICE_X56Y99         LUT5 (Prop_lut5_I0_O)        0.045     0.362 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[2]_i_6/O
                         net (fo=1, routed)           0.111     0.473    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[2]_i_6_n_0
    SLICE_X55Y99         LUT3 (Prop_lut3_I2_O)        0.045     0.518 f  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[2]_i_4/O
                         net (fo=1, routed)           0.168     0.686    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[2]_i_4_n_0
    SLICE_X56Y98         LUT6 (Prop_lut6_I5_O)        0.045     0.731 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[2]_i_1/O
                         net (fo=1, routed)           0.000     0.731    design_1_i/ov7670_vga_0/inst/U_gui_element_rom_n_6
    SLICE_X56Y98         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.836    -0.837    design_1_i/ov7670_vga_0/inst/clk25
    SLICE_X56Y98         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_green_reg[2]/C
                         clock pessimism              0.557    -0.281    
                         clock uncertainty            0.215    -0.066    
    SLICE_X56Y98         FDRE (Hold_fdre_C_D)         0.121     0.055    design_1_i/ov7670_vga_0/inst/vga_green_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.731    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ov7670_vga_0/inst/vga_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.390ns  (logic 0.299ns (21.508%)  route 1.091ns (78.492%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=37, routed)          0.563    -0.601    design_1_i/ps2_top_0/inst/u_PS2_decoder/i_CLK100MHZ
    SLICE_X42Y83         FDRE                                         r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode_reg[0]/Q
                         net (fo=100, routed)         0.698     0.261    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/gui_update[0]
    SLICE_X57Y97         LUT5 (Prop_lut5_I2_O)        0.045     0.306 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[3]_i_11/O
                         net (fo=2, routed)           0.283     0.589    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[3]_i_11_n_0
    SLICE_X59Y96         LUT6 (Prop_lut6_I0_O)        0.045     0.634 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[3]_i_4/O
                         net (fo=1, routed)           0.110     0.744    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[3]_i_4_n_0
    SLICE_X58Y97         LUT6 (Prop_lut6_I2_O)        0.045     0.789 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[3]_i_1/O
                         net (fo=1, routed)           0.000     0.789    design_1_i/ov7670_vga_0/inst/U_gui_element_rom_n_9
    SLICE_X58Y97         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.838    -0.835    design_1_i/ov7670_vga_0/inst/clk25
    SLICE_X58Y97         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_red_reg[3]/C
                         clock pessimism              0.557    -0.279    
                         clock uncertainty            0.215    -0.064    
    SLICE_X58Y97         FDRE (Hold_fdre_C_D)         0.121     0.057    design_1_i/ov7670_vga_0/inst/vga_red_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.789    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.739ns  (arrival time - required time)
  Source:                 design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ov7670_vga_0/inst/vga_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.365ns  (logic 0.231ns (16.925%)  route 1.134ns (83.075%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=37, routed)          0.563    -0.601    design_1_i/ps2_top_0/inst/u_PS2_decoder/i_CLK100MHZ
    SLICE_X41Y83         FDRE                                         r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode_reg[2]/Q
                         net (fo=120, routed)         0.993     0.532    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/gui_update[2]
    SLICE_X57Y98         LUT5 (Prop_lut5_I0_O)        0.045     0.577 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[0]_i_5/O
                         net (fo=1, routed)           0.141     0.719    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[0]_i_5_n_0
    SLICE_X55Y97         LUT6 (Prop_lut6_I3_O)        0.045     0.764 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[0]_i_1/O
                         net (fo=1, routed)           0.000     0.764    design_1_i/ov7670_vga_0/inst/U_gui_element_rom_n_12
    SLICE_X55Y97         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.835    -0.838    design_1_i/ov7670_vga_0/inst/clk25
    SLICE_X55Y97         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_red_reg[0]/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.215    -0.067    
    SLICE_X55Y97         FDRE (Hold_fdre_C_D)         0.092     0.025    design_1_i/ov7670_vga_0/inst/vga_red_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           0.764    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.746ns  (arrival time - required time)
  Source:                 design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ov7670_vga_0/inst/vga_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.373ns  (logic 0.231ns (16.830%)  route 1.142ns (83.170%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=37, routed)          0.563    -0.601    design_1_i/ps2_top_0/inst/u_PS2_decoder/i_CLK100MHZ
    SLICE_X41Y83         FDRE                                         r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode_reg[2]/Q
                         net (fo=120, routed)         0.921     0.461    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/gui_update[2]
    SLICE_X57Y100        LUT6 (Prop_lut6_I0_O)        0.045     0.506 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_6/O
                         net (fo=3, routed)           0.220     0.726    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_6_n_0
    SLICE_X55Y99         LUT6 (Prop_lut6_I5_O)        0.045     0.771 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[2]_i_1/O
                         net (fo=1, routed)           0.000     0.771    design_1_i/ov7670_vga_0/inst/U_gui_element_rom_n_10
    SLICE_X55Y99         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.835    -0.838    design_1_i/ov7670_vga_0/inst/clk25
    SLICE_X55Y99         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_red_reg[2]/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.215    -0.067    
    SLICE_X55Y99         FDRE (Hold_fdre_C_D)         0.092     0.025    design_1_i/ov7670_vga_0/inst/vga_red_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           0.771    
  -------------------------------------------------------------------
                         slack                                  0.746    

Slack (MET) :             0.790ns  (arrival time - required time)
  Source:                 design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ov7670_vga_0/inst/vga_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.447ns  (logic 0.231ns (15.964%)  route 1.216ns (84.036%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=37, routed)          0.563    -0.601    design_1_i/ps2_top_0/inst/u_PS2_decoder/i_CLK100MHZ
    SLICE_X41Y83         FDRE                                         r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode_reg[2]/Q
                         net (fo=120, routed)         0.968     0.508    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/gui_update[2]
    SLICE_X60Y100        LUT4 (Prop_lut4_I0_O)        0.045     0.553 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[0]_i_3/O
                         net (fo=2, routed)           0.248     0.801    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[0]_i_3_n_0
    SLICE_X58Y98         LUT6 (Prop_lut6_I5_O)        0.045     0.846 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     0.846    design_1_i/ov7670_vga_0/inst/U_gui_element_rom_n_4
    SLICE_X58Y98         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.838    -0.835    design_1_i/ov7670_vga_0/inst/clk25
    SLICE_X58Y98         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_blue_reg[0]/C
                         clock pessimism              0.557    -0.279    
                         clock uncertainty            0.215    -0.064    
    SLICE_X58Y98         FDRE (Hold_fdre_C_D)         0.120     0.056    design_1_i/ov7670_vga_0/inst/vga_blue_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.846    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.802ns  (arrival time - required time)
  Source:                 design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ov7670_vga_0/inst/vga_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.460ns  (logic 0.299ns (20.479%)  route 1.161ns (79.521%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=37, routed)          0.563    -0.601    design_1_i/ps2_top_0/inst/u_PS2_decoder/i_CLK100MHZ
    SLICE_X42Y83         FDRE                                         r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.437 f  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode_reg[0]/Q
                         net (fo=100, routed)         0.746     0.309    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/gui_update[0]
    SLICE_X56Y97         LUT6 (Prop_lut6_I4_O)        0.045     0.354 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[1]_i_10/O
                         net (fo=7, routed)           0.361     0.715    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[1]_i_10_n_0
    SLICE_X60Y99         LUT6 (Prop_lut6_I0_O)        0.045     0.760 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[1]_i_2/O
                         net (fo=1, routed)           0.054     0.814    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[1]_i_2_n_0
    SLICE_X60Y99         LUT6 (Prop_lut6_I2_O)        0.045     0.859 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     0.859    design_1_i/ov7670_vga_0/inst/U_gui_element_rom_n_3
    SLICE_X60Y99         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.838    -0.835    design_1_i/ov7670_vga_0/inst/clk25
    SLICE_X60Y99         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_blue_reg[1]/C
                         clock pessimism              0.557    -0.279    
                         clock uncertainty            0.215    -0.064    
    SLICE_X60Y99         FDRE (Hold_fdre_C_D)         0.121     0.057    design_1_i/ov7670_vga_0/inst/vga_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.806ns  (arrival time - required time)
  Source:                 design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ov7670_vga_0/inst/vga_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.432ns  (logic 0.299ns (20.877%)  route 1.133ns (79.123%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=37, routed)          0.563    -0.601    design_1_i/ps2_top_0/inst/u_PS2_decoder/i_CLK100MHZ
    SLICE_X42Y83         FDRE                                         r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.437 f  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode_reg[0]/Q
                         net (fo=100, routed)         0.698     0.261    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/gui_update[0]
    SLICE_X57Y97         LUT6 (Prop_lut6_I4_O)        0.045     0.306 f  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[3]_i_11/O
                         net (fo=1, routed)           0.323     0.629    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[3]_i_11_n_0
    SLICE_X57Y98         LUT6 (Prop_lut6_I5_O)        0.045     0.674 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[3]_i_3/O
                         net (fo=1, routed)           0.112     0.786    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[3]_i_3_n_0
    SLICE_X55Y98         LUT6 (Prop_lut6_I2_O)        0.045     0.831 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[3]_i_1/O
                         net (fo=1, routed)           0.000     0.831    design_1_i/ov7670_vga_0/inst/U_gui_element_rom_n_5
    SLICE_X55Y98         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.835    -0.838    design_1_i/ov7670_vga_0/inst/clk25
    SLICE_X55Y98         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_green_reg[3]/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.215    -0.067    
    SLICE_X55Y98         FDRE (Hold_fdre_C_D)         0.092     0.025    design_1_i/ov7670_vga_0/inst/vga_green_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ov7670_vga_0/inst/vga_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.461ns  (logic 0.299ns (20.463%)  route 1.162ns (79.537%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=37, routed)          0.563    -0.601    design_1_i/ps2_top_0/inst/u_PS2_decoder/i_CLK100MHZ
    SLICE_X42Y83         FDRE                                         r  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.437 f  design_1_i/ps2_top_0/inst/u_PS2_decoder/r_mode_reg[0]/Q
                         net (fo=100, routed)         0.746     0.309    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/gui_update[0]
    SLICE_X56Y97         LUT6 (Prop_lut6_I4_O)        0.045     0.354 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[1]_i_10/O
                         net (fo=7, routed)           0.306     0.659    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_red[1]_i_10_n_0
    SLICE_X57Y98         LUT6 (Prop_lut6_I1_O)        0.045     0.704 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[0]_i_3/O
                         net (fo=1, routed)           0.110     0.815    design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[0]_i_3_n_0
    SLICE_X55Y98         LUT6 (Prop_lut6_I1_O)        0.045     0.860 r  design_1_i/ov7670_vga_0/inst/U_gui_element_rom/vga_green[0]_i_1/O
                         net (fo=1, routed)           0.000     0.860    design_1_i/ov7670_vga_0/inst/U_gui_element_rom_n_8
    SLICE_X55Y98         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.835    -0.838    design_1_i/ov7670_vga_0/inst/clk25
    SLICE_X55Y98         FDRE                                         r  design_1_i/ov7670_vga_0/inst/vga_green_reg[0]/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.215    -0.067    
    SLICE_X55Y98         FDRE (Hold_fdre_C_D)         0.092     0.025    design_1_i/ov7670_vga_0/inst/vga_green_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           0.860    
  -------------------------------------------------------------------
                         slack                                  0.835    





