============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Nov 23 2019  12:43:47 pm
  Module:                 FME_PIPE_8
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

          Pin                      Type          Fanout  Load Slew Delay Arrival   
                                                         (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------
(clock clock_name)            launch                                           0 R 
U_crtl
  estado_atual_reg[1]/CP                                         0             0 R 
  estado_atual_reg[1]/QN      HS65_LS_DFPRQNX18       1  13.0   36  +171     171 F 
  fopt303/A                                                           +0     171   
  fopt303/Z                   HS65_LS_CNIVX34         3  23.5   26   +29     201 R 
  g201/A                                                              +0     201   
  g201/Z                      HS65_LS_NAND2X43        1  27.4   31   +35     236 F 
  g200/A                                                              +0     237   
  g200/Z                      HS65_LS_CNIVX82        12  83.2   32   +33     270 R 
U_crtl/inp_source 
g2189/A                                                               +0     270   
g2189/Z                       HS65_LS_IVX142          3  70.9   18   +26     296 F 
g2109/A                                                               +0     296   
g2109/Z                       HS65_LS_BFX284         14 215.5   24   +52     348 F 
g2176/A                                                               +0     348   
g2176/Z                       HS65_LS_BFX71           4  38.3   21   +53     401 F 
g1916/B                                                               +0     401   
g1916/Z                       HS65_LS_NAND2X14        1  12.4   37   +28     429 R 
g1692/B                                                               +0     429   
g1692/Z                       HS65_LS_NAND2X29        2  18.0   32   +37     466 F 
U_inter/linha[3][0] 
  g2019/A                                                             +0     466   
  g2019/Z                     HS65_LS_BFX106         12  78.8   25   +60     526 F 
  PUs[7].U_F8_U_5_U_S0_add_18_10/B[0] 
    g318/A                                                            +0     527   
    g318/Z                    HS65_LS_IVX27           1  12.4   22   +24     550 R 
    g293/B                                                            +0     550   
    g293/Z                    HS65_LS_NAND2X29        1   7.4   19   +23     573 F 
    g284/B                                                            +0     574   
    g284/Z                    HS65_LS_AND2X35         5  26.5   24   +49     622 F 
  PUs[7].U_F8_U_5_U_S0_add_18_10/Z[2] 
  PUs[8].U_F8_U_S13_add_41_16/B[5] 
    g275/B0                                                           +0     623   
    g275/CO                   HS65_LS_FA1X18          1  15.6   43  +113     735 F 
    g274/A0                                                           +0     736   
    g274/CO                   HS65_LS_FA1X27          2  15.0   33  +105     840 F 
    g273/B                                                            +0     841   
    g273/Z                    HS65_LS_NAND2X21        1  12.3   26   +29     869 R 
    g271/B                                                            +0     870   
    g271/Z                    HS65_LS_NAND2AX29       2  14.7   28   +29     899 F 
    g270/C                                                            +0     899   
    g270/Z                    HS65_LS_OAI21X18        1  12.3   50   +27     926 R 
    g268/B                                                            +0     926   
    g268/Z                    HS65_LS_NAND2AX29       2  14.2   31   +39     964 F 
    g267/B                                                            +0     965   
    g267/Z                    HS65_LS_NAND2AX21       1  12.3   27   +27     992 R 
    g265/B                                                            +0     992   
    g265/Z                    HS65_LS_NAND2AX29       2  21.4   35   +35    1027 F 
    g263/B                                                            +0    1028   
    g263/Z                    HS65_LS_AOI12X35        2  17.1   48   +38    1066 R 
    g261/B                                                            +0    1066   
    g261/Z                    HS65_LS_OAI12X24        2  11.9   36   +38    1104 F 
    g260/B                                                            +0    1104   
    g260/Z                    HS65_LS_NAND2AX14       1   9.6   31   +31    1136 R 
    g258/B                                                            +0    1136   
    g258/Z                    HS65_LS_NAND2AX21       1  15.6   35   +37    1173 F 
    g257/A0                                                           +0    1173   
    g257/CO                   HS65_LS_FA1X27          1  11.9   31   +98    1272 F 
    g256/A0                                                           +0    1272   
    g256/S0                   HS65_LS_FA1X18          1   3.8   26  +162    1433 R 
  PUs[8].U_F8_U_S13_add_41_16/Z[14] 
  PUs[8].U_F8_U_p11/input[14] 
    output_reg[14]/D     <<<  HS65_LS_DFPQX9                          +0    1433   
    output_reg[14]/CP         setup                              0   +82    1515 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clock_name)            capture                                       1615 R 
                              adjustments                           -100    1515   
-----------------------------------------------------------------------------------
Exception    : 'path_adjusts/folga' path adjust    -100ps
Timing slack :       0ps 
Start-point  : U_crtl/estado_atual_reg[1]/CP
End-point    : U_inter/PUs[8].U_F8_U_p11/output_reg[14]/D
