
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 30000000
Simulation Instructions: 30000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs gap_traces/cc-6.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000004 cycles: 2549851 heartbeat IPC: 3.9218 cumulative IPC: 3.9218 (Simulation time: 0 hr 0 min 13 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 5242368 heartbeat IPC: 3.714 cumulative IPC: 3.81507 (Simulation time: 0 hr 0 min 27 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 8005888 heartbeat IPC: 3.61857 cumulative IPC: 3.74724 (Simulation time: 0 hr 0 min 43 sec) 

Warmup complete CPU 0 instructions: 30000004 cycles: 8005888 (Simulation time: 0 hr 0 min 43 sec) 

Heartbeat CPU 0 instructions: 40000000 cycles: 87271188 heartbeat IPC: 0.126159 cumulative IPC: 0.126159 (Simulation time: 0 hr 1 min 39 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 165894004 heartbeat IPC: 0.12719 cumulative IPC: 0.126672 (Simulation time: 0 hr 2 min 36 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 243607732 heartbeat IPC: 0.128677 cumulative IPC: 0.127333 (Simulation time: 0 hr 3 min 34 sec) 
Finished CPU 0 instructions: 30000004 cycles: 235601845 cumulative IPC: 0.127333 (Simulation time: 0 hr 3 min 34 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.127333 instructions: 30000004 cycles: 235601845
cpu0_DTLB TOTAL     ACCESS:    8055169  HIT:    6477392  MISS:    1577777
cpu0_DTLB LOAD      ACCESS:    7948653  HIT:    6370876  MISS:    1577777
cpu0_DTLB RFO       ACCESS:     106516  HIT:     106516  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.74885 cycles
cpu0_ITLB TOTAL     ACCESS:    3207303  HIT:    3207303  MISS:          0
cpu0_ITLB LOAD      ACCESS:    3207303  HIT:    3207303  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:    1577777  HIT:    1575439  MISS:       2338
cpu0_STLB LOAD      ACCESS:    1577777  HIT:    1575439  MISS:       2338
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 225.577 cycles
cpu0_L1D TOTAL     ACCESS:    7469835  HIT:    5082819  MISS:    2387016
cpu0_L1D LOAD      ACCESS:    6589235  HIT:    4204396  MISS:    2384839
cpu0_L1D RFO       ACCESS:     106932  HIT:     106932  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:     771330  HIT:     771330  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       2338  HIT:        161  MISS:       2177
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 195.376 cycles
cpu0_L2C TOTAL     ACCESS:    4990455  HIT:     987964  MISS:    4002491
cpu0_L2C LOAD      ACCESS:    2384786  HIT:     769256  MISS:    1615530
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:    2603492  HIT:     216634  MISS:    2386858
cpu0_L2C TRANSLATION ACCESS:       2177  HIT:       2074  MISS:        103
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 109.83 cycles
LLC TOTAL     ACCESS:    4002565  HIT:     467067  MISS:    3535498
LLC LOAD      ACCESS:    1615508  HIT:     216453  MISS:    1399055
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    2386954  HIT:     250591  MISS:    2136363
LLC TRANSLATION ACCESS:        103  HIT:         23  MISS:         80
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 114.741 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      39743  ROW_BUFFER_MISS:    1357122
 DBUS AVG_CONGESTED_CYCLE:    3.97855
 WQ ROW_BUFFER_HIT:       2004  ROW_BUFFER_MISS:     821991  FULL:        363


CPU 0 Branch Prediction Accuracy: 84.6764% MPKI: 31.4387 Average ROB Occupancy at Mispredict: 14.6455
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 31.4387
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

