// Seed: 701514345
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_5  = 1'b0;
  assign id_10 = id_2;
  assign id_8  = 1;
  assign id_4  = id_5 == id_2 ? 1 : 1 == id_9;
  wire id_11;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_2[1] = id_4 == 1;
  module_0(
      id_4, id_1, id_4, id_3, id_1, id_1, id_1, id_1, id_4, id_1
  );
  wire id_5;
endmodule
