module test(
	input i_clk,
	input i_rst,
	output [3:0] tout
);
assign tout=a_r;
logic [3:0] a_r;
logic [3:0] a_w;
always_comb begin
	a_w=4'b0000;
	a_w[3]=1;
end
always_ff @(posedge i_clk or negedge i_rst) begin
	if(!i_rst) begin
	a_r<=4'b0000;
	end
	else begin
	a_r<=a_w;
	end
end
endmodule