Design a circuit in SystemVerilog that generates a sawtooth signal with a frequency of
exactly 19531.25Hz and a resolution of 200ns. Assume that the circuit operates at a system
frequency of 50MHz. 
