-- ==============================================================
-- Generated by Dot2Vhdl ver. 0.21
-- File created: Tue Feb  9 15:36:41 2021

-- ==============================================================
library IEEE; 
use IEEE.std_logic_1164.all; 
use IEEE.numeric_std.all; 
use work.customTypes.all; 
-- ==============================================================
entity sparseDemoDS is 
port (
	clk:  in std_logic;
	rst:  in std_logic;
	start_in:  in std_logic_vector (0 downto 0);
	start_valid:  in std_logic;
	start_ready:  out std_logic;
	end_out:  out std_logic_vector (0 downto 0);
	end_valid:  out std_logic;
	end_ready:  in std_logic;
	C_address0 : out std_logic_vector (31 downto 0);
	C_ce0 : out std_logic;
	C_we0 : out std_logic;
	C_dout0 : out std_logic_vector (31 downto 0);
	C_din0 : in std_logic_vector (31 downto 0);
	C_address1 : out std_logic_vector (31 downto 0);
	C_ce1 : out std_logic;
	C_we1 : out std_logic;
	C_dout1 : out std_logic_vector (31 downto 0);
	C_din1 : in std_logic_vector (31 downto 0);
	A_ptr_address0 : out std_logic_vector (31 downto 0);
	A_ptr_ce0 : out std_logic;
	A_ptr_we0 : out std_logic;
	A_ptr_dout0 : out std_logic_vector (31 downto 0);
	A_ptr_din0 : in std_logic_vector (31 downto 0);
	A_ptr_address1 : out std_logic_vector (31 downto 0);
	A_ptr_ce1 : out std_logic;
	A_ptr_we1 : out std_logic;
	A_ptr_dout1 : out std_logic_vector (31 downto 0);
	A_ptr_din1 : in std_logic_vector (31 downto 0);
	A_id_address0 : out std_logic_vector (31 downto 0);
	A_id_ce0 : out std_logic;
	A_id_we0 : out std_logic;
	A_id_dout0 : out std_logic_vector (31 downto 0);
	A_id_din0 : in std_logic_vector (31 downto 0);
	A_id_address1 : out std_logic_vector (31 downto 0);
	A_id_ce1 : out std_logic;
	A_id_we1 : out std_logic;
	A_id_dout1 : out std_logic_vector (31 downto 0);
	A_id_din1 : in std_logic_vector (31 downto 0);
	A_val_address0 : out std_logic_vector (31 downto 0);
	A_val_ce0 : out std_logic;
	A_val_we0 : out std_logic;
	A_val_dout0 : out std_logic_vector (31 downto 0);
	A_val_din0 : in std_logic_vector (31 downto 0);
	A_val_address1 : out std_logic_vector (31 downto 0);
	A_val_ce1 : out std_logic;
	A_val_we1 : out std_logic;
	A_val_dout1 : out std_logic_vector (31 downto 0);
	A_val_din1 : in std_logic_vector (31 downto 0);
	B_ptr_address0 : out std_logic_vector (31 downto 0);
	B_ptr_ce0 : out std_logic;
	B_ptr_we0 : out std_logic;
	B_ptr_dout0 : out std_logic_vector (31 downto 0);
	B_ptr_din0 : in std_logic_vector (31 downto 0);
	B_ptr_address1 : out std_logic_vector (31 downto 0);
	B_ptr_ce1 : out std_logic;
	B_ptr_we1 : out std_logic;
	B_ptr_dout1 : out std_logic_vector (31 downto 0);
	B_ptr_din1 : in std_logic_vector (31 downto 0);
	B_id_address0 : out std_logic_vector (31 downto 0);
	B_id_ce0 : out std_logic;
	B_id_we0 : out std_logic;
	B_id_dout0 : out std_logic_vector (31 downto 0);
	B_id_din0 : in std_logic_vector (31 downto 0);
	B_id_address1 : out std_logic_vector (31 downto 0);
	B_id_ce1 : out std_logic;
	B_id_we1 : out std_logic;
	B_id_dout1 : out std_logic_vector (31 downto 0);
	B_id_din1 : in std_logic_vector (31 downto 0);
	B_val_address0 : out std_logic_vector (31 downto 0);
	B_val_ce0 : out std_logic;
	B_val_we0 : out std_logic;
	B_val_dout0 : out std_logic_vector (31 downto 0);
	B_val_din0 : in std_logic_vector (31 downto 0);
	B_val_address1 : out std_logic_vector (31 downto 0);
	B_val_ce1 : out std_logic;
	B_val_we1 : out std_logic;
	B_val_dout1 : out std_logic_vector (31 downto 0);
	B_val_din1 : in std_logic_vector (31 downto 0));
end;

architecture behavioral of sparseDemoDS is 

	signal LSQ_C_clk : std_logic;
	signal LSQ_C_rst : std_logic;
	signal LSQ_C_dataInArray_0 : std_logic_vector(0 downto 0);
	signal LSQ_C_dataInArray_1 : std_logic_vector(31 downto 0);
	signal LSQ_C_dataInArray_2 : std_logic_vector(31 downto 0);
	signal LSQ_C_dataInArray_3 : std_logic_vector(31 downto 0);
	signal LSQ_C_pValidArray_0 : std_logic;
	signal LSQ_C_pValidArray_1 : std_logic;
	signal LSQ_C_pValidArray_2 : std_logic;
	signal LSQ_C_pValidArray_3 : std_logic;
	signal LSQ_C_readyArray_0 : std_logic;
	signal LSQ_C_readyArray_1 : std_logic;
	signal LSQ_C_readyArray_2 : std_logic;
	signal LSQ_C_readyArray_3 : std_logic;
	signal LSQ_C_nReadyArray_0 : std_logic;
	signal LSQ_C_validArray_0 : std_logic;
	signal LSQ_C_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal LSQ_C_nReadyArray_1 : std_logic;
	signal LSQ_C_validArray_1 : std_logic;
	signal LSQ_C_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal LSQ_C_io_queueEmpty : std_logic;
	signal LSQ_C_we0_ce0 : std_logic;
	signal LSQ_C_address0 : std_logic_vector (31 downto 0);
	signal LSQ_C_ce0 : std_logic;
	signal LSQ_C_we0 : std_logic;
	signal LSQ_C_dout0 : std_logic_vector (31 downto 0);
	signal LSQ_C_din0 : std_logic_vector (31 downto 0);
	signal LSQ_C_address1 : std_logic_vector (31 downto 0);
	signal LSQ_C_ce1 : std_logic;
	signal LSQ_C_we1 : std_logic;
	signal LSQ_C_dout1 : std_logic_vector (31 downto 0);
	signal LSQ_C_din1 : std_logic_vector (31 downto 0);
	signal LSQ_C_load_ready : std_logic;
	signal LSQ_C_store_ready : std_logic;

	signal MC_A_ptr_clk : std_logic;
	signal MC_A_ptr_rst : std_logic;
	signal MC_A_ptr_dataInArray_0 : std_logic_vector(31 downto 0);
	signal MC_A_ptr_dataInArray_1 : std_logic_vector(31 downto 0);
	signal MC_A_ptr_dataInArray_2 : std_logic_vector(31 downto 0);
	signal MC_A_ptr_dataInArray_3 : std_logic_vector(31 downto 0);
	signal MC_A_ptr_pValidArray_0 : std_logic;
	signal MC_A_ptr_pValidArray_1 : std_logic;
	signal MC_A_ptr_pValidArray_2 : std_logic;
	signal MC_A_ptr_pValidArray_3 : std_logic;
	signal MC_A_ptr_readyArray_0 : std_logic;
	signal MC_A_ptr_readyArray_1 : std_logic;
	signal MC_A_ptr_readyArray_2 : std_logic;
	signal MC_A_ptr_readyArray_3 : std_logic;
	signal MC_A_ptr_nReadyArray_0 : std_logic;
	signal MC_A_ptr_validArray_0 : std_logic;
	signal MC_A_ptr_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal MC_A_ptr_nReadyArray_1 : std_logic;
	signal MC_A_ptr_validArray_1 : std_logic;
	signal MC_A_ptr_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal MC_A_ptr_we0_ce0 : std_logic;

	signal MC_A_id_clk : std_logic;
	signal MC_A_id_rst : std_logic;
	signal MC_A_id_dataInArray_0 : std_logic_vector(31 downto 0);
	signal MC_A_id_dataInArray_1 : std_logic_vector(31 downto 0);
	signal MC_A_id_dataInArray_2 : std_logic_vector(31 downto 0);
	signal MC_A_id_dataInArray_3 : std_logic_vector(31 downto 0);
	signal MC_A_id_pValidArray_0 : std_logic;
	signal MC_A_id_pValidArray_1 : std_logic;
	signal MC_A_id_pValidArray_2 : std_logic;
	signal MC_A_id_pValidArray_3 : std_logic;
	signal MC_A_id_readyArray_0 : std_logic;
	signal MC_A_id_readyArray_1 : std_logic;
	signal MC_A_id_readyArray_2 : std_logic;
	signal MC_A_id_readyArray_3 : std_logic;
	signal MC_A_id_nReadyArray_0 : std_logic;
	signal MC_A_id_validArray_0 : std_logic;
	signal MC_A_id_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal MC_A_id_nReadyArray_1 : std_logic;
	signal MC_A_id_validArray_1 : std_logic;
	signal MC_A_id_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal MC_A_id_we0_ce0 : std_logic;

	signal MC_A_val_clk : std_logic;
	signal MC_A_val_rst : std_logic;
	signal MC_A_val_dataInArray_0 : std_logic_vector(31 downto 0);
	signal MC_A_val_dataInArray_1 : std_logic_vector(31 downto 0);
	signal MC_A_val_dataInArray_2 : std_logic_vector(31 downto 0);
	signal MC_A_val_dataInArray_3 : std_logic_vector(31 downto 0);
	signal MC_A_val_pValidArray_0 : std_logic;
	signal MC_A_val_pValidArray_1 : std_logic;
	signal MC_A_val_pValidArray_2 : std_logic;
	signal MC_A_val_pValidArray_3 : std_logic;
	signal MC_A_val_readyArray_0 : std_logic;
	signal MC_A_val_readyArray_1 : std_logic;
	signal MC_A_val_readyArray_2 : std_logic;
	signal MC_A_val_readyArray_3 : std_logic;
	signal MC_A_val_nReadyArray_0 : std_logic;
	signal MC_A_val_validArray_0 : std_logic;
	signal MC_A_val_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal MC_A_val_nReadyArray_1 : std_logic;
	signal MC_A_val_validArray_1 : std_logic;
	signal MC_A_val_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal MC_A_val_we0_ce0 : std_logic;

	signal MC_B_ptr_clk : std_logic;
	signal MC_B_ptr_rst : std_logic;
	signal MC_B_ptr_dataInArray_0 : std_logic_vector(31 downto 0);
	signal MC_B_ptr_dataInArray_1 : std_logic_vector(31 downto 0);
	signal MC_B_ptr_dataInArray_2 : std_logic_vector(31 downto 0);
	signal MC_B_ptr_dataInArray_3 : std_logic_vector(31 downto 0);
	signal MC_B_ptr_dataInArray_4 : std_logic_vector(31 downto 0);
	signal MC_B_ptr_pValidArray_0 : std_logic;
	signal MC_B_ptr_pValidArray_1 : std_logic;
	signal MC_B_ptr_pValidArray_2 : std_logic;
	signal MC_B_ptr_pValidArray_3 : std_logic;
	signal MC_B_ptr_pValidArray_4 : std_logic;
	signal MC_B_ptr_readyArray_0 : std_logic;
	signal MC_B_ptr_readyArray_1 : std_logic;
	signal MC_B_ptr_readyArray_2 : std_logic;
	signal MC_B_ptr_readyArray_3 : std_logic;
	signal MC_B_ptr_readyArray_4 : std_logic;
	signal MC_B_ptr_nReadyArray_0 : std_logic;
	signal MC_B_ptr_validArray_0 : std_logic;
	signal MC_B_ptr_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal MC_B_ptr_nReadyArray_1 : std_logic;
	signal MC_B_ptr_validArray_1 : std_logic;
	signal MC_B_ptr_dataOutArray_1 : std_logic_vector(31 downto 0);
	signal MC_B_ptr_nReadyArray_2 : std_logic;
	signal MC_B_ptr_validArray_2 : std_logic;
	signal MC_B_ptr_dataOutArray_2 : std_logic_vector(0 downto 0);
	signal MC_B_ptr_we0_ce0 : std_logic;

	signal MC_B_id_clk : std_logic;
	signal MC_B_id_rst : std_logic;
	signal MC_B_id_dataInArray_0 : std_logic_vector(31 downto 0);
	signal MC_B_id_dataInArray_1 : std_logic_vector(31 downto 0);
	signal MC_B_id_dataInArray_2 : std_logic_vector(31 downto 0);
	signal MC_B_id_dataInArray_3 : std_logic_vector(31 downto 0);
	signal MC_B_id_pValidArray_0 : std_logic;
	signal MC_B_id_pValidArray_1 : std_logic;
	signal MC_B_id_pValidArray_2 : std_logic;
	signal MC_B_id_pValidArray_3 : std_logic;
	signal MC_B_id_readyArray_0 : std_logic;
	signal MC_B_id_readyArray_1 : std_logic;
	signal MC_B_id_readyArray_2 : std_logic;
	signal MC_B_id_readyArray_3 : std_logic;
	signal MC_B_id_nReadyArray_0 : std_logic;
	signal MC_B_id_validArray_0 : std_logic;
	signal MC_B_id_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal MC_B_id_nReadyArray_1 : std_logic;
	signal MC_B_id_validArray_1 : std_logic;
	signal MC_B_id_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal MC_B_id_we0_ce0 : std_logic;

	signal MC_B_val_clk : std_logic;
	signal MC_B_val_rst : std_logic;
	signal MC_B_val_dataInArray_0 : std_logic_vector(31 downto 0);
	signal MC_B_val_dataInArray_1 : std_logic_vector(31 downto 0);
	signal MC_B_val_dataInArray_2 : std_logic_vector(31 downto 0);
	signal MC_B_val_dataInArray_3 : std_logic_vector(31 downto 0);
	signal MC_B_val_pValidArray_0 : std_logic;
	signal MC_B_val_pValidArray_1 : std_logic;
	signal MC_B_val_pValidArray_2 : std_logic;
	signal MC_B_val_pValidArray_3 : std_logic;
	signal MC_B_val_readyArray_0 : std_logic;
	signal MC_B_val_readyArray_1 : std_logic;
	signal MC_B_val_readyArray_2 : std_logic;
	signal MC_B_val_readyArray_3 : std_logic;
	signal MC_B_val_nReadyArray_0 : std_logic;
	signal MC_B_val_validArray_0 : std_logic;
	signal MC_B_val_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal MC_B_val_nReadyArray_1 : std_logic;
	signal MC_B_val_validArray_1 : std_logic;
	signal MC_B_val_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal MC_B_val_we0_ce0 : std_logic;

	signal end_0_clk : std_logic;
	signal end_0_rst : std_logic;
	signal end_0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal end_0_dataInArray_1 : std_logic_vector(0 downto 0);
	signal end_0_dataInArray_2 : std_logic_vector(0 downto 0);
	signal end_0_dataInArray_3 : std_logic_vector(0 downto 0);
	signal end_0_dataInArray_4 : std_logic_vector(0 downto 0);
	signal end_0_dataInArray_5 : std_logic_vector(0 downto 0);
	signal end_0_dataInArray_6 : std_logic_vector(0 downto 0);
	signal end_0_dataInArray_7 : std_logic_vector(0 downto 0);
	signal end_0_pValidArray_0 : std_logic;
	signal end_0_pValidArray_1 : std_logic;
	signal end_0_pValidArray_2 : std_logic;
	signal end_0_pValidArray_3 : std_logic;
	signal end_0_pValidArray_4 : std_logic;
	signal end_0_pValidArray_5 : std_logic;
	signal end_0_pValidArray_6 : std_logic;
	signal end_0_pValidArray_7 : std_logic;
	signal end_0_readyArray_0 : std_logic;
	signal end_0_readyArray_1 : std_logic;
	signal end_0_readyArray_2 : std_logic;
	signal end_0_readyArray_3 : std_logic;
	signal end_0_readyArray_4 : std_logic;
	signal end_0_readyArray_5 : std_logic;
	signal end_0_readyArray_6 : std_logic;
	signal end_0_readyArray_7 : std_logic;
	signal end_0_nReadyArray_0 : std_logic;
	signal end_0_validArray_0 : std_logic;
	signal end_0_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal end_0_validArray_1 :  std_logic;
	signal end_0_dataOutArray_1 :  std_logic_vector (31 downto 0);
	signal end_0_nReadyArray_1 :  std_logic;

	signal sink_0_clk : std_logic;
	signal sink_0_rst : std_logic;
	signal sink_0_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sink_0_pValidArray_0 : std_logic;
	signal sink_0_readyArray_0 : std_logic;

	signal sink_1_clk : std_logic;
	signal sink_1_rst : std_logic;
	signal sink_1_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sink_1_pValidArray_0 : std_logic;
	signal sink_1_readyArray_0 : std_logic;

	signal sink_2_clk : std_logic;
	signal sink_2_rst : std_logic;
	signal sink_2_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sink_2_pValidArray_0 : std_logic;
	signal sink_2_readyArray_0 : std_logic;

	signal sink_3_clk : std_logic;
	signal sink_3_rst : std_logic;
	signal sink_3_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sink_3_pValidArray_0 : std_logic;
	signal sink_3_readyArray_0 : std_logic;

	signal sink_4_clk : std_logic;
	signal sink_4_rst : std_logic;
	signal sink_4_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sink_4_pValidArray_0 : std_logic;
	signal sink_4_readyArray_0 : std_logic;

	signal sink_5_clk : std_logic;
	signal sink_5_rst : std_logic;
	signal sink_5_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sink_5_pValidArray_0 : std_logic;
	signal sink_5_readyArray_0 : std_logic;

	signal sink_6_clk : std_logic;
	signal sink_6_rst : std_logic;
	signal sink_6_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sink_6_pValidArray_0 : std_logic;
	signal sink_6_readyArray_0 : std_logic;

	signal sink_7_clk : std_logic;
	signal sink_7_rst : std_logic;
	signal sink_7_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sink_7_pValidArray_0 : std_logic;
	signal sink_7_readyArray_0 : std_logic;

	signal sink_8_clk : std_logic;
	signal sink_8_rst : std_logic;
	signal sink_8_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sink_8_pValidArray_0 : std_logic;
	signal sink_8_readyArray_0 : std_logic;

	signal sink_9_clk : std_logic;
	signal sink_9_rst : std_logic;
	signal sink_9_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sink_9_pValidArray_0 : std_logic;
	signal sink_9_readyArray_0 : std_logic;

	signal sink_10_clk : std_logic;
	signal sink_10_rst : std_logic;
	signal sink_10_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sink_10_pValidArray_0 : std_logic;
	signal sink_10_readyArray_0 : std_logic;

	signal sink_11_clk : std_logic;
	signal sink_11_rst : std_logic;
	signal sink_11_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sink_11_pValidArray_0 : std_logic;
	signal sink_11_readyArray_0 : std_logic;

	signal sink_12_clk : std_logic;
	signal sink_12_rst : std_logic;
	signal sink_12_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sink_12_pValidArray_0 : std_logic;
	signal sink_12_readyArray_0 : std_logic;

	signal sink_13_clk : std_logic;
	signal sink_13_rst : std_logic;
	signal sink_13_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sink_13_pValidArray_0 : std_logic;
	signal sink_13_readyArray_0 : std_logic;

	signal sink_14_clk : std_logic;
	signal sink_14_rst : std_logic;
	signal sink_14_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sink_14_pValidArray_0 : std_logic;
	signal sink_14_readyArray_0 : std_logic;

	signal sink_15_clk : std_logic;
	signal sink_15_rst : std_logic;
	signal sink_15_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sink_15_pValidArray_0 : std_logic;
	signal sink_15_readyArray_0 : std_logic;

	signal sink_16_clk : std_logic;
	signal sink_16_rst : std_logic;
	signal sink_16_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sink_16_pValidArray_0 : std_logic;
	signal sink_16_readyArray_0 : std_logic;

	signal sink_17_clk : std_logic;
	signal sink_17_rst : std_logic;
	signal sink_17_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sink_17_pValidArray_0 : std_logic;
	signal sink_17_readyArray_0 : std_logic;

	signal sink_18_clk : std_logic;
	signal sink_18_rst : std_logic;
	signal sink_18_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sink_18_pValidArray_0 : std_logic;
	signal sink_18_readyArray_0 : std_logic;

	signal sink_19_clk : std_logic;
	signal sink_19_rst : std_logic;
	signal sink_19_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sink_19_pValidArray_0 : std_logic;
	signal sink_19_readyArray_0 : std_logic;

	signal sink_20_clk : std_logic;
	signal sink_20_rst : std_logic;
	signal sink_20_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sink_20_pValidArray_0 : std_logic;
	signal sink_20_readyArray_0 : std_logic;

	signal sink_21_clk : std_logic;
	signal sink_21_rst : std_logic;
	signal sink_21_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sink_21_pValidArray_0 : std_logic;
	signal sink_21_readyArray_0 : std_logic;

	signal sink_22_clk : std_logic;
	signal sink_22_rst : std_logic;
	signal sink_22_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sink_22_pValidArray_0 : std_logic;
	signal sink_22_readyArray_0 : std_logic;

	signal sink_23_clk : std_logic;
	signal sink_23_rst : std_logic;
	signal sink_23_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sink_23_pValidArray_0 : std_logic;
	signal sink_23_readyArray_0 : std_logic;

	signal sink_24_clk : std_logic;
	signal sink_24_rst : std_logic;
	signal sink_24_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sink_24_pValidArray_0 : std_logic;
	signal sink_24_readyArray_0 : std_logic;

	signal sink_25_clk : std_logic;
	signal sink_25_rst : std_logic;
	signal sink_25_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_25_pValidArray_0 : std_logic;
	signal sink_25_readyArray_0 : std_logic;

	signal sink_26_clk : std_logic;
	signal sink_26_rst : std_logic;
	signal sink_26_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_26_pValidArray_0 : std_logic;
	signal sink_26_readyArray_0 : std_logic;

	signal sink_27_clk : std_logic;
	signal sink_27_rst : std_logic;
	signal sink_27_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_27_pValidArray_0 : std_logic;
	signal sink_27_readyArray_0 : std_logic;

	signal brCst_block1_clk : std_logic;
	signal brCst_block1_rst : std_logic;
	signal brCst_block1_dataInArray_0 : std_logic_vector(0 downto 0);
	signal brCst_block1_pValidArray_0 : std_logic;
	signal brCst_block1_readyArray_0 : std_logic;
	signal brCst_block1_nReadyArray_0 : std_logic;
	signal brCst_block1_validArray_0 : std_logic;
	signal brCst_block1_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal cst_0_clk : std_logic;
	signal cst_0_rst : std_logic;
	signal cst_0_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_0_pValidArray_0 : std_logic;
	signal cst_0_readyArray_0 : std_logic;
	signal cst_0_nReadyArray_0 : std_logic;
	signal cst_0_validArray_0 : std_logic;
	signal cst_0_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal cst_1_clk : std_logic;
	signal cst_1_rst : std_logic;
	signal cst_1_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_1_pValidArray_0 : std_logic;
	signal cst_1_readyArray_0 : std_logic;
	signal cst_1_nReadyArray_0 : std_logic;
	signal cst_1_validArray_0 : std_logic;
	signal cst_1_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal branch_0_clk : std_logic;
	signal branch_0_rst : std_logic;
	signal branch_0_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_0_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_0_pValidArray_0 : std_logic;
	signal branch_0_pValidArray_1 : std_logic;
	signal branch_0_readyArray_0 : std_logic;
	signal branch_0_readyArray_1 : std_logic;
	signal branch_0_nReadyArray_0 : std_logic;
	signal branch_0_validArray_0 : std_logic;
	signal branch_0_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_0_nReadyArray_1 : std_logic;
	signal branch_0_validArray_1 : std_logic;
	signal branch_0_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branch_1_clk : std_logic;
	signal branch_1_rst : std_logic;
	signal branch_1_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_1_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_1_pValidArray_0 : std_logic;
	signal branch_1_pValidArray_1 : std_logic;
	signal branch_1_readyArray_0 : std_logic;
	signal branch_1_readyArray_1 : std_logic;
	signal branch_1_nReadyArray_0 : std_logic;
	signal branch_1_validArray_0 : std_logic;
	signal branch_1_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_1_nReadyArray_1 : std_logic;
	signal branch_1_validArray_1 : std_logic;
	signal branch_1_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal fork_23_clk : std_logic;
	signal fork_23_rst : std_logic;
	signal fork_23_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_23_pValidArray_0 : std_logic;
	signal fork_23_readyArray_0 : std_logic;
	signal fork_23_nReadyArray_0 : std_logic;
	signal fork_23_validArray_0 : std_logic;
	signal fork_23_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_23_nReadyArray_1 : std_logic;
	signal fork_23_validArray_1 : std_logic;
	signal fork_23_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal fork_23_nReadyArray_2 : std_logic;
	signal fork_23_validArray_2 : std_logic;
	signal fork_23_dataOutArray_2 : std_logic_vector(0 downto 0);

	signal start_0_clk : std_logic;
	signal start_0_rst : std_logic;
	signal start_0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal start_0_pValidArray_0 : std_logic;
	signal start_0_readyArray_0 : std_logic;
	signal start_0_nReadyArray_0 : std_logic;
	signal start_0_validArray_0 : std_logic;
	signal start_0_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal forkC_32_clk : std_logic;
	signal forkC_32_rst : std_logic;
	signal forkC_32_dataInArray_0 : std_logic_vector(0 downto 0);
	signal forkC_32_pValidArray_0 : std_logic;
	signal forkC_32_readyArray_0 : std_logic;
	signal forkC_32_nReadyArray_0 : std_logic;
	signal forkC_32_validArray_0 : std_logic;
	signal forkC_32_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal forkC_32_nReadyArray_1 : std_logic;
	signal forkC_32_validArray_1 : std_logic;
	signal forkC_32_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal forkC_32_nReadyArray_2 : std_logic;
	signal forkC_32_validArray_2 : std_logic;
	signal forkC_32_dataOutArray_2 : std_logic_vector(0 downto 0);
	signal forkC_32_nReadyArray_3 : std_logic;
	signal forkC_32_validArray_3 : std_logic;
	signal forkC_32_dataOutArray_3 : std_logic_vector(0 downto 0);

	signal branchC_37_clk : std_logic;
	signal branchC_37_rst : std_logic;
	signal branchC_37_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_37_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branchC_37_pValidArray_0 : std_logic;
	signal branchC_37_pValidArray_1 : std_logic;
	signal branchC_37_readyArray_0 : std_logic;
	signal branchC_37_readyArray_1 : std_logic;
	signal branchC_37_nReadyArray_0 : std_logic;
	signal branchC_37_validArray_0 : std_logic;
	signal branchC_37_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_37_nReadyArray_1 : std_logic;
	signal branchC_37_validArray_1 : std_logic;
	signal branchC_37_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal Buffer_14_clk : std_logic;
	signal Buffer_14_rst : std_logic;
	signal Buffer_14_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_14_pValidArray_0 : std_logic;
	signal Buffer_14_readyArray_0 : std_logic;
	signal Buffer_14_nReadyArray_0 : std_logic;
	signal Buffer_14_validArray_0 : std_logic;
	signal Buffer_14_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_15_clk : std_logic;
	signal Buffer_15_rst : std_logic;
	signal Buffer_15_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_15_pValidArray_0 : std_logic;
	signal Buffer_15_readyArray_0 : std_logic;
	signal Buffer_15_nReadyArray_0 : std_logic;
	signal Buffer_15_validArray_0 : std_logic;
	signal Buffer_15_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_24_clk : std_logic;
	signal Buffer_24_rst : std_logic;
	signal Buffer_24_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_24_pValidArray_0 : std_logic;
	signal Buffer_24_readyArray_0 : std_logic;
	signal Buffer_24_nReadyArray_0 : std_logic;
	signal Buffer_24_validArray_0 : std_logic;
	signal Buffer_24_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phi_1_clk : std_logic;
	signal phi_1_rst : std_logic;
	signal phi_1_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phi_1_dataInArray_1 : std_logic_vector(31 downto 0);
	signal phi_1_dataInArray_2 : std_logic_vector(31 downto 0);
	signal phi_1_pValidArray_0 : std_logic;
	signal phi_1_pValidArray_1 : std_logic;
	signal phi_1_pValidArray_2 : std_logic;
	signal phi_1_readyArray_0 : std_logic;
	signal phi_1_readyArray_1 : std_logic;
	signal phi_1_readyArray_2 : std_logic;
	signal phi_1_nReadyArray_0 : std_logic;
	signal phi_1_validArray_0 : std_logic;
	signal phi_1_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal phi_2_clk : std_logic;
	signal phi_2_rst : std_logic;
	signal phi_2_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phi_2_dataInArray_1 : std_logic_vector(31 downto 0);
	signal phi_2_dataInArray_2 : std_logic_vector(31 downto 0);
	signal phi_2_pValidArray_0 : std_logic;
	signal phi_2_pValidArray_1 : std_logic;
	signal phi_2_pValidArray_2 : std_logic;
	signal phi_2_readyArray_0 : std_logic;
	signal phi_2_readyArray_1 : std_logic;
	signal phi_2_readyArray_2 : std_logic;
	signal phi_2_nReadyArray_0 : std_logic;
	signal phi_2_validArray_0 : std_logic;
	signal phi_2_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal cst_2_clk : std_logic;
	signal cst_2_rst : std_logic;
	signal cst_2_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_2_pValidArray_0 : std_logic;
	signal cst_2_readyArray_0 : std_logic;
	signal cst_2_nReadyArray_0 : std_logic;
	signal cst_2_validArray_0 : std_logic;
	signal cst_2_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal add_3_clk : std_logic;
	signal add_3_rst : std_logic;
	signal add_3_dataInArray_0 : std_logic_vector(31 downto 0);
	signal add_3_dataInArray_1 : std_logic_vector(31 downto 0);
	signal add_3_pValidArray_0 : std_logic;
	signal add_3_pValidArray_1 : std_logic;
	signal add_3_readyArray_0 : std_logic;
	signal add_3_readyArray_1 : std_logic;
	signal add_3_nReadyArray_0 : std_logic;
	signal add_3_validArray_0 : std_logic;
	signal add_3_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal load_6_clk : std_logic;
	signal load_6_rst : std_logic;
	signal load_6_dataInArray_0 : std_logic_vector(31 downto 0);
	signal load_6_dataInArray_1 : std_logic_vector(31 downto 0);
	signal load_6_pValidArray_0 : std_logic;
	signal load_6_pValidArray_1 : std_logic;
	signal load_6_readyArray_0 : std_logic;
	signal load_6_readyArray_1 : std_logic;
	signal load_6_nReadyArray_0 : std_logic;
	signal load_6_validArray_0 : std_logic;
	signal load_6_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal load_6_nReadyArray_1 : std_logic;
	signal load_6_validArray_1 : std_logic;
	signal load_6_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal cst_3_clk : std_logic;
	signal cst_3_rst : std_logic;
	signal cst_3_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_3_pValidArray_0 : std_logic;
	signal cst_3_readyArray_0 : std_logic;
	signal cst_3_nReadyArray_0 : std_logic;
	signal cst_3_validArray_0 : std_logic;
	signal cst_3_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal mul_7_clk : std_logic;
	signal mul_7_rst : std_logic;
	signal mul_7_dataInArray_0 : std_logic_vector(31 downto 0);
	signal mul_7_dataInArray_1 : std_logic_vector(31 downto 0);
	signal mul_7_pValidArray_0 : std_logic;
	signal mul_7_pValidArray_1 : std_logic;
	signal mul_7_readyArray_0 : std_logic;
	signal mul_7_readyArray_1 : std_logic;
	signal mul_7_nReadyArray_0 : std_logic;
	signal mul_7_validArray_0 : std_logic;
	signal mul_7_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal icmp_8_clk : std_logic;
	signal icmp_8_rst : std_logic;
	signal icmp_8_dataInArray_0 : std_logic_vector(31 downto 0);
	signal icmp_8_dataInArray_1 : std_logic_vector(31 downto 0);
	signal icmp_8_pValidArray_0 : std_logic;
	signal icmp_8_pValidArray_1 : std_logic;
	signal icmp_8_readyArray_0 : std_logic;
	signal icmp_8_readyArray_1 : std_logic;
	signal icmp_8_nReadyArray_0 : std_logic;
	signal icmp_8_validArray_0 : std_logic;
	signal icmp_8_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal fork_0_clk : std_logic;
	signal fork_0_rst : std_logic;
	signal fork_0_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_0_pValidArray_0 : std_logic;
	signal fork_0_readyArray_0 : std_logic;
	signal fork_0_nReadyArray_0 : std_logic;
	signal fork_0_validArray_0 : std_logic;
	signal fork_0_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_0_nReadyArray_1 : std_logic;
	signal fork_0_validArray_1 : std_logic;
	signal fork_0_dataOutArray_1 : std_logic_vector(31 downto 0);
	signal fork_0_nReadyArray_2 : std_logic;
	signal fork_0_validArray_2 : std_logic;
	signal fork_0_dataOutArray_2 : std_logic_vector(31 downto 0);

	signal fork_1_clk : std_logic;
	signal fork_1_rst : std_logic;
	signal fork_1_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_1_pValidArray_0 : std_logic;
	signal fork_1_readyArray_0 : std_logic;
	signal fork_1_nReadyArray_0 : std_logic;
	signal fork_1_validArray_0 : std_logic;
	signal fork_1_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_1_nReadyArray_1 : std_logic;
	signal fork_1_validArray_1 : std_logic;
	signal fork_1_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal fork_2_clk : std_logic;
	signal fork_2_rst : std_logic;
	signal fork_2_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_2_pValidArray_0 : std_logic;
	signal fork_2_readyArray_0 : std_logic;
	signal fork_2_nReadyArray_0 : std_logic;
	signal fork_2_validArray_0 : std_logic;
	signal fork_2_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_2_nReadyArray_1 : std_logic;
	signal fork_2_validArray_1 : std_logic;
	signal fork_2_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branch_2_clk : std_logic;
	signal branch_2_rst : std_logic;
	signal branch_2_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_2_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_2_pValidArray_0 : std_logic;
	signal branch_2_pValidArray_1 : std_logic;
	signal branch_2_readyArray_0 : std_logic;
	signal branch_2_readyArray_1 : std_logic;
	signal branch_2_nReadyArray_0 : std_logic;
	signal branch_2_validArray_0 : std_logic;
	signal branch_2_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_2_nReadyArray_1 : std_logic;
	signal branch_2_validArray_1 : std_logic;
	signal branch_2_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branch_3_clk : std_logic;
	signal branch_3_rst : std_logic;
	signal branch_3_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_3_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_3_pValidArray_0 : std_logic;
	signal branch_3_pValidArray_1 : std_logic;
	signal branch_3_readyArray_0 : std_logic;
	signal branch_3_readyArray_1 : std_logic;
	signal branch_3_nReadyArray_0 : std_logic;
	signal branch_3_validArray_0 : std_logic;
	signal branch_3_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_3_nReadyArray_1 : std_logic;
	signal branch_3_validArray_1 : std_logic;
	signal branch_3_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branch_4_clk : std_logic;
	signal branch_4_rst : std_logic;
	signal branch_4_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_4_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_4_pValidArray_0 : std_logic;
	signal branch_4_pValidArray_1 : std_logic;
	signal branch_4_readyArray_0 : std_logic;
	signal branch_4_readyArray_1 : std_logic;
	signal branch_4_nReadyArray_0 : std_logic;
	signal branch_4_validArray_0 : std_logic;
	signal branch_4_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_4_nReadyArray_1 : std_logic;
	signal branch_4_validArray_1 : std_logic;
	signal branch_4_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branch_5_clk : std_logic;
	signal branch_5_rst : std_logic;
	signal branch_5_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_5_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_5_pValidArray_0 : std_logic;
	signal branch_5_pValidArray_1 : std_logic;
	signal branch_5_readyArray_0 : std_logic;
	signal branch_5_readyArray_1 : std_logic;
	signal branch_5_nReadyArray_0 : std_logic;
	signal branch_5_validArray_0 : std_logic;
	signal branch_5_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_5_nReadyArray_1 : std_logic;
	signal branch_5_validArray_1 : std_logic;
	signal branch_5_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal fork_24_clk : std_logic;
	signal fork_24_rst : std_logic;
	signal fork_24_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_24_pValidArray_0 : std_logic;
	signal fork_24_readyArray_0 : std_logic;
	signal fork_24_nReadyArray_0 : std_logic;
	signal fork_24_validArray_0 : std_logic;
	signal fork_24_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_24_nReadyArray_1 : std_logic;
	signal fork_24_validArray_1 : std_logic;
	signal fork_24_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal fork_24_nReadyArray_2 : std_logic;
	signal fork_24_validArray_2 : std_logic;
	signal fork_24_dataOutArray_2 : std_logic_vector(0 downto 0);
	signal fork_24_nReadyArray_3 : std_logic;
	signal fork_24_validArray_3 : std_logic;
	signal fork_24_dataOutArray_3 : std_logic_vector(0 downto 0);
	signal fork_24_nReadyArray_4 : std_logic;
	signal fork_24_validArray_4 : std_logic;
	signal fork_24_dataOutArray_4 : std_logic_vector(0 downto 0);

	signal phiC_26_clk : std_logic;
	signal phiC_26_rst : std_logic;
	signal phiC_26_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_26_dataInArray_1 : std_logic_vector(0 downto 0);
	signal phiC_26_pValidArray_0 : std_logic;
	signal phiC_26_pValidArray_1 : std_logic;
	signal phiC_26_readyArray_0 : std_logic;
	signal phiC_26_readyArray_1 : std_logic;
	signal phiC_26_nReadyArray_0 : std_logic;
	signal phiC_26_validArray_0 : std_logic;
	signal phiC_26_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal phiC_26_nReadyArray_1 : std_logic;
	signal phiC_26_validArray_1 : std_logic;
	signal phiC_26_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal branchC_38_clk : std_logic;
	signal branchC_38_rst : std_logic;
	signal branchC_38_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_38_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branchC_38_pValidArray_0 : std_logic;
	signal branchC_38_pValidArray_1 : std_logic;
	signal branchC_38_readyArray_0 : std_logic;
	signal branchC_38_readyArray_1 : std_logic;
	signal branchC_38_nReadyArray_0 : std_logic;
	signal branchC_38_validArray_0 : std_logic;
	signal branchC_38_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_38_nReadyArray_1 : std_logic;
	signal branchC_38_validArray_1 : std_logic;
	signal branchC_38_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal source_0_clk : std_logic;
	signal source_0_rst : std_logic;
	signal source_0_nReadyArray_0 : std_logic;
	signal source_0_validArray_0 : std_logic;
	signal source_0_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal source_1_clk : std_logic;
	signal source_1_rst : std_logic;
	signal source_1_nReadyArray_0 : std_logic;
	signal source_1_validArray_0 : std_logic;
	signal source_1_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal fork_41_clk : std_logic;
	signal fork_41_rst : std_logic;
	signal fork_41_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_41_pValidArray_0 : std_logic;
	signal fork_41_readyArray_0 : std_logic;
	signal fork_41_nReadyArray_0 : std_logic;
	signal fork_41_validArray_0 : std_logic;
	signal fork_41_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_41_nReadyArray_1 : std_logic;
	signal fork_41_validArray_1 : std_logic;
	signal fork_41_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal Buffer_1_clk : std_logic;
	signal Buffer_1_rst : std_logic;
	signal Buffer_1_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_1_pValidArray_0 : std_logic;
	signal Buffer_1_readyArray_0 : std_logic;
	signal Buffer_1_nReadyArray_0 : std_logic;
	signal Buffer_1_validArray_0 : std_logic;
	signal Buffer_1_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_2_clk : std_logic;
	signal Buffer_2_rst : std_logic;
	signal Buffer_2_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_2_pValidArray_0 : std_logic;
	signal Buffer_2_readyArray_0 : std_logic;
	signal Buffer_2_nReadyArray_0 : std_logic;
	signal Buffer_2_validArray_0 : std_logic;
	signal Buffer_2_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_12_clk : std_logic;
	signal Buffer_12_rst : std_logic;
	signal Buffer_12_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_12_pValidArray_0 : std_logic;
	signal Buffer_12_readyArray_0 : std_logic;
	signal Buffer_12_nReadyArray_0 : std_logic;
	signal Buffer_12_validArray_0 : std_logic;
	signal Buffer_12_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_16_clk : std_logic;
	signal Buffer_16_rst : std_logic;
	signal Buffer_16_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_16_pValidArray_0 : std_logic;
	signal Buffer_16_readyArray_0 : std_logic;
	signal Buffer_16_nReadyArray_0 : std_logic;
	signal Buffer_16_validArray_0 : std_logic;
	signal Buffer_16_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_17_clk : std_logic;
	signal Buffer_17_rst : std_logic;
	signal Buffer_17_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_17_pValidArray_0 : std_logic;
	signal Buffer_17_readyArray_0 : std_logic;
	signal Buffer_17_nReadyArray_0 : std_logic;
	signal Buffer_17_validArray_0 : std_logic;
	signal Buffer_17_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_18_clk : std_logic;
	signal Buffer_18_rst : std_logic;
	signal Buffer_18_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_18_pValidArray_0 : std_logic;
	signal Buffer_18_readyArray_0 : std_logic;
	signal Buffer_18_nReadyArray_0 : std_logic;
	signal Buffer_18_validArray_0 : std_logic;
	signal Buffer_18_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_19_clk : std_logic;
	signal Buffer_19_rst : std_logic;
	signal Buffer_19_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_19_pValidArray_0 : std_logic;
	signal Buffer_19_readyArray_0 : std_logic;
	signal Buffer_19_nReadyArray_0 : std_logic;
	signal Buffer_19_validArray_0 : std_logic;
	signal Buffer_19_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_20_clk : std_logic;
	signal Buffer_20_rst : std_logic;
	signal Buffer_20_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_20_pValidArray_0 : std_logic;
	signal Buffer_20_readyArray_0 : std_logic;
	signal Buffer_20_nReadyArray_0 : std_logic;
	signal Buffer_20_validArray_0 : std_logic;
	signal Buffer_20_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal Buffer_25_clk : std_logic;
	signal Buffer_25_rst : std_logic;
	signal Buffer_25_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_25_pValidArray_0 : std_logic;
	signal Buffer_25_readyArray_0 : std_logic;
	signal Buffer_25_nReadyArray_0 : std_logic;
	signal Buffer_25_validArray_0 : std_logic;
	signal Buffer_25_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal Buffer_26_clk : std_logic;
	signal Buffer_26_rst : std_logic;
	signal Buffer_26_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_26_pValidArray_0 : std_logic;
	signal Buffer_26_readyArray_0 : std_logic;
	signal Buffer_26_nReadyArray_0 : std_logic;
	signal Buffer_26_validArray_0 : std_logic;
	signal Buffer_26_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal brCst_block3_clk : std_logic;
	signal brCst_block3_rst : std_logic;
	signal brCst_block3_dataInArray_0 : std_logic_vector(0 downto 0);
	signal brCst_block3_pValidArray_0 : std_logic;
	signal brCst_block3_readyArray_0 : std_logic;
	signal brCst_block3_nReadyArray_0 : std_logic;
	signal brCst_block3_validArray_0 : std_logic;
	signal brCst_block3_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phi_n2_clk : std_logic;
	signal phi_n2_rst : std_logic;
	signal phi_n2_dataInArray_0 : std_logic_vector(31 downto 0);
	signal phi_n2_pValidArray_0 : std_logic;
	signal phi_n2_readyArray_0 : std_logic;
	signal phi_n2_nReadyArray_0 : std_logic;
	signal phi_n2_validArray_0 : std_logic;
	signal phi_n2_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal phi_n3_clk : std_logic;
	signal phi_n3_rst : std_logic;
	signal phi_n3_dataInArray_0 : std_logic_vector(31 downto 0);
	signal phi_n3_pValidArray_0 : std_logic;
	signal phi_n3_readyArray_0 : std_logic;
	signal phi_n3_nReadyArray_0 : std_logic;
	signal phi_n3_validArray_0 : std_logic;
	signal phi_n3_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal phi_n4_clk : std_logic;
	signal phi_n4_rst : std_logic;
	signal phi_n4_dataInArray_0 : std_logic_vector(31 downto 0);
	signal phi_n4_pValidArray_0 : std_logic;
	signal phi_n4_readyArray_0 : std_logic;
	signal phi_n4_nReadyArray_0 : std_logic;
	signal phi_n4_validArray_0 : std_logic;
	signal phi_n4_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal phi_n5_clk : std_logic;
	signal phi_n5_rst : std_logic;
	signal phi_n5_dataInArray_0 : std_logic_vector(31 downto 0);
	signal phi_n5_pValidArray_0 : std_logic;
	signal phi_n5_readyArray_0 : std_logic;
	signal phi_n5_nReadyArray_0 : std_logic;
	signal phi_n5_validArray_0 : std_logic;
	signal phi_n5_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal branch_6_clk : std_logic;
	signal branch_6_rst : std_logic;
	signal branch_6_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_6_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_6_pValidArray_0 : std_logic;
	signal branch_6_pValidArray_1 : std_logic;
	signal branch_6_readyArray_0 : std_logic;
	signal branch_6_readyArray_1 : std_logic;
	signal branch_6_nReadyArray_0 : std_logic;
	signal branch_6_validArray_0 : std_logic;
	signal branch_6_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_6_nReadyArray_1 : std_logic;
	signal branch_6_validArray_1 : std_logic;
	signal branch_6_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branch_7_clk : std_logic;
	signal branch_7_rst : std_logic;
	signal branch_7_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_7_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_7_pValidArray_0 : std_logic;
	signal branch_7_pValidArray_1 : std_logic;
	signal branch_7_readyArray_0 : std_logic;
	signal branch_7_readyArray_1 : std_logic;
	signal branch_7_nReadyArray_0 : std_logic;
	signal branch_7_validArray_0 : std_logic;
	signal branch_7_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_7_nReadyArray_1 : std_logic;
	signal branch_7_validArray_1 : std_logic;
	signal branch_7_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branch_8_clk : std_logic;
	signal branch_8_rst : std_logic;
	signal branch_8_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_8_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_8_pValidArray_0 : std_logic;
	signal branch_8_pValidArray_1 : std_logic;
	signal branch_8_readyArray_0 : std_logic;
	signal branch_8_readyArray_1 : std_logic;
	signal branch_8_nReadyArray_0 : std_logic;
	signal branch_8_validArray_0 : std_logic;
	signal branch_8_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_8_nReadyArray_1 : std_logic;
	signal branch_8_validArray_1 : std_logic;
	signal branch_8_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branch_9_clk : std_logic;
	signal branch_9_rst : std_logic;
	signal branch_9_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_9_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_9_pValidArray_0 : std_logic;
	signal branch_9_pValidArray_1 : std_logic;
	signal branch_9_readyArray_0 : std_logic;
	signal branch_9_readyArray_1 : std_logic;
	signal branch_9_nReadyArray_0 : std_logic;
	signal branch_9_validArray_0 : std_logic;
	signal branch_9_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_9_nReadyArray_1 : std_logic;
	signal branch_9_validArray_1 : std_logic;
	signal branch_9_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal fork_25_clk : std_logic;
	signal fork_25_rst : std_logic;
	signal fork_25_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_25_pValidArray_0 : std_logic;
	signal fork_25_readyArray_0 : std_logic;
	signal fork_25_nReadyArray_0 : std_logic;
	signal fork_25_validArray_0 : std_logic;
	signal fork_25_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_25_nReadyArray_1 : std_logic;
	signal fork_25_validArray_1 : std_logic;
	signal fork_25_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal fork_25_nReadyArray_2 : std_logic;
	signal fork_25_validArray_2 : std_logic;
	signal fork_25_dataOutArray_2 : std_logic_vector(0 downto 0);
	signal fork_25_nReadyArray_3 : std_logic;
	signal fork_25_validArray_3 : std_logic;
	signal fork_25_dataOutArray_3 : std_logic_vector(0 downto 0);
	signal fork_25_nReadyArray_4 : std_logic;
	signal fork_25_validArray_4 : std_logic;
	signal fork_25_dataOutArray_4 : std_logic_vector(0 downto 0);

	signal phiC_27_clk : std_logic;
	signal phiC_27_rst : std_logic;
	signal phiC_27_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_27_pValidArray_0 : std_logic;
	signal phiC_27_readyArray_0 : std_logic;
	signal phiC_27_nReadyArray_0 : std_logic;
	signal phiC_27_validArray_0 : std_logic;
	signal phiC_27_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal forkC_34_clk : std_logic;
	signal forkC_34_rst : std_logic;
	signal forkC_34_dataInArray_0 : std_logic_vector(0 downto 0);
	signal forkC_34_pValidArray_0 : std_logic;
	signal forkC_34_readyArray_0 : std_logic;
	signal forkC_34_nReadyArray_0 : std_logic;
	signal forkC_34_validArray_0 : std_logic;
	signal forkC_34_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal forkC_34_nReadyArray_1 : std_logic;
	signal forkC_34_validArray_1 : std_logic;
	signal forkC_34_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal branchC_39_clk : std_logic;
	signal branchC_39_rst : std_logic;
	signal branchC_39_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_39_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branchC_39_pValidArray_0 : std_logic;
	signal branchC_39_pValidArray_1 : std_logic;
	signal branchC_39_readyArray_0 : std_logic;
	signal branchC_39_readyArray_1 : std_logic;
	signal branchC_39_nReadyArray_0 : std_logic;
	signal branchC_39_validArray_0 : std_logic;
	signal branchC_39_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_39_nReadyArray_1 : std_logic;
	signal branchC_39_validArray_1 : std_logic;
	signal branchC_39_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal phi_11_clk : std_logic;
	signal phi_11_rst : std_logic;
	signal phi_11_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phi_11_dataInArray_1 : std_logic_vector(31 downto 0);
	signal phi_11_dataInArray_2 : std_logic_vector(31 downto 0);
	signal phi_11_pValidArray_0 : std_logic;
	signal phi_11_pValidArray_1 : std_logic;
	signal phi_11_pValidArray_2 : std_logic;
	signal phi_11_readyArray_0 : std_logic;
	signal phi_11_readyArray_1 : std_logic;
	signal phi_11_readyArray_2 : std_logic;
	signal phi_11_nReadyArray_0 : std_logic;
	signal phi_11_validArray_0 : std_logic;
	signal phi_11_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal load_14_clk : std_logic;
	signal load_14_rst : std_logic;
	signal load_14_dataInArray_0 : std_logic_vector(31 downto 0);
	signal load_14_dataInArray_1 : std_logic_vector(31 downto 0);
	signal load_14_pValidArray_0 : std_logic;
	signal load_14_pValidArray_1 : std_logic;
	signal load_14_readyArray_0 : std_logic;
	signal load_14_readyArray_1 : std_logic;
	signal load_14_nReadyArray_0 : std_logic;
	signal load_14_validArray_0 : std_logic;
	signal load_14_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal load_14_nReadyArray_1 : std_logic;
	signal load_14_validArray_1 : std_logic;
	signal load_14_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal load_17_clk : std_logic;
	signal load_17_rst : std_logic;
	signal load_17_dataInArray_0 : std_logic_vector(31 downto 0);
	signal load_17_dataInArray_1 : std_logic_vector(31 downto 0);
	signal load_17_pValidArray_0 : std_logic;
	signal load_17_pValidArray_1 : std_logic;
	signal load_17_readyArray_0 : std_logic;
	signal load_17_readyArray_1 : std_logic;
	signal load_17_nReadyArray_0 : std_logic;
	signal load_17_validArray_0 : std_logic;
	signal load_17_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal load_17_nReadyArray_1 : std_logic;
	signal load_17_validArray_1 : std_logic;
	signal load_17_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal load_20_clk : std_logic;
	signal load_20_rst : std_logic;
	signal load_20_dataInArray_0 : std_logic_vector(31 downto 0);
	signal load_20_dataInArray_1 : std_logic_vector(31 downto 0);
	signal load_20_pValidArray_0 : std_logic;
	signal load_20_pValidArray_1 : std_logic;
	signal load_20_readyArray_0 : std_logic;
	signal load_20_readyArray_1 : std_logic;
	signal load_20_nReadyArray_0 : std_logic;
	signal load_20_validArray_0 : std_logic;
	signal load_20_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal load_20_nReadyArray_1 : std_logic;
	signal load_20_validArray_1 : std_logic;
	signal load_20_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal cst_4_clk : std_logic;
	signal cst_4_rst : std_logic;
	signal cst_4_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_4_pValidArray_0 : std_logic;
	signal cst_4_readyArray_0 : std_logic;
	signal cst_4_nReadyArray_0 : std_logic;
	signal cst_4_validArray_0 : std_logic;
	signal cst_4_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal add_21_clk : std_logic;
	signal add_21_rst : std_logic;
	signal add_21_dataInArray_0 : std_logic_vector(31 downto 0);
	signal add_21_dataInArray_1 : std_logic_vector(31 downto 0);
	signal add_21_pValidArray_0 : std_logic;
	signal add_21_pValidArray_1 : std_logic;
	signal add_21_readyArray_0 : std_logic;
	signal add_21_readyArray_1 : std_logic;
	signal add_21_nReadyArray_0 : std_logic;
	signal add_21_validArray_0 : std_logic;
	signal add_21_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal load_24_clk : std_logic;
	signal load_24_rst : std_logic;
	signal load_24_dataInArray_0 : std_logic_vector(31 downto 0);
	signal load_24_dataInArray_1 : std_logic_vector(31 downto 0);
	signal load_24_pValidArray_0 : std_logic;
	signal load_24_pValidArray_1 : std_logic;
	signal load_24_readyArray_0 : std_logic;
	signal load_24_readyArray_1 : std_logic;
	signal load_24_nReadyArray_0 : std_logic;
	signal load_24_validArray_0 : std_logic;
	signal load_24_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal load_24_nReadyArray_1 : std_logic;
	signal load_24_validArray_1 : std_logic;
	signal load_24_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal icmp_25_clk : std_logic;
	signal icmp_25_rst : std_logic;
	signal icmp_25_dataInArray_0 : std_logic_vector(31 downto 0);
	signal icmp_25_dataInArray_1 : std_logic_vector(31 downto 0);
	signal icmp_25_pValidArray_0 : std_logic;
	signal icmp_25_pValidArray_1 : std_logic;
	signal icmp_25_readyArray_0 : std_logic;
	signal icmp_25_readyArray_1 : std_logic;
	signal icmp_25_nReadyArray_0 : std_logic;
	signal icmp_25_validArray_0 : std_logic;
	signal icmp_25_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phi_n6_clk : std_logic;
	signal phi_n6_rst : std_logic;
	signal phi_n6_dataInArray_0 : std_logic_vector(31 downto 0);
	signal phi_n6_dataInArray_1 : std_logic_vector(31 downto 0);
	signal phi_n6_pValidArray_0 : std_logic;
	signal phi_n6_pValidArray_1 : std_logic;
	signal phi_n6_readyArray_0 : std_logic;
	signal phi_n6_readyArray_1 : std_logic;
	signal phi_n6_nReadyArray_0 : std_logic;
	signal phi_n6_validArray_0 : std_logic;
	signal phi_n6_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal phi_n7_clk : std_logic;
	signal phi_n7_rst : std_logic;
	signal phi_n7_dataInArray_0 : std_logic_vector(31 downto 0);
	signal phi_n7_dataInArray_1 : std_logic_vector(31 downto 0);
	signal phi_n7_pValidArray_0 : std_logic;
	signal phi_n7_pValidArray_1 : std_logic;
	signal phi_n7_readyArray_0 : std_logic;
	signal phi_n7_readyArray_1 : std_logic;
	signal phi_n7_nReadyArray_0 : std_logic;
	signal phi_n7_validArray_0 : std_logic;
	signal phi_n7_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal phi_n8_clk : std_logic;
	signal phi_n8_rst : std_logic;
	signal phi_n8_dataInArray_0 : std_logic_vector(31 downto 0);
	signal phi_n8_dataInArray_1 : std_logic_vector(31 downto 0);
	signal phi_n8_pValidArray_0 : std_logic;
	signal phi_n8_pValidArray_1 : std_logic;
	signal phi_n8_readyArray_0 : std_logic;
	signal phi_n8_readyArray_1 : std_logic;
	signal phi_n8_nReadyArray_0 : std_logic;
	signal phi_n8_validArray_0 : std_logic;
	signal phi_n8_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal fork_3_clk : std_logic;
	signal fork_3_rst : std_logic;
	signal fork_3_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_3_pValidArray_0 : std_logic;
	signal fork_3_readyArray_0 : std_logic;
	signal fork_3_nReadyArray_0 : std_logic;
	signal fork_3_validArray_0 : std_logic;
	signal fork_3_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_3_nReadyArray_1 : std_logic;
	signal fork_3_validArray_1 : std_logic;
	signal fork_3_dataOutArray_1 : std_logic_vector(31 downto 0);
	signal fork_3_nReadyArray_2 : std_logic;
	signal fork_3_validArray_2 : std_logic;
	signal fork_3_dataOutArray_2 : std_logic_vector(31 downto 0);

	signal fork_4_clk : std_logic;
	signal fork_4_rst : std_logic;
	signal fork_4_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_4_pValidArray_0 : std_logic;
	signal fork_4_readyArray_0 : std_logic;
	signal fork_4_nReadyArray_0 : std_logic;
	signal fork_4_validArray_0 : std_logic;
	signal fork_4_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_4_nReadyArray_1 : std_logic;
	signal fork_4_validArray_1 : std_logic;
	signal fork_4_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal fork_5_clk : std_logic;
	signal fork_5_rst : std_logic;
	signal fork_5_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_5_pValidArray_0 : std_logic;
	signal fork_5_readyArray_0 : std_logic;
	signal fork_5_nReadyArray_0 : std_logic;
	signal fork_5_validArray_0 : std_logic;
	signal fork_5_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_5_nReadyArray_1 : std_logic;
	signal fork_5_validArray_1 : std_logic;
	signal fork_5_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal fork_6_clk : std_logic;
	signal fork_6_rst : std_logic;
	signal fork_6_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_6_pValidArray_0 : std_logic;
	signal fork_6_readyArray_0 : std_logic;
	signal fork_6_nReadyArray_0 : std_logic;
	signal fork_6_validArray_0 : std_logic;
	signal fork_6_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_6_nReadyArray_1 : std_logic;
	signal fork_6_validArray_1 : std_logic;
	signal fork_6_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branch_10_clk : std_logic;
	signal branch_10_rst : std_logic;
	signal branch_10_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_10_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_10_pValidArray_0 : std_logic;
	signal branch_10_pValidArray_1 : std_logic;
	signal branch_10_readyArray_0 : std_logic;
	signal branch_10_readyArray_1 : std_logic;
	signal branch_10_nReadyArray_0 : std_logic;
	signal branch_10_validArray_0 : std_logic;
	signal branch_10_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_10_nReadyArray_1 : std_logic;
	signal branch_10_validArray_1 : std_logic;
	signal branch_10_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branch_11_clk : std_logic;
	signal branch_11_rst : std_logic;
	signal branch_11_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_11_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_11_pValidArray_0 : std_logic;
	signal branch_11_pValidArray_1 : std_logic;
	signal branch_11_readyArray_0 : std_logic;
	signal branch_11_readyArray_1 : std_logic;
	signal branch_11_nReadyArray_0 : std_logic;
	signal branch_11_validArray_0 : std_logic;
	signal branch_11_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_11_nReadyArray_1 : std_logic;
	signal branch_11_validArray_1 : std_logic;
	signal branch_11_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branch_12_clk : std_logic;
	signal branch_12_rst : std_logic;
	signal branch_12_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_12_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_12_pValidArray_0 : std_logic;
	signal branch_12_pValidArray_1 : std_logic;
	signal branch_12_readyArray_0 : std_logic;
	signal branch_12_readyArray_1 : std_logic;
	signal branch_12_nReadyArray_0 : std_logic;
	signal branch_12_validArray_0 : std_logic;
	signal branch_12_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_12_nReadyArray_1 : std_logic;
	signal branch_12_validArray_1 : std_logic;
	signal branch_12_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branch_13_clk : std_logic;
	signal branch_13_rst : std_logic;
	signal branch_13_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_13_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_13_pValidArray_0 : std_logic;
	signal branch_13_pValidArray_1 : std_logic;
	signal branch_13_readyArray_0 : std_logic;
	signal branch_13_readyArray_1 : std_logic;
	signal branch_13_nReadyArray_0 : std_logic;
	signal branch_13_validArray_0 : std_logic;
	signal branch_13_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_13_nReadyArray_1 : std_logic;
	signal branch_13_validArray_1 : std_logic;
	signal branch_13_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branch_14_clk : std_logic;
	signal branch_14_rst : std_logic;
	signal branch_14_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_14_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_14_pValidArray_0 : std_logic;
	signal branch_14_pValidArray_1 : std_logic;
	signal branch_14_readyArray_0 : std_logic;
	signal branch_14_readyArray_1 : std_logic;
	signal branch_14_nReadyArray_0 : std_logic;
	signal branch_14_validArray_0 : std_logic;
	signal branch_14_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_14_nReadyArray_1 : std_logic;
	signal branch_14_validArray_1 : std_logic;
	signal branch_14_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branch_15_clk : std_logic;
	signal branch_15_rst : std_logic;
	signal branch_15_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_15_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_15_pValidArray_0 : std_logic;
	signal branch_15_pValidArray_1 : std_logic;
	signal branch_15_readyArray_0 : std_logic;
	signal branch_15_readyArray_1 : std_logic;
	signal branch_15_nReadyArray_0 : std_logic;
	signal branch_15_validArray_0 : std_logic;
	signal branch_15_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_15_nReadyArray_1 : std_logic;
	signal branch_15_validArray_1 : std_logic;
	signal branch_15_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branch_16_clk : std_logic;
	signal branch_16_rst : std_logic;
	signal branch_16_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_16_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_16_pValidArray_0 : std_logic;
	signal branch_16_pValidArray_1 : std_logic;
	signal branch_16_readyArray_0 : std_logic;
	signal branch_16_readyArray_1 : std_logic;
	signal branch_16_nReadyArray_0 : std_logic;
	signal branch_16_validArray_0 : std_logic;
	signal branch_16_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_16_nReadyArray_1 : std_logic;
	signal branch_16_validArray_1 : std_logic;
	signal branch_16_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal fork_26_clk : std_logic;
	signal fork_26_rst : std_logic;
	signal fork_26_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_26_pValidArray_0 : std_logic;
	signal fork_26_readyArray_0 : std_logic;
	signal fork_26_nReadyArray_0 : std_logic;
	signal fork_26_validArray_0 : std_logic;
	signal fork_26_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_26_nReadyArray_1 : std_logic;
	signal fork_26_validArray_1 : std_logic;
	signal fork_26_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal fork_26_nReadyArray_2 : std_logic;
	signal fork_26_validArray_2 : std_logic;
	signal fork_26_dataOutArray_2 : std_logic_vector(0 downto 0);
	signal fork_26_nReadyArray_3 : std_logic;
	signal fork_26_validArray_3 : std_logic;
	signal fork_26_dataOutArray_3 : std_logic_vector(0 downto 0);
	signal fork_26_nReadyArray_4 : std_logic;
	signal fork_26_validArray_4 : std_logic;
	signal fork_26_dataOutArray_4 : std_logic_vector(0 downto 0);
	signal fork_26_nReadyArray_5 : std_logic;
	signal fork_26_validArray_5 : std_logic;
	signal fork_26_dataOutArray_5 : std_logic_vector(0 downto 0);
	signal fork_26_nReadyArray_6 : std_logic;
	signal fork_26_validArray_6 : std_logic;
	signal fork_26_dataOutArray_6 : std_logic_vector(0 downto 0);
	signal fork_26_nReadyArray_7 : std_logic;
	signal fork_26_validArray_7 : std_logic;
	signal fork_26_dataOutArray_7 : std_logic_vector(0 downto 0);

	signal phiC_28_clk : std_logic;
	signal phiC_28_rst : std_logic;
	signal phiC_28_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_28_dataInArray_1 : std_logic_vector(0 downto 0);
	signal phiC_28_pValidArray_0 : std_logic;
	signal phiC_28_pValidArray_1 : std_logic;
	signal phiC_28_readyArray_0 : std_logic;
	signal phiC_28_readyArray_1 : std_logic;
	signal phiC_28_nReadyArray_0 : std_logic;
	signal phiC_28_validArray_0 : std_logic;
	signal phiC_28_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal phiC_28_nReadyArray_1 : std_logic;
	signal phiC_28_validArray_1 : std_logic;
	signal phiC_28_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal branchC_40_clk : std_logic;
	signal branchC_40_rst : std_logic;
	signal branchC_40_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_40_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branchC_40_pValidArray_0 : std_logic;
	signal branchC_40_pValidArray_1 : std_logic;
	signal branchC_40_readyArray_0 : std_logic;
	signal branchC_40_readyArray_1 : std_logic;
	signal branchC_40_nReadyArray_0 : std_logic;
	signal branchC_40_validArray_0 : std_logic;
	signal branchC_40_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_40_nReadyArray_1 : std_logic;
	signal branchC_40_validArray_1 : std_logic;
	signal branchC_40_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal source_2_clk : std_logic;
	signal source_2_rst : std_logic;
	signal source_2_nReadyArray_0 : std_logic;
	signal source_2_validArray_0 : std_logic;
	signal source_2_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_3_clk : std_logic;
	signal Buffer_3_rst : std_logic;
	signal Buffer_3_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_3_pValidArray_0 : std_logic;
	signal Buffer_3_readyArray_0 : std_logic;
	signal Buffer_3_nReadyArray_0 : std_logic;
	signal Buffer_3_validArray_0 : std_logic;
	signal Buffer_3_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_4_clk : std_logic;
	signal Buffer_4_rst : std_logic;
	signal Buffer_4_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_4_pValidArray_0 : std_logic;
	signal Buffer_4_readyArray_0 : std_logic;
	signal Buffer_4_nReadyArray_0 : std_logic;
	signal Buffer_4_validArray_0 : std_logic;
	signal Buffer_4_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal brCst_block5_clk : std_logic;
	signal brCst_block5_rst : std_logic;
	signal brCst_block5_dataInArray_0 : std_logic_vector(0 downto 0);
	signal brCst_block5_pValidArray_0 : std_logic;
	signal brCst_block5_readyArray_0 : std_logic;
	signal brCst_block5_nReadyArray_0 : std_logic;
	signal brCst_block5_validArray_0 : std_logic;
	signal brCst_block5_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phi_n13_clk : std_logic;
	signal phi_n13_rst : std_logic;
	signal phi_n13_dataInArray_0 : std_logic_vector(31 downto 0);
	signal phi_n13_pValidArray_0 : std_logic;
	signal phi_n13_readyArray_0 : std_logic;
	signal phi_n13_nReadyArray_0 : std_logic;
	signal phi_n13_validArray_0 : std_logic;
	signal phi_n13_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal phi_n14_clk : std_logic;
	signal phi_n14_rst : std_logic;
	signal phi_n14_dataInArray_0 : std_logic_vector(31 downto 0);
	signal phi_n14_pValidArray_0 : std_logic;
	signal phi_n14_readyArray_0 : std_logic;
	signal phi_n14_nReadyArray_0 : std_logic;
	signal phi_n14_validArray_0 : std_logic;
	signal phi_n14_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal phi_n15_clk : std_logic;
	signal phi_n15_rst : std_logic;
	signal phi_n15_dataInArray_0 : std_logic_vector(31 downto 0);
	signal phi_n15_pValidArray_0 : std_logic;
	signal phi_n15_readyArray_0 : std_logic;
	signal phi_n15_nReadyArray_0 : std_logic;
	signal phi_n15_validArray_0 : std_logic;
	signal phi_n15_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal phi_n16_clk : std_logic;
	signal phi_n16_rst : std_logic;
	signal phi_n16_dataInArray_0 : std_logic_vector(31 downto 0);
	signal phi_n16_pValidArray_0 : std_logic;
	signal phi_n16_readyArray_0 : std_logic;
	signal phi_n16_nReadyArray_0 : std_logic;
	signal phi_n16_validArray_0 : std_logic;
	signal phi_n16_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal phi_n17_clk : std_logic;
	signal phi_n17_rst : std_logic;
	signal phi_n17_dataInArray_0 : std_logic_vector(31 downto 0);
	signal phi_n17_pValidArray_0 : std_logic;
	signal phi_n17_readyArray_0 : std_logic;
	signal phi_n17_nReadyArray_0 : std_logic;
	signal phi_n17_validArray_0 : std_logic;
	signal phi_n17_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal phi_n18_clk : std_logic;
	signal phi_n18_rst : std_logic;
	signal phi_n18_dataInArray_0 : std_logic_vector(31 downto 0);
	signal phi_n18_pValidArray_0 : std_logic;
	signal phi_n18_readyArray_0 : std_logic;
	signal phi_n18_nReadyArray_0 : std_logic;
	signal phi_n18_validArray_0 : std_logic;
	signal phi_n18_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal phi_n19_clk : std_logic;
	signal phi_n19_rst : std_logic;
	signal phi_n19_dataInArray_0 : std_logic_vector(31 downto 0);
	signal phi_n19_pValidArray_0 : std_logic;
	signal phi_n19_readyArray_0 : std_logic;
	signal phi_n19_nReadyArray_0 : std_logic;
	signal phi_n19_validArray_0 : std_logic;
	signal phi_n19_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal branch_17_clk : std_logic;
	signal branch_17_rst : std_logic;
	signal branch_17_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_17_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_17_pValidArray_0 : std_logic;
	signal branch_17_pValidArray_1 : std_logic;
	signal branch_17_readyArray_0 : std_logic;
	signal branch_17_readyArray_1 : std_logic;
	signal branch_17_nReadyArray_0 : std_logic;
	signal branch_17_validArray_0 : std_logic;
	signal branch_17_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_17_nReadyArray_1 : std_logic;
	signal branch_17_validArray_1 : std_logic;
	signal branch_17_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branch_18_clk : std_logic;
	signal branch_18_rst : std_logic;
	signal branch_18_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_18_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_18_pValidArray_0 : std_logic;
	signal branch_18_pValidArray_1 : std_logic;
	signal branch_18_readyArray_0 : std_logic;
	signal branch_18_readyArray_1 : std_logic;
	signal branch_18_nReadyArray_0 : std_logic;
	signal branch_18_validArray_0 : std_logic;
	signal branch_18_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_18_nReadyArray_1 : std_logic;
	signal branch_18_validArray_1 : std_logic;
	signal branch_18_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branch_19_clk : std_logic;
	signal branch_19_rst : std_logic;
	signal branch_19_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_19_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_19_pValidArray_0 : std_logic;
	signal branch_19_pValidArray_1 : std_logic;
	signal branch_19_readyArray_0 : std_logic;
	signal branch_19_readyArray_1 : std_logic;
	signal branch_19_nReadyArray_0 : std_logic;
	signal branch_19_validArray_0 : std_logic;
	signal branch_19_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_19_nReadyArray_1 : std_logic;
	signal branch_19_validArray_1 : std_logic;
	signal branch_19_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branch_20_clk : std_logic;
	signal branch_20_rst : std_logic;
	signal branch_20_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_20_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_20_pValidArray_0 : std_logic;
	signal branch_20_pValidArray_1 : std_logic;
	signal branch_20_readyArray_0 : std_logic;
	signal branch_20_readyArray_1 : std_logic;
	signal branch_20_nReadyArray_0 : std_logic;
	signal branch_20_validArray_0 : std_logic;
	signal branch_20_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_20_nReadyArray_1 : std_logic;
	signal branch_20_validArray_1 : std_logic;
	signal branch_20_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branch_21_clk : std_logic;
	signal branch_21_rst : std_logic;
	signal branch_21_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_21_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_21_pValidArray_0 : std_logic;
	signal branch_21_pValidArray_1 : std_logic;
	signal branch_21_readyArray_0 : std_logic;
	signal branch_21_readyArray_1 : std_logic;
	signal branch_21_nReadyArray_0 : std_logic;
	signal branch_21_validArray_0 : std_logic;
	signal branch_21_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_21_nReadyArray_1 : std_logic;
	signal branch_21_validArray_1 : std_logic;
	signal branch_21_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branch_22_clk : std_logic;
	signal branch_22_rst : std_logic;
	signal branch_22_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_22_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_22_pValidArray_0 : std_logic;
	signal branch_22_pValidArray_1 : std_logic;
	signal branch_22_readyArray_0 : std_logic;
	signal branch_22_readyArray_1 : std_logic;
	signal branch_22_nReadyArray_0 : std_logic;
	signal branch_22_validArray_0 : std_logic;
	signal branch_22_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_22_nReadyArray_1 : std_logic;
	signal branch_22_validArray_1 : std_logic;
	signal branch_22_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branch_23_clk : std_logic;
	signal branch_23_rst : std_logic;
	signal branch_23_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_23_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_23_pValidArray_0 : std_logic;
	signal branch_23_pValidArray_1 : std_logic;
	signal branch_23_readyArray_0 : std_logic;
	signal branch_23_readyArray_1 : std_logic;
	signal branch_23_nReadyArray_0 : std_logic;
	signal branch_23_validArray_0 : std_logic;
	signal branch_23_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_23_nReadyArray_1 : std_logic;
	signal branch_23_validArray_1 : std_logic;
	signal branch_23_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal fork_27_clk : std_logic;
	signal fork_27_rst : std_logic;
	signal fork_27_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_27_pValidArray_0 : std_logic;
	signal fork_27_readyArray_0 : std_logic;
	signal fork_27_nReadyArray_0 : std_logic;
	signal fork_27_validArray_0 : std_logic;
	signal fork_27_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_27_nReadyArray_1 : std_logic;
	signal fork_27_validArray_1 : std_logic;
	signal fork_27_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal fork_27_nReadyArray_2 : std_logic;
	signal fork_27_validArray_2 : std_logic;
	signal fork_27_dataOutArray_2 : std_logic_vector(0 downto 0);
	signal fork_27_nReadyArray_3 : std_logic;
	signal fork_27_validArray_3 : std_logic;
	signal fork_27_dataOutArray_3 : std_logic_vector(0 downto 0);
	signal fork_27_nReadyArray_4 : std_logic;
	signal fork_27_validArray_4 : std_logic;
	signal fork_27_dataOutArray_4 : std_logic_vector(0 downto 0);
	signal fork_27_nReadyArray_5 : std_logic;
	signal fork_27_validArray_5 : std_logic;
	signal fork_27_dataOutArray_5 : std_logic_vector(0 downto 0);
	signal fork_27_nReadyArray_6 : std_logic;
	signal fork_27_validArray_6 : std_logic;
	signal fork_27_dataOutArray_6 : std_logic_vector(0 downto 0);
	signal fork_27_nReadyArray_7 : std_logic;
	signal fork_27_validArray_7 : std_logic;
	signal fork_27_dataOutArray_7 : std_logic_vector(0 downto 0);

	signal phiC_29_clk : std_logic;
	signal phiC_29_rst : std_logic;
	signal phiC_29_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_29_pValidArray_0 : std_logic;
	signal phiC_29_readyArray_0 : std_logic;
	signal phiC_29_nReadyArray_0 : std_logic;
	signal phiC_29_validArray_0 : std_logic;
	signal phiC_29_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal forkC_36_clk : std_logic;
	signal forkC_36_rst : std_logic;
	signal forkC_36_dataInArray_0 : std_logic_vector(0 downto 0);
	signal forkC_36_pValidArray_0 : std_logic;
	signal forkC_36_readyArray_0 : std_logic;
	signal forkC_36_nReadyArray_0 : std_logic;
	signal forkC_36_validArray_0 : std_logic;
	signal forkC_36_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal forkC_36_nReadyArray_1 : std_logic;
	signal forkC_36_validArray_1 : std_logic;
	signal forkC_36_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal branchC_41_clk : std_logic;
	signal branchC_41_rst : std_logic;
	signal branchC_41_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_41_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branchC_41_pValidArray_0 : std_logic;
	signal branchC_41_pValidArray_1 : std_logic;
	signal branchC_41_readyArray_0 : std_logic;
	signal branchC_41_readyArray_1 : std_logic;
	signal branchC_41_nReadyArray_0 : std_logic;
	signal branchC_41_validArray_0 : std_logic;
	signal branchC_41_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_41_nReadyArray_1 : std_logic;
	signal branchC_41_validArray_1 : std_logic;
	signal branchC_41_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal phi_28_clk : std_logic;
	signal phi_28_rst : std_logic;
	signal phi_28_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phi_28_dataInArray_1 : std_logic_vector(31 downto 0);
	signal phi_28_dataInArray_2 : std_logic_vector(31 downto 0);
	signal phi_28_pValidArray_0 : std_logic;
	signal phi_28_pValidArray_1 : std_logic;
	signal phi_28_pValidArray_2 : std_logic;
	signal phi_28_readyArray_0 : std_logic;
	signal phi_28_readyArray_1 : std_logic;
	signal phi_28_readyArray_2 : std_logic;
	signal phi_28_nReadyArray_0 : std_logic;
	signal phi_28_validArray_0 : std_logic;
	signal phi_28_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal load_31_clk : std_logic;
	signal load_31_rst : std_logic;
	signal load_31_dataInArray_0 : std_logic_vector(31 downto 0);
	signal load_31_dataInArray_1 : std_logic_vector(31 downto 0);
	signal load_31_pValidArray_0 : std_logic;
	signal load_31_pValidArray_1 : std_logic;
	signal load_31_readyArray_0 : std_logic;
	signal load_31_readyArray_1 : std_logic;
	signal load_31_nReadyArray_0 : std_logic;
	signal load_31_validArray_0 : std_logic;
	signal load_31_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal load_31_nReadyArray_1 : std_logic;
	signal load_31_validArray_1 : std_logic;
	signal load_31_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal load_34_clk : std_logic;
	signal load_34_rst : std_logic;
	signal load_34_dataInArray_0 : std_logic_vector(31 downto 0);
	signal load_34_dataInArray_1 : std_logic_vector(31 downto 0);
	signal load_34_pValidArray_0 : std_logic;
	signal load_34_pValidArray_1 : std_logic;
	signal load_34_readyArray_0 : std_logic;
	signal load_34_readyArray_1 : std_logic;
	signal load_34_nReadyArray_0 : std_logic;
	signal load_34_validArray_0 : std_logic;
	signal load_34_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal load_34_nReadyArray_1 : std_logic;
	signal load_34_validArray_1 : std_logic;
	signal load_34_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal mul_35_clk : std_logic;
	signal mul_35_rst : std_logic;
	signal mul_35_dataInArray_0 : std_logic_vector(31 downto 0);
	signal mul_35_dataInArray_1 : std_logic_vector(31 downto 0);
	signal mul_35_pValidArray_0 : std_logic;
	signal mul_35_pValidArray_1 : std_logic;
	signal mul_35_readyArray_0 : std_logic;
	signal mul_35_readyArray_1 : std_logic;
	signal mul_35_nReadyArray_0 : std_logic;
	signal mul_35_validArray_0 : std_logic;
	signal mul_35_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal add_36_clk : std_logic;
	signal add_36_rst : std_logic;
	signal add_36_dataInArray_0 : std_logic_vector(31 downto 0);
	signal add_36_dataInArray_1 : std_logic_vector(31 downto 0);
	signal add_36_pValidArray_0 : std_logic;
	signal add_36_pValidArray_1 : std_logic;
	signal add_36_readyArray_0 : std_logic;
	signal add_36_readyArray_1 : std_logic;
	signal add_36_nReadyArray_0 : std_logic;
	signal add_36_validArray_0 : std_logic;
	signal add_36_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal load_39_clk : std_logic;
	signal load_39_rst : std_logic;
	signal load_39_dataInArray_0 : std_logic_vector(31 downto 0);
	signal load_39_dataInArray_1 : std_logic_vector(31 downto 0);
	signal load_39_pValidArray_0 : std_logic;
	signal load_39_pValidArray_1 : std_logic;
	signal load_39_readyArray_0 : std_logic;
	signal load_39_readyArray_1 : std_logic;
	signal load_39_nReadyArray_0 : std_logic;
	signal load_39_validArray_0 : std_logic;
	signal load_39_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal load_39_nReadyArray_1 : std_logic;
	signal load_39_validArray_1 : std_logic;
	signal load_39_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal add_40_clk : std_logic;
	signal add_40_rst : std_logic;
	signal add_40_dataInArray_0 : std_logic_vector(31 downto 0);
	signal add_40_dataInArray_1 : std_logic_vector(31 downto 0);
	signal add_40_pValidArray_0 : std_logic;
	signal add_40_pValidArray_1 : std_logic;
	signal add_40_readyArray_0 : std_logic;
	signal add_40_readyArray_1 : std_logic;
	signal add_40_nReadyArray_0 : std_logic;
	signal add_40_validArray_0 : std_logic;
	signal add_40_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal store_0_clk : std_logic;
	signal store_0_rst : std_logic;
	signal store_0_dataInArray_0 : std_logic_vector(31 downto 0);
	signal store_0_dataInArray_1 : std_logic_vector(31 downto 0);
	signal store_0_pValidArray_0 : std_logic;
	signal store_0_pValidArray_1 : std_logic;
	signal store_0_readyArray_0 : std_logic;
	signal store_0_readyArray_1 : std_logic;
	signal store_0_nReadyArray_0 : std_logic;
	signal store_0_validArray_0 : std_logic;
	signal store_0_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal store_0_nReadyArray_1 : std_logic;
	signal store_0_validArray_1 : std_logic;
	signal store_0_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal cst_5_clk : std_logic;
	signal cst_5_rst : std_logic;
	signal cst_5_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_5_pValidArray_0 : std_logic;
	signal cst_5_readyArray_0 : std_logic;
	signal cst_5_nReadyArray_0 : std_logic;
	signal cst_5_validArray_0 : std_logic;
	signal cst_5_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal add_41_clk : std_logic;
	signal add_41_rst : std_logic;
	signal add_41_dataInArray_0 : std_logic_vector(31 downto 0);
	signal add_41_dataInArray_1 : std_logic_vector(31 downto 0);
	signal add_41_pValidArray_0 : std_logic;
	signal add_41_pValidArray_1 : std_logic;
	signal add_41_readyArray_0 : std_logic;
	signal add_41_readyArray_1 : std_logic;
	signal add_41_nReadyArray_0 : std_logic;
	signal add_41_validArray_0 : std_logic;
	signal add_41_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal icmp_42_clk : std_logic;
	signal icmp_42_rst : std_logic;
	signal icmp_42_dataInArray_0 : std_logic_vector(31 downto 0);
	signal icmp_42_dataInArray_1 : std_logic_vector(31 downto 0);
	signal icmp_42_pValidArray_0 : std_logic;
	signal icmp_42_pValidArray_1 : std_logic;
	signal icmp_42_readyArray_0 : std_logic;
	signal icmp_42_readyArray_1 : std_logic;
	signal icmp_42_nReadyArray_0 : std_logic;
	signal icmp_42_validArray_0 : std_logic;
	signal icmp_42_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phi_n20_clk : std_logic;
	signal phi_n20_rst : std_logic;
	signal phi_n20_dataInArray_0 : std_logic_vector(31 downto 0);
	signal phi_n20_dataInArray_1 : std_logic_vector(31 downto 0);
	signal phi_n20_pValidArray_0 : std_logic;
	signal phi_n20_pValidArray_1 : std_logic;
	signal phi_n20_readyArray_0 : std_logic;
	signal phi_n20_readyArray_1 : std_logic;
	signal phi_n20_nReadyArray_0 : std_logic;
	signal phi_n20_validArray_0 : std_logic;
	signal phi_n20_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal phi_n21_clk : std_logic;
	signal phi_n21_rst : std_logic;
	signal phi_n21_dataInArray_0 : std_logic_vector(31 downto 0);
	signal phi_n21_dataInArray_1 : std_logic_vector(31 downto 0);
	signal phi_n21_pValidArray_0 : std_logic;
	signal phi_n21_pValidArray_1 : std_logic;
	signal phi_n21_readyArray_0 : std_logic;
	signal phi_n21_readyArray_1 : std_logic;
	signal phi_n21_nReadyArray_0 : std_logic;
	signal phi_n21_validArray_0 : std_logic;
	signal phi_n21_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal phi_n22_clk : std_logic;
	signal phi_n22_rst : std_logic;
	signal phi_n22_dataInArray_0 : std_logic_vector(31 downto 0);
	signal phi_n22_dataInArray_1 : std_logic_vector(31 downto 0);
	signal phi_n22_pValidArray_0 : std_logic;
	signal phi_n22_pValidArray_1 : std_logic;
	signal phi_n22_readyArray_0 : std_logic;
	signal phi_n22_readyArray_1 : std_logic;
	signal phi_n22_nReadyArray_0 : std_logic;
	signal phi_n22_validArray_0 : std_logic;
	signal phi_n22_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal phi_n23_clk : std_logic;
	signal phi_n23_rst : std_logic;
	signal phi_n23_dataInArray_0 : std_logic_vector(31 downto 0);
	signal phi_n23_dataInArray_1 : std_logic_vector(31 downto 0);
	signal phi_n23_pValidArray_0 : std_logic;
	signal phi_n23_pValidArray_1 : std_logic;
	signal phi_n23_readyArray_0 : std_logic;
	signal phi_n23_readyArray_1 : std_logic;
	signal phi_n23_nReadyArray_0 : std_logic;
	signal phi_n23_validArray_0 : std_logic;
	signal phi_n23_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal phi_n24_clk : std_logic;
	signal phi_n24_rst : std_logic;
	signal phi_n24_dataInArray_0 : std_logic_vector(31 downto 0);
	signal phi_n24_dataInArray_1 : std_logic_vector(31 downto 0);
	signal phi_n24_pValidArray_0 : std_logic;
	signal phi_n24_pValidArray_1 : std_logic;
	signal phi_n24_readyArray_0 : std_logic;
	signal phi_n24_readyArray_1 : std_logic;
	signal phi_n24_nReadyArray_0 : std_logic;
	signal phi_n24_validArray_0 : std_logic;
	signal phi_n24_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal phi_n25_clk : std_logic;
	signal phi_n25_rst : std_logic;
	signal phi_n25_dataInArray_0 : std_logic_vector(31 downto 0);
	signal phi_n25_dataInArray_1 : std_logic_vector(31 downto 0);
	signal phi_n25_pValidArray_0 : std_logic;
	signal phi_n25_pValidArray_1 : std_logic;
	signal phi_n25_readyArray_0 : std_logic;
	signal phi_n25_readyArray_1 : std_logic;
	signal phi_n25_nReadyArray_0 : std_logic;
	signal phi_n25_validArray_0 : std_logic;
	signal phi_n25_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal fork_7_clk : std_logic;
	signal fork_7_rst : std_logic;
	signal fork_7_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_7_pValidArray_0 : std_logic;
	signal fork_7_readyArray_0 : std_logic;
	signal fork_7_nReadyArray_0 : std_logic;
	signal fork_7_validArray_0 : std_logic;
	signal fork_7_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_7_nReadyArray_1 : std_logic;
	signal fork_7_validArray_1 : std_logic;
	signal fork_7_dataOutArray_1 : std_logic_vector(31 downto 0);
	signal fork_7_nReadyArray_2 : std_logic;
	signal fork_7_validArray_2 : std_logic;
	signal fork_7_dataOutArray_2 : std_logic_vector(31 downto 0);

	signal fork_8_clk : std_logic;
	signal fork_8_rst : std_logic;
	signal fork_8_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_8_pValidArray_0 : std_logic;
	signal fork_8_readyArray_0 : std_logic;
	signal fork_8_nReadyArray_0 : std_logic;
	signal fork_8_validArray_0 : std_logic;
	signal fork_8_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_8_nReadyArray_1 : std_logic;
	signal fork_8_validArray_1 : std_logic;
	signal fork_8_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal fork_9_clk : std_logic;
	signal fork_9_rst : std_logic;
	signal fork_9_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_9_pValidArray_0 : std_logic;
	signal fork_9_readyArray_0 : std_logic;
	signal fork_9_nReadyArray_0 : std_logic;
	signal fork_9_validArray_0 : std_logic;
	signal fork_9_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_9_nReadyArray_1 : std_logic;
	signal fork_9_validArray_1 : std_logic;
	signal fork_9_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal fork_17_clk : std_logic;
	signal fork_17_rst : std_logic;
	signal fork_17_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_17_pValidArray_0 : std_logic;
	signal fork_17_readyArray_0 : std_logic;
	signal fork_17_nReadyArray_0 : std_logic;
	signal fork_17_validArray_0 : std_logic;
	signal fork_17_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_17_nReadyArray_1 : std_logic;
	signal fork_17_validArray_1 : std_logic;
	signal fork_17_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal fork_18_clk : std_logic;
	signal fork_18_rst : std_logic;
	signal fork_18_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_18_pValidArray_0 : std_logic;
	signal fork_18_readyArray_0 : std_logic;
	signal fork_18_nReadyArray_0 : std_logic;
	signal fork_18_validArray_0 : std_logic;
	signal fork_18_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_18_nReadyArray_1 : std_logic;
	signal fork_18_validArray_1 : std_logic;
	signal fork_18_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal fork_19_clk : std_logic;
	signal fork_19_rst : std_logic;
	signal fork_19_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_19_pValidArray_0 : std_logic;
	signal fork_19_readyArray_0 : std_logic;
	signal fork_19_nReadyArray_0 : std_logic;
	signal fork_19_validArray_0 : std_logic;
	signal fork_19_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_19_nReadyArray_1 : std_logic;
	signal fork_19_validArray_1 : std_logic;
	signal fork_19_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branch_24_clk : std_logic;
	signal branch_24_rst : std_logic;
	signal branch_24_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_24_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_24_pValidArray_0 : std_logic;
	signal branch_24_pValidArray_1 : std_logic;
	signal branch_24_readyArray_0 : std_logic;
	signal branch_24_readyArray_1 : std_logic;
	signal branch_24_nReadyArray_0 : std_logic;
	signal branch_24_validArray_0 : std_logic;
	signal branch_24_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_24_nReadyArray_1 : std_logic;
	signal branch_24_validArray_1 : std_logic;
	signal branch_24_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branch_25_clk : std_logic;
	signal branch_25_rst : std_logic;
	signal branch_25_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_25_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_25_pValidArray_0 : std_logic;
	signal branch_25_pValidArray_1 : std_logic;
	signal branch_25_readyArray_0 : std_logic;
	signal branch_25_readyArray_1 : std_logic;
	signal branch_25_nReadyArray_0 : std_logic;
	signal branch_25_validArray_0 : std_logic;
	signal branch_25_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_25_nReadyArray_1 : std_logic;
	signal branch_25_validArray_1 : std_logic;
	signal branch_25_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branch_26_clk : std_logic;
	signal branch_26_rst : std_logic;
	signal branch_26_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_26_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_26_pValidArray_0 : std_logic;
	signal branch_26_pValidArray_1 : std_logic;
	signal branch_26_readyArray_0 : std_logic;
	signal branch_26_readyArray_1 : std_logic;
	signal branch_26_nReadyArray_0 : std_logic;
	signal branch_26_validArray_0 : std_logic;
	signal branch_26_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_26_nReadyArray_1 : std_logic;
	signal branch_26_validArray_1 : std_logic;
	signal branch_26_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branch_27_clk : std_logic;
	signal branch_27_rst : std_logic;
	signal branch_27_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_27_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_27_pValidArray_0 : std_logic;
	signal branch_27_pValidArray_1 : std_logic;
	signal branch_27_readyArray_0 : std_logic;
	signal branch_27_readyArray_1 : std_logic;
	signal branch_27_nReadyArray_0 : std_logic;
	signal branch_27_validArray_0 : std_logic;
	signal branch_27_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_27_nReadyArray_1 : std_logic;
	signal branch_27_validArray_1 : std_logic;
	signal branch_27_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branch_28_clk : std_logic;
	signal branch_28_rst : std_logic;
	signal branch_28_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_28_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_28_pValidArray_0 : std_logic;
	signal branch_28_pValidArray_1 : std_logic;
	signal branch_28_readyArray_0 : std_logic;
	signal branch_28_readyArray_1 : std_logic;
	signal branch_28_nReadyArray_0 : std_logic;
	signal branch_28_validArray_0 : std_logic;
	signal branch_28_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_28_nReadyArray_1 : std_logic;
	signal branch_28_validArray_1 : std_logic;
	signal branch_28_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branch_29_clk : std_logic;
	signal branch_29_rst : std_logic;
	signal branch_29_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_29_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_29_pValidArray_0 : std_logic;
	signal branch_29_pValidArray_1 : std_logic;
	signal branch_29_readyArray_0 : std_logic;
	signal branch_29_readyArray_1 : std_logic;
	signal branch_29_nReadyArray_0 : std_logic;
	signal branch_29_validArray_0 : std_logic;
	signal branch_29_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_29_nReadyArray_1 : std_logic;
	signal branch_29_validArray_1 : std_logic;
	signal branch_29_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branch_30_clk : std_logic;
	signal branch_30_rst : std_logic;
	signal branch_30_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_30_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_30_pValidArray_0 : std_logic;
	signal branch_30_pValidArray_1 : std_logic;
	signal branch_30_readyArray_0 : std_logic;
	signal branch_30_readyArray_1 : std_logic;
	signal branch_30_nReadyArray_0 : std_logic;
	signal branch_30_validArray_0 : std_logic;
	signal branch_30_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_30_nReadyArray_1 : std_logic;
	signal branch_30_validArray_1 : std_logic;
	signal branch_30_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal fork_28_clk : std_logic;
	signal fork_28_rst : std_logic;
	signal fork_28_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_28_pValidArray_0 : std_logic;
	signal fork_28_readyArray_0 : std_logic;
	signal fork_28_nReadyArray_0 : std_logic;
	signal fork_28_validArray_0 : std_logic;
	signal fork_28_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_28_nReadyArray_1 : std_logic;
	signal fork_28_validArray_1 : std_logic;
	signal fork_28_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal fork_28_nReadyArray_2 : std_logic;
	signal fork_28_validArray_2 : std_logic;
	signal fork_28_dataOutArray_2 : std_logic_vector(0 downto 0);
	signal fork_28_nReadyArray_3 : std_logic;
	signal fork_28_validArray_3 : std_logic;
	signal fork_28_dataOutArray_3 : std_logic_vector(0 downto 0);
	signal fork_28_nReadyArray_4 : std_logic;
	signal fork_28_validArray_4 : std_logic;
	signal fork_28_dataOutArray_4 : std_logic_vector(0 downto 0);
	signal fork_28_nReadyArray_5 : std_logic;
	signal fork_28_validArray_5 : std_logic;
	signal fork_28_dataOutArray_5 : std_logic_vector(0 downto 0);
	signal fork_28_nReadyArray_6 : std_logic;
	signal fork_28_validArray_6 : std_logic;
	signal fork_28_dataOutArray_6 : std_logic_vector(0 downto 0);
	signal fork_28_nReadyArray_7 : std_logic;
	signal fork_28_validArray_7 : std_logic;
	signal fork_28_dataOutArray_7 : std_logic_vector(0 downto 0);

	signal phiC_30_clk : std_logic;
	signal phiC_30_rst : std_logic;
	signal phiC_30_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_30_dataInArray_1 : std_logic_vector(0 downto 0);
	signal phiC_30_pValidArray_0 : std_logic;
	signal phiC_30_pValidArray_1 : std_logic;
	signal phiC_30_readyArray_0 : std_logic;
	signal phiC_30_readyArray_1 : std_logic;
	signal phiC_30_nReadyArray_0 : std_logic;
	signal phiC_30_validArray_0 : std_logic;
	signal phiC_30_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal phiC_30_nReadyArray_1 : std_logic;
	signal phiC_30_validArray_1 : std_logic;
	signal phiC_30_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal forkC_37_clk : std_logic;
	signal forkC_37_rst : std_logic;
	signal forkC_37_dataInArray_0 : std_logic_vector(0 downto 0);
	signal forkC_37_pValidArray_0 : std_logic;
	signal forkC_37_readyArray_0 : std_logic;
	signal forkC_37_nReadyArray_0 : std_logic;
	signal forkC_37_validArray_0 : std_logic;
	signal forkC_37_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal forkC_37_nReadyArray_1 : std_logic;
	signal forkC_37_validArray_1 : std_logic;
	signal forkC_37_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal branchC_42_clk : std_logic;
	signal branchC_42_rst : std_logic;
	signal branchC_42_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_42_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branchC_42_pValidArray_0 : std_logic;
	signal branchC_42_pValidArray_1 : std_logic;
	signal branchC_42_readyArray_0 : std_logic;
	signal branchC_42_readyArray_1 : std_logic;
	signal branchC_42_nReadyArray_0 : std_logic;
	signal branchC_42_validArray_0 : std_logic;
	signal branchC_42_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_42_nReadyArray_1 : std_logic;
	signal branchC_42_validArray_1 : std_logic;
	signal branchC_42_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal source_3_clk : std_logic;
	signal source_3_rst : std_logic;
	signal source_3_nReadyArray_0 : std_logic;
	signal source_3_validArray_0 : std_logic;
	signal source_3_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_6_clk : std_logic;
	signal Buffer_6_rst : std_logic;
	signal Buffer_6_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_6_pValidArray_0 : std_logic;
	signal Buffer_6_readyArray_0 : std_logic;
	signal Buffer_6_nReadyArray_0 : std_logic;
	signal Buffer_6_validArray_0 : std_logic;
	signal Buffer_6_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_7_clk : std_logic;
	signal Buffer_7_rst : std_logic;
	signal Buffer_7_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_7_pValidArray_0 : std_logic;
	signal Buffer_7_readyArray_0 : std_logic;
	signal Buffer_7_nReadyArray_0 : std_logic;
	signal Buffer_7_validArray_0 : std_logic;
	signal Buffer_7_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_8_clk : std_logic;
	signal Buffer_8_rst : std_logic;
	signal Buffer_8_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_8_pValidArray_0 : std_logic;
	signal Buffer_8_readyArray_0 : std_logic;
	signal Buffer_8_nReadyArray_0 : std_logic;
	signal Buffer_8_validArray_0 : std_logic;
	signal Buffer_8_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_9_clk : std_logic;
	signal Buffer_9_rst : std_logic;
	signal Buffer_9_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_9_pValidArray_0 : std_logic;
	signal Buffer_9_readyArray_0 : std_logic;
	signal Buffer_9_nReadyArray_0 : std_logic;
	signal Buffer_9_validArray_0 : std_logic;
	signal Buffer_9_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_10_clk : std_logic;
	signal Buffer_10_rst : std_logic;
	signal Buffer_10_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_10_pValidArray_0 : std_logic;
	signal Buffer_10_readyArray_0 : std_logic;
	signal Buffer_10_nReadyArray_0 : std_logic;
	signal Buffer_10_validArray_0 : std_logic;
	signal Buffer_10_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_11_clk : std_logic;
	signal Buffer_11_rst : std_logic;
	signal Buffer_11_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_11_pValidArray_0 : std_logic;
	signal Buffer_11_readyArray_0 : std_logic;
	signal Buffer_11_nReadyArray_0 : std_logic;
	signal Buffer_11_validArray_0 : std_logic;
	signal Buffer_11_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_13_clk : std_logic;
	signal Buffer_13_rst : std_logic;
	signal Buffer_13_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_13_pValidArray_0 : std_logic;
	signal Buffer_13_readyArray_0 : std_logic;
	signal Buffer_13_nReadyArray_0 : std_logic;
	signal Buffer_13_validArray_0 : std_logic;
	signal Buffer_13_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_27_clk : std_logic;
	signal Buffer_27_rst : std_logic;
	signal Buffer_27_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_27_pValidArray_0 : std_logic;
	signal Buffer_27_readyArray_0 : std_logic;
	signal Buffer_27_nReadyArray_0 : std_logic;
	signal Buffer_27_validArray_0 : std_logic;
	signal Buffer_27_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal Buffer_28_clk : std_logic;
	signal Buffer_28_rst : std_logic;
	signal Buffer_28_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_28_pValidArray_0 : std_logic;
	signal Buffer_28_readyArray_0 : std_logic;
	signal Buffer_28_nReadyArray_0 : std_logic;
	signal Buffer_28_validArray_0 : std_logic;
	signal Buffer_28_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal cst_6_clk : std_logic;
	signal cst_6_rst : std_logic;
	signal cst_6_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_6_pValidArray_0 : std_logic;
	signal cst_6_readyArray_0 : std_logic;
	signal cst_6_nReadyArray_0 : std_logic;
	signal cst_6_validArray_0 : std_logic;
	signal cst_6_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal add_44_clk : std_logic;
	signal add_44_rst : std_logic;
	signal add_44_dataInArray_0 : std_logic_vector(31 downto 0);
	signal add_44_dataInArray_1 : std_logic_vector(31 downto 0);
	signal add_44_pValidArray_0 : std_logic;
	signal add_44_pValidArray_1 : std_logic;
	signal add_44_readyArray_0 : std_logic;
	signal add_44_readyArray_1 : std_logic;
	signal add_44_nReadyArray_0 : std_logic;
	signal add_44_validArray_0 : std_logic;
	signal add_44_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal icmp_45_clk : std_logic;
	signal icmp_45_rst : std_logic;
	signal icmp_45_dataInArray_0 : std_logic_vector(31 downto 0);
	signal icmp_45_dataInArray_1 : std_logic_vector(31 downto 0);
	signal icmp_45_pValidArray_0 : std_logic;
	signal icmp_45_pValidArray_1 : std_logic;
	signal icmp_45_readyArray_0 : std_logic;
	signal icmp_45_readyArray_1 : std_logic;
	signal icmp_45_nReadyArray_0 : std_logic;
	signal icmp_45_validArray_0 : std_logic;
	signal icmp_45_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phi_n9_clk : std_logic;
	signal phi_n9_rst : std_logic;
	signal phi_n9_dataInArray_0 : std_logic_vector(31 downto 0);
	signal phi_n9_dataInArray_1 : std_logic_vector(31 downto 0);
	signal phi_n9_pValidArray_0 : std_logic;
	signal phi_n9_pValidArray_1 : std_logic;
	signal phi_n9_readyArray_0 : std_logic;
	signal phi_n9_readyArray_1 : std_logic;
	signal phi_n9_nReadyArray_0 : std_logic;
	signal phi_n9_validArray_0 : std_logic;
	signal phi_n9_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal phi_n10_clk : std_logic;
	signal phi_n10_rst : std_logic;
	signal phi_n10_dataInArray_0 : std_logic_vector(31 downto 0);
	signal phi_n10_dataInArray_1 : std_logic_vector(31 downto 0);
	signal phi_n10_pValidArray_0 : std_logic;
	signal phi_n10_pValidArray_1 : std_logic;
	signal phi_n10_readyArray_0 : std_logic;
	signal phi_n10_readyArray_1 : std_logic;
	signal phi_n10_nReadyArray_0 : std_logic;
	signal phi_n10_validArray_0 : std_logic;
	signal phi_n10_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal phi_n11_clk : std_logic;
	signal phi_n11_rst : std_logic;
	signal phi_n11_dataInArray_0 : std_logic_vector(31 downto 0);
	signal phi_n11_dataInArray_1 : std_logic_vector(31 downto 0);
	signal phi_n11_pValidArray_0 : std_logic;
	signal phi_n11_pValidArray_1 : std_logic;
	signal phi_n11_readyArray_0 : std_logic;
	signal phi_n11_readyArray_1 : std_logic;
	signal phi_n11_nReadyArray_0 : std_logic;
	signal phi_n11_validArray_0 : std_logic;
	signal phi_n11_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal phi_n12_clk : std_logic;
	signal phi_n12_rst : std_logic;
	signal phi_n12_dataInArray_0 : std_logic_vector(31 downto 0);
	signal phi_n12_dataInArray_1 : std_logic_vector(31 downto 0);
	signal phi_n12_pValidArray_0 : std_logic;
	signal phi_n12_pValidArray_1 : std_logic;
	signal phi_n12_readyArray_0 : std_logic;
	signal phi_n12_readyArray_1 : std_logic;
	signal phi_n12_nReadyArray_0 : std_logic;
	signal phi_n12_validArray_0 : std_logic;
	signal phi_n12_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal fork_10_clk : std_logic;
	signal fork_10_rst : std_logic;
	signal fork_10_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_10_pValidArray_0 : std_logic;
	signal fork_10_readyArray_0 : std_logic;
	signal fork_10_nReadyArray_0 : std_logic;
	signal fork_10_validArray_0 : std_logic;
	signal fork_10_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_10_nReadyArray_1 : std_logic;
	signal fork_10_validArray_1 : std_logic;
	signal fork_10_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal fork_15_clk : std_logic;
	signal fork_15_rst : std_logic;
	signal fork_15_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_15_pValidArray_0 : std_logic;
	signal fork_15_readyArray_0 : std_logic;
	signal fork_15_nReadyArray_0 : std_logic;
	signal fork_15_validArray_0 : std_logic;
	signal fork_15_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_15_nReadyArray_1 : std_logic;
	signal fork_15_validArray_1 : std_logic;
	signal fork_15_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branch_31_clk : std_logic;
	signal branch_31_rst : std_logic;
	signal branch_31_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_31_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_31_pValidArray_0 : std_logic;
	signal branch_31_pValidArray_1 : std_logic;
	signal branch_31_readyArray_0 : std_logic;
	signal branch_31_readyArray_1 : std_logic;
	signal branch_31_nReadyArray_0 : std_logic;
	signal branch_31_validArray_0 : std_logic;
	signal branch_31_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_31_nReadyArray_1 : std_logic;
	signal branch_31_validArray_1 : std_logic;
	signal branch_31_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branch_32_clk : std_logic;
	signal branch_32_rst : std_logic;
	signal branch_32_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_32_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_32_pValidArray_0 : std_logic;
	signal branch_32_pValidArray_1 : std_logic;
	signal branch_32_readyArray_0 : std_logic;
	signal branch_32_readyArray_1 : std_logic;
	signal branch_32_nReadyArray_0 : std_logic;
	signal branch_32_validArray_0 : std_logic;
	signal branch_32_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_32_nReadyArray_1 : std_logic;
	signal branch_32_validArray_1 : std_logic;
	signal branch_32_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branch_33_clk : std_logic;
	signal branch_33_rst : std_logic;
	signal branch_33_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_33_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_33_pValidArray_0 : std_logic;
	signal branch_33_pValidArray_1 : std_logic;
	signal branch_33_readyArray_0 : std_logic;
	signal branch_33_readyArray_1 : std_logic;
	signal branch_33_nReadyArray_0 : std_logic;
	signal branch_33_validArray_0 : std_logic;
	signal branch_33_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_33_nReadyArray_1 : std_logic;
	signal branch_33_validArray_1 : std_logic;
	signal branch_33_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branch_34_clk : std_logic;
	signal branch_34_rst : std_logic;
	signal branch_34_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_34_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_34_pValidArray_0 : std_logic;
	signal branch_34_pValidArray_1 : std_logic;
	signal branch_34_readyArray_0 : std_logic;
	signal branch_34_readyArray_1 : std_logic;
	signal branch_34_nReadyArray_0 : std_logic;
	signal branch_34_validArray_0 : std_logic;
	signal branch_34_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_34_nReadyArray_1 : std_logic;
	signal branch_34_validArray_1 : std_logic;
	signal branch_34_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal fork_29_clk : std_logic;
	signal fork_29_rst : std_logic;
	signal fork_29_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_29_pValidArray_0 : std_logic;
	signal fork_29_readyArray_0 : std_logic;
	signal fork_29_nReadyArray_0 : std_logic;
	signal fork_29_validArray_0 : std_logic;
	signal fork_29_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_29_nReadyArray_1 : std_logic;
	signal fork_29_validArray_1 : std_logic;
	signal fork_29_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal fork_29_nReadyArray_2 : std_logic;
	signal fork_29_validArray_2 : std_logic;
	signal fork_29_dataOutArray_2 : std_logic_vector(0 downto 0);
	signal fork_29_nReadyArray_3 : std_logic;
	signal fork_29_validArray_3 : std_logic;
	signal fork_29_dataOutArray_3 : std_logic_vector(0 downto 0);
	signal fork_29_nReadyArray_4 : std_logic;
	signal fork_29_validArray_4 : std_logic;
	signal fork_29_dataOutArray_4 : std_logic_vector(0 downto 0);

	signal phiC_31_clk : std_logic;
	signal phiC_31_rst : std_logic;
	signal phiC_31_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_31_dataInArray_1 : std_logic_vector(0 downto 0);
	signal phiC_31_pValidArray_0 : std_logic;
	signal phiC_31_pValidArray_1 : std_logic;
	signal phiC_31_readyArray_0 : std_logic;
	signal phiC_31_readyArray_1 : std_logic;
	signal phiC_31_nReadyArray_0 : std_logic;
	signal phiC_31_validArray_0 : std_logic;
	signal phiC_31_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal branchC_43_clk : std_logic;
	signal branchC_43_rst : std_logic;
	signal branchC_43_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_43_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branchC_43_pValidArray_0 : std_logic;
	signal branchC_43_pValidArray_1 : std_logic;
	signal branchC_43_readyArray_0 : std_logic;
	signal branchC_43_readyArray_1 : std_logic;
	signal branchC_43_nReadyArray_0 : std_logic;
	signal branchC_43_validArray_0 : std_logic;
	signal branchC_43_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_43_nReadyArray_1 : std_logic;
	signal branchC_43_validArray_1 : std_logic;
	signal branchC_43_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal source_4_clk : std_logic;
	signal source_4_rst : std_logic;
	signal source_4_nReadyArray_0 : std_logic;
	signal source_4_validArray_0 : std_logic;
	signal source_4_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_5_clk : std_logic;
	signal Buffer_5_rst : std_logic;
	signal Buffer_5_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_5_pValidArray_0 : std_logic;
	signal Buffer_5_readyArray_0 : std_logic;
	signal Buffer_5_nReadyArray_0 : std_logic;
	signal Buffer_5_validArray_0 : std_logic;
	signal Buffer_5_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_21_clk : std_logic;
	signal Buffer_21_rst : std_logic;
	signal Buffer_21_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_21_pValidArray_0 : std_logic;
	signal Buffer_21_readyArray_0 : std_logic;
	signal Buffer_21_nReadyArray_0 : std_logic;
	signal Buffer_21_validArray_0 : std_logic;
	signal Buffer_21_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_22_clk : std_logic;
	signal Buffer_22_rst : std_logic;
	signal Buffer_22_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_22_pValidArray_0 : std_logic;
	signal Buffer_22_readyArray_0 : std_logic;
	signal Buffer_22_nReadyArray_0 : std_logic;
	signal Buffer_22_validArray_0 : std_logic;
	signal Buffer_22_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_23_clk : std_logic;
	signal Buffer_23_rst : std_logic;
	signal Buffer_23_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_23_pValidArray_0 : std_logic;
	signal Buffer_23_readyArray_0 : std_logic;
	signal Buffer_23_nReadyArray_0 : std_logic;
	signal Buffer_23_validArray_0 : std_logic;
	signal Buffer_23_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_29_clk : std_logic;
	signal Buffer_29_rst : std_logic;
	signal Buffer_29_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_29_pValidArray_0 : std_logic;
	signal Buffer_29_readyArray_0 : std_logic;
	signal Buffer_29_nReadyArray_0 : std_logic;
	signal Buffer_29_validArray_0 : std_logic;
	signal Buffer_29_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal Buffer_30_clk : std_logic;
	signal Buffer_30_rst : std_logic;
	signal Buffer_30_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_30_pValidArray_0 : std_logic;
	signal Buffer_30_readyArray_0 : std_logic;
	signal Buffer_30_nReadyArray_0 : std_logic;
	signal Buffer_30_validArray_0 : std_logic;
	signal Buffer_30_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal cst_7_clk : std_logic;
	signal cst_7_rst : std_logic;
	signal cst_7_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_7_pValidArray_0 : std_logic;
	signal cst_7_readyArray_0 : std_logic;
	signal cst_7_nReadyArray_0 : std_logic;
	signal cst_7_validArray_0 : std_logic;
	signal cst_7_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal add_47_clk : std_logic;
	signal add_47_rst : std_logic;
	signal add_47_dataInArray_0 : std_logic_vector(31 downto 0);
	signal add_47_dataInArray_1 : std_logic_vector(31 downto 0);
	signal add_47_pValidArray_0 : std_logic;
	signal add_47_pValidArray_1 : std_logic;
	signal add_47_readyArray_0 : std_logic;
	signal add_47_readyArray_1 : std_logic;
	signal add_47_nReadyArray_0 : std_logic;
	signal add_47_validArray_0 : std_logic;
	signal add_47_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal cst_8_clk : std_logic;
	signal cst_8_rst : std_logic;
	signal cst_8_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_8_pValidArray_0 : std_logic;
	signal cst_8_readyArray_0 : std_logic;
	signal cst_8_nReadyArray_0 : std_logic;
	signal cst_8_validArray_0 : std_logic;
	signal cst_8_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal icmp_48_clk : std_logic;
	signal icmp_48_rst : std_logic;
	signal icmp_48_dataInArray_0 : std_logic_vector(31 downto 0);
	signal icmp_48_dataInArray_1 : std_logic_vector(31 downto 0);
	signal icmp_48_pValidArray_0 : std_logic;
	signal icmp_48_pValidArray_1 : std_logic;
	signal icmp_48_readyArray_0 : std_logic;
	signal icmp_48_readyArray_1 : std_logic;
	signal icmp_48_nReadyArray_0 : std_logic;
	signal icmp_48_validArray_0 : std_logic;
	signal icmp_48_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phi_n0_clk : std_logic;
	signal phi_n0_rst : std_logic;
	signal phi_n0_dataInArray_0 : std_logic_vector(31 downto 0);
	signal phi_n0_dataInArray_1 : std_logic_vector(31 downto 0);
	signal phi_n0_pValidArray_0 : std_logic;
	signal phi_n0_pValidArray_1 : std_logic;
	signal phi_n0_readyArray_0 : std_logic;
	signal phi_n0_readyArray_1 : std_logic;
	signal phi_n0_nReadyArray_0 : std_logic;
	signal phi_n0_validArray_0 : std_logic;
	signal phi_n0_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal phi_n1_clk : std_logic;
	signal phi_n1_rst : std_logic;
	signal phi_n1_dataInArray_0 : std_logic_vector(31 downto 0);
	signal phi_n1_dataInArray_1 : std_logic_vector(31 downto 0);
	signal phi_n1_pValidArray_0 : std_logic;
	signal phi_n1_pValidArray_1 : std_logic;
	signal phi_n1_readyArray_0 : std_logic;
	signal phi_n1_readyArray_1 : std_logic;
	signal phi_n1_nReadyArray_0 : std_logic;
	signal phi_n1_validArray_0 : std_logic;
	signal phi_n1_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal fork_11_clk : std_logic;
	signal fork_11_rst : std_logic;
	signal fork_11_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_11_pValidArray_0 : std_logic;
	signal fork_11_readyArray_0 : std_logic;
	signal fork_11_nReadyArray_0 : std_logic;
	signal fork_11_validArray_0 : std_logic;
	signal fork_11_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_11_nReadyArray_1 : std_logic;
	signal fork_11_validArray_1 : std_logic;
	signal fork_11_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branch_35_clk : std_logic;
	signal branch_35_rst : std_logic;
	signal branch_35_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_35_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_35_pValidArray_0 : std_logic;
	signal branch_35_pValidArray_1 : std_logic;
	signal branch_35_readyArray_0 : std_logic;
	signal branch_35_readyArray_1 : std_logic;
	signal branch_35_nReadyArray_0 : std_logic;
	signal branch_35_validArray_0 : std_logic;
	signal branch_35_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_35_nReadyArray_1 : std_logic;
	signal branch_35_validArray_1 : std_logic;
	signal branch_35_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branch_36_clk : std_logic;
	signal branch_36_rst : std_logic;
	signal branch_36_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_36_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_36_pValidArray_0 : std_logic;
	signal branch_36_pValidArray_1 : std_logic;
	signal branch_36_readyArray_0 : std_logic;
	signal branch_36_readyArray_1 : std_logic;
	signal branch_36_nReadyArray_0 : std_logic;
	signal branch_36_validArray_0 : std_logic;
	signal branch_36_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_36_nReadyArray_1 : std_logic;
	signal branch_36_validArray_1 : std_logic;
	signal branch_36_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal fork_30_clk : std_logic;
	signal fork_30_rst : std_logic;
	signal fork_30_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_30_pValidArray_0 : std_logic;
	signal fork_30_readyArray_0 : std_logic;
	signal fork_30_nReadyArray_0 : std_logic;
	signal fork_30_validArray_0 : std_logic;
	signal fork_30_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_30_nReadyArray_1 : std_logic;
	signal fork_30_validArray_1 : std_logic;
	signal fork_30_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal fork_30_nReadyArray_2 : std_logic;
	signal fork_30_validArray_2 : std_logic;
	signal fork_30_dataOutArray_2 : std_logic_vector(0 downto 0);

	signal phiC_32_clk : std_logic;
	signal phiC_32_rst : std_logic;
	signal phiC_32_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_32_dataInArray_1 : std_logic_vector(0 downto 0);
	signal phiC_32_pValidArray_0 : std_logic;
	signal phiC_32_pValidArray_1 : std_logic;
	signal phiC_32_readyArray_0 : std_logic;
	signal phiC_32_readyArray_1 : std_logic;
	signal phiC_32_nReadyArray_0 : std_logic;
	signal phiC_32_validArray_0 : std_logic;
	signal phiC_32_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal branchC_44_clk : std_logic;
	signal branchC_44_rst : std_logic;
	signal branchC_44_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_44_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branchC_44_pValidArray_0 : std_logic;
	signal branchC_44_pValidArray_1 : std_logic;
	signal branchC_44_readyArray_0 : std_logic;
	signal branchC_44_readyArray_1 : std_logic;
	signal branchC_44_nReadyArray_0 : std_logic;
	signal branchC_44_validArray_0 : std_logic;
	signal branchC_44_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_44_nReadyArray_1 : std_logic;
	signal branchC_44_validArray_1 : std_logic;
	signal branchC_44_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal source_5_clk : std_logic;
	signal source_5_rst : std_logic;
	signal source_5_nReadyArray_0 : std_logic;
	signal source_5_validArray_0 : std_logic;
	signal source_5_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal source_6_clk : std_logic;
	signal source_6_rst : std_logic;
	signal source_6_nReadyArray_0 : std_logic;
	signal source_6_validArray_0 : std_logic;
	signal source_6_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_31_clk : std_logic;
	signal Buffer_31_rst : std_logic;
	signal Buffer_31_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_31_pValidArray_0 : std_logic;
	signal Buffer_31_readyArray_0 : std_logic;
	signal Buffer_31_nReadyArray_0 : std_logic;
	signal Buffer_31_validArray_0 : std_logic;
	signal Buffer_31_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal ret_0_clk : std_logic;
	signal ret_0_rst : std_logic;
	signal ret_0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal ret_0_pValidArray_0 : std_logic;
	signal ret_0_readyArray_0 : std_logic;
	signal ret_0_nReadyArray_0 : std_logic;
	signal ret_0_validArray_0 : std_logic;
	signal ret_0_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phiC_33_clk : std_logic;
	signal phiC_33_rst : std_logic;
	signal phiC_33_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_33_pValidArray_0 : std_logic;
	signal phiC_33_readyArray_0 : std_logic;
	signal phiC_33_nReadyArray_0 : std_logic;
	signal phiC_33_validArray_0 : std_logic;
	signal phiC_33_dataOutArray_0 : std_logic_vector(0 downto 0);

begin


	LSQ_C_clk <= clk;
	LSQ_C_rst <= rst;
	LSQ_C_din1 <= C_din1;
	LSQ_C_store_ready <= '1';
	LSQ_C_load_ready <= '1';
	C_address1 <= LSQ_C_address1;
	C_ce1 <= LSQ_C_ce1;
	C_address0 <= LSQ_C_address0;
	C_ce0 <= LSQ_C_we0_ce0;
	C_we0 <= LSQ_C_we0_ce0;
	C_dout0 <= LSQ_C_dout0;
	load_39_pValidArray_0 <= LSQ_C_validArray_0;
	LSQ_C_nReadyArray_0 <= load_39_readyArray_0;
	load_39_dataInArray_0 <= LSQ_C_dataOutArray_0;
	end_0_pValidArray_0 <= LSQ_C_validArray_1;
	LSQ_C_nReadyArray_1 <= end_0_readyArray_0;
	end_0_dataInArray_0 <= LSQ_C_dataOutArray_1;

	MC_A_ptr_clk <= clk;
	MC_A_ptr_rst <= rst;
	A_ptr_ce0 <= MC_A_ptr_we0_ce0;
	A_ptr_we0 <= MC_A_ptr_we0_ce0;
	load_6_pValidArray_0 <= MC_A_ptr_validArray_0;
	MC_A_ptr_nReadyArray_0 <= load_6_readyArray_0;
	load_6_dataInArray_0 <= MC_A_ptr_dataOutArray_0;
	end_0_pValidArray_1 <= MC_A_ptr_validArray_1;
	MC_A_ptr_nReadyArray_1 <= end_0_readyArray_1;
	end_0_dataInArray_1 <= MC_A_ptr_dataOutArray_1;

	MC_A_id_clk <= clk;
	MC_A_id_rst <= rst;
	A_id_ce0 <= MC_A_id_we0_ce0;
	A_id_we0 <= MC_A_id_we0_ce0;
	load_14_pValidArray_0 <= MC_A_id_validArray_0;
	MC_A_id_nReadyArray_0 <= load_14_readyArray_0;
	load_14_dataInArray_0 <= MC_A_id_dataOutArray_0;
	end_0_pValidArray_2 <= MC_A_id_validArray_1;
	MC_A_id_nReadyArray_1 <= end_0_readyArray_2;
	end_0_dataInArray_2 <= MC_A_id_dataOutArray_1;

	MC_A_val_clk <= clk;
	MC_A_val_rst <= rst;
	A_val_ce0 <= MC_A_val_we0_ce0;
	A_val_we0 <= MC_A_val_we0_ce0;
	load_17_pValidArray_0 <= MC_A_val_validArray_0;
	MC_A_val_nReadyArray_0 <= load_17_readyArray_0;
	load_17_dataInArray_0 <= MC_A_val_dataOutArray_0;
	end_0_pValidArray_3 <= MC_A_val_validArray_1;
	MC_A_val_nReadyArray_1 <= end_0_readyArray_3;
	end_0_dataInArray_3 <= MC_A_val_dataOutArray_1;

	MC_B_ptr_clk <= clk;
	MC_B_ptr_rst <= rst;
	B_ptr_ce0 <= MC_B_ptr_we0_ce0;
	B_ptr_we0 <= MC_B_ptr_we0_ce0;
	load_20_pValidArray_0 <= MC_B_ptr_validArray_0;
	MC_B_ptr_nReadyArray_0 <= load_20_readyArray_0;
	load_20_dataInArray_0 <= MC_B_ptr_dataOutArray_0;
	load_24_pValidArray_0 <= MC_B_ptr_validArray_1;
	MC_B_ptr_nReadyArray_1 <= load_24_readyArray_0;
	load_24_dataInArray_0 <= MC_B_ptr_dataOutArray_1;
	end_0_pValidArray_4 <= MC_B_ptr_validArray_2;
	MC_B_ptr_nReadyArray_2 <= end_0_readyArray_4;
	end_0_dataInArray_4 <= MC_B_ptr_dataOutArray_2;

	MC_B_id_clk <= clk;
	MC_B_id_rst <= rst;
	B_id_ce0 <= MC_B_id_we0_ce0;
	B_id_we0 <= MC_B_id_we0_ce0;
	load_31_pValidArray_0 <= MC_B_id_validArray_0;
	MC_B_id_nReadyArray_0 <= load_31_readyArray_0;
	load_31_dataInArray_0 <= MC_B_id_dataOutArray_0;
	end_0_pValidArray_5 <= MC_B_id_validArray_1;
	MC_B_id_nReadyArray_1 <= end_0_readyArray_5;
	end_0_dataInArray_5 <= MC_B_id_dataOutArray_1;

	MC_B_val_clk <= clk;
	MC_B_val_rst <= rst;
	B_val_ce0 <= MC_B_val_we0_ce0;
	B_val_we0 <= MC_B_val_we0_ce0;
	load_34_pValidArray_0 <= MC_B_val_validArray_0;
	MC_B_val_nReadyArray_0 <= load_34_readyArray_0;
	load_34_dataInArray_0 <= MC_B_val_dataOutArray_0;
	end_0_pValidArray_6 <= MC_B_val_validArray_1;
	MC_B_val_nReadyArray_1 <= end_0_readyArray_6;
	end_0_dataInArray_6 <= MC_B_val_dataOutArray_1;

	end_0_clk <= clk;
	end_0_rst <= rst;
	end_valid <= end_0_validArray_0;
	end_out <= end_0_dataOutArray_0;
	end_0_nReadyArray_0 <= end_ready;

	sink_0_clk <= clk;
	sink_0_rst <= rst;

	sink_1_clk <= clk;
	sink_1_rst <= rst;

	sink_2_clk <= clk;
	sink_2_rst <= rst;

	sink_3_clk <= clk;
	sink_3_rst <= rst;

	sink_4_clk <= clk;
	sink_4_rst <= rst;

	sink_5_clk <= clk;
	sink_5_rst <= rst;

	sink_6_clk <= clk;
	sink_6_rst <= rst;

	sink_7_clk <= clk;
	sink_7_rst <= rst;

	sink_8_clk <= clk;
	sink_8_rst <= rst;

	sink_9_clk <= clk;
	sink_9_rst <= rst;

	sink_10_clk <= clk;
	sink_10_rst <= rst;

	sink_11_clk <= clk;
	sink_11_rst <= rst;

	sink_12_clk <= clk;
	sink_12_rst <= rst;

	sink_13_clk <= clk;
	sink_13_rst <= rst;

	sink_14_clk <= clk;
	sink_14_rst <= rst;

	sink_15_clk <= clk;
	sink_15_rst <= rst;

	sink_16_clk <= clk;
	sink_16_rst <= rst;

	sink_17_clk <= clk;
	sink_17_rst <= rst;

	sink_18_clk <= clk;
	sink_18_rst <= rst;

	sink_19_clk <= clk;
	sink_19_rst <= rst;

	sink_20_clk <= clk;
	sink_20_rst <= rst;

	sink_21_clk <= clk;
	sink_21_rst <= rst;

	sink_22_clk <= clk;
	sink_22_rst <= rst;

	sink_23_clk <= clk;
	sink_23_rst <= rst;

	sink_24_clk <= clk;
	sink_24_rst <= rst;

	sink_25_clk <= clk;
	sink_25_rst <= rst;

	sink_26_clk <= clk;
	sink_26_rst <= rst;

	sink_27_clk <= clk;
	sink_27_rst <= rst;

	brCst_block1_clk <= clk;
	brCst_block1_rst <= rst;
	fork_23_pValidArray_0 <= brCst_block1_validArray_0;
	brCst_block1_nReadyArray_0 <= fork_23_readyArray_0;
	fork_23_dataInArray_0 <= brCst_block1_dataOutArray_0;

	cst_0_clk <= clk;
	cst_0_rst <= rst;
	branch_0_pValidArray_0 <= cst_0_validArray_0;
	cst_0_nReadyArray_0 <= branch_0_readyArray_0;
	branch_0_dataInArray_0 <= cst_0_dataOutArray_0;

	cst_1_clk <= clk;
	cst_1_rst <= rst;
	branch_1_pValidArray_0 <= cst_1_validArray_0;
	cst_1_nReadyArray_0 <= branch_1_readyArray_0;
	branch_1_dataInArray_0 <= cst_1_dataOutArray_0;

	branch_0_clk <= clk;
	branch_0_rst <= rst;
	Buffer_14_pValidArray_0 <= branch_0_validArray_0;
	branch_0_nReadyArray_0 <= Buffer_14_readyArray_0;
	Buffer_14_dataInArray_0 <= branch_0_dataOutArray_0;
	sink_0_pValidArray_0 <= branch_0_validArray_1;
	branch_0_nReadyArray_1 <= sink_0_readyArray_0;
	sink_0_dataInArray_0 <= branch_0_dataOutArray_1;

	branch_1_clk <= clk;
	branch_1_rst <= rst;
	Buffer_15_pValidArray_0 <= branch_1_validArray_0;
	branch_1_nReadyArray_0 <= Buffer_15_readyArray_0;
	Buffer_15_dataInArray_0 <= branch_1_dataOutArray_0;
	sink_1_pValidArray_0 <= branch_1_validArray_1;
	branch_1_nReadyArray_1 <= sink_1_readyArray_0;
	sink_1_dataInArray_0 <= branch_1_dataOutArray_1;

	fork_23_clk <= clk;
	fork_23_rst <= rst;
	branch_1_pValidArray_1 <= fork_23_validArray_0;
	fork_23_nReadyArray_0 <= branch_1_readyArray_1;
	branch_1_dataInArray_1 <= fork_23_dataOutArray_0;
	branch_0_pValidArray_1 <= fork_23_validArray_1;
	fork_23_nReadyArray_1 <= branch_0_readyArray_1;
	branch_0_dataInArray_1 <= fork_23_dataOutArray_1;
	branchC_37_pValidArray_1 <= fork_23_validArray_2;
	fork_23_nReadyArray_2 <= branchC_37_readyArray_1;
	branchC_37_dataInArray_1 <= fork_23_dataOutArray_2;

	start_0_clk <= clk;
	start_0_rst <= rst;
	start_0_pValidArray_0 <= start_valid;
	start_ready <= start_0_readyArray_0;
	forkC_32_pValidArray_0 <= start_0_validArray_0;
	start_0_nReadyArray_0 <= forkC_32_readyArray_0;
	forkC_32_dataInArray_0 <= start_0_dataOutArray_0;

	forkC_32_clk <= clk;
	forkC_32_rst <= rst;
	cst_0_pValidArray_0 <= forkC_32_validArray_0;
	forkC_32_nReadyArray_0 <= cst_0_readyArray_0;
	cst_0_dataInArray_0 <= "00000000000000000000000000000000";
	cst_1_pValidArray_0 <= forkC_32_validArray_1;
	forkC_32_nReadyArray_1 <= cst_1_readyArray_0;
	cst_1_dataInArray_0 <= "00000000000000000000000000000000";
	branchC_37_pValidArray_0 <= forkC_32_validArray_2;
	forkC_32_nReadyArray_2 <= branchC_37_readyArray_0;
	branchC_37_dataInArray_0 <= forkC_32_dataOutArray_2;
	brCst_block1_pValidArray_0 <= forkC_32_validArray_3;
	forkC_32_nReadyArray_3 <= brCst_block1_readyArray_0;
	brCst_block1_dataInArray_0 <= "1";

	branchC_37_clk <= clk;
	branchC_37_rst <= rst;
	Buffer_24_pValidArray_0 <= branchC_37_validArray_0;
	branchC_37_nReadyArray_0 <= Buffer_24_readyArray_0;
	Buffer_24_dataInArray_0 <= branchC_37_dataOutArray_0;
	sink_25_pValidArray_0 <= branchC_37_validArray_1;
	branchC_37_nReadyArray_1 <= sink_25_readyArray_0;
	sink_25_dataInArray_0 <= branchC_37_dataOutArray_1;

	Buffer_14_clk <= clk;
	Buffer_14_rst <= rst;
	phi_1_pValidArray_1 <= Buffer_14_validArray_0;
	Buffer_14_nReadyArray_0 <= phi_1_readyArray_1;
	phi_1_dataInArray_1 <= Buffer_14_dataOutArray_0;

	Buffer_15_clk <= clk;
	Buffer_15_rst <= rst;
	phi_2_pValidArray_1 <= Buffer_15_validArray_0;
	Buffer_15_nReadyArray_0 <= phi_2_readyArray_1;
	phi_2_dataInArray_1 <= Buffer_15_dataOutArray_0;

	Buffer_24_clk <= clk;
	Buffer_24_rst <= rst;
	phiC_26_pValidArray_0 <= Buffer_24_validArray_0;
	Buffer_24_nReadyArray_0 <= phiC_26_readyArray_0;
	phiC_26_dataInArray_0 <= Buffer_24_dataOutArray_0;

	phi_1_clk <= clk;
	phi_1_rst <= rst;
	Buffer_1_pValidArray_0 <= phi_1_validArray_0;
	phi_1_nReadyArray_0 <= Buffer_1_readyArray_0;
	Buffer_1_dataInArray_0 <= phi_1_dataOutArray_0;

	phi_2_clk <= clk;
	phi_2_rst <= rst;
	Buffer_2_pValidArray_0 <= phi_2_validArray_0;
	phi_2_nReadyArray_0 <= Buffer_2_readyArray_0;
	Buffer_2_dataInArray_0 <= phi_2_dataOutArray_0;

	cst_2_clk <= clk;
	cst_2_rst <= rst;
	add_3_pValidArray_1 <= cst_2_validArray_0;
	cst_2_nReadyArray_0 <= add_3_readyArray_1;
	add_3_dataInArray_1 <= cst_2_dataOutArray_0;

	add_3_clk <= clk;
	add_3_rst <= rst;
	load_6_pValidArray_1 <= add_3_validArray_0;
	add_3_nReadyArray_0 <= load_6_readyArray_1;
	load_6_dataInArray_1 <= add_3_dataOutArray_0;

	load_6_clk <= clk;
	load_6_rst <= rst;
	fork_2_pValidArray_0 <= load_6_validArray_0;
	load_6_nReadyArray_0 <= fork_2_readyArray_0;
	fork_2_dataInArray_0 <= load_6_dataOutArray_0;
	MC_A_ptr_pValidArray_0 <= load_6_validArray_1;
	load_6_nReadyArray_1 <= MC_A_ptr_readyArray_0;
	MC_A_ptr_dataInArray_0 <= load_6_dataOutArray_1;

	cst_3_clk <= clk;
	cst_3_rst <= rst;
	mul_7_pValidArray_1 <= cst_3_validArray_0;
	cst_3_nReadyArray_0 <= mul_7_readyArray_1;
	mul_7_dataInArray_1 <= cst_3_dataOutArray_0;

	mul_7_clk <= clk;
	mul_7_rst <= rst;
	branch_2_pValidArray_0 <= mul_7_validArray_0;
	mul_7_nReadyArray_0 <= branch_2_readyArray_0;
	branch_2_dataInArray_0 <= mul_7_dataOutArray_0;

	icmp_8_clk <= clk;
	icmp_8_rst <= rst;
	fork_24_pValidArray_0 <= icmp_8_validArray_0;
	icmp_8_nReadyArray_0 <= fork_24_readyArray_0;
	fork_24_dataInArray_0 <= icmp_8_dataOutArray_0;

	fork_0_clk <= clk;
	fork_0_rst <= rst;
	add_3_pValidArray_0 <= fork_0_validArray_0;
	fork_0_nReadyArray_0 <= add_3_readyArray_0;
	add_3_dataInArray_0 <= fork_0_dataOutArray_0;
	mul_7_pValidArray_0 <= fork_0_validArray_1;
	fork_0_nReadyArray_1 <= mul_7_readyArray_0;
	mul_7_dataInArray_0 <= fork_0_dataOutArray_1;
	Buffer_12_pValidArray_0 <= fork_0_validArray_2;
	fork_0_nReadyArray_2 <= Buffer_12_readyArray_0;
	Buffer_12_dataInArray_0 <= fork_0_dataOutArray_2;

	fork_1_clk <= clk;
	fork_1_rst <= rst;
	icmp_8_pValidArray_0 <= fork_1_validArray_0;
	fork_1_nReadyArray_0 <= icmp_8_readyArray_0;
	icmp_8_dataInArray_0 <= fork_1_dataOutArray_0;
	branch_4_pValidArray_0 <= fork_1_validArray_1;
	fork_1_nReadyArray_1 <= branch_4_readyArray_0;
	branch_4_dataInArray_0 <= fork_1_dataOutArray_1;

	fork_2_clk <= clk;
	fork_2_rst <= rst;
	icmp_8_pValidArray_1 <= fork_2_validArray_0;
	fork_2_nReadyArray_0 <= icmp_8_readyArray_1;
	icmp_8_dataInArray_1 <= fork_2_dataOutArray_0;
	branch_5_pValidArray_0 <= fork_2_validArray_1;
	fork_2_nReadyArray_1 <= branch_5_readyArray_0;
	branch_5_dataInArray_0 <= fork_2_dataOutArray_1;

	branch_2_clk <= clk;
	branch_2_rst <= rst;
	Buffer_16_pValidArray_0 <= branch_2_validArray_0;
	branch_2_nReadyArray_0 <= Buffer_16_readyArray_0;
	Buffer_16_dataInArray_0 <= branch_2_dataOutArray_0;
	sink_2_pValidArray_0 <= branch_2_validArray_1;
	branch_2_nReadyArray_1 <= sink_2_readyArray_0;
	sink_2_dataInArray_0 <= branch_2_dataOutArray_1;

	branch_3_clk <= clk;
	branch_3_rst <= rst;
	Buffer_17_pValidArray_0 <= branch_3_validArray_0;
	branch_3_nReadyArray_0 <= Buffer_17_readyArray_0;
	Buffer_17_dataInArray_0 <= branch_3_dataOutArray_0;
	phi_n0_pValidArray_0 <= branch_3_validArray_1;
	branch_3_nReadyArray_1 <= phi_n0_readyArray_0;
	phi_n0_dataInArray_0 <= branch_3_dataOutArray_1;

	branch_4_clk <= clk;
	branch_4_rst <= rst;
	Buffer_18_pValidArray_0 <= branch_4_validArray_0;
	branch_4_nReadyArray_0 <= Buffer_18_readyArray_0;
	Buffer_18_dataInArray_0 <= branch_4_dataOutArray_0;
	sink_3_pValidArray_0 <= branch_4_validArray_1;
	branch_4_nReadyArray_1 <= sink_3_readyArray_0;
	sink_3_dataInArray_0 <= branch_4_dataOutArray_1;

	branch_5_clk <= clk;
	branch_5_rst <= rst;
	Buffer_19_pValidArray_0 <= branch_5_validArray_0;
	branch_5_nReadyArray_0 <= Buffer_19_readyArray_0;
	Buffer_19_dataInArray_0 <= branch_5_dataOutArray_0;
	phi_n1_pValidArray_0 <= branch_5_validArray_1;
	branch_5_nReadyArray_1 <= phi_n1_readyArray_0;
	phi_n1_dataInArray_0 <= branch_5_dataOutArray_1;

	fork_24_clk <= clk;
	fork_24_rst <= rst;
	branch_5_pValidArray_1 <= fork_24_validArray_0;
	fork_24_nReadyArray_0 <= branch_5_readyArray_1;
	branch_5_dataInArray_1 <= fork_24_dataOutArray_0;
	branch_4_pValidArray_1 <= fork_24_validArray_1;
	fork_24_nReadyArray_1 <= branch_4_readyArray_1;
	branch_4_dataInArray_1 <= fork_24_dataOutArray_1;
	branch_3_pValidArray_1 <= fork_24_validArray_2;
	fork_24_nReadyArray_2 <= branch_3_readyArray_1;
	branch_3_dataInArray_1 <= fork_24_dataOutArray_2;
	Buffer_20_pValidArray_0 <= fork_24_validArray_3;
	fork_24_nReadyArray_3 <= Buffer_20_readyArray_0;
	Buffer_20_dataInArray_0 <= fork_24_dataOutArray_3;
	branchC_38_pValidArray_1 <= fork_24_validArray_4;
	fork_24_nReadyArray_4 <= branchC_38_readyArray_1;
	branchC_38_dataInArray_1 <= fork_24_dataOutArray_4;

	phiC_26_clk <= clk;
	phiC_26_rst <= rst;
	Buffer_25_pValidArray_0 <= phiC_26_validArray_0;
	phiC_26_nReadyArray_0 <= Buffer_25_readyArray_0;
	Buffer_25_dataInArray_0 <= phiC_26_dataOutArray_0;
	fork_41_pValidArray_0 <= phiC_26_validArray_1;
	phiC_26_nReadyArray_1 <= fork_41_readyArray_0;
	fork_41_dataInArray_0 <= phiC_26_dataOutArray_1;

	branchC_38_clk <= clk;
	branchC_38_rst <= rst;
	Buffer_26_pValidArray_0 <= branchC_38_validArray_0;
	branchC_38_nReadyArray_0 <= Buffer_26_readyArray_0;
	Buffer_26_dataInArray_0 <= branchC_38_dataOutArray_0;
	phiC_32_pValidArray_0 <= branchC_38_validArray_1;
	branchC_38_nReadyArray_1 <= phiC_32_readyArray_0;
	phiC_32_dataInArray_0 <= branchC_38_dataOutArray_1;

	source_0_clk <= clk;
	source_0_rst <= rst;
	cst_2_pValidArray_0 <= source_0_validArray_0;
	source_0_nReadyArray_0 <= cst_2_readyArray_0;
	cst_2_dataInArray_0 <= "00000000000000000000000000000001";

	source_1_clk <= clk;
	source_1_rst <= rst;
	cst_3_pValidArray_0 <= source_1_validArray_0;
	source_1_nReadyArray_0 <= cst_3_readyArray_0;
	cst_3_dataInArray_0 <= "00000000000000000000000001100100";

	fork_41_clk <= clk;
	fork_41_rst <= rst;
	phi_1_pValidArray_0 <= fork_41_validArray_0;
	fork_41_nReadyArray_0 <= phi_1_readyArray_0;
	phi_1_dataInArray_0 <= fork_41_dataOutArray_0;
	phi_2_pValidArray_0 <= fork_41_validArray_1;
	fork_41_nReadyArray_1 <= phi_2_readyArray_0;
	phi_2_dataInArray_0 <= fork_41_dataOutArray_1;

	Buffer_1_clk <= clk;
	Buffer_1_rst <= rst;
	fork_0_pValidArray_0 <= Buffer_1_validArray_0;
	Buffer_1_nReadyArray_0 <= fork_0_readyArray_0;
	fork_0_dataInArray_0 <= Buffer_1_dataOutArray_0;

	Buffer_2_clk <= clk;
	Buffer_2_rst <= rst;
	fork_1_pValidArray_0 <= Buffer_2_validArray_0;
	Buffer_2_nReadyArray_0 <= fork_1_readyArray_0;
	fork_1_dataInArray_0 <= Buffer_2_dataOutArray_0;

	Buffer_12_clk <= clk;
	Buffer_12_rst <= rst;
	branch_3_pValidArray_0 <= Buffer_12_validArray_0;
	Buffer_12_nReadyArray_0 <= branch_3_readyArray_0;
	branch_3_dataInArray_0 <= Buffer_12_dataOutArray_0;

	Buffer_16_clk <= clk;
	Buffer_16_rst <= rst;
	phi_n3_pValidArray_0 <= Buffer_16_validArray_0;
	Buffer_16_nReadyArray_0 <= phi_n3_readyArray_0;
	phi_n3_dataInArray_0 <= Buffer_16_dataOutArray_0;

	Buffer_17_clk <= clk;
	Buffer_17_rst <= rst;
	phi_n5_pValidArray_0 <= Buffer_17_validArray_0;
	Buffer_17_nReadyArray_0 <= phi_n5_readyArray_0;
	phi_n5_dataInArray_0 <= Buffer_17_dataOutArray_0;

	Buffer_18_clk <= clk;
	Buffer_18_rst <= rst;
	phi_n2_pValidArray_0 <= Buffer_18_validArray_0;
	Buffer_18_nReadyArray_0 <= phi_n2_readyArray_0;
	phi_n2_dataInArray_0 <= Buffer_18_dataOutArray_0;

	Buffer_19_clk <= clk;
	Buffer_19_rst <= rst;
	phi_n4_pValidArray_0 <= Buffer_19_validArray_0;
	Buffer_19_nReadyArray_0 <= phi_n4_readyArray_0;
	phi_n4_dataInArray_0 <= Buffer_19_dataOutArray_0;

	Buffer_20_clk <= clk;
	Buffer_20_rst <= rst;
	branch_2_pValidArray_1 <= Buffer_20_validArray_0;
	Buffer_20_nReadyArray_0 <= branch_2_readyArray_1;
	branch_2_dataInArray_1 <= Buffer_20_dataOutArray_0;

	Buffer_25_clk <= clk;
	Buffer_25_rst <= rst;
	branchC_38_pValidArray_0 <= Buffer_25_validArray_0;
	Buffer_25_nReadyArray_0 <= branchC_38_readyArray_0;
	branchC_38_dataInArray_0 <= Buffer_25_dataOutArray_0;

	Buffer_26_clk <= clk;
	Buffer_26_rst <= rst;
	phiC_27_pValidArray_0 <= Buffer_26_validArray_0;
	Buffer_26_nReadyArray_0 <= phiC_27_readyArray_0;
	phiC_27_dataInArray_0 <= Buffer_26_dataOutArray_0;

	brCst_block3_clk <= clk;
	brCst_block3_rst <= rst;
	fork_25_pValidArray_0 <= brCst_block3_validArray_0;
	brCst_block3_nReadyArray_0 <= fork_25_readyArray_0;
	fork_25_dataInArray_0 <= brCst_block3_dataOutArray_0;

	phi_n2_clk <= clk;
	phi_n2_rst <= rst;
	branch_6_pValidArray_0 <= phi_n2_validArray_0;
	phi_n2_nReadyArray_0 <= branch_6_readyArray_0;
	branch_6_dataInArray_0 <= phi_n2_dataOutArray_0;

	phi_n3_clk <= clk;
	phi_n3_rst <= rst;
	branch_7_pValidArray_0 <= phi_n3_validArray_0;
	phi_n3_nReadyArray_0 <= branch_7_readyArray_0;
	branch_7_dataInArray_0 <= phi_n3_dataOutArray_0;

	phi_n4_clk <= clk;
	phi_n4_rst <= rst;
	branch_8_pValidArray_0 <= phi_n4_validArray_0;
	phi_n4_nReadyArray_0 <= branch_8_readyArray_0;
	branch_8_dataInArray_0 <= phi_n4_dataOutArray_0;

	phi_n5_clk <= clk;
	phi_n5_rst <= rst;
	branch_9_pValidArray_0 <= phi_n5_validArray_0;
	phi_n5_nReadyArray_0 <= branch_9_readyArray_0;
	branch_9_dataInArray_0 <= phi_n5_dataOutArray_0;

	branch_6_clk <= clk;
	branch_6_rst <= rst;
	phi_11_pValidArray_1 <= branch_6_validArray_0;
	branch_6_nReadyArray_0 <= phi_11_readyArray_1;
	phi_11_dataInArray_1 <= branch_6_dataOutArray_0;
	sink_4_pValidArray_0 <= branch_6_validArray_1;
	branch_6_nReadyArray_1 <= sink_4_readyArray_0;
	sink_4_dataInArray_0 <= branch_6_dataOutArray_1;

	branch_7_clk <= clk;
	branch_7_rst <= rst;
	phi_n6_pValidArray_0 <= branch_7_validArray_0;
	branch_7_nReadyArray_0 <= phi_n6_readyArray_0;
	phi_n6_dataInArray_0 <= branch_7_dataOutArray_0;
	sink_5_pValidArray_0 <= branch_7_validArray_1;
	branch_7_nReadyArray_1 <= sink_5_readyArray_0;
	sink_5_dataInArray_0 <= branch_7_dataOutArray_1;

	branch_8_clk <= clk;
	branch_8_rst <= rst;
	phi_n7_pValidArray_0 <= branch_8_validArray_0;
	branch_8_nReadyArray_0 <= phi_n7_readyArray_0;
	phi_n7_dataInArray_0 <= branch_8_dataOutArray_0;
	sink_6_pValidArray_0 <= branch_8_validArray_1;
	branch_8_nReadyArray_1 <= sink_6_readyArray_0;
	sink_6_dataInArray_0 <= branch_8_dataOutArray_1;

	branch_9_clk <= clk;
	branch_9_rst <= rst;
	phi_n8_pValidArray_0 <= branch_9_validArray_0;
	branch_9_nReadyArray_0 <= phi_n8_readyArray_0;
	phi_n8_dataInArray_0 <= branch_9_dataOutArray_0;
	sink_7_pValidArray_0 <= branch_9_validArray_1;
	branch_9_nReadyArray_1 <= sink_7_readyArray_0;
	sink_7_dataInArray_0 <= branch_9_dataOutArray_1;

	fork_25_clk <= clk;
	fork_25_rst <= rst;
	branch_9_pValidArray_1 <= fork_25_validArray_0;
	fork_25_nReadyArray_0 <= branch_9_readyArray_1;
	branch_9_dataInArray_1 <= fork_25_dataOutArray_0;
	branch_8_pValidArray_1 <= fork_25_validArray_1;
	fork_25_nReadyArray_1 <= branch_8_readyArray_1;
	branch_8_dataInArray_1 <= fork_25_dataOutArray_1;
	branch_7_pValidArray_1 <= fork_25_validArray_2;
	fork_25_nReadyArray_2 <= branch_7_readyArray_1;
	branch_7_dataInArray_1 <= fork_25_dataOutArray_2;
	branch_6_pValidArray_1 <= fork_25_validArray_3;
	fork_25_nReadyArray_3 <= branch_6_readyArray_1;
	branch_6_dataInArray_1 <= fork_25_dataOutArray_3;
	branchC_39_pValidArray_1 <= fork_25_validArray_4;
	fork_25_nReadyArray_4 <= branchC_39_readyArray_1;
	branchC_39_dataInArray_1 <= fork_25_dataOutArray_4;

	phiC_27_clk <= clk;
	phiC_27_rst <= rst;
	forkC_34_pValidArray_0 <= phiC_27_validArray_0;
	phiC_27_nReadyArray_0 <= forkC_34_readyArray_0;
	forkC_34_dataInArray_0 <= phiC_27_dataOutArray_0;

	forkC_34_clk <= clk;
	forkC_34_rst <= rst;
	branchC_39_pValidArray_0 <= forkC_34_validArray_0;
	forkC_34_nReadyArray_0 <= branchC_39_readyArray_0;
	branchC_39_dataInArray_0 <= forkC_34_dataOutArray_0;
	brCst_block3_pValidArray_0 <= forkC_34_validArray_1;
	forkC_34_nReadyArray_1 <= brCst_block3_readyArray_0;
	brCst_block3_dataInArray_0 <= "1";

	branchC_39_clk <= clk;
	branchC_39_rst <= rst;
	phiC_28_pValidArray_0 <= branchC_39_validArray_0;
	branchC_39_nReadyArray_0 <= phiC_28_readyArray_0;
	phiC_28_dataInArray_0 <= branchC_39_dataOutArray_0;
	sink_26_pValidArray_0 <= branchC_39_validArray_1;
	branchC_39_nReadyArray_1 <= sink_26_readyArray_0;
	sink_26_dataInArray_0 <= branchC_39_dataOutArray_1;

	phi_11_clk <= clk;
	phi_11_rst <= rst;
	Buffer_3_pValidArray_0 <= phi_11_validArray_0;
	phi_11_nReadyArray_0 <= Buffer_3_readyArray_0;
	Buffer_3_dataInArray_0 <= phi_11_dataOutArray_0;

	load_14_clk <= clk;
	load_14_rst <= rst;
	fork_4_pValidArray_0 <= load_14_validArray_0;
	load_14_nReadyArray_0 <= fork_4_readyArray_0;
	fork_4_dataInArray_0 <= load_14_dataOutArray_0;
	MC_A_id_pValidArray_0 <= load_14_validArray_1;
	load_14_nReadyArray_1 <= MC_A_id_readyArray_0;
	MC_A_id_dataInArray_0 <= load_14_dataOutArray_1;

	load_17_clk <= clk;
	load_17_rst <= rst;
	branch_10_pValidArray_0 <= load_17_validArray_0;
	load_17_nReadyArray_0 <= branch_10_readyArray_0;
	branch_10_dataInArray_0 <= load_17_dataOutArray_0;
	MC_A_val_pValidArray_0 <= load_17_validArray_1;
	load_17_nReadyArray_1 <= MC_A_val_readyArray_0;
	MC_A_val_dataInArray_0 <= load_17_dataOutArray_1;

	load_20_clk <= clk;
	load_20_rst <= rst;
	fork_5_pValidArray_0 <= load_20_validArray_0;
	load_20_nReadyArray_0 <= fork_5_readyArray_0;
	fork_5_dataInArray_0 <= load_20_dataOutArray_0;
	MC_B_ptr_pValidArray_0 <= load_20_validArray_1;
	load_20_nReadyArray_1 <= MC_B_ptr_readyArray_0;
	MC_B_ptr_dataInArray_0 <= load_20_dataOutArray_1;

	cst_4_clk <= clk;
	cst_4_rst <= rst;
	add_21_pValidArray_1 <= cst_4_validArray_0;
	cst_4_nReadyArray_0 <= add_21_readyArray_1;
	add_21_dataInArray_1 <= cst_4_dataOutArray_0;

	add_21_clk <= clk;
	add_21_rst <= rst;
	load_24_pValidArray_1 <= add_21_validArray_0;
	add_21_nReadyArray_0 <= load_24_readyArray_1;
	load_24_dataInArray_1 <= add_21_dataOutArray_0;

	load_24_clk <= clk;
	load_24_rst <= rst;
	fork_6_pValidArray_0 <= load_24_validArray_0;
	load_24_nReadyArray_0 <= fork_6_readyArray_0;
	fork_6_dataInArray_0 <= load_24_dataOutArray_0;
	MC_B_ptr_pValidArray_1 <= load_24_validArray_1;
	load_24_nReadyArray_1 <= MC_B_ptr_readyArray_1;
	MC_B_ptr_dataInArray_1 <= load_24_dataOutArray_1;

	icmp_25_clk <= clk;
	icmp_25_rst <= rst;
	fork_26_pValidArray_0 <= icmp_25_validArray_0;
	icmp_25_nReadyArray_0 <= fork_26_readyArray_0;
	fork_26_dataInArray_0 <= icmp_25_dataOutArray_0;

	phi_n6_clk <= clk;
	phi_n6_rst <= rst;
	Buffer_4_pValidArray_0 <= phi_n6_validArray_0;
	phi_n6_nReadyArray_0 <= Buffer_4_readyArray_0;
	Buffer_4_dataInArray_0 <= phi_n6_dataOutArray_0;

	phi_n7_clk <= clk;
	phi_n7_rst <= rst;
	branch_15_pValidArray_0 <= phi_n7_validArray_0;
	phi_n7_nReadyArray_0 <= branch_15_readyArray_0;
	branch_15_dataInArray_0 <= phi_n7_dataOutArray_0;

	phi_n8_clk <= clk;
	phi_n8_rst <= rst;
	branch_16_pValidArray_0 <= phi_n8_validArray_0;
	phi_n8_nReadyArray_0 <= branch_16_readyArray_0;
	branch_16_dataInArray_0 <= phi_n8_dataOutArray_0;

	fork_3_clk <= clk;
	fork_3_rst <= rst;
	load_14_pValidArray_1 <= fork_3_validArray_0;
	fork_3_nReadyArray_0 <= load_14_readyArray_1;
	load_14_dataInArray_1 <= fork_3_dataOutArray_0;
	load_17_pValidArray_1 <= fork_3_validArray_1;
	fork_3_nReadyArray_1 <= load_17_readyArray_1;
	load_17_dataInArray_1 <= fork_3_dataOutArray_1;
	branch_11_pValidArray_0 <= fork_3_validArray_2;
	fork_3_nReadyArray_2 <= branch_11_readyArray_0;
	branch_11_dataInArray_0 <= fork_3_dataOutArray_2;

	fork_4_clk <= clk;
	fork_4_rst <= rst;
	add_21_pValidArray_0 <= fork_4_validArray_0;
	fork_4_nReadyArray_0 <= add_21_readyArray_0;
	add_21_dataInArray_0 <= fork_4_dataOutArray_0;
	load_20_pValidArray_1 <= fork_4_validArray_1;
	fork_4_nReadyArray_1 <= load_20_readyArray_1;
	load_20_dataInArray_1 <= fork_4_dataOutArray_1;

	fork_5_clk <= clk;
	fork_5_rst <= rst;
	icmp_25_pValidArray_0 <= fork_5_validArray_0;
	fork_5_nReadyArray_0 <= icmp_25_readyArray_0;
	icmp_25_dataInArray_0 <= fork_5_dataOutArray_0;
	branch_12_pValidArray_0 <= fork_5_validArray_1;
	fork_5_nReadyArray_1 <= branch_12_readyArray_0;
	branch_12_dataInArray_0 <= fork_5_dataOutArray_1;

	fork_6_clk <= clk;
	fork_6_rst <= rst;
	icmp_25_pValidArray_1 <= fork_6_validArray_0;
	fork_6_nReadyArray_0 <= icmp_25_readyArray_1;
	icmp_25_dataInArray_1 <= fork_6_dataOutArray_0;
	branch_13_pValidArray_0 <= fork_6_validArray_1;
	fork_6_nReadyArray_1 <= branch_13_readyArray_0;
	branch_13_dataInArray_0 <= fork_6_dataOutArray_1;

	branch_10_clk <= clk;
	branch_10_rst <= rst;
	phi_n14_pValidArray_0 <= branch_10_validArray_0;
	branch_10_nReadyArray_0 <= phi_n14_readyArray_0;
	phi_n14_dataInArray_0 <= branch_10_dataOutArray_0;
	sink_8_pValidArray_0 <= branch_10_validArray_1;
	branch_10_nReadyArray_1 <= sink_8_readyArray_0;
	sink_8_dataInArray_0 <= branch_10_dataOutArray_1;

	branch_11_clk <= clk;
	branch_11_rst <= rst;
	phi_n17_pValidArray_0 <= branch_11_validArray_0;
	branch_11_nReadyArray_0 <= phi_n17_readyArray_0;
	phi_n17_dataInArray_0 <= branch_11_dataOutArray_0;
	phi_n9_pValidArray_0 <= branch_11_validArray_1;
	branch_11_nReadyArray_1 <= phi_n9_readyArray_0;
	phi_n9_dataInArray_0 <= branch_11_dataOutArray_1;

	branch_12_clk <= clk;
	branch_12_rst <= rst;
	phi_n13_pValidArray_0 <= branch_12_validArray_0;
	branch_12_nReadyArray_0 <= phi_n13_readyArray_0;
	phi_n13_dataInArray_0 <= branch_12_dataOutArray_0;
	sink_9_pValidArray_0 <= branch_12_validArray_1;
	branch_12_nReadyArray_1 <= sink_9_readyArray_0;
	sink_9_dataInArray_0 <= branch_12_dataOutArray_1;

	branch_13_clk <= clk;
	branch_13_rst <= rst;
	phi_n16_pValidArray_0 <= branch_13_validArray_0;
	branch_13_nReadyArray_0 <= phi_n16_readyArray_0;
	phi_n16_dataInArray_0 <= branch_13_dataOutArray_0;
	sink_10_pValidArray_0 <= branch_13_validArray_1;
	branch_13_nReadyArray_1 <= sink_10_readyArray_0;
	sink_10_dataInArray_0 <= branch_13_dataOutArray_1;

	branch_14_clk <= clk;
	branch_14_rst <= rst;
	phi_n15_pValidArray_0 <= branch_14_validArray_0;
	branch_14_nReadyArray_0 <= phi_n15_readyArray_0;
	phi_n15_dataInArray_0 <= branch_14_dataOutArray_0;
	phi_n11_pValidArray_0 <= branch_14_validArray_1;
	branch_14_nReadyArray_1 <= phi_n11_readyArray_0;
	phi_n11_dataInArray_0 <= branch_14_dataOutArray_1;

	branch_15_clk <= clk;
	branch_15_rst <= rst;
	phi_n18_pValidArray_0 <= branch_15_validArray_0;
	branch_15_nReadyArray_0 <= phi_n18_readyArray_0;
	phi_n18_dataInArray_0 <= branch_15_dataOutArray_0;
	phi_n10_pValidArray_0 <= branch_15_validArray_1;
	branch_15_nReadyArray_1 <= phi_n10_readyArray_0;
	phi_n10_dataInArray_0 <= branch_15_dataOutArray_1;

	branch_16_clk <= clk;
	branch_16_rst <= rst;
	phi_n19_pValidArray_0 <= branch_16_validArray_0;
	branch_16_nReadyArray_0 <= phi_n19_readyArray_0;
	phi_n19_dataInArray_0 <= branch_16_dataOutArray_0;
	phi_n12_pValidArray_0 <= branch_16_validArray_1;
	branch_16_nReadyArray_1 <= phi_n12_readyArray_0;
	phi_n12_dataInArray_0 <= branch_16_dataOutArray_1;

	fork_26_clk <= clk;
	fork_26_rst <= rst;
	branch_16_pValidArray_1 <= fork_26_validArray_0;
	fork_26_nReadyArray_0 <= branch_16_readyArray_1;
	branch_16_dataInArray_1 <= fork_26_dataOutArray_0;
	branch_15_pValidArray_1 <= fork_26_validArray_1;
	fork_26_nReadyArray_1 <= branch_15_readyArray_1;
	branch_15_dataInArray_1 <= fork_26_dataOutArray_1;
	branch_14_pValidArray_1 <= fork_26_validArray_2;
	fork_26_nReadyArray_2 <= branch_14_readyArray_1;
	branch_14_dataInArray_1 <= fork_26_dataOutArray_2;
	branch_13_pValidArray_1 <= fork_26_validArray_3;
	fork_26_nReadyArray_3 <= branch_13_readyArray_1;
	branch_13_dataInArray_1 <= fork_26_dataOutArray_3;
	branch_12_pValidArray_1 <= fork_26_validArray_4;
	fork_26_nReadyArray_4 <= branch_12_readyArray_1;
	branch_12_dataInArray_1 <= fork_26_dataOutArray_4;
	branch_11_pValidArray_1 <= fork_26_validArray_5;
	fork_26_nReadyArray_5 <= branch_11_readyArray_1;
	branch_11_dataInArray_1 <= fork_26_dataOutArray_5;
	branch_10_pValidArray_1 <= fork_26_validArray_6;
	fork_26_nReadyArray_6 <= branch_10_readyArray_1;
	branch_10_dataInArray_1 <= fork_26_dataOutArray_6;
	branchC_40_pValidArray_1 <= fork_26_validArray_7;
	fork_26_nReadyArray_7 <= branchC_40_readyArray_1;
	branchC_40_dataInArray_1 <= fork_26_dataOutArray_7;

	phiC_28_clk <= clk;
	phiC_28_rst <= rst;
	branchC_40_pValidArray_0 <= phiC_28_validArray_0;
	phiC_28_nReadyArray_0 <= branchC_40_readyArray_0;
	branchC_40_dataInArray_0 <= phiC_28_dataOutArray_0;
	phi_11_pValidArray_0 <= phiC_28_validArray_1;
	phiC_28_nReadyArray_1 <= phi_11_readyArray_0;
	phi_11_dataInArray_0 <= phiC_28_dataOutArray_1;

	branchC_40_clk <= clk;
	branchC_40_rst <= rst;
	phiC_29_pValidArray_0 <= branchC_40_validArray_0;
	branchC_40_nReadyArray_0 <= phiC_29_readyArray_0;
	phiC_29_dataInArray_0 <= branchC_40_dataOutArray_0;
	phiC_31_pValidArray_0 <= branchC_40_validArray_1;
	branchC_40_nReadyArray_1 <= phiC_31_readyArray_0;
	phiC_31_dataInArray_0 <= branchC_40_dataOutArray_1;

	source_2_clk <= clk;
	source_2_rst <= rst;
	cst_4_pValidArray_0 <= source_2_validArray_0;
	source_2_nReadyArray_0 <= cst_4_readyArray_0;
	cst_4_dataInArray_0 <= "00000000000000000000000000000001";

	Buffer_3_clk <= clk;
	Buffer_3_rst <= rst;
	fork_3_pValidArray_0 <= Buffer_3_validArray_0;
	Buffer_3_nReadyArray_0 <= fork_3_readyArray_0;
	fork_3_dataInArray_0 <= Buffer_3_dataOutArray_0;

	Buffer_4_clk <= clk;
	Buffer_4_rst <= rst;
	branch_14_pValidArray_0 <= Buffer_4_validArray_0;
	Buffer_4_nReadyArray_0 <= branch_14_readyArray_0;
	branch_14_dataInArray_0 <= Buffer_4_dataOutArray_0;

	brCst_block5_clk <= clk;
	brCst_block5_rst <= rst;
	fork_27_pValidArray_0 <= brCst_block5_validArray_0;
	brCst_block5_nReadyArray_0 <= fork_27_readyArray_0;
	fork_27_dataInArray_0 <= brCst_block5_dataOutArray_0;

	phi_n13_clk <= clk;
	phi_n13_rst <= rst;
	branch_17_pValidArray_0 <= phi_n13_validArray_0;
	phi_n13_nReadyArray_0 <= branch_17_readyArray_0;
	branch_17_dataInArray_0 <= phi_n13_dataOutArray_0;

	phi_n14_clk <= clk;
	phi_n14_rst <= rst;
	branch_18_pValidArray_0 <= phi_n14_validArray_0;
	phi_n14_nReadyArray_0 <= branch_18_readyArray_0;
	branch_18_dataInArray_0 <= phi_n14_dataOutArray_0;

	phi_n15_clk <= clk;
	phi_n15_rst <= rst;
	branch_19_pValidArray_0 <= phi_n15_validArray_0;
	phi_n15_nReadyArray_0 <= branch_19_readyArray_0;
	branch_19_dataInArray_0 <= phi_n15_dataOutArray_0;

	phi_n16_clk <= clk;
	phi_n16_rst <= rst;
	branch_20_pValidArray_0 <= phi_n16_validArray_0;
	phi_n16_nReadyArray_0 <= branch_20_readyArray_0;
	branch_20_dataInArray_0 <= phi_n16_dataOutArray_0;

	phi_n17_clk <= clk;
	phi_n17_rst <= rst;
	branch_21_pValidArray_0 <= phi_n17_validArray_0;
	phi_n17_nReadyArray_0 <= branch_21_readyArray_0;
	branch_21_dataInArray_0 <= phi_n17_dataOutArray_0;

	phi_n18_clk <= clk;
	phi_n18_rst <= rst;
	branch_22_pValidArray_0 <= phi_n18_validArray_0;
	phi_n18_nReadyArray_0 <= branch_22_readyArray_0;
	branch_22_dataInArray_0 <= phi_n18_dataOutArray_0;

	phi_n19_clk <= clk;
	phi_n19_rst <= rst;
	branch_23_pValidArray_0 <= phi_n19_validArray_0;
	phi_n19_nReadyArray_0 <= branch_23_readyArray_0;
	branch_23_dataInArray_0 <= phi_n19_dataOutArray_0;

	branch_17_clk <= clk;
	branch_17_rst <= rst;
	phi_28_pValidArray_1 <= branch_17_validArray_0;
	branch_17_nReadyArray_0 <= phi_28_readyArray_1;
	phi_28_dataInArray_1 <= branch_17_dataOutArray_0;
	sink_11_pValidArray_0 <= branch_17_validArray_1;
	branch_17_nReadyArray_1 <= sink_11_readyArray_0;
	sink_11_dataInArray_0 <= branch_17_dataOutArray_1;

	branch_18_clk <= clk;
	branch_18_rst <= rst;
	phi_n20_pValidArray_0 <= branch_18_validArray_0;
	branch_18_nReadyArray_0 <= phi_n20_readyArray_0;
	phi_n20_dataInArray_0 <= branch_18_dataOutArray_0;
	sink_12_pValidArray_0 <= branch_18_validArray_1;
	branch_18_nReadyArray_1 <= sink_12_readyArray_0;
	sink_12_dataInArray_0 <= branch_18_dataOutArray_1;

	branch_19_clk <= clk;
	branch_19_rst <= rst;
	phi_n21_pValidArray_0 <= branch_19_validArray_0;
	branch_19_nReadyArray_0 <= phi_n21_readyArray_0;
	phi_n21_dataInArray_0 <= branch_19_dataOutArray_0;
	sink_13_pValidArray_0 <= branch_19_validArray_1;
	branch_19_nReadyArray_1 <= sink_13_readyArray_0;
	sink_13_dataInArray_0 <= branch_19_dataOutArray_1;

	branch_20_clk <= clk;
	branch_20_rst <= rst;
	phi_n22_pValidArray_0 <= branch_20_validArray_0;
	branch_20_nReadyArray_0 <= phi_n22_readyArray_0;
	phi_n22_dataInArray_0 <= branch_20_dataOutArray_0;
	sink_14_pValidArray_0 <= branch_20_validArray_1;
	branch_20_nReadyArray_1 <= sink_14_readyArray_0;
	sink_14_dataInArray_0 <= branch_20_dataOutArray_1;

	branch_21_clk <= clk;
	branch_21_rst <= rst;
	phi_n23_pValidArray_0 <= branch_21_validArray_0;
	branch_21_nReadyArray_0 <= phi_n23_readyArray_0;
	phi_n23_dataInArray_0 <= branch_21_dataOutArray_0;
	sink_15_pValidArray_0 <= branch_21_validArray_1;
	branch_21_nReadyArray_1 <= sink_15_readyArray_0;
	sink_15_dataInArray_0 <= branch_21_dataOutArray_1;

	branch_22_clk <= clk;
	branch_22_rst <= rst;
	phi_n24_pValidArray_0 <= branch_22_validArray_0;
	branch_22_nReadyArray_0 <= phi_n24_readyArray_0;
	phi_n24_dataInArray_0 <= branch_22_dataOutArray_0;
	sink_16_pValidArray_0 <= branch_22_validArray_1;
	branch_22_nReadyArray_1 <= sink_16_readyArray_0;
	sink_16_dataInArray_0 <= branch_22_dataOutArray_1;

	branch_23_clk <= clk;
	branch_23_rst <= rst;
	phi_n25_pValidArray_0 <= branch_23_validArray_0;
	branch_23_nReadyArray_0 <= phi_n25_readyArray_0;
	phi_n25_dataInArray_0 <= branch_23_dataOutArray_0;
	sink_17_pValidArray_0 <= branch_23_validArray_1;
	branch_23_nReadyArray_1 <= sink_17_readyArray_0;
	sink_17_dataInArray_0 <= branch_23_dataOutArray_1;

	fork_27_clk <= clk;
	fork_27_rst <= rst;
	branch_23_pValidArray_1 <= fork_27_validArray_0;
	fork_27_nReadyArray_0 <= branch_23_readyArray_1;
	branch_23_dataInArray_1 <= fork_27_dataOutArray_0;
	branch_22_pValidArray_1 <= fork_27_validArray_1;
	fork_27_nReadyArray_1 <= branch_22_readyArray_1;
	branch_22_dataInArray_1 <= fork_27_dataOutArray_1;
	branch_21_pValidArray_1 <= fork_27_validArray_2;
	fork_27_nReadyArray_2 <= branch_21_readyArray_1;
	branch_21_dataInArray_1 <= fork_27_dataOutArray_2;
	branch_20_pValidArray_1 <= fork_27_validArray_3;
	fork_27_nReadyArray_3 <= branch_20_readyArray_1;
	branch_20_dataInArray_1 <= fork_27_dataOutArray_3;
	branch_19_pValidArray_1 <= fork_27_validArray_4;
	fork_27_nReadyArray_4 <= branch_19_readyArray_1;
	branch_19_dataInArray_1 <= fork_27_dataOutArray_4;
	branch_18_pValidArray_1 <= fork_27_validArray_5;
	fork_27_nReadyArray_5 <= branch_18_readyArray_1;
	branch_18_dataInArray_1 <= fork_27_dataOutArray_5;
	branch_17_pValidArray_1 <= fork_27_validArray_6;
	fork_27_nReadyArray_6 <= branch_17_readyArray_1;
	branch_17_dataInArray_1 <= fork_27_dataOutArray_6;
	branchC_41_pValidArray_1 <= fork_27_validArray_7;
	fork_27_nReadyArray_7 <= branchC_41_readyArray_1;
	branchC_41_dataInArray_1 <= fork_27_dataOutArray_7;

	phiC_29_clk <= clk;
	phiC_29_rst <= rst;
	forkC_36_pValidArray_0 <= phiC_29_validArray_0;
	phiC_29_nReadyArray_0 <= forkC_36_readyArray_0;
	forkC_36_dataInArray_0 <= phiC_29_dataOutArray_0;

	forkC_36_clk <= clk;
	forkC_36_rst <= rst;
	branchC_41_pValidArray_0 <= forkC_36_validArray_0;
	forkC_36_nReadyArray_0 <= branchC_41_readyArray_0;
	branchC_41_dataInArray_0 <= forkC_36_dataOutArray_0;
	brCst_block5_pValidArray_0 <= forkC_36_validArray_1;
	forkC_36_nReadyArray_1 <= brCst_block5_readyArray_0;
	brCst_block5_dataInArray_0 <= "1";

	branchC_41_clk <= clk;
	branchC_41_rst <= rst;
	phiC_30_pValidArray_0 <= branchC_41_validArray_0;
	branchC_41_nReadyArray_0 <= phiC_30_readyArray_0;
	phiC_30_dataInArray_0 <= branchC_41_dataOutArray_0;
	sink_27_pValidArray_0 <= branchC_41_validArray_1;
	branchC_41_nReadyArray_1 <= sink_27_readyArray_0;
	sink_27_dataInArray_0 <= branchC_41_dataOutArray_1;

	phi_28_clk <= clk;
	phi_28_rst <= rst;
	fork_7_pValidArray_0 <= phi_28_validArray_0;
	phi_28_nReadyArray_0 <= fork_7_readyArray_0;
	fork_7_dataInArray_0 <= phi_28_dataOutArray_0;

	load_31_clk <= clk;
	load_31_rst <= rst;
	add_36_pValidArray_1 <= load_31_validArray_0;
	load_31_nReadyArray_0 <= add_36_readyArray_1;
	add_36_dataInArray_1 <= load_31_dataOutArray_0;
	MC_B_id_pValidArray_0 <= load_31_validArray_1;
	load_31_nReadyArray_1 <= MC_B_id_readyArray_0;
	MC_B_id_dataInArray_0 <= load_31_dataOutArray_1;

	load_34_clk <= clk;
	load_34_rst <= rst;
	mul_35_pValidArray_1 <= load_34_validArray_0;
	load_34_nReadyArray_0 <= mul_35_readyArray_1;
	mul_35_dataInArray_1 <= load_34_dataOutArray_0;
	MC_B_val_pValidArray_0 <= load_34_validArray_1;
	load_34_nReadyArray_1 <= MC_B_val_readyArray_0;
	MC_B_val_dataInArray_0 <= load_34_dataOutArray_1;

	mul_35_clk <= clk;
	mul_35_rst <= rst;
	add_40_pValidArray_1 <= mul_35_validArray_0;
	mul_35_nReadyArray_0 <= add_40_readyArray_1;
	add_40_dataInArray_1 <= mul_35_dataOutArray_0;

	add_36_clk <= clk;
	add_36_rst <= rst;
	fork_8_pValidArray_0 <= add_36_validArray_0;
	add_36_nReadyArray_0 <= fork_8_readyArray_0;
	fork_8_dataInArray_0 <= add_36_dataOutArray_0;

	load_39_clk <= clk;
	load_39_rst <= rst;
	add_40_pValidArray_0 <= load_39_validArray_0;
	load_39_nReadyArray_0 <= add_40_readyArray_0;
	add_40_dataInArray_0 <= load_39_dataOutArray_0;
	LSQ_C_pValidArray_1 <= load_39_validArray_1;
	load_39_nReadyArray_1 <= LSQ_C_readyArray_1;
	LSQ_C_dataInArray_1 <= load_39_dataOutArray_1;

	add_40_clk <= clk;
	add_40_rst <= rst;
	store_0_pValidArray_0 <= add_40_validArray_0;
	add_40_nReadyArray_0 <= store_0_readyArray_0;
	store_0_dataInArray_0 <= add_40_dataOutArray_0;

	store_0_clk <= clk;
	store_0_rst <= rst;
	LSQ_C_pValidArray_3 <= store_0_validArray_0;
	store_0_nReadyArray_0 <= LSQ_C_readyArray_3;
	LSQ_C_dataInArray_3 <= store_0_dataOutArray_0;
	LSQ_C_pValidArray_2 <= store_0_validArray_1;
	store_0_nReadyArray_1 <= LSQ_C_readyArray_2;
	LSQ_C_dataInArray_2 <= store_0_dataOutArray_1;

	cst_5_clk <= clk;
	cst_5_rst <= rst;
	add_41_pValidArray_1 <= cst_5_validArray_0;
	cst_5_nReadyArray_0 <= add_41_readyArray_1;
	add_41_dataInArray_1 <= cst_5_dataOutArray_0;

	add_41_clk <= clk;
	add_41_rst <= rst;
	fork_9_pValidArray_0 <= add_41_validArray_0;
	add_41_nReadyArray_0 <= fork_9_readyArray_0;
	fork_9_dataInArray_0 <= add_41_dataOutArray_0;

	icmp_42_clk <= clk;
	icmp_42_rst <= rst;
	fork_28_pValidArray_0 <= icmp_42_validArray_0;
	icmp_42_nReadyArray_0 <= fork_28_readyArray_0;
	fork_28_dataInArray_0 <= icmp_42_dataOutArray_0;

	phi_n20_clk <= clk;
	phi_n20_rst <= rst;
	Buffer_6_pValidArray_0 <= phi_n20_validArray_0;
	phi_n20_nReadyArray_0 <= Buffer_6_readyArray_0;
	Buffer_6_dataInArray_0 <= phi_n20_dataOutArray_0;

	phi_n21_clk <= clk;
	phi_n21_rst <= rst;
	Buffer_7_pValidArray_0 <= phi_n21_validArray_0;
	phi_n21_nReadyArray_0 <= Buffer_7_readyArray_0;
	Buffer_7_dataInArray_0 <= phi_n21_dataOutArray_0;

	phi_n22_clk <= clk;
	phi_n22_rst <= rst;
	Buffer_8_pValidArray_0 <= phi_n22_validArray_0;
	phi_n22_nReadyArray_0 <= Buffer_8_readyArray_0;
	Buffer_8_dataInArray_0 <= phi_n22_dataOutArray_0;

	phi_n23_clk <= clk;
	phi_n23_rst <= rst;
	Buffer_9_pValidArray_0 <= phi_n23_validArray_0;
	phi_n23_nReadyArray_0 <= Buffer_9_readyArray_0;
	Buffer_9_dataInArray_0 <= phi_n23_dataOutArray_0;

	phi_n24_clk <= clk;
	phi_n24_rst <= rst;
	Buffer_10_pValidArray_0 <= phi_n24_validArray_0;
	phi_n24_nReadyArray_0 <= Buffer_10_readyArray_0;
	Buffer_10_dataInArray_0 <= phi_n24_dataOutArray_0;

	phi_n25_clk <= clk;
	phi_n25_rst <= rst;
	Buffer_11_pValidArray_0 <= phi_n25_validArray_0;
	phi_n25_nReadyArray_0 <= Buffer_11_readyArray_0;
	Buffer_11_dataInArray_0 <= phi_n25_dataOutArray_0;

	fork_7_clk <= clk;
	fork_7_rst <= rst;
	Buffer_13_pValidArray_0 <= fork_7_validArray_0;
	fork_7_nReadyArray_0 <= Buffer_13_readyArray_0;
	Buffer_13_dataInArray_0 <= fork_7_dataOutArray_0;
	load_31_pValidArray_1 <= fork_7_validArray_1;
	fork_7_nReadyArray_1 <= load_31_readyArray_1;
	load_31_dataInArray_1 <= fork_7_dataOutArray_1;
	load_34_pValidArray_1 <= fork_7_validArray_2;
	fork_7_nReadyArray_2 <= load_34_readyArray_1;
	load_34_dataInArray_1 <= fork_7_dataOutArray_2;

	fork_8_clk <= clk;
	fork_8_rst <= rst;
	load_39_pValidArray_1 <= fork_8_validArray_0;
	fork_8_nReadyArray_0 <= load_39_readyArray_1;
	load_39_dataInArray_1 <= fork_8_dataOutArray_0;
	store_0_pValidArray_1 <= fork_8_validArray_1;
	fork_8_nReadyArray_1 <= store_0_readyArray_1;
	store_0_dataInArray_1 <= fork_8_dataOutArray_1;

	fork_9_clk <= clk;
	fork_9_rst <= rst;
	icmp_42_pValidArray_0 <= fork_9_validArray_0;
	fork_9_nReadyArray_0 <= icmp_42_readyArray_0;
	icmp_42_dataInArray_0 <= fork_9_dataOutArray_0;
	branch_24_pValidArray_0 <= fork_9_validArray_1;
	fork_9_nReadyArray_1 <= branch_24_readyArray_0;
	branch_24_dataInArray_0 <= fork_9_dataOutArray_1;

	fork_17_clk <= clk;
	fork_17_rst <= rst;
	mul_35_pValidArray_0 <= fork_17_validArray_0;
	fork_17_nReadyArray_0 <= mul_35_readyArray_0;
	mul_35_dataInArray_0 <= fork_17_dataOutArray_0;
	branch_25_pValidArray_0 <= fork_17_validArray_1;
	fork_17_nReadyArray_1 <= branch_25_readyArray_0;
	branch_25_dataInArray_0 <= fork_17_dataOutArray_1;

	fork_18_clk <= clk;
	fork_18_rst <= rst;
	add_36_pValidArray_0 <= fork_18_validArray_0;
	fork_18_nReadyArray_0 <= add_36_readyArray_0;
	add_36_dataInArray_0 <= fork_18_dataOutArray_0;
	branch_26_pValidArray_0 <= fork_18_validArray_1;
	fork_18_nReadyArray_1 <= branch_26_readyArray_0;
	branch_26_dataInArray_0 <= fork_18_dataOutArray_1;

	fork_19_clk <= clk;
	fork_19_rst <= rst;
	icmp_42_pValidArray_1 <= fork_19_validArray_0;
	fork_19_nReadyArray_0 <= icmp_42_readyArray_1;
	icmp_42_dataInArray_1 <= fork_19_dataOutArray_0;
	branch_27_pValidArray_0 <= fork_19_validArray_1;
	fork_19_nReadyArray_1 <= branch_27_readyArray_0;
	branch_27_dataInArray_0 <= fork_19_dataOutArray_1;

	branch_24_clk <= clk;
	branch_24_rst <= rst;
	phi_28_pValidArray_2 <= branch_24_validArray_0;
	branch_24_nReadyArray_0 <= phi_28_readyArray_2;
	phi_28_dataInArray_2 <= branch_24_dataOutArray_0;
	sink_18_pValidArray_0 <= branch_24_validArray_1;
	branch_24_nReadyArray_1 <= sink_18_readyArray_0;
	sink_18_dataInArray_0 <= branch_24_dataOutArray_1;

	branch_25_clk <= clk;
	branch_25_rst <= rst;
	phi_n20_pValidArray_1 <= branch_25_validArray_0;
	branch_25_nReadyArray_0 <= phi_n20_readyArray_1;
	phi_n20_dataInArray_1 <= branch_25_dataOutArray_0;
	sink_19_pValidArray_0 <= branch_25_validArray_1;
	branch_25_nReadyArray_1 <= sink_19_readyArray_0;
	sink_19_dataInArray_0 <= branch_25_dataOutArray_1;

	branch_26_clk <= clk;
	branch_26_rst <= rst;
	phi_n21_pValidArray_1 <= branch_26_validArray_0;
	branch_26_nReadyArray_0 <= phi_n21_readyArray_1;
	phi_n21_dataInArray_1 <= branch_26_dataOutArray_0;
	phi_n11_pValidArray_1 <= branch_26_validArray_1;
	branch_26_nReadyArray_1 <= phi_n11_readyArray_1;
	phi_n11_dataInArray_1 <= branch_26_dataOutArray_1;

	branch_27_clk <= clk;
	branch_27_rst <= rst;
	phi_n22_pValidArray_1 <= branch_27_validArray_0;
	branch_27_nReadyArray_0 <= phi_n22_readyArray_1;
	phi_n22_dataInArray_1 <= branch_27_dataOutArray_0;
	sink_20_pValidArray_0 <= branch_27_validArray_1;
	branch_27_nReadyArray_1 <= sink_20_readyArray_0;
	sink_20_dataInArray_0 <= branch_27_dataOutArray_1;

	branch_28_clk <= clk;
	branch_28_rst <= rst;
	phi_n23_pValidArray_1 <= branch_28_validArray_0;
	branch_28_nReadyArray_0 <= phi_n23_readyArray_1;
	phi_n23_dataInArray_1 <= branch_28_dataOutArray_0;
	phi_n9_pValidArray_1 <= branch_28_validArray_1;
	branch_28_nReadyArray_1 <= phi_n9_readyArray_1;
	phi_n9_dataInArray_1 <= branch_28_dataOutArray_1;

	branch_29_clk <= clk;
	branch_29_rst <= rst;
	phi_n24_pValidArray_1 <= branch_29_validArray_0;
	branch_29_nReadyArray_0 <= phi_n24_readyArray_1;
	phi_n24_dataInArray_1 <= branch_29_dataOutArray_0;
	phi_n10_pValidArray_1 <= branch_29_validArray_1;
	branch_29_nReadyArray_1 <= phi_n10_readyArray_1;
	phi_n10_dataInArray_1 <= branch_29_dataOutArray_1;

	branch_30_clk <= clk;
	branch_30_rst <= rst;
	phi_n25_pValidArray_1 <= branch_30_validArray_0;
	branch_30_nReadyArray_0 <= phi_n25_readyArray_1;
	phi_n25_dataInArray_1 <= branch_30_dataOutArray_0;
	phi_n12_pValidArray_1 <= branch_30_validArray_1;
	branch_30_nReadyArray_1 <= phi_n12_readyArray_1;
	phi_n12_dataInArray_1 <= branch_30_dataOutArray_1;

	fork_28_clk <= clk;
	fork_28_rst <= rst;
	branch_30_pValidArray_1 <= fork_28_validArray_0;
	fork_28_nReadyArray_0 <= branch_30_readyArray_1;
	branch_30_dataInArray_1 <= fork_28_dataOutArray_0;
	branch_29_pValidArray_1 <= fork_28_validArray_1;
	fork_28_nReadyArray_1 <= branch_29_readyArray_1;
	branch_29_dataInArray_1 <= fork_28_dataOutArray_1;
	branch_28_pValidArray_1 <= fork_28_validArray_2;
	fork_28_nReadyArray_2 <= branch_28_readyArray_1;
	branch_28_dataInArray_1 <= fork_28_dataOutArray_2;
	branch_27_pValidArray_1 <= fork_28_validArray_3;
	fork_28_nReadyArray_3 <= branch_27_readyArray_1;
	branch_27_dataInArray_1 <= fork_28_dataOutArray_3;
	branch_26_pValidArray_1 <= fork_28_validArray_4;
	fork_28_nReadyArray_4 <= branch_26_readyArray_1;
	branch_26_dataInArray_1 <= fork_28_dataOutArray_4;
	branch_25_pValidArray_1 <= fork_28_validArray_5;
	fork_28_nReadyArray_5 <= branch_25_readyArray_1;
	branch_25_dataInArray_1 <= fork_28_dataOutArray_5;
	branch_24_pValidArray_1 <= fork_28_validArray_6;
	fork_28_nReadyArray_6 <= branch_24_readyArray_1;
	branch_24_dataInArray_1 <= fork_28_dataOutArray_6;
	branchC_42_pValidArray_1 <= fork_28_validArray_7;
	fork_28_nReadyArray_7 <= branchC_42_readyArray_1;
	branchC_42_dataInArray_1 <= fork_28_dataOutArray_7;

	phiC_30_clk <= clk;
	phiC_30_rst <= rst;
	forkC_37_pValidArray_0 <= phiC_30_validArray_0;
	phiC_30_nReadyArray_0 <= forkC_37_readyArray_0;
	forkC_37_dataInArray_0 <= phiC_30_dataOutArray_0;
	phi_28_pValidArray_0 <= phiC_30_validArray_1;
	phiC_30_nReadyArray_1 <= phi_28_readyArray_0;
	phi_28_dataInArray_0 <= phiC_30_dataOutArray_1;

	forkC_37_clk <= clk;
	forkC_37_rst <= rst;
	LSQ_C_pValidArray_0 <= forkC_37_validArray_0;
	forkC_37_nReadyArray_0 <= LSQ_C_readyArray_0;
	LSQ_C_dataInArray_0 <= forkC_37_dataOutArray_0;
	Buffer_27_pValidArray_0 <= forkC_37_validArray_1;
	forkC_37_nReadyArray_1 <= Buffer_27_readyArray_0;
	Buffer_27_dataInArray_0 <= forkC_37_dataOutArray_1;

	branchC_42_clk <= clk;
	branchC_42_rst <= rst;
	Buffer_28_pValidArray_0 <= branchC_42_validArray_0;
	branchC_42_nReadyArray_0 <= Buffer_28_readyArray_0;
	Buffer_28_dataInArray_0 <= branchC_42_dataOutArray_0;
	phiC_31_pValidArray_1 <= branchC_42_validArray_1;
	branchC_42_nReadyArray_1 <= phiC_31_readyArray_1;
	phiC_31_dataInArray_1 <= branchC_42_dataOutArray_1;

	source_3_clk <= clk;
	source_3_rst <= rst;
	cst_5_pValidArray_0 <= source_3_validArray_0;
	source_3_nReadyArray_0 <= cst_5_readyArray_0;
	cst_5_dataInArray_0 <= "00000000000000000000000000000001";

	Buffer_6_clk <= clk;
	Buffer_6_rst <= rst;
	fork_17_pValidArray_0 <= Buffer_6_validArray_0;
	Buffer_6_nReadyArray_0 <= fork_17_readyArray_0;
	fork_17_dataInArray_0 <= Buffer_6_dataOutArray_0;

	Buffer_7_clk <= clk;
	Buffer_7_rst <= rst;
	fork_18_pValidArray_0 <= Buffer_7_validArray_0;
	Buffer_7_nReadyArray_0 <= fork_18_readyArray_0;
	fork_18_dataInArray_0 <= Buffer_7_dataOutArray_0;

	Buffer_8_clk <= clk;
	Buffer_8_rst <= rst;
	fork_19_pValidArray_0 <= Buffer_8_validArray_0;
	Buffer_8_nReadyArray_0 <= fork_19_readyArray_0;
	fork_19_dataInArray_0 <= Buffer_8_dataOutArray_0;

	Buffer_9_clk <= clk;
	Buffer_9_rst <= rst;
	branch_28_pValidArray_0 <= Buffer_9_validArray_0;
	Buffer_9_nReadyArray_0 <= branch_28_readyArray_0;
	branch_28_dataInArray_0 <= Buffer_9_dataOutArray_0;

	Buffer_10_clk <= clk;
	Buffer_10_rst <= rst;
	branch_29_pValidArray_0 <= Buffer_10_validArray_0;
	Buffer_10_nReadyArray_0 <= branch_29_readyArray_0;
	branch_29_dataInArray_0 <= Buffer_10_dataOutArray_0;

	Buffer_11_clk <= clk;
	Buffer_11_rst <= rst;
	branch_30_pValidArray_0 <= Buffer_11_validArray_0;
	Buffer_11_nReadyArray_0 <= branch_30_readyArray_0;
	branch_30_dataInArray_0 <= Buffer_11_dataOutArray_0;

	Buffer_13_clk <= clk;
	Buffer_13_rst <= rst;
	add_41_pValidArray_0 <= Buffer_13_validArray_0;
	Buffer_13_nReadyArray_0 <= add_41_readyArray_0;
	add_41_dataInArray_0 <= Buffer_13_dataOutArray_0;

	Buffer_27_clk <= clk;
	Buffer_27_rst <= rst;
	branchC_42_pValidArray_0 <= Buffer_27_validArray_0;
	Buffer_27_nReadyArray_0 <= branchC_42_readyArray_0;
	branchC_42_dataInArray_0 <= Buffer_27_dataOutArray_0;

	Buffer_28_clk <= clk;
	Buffer_28_rst <= rst;
	phiC_30_pValidArray_1 <= Buffer_28_validArray_0;
	Buffer_28_nReadyArray_0 <= phiC_30_readyArray_1;
	phiC_30_dataInArray_1 <= Buffer_28_dataOutArray_0;

	cst_6_clk <= clk;
	cst_6_rst <= rst;
	add_44_pValidArray_1 <= cst_6_validArray_0;
	cst_6_nReadyArray_0 <= add_44_readyArray_1;
	add_44_dataInArray_1 <= cst_6_dataOutArray_0;

	add_44_clk <= clk;
	add_44_rst <= rst;
	fork_10_pValidArray_0 <= add_44_validArray_0;
	add_44_nReadyArray_0 <= fork_10_readyArray_0;
	fork_10_dataInArray_0 <= add_44_dataOutArray_0;

	icmp_45_clk <= clk;
	icmp_45_rst <= rst;
	fork_29_pValidArray_0 <= icmp_45_validArray_0;
	icmp_45_nReadyArray_0 <= fork_29_readyArray_0;
	fork_29_dataInArray_0 <= icmp_45_dataOutArray_0;

	phi_n9_clk <= clk;
	phi_n9_rst <= rst;
	add_44_pValidArray_0 <= phi_n9_validArray_0;
	phi_n9_nReadyArray_0 <= add_44_readyArray_0;
	add_44_dataInArray_0 <= phi_n9_dataOutArray_0;

	phi_n10_clk <= clk;
	phi_n10_rst <= rst;
	Buffer_5_pValidArray_0 <= phi_n10_validArray_0;
	phi_n10_nReadyArray_0 <= Buffer_5_readyArray_0;
	Buffer_5_dataInArray_0 <= phi_n10_dataOutArray_0;

	phi_n11_clk <= clk;
	phi_n11_rst <= rst;
	branch_31_pValidArray_0 <= phi_n11_validArray_0;
	phi_n11_nReadyArray_0 <= branch_31_readyArray_0;
	branch_31_dataInArray_0 <= phi_n11_dataOutArray_0;

	phi_n12_clk <= clk;
	phi_n12_rst <= rst;
	branch_34_pValidArray_0 <= phi_n12_validArray_0;
	phi_n12_nReadyArray_0 <= branch_34_readyArray_0;
	branch_34_dataInArray_0 <= phi_n12_dataOutArray_0;

	fork_10_clk <= clk;
	fork_10_rst <= rst;
	icmp_45_pValidArray_0 <= fork_10_validArray_0;
	fork_10_nReadyArray_0 <= icmp_45_readyArray_0;
	icmp_45_dataInArray_0 <= fork_10_dataOutArray_0;
	branch_32_pValidArray_0 <= fork_10_validArray_1;
	fork_10_nReadyArray_1 <= branch_32_readyArray_0;
	branch_32_dataInArray_0 <= fork_10_dataOutArray_1;

	fork_15_clk <= clk;
	fork_15_rst <= rst;
	icmp_45_pValidArray_1 <= fork_15_validArray_0;
	fork_15_nReadyArray_0 <= icmp_45_readyArray_1;
	icmp_45_dataInArray_1 <= fork_15_dataOutArray_0;
	branch_33_pValidArray_0 <= fork_15_validArray_1;
	fork_15_nReadyArray_1 <= branch_33_readyArray_0;
	branch_33_dataInArray_0 <= fork_15_dataOutArray_1;

	branch_31_clk <= clk;
	branch_31_rst <= rst;
	phi_n6_pValidArray_1 <= branch_31_validArray_0;
	branch_31_nReadyArray_0 <= phi_n6_readyArray_1;
	phi_n6_dataInArray_1 <= branch_31_dataOutArray_0;
	sink_21_pValidArray_0 <= branch_31_validArray_1;
	branch_31_nReadyArray_1 <= sink_21_readyArray_0;
	sink_21_dataInArray_0 <= branch_31_dataOutArray_1;

	branch_32_clk <= clk;
	branch_32_rst <= rst;
	phi_11_pValidArray_2 <= branch_32_validArray_0;
	branch_32_nReadyArray_0 <= phi_11_readyArray_2;
	phi_11_dataInArray_2 <= branch_32_dataOutArray_0;
	sink_22_pValidArray_0 <= branch_32_validArray_1;
	branch_32_nReadyArray_1 <= sink_22_readyArray_0;
	sink_22_dataInArray_0 <= branch_32_dataOutArray_1;

	branch_33_clk <= clk;
	branch_33_rst <= rst;
	phi_n7_pValidArray_1 <= branch_33_validArray_0;
	branch_33_nReadyArray_0 <= phi_n7_readyArray_1;
	phi_n7_dataInArray_1 <= branch_33_dataOutArray_0;
	Buffer_21_pValidArray_0 <= branch_33_validArray_1;
	branch_33_nReadyArray_1 <= Buffer_21_readyArray_0;
	Buffer_21_dataInArray_0 <= branch_33_dataOutArray_1;

	branch_34_clk <= clk;
	branch_34_rst <= rst;
	Buffer_22_pValidArray_0 <= branch_34_validArray_0;
	branch_34_nReadyArray_0 <= Buffer_22_readyArray_0;
	Buffer_22_dataInArray_0 <= branch_34_dataOutArray_0;
	Buffer_23_pValidArray_0 <= branch_34_validArray_1;
	branch_34_nReadyArray_1 <= Buffer_23_readyArray_0;
	Buffer_23_dataInArray_0 <= branch_34_dataOutArray_1;

	fork_29_clk <= clk;
	fork_29_rst <= rst;
	branch_34_pValidArray_1 <= fork_29_validArray_0;
	fork_29_nReadyArray_0 <= branch_34_readyArray_1;
	branch_34_dataInArray_1 <= fork_29_dataOutArray_0;
	branch_33_pValidArray_1 <= fork_29_validArray_1;
	fork_29_nReadyArray_1 <= branch_33_readyArray_1;
	branch_33_dataInArray_1 <= fork_29_dataOutArray_1;
	branch_32_pValidArray_1 <= fork_29_validArray_2;
	fork_29_nReadyArray_2 <= branch_32_readyArray_1;
	branch_32_dataInArray_1 <= fork_29_dataOutArray_2;
	branch_31_pValidArray_1 <= fork_29_validArray_3;
	fork_29_nReadyArray_3 <= branch_31_readyArray_1;
	branch_31_dataInArray_1 <= fork_29_dataOutArray_3;
	branchC_43_pValidArray_1 <= fork_29_validArray_4;
	fork_29_nReadyArray_4 <= branchC_43_readyArray_1;
	branchC_43_dataInArray_1 <= fork_29_dataOutArray_4;

	phiC_31_clk <= clk;
	phiC_31_rst <= rst;
	branchC_43_pValidArray_0 <= phiC_31_validArray_0;
	phiC_31_nReadyArray_0 <= branchC_43_readyArray_0;
	branchC_43_dataInArray_0 <= phiC_31_dataOutArray_0;

	branchC_43_clk <= clk;
	branchC_43_rst <= rst;
	Buffer_29_pValidArray_0 <= branchC_43_validArray_0;
	branchC_43_nReadyArray_0 <= Buffer_29_readyArray_0;
	Buffer_29_dataInArray_0 <= branchC_43_dataOutArray_0;
	Buffer_30_pValidArray_0 <= branchC_43_validArray_1;
	branchC_43_nReadyArray_1 <= Buffer_30_readyArray_0;
	Buffer_30_dataInArray_0 <= branchC_43_dataOutArray_1;

	source_4_clk <= clk;
	source_4_rst <= rst;
	cst_6_pValidArray_0 <= source_4_validArray_0;
	source_4_nReadyArray_0 <= cst_6_readyArray_0;
	cst_6_dataInArray_0 <= "00000000000000000000000000000001";

	Buffer_5_clk <= clk;
	Buffer_5_rst <= rst;
	fork_15_pValidArray_0 <= Buffer_5_validArray_0;
	Buffer_5_nReadyArray_0 <= fork_15_readyArray_0;
	fork_15_dataInArray_0 <= Buffer_5_dataOutArray_0;

	Buffer_21_clk <= clk;
	Buffer_21_rst <= rst;
	phi_n1_pValidArray_1 <= Buffer_21_validArray_0;
	Buffer_21_nReadyArray_0 <= phi_n1_readyArray_1;
	phi_n1_dataInArray_1 <= Buffer_21_dataOutArray_0;

	Buffer_22_clk <= clk;
	Buffer_22_rst <= rst;
	phi_n8_pValidArray_1 <= Buffer_22_validArray_0;
	Buffer_22_nReadyArray_0 <= phi_n8_readyArray_1;
	phi_n8_dataInArray_1 <= Buffer_22_dataOutArray_0;

	Buffer_23_clk <= clk;
	Buffer_23_rst <= rst;
	phi_n0_pValidArray_1 <= Buffer_23_validArray_0;
	Buffer_23_nReadyArray_0 <= phi_n0_readyArray_1;
	phi_n0_dataInArray_1 <= Buffer_23_dataOutArray_0;

	Buffer_29_clk <= clk;
	Buffer_29_rst <= rst;
	phiC_28_pValidArray_1 <= Buffer_29_validArray_0;
	Buffer_29_nReadyArray_0 <= phiC_28_readyArray_1;
	phiC_28_dataInArray_1 <= Buffer_29_dataOutArray_0;

	Buffer_30_clk <= clk;
	Buffer_30_rst <= rst;
	phiC_32_pValidArray_1 <= Buffer_30_validArray_0;
	Buffer_30_nReadyArray_0 <= phiC_32_readyArray_1;
	phiC_32_dataInArray_1 <= Buffer_30_dataOutArray_0;

	cst_7_clk <= clk;
	cst_7_rst <= rst;
	add_47_pValidArray_1 <= cst_7_validArray_0;
	cst_7_nReadyArray_0 <= add_47_readyArray_1;
	add_47_dataInArray_1 <= cst_7_dataOutArray_0;

	add_47_clk <= clk;
	add_47_rst <= rst;
	fork_11_pValidArray_0 <= add_47_validArray_0;
	add_47_nReadyArray_0 <= fork_11_readyArray_0;
	fork_11_dataInArray_0 <= add_47_dataOutArray_0;

	cst_8_clk <= clk;
	cst_8_rst <= rst;
	icmp_48_pValidArray_1 <= cst_8_validArray_0;
	cst_8_nReadyArray_0 <= icmp_48_readyArray_1;
	icmp_48_dataInArray_1 <= cst_8_dataOutArray_0;

	icmp_48_clk <= clk;
	icmp_48_rst <= rst;
	fork_30_pValidArray_0 <= icmp_48_validArray_0;
	icmp_48_nReadyArray_0 <= fork_30_readyArray_0;
	fork_30_dataInArray_0 <= icmp_48_dataOutArray_0;

	phi_n0_clk <= clk;
	phi_n0_rst <= rst;
	add_47_pValidArray_0 <= phi_n0_validArray_0;
	phi_n0_nReadyArray_0 <= add_47_readyArray_0;
	add_47_dataInArray_0 <= phi_n0_dataOutArray_0;

	phi_n1_clk <= clk;
	phi_n1_rst <= rst;
	branch_35_pValidArray_0 <= phi_n1_validArray_0;
	phi_n1_nReadyArray_0 <= branch_35_readyArray_0;
	branch_35_dataInArray_0 <= phi_n1_dataOutArray_0;

	fork_11_clk <= clk;
	fork_11_rst <= rst;
	icmp_48_pValidArray_0 <= fork_11_validArray_0;
	fork_11_nReadyArray_0 <= icmp_48_readyArray_0;
	icmp_48_dataInArray_0 <= fork_11_dataOutArray_0;
	branch_36_pValidArray_0 <= fork_11_validArray_1;
	fork_11_nReadyArray_1 <= branch_36_readyArray_0;
	branch_36_dataInArray_0 <= fork_11_dataOutArray_1;

	branch_35_clk <= clk;
	branch_35_rst <= rst;
	phi_2_pValidArray_2 <= branch_35_validArray_0;
	branch_35_nReadyArray_0 <= phi_2_readyArray_2;
	phi_2_dataInArray_2 <= branch_35_dataOutArray_0;
	sink_23_pValidArray_0 <= branch_35_validArray_1;
	branch_35_nReadyArray_1 <= sink_23_readyArray_0;
	sink_23_dataInArray_0 <= branch_35_dataOutArray_1;

	branch_36_clk <= clk;
	branch_36_rst <= rst;
	phi_1_pValidArray_2 <= branch_36_validArray_0;
	branch_36_nReadyArray_0 <= phi_1_readyArray_2;
	phi_1_dataInArray_2 <= branch_36_dataOutArray_0;
	sink_24_pValidArray_0 <= branch_36_validArray_1;
	branch_36_nReadyArray_1 <= sink_24_readyArray_0;
	sink_24_dataInArray_0 <= branch_36_dataOutArray_1;

	fork_30_clk <= clk;
	fork_30_rst <= rst;
	branch_36_pValidArray_1 <= fork_30_validArray_0;
	fork_30_nReadyArray_0 <= branch_36_readyArray_1;
	branch_36_dataInArray_1 <= fork_30_dataOutArray_0;
	branch_35_pValidArray_1 <= fork_30_validArray_1;
	fork_30_nReadyArray_1 <= branch_35_readyArray_1;
	branch_35_dataInArray_1 <= fork_30_dataOutArray_1;
	branchC_44_pValidArray_1 <= fork_30_validArray_2;
	fork_30_nReadyArray_2 <= branchC_44_readyArray_1;
	branchC_44_dataInArray_1 <= fork_30_dataOutArray_2;

	phiC_32_clk <= clk;
	phiC_32_rst <= rst;
	branchC_44_pValidArray_0 <= phiC_32_validArray_0;
	phiC_32_nReadyArray_0 <= branchC_44_readyArray_0;
	branchC_44_dataInArray_0 <= phiC_32_dataOutArray_0;

	branchC_44_clk <= clk;
	branchC_44_rst <= rst;
	phiC_26_pValidArray_1 <= branchC_44_validArray_0;
	branchC_44_nReadyArray_0 <= phiC_26_readyArray_1;
	phiC_26_dataInArray_1 <= branchC_44_dataOutArray_0;
	Buffer_31_pValidArray_0 <= branchC_44_validArray_1;
	branchC_44_nReadyArray_1 <= Buffer_31_readyArray_0;
	Buffer_31_dataInArray_0 <= branchC_44_dataOutArray_1;

	source_5_clk <= clk;
	source_5_rst <= rst;
	cst_7_pValidArray_0 <= source_5_validArray_0;
	source_5_nReadyArray_0 <= cst_7_readyArray_0;
	cst_7_dataInArray_0 <= "00000000000000000000000000000001";

	source_6_clk <= clk;
	source_6_rst <= rst;
	cst_8_pValidArray_0 <= source_6_validArray_0;
	source_6_nReadyArray_0 <= cst_8_readyArray_0;
	cst_8_dataInArray_0 <= "00000000000000000000000001100100";

	Buffer_31_clk <= clk;
	Buffer_31_rst <= rst;
	phiC_33_pValidArray_0 <= Buffer_31_validArray_0;
	Buffer_31_nReadyArray_0 <= phiC_33_readyArray_0;
	phiC_33_dataInArray_0 <= Buffer_31_dataOutArray_0;

	ret_0_clk <= clk;
	ret_0_rst <= rst;
	end_0_pValidArray_7 <= ret_0_validArray_0;
	ret_0_nReadyArray_0 <= end_0_readyArray_7;
	end_0_dataInArray_7 <= ret_0_dataOutArray_0;

	phiC_33_clk <= clk;
	phiC_33_rst <= rst;
	ret_0_pValidArray_0 <= phiC_33_validArray_0;
	phiC_33_nReadyArray_0 <= ret_0_readyArray_0;
	ret_0_dataInArray_0 <= phiC_33_dataOutArray_0;

LSQ_C: entity work.LSQ_C
port map (
	clock => LSQ_C_clk,
	reset => LSQ_C_rst,
	io_memIsReadyForLoads => LSQ_C_load_ready,
	io_memIsReadyForStores => LSQ_C_store_ready,
	io_storeDataOut => LSQ_C_dout0,
	io_storeAddrOut => LSQ_C_address0,
	io_storeEnable => LSQ_C_we0_ce0,
	io_loadDataIn => LSQ_C_din1,
	io_loadAddrOut => LSQ_C_address1,
	io_loadEnable => LSQ_C_ce1,
	io_bbReadyToPrevs_0 => LSQ_C_readyArray_0,
	io_bbpValids_0 => LSQ_C_pValidArray_0,
	io_rdPortsPrev_0_ready => LSQ_C_readyArray_1,
	io_rdPortsPrev_0_valid => LSQ_C_pValidArray_1,
	io_rdPortsPrev_0_bits => LSQ_C_dataInArray_1,
	io_wrAddrPorts_0_ready => LSQ_C_readyArray_2,
	io_wrAddrPorts_0_valid => LSQ_C_pValidArray_2,
	io_wrAddrPorts_0_bits => LSQ_C_dataInArray_2,
	io_wrDataPorts_0_ready => LSQ_C_readyArray_3,
	io_wrDataPorts_0_valid => LSQ_C_pValidArray_3,
	io_wrDataPorts_0_bits => LSQ_C_dataInArray_3,
	io_rdPortsNext_0_ready => LSQ_C_nReadyArray_0,
	io_rdPortsNext_0_valid => LSQ_C_validArray_0,
	io_rdPortsNext_0_bits => LSQ_C_dataOutArray_0,
	io_Empty_Valid => LSQ_C_validArray_1

);

MC_A_ptr: entity work.MemCont(arch) generic map (32,32,1,1,1)
port map (
	clk => MC_A_ptr_clk,
	rst => MC_A_ptr_rst,
	io_storeDataOut => A_ptr_dout0,
	io_storeAddrOut => A_ptr_address0,
	io_storeEnable => MC_A_ptr_we0_ce0,
	io_loadDataIn => A_ptr_din1,
	io_loadAddrOut => A_ptr_address1,
	io_loadEnable => A_ptr_ce1,
	io_bbReadyToPrevs(0) => MC_A_ptr_readyArray_1,
	io_bbpValids(0) => '0',
	io_bb_stCountArray(0) => x"00000000",
	io_rdPortsPrev_ready(0) => MC_A_ptr_readyArray_0,
	io_rdPortsPrev_valid(0) => MC_A_ptr_pValidArray_0,
	io_rdPortsPrev_bits(0) => MC_A_ptr_dataInArray_0,
	io_wrAddrPorts_ready(0) => MC_A_ptr_readyArray_2,
	io_wrAddrPorts_valid(0) => MC_A_ptr_pValidArray_2,
	io_wrAddrPorts_bits(0) => MC_A_ptr_dataInArray_2,
	io_wrDataPorts_ready(0) => MC_A_ptr_readyArray_3,
	io_wrDataPorts_valid(0) => MC_A_ptr_pValidArray_3,
	io_wrDataPorts_bits(0) => MC_A_ptr_dataInArray_3,
	io_rdPortsNext_ready(0) => MC_A_ptr_nReadyArray_0,
	io_rdPortsNext_valid(0) => MC_A_ptr_validArray_0,
	io_rdPortsNext_bits(0) => MC_A_ptr_dataOutArray_0,
	io_Empty_Valid => MC_A_ptr_validArray_1,
	io_Empty_Ready => MC_A_ptr_nReadyArray_1

);

MC_A_id: entity work.MemCont(arch) generic map (32,32,1,1,1)
port map (
	clk => MC_A_id_clk,
	rst => MC_A_id_rst,
	io_storeDataOut => A_id_dout0,
	io_storeAddrOut => A_id_address0,
	io_storeEnable => MC_A_id_we0_ce0,
	io_loadDataIn => A_id_din1,
	io_loadAddrOut => A_id_address1,
	io_loadEnable => A_id_ce1,
	io_bbReadyToPrevs(0) => MC_A_id_readyArray_1,
	io_bbpValids(0) => '0',
	io_bb_stCountArray(0) => x"00000000",
	io_rdPortsPrev_ready(0) => MC_A_id_readyArray_0,
	io_rdPortsPrev_valid(0) => MC_A_id_pValidArray_0,
	io_rdPortsPrev_bits(0) => MC_A_id_dataInArray_0,
	io_wrAddrPorts_ready(0) => MC_A_id_readyArray_2,
	io_wrAddrPorts_valid(0) => MC_A_id_pValidArray_2,
	io_wrAddrPorts_bits(0) => MC_A_id_dataInArray_2,
	io_wrDataPorts_ready(0) => MC_A_id_readyArray_3,
	io_wrDataPorts_valid(0) => MC_A_id_pValidArray_3,
	io_wrDataPorts_bits(0) => MC_A_id_dataInArray_3,
	io_rdPortsNext_ready(0) => MC_A_id_nReadyArray_0,
	io_rdPortsNext_valid(0) => MC_A_id_validArray_0,
	io_rdPortsNext_bits(0) => MC_A_id_dataOutArray_0,
	io_Empty_Valid => MC_A_id_validArray_1,
	io_Empty_Ready => MC_A_id_nReadyArray_1

);

MC_A_val: entity work.MemCont(arch) generic map (32,32,1,1,1)
port map (
	clk => MC_A_val_clk,
	rst => MC_A_val_rst,
	io_storeDataOut => A_val_dout0,
	io_storeAddrOut => A_val_address0,
	io_storeEnable => MC_A_val_we0_ce0,
	io_loadDataIn => A_val_din1,
	io_loadAddrOut => A_val_address1,
	io_loadEnable => A_val_ce1,
	io_bbReadyToPrevs(0) => MC_A_val_readyArray_1,
	io_bbpValids(0) => '0',
	io_bb_stCountArray(0) => x"00000000",
	io_rdPortsPrev_ready(0) => MC_A_val_readyArray_0,
	io_rdPortsPrev_valid(0) => MC_A_val_pValidArray_0,
	io_rdPortsPrev_bits(0) => MC_A_val_dataInArray_0,
	io_wrAddrPorts_ready(0) => MC_A_val_readyArray_2,
	io_wrAddrPorts_valid(0) => MC_A_val_pValidArray_2,
	io_wrAddrPorts_bits(0) => MC_A_val_dataInArray_2,
	io_wrDataPorts_ready(0) => MC_A_val_readyArray_3,
	io_wrDataPorts_valid(0) => MC_A_val_pValidArray_3,
	io_wrDataPorts_bits(0) => MC_A_val_dataInArray_3,
	io_rdPortsNext_ready(0) => MC_A_val_nReadyArray_0,
	io_rdPortsNext_valid(0) => MC_A_val_validArray_0,
	io_rdPortsNext_bits(0) => MC_A_val_dataOutArray_0,
	io_Empty_Valid => MC_A_val_validArray_1,
	io_Empty_Ready => MC_A_val_nReadyArray_1

);

MC_B_ptr: entity work.MemCont(arch) generic map (32,32,1,2,1)
port map (
	clk => MC_B_ptr_clk,
	rst => MC_B_ptr_rst,
	io_storeDataOut => B_ptr_dout0,
	io_storeAddrOut => B_ptr_address0,
	io_storeEnable => MC_B_ptr_we0_ce0,
	io_loadDataIn => B_ptr_din1,
	io_loadAddrOut => B_ptr_address1,
	io_loadEnable => B_ptr_ce1,
	io_bbReadyToPrevs(0) => MC_B_ptr_readyArray_2,
	io_bbpValids(0) => '0',
	io_bb_stCountArray(0) => x"00000000",
	io_rdPortsPrev_ready(0) => MC_B_ptr_readyArray_0,
	io_rdPortsPrev_ready(1) => MC_B_ptr_readyArray_1,
	io_rdPortsPrev_valid(0) => MC_B_ptr_pValidArray_0,
	io_rdPortsPrev_valid(1) => MC_B_ptr_pValidArray_1,
	io_rdPortsPrev_bits(0) => MC_B_ptr_dataInArray_0,
	io_rdPortsPrev_bits(1) => MC_B_ptr_dataInArray_1,
	io_wrAddrPorts_ready(0) => MC_B_ptr_readyArray_3,
	io_wrAddrPorts_valid(0) => MC_B_ptr_pValidArray_3,
	io_wrAddrPorts_bits(0) => MC_B_ptr_dataInArray_3,
	io_wrDataPorts_ready(0) => MC_B_ptr_readyArray_4,
	io_wrDataPorts_valid(0) => MC_B_ptr_pValidArray_4,
	io_wrDataPorts_bits(0) => MC_B_ptr_dataInArray_4,
	io_rdPortsNext_ready(0) => MC_B_ptr_nReadyArray_0,
	io_rdPortsNext_ready(1) => MC_B_ptr_nReadyArray_1,
	io_rdPortsNext_valid(0) => MC_B_ptr_validArray_0,
	io_rdPortsNext_valid(1) => MC_B_ptr_validArray_1,
	io_rdPortsNext_bits(0) => MC_B_ptr_dataOutArray_0,
	io_rdPortsNext_bits(1) => MC_B_ptr_dataOutArray_1,
	io_Empty_Valid => MC_B_ptr_validArray_2,
	io_Empty_Ready => MC_B_ptr_nReadyArray_2

);

MC_B_id: entity work.MemCont(arch) generic map (32,32,1,1,1)
port map (
	clk => MC_B_id_clk,
	rst => MC_B_id_rst,
	io_storeDataOut => B_id_dout0,
	io_storeAddrOut => B_id_address0,
	io_storeEnable => MC_B_id_we0_ce0,
	io_loadDataIn => B_id_din1,
	io_loadAddrOut => B_id_address1,
	io_loadEnable => B_id_ce1,
	io_bbReadyToPrevs(0) => MC_B_id_readyArray_1,
	io_bbpValids(0) => '0',
	io_bb_stCountArray(0) => x"00000000",
	io_rdPortsPrev_ready(0) => MC_B_id_readyArray_0,
	io_rdPortsPrev_valid(0) => MC_B_id_pValidArray_0,
	io_rdPortsPrev_bits(0) => MC_B_id_dataInArray_0,
	io_wrAddrPorts_ready(0) => MC_B_id_readyArray_2,
	io_wrAddrPorts_valid(0) => MC_B_id_pValidArray_2,
	io_wrAddrPorts_bits(0) => MC_B_id_dataInArray_2,
	io_wrDataPorts_ready(0) => MC_B_id_readyArray_3,
	io_wrDataPorts_valid(0) => MC_B_id_pValidArray_3,
	io_wrDataPorts_bits(0) => MC_B_id_dataInArray_3,
	io_rdPortsNext_ready(0) => MC_B_id_nReadyArray_0,
	io_rdPortsNext_valid(0) => MC_B_id_validArray_0,
	io_rdPortsNext_bits(0) => MC_B_id_dataOutArray_0,
	io_Empty_Valid => MC_B_id_validArray_1,
	io_Empty_Ready => MC_B_id_nReadyArray_1

);

MC_B_val: entity work.MemCont(arch) generic map (32,32,1,1,1)
port map (
	clk => MC_B_val_clk,
	rst => MC_B_val_rst,
	io_storeDataOut => B_val_dout0,
	io_storeAddrOut => B_val_address0,
	io_storeEnable => MC_B_val_we0_ce0,
	io_loadDataIn => B_val_din1,
	io_loadAddrOut => B_val_address1,
	io_loadEnable => B_val_ce1,
	io_bbReadyToPrevs(0) => MC_B_val_readyArray_1,
	io_bbpValids(0) => '0',
	io_bb_stCountArray(0) => x"00000000",
	io_rdPortsPrev_ready(0) => MC_B_val_readyArray_0,
	io_rdPortsPrev_valid(0) => MC_B_val_pValidArray_0,
	io_rdPortsPrev_bits(0) => MC_B_val_dataInArray_0,
	io_wrAddrPorts_ready(0) => MC_B_val_readyArray_2,
	io_wrAddrPorts_valid(0) => MC_B_val_pValidArray_2,
	io_wrAddrPorts_bits(0) => MC_B_val_dataInArray_2,
	io_wrDataPorts_ready(0) => MC_B_val_readyArray_3,
	io_wrDataPorts_valid(0) => MC_B_val_pValidArray_3,
	io_wrDataPorts_bits(0) => MC_B_val_dataInArray_3,
	io_rdPortsNext_ready(0) => MC_B_val_nReadyArray_0,
	io_rdPortsNext_valid(0) => MC_B_val_validArray_0,
	io_rdPortsNext_bits(0) => MC_B_val_dataOutArray_0,
	io_Empty_Valid => MC_B_val_validArray_1,
	io_Empty_Ready => MC_B_val_nReadyArray_1

);

end_0: entity work.end_node(arch) generic map (1,7,1,1,1)
port map (
	clk => end_0_clk,
	rst => end_0_rst,
	dataInArray(0) => end_0_dataInArray_7,
	eValidArray(0) => end_0_pValidArray_0,
	eValidArray(1) => end_0_pValidArray_1,
	eValidArray(2) => end_0_pValidArray_2,
	eValidArray(3) => end_0_pValidArray_3,
	eValidArray(4) => end_0_pValidArray_4,
	eValidArray(5) => end_0_pValidArray_5,
	eValidArray(6) => end_0_pValidArray_6,
	pValidArray(0) => end_0_pValidArray_7,
	eReadyArray(0) => end_0_readyArray_0,
	eReadyArray(1) => end_0_readyArray_1,
	eReadyArray(2) => end_0_readyArray_2,
	eReadyArray(3) => end_0_readyArray_3,
	eReadyArray(4) => end_0_readyArray_4,
	eReadyArray(5) => end_0_readyArray_5,
	eReadyArray(6) => end_0_readyArray_6,
	readyArray(0) => end_0_readyArray_7,
	dataOutArray(0) => end_0_dataOutArray_0,
	validArray(0) => end_0_validArray_0,
	nReadyArray(0) => end_0_nReadyArray_0
);

sink_0: entity work.sink(arch) generic map (1,0,32,32)
port map (
	clk => sink_0_clk,
	rst => sink_0_rst,
	dataInArray(0) => sink_0_dataInArray_0,
	pValidArray(0) => sink_0_pValidArray_0,
	readyArray(0) => sink_0_readyArray_0
);

sink_1: entity work.sink(arch) generic map (1,0,32,32)
port map (
	clk => sink_1_clk,
	rst => sink_1_rst,
	dataInArray(0) => sink_1_dataInArray_0,
	pValidArray(0) => sink_1_pValidArray_0,
	readyArray(0) => sink_1_readyArray_0
);

sink_2: entity work.sink(arch) generic map (1,0,32,32)
port map (
	clk => sink_2_clk,
	rst => sink_2_rst,
	dataInArray(0) => sink_2_dataInArray_0,
	pValidArray(0) => sink_2_pValidArray_0,
	readyArray(0) => sink_2_readyArray_0
);

sink_3: entity work.sink(arch) generic map (1,0,32,32)
port map (
	clk => sink_3_clk,
	rst => sink_3_rst,
	dataInArray(0) => sink_3_dataInArray_0,
	pValidArray(0) => sink_3_pValidArray_0,
	readyArray(0) => sink_3_readyArray_0
);

sink_4: entity work.sink(arch) generic map (1,0,32,32)
port map (
	clk => sink_4_clk,
	rst => sink_4_rst,
	dataInArray(0) => sink_4_dataInArray_0,
	pValidArray(0) => sink_4_pValidArray_0,
	readyArray(0) => sink_4_readyArray_0
);

sink_5: entity work.sink(arch) generic map (1,0,32,32)
port map (
	clk => sink_5_clk,
	rst => sink_5_rst,
	dataInArray(0) => sink_5_dataInArray_0,
	pValidArray(0) => sink_5_pValidArray_0,
	readyArray(0) => sink_5_readyArray_0
);

sink_6: entity work.sink(arch) generic map (1,0,32,32)
port map (
	clk => sink_6_clk,
	rst => sink_6_rst,
	dataInArray(0) => sink_6_dataInArray_0,
	pValidArray(0) => sink_6_pValidArray_0,
	readyArray(0) => sink_6_readyArray_0
);

sink_7: entity work.sink(arch) generic map (1,0,32,32)
port map (
	clk => sink_7_clk,
	rst => sink_7_rst,
	dataInArray(0) => sink_7_dataInArray_0,
	pValidArray(0) => sink_7_pValidArray_0,
	readyArray(0) => sink_7_readyArray_0
);

sink_8: entity work.sink(arch) generic map (1,0,32,32)
port map (
	clk => sink_8_clk,
	rst => sink_8_rst,
	dataInArray(0) => sink_8_dataInArray_0,
	pValidArray(0) => sink_8_pValidArray_0,
	readyArray(0) => sink_8_readyArray_0
);

sink_9: entity work.sink(arch) generic map (1,0,32,32)
port map (
	clk => sink_9_clk,
	rst => sink_9_rst,
	dataInArray(0) => sink_9_dataInArray_0,
	pValidArray(0) => sink_9_pValidArray_0,
	readyArray(0) => sink_9_readyArray_0
);

sink_10: entity work.sink(arch) generic map (1,0,32,32)
port map (
	clk => sink_10_clk,
	rst => sink_10_rst,
	dataInArray(0) => sink_10_dataInArray_0,
	pValidArray(0) => sink_10_pValidArray_0,
	readyArray(0) => sink_10_readyArray_0
);

sink_11: entity work.sink(arch) generic map (1,0,32,32)
port map (
	clk => sink_11_clk,
	rst => sink_11_rst,
	dataInArray(0) => sink_11_dataInArray_0,
	pValidArray(0) => sink_11_pValidArray_0,
	readyArray(0) => sink_11_readyArray_0
);

sink_12: entity work.sink(arch) generic map (1,0,32,32)
port map (
	clk => sink_12_clk,
	rst => sink_12_rst,
	dataInArray(0) => sink_12_dataInArray_0,
	pValidArray(0) => sink_12_pValidArray_0,
	readyArray(0) => sink_12_readyArray_0
);

sink_13: entity work.sink(arch) generic map (1,0,32,32)
port map (
	clk => sink_13_clk,
	rst => sink_13_rst,
	dataInArray(0) => sink_13_dataInArray_0,
	pValidArray(0) => sink_13_pValidArray_0,
	readyArray(0) => sink_13_readyArray_0
);

sink_14: entity work.sink(arch) generic map (1,0,32,32)
port map (
	clk => sink_14_clk,
	rst => sink_14_rst,
	dataInArray(0) => sink_14_dataInArray_0,
	pValidArray(0) => sink_14_pValidArray_0,
	readyArray(0) => sink_14_readyArray_0
);

sink_15: entity work.sink(arch) generic map (1,0,32,32)
port map (
	clk => sink_15_clk,
	rst => sink_15_rst,
	dataInArray(0) => sink_15_dataInArray_0,
	pValidArray(0) => sink_15_pValidArray_0,
	readyArray(0) => sink_15_readyArray_0
);

sink_16: entity work.sink(arch) generic map (1,0,32,32)
port map (
	clk => sink_16_clk,
	rst => sink_16_rst,
	dataInArray(0) => sink_16_dataInArray_0,
	pValidArray(0) => sink_16_pValidArray_0,
	readyArray(0) => sink_16_readyArray_0
);

sink_17: entity work.sink(arch) generic map (1,0,32,32)
port map (
	clk => sink_17_clk,
	rst => sink_17_rst,
	dataInArray(0) => sink_17_dataInArray_0,
	pValidArray(0) => sink_17_pValidArray_0,
	readyArray(0) => sink_17_readyArray_0
);

sink_18: entity work.sink(arch) generic map (1,0,32,32)
port map (
	clk => sink_18_clk,
	rst => sink_18_rst,
	dataInArray(0) => sink_18_dataInArray_0,
	pValidArray(0) => sink_18_pValidArray_0,
	readyArray(0) => sink_18_readyArray_0
);

sink_19: entity work.sink(arch) generic map (1,0,32,32)
port map (
	clk => sink_19_clk,
	rst => sink_19_rst,
	dataInArray(0) => sink_19_dataInArray_0,
	pValidArray(0) => sink_19_pValidArray_0,
	readyArray(0) => sink_19_readyArray_0
);

sink_20: entity work.sink(arch) generic map (1,0,32,32)
port map (
	clk => sink_20_clk,
	rst => sink_20_rst,
	dataInArray(0) => sink_20_dataInArray_0,
	pValidArray(0) => sink_20_pValidArray_0,
	readyArray(0) => sink_20_readyArray_0
);

sink_21: entity work.sink(arch) generic map (1,0,32,32)
port map (
	clk => sink_21_clk,
	rst => sink_21_rst,
	dataInArray(0) => sink_21_dataInArray_0,
	pValidArray(0) => sink_21_pValidArray_0,
	readyArray(0) => sink_21_readyArray_0
);

sink_22: entity work.sink(arch) generic map (1,0,32,32)
port map (
	clk => sink_22_clk,
	rst => sink_22_rst,
	dataInArray(0) => sink_22_dataInArray_0,
	pValidArray(0) => sink_22_pValidArray_0,
	readyArray(0) => sink_22_readyArray_0
);

sink_23: entity work.sink(arch) generic map (1,0,32,32)
port map (
	clk => sink_23_clk,
	rst => sink_23_rst,
	dataInArray(0) => sink_23_dataInArray_0,
	pValidArray(0) => sink_23_pValidArray_0,
	readyArray(0) => sink_23_readyArray_0
);

sink_24: entity work.sink(arch) generic map (1,0,32,32)
port map (
	clk => sink_24_clk,
	rst => sink_24_rst,
	dataInArray(0) => sink_24_dataInArray_0,
	pValidArray(0) => sink_24_pValidArray_0,
	readyArray(0) => sink_24_readyArray_0
);

sink_25: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_25_clk,
	rst => sink_25_rst,
	dataInArray(0) => sink_25_dataInArray_0,
	pValidArray(0) => sink_25_pValidArray_0,
	readyArray(0) => sink_25_readyArray_0
);

sink_26: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_26_clk,
	rst => sink_26_rst,
	dataInArray(0) => sink_26_dataInArray_0,
	pValidArray(0) => sink_26_pValidArray_0,
	readyArray(0) => sink_26_readyArray_0
);

sink_27: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_27_clk,
	rst => sink_27_rst,
	dataInArray(0) => sink_27_dataInArray_0,
	pValidArray(0) => sink_27_pValidArray_0,
	readyArray(0) => sink_27_readyArray_0
);

brCst_block1: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => brCst_block1_clk,
	rst => brCst_block1_rst,
	dataInArray(0) => brCst_block1_dataInArray_0,
	pValidArray(0) => brCst_block1_pValidArray_0,
	readyArray(0) => brCst_block1_readyArray_0,
	nReadyArray(0) => brCst_block1_nReadyArray_0,
	validArray(0) => brCst_block1_validArray_0,
	dataOutArray(0) => brCst_block1_dataOutArray_0
);

cst_0: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_0_clk,
	rst => cst_0_rst,
	dataInArray(0) => cst_0_dataInArray_0,
	pValidArray(0) => cst_0_pValidArray_0,
	readyArray(0) => cst_0_readyArray_0,
	nReadyArray(0) => cst_0_nReadyArray_0,
	validArray(0) => cst_0_validArray_0,
	dataOutArray(0) => cst_0_dataOutArray_0
);

cst_1: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_1_clk,
	rst => cst_1_rst,
	dataInArray(0) => cst_1_dataInArray_0,
	pValidArray(0) => cst_1_pValidArray_0,
	readyArray(0) => cst_1_readyArray_0,
	nReadyArray(0) => cst_1_nReadyArray_0,
	validArray(0) => cst_1_validArray_0,
	dataOutArray(0) => cst_1_dataOutArray_0
);

branch_0: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_0_clk,
	rst => branch_0_rst,
	dataInArray(0) => branch_0_dataInArray_0,
	Condition(0) => branch_0_dataInArray_1,
	pValidArray(0) => branch_0_pValidArray_0,
	pValidArray(1) => branch_0_pValidArray_1,
	readyArray(0) => branch_0_readyArray_0,
	readyArray(1) => branch_0_readyArray_1,
	nReadyArray(0) => branch_0_nReadyArray_0,
	nReadyArray(1) => branch_0_nReadyArray_1,
	validArray(0) => branch_0_validArray_0,
	validArray(1) => branch_0_validArray_1,
	dataOutArray(0) => branch_0_dataOutArray_0,
	dataOutArray(1) => branch_0_dataOutArray_1
);

branch_1: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_1_clk,
	rst => branch_1_rst,
	dataInArray(0) => branch_1_dataInArray_0,
	Condition(0) => branch_1_dataInArray_1,
	pValidArray(0) => branch_1_pValidArray_0,
	pValidArray(1) => branch_1_pValidArray_1,
	readyArray(0) => branch_1_readyArray_0,
	readyArray(1) => branch_1_readyArray_1,
	nReadyArray(0) => branch_1_nReadyArray_0,
	nReadyArray(1) => branch_1_nReadyArray_1,
	validArray(0) => branch_1_validArray_0,
	validArray(1) => branch_1_validArray_1,
	dataOutArray(0) => branch_1_dataOutArray_0,
	dataOutArray(1) => branch_1_dataOutArray_1
);

fork_23: entity work.fork(arch) generic map (1,3,1,1)
port map (
	clk => fork_23_clk,
	rst => fork_23_rst,
	dataInArray(0) => fork_23_dataInArray_0,
	pValidArray(0) => fork_23_pValidArray_0,
	readyArray(0) => fork_23_readyArray_0,
	nReadyArray(0) => fork_23_nReadyArray_0,
	nReadyArray(1) => fork_23_nReadyArray_1,
	nReadyArray(2) => fork_23_nReadyArray_2,
	validArray(0) => fork_23_validArray_0,
	validArray(1) => fork_23_validArray_1,
	validArray(2) => fork_23_validArray_2,
	dataOutArray(0) => fork_23_dataOutArray_0,
	dataOutArray(1) => fork_23_dataOutArray_1,
	dataOutArray(2) => fork_23_dataOutArray_2
);

start_0: entity work.start_node(arch) generic map (1,1,1,1)
port map (
	clk => start_0_clk,
	rst => start_0_rst,
	dataInArray(0) => start_0_dataInArray_0,
	pValidArray(0) => start_0_pValidArray_0,
	readyArray(0) => start_0_readyArray_0,
	nReadyArray(0) => start_0_nReadyArray_0,
	validArray(0) => start_0_validArray_0,
	dataOutArray(0) => start_0_dataOutArray_0
);

forkC_32: entity work.fork(arch) generic map (1,4,1,1)
port map (
	clk => forkC_32_clk,
	rst => forkC_32_rst,
	dataInArray(0) => forkC_32_dataInArray_0,
	pValidArray(0) => forkC_32_pValidArray_0,
	readyArray(0) => forkC_32_readyArray_0,
	nReadyArray(0) => forkC_32_nReadyArray_0,
	nReadyArray(1) => forkC_32_nReadyArray_1,
	nReadyArray(2) => forkC_32_nReadyArray_2,
	nReadyArray(3) => forkC_32_nReadyArray_3,
	validArray(0) => forkC_32_validArray_0,
	validArray(1) => forkC_32_validArray_1,
	validArray(2) => forkC_32_validArray_2,
	validArray(3) => forkC_32_validArray_3,
	dataOutArray(0) => forkC_32_dataOutArray_0,
	dataOutArray(1) => forkC_32_dataOutArray_1,
	dataOutArray(2) => forkC_32_dataOutArray_2,
	dataOutArray(3) => forkC_32_dataOutArray_3
);

branchC_37: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_37_clk,
	rst => branchC_37_rst,
	dataInArray(0) => branchC_37_dataInArray_0,
	Condition(0) => branchC_37_dataInArray_1,
	pValidArray(0) => branchC_37_pValidArray_0,
	pValidArray(1) => branchC_37_pValidArray_1,
	readyArray(0) => branchC_37_readyArray_0,
	readyArray(1) => branchC_37_readyArray_1,
	nReadyArray(0) => branchC_37_nReadyArray_0,
	nReadyArray(1) => branchC_37_nReadyArray_1,
	validArray(0) => branchC_37_validArray_0,
	validArray(1) => branchC_37_validArray_1,
	dataOutArray(0) => branchC_37_dataOutArray_0,
	dataOutArray(1) => branchC_37_dataOutArray_1
);

Buffer_14: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_14_clk,
	rst => Buffer_14_rst,
	dataInArray(0) => Buffer_14_dataInArray_0,
	pValidArray(0) => Buffer_14_pValidArray_0,
	readyArray(0) => Buffer_14_readyArray_0,
	nReadyArray(0) => Buffer_14_nReadyArray_0,
	validArray(0) => Buffer_14_validArray_0,
	dataOutArray(0) => Buffer_14_dataOutArray_0
);

Buffer_15: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_15_clk,
	rst => Buffer_15_rst,
	dataInArray(0) => Buffer_15_dataInArray_0,
	pValidArray(0) => Buffer_15_pValidArray_0,
	readyArray(0) => Buffer_15_readyArray_0,
	nReadyArray(0) => Buffer_15_nReadyArray_0,
	validArray(0) => Buffer_15_validArray_0,
	dataOutArray(0) => Buffer_15_dataOutArray_0
);

Buffer_24: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_24_clk,
	rst => Buffer_24_rst,
	dataInArray(0) => Buffer_24_dataInArray_0,
	pValidArray(0) => Buffer_24_pValidArray_0,
	readyArray(0) => Buffer_24_readyArray_0,
	nReadyArray(0) => Buffer_24_nReadyArray_0,
	validArray(0) => Buffer_24_validArray_0,
	dataOutArray(0) => Buffer_24_dataOutArray_0
);

phi_1: entity work.Mux(arch) generic map (3,1,32,32,1)
port map (
	clk => phi_1_clk,
	rst => phi_1_rst,
	Condition(0) => phi_1_dataInArray_0,
	dataInArray(0) => phi_1_dataInArray_1,
	dataInArray(1) => phi_1_dataInArray_2,
	pValidArray(0) => phi_1_pValidArray_0,
	pValidArray(1) => phi_1_pValidArray_1,
	pValidArray(2) => phi_1_pValidArray_2,
	readyArray(0) => phi_1_readyArray_0,
	readyArray(1) => phi_1_readyArray_1,
	readyArray(2) => phi_1_readyArray_2,
	nReadyArray(0) => phi_1_nReadyArray_0,
	validArray(0) => phi_1_validArray_0,
	dataOutArray(0) => phi_1_dataOutArray_0
);

phi_2: entity work.Mux(arch) generic map (3,1,32,32,1)
port map (
	clk => phi_2_clk,
	rst => phi_2_rst,
	Condition(0) => phi_2_dataInArray_0,
	dataInArray(0) => phi_2_dataInArray_1,
	dataInArray(1) => phi_2_dataInArray_2,
	pValidArray(0) => phi_2_pValidArray_0,
	pValidArray(1) => phi_2_pValidArray_1,
	pValidArray(2) => phi_2_pValidArray_2,
	readyArray(0) => phi_2_readyArray_0,
	readyArray(1) => phi_2_readyArray_1,
	readyArray(2) => phi_2_readyArray_2,
	nReadyArray(0) => phi_2_nReadyArray_0,
	validArray(0) => phi_2_validArray_0,
	dataOutArray(0) => phi_2_dataOutArray_0
);

cst_2: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_2_clk,
	rst => cst_2_rst,
	dataInArray(0) => cst_2_dataInArray_0,
	pValidArray(0) => cst_2_pValidArray_0,
	readyArray(0) => cst_2_readyArray_0,
	nReadyArray(0) => cst_2_nReadyArray_0,
	validArray(0) => cst_2_validArray_0,
	dataOutArray(0) => cst_2_dataOutArray_0
);

add_3: entity work.add_op(arch) generic map (2,1,32,32)
port map (
	clk => add_3_clk,
	rst => add_3_rst,
	dataInArray(0) => add_3_dataInArray_0,
	dataInArray(1) => add_3_dataInArray_1,
	pValidArray(0) => add_3_pValidArray_0,
	pValidArray(1) => add_3_pValidArray_1,
	readyArray(0) => add_3_readyArray_0,
	readyArray(1) => add_3_readyArray_1,
	nReadyArray(0) => add_3_nReadyArray_0,
	validArray(0) => add_3_validArray_0,
	dataOutArray(0) => add_3_dataOutArray_0
);

load_6: entity work.mc_load_op(arch) generic map (2,2,32,32)
port map (
	clk => load_6_clk,
	rst => load_6_rst,
	dataInArray(0) => load_6_dataInArray_0,
	input_addr => load_6_dataInArray_1,
	pValidArray(0) => load_6_pValidArray_0,
	pValidArray(1) => load_6_pValidArray_1,
	readyArray(0) => load_6_readyArray_0,
	readyArray(1) => load_6_readyArray_1,
	nReadyArray(0) => load_6_nReadyArray_0,
	nReadyArray(1) => load_6_nReadyArray_1,
	validArray(0) => load_6_validArray_0,
	validArray(1) => load_6_validArray_1,
	dataOutArray(0) => load_6_dataOutArray_0,
	output_addr => load_6_dataOutArray_1
);

cst_3: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_3_clk,
	rst => cst_3_rst,
	dataInArray(0) => cst_3_dataInArray_0,
	pValidArray(0) => cst_3_pValidArray_0,
	readyArray(0) => cst_3_readyArray_0,
	nReadyArray(0) => cst_3_nReadyArray_0,
	validArray(0) => cst_3_validArray_0,
	dataOutArray(0) => cst_3_dataOutArray_0
);

mul_7: entity work.mul_op(arch) generic map (2,1,32,32)
port map (
	clk => mul_7_clk,
	rst => mul_7_rst,
	dataInArray(0) => mul_7_dataInArray_0,
	dataInArray(1) => mul_7_dataInArray_1,
	pValidArray(0) => mul_7_pValidArray_0,
	pValidArray(1) => mul_7_pValidArray_1,
	readyArray(0) => mul_7_readyArray_0,
	readyArray(1) => mul_7_readyArray_1,
	nReadyArray(0) => mul_7_nReadyArray_0,
	validArray(0) => mul_7_validArray_0,
	dataOutArray(0) => mul_7_dataOutArray_0
);

icmp_8: entity work.icmp_slt_op(arch) generic map (2,1,32,1)
port map (
	clk => icmp_8_clk,
	rst => icmp_8_rst,
	dataInArray(0) => icmp_8_dataInArray_0,
	dataInArray(1) => icmp_8_dataInArray_1,
	pValidArray(0) => icmp_8_pValidArray_0,
	pValidArray(1) => icmp_8_pValidArray_1,
	readyArray(0) => icmp_8_readyArray_0,
	readyArray(1) => icmp_8_readyArray_1,
	nReadyArray(0) => icmp_8_nReadyArray_0,
	validArray(0) => icmp_8_validArray_0,
	dataOutArray(0) => icmp_8_dataOutArray_0
);

fork_0: entity work.fork(arch) generic map (1,3,32,32)
port map (
	clk => fork_0_clk,
	rst => fork_0_rst,
	dataInArray(0) => fork_0_dataInArray_0,
	pValidArray(0) => fork_0_pValidArray_0,
	readyArray(0) => fork_0_readyArray_0,
	nReadyArray(0) => fork_0_nReadyArray_0,
	nReadyArray(1) => fork_0_nReadyArray_1,
	nReadyArray(2) => fork_0_nReadyArray_2,
	validArray(0) => fork_0_validArray_0,
	validArray(1) => fork_0_validArray_1,
	validArray(2) => fork_0_validArray_2,
	dataOutArray(0) => fork_0_dataOutArray_0,
	dataOutArray(1) => fork_0_dataOutArray_1,
	dataOutArray(2) => fork_0_dataOutArray_2
);

fork_1: entity work.fork(arch) generic map (1,2,32,32)
port map (
	clk => fork_1_clk,
	rst => fork_1_rst,
	dataInArray(0) => fork_1_dataInArray_0,
	pValidArray(0) => fork_1_pValidArray_0,
	readyArray(0) => fork_1_readyArray_0,
	nReadyArray(0) => fork_1_nReadyArray_0,
	nReadyArray(1) => fork_1_nReadyArray_1,
	validArray(0) => fork_1_validArray_0,
	validArray(1) => fork_1_validArray_1,
	dataOutArray(0) => fork_1_dataOutArray_0,
	dataOutArray(1) => fork_1_dataOutArray_1
);

fork_2: entity work.fork(arch) generic map (1,2,32,32)
port map (
	clk => fork_2_clk,
	rst => fork_2_rst,
	dataInArray(0) => fork_2_dataInArray_0,
	pValidArray(0) => fork_2_pValidArray_0,
	readyArray(0) => fork_2_readyArray_0,
	nReadyArray(0) => fork_2_nReadyArray_0,
	nReadyArray(1) => fork_2_nReadyArray_1,
	validArray(0) => fork_2_validArray_0,
	validArray(1) => fork_2_validArray_1,
	dataOutArray(0) => fork_2_dataOutArray_0,
	dataOutArray(1) => fork_2_dataOutArray_1
);

branch_2: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_2_clk,
	rst => branch_2_rst,
	dataInArray(0) => branch_2_dataInArray_0,
	Condition(0) => branch_2_dataInArray_1,
	pValidArray(0) => branch_2_pValidArray_0,
	pValidArray(1) => branch_2_pValidArray_1,
	readyArray(0) => branch_2_readyArray_0,
	readyArray(1) => branch_2_readyArray_1,
	nReadyArray(0) => branch_2_nReadyArray_0,
	nReadyArray(1) => branch_2_nReadyArray_1,
	validArray(0) => branch_2_validArray_0,
	validArray(1) => branch_2_validArray_1,
	dataOutArray(0) => branch_2_dataOutArray_0,
	dataOutArray(1) => branch_2_dataOutArray_1
);

branch_3: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_3_clk,
	rst => branch_3_rst,
	dataInArray(0) => branch_3_dataInArray_0,
	Condition(0) => branch_3_dataInArray_1,
	pValidArray(0) => branch_3_pValidArray_0,
	pValidArray(1) => branch_3_pValidArray_1,
	readyArray(0) => branch_3_readyArray_0,
	readyArray(1) => branch_3_readyArray_1,
	nReadyArray(0) => branch_3_nReadyArray_0,
	nReadyArray(1) => branch_3_nReadyArray_1,
	validArray(0) => branch_3_validArray_0,
	validArray(1) => branch_3_validArray_1,
	dataOutArray(0) => branch_3_dataOutArray_0,
	dataOutArray(1) => branch_3_dataOutArray_1
);

branch_4: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_4_clk,
	rst => branch_4_rst,
	dataInArray(0) => branch_4_dataInArray_0,
	Condition(0) => branch_4_dataInArray_1,
	pValidArray(0) => branch_4_pValidArray_0,
	pValidArray(1) => branch_4_pValidArray_1,
	readyArray(0) => branch_4_readyArray_0,
	readyArray(1) => branch_4_readyArray_1,
	nReadyArray(0) => branch_4_nReadyArray_0,
	nReadyArray(1) => branch_4_nReadyArray_1,
	validArray(0) => branch_4_validArray_0,
	validArray(1) => branch_4_validArray_1,
	dataOutArray(0) => branch_4_dataOutArray_0,
	dataOutArray(1) => branch_4_dataOutArray_1
);

branch_5: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_5_clk,
	rst => branch_5_rst,
	dataInArray(0) => branch_5_dataInArray_0,
	Condition(0) => branch_5_dataInArray_1,
	pValidArray(0) => branch_5_pValidArray_0,
	pValidArray(1) => branch_5_pValidArray_1,
	readyArray(0) => branch_5_readyArray_0,
	readyArray(1) => branch_5_readyArray_1,
	nReadyArray(0) => branch_5_nReadyArray_0,
	nReadyArray(1) => branch_5_nReadyArray_1,
	validArray(0) => branch_5_validArray_0,
	validArray(1) => branch_5_validArray_1,
	dataOutArray(0) => branch_5_dataOutArray_0,
	dataOutArray(1) => branch_5_dataOutArray_1
);

fork_24: entity work.fork(arch) generic map (1,5,1,1)
port map (
	clk => fork_24_clk,
	rst => fork_24_rst,
	dataInArray(0) => fork_24_dataInArray_0,
	pValidArray(0) => fork_24_pValidArray_0,
	readyArray(0) => fork_24_readyArray_0,
	nReadyArray(0) => fork_24_nReadyArray_0,
	nReadyArray(1) => fork_24_nReadyArray_1,
	nReadyArray(2) => fork_24_nReadyArray_2,
	nReadyArray(3) => fork_24_nReadyArray_3,
	nReadyArray(4) => fork_24_nReadyArray_4,
	validArray(0) => fork_24_validArray_0,
	validArray(1) => fork_24_validArray_1,
	validArray(2) => fork_24_validArray_2,
	validArray(3) => fork_24_validArray_3,
	validArray(4) => fork_24_validArray_4,
	dataOutArray(0) => fork_24_dataOutArray_0,
	dataOutArray(1) => fork_24_dataOutArray_1,
	dataOutArray(2) => fork_24_dataOutArray_2,
	dataOutArray(3) => fork_24_dataOutArray_3,
	dataOutArray(4) => fork_24_dataOutArray_4
);

phiC_26: entity work.CntrlMerge(arch) generic map (2,2,1,1,1)
port map (
	clk => phiC_26_clk,
	rst => phiC_26_rst,
	dataInArray(0) => phiC_26_dataInArray_0,
	dataInArray(1) => phiC_26_dataInArray_1,
	pValidArray(0) => phiC_26_pValidArray_0,
	pValidArray(1) => phiC_26_pValidArray_1,
	readyArray(0) => phiC_26_readyArray_0,
	readyArray(1) => phiC_26_readyArray_1,
	nReadyArray(0) => phiC_26_nReadyArray_0,
	nReadyArray(1) => phiC_26_nReadyArray_1,
	validArray(0) => phiC_26_validArray_0,
	validArray(1) => phiC_26_validArray_1,
	dataOutArray(0) => phiC_26_dataOutArray_0,
	Condition(0) => phiC_26_dataOutArray_1
);

branchC_38: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_38_clk,
	rst => branchC_38_rst,
	dataInArray(0) => branchC_38_dataInArray_0,
	Condition(0) => branchC_38_dataInArray_1,
	pValidArray(0) => branchC_38_pValidArray_0,
	pValidArray(1) => branchC_38_pValidArray_1,
	readyArray(0) => branchC_38_readyArray_0,
	readyArray(1) => branchC_38_readyArray_1,
	nReadyArray(0) => branchC_38_nReadyArray_0,
	nReadyArray(1) => branchC_38_nReadyArray_1,
	validArray(0) => branchC_38_validArray_0,
	validArray(1) => branchC_38_validArray_1,
	dataOutArray(0) => branchC_38_dataOutArray_0,
	dataOutArray(1) => branchC_38_dataOutArray_1
);

source_0: entity work.source(arch) generic map (0,1,32,32)
port map (
	clk => source_0_clk,
	rst => source_0_rst,
	nReadyArray(0) => source_0_nReadyArray_0,
	validArray(0) => source_0_validArray_0,
	dataOutArray(0) => source_0_dataOutArray_0
);

source_1: entity work.source(arch) generic map (0,1,32,32)
port map (
	clk => source_1_clk,
	rst => source_1_rst,
	nReadyArray(0) => source_1_nReadyArray_0,
	validArray(0) => source_1_validArray_0,
	dataOutArray(0) => source_1_dataOutArray_0
);

fork_41: entity work.fork(arch) generic map (1,2,1,1)
port map (
	clk => fork_41_clk,
	rst => fork_41_rst,
	dataInArray(0) => fork_41_dataInArray_0,
	pValidArray(0) => fork_41_pValidArray_0,
	readyArray(0) => fork_41_readyArray_0,
	nReadyArray(0) => fork_41_nReadyArray_0,
	nReadyArray(1) => fork_41_nReadyArray_1,
	validArray(0) => fork_41_validArray_0,
	validArray(1) => fork_41_validArray_1,
	dataOutArray(0) => fork_41_dataOutArray_0,
	dataOutArray(1) => fork_41_dataOutArray_1
);

Buffer_1: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_1_clk,
	rst => Buffer_1_rst,
	dataInArray(0) => Buffer_1_dataInArray_0,
	pValidArray(0) => Buffer_1_pValidArray_0,
	readyArray(0) => Buffer_1_readyArray_0,
	nReadyArray(0) => Buffer_1_nReadyArray_0,
	validArray(0) => Buffer_1_validArray_0,
	dataOutArray(0) => Buffer_1_dataOutArray_0
);

Buffer_2: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_2_clk,
	rst => Buffer_2_rst,
	dataInArray(0) => Buffer_2_dataInArray_0,
	pValidArray(0) => Buffer_2_pValidArray_0,
	readyArray(0) => Buffer_2_readyArray_0,
	nReadyArray(0) => Buffer_2_nReadyArray_0,
	validArray(0) => Buffer_2_validArray_0,
	dataOutArray(0) => Buffer_2_dataOutArray_0
);

Buffer_12: entity work.TEHB(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_12_clk,
	rst => Buffer_12_rst,
	dataInArray(0) => Buffer_12_dataInArray_0,
	pValidArray(0) => Buffer_12_pValidArray_0,
	readyArray(0) => Buffer_12_readyArray_0,
	nReadyArray(0) => Buffer_12_nReadyArray_0,
	validArray(0) => Buffer_12_validArray_0,
	dataOutArray(0) => Buffer_12_dataOutArray_0
);

Buffer_16: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_16_clk,
	rst => Buffer_16_rst,
	dataInArray(0) => Buffer_16_dataInArray_0,
	pValidArray(0) => Buffer_16_pValidArray_0,
	readyArray(0) => Buffer_16_readyArray_0,
	nReadyArray(0) => Buffer_16_nReadyArray_0,
	validArray(0) => Buffer_16_validArray_0,
	dataOutArray(0) => Buffer_16_dataOutArray_0
);

Buffer_17: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_17_clk,
	rst => Buffer_17_rst,
	dataInArray(0) => Buffer_17_dataInArray_0,
	pValidArray(0) => Buffer_17_pValidArray_0,
	readyArray(0) => Buffer_17_readyArray_0,
	nReadyArray(0) => Buffer_17_nReadyArray_0,
	validArray(0) => Buffer_17_validArray_0,
	dataOutArray(0) => Buffer_17_dataOutArray_0
);

Buffer_18: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_18_clk,
	rst => Buffer_18_rst,
	dataInArray(0) => Buffer_18_dataInArray_0,
	pValidArray(0) => Buffer_18_pValidArray_0,
	readyArray(0) => Buffer_18_readyArray_0,
	nReadyArray(0) => Buffer_18_nReadyArray_0,
	validArray(0) => Buffer_18_validArray_0,
	dataOutArray(0) => Buffer_18_dataOutArray_0
);

Buffer_19: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_19_clk,
	rst => Buffer_19_rst,
	dataInArray(0) => Buffer_19_dataInArray_0,
	pValidArray(0) => Buffer_19_pValidArray_0,
	readyArray(0) => Buffer_19_readyArray_0,
	nReadyArray(0) => Buffer_19_nReadyArray_0,
	validArray(0) => Buffer_19_validArray_0,
	dataOutArray(0) => Buffer_19_dataOutArray_0
);

Buffer_20: entity work.TEHB(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_20_clk,
	rst => Buffer_20_rst,
	dataInArray(0) => Buffer_20_dataInArray_0,
	pValidArray(0) => Buffer_20_pValidArray_0,
	readyArray(0) => Buffer_20_readyArray_0,
	nReadyArray(0) => Buffer_20_nReadyArray_0,
	validArray(0) => Buffer_20_validArray_0,
	dataOutArray(0) => Buffer_20_dataOutArray_0
);

Buffer_25: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_25_clk,
	rst => Buffer_25_rst,
	dataInArray(0) => Buffer_25_dataInArray_0,
	pValidArray(0) => Buffer_25_pValidArray_0,
	readyArray(0) => Buffer_25_readyArray_0,
	nReadyArray(0) => Buffer_25_nReadyArray_0,
	validArray(0) => Buffer_25_validArray_0,
	dataOutArray(0) => Buffer_25_dataOutArray_0
);

Buffer_26: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_26_clk,
	rst => Buffer_26_rst,
	dataInArray(0) => Buffer_26_dataInArray_0,
	pValidArray(0) => Buffer_26_pValidArray_0,
	readyArray(0) => Buffer_26_readyArray_0,
	nReadyArray(0) => Buffer_26_nReadyArray_0,
	validArray(0) => Buffer_26_validArray_0,
	dataOutArray(0) => Buffer_26_dataOutArray_0
);

brCst_block3: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => brCst_block3_clk,
	rst => brCst_block3_rst,
	dataInArray(0) => brCst_block3_dataInArray_0,
	pValidArray(0) => brCst_block3_pValidArray_0,
	readyArray(0) => brCst_block3_readyArray_0,
	nReadyArray(0) => brCst_block3_nReadyArray_0,
	validArray(0) => brCst_block3_validArray_0,
	dataOutArray(0) => brCst_block3_dataOutArray_0
);

phi_n2: entity work.merge(arch) generic map (1,1,32,32)
port map (
	clk => phi_n2_clk,
	rst => phi_n2_rst,
	dataInArray(0) => phi_n2_dataInArray_0,
	pValidArray(0) => phi_n2_pValidArray_0,
	readyArray(0) => phi_n2_readyArray_0,
	nReadyArray(0) => phi_n2_nReadyArray_0,
	validArray(0) => phi_n2_validArray_0,
	dataOutArray(0) => phi_n2_dataOutArray_0
);

phi_n3: entity work.merge(arch) generic map (1,1,32,32)
port map (
	clk => phi_n3_clk,
	rst => phi_n3_rst,
	dataInArray(0) => phi_n3_dataInArray_0,
	pValidArray(0) => phi_n3_pValidArray_0,
	readyArray(0) => phi_n3_readyArray_0,
	nReadyArray(0) => phi_n3_nReadyArray_0,
	validArray(0) => phi_n3_validArray_0,
	dataOutArray(0) => phi_n3_dataOutArray_0
);

phi_n4: entity work.merge(arch) generic map (1,1,32,32)
port map (
	clk => phi_n4_clk,
	rst => phi_n4_rst,
	dataInArray(0) => phi_n4_dataInArray_0,
	pValidArray(0) => phi_n4_pValidArray_0,
	readyArray(0) => phi_n4_readyArray_0,
	nReadyArray(0) => phi_n4_nReadyArray_0,
	validArray(0) => phi_n4_validArray_0,
	dataOutArray(0) => phi_n4_dataOutArray_0
);

phi_n5: entity work.merge(arch) generic map (1,1,32,32)
port map (
	clk => phi_n5_clk,
	rst => phi_n5_rst,
	dataInArray(0) => phi_n5_dataInArray_0,
	pValidArray(0) => phi_n5_pValidArray_0,
	readyArray(0) => phi_n5_readyArray_0,
	nReadyArray(0) => phi_n5_nReadyArray_0,
	validArray(0) => phi_n5_validArray_0,
	dataOutArray(0) => phi_n5_dataOutArray_0
);

branch_6: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_6_clk,
	rst => branch_6_rst,
	dataInArray(0) => branch_6_dataInArray_0,
	Condition(0) => branch_6_dataInArray_1,
	pValidArray(0) => branch_6_pValidArray_0,
	pValidArray(1) => branch_6_pValidArray_1,
	readyArray(0) => branch_6_readyArray_0,
	readyArray(1) => branch_6_readyArray_1,
	nReadyArray(0) => branch_6_nReadyArray_0,
	nReadyArray(1) => branch_6_nReadyArray_1,
	validArray(0) => branch_6_validArray_0,
	validArray(1) => branch_6_validArray_1,
	dataOutArray(0) => branch_6_dataOutArray_0,
	dataOutArray(1) => branch_6_dataOutArray_1
);

branch_7: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_7_clk,
	rst => branch_7_rst,
	dataInArray(0) => branch_7_dataInArray_0,
	Condition(0) => branch_7_dataInArray_1,
	pValidArray(0) => branch_7_pValidArray_0,
	pValidArray(1) => branch_7_pValidArray_1,
	readyArray(0) => branch_7_readyArray_0,
	readyArray(1) => branch_7_readyArray_1,
	nReadyArray(0) => branch_7_nReadyArray_0,
	nReadyArray(1) => branch_7_nReadyArray_1,
	validArray(0) => branch_7_validArray_0,
	validArray(1) => branch_7_validArray_1,
	dataOutArray(0) => branch_7_dataOutArray_0,
	dataOutArray(1) => branch_7_dataOutArray_1
);

branch_8: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_8_clk,
	rst => branch_8_rst,
	dataInArray(0) => branch_8_dataInArray_0,
	Condition(0) => branch_8_dataInArray_1,
	pValidArray(0) => branch_8_pValidArray_0,
	pValidArray(1) => branch_8_pValidArray_1,
	readyArray(0) => branch_8_readyArray_0,
	readyArray(1) => branch_8_readyArray_1,
	nReadyArray(0) => branch_8_nReadyArray_0,
	nReadyArray(1) => branch_8_nReadyArray_1,
	validArray(0) => branch_8_validArray_0,
	validArray(1) => branch_8_validArray_1,
	dataOutArray(0) => branch_8_dataOutArray_0,
	dataOutArray(1) => branch_8_dataOutArray_1
);

branch_9: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_9_clk,
	rst => branch_9_rst,
	dataInArray(0) => branch_9_dataInArray_0,
	Condition(0) => branch_9_dataInArray_1,
	pValidArray(0) => branch_9_pValidArray_0,
	pValidArray(1) => branch_9_pValidArray_1,
	readyArray(0) => branch_9_readyArray_0,
	readyArray(1) => branch_9_readyArray_1,
	nReadyArray(0) => branch_9_nReadyArray_0,
	nReadyArray(1) => branch_9_nReadyArray_1,
	validArray(0) => branch_9_validArray_0,
	validArray(1) => branch_9_validArray_1,
	dataOutArray(0) => branch_9_dataOutArray_0,
	dataOutArray(1) => branch_9_dataOutArray_1
);

fork_25: entity work.fork(arch) generic map (1,5,1,1)
port map (
	clk => fork_25_clk,
	rst => fork_25_rst,
	dataInArray(0) => fork_25_dataInArray_0,
	pValidArray(0) => fork_25_pValidArray_0,
	readyArray(0) => fork_25_readyArray_0,
	nReadyArray(0) => fork_25_nReadyArray_0,
	nReadyArray(1) => fork_25_nReadyArray_1,
	nReadyArray(2) => fork_25_nReadyArray_2,
	nReadyArray(3) => fork_25_nReadyArray_3,
	nReadyArray(4) => fork_25_nReadyArray_4,
	validArray(0) => fork_25_validArray_0,
	validArray(1) => fork_25_validArray_1,
	validArray(2) => fork_25_validArray_2,
	validArray(3) => fork_25_validArray_3,
	validArray(4) => fork_25_validArray_4,
	dataOutArray(0) => fork_25_dataOutArray_0,
	dataOutArray(1) => fork_25_dataOutArray_1,
	dataOutArray(2) => fork_25_dataOutArray_2,
	dataOutArray(3) => fork_25_dataOutArray_3,
	dataOutArray(4) => fork_25_dataOutArray_4
);

phiC_27: entity work.merge(arch) generic map (1,1,1,1)
port map (
	clk => phiC_27_clk,
	rst => phiC_27_rst,
	dataInArray(0) => phiC_27_dataInArray_0,
	pValidArray(0) => phiC_27_pValidArray_0,
	readyArray(0) => phiC_27_readyArray_0,
	nReadyArray(0) => phiC_27_nReadyArray_0,
	validArray(0) => phiC_27_validArray_0,
	dataOutArray(0) => phiC_27_dataOutArray_0
);

forkC_34: entity work.fork(arch) generic map (1,2,1,1)
port map (
	clk => forkC_34_clk,
	rst => forkC_34_rst,
	dataInArray(0) => forkC_34_dataInArray_0,
	pValidArray(0) => forkC_34_pValidArray_0,
	readyArray(0) => forkC_34_readyArray_0,
	nReadyArray(0) => forkC_34_nReadyArray_0,
	nReadyArray(1) => forkC_34_nReadyArray_1,
	validArray(0) => forkC_34_validArray_0,
	validArray(1) => forkC_34_validArray_1,
	dataOutArray(0) => forkC_34_dataOutArray_0,
	dataOutArray(1) => forkC_34_dataOutArray_1
);

branchC_39: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_39_clk,
	rst => branchC_39_rst,
	dataInArray(0) => branchC_39_dataInArray_0,
	Condition(0) => branchC_39_dataInArray_1,
	pValidArray(0) => branchC_39_pValidArray_0,
	pValidArray(1) => branchC_39_pValidArray_1,
	readyArray(0) => branchC_39_readyArray_0,
	readyArray(1) => branchC_39_readyArray_1,
	nReadyArray(0) => branchC_39_nReadyArray_0,
	nReadyArray(1) => branchC_39_nReadyArray_1,
	validArray(0) => branchC_39_validArray_0,
	validArray(1) => branchC_39_validArray_1,
	dataOutArray(0) => branchC_39_dataOutArray_0,
	dataOutArray(1) => branchC_39_dataOutArray_1
);

phi_11: entity work.Mux(arch) generic map (3,1,32,32,1)
port map (
	clk => phi_11_clk,
	rst => phi_11_rst,
	Condition(0) => phi_11_dataInArray_0,
	dataInArray(0) => phi_11_dataInArray_1,
	dataInArray(1) => phi_11_dataInArray_2,
	pValidArray(0) => phi_11_pValidArray_0,
	pValidArray(1) => phi_11_pValidArray_1,
	pValidArray(2) => phi_11_pValidArray_2,
	readyArray(0) => phi_11_readyArray_0,
	readyArray(1) => phi_11_readyArray_1,
	readyArray(2) => phi_11_readyArray_2,
	nReadyArray(0) => phi_11_nReadyArray_0,
	validArray(0) => phi_11_validArray_0,
	dataOutArray(0) => phi_11_dataOutArray_0
);

load_14: entity work.mc_load_op(arch) generic map (2,2,32,32)
port map (
	clk => load_14_clk,
	rst => load_14_rst,
	dataInArray(0) => load_14_dataInArray_0,
	input_addr => load_14_dataInArray_1,
	pValidArray(0) => load_14_pValidArray_0,
	pValidArray(1) => load_14_pValidArray_1,
	readyArray(0) => load_14_readyArray_0,
	readyArray(1) => load_14_readyArray_1,
	nReadyArray(0) => load_14_nReadyArray_0,
	nReadyArray(1) => load_14_nReadyArray_1,
	validArray(0) => load_14_validArray_0,
	validArray(1) => load_14_validArray_1,
	dataOutArray(0) => load_14_dataOutArray_0,
	output_addr => load_14_dataOutArray_1
);

load_17: entity work.mc_load_op(arch) generic map (2,2,32,32)
port map (
	clk => load_17_clk,
	rst => load_17_rst,
	dataInArray(0) => load_17_dataInArray_0,
	input_addr => load_17_dataInArray_1,
	pValidArray(0) => load_17_pValidArray_0,
	pValidArray(1) => load_17_pValidArray_1,
	readyArray(0) => load_17_readyArray_0,
	readyArray(1) => load_17_readyArray_1,
	nReadyArray(0) => load_17_nReadyArray_0,
	nReadyArray(1) => load_17_nReadyArray_1,
	validArray(0) => load_17_validArray_0,
	validArray(1) => load_17_validArray_1,
	dataOutArray(0) => load_17_dataOutArray_0,
	output_addr => load_17_dataOutArray_1
);

load_20: entity work.mc_load_op(arch) generic map (2,2,32,32)
port map (
	clk => load_20_clk,
	rst => load_20_rst,
	dataInArray(0) => load_20_dataInArray_0,
	input_addr => load_20_dataInArray_1,
	pValidArray(0) => load_20_pValidArray_0,
	pValidArray(1) => load_20_pValidArray_1,
	readyArray(0) => load_20_readyArray_0,
	readyArray(1) => load_20_readyArray_1,
	nReadyArray(0) => load_20_nReadyArray_0,
	nReadyArray(1) => load_20_nReadyArray_1,
	validArray(0) => load_20_validArray_0,
	validArray(1) => load_20_validArray_1,
	dataOutArray(0) => load_20_dataOutArray_0,
	output_addr => load_20_dataOutArray_1
);

cst_4: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_4_clk,
	rst => cst_4_rst,
	dataInArray(0) => cst_4_dataInArray_0,
	pValidArray(0) => cst_4_pValidArray_0,
	readyArray(0) => cst_4_readyArray_0,
	nReadyArray(0) => cst_4_nReadyArray_0,
	validArray(0) => cst_4_validArray_0,
	dataOutArray(0) => cst_4_dataOutArray_0
);

add_21: entity work.add_op(arch) generic map (2,1,32,32)
port map (
	clk => add_21_clk,
	rst => add_21_rst,
	dataInArray(0) => add_21_dataInArray_0,
	dataInArray(1) => add_21_dataInArray_1,
	pValidArray(0) => add_21_pValidArray_0,
	pValidArray(1) => add_21_pValidArray_1,
	readyArray(0) => add_21_readyArray_0,
	readyArray(1) => add_21_readyArray_1,
	nReadyArray(0) => add_21_nReadyArray_0,
	validArray(0) => add_21_validArray_0,
	dataOutArray(0) => add_21_dataOutArray_0
);

load_24: entity work.mc_load_op(arch) generic map (2,2,32,32)
port map (
	clk => load_24_clk,
	rst => load_24_rst,
	dataInArray(0) => load_24_dataInArray_0,
	input_addr => load_24_dataInArray_1,
	pValidArray(0) => load_24_pValidArray_0,
	pValidArray(1) => load_24_pValidArray_1,
	readyArray(0) => load_24_readyArray_0,
	readyArray(1) => load_24_readyArray_1,
	nReadyArray(0) => load_24_nReadyArray_0,
	nReadyArray(1) => load_24_nReadyArray_1,
	validArray(0) => load_24_validArray_0,
	validArray(1) => load_24_validArray_1,
	dataOutArray(0) => load_24_dataOutArray_0,
	output_addr => load_24_dataOutArray_1
);

icmp_25: entity work.icmp_slt_op(arch) generic map (2,1,32,1)
port map (
	clk => icmp_25_clk,
	rst => icmp_25_rst,
	dataInArray(0) => icmp_25_dataInArray_0,
	dataInArray(1) => icmp_25_dataInArray_1,
	pValidArray(0) => icmp_25_pValidArray_0,
	pValidArray(1) => icmp_25_pValidArray_1,
	readyArray(0) => icmp_25_readyArray_0,
	readyArray(1) => icmp_25_readyArray_1,
	nReadyArray(0) => icmp_25_nReadyArray_0,
	validArray(0) => icmp_25_validArray_0,
	dataOutArray(0) => icmp_25_dataOutArray_0
);

phi_n6: entity work.merge(arch) generic map (2,1,32,32)
port map (
	clk => phi_n6_clk,
	rst => phi_n6_rst,
	dataInArray(0) => phi_n6_dataInArray_0,
	dataInArray(1) => phi_n6_dataInArray_1,
	pValidArray(0) => phi_n6_pValidArray_0,
	pValidArray(1) => phi_n6_pValidArray_1,
	readyArray(0) => phi_n6_readyArray_0,
	readyArray(1) => phi_n6_readyArray_1,
	nReadyArray(0) => phi_n6_nReadyArray_0,
	validArray(0) => phi_n6_validArray_0,
	dataOutArray(0) => phi_n6_dataOutArray_0
);

phi_n7: entity work.merge(arch) generic map (2,1,32,32)
port map (
	clk => phi_n7_clk,
	rst => phi_n7_rst,
	dataInArray(0) => phi_n7_dataInArray_0,
	dataInArray(1) => phi_n7_dataInArray_1,
	pValidArray(0) => phi_n7_pValidArray_0,
	pValidArray(1) => phi_n7_pValidArray_1,
	readyArray(0) => phi_n7_readyArray_0,
	readyArray(1) => phi_n7_readyArray_1,
	nReadyArray(0) => phi_n7_nReadyArray_0,
	validArray(0) => phi_n7_validArray_0,
	dataOutArray(0) => phi_n7_dataOutArray_0
);

phi_n8: entity work.merge(arch) generic map (2,1,32,32)
port map (
	clk => phi_n8_clk,
	rst => phi_n8_rst,
	dataInArray(0) => phi_n8_dataInArray_0,
	dataInArray(1) => phi_n8_dataInArray_1,
	pValidArray(0) => phi_n8_pValidArray_0,
	pValidArray(1) => phi_n8_pValidArray_1,
	readyArray(0) => phi_n8_readyArray_0,
	readyArray(1) => phi_n8_readyArray_1,
	nReadyArray(0) => phi_n8_nReadyArray_0,
	validArray(0) => phi_n8_validArray_0,
	dataOutArray(0) => phi_n8_dataOutArray_0
);

fork_3: entity work.fork(arch) generic map (1,3,32,32)
port map (
	clk => fork_3_clk,
	rst => fork_3_rst,
	dataInArray(0) => fork_3_dataInArray_0,
	pValidArray(0) => fork_3_pValidArray_0,
	readyArray(0) => fork_3_readyArray_0,
	nReadyArray(0) => fork_3_nReadyArray_0,
	nReadyArray(1) => fork_3_nReadyArray_1,
	nReadyArray(2) => fork_3_nReadyArray_2,
	validArray(0) => fork_3_validArray_0,
	validArray(1) => fork_3_validArray_1,
	validArray(2) => fork_3_validArray_2,
	dataOutArray(0) => fork_3_dataOutArray_0,
	dataOutArray(1) => fork_3_dataOutArray_1,
	dataOutArray(2) => fork_3_dataOutArray_2
);

fork_4: entity work.fork(arch) generic map (1,2,32,32)
port map (
	clk => fork_4_clk,
	rst => fork_4_rst,
	dataInArray(0) => fork_4_dataInArray_0,
	pValidArray(0) => fork_4_pValidArray_0,
	readyArray(0) => fork_4_readyArray_0,
	nReadyArray(0) => fork_4_nReadyArray_0,
	nReadyArray(1) => fork_4_nReadyArray_1,
	validArray(0) => fork_4_validArray_0,
	validArray(1) => fork_4_validArray_1,
	dataOutArray(0) => fork_4_dataOutArray_0,
	dataOutArray(1) => fork_4_dataOutArray_1
);

fork_5: entity work.fork(arch) generic map (1,2,32,32)
port map (
	clk => fork_5_clk,
	rst => fork_5_rst,
	dataInArray(0) => fork_5_dataInArray_0,
	pValidArray(0) => fork_5_pValidArray_0,
	readyArray(0) => fork_5_readyArray_0,
	nReadyArray(0) => fork_5_nReadyArray_0,
	nReadyArray(1) => fork_5_nReadyArray_1,
	validArray(0) => fork_5_validArray_0,
	validArray(1) => fork_5_validArray_1,
	dataOutArray(0) => fork_5_dataOutArray_0,
	dataOutArray(1) => fork_5_dataOutArray_1
);

fork_6: entity work.fork(arch) generic map (1,2,32,32)
port map (
	clk => fork_6_clk,
	rst => fork_6_rst,
	dataInArray(0) => fork_6_dataInArray_0,
	pValidArray(0) => fork_6_pValidArray_0,
	readyArray(0) => fork_6_readyArray_0,
	nReadyArray(0) => fork_6_nReadyArray_0,
	nReadyArray(1) => fork_6_nReadyArray_1,
	validArray(0) => fork_6_validArray_0,
	validArray(1) => fork_6_validArray_1,
	dataOutArray(0) => fork_6_dataOutArray_0,
	dataOutArray(1) => fork_6_dataOutArray_1
);

branch_10: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_10_clk,
	rst => branch_10_rst,
	dataInArray(0) => branch_10_dataInArray_0,
	Condition(0) => branch_10_dataInArray_1,
	pValidArray(0) => branch_10_pValidArray_0,
	pValidArray(1) => branch_10_pValidArray_1,
	readyArray(0) => branch_10_readyArray_0,
	readyArray(1) => branch_10_readyArray_1,
	nReadyArray(0) => branch_10_nReadyArray_0,
	nReadyArray(1) => branch_10_nReadyArray_1,
	validArray(0) => branch_10_validArray_0,
	validArray(1) => branch_10_validArray_1,
	dataOutArray(0) => branch_10_dataOutArray_0,
	dataOutArray(1) => branch_10_dataOutArray_1
);

branch_11: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_11_clk,
	rst => branch_11_rst,
	dataInArray(0) => branch_11_dataInArray_0,
	Condition(0) => branch_11_dataInArray_1,
	pValidArray(0) => branch_11_pValidArray_0,
	pValidArray(1) => branch_11_pValidArray_1,
	readyArray(0) => branch_11_readyArray_0,
	readyArray(1) => branch_11_readyArray_1,
	nReadyArray(0) => branch_11_nReadyArray_0,
	nReadyArray(1) => branch_11_nReadyArray_1,
	validArray(0) => branch_11_validArray_0,
	validArray(1) => branch_11_validArray_1,
	dataOutArray(0) => branch_11_dataOutArray_0,
	dataOutArray(1) => branch_11_dataOutArray_1
);

branch_12: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_12_clk,
	rst => branch_12_rst,
	dataInArray(0) => branch_12_dataInArray_0,
	Condition(0) => branch_12_dataInArray_1,
	pValidArray(0) => branch_12_pValidArray_0,
	pValidArray(1) => branch_12_pValidArray_1,
	readyArray(0) => branch_12_readyArray_0,
	readyArray(1) => branch_12_readyArray_1,
	nReadyArray(0) => branch_12_nReadyArray_0,
	nReadyArray(1) => branch_12_nReadyArray_1,
	validArray(0) => branch_12_validArray_0,
	validArray(1) => branch_12_validArray_1,
	dataOutArray(0) => branch_12_dataOutArray_0,
	dataOutArray(1) => branch_12_dataOutArray_1
);

branch_13: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_13_clk,
	rst => branch_13_rst,
	dataInArray(0) => branch_13_dataInArray_0,
	Condition(0) => branch_13_dataInArray_1,
	pValidArray(0) => branch_13_pValidArray_0,
	pValidArray(1) => branch_13_pValidArray_1,
	readyArray(0) => branch_13_readyArray_0,
	readyArray(1) => branch_13_readyArray_1,
	nReadyArray(0) => branch_13_nReadyArray_0,
	nReadyArray(1) => branch_13_nReadyArray_1,
	validArray(0) => branch_13_validArray_0,
	validArray(1) => branch_13_validArray_1,
	dataOutArray(0) => branch_13_dataOutArray_0,
	dataOutArray(1) => branch_13_dataOutArray_1
);

branch_14: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_14_clk,
	rst => branch_14_rst,
	dataInArray(0) => branch_14_dataInArray_0,
	Condition(0) => branch_14_dataInArray_1,
	pValidArray(0) => branch_14_pValidArray_0,
	pValidArray(1) => branch_14_pValidArray_1,
	readyArray(0) => branch_14_readyArray_0,
	readyArray(1) => branch_14_readyArray_1,
	nReadyArray(0) => branch_14_nReadyArray_0,
	nReadyArray(1) => branch_14_nReadyArray_1,
	validArray(0) => branch_14_validArray_0,
	validArray(1) => branch_14_validArray_1,
	dataOutArray(0) => branch_14_dataOutArray_0,
	dataOutArray(1) => branch_14_dataOutArray_1
);

branch_15: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_15_clk,
	rst => branch_15_rst,
	dataInArray(0) => branch_15_dataInArray_0,
	Condition(0) => branch_15_dataInArray_1,
	pValidArray(0) => branch_15_pValidArray_0,
	pValidArray(1) => branch_15_pValidArray_1,
	readyArray(0) => branch_15_readyArray_0,
	readyArray(1) => branch_15_readyArray_1,
	nReadyArray(0) => branch_15_nReadyArray_0,
	nReadyArray(1) => branch_15_nReadyArray_1,
	validArray(0) => branch_15_validArray_0,
	validArray(1) => branch_15_validArray_1,
	dataOutArray(0) => branch_15_dataOutArray_0,
	dataOutArray(1) => branch_15_dataOutArray_1
);

branch_16: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_16_clk,
	rst => branch_16_rst,
	dataInArray(0) => branch_16_dataInArray_0,
	Condition(0) => branch_16_dataInArray_1,
	pValidArray(0) => branch_16_pValidArray_0,
	pValidArray(1) => branch_16_pValidArray_1,
	readyArray(0) => branch_16_readyArray_0,
	readyArray(1) => branch_16_readyArray_1,
	nReadyArray(0) => branch_16_nReadyArray_0,
	nReadyArray(1) => branch_16_nReadyArray_1,
	validArray(0) => branch_16_validArray_0,
	validArray(1) => branch_16_validArray_1,
	dataOutArray(0) => branch_16_dataOutArray_0,
	dataOutArray(1) => branch_16_dataOutArray_1
);

fork_26: entity work.fork(arch) generic map (1,8,1,1)
port map (
	clk => fork_26_clk,
	rst => fork_26_rst,
	dataInArray(0) => fork_26_dataInArray_0,
	pValidArray(0) => fork_26_pValidArray_0,
	readyArray(0) => fork_26_readyArray_0,
	nReadyArray(0) => fork_26_nReadyArray_0,
	nReadyArray(1) => fork_26_nReadyArray_1,
	nReadyArray(2) => fork_26_nReadyArray_2,
	nReadyArray(3) => fork_26_nReadyArray_3,
	nReadyArray(4) => fork_26_nReadyArray_4,
	nReadyArray(5) => fork_26_nReadyArray_5,
	nReadyArray(6) => fork_26_nReadyArray_6,
	nReadyArray(7) => fork_26_nReadyArray_7,
	validArray(0) => fork_26_validArray_0,
	validArray(1) => fork_26_validArray_1,
	validArray(2) => fork_26_validArray_2,
	validArray(3) => fork_26_validArray_3,
	validArray(4) => fork_26_validArray_4,
	validArray(5) => fork_26_validArray_5,
	validArray(6) => fork_26_validArray_6,
	validArray(7) => fork_26_validArray_7,
	dataOutArray(0) => fork_26_dataOutArray_0,
	dataOutArray(1) => fork_26_dataOutArray_1,
	dataOutArray(2) => fork_26_dataOutArray_2,
	dataOutArray(3) => fork_26_dataOutArray_3,
	dataOutArray(4) => fork_26_dataOutArray_4,
	dataOutArray(5) => fork_26_dataOutArray_5,
	dataOutArray(6) => fork_26_dataOutArray_6,
	dataOutArray(7) => fork_26_dataOutArray_7
);

phiC_28: entity work.CntrlMerge(arch) generic map (2,2,1,1,1)
port map (
	clk => phiC_28_clk,
	rst => phiC_28_rst,
	dataInArray(0) => phiC_28_dataInArray_0,
	dataInArray(1) => phiC_28_dataInArray_1,
	pValidArray(0) => phiC_28_pValidArray_0,
	pValidArray(1) => phiC_28_pValidArray_1,
	readyArray(0) => phiC_28_readyArray_0,
	readyArray(1) => phiC_28_readyArray_1,
	nReadyArray(0) => phiC_28_nReadyArray_0,
	nReadyArray(1) => phiC_28_nReadyArray_1,
	validArray(0) => phiC_28_validArray_0,
	validArray(1) => phiC_28_validArray_1,
	dataOutArray(0) => phiC_28_dataOutArray_0,
	Condition(0) => phiC_28_dataOutArray_1
);

branchC_40: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_40_clk,
	rst => branchC_40_rst,
	dataInArray(0) => branchC_40_dataInArray_0,
	Condition(0) => branchC_40_dataInArray_1,
	pValidArray(0) => branchC_40_pValidArray_0,
	pValidArray(1) => branchC_40_pValidArray_1,
	readyArray(0) => branchC_40_readyArray_0,
	readyArray(1) => branchC_40_readyArray_1,
	nReadyArray(0) => branchC_40_nReadyArray_0,
	nReadyArray(1) => branchC_40_nReadyArray_1,
	validArray(0) => branchC_40_validArray_0,
	validArray(1) => branchC_40_validArray_1,
	dataOutArray(0) => branchC_40_dataOutArray_0,
	dataOutArray(1) => branchC_40_dataOutArray_1
);

source_2: entity work.source(arch) generic map (0,1,32,32)
port map (
	clk => source_2_clk,
	rst => source_2_rst,
	nReadyArray(0) => source_2_nReadyArray_0,
	validArray(0) => source_2_validArray_0,
	dataOutArray(0) => source_2_dataOutArray_0
);

Buffer_3: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_3_clk,
	rst => Buffer_3_rst,
	dataInArray(0) => Buffer_3_dataInArray_0,
	pValidArray(0) => Buffer_3_pValidArray_0,
	readyArray(0) => Buffer_3_readyArray_0,
	nReadyArray(0) => Buffer_3_nReadyArray_0,
	validArray(0) => Buffer_3_validArray_0,
	dataOutArray(0) => Buffer_3_dataOutArray_0
);

Buffer_4: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_4_clk,
	rst => Buffer_4_rst,
	dataInArray(0) => Buffer_4_dataInArray_0,
	pValidArray(0) => Buffer_4_pValidArray_0,
	readyArray(0) => Buffer_4_readyArray_0,
	nReadyArray(0) => Buffer_4_nReadyArray_0,
	validArray(0) => Buffer_4_validArray_0,
	dataOutArray(0) => Buffer_4_dataOutArray_0
);

brCst_block5: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => brCst_block5_clk,
	rst => brCst_block5_rst,
	dataInArray(0) => brCst_block5_dataInArray_0,
	pValidArray(0) => brCst_block5_pValidArray_0,
	readyArray(0) => brCst_block5_readyArray_0,
	nReadyArray(0) => brCst_block5_nReadyArray_0,
	validArray(0) => brCst_block5_validArray_0,
	dataOutArray(0) => brCst_block5_dataOutArray_0
);

phi_n13: entity work.merge(arch) generic map (1,1,32,32)
port map (
	clk => phi_n13_clk,
	rst => phi_n13_rst,
	dataInArray(0) => phi_n13_dataInArray_0,
	pValidArray(0) => phi_n13_pValidArray_0,
	readyArray(0) => phi_n13_readyArray_0,
	nReadyArray(0) => phi_n13_nReadyArray_0,
	validArray(0) => phi_n13_validArray_0,
	dataOutArray(0) => phi_n13_dataOutArray_0
);

phi_n14: entity work.merge(arch) generic map (1,1,32,32)
port map (
	clk => phi_n14_clk,
	rst => phi_n14_rst,
	dataInArray(0) => phi_n14_dataInArray_0,
	pValidArray(0) => phi_n14_pValidArray_0,
	readyArray(0) => phi_n14_readyArray_0,
	nReadyArray(0) => phi_n14_nReadyArray_0,
	validArray(0) => phi_n14_validArray_0,
	dataOutArray(0) => phi_n14_dataOutArray_0
);

phi_n15: entity work.merge(arch) generic map (1,1,32,32)
port map (
	clk => phi_n15_clk,
	rst => phi_n15_rst,
	dataInArray(0) => phi_n15_dataInArray_0,
	pValidArray(0) => phi_n15_pValidArray_0,
	readyArray(0) => phi_n15_readyArray_0,
	nReadyArray(0) => phi_n15_nReadyArray_0,
	validArray(0) => phi_n15_validArray_0,
	dataOutArray(0) => phi_n15_dataOutArray_0
);

phi_n16: entity work.merge(arch) generic map (1,1,32,32)
port map (
	clk => phi_n16_clk,
	rst => phi_n16_rst,
	dataInArray(0) => phi_n16_dataInArray_0,
	pValidArray(0) => phi_n16_pValidArray_0,
	readyArray(0) => phi_n16_readyArray_0,
	nReadyArray(0) => phi_n16_nReadyArray_0,
	validArray(0) => phi_n16_validArray_0,
	dataOutArray(0) => phi_n16_dataOutArray_0
);

phi_n17: entity work.merge(arch) generic map (1,1,32,32)
port map (
	clk => phi_n17_clk,
	rst => phi_n17_rst,
	dataInArray(0) => phi_n17_dataInArray_0,
	pValidArray(0) => phi_n17_pValidArray_0,
	readyArray(0) => phi_n17_readyArray_0,
	nReadyArray(0) => phi_n17_nReadyArray_0,
	validArray(0) => phi_n17_validArray_0,
	dataOutArray(0) => phi_n17_dataOutArray_0
);

phi_n18: entity work.merge(arch) generic map (1,1,32,32)
port map (
	clk => phi_n18_clk,
	rst => phi_n18_rst,
	dataInArray(0) => phi_n18_dataInArray_0,
	pValidArray(0) => phi_n18_pValidArray_0,
	readyArray(0) => phi_n18_readyArray_0,
	nReadyArray(0) => phi_n18_nReadyArray_0,
	validArray(0) => phi_n18_validArray_0,
	dataOutArray(0) => phi_n18_dataOutArray_0
);

phi_n19: entity work.merge(arch) generic map (1,1,32,32)
port map (
	clk => phi_n19_clk,
	rst => phi_n19_rst,
	dataInArray(0) => phi_n19_dataInArray_0,
	pValidArray(0) => phi_n19_pValidArray_0,
	readyArray(0) => phi_n19_readyArray_0,
	nReadyArray(0) => phi_n19_nReadyArray_0,
	validArray(0) => phi_n19_validArray_0,
	dataOutArray(0) => phi_n19_dataOutArray_0
);

branch_17: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_17_clk,
	rst => branch_17_rst,
	dataInArray(0) => branch_17_dataInArray_0,
	Condition(0) => branch_17_dataInArray_1,
	pValidArray(0) => branch_17_pValidArray_0,
	pValidArray(1) => branch_17_pValidArray_1,
	readyArray(0) => branch_17_readyArray_0,
	readyArray(1) => branch_17_readyArray_1,
	nReadyArray(0) => branch_17_nReadyArray_0,
	nReadyArray(1) => branch_17_nReadyArray_1,
	validArray(0) => branch_17_validArray_0,
	validArray(1) => branch_17_validArray_1,
	dataOutArray(0) => branch_17_dataOutArray_0,
	dataOutArray(1) => branch_17_dataOutArray_1
);

branch_18: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_18_clk,
	rst => branch_18_rst,
	dataInArray(0) => branch_18_dataInArray_0,
	Condition(0) => branch_18_dataInArray_1,
	pValidArray(0) => branch_18_pValidArray_0,
	pValidArray(1) => branch_18_pValidArray_1,
	readyArray(0) => branch_18_readyArray_0,
	readyArray(1) => branch_18_readyArray_1,
	nReadyArray(0) => branch_18_nReadyArray_0,
	nReadyArray(1) => branch_18_nReadyArray_1,
	validArray(0) => branch_18_validArray_0,
	validArray(1) => branch_18_validArray_1,
	dataOutArray(0) => branch_18_dataOutArray_0,
	dataOutArray(1) => branch_18_dataOutArray_1
);

branch_19: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_19_clk,
	rst => branch_19_rst,
	dataInArray(0) => branch_19_dataInArray_0,
	Condition(0) => branch_19_dataInArray_1,
	pValidArray(0) => branch_19_pValidArray_0,
	pValidArray(1) => branch_19_pValidArray_1,
	readyArray(0) => branch_19_readyArray_0,
	readyArray(1) => branch_19_readyArray_1,
	nReadyArray(0) => branch_19_nReadyArray_0,
	nReadyArray(1) => branch_19_nReadyArray_1,
	validArray(0) => branch_19_validArray_0,
	validArray(1) => branch_19_validArray_1,
	dataOutArray(0) => branch_19_dataOutArray_0,
	dataOutArray(1) => branch_19_dataOutArray_1
);

branch_20: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_20_clk,
	rst => branch_20_rst,
	dataInArray(0) => branch_20_dataInArray_0,
	Condition(0) => branch_20_dataInArray_1,
	pValidArray(0) => branch_20_pValidArray_0,
	pValidArray(1) => branch_20_pValidArray_1,
	readyArray(0) => branch_20_readyArray_0,
	readyArray(1) => branch_20_readyArray_1,
	nReadyArray(0) => branch_20_nReadyArray_0,
	nReadyArray(1) => branch_20_nReadyArray_1,
	validArray(0) => branch_20_validArray_0,
	validArray(1) => branch_20_validArray_1,
	dataOutArray(0) => branch_20_dataOutArray_0,
	dataOutArray(1) => branch_20_dataOutArray_1
);

branch_21: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_21_clk,
	rst => branch_21_rst,
	dataInArray(0) => branch_21_dataInArray_0,
	Condition(0) => branch_21_dataInArray_1,
	pValidArray(0) => branch_21_pValidArray_0,
	pValidArray(1) => branch_21_pValidArray_1,
	readyArray(0) => branch_21_readyArray_0,
	readyArray(1) => branch_21_readyArray_1,
	nReadyArray(0) => branch_21_nReadyArray_0,
	nReadyArray(1) => branch_21_nReadyArray_1,
	validArray(0) => branch_21_validArray_0,
	validArray(1) => branch_21_validArray_1,
	dataOutArray(0) => branch_21_dataOutArray_0,
	dataOutArray(1) => branch_21_dataOutArray_1
);

branch_22: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_22_clk,
	rst => branch_22_rst,
	dataInArray(0) => branch_22_dataInArray_0,
	Condition(0) => branch_22_dataInArray_1,
	pValidArray(0) => branch_22_pValidArray_0,
	pValidArray(1) => branch_22_pValidArray_1,
	readyArray(0) => branch_22_readyArray_0,
	readyArray(1) => branch_22_readyArray_1,
	nReadyArray(0) => branch_22_nReadyArray_0,
	nReadyArray(1) => branch_22_nReadyArray_1,
	validArray(0) => branch_22_validArray_0,
	validArray(1) => branch_22_validArray_1,
	dataOutArray(0) => branch_22_dataOutArray_0,
	dataOutArray(1) => branch_22_dataOutArray_1
);

branch_23: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_23_clk,
	rst => branch_23_rst,
	dataInArray(0) => branch_23_dataInArray_0,
	Condition(0) => branch_23_dataInArray_1,
	pValidArray(0) => branch_23_pValidArray_0,
	pValidArray(1) => branch_23_pValidArray_1,
	readyArray(0) => branch_23_readyArray_0,
	readyArray(1) => branch_23_readyArray_1,
	nReadyArray(0) => branch_23_nReadyArray_0,
	nReadyArray(1) => branch_23_nReadyArray_1,
	validArray(0) => branch_23_validArray_0,
	validArray(1) => branch_23_validArray_1,
	dataOutArray(0) => branch_23_dataOutArray_0,
	dataOutArray(1) => branch_23_dataOutArray_1
);

fork_27: entity work.fork(arch) generic map (1,8,1,1)
port map (
	clk => fork_27_clk,
	rst => fork_27_rst,
	dataInArray(0) => fork_27_dataInArray_0,
	pValidArray(0) => fork_27_pValidArray_0,
	readyArray(0) => fork_27_readyArray_0,
	nReadyArray(0) => fork_27_nReadyArray_0,
	nReadyArray(1) => fork_27_nReadyArray_1,
	nReadyArray(2) => fork_27_nReadyArray_2,
	nReadyArray(3) => fork_27_nReadyArray_3,
	nReadyArray(4) => fork_27_nReadyArray_4,
	nReadyArray(5) => fork_27_nReadyArray_5,
	nReadyArray(6) => fork_27_nReadyArray_6,
	nReadyArray(7) => fork_27_nReadyArray_7,
	validArray(0) => fork_27_validArray_0,
	validArray(1) => fork_27_validArray_1,
	validArray(2) => fork_27_validArray_2,
	validArray(3) => fork_27_validArray_3,
	validArray(4) => fork_27_validArray_4,
	validArray(5) => fork_27_validArray_5,
	validArray(6) => fork_27_validArray_6,
	validArray(7) => fork_27_validArray_7,
	dataOutArray(0) => fork_27_dataOutArray_0,
	dataOutArray(1) => fork_27_dataOutArray_1,
	dataOutArray(2) => fork_27_dataOutArray_2,
	dataOutArray(3) => fork_27_dataOutArray_3,
	dataOutArray(4) => fork_27_dataOutArray_4,
	dataOutArray(5) => fork_27_dataOutArray_5,
	dataOutArray(6) => fork_27_dataOutArray_6,
	dataOutArray(7) => fork_27_dataOutArray_7
);

phiC_29: entity work.merge(arch) generic map (1,1,1,1)
port map (
	clk => phiC_29_clk,
	rst => phiC_29_rst,
	dataInArray(0) => phiC_29_dataInArray_0,
	pValidArray(0) => phiC_29_pValidArray_0,
	readyArray(0) => phiC_29_readyArray_0,
	nReadyArray(0) => phiC_29_nReadyArray_0,
	validArray(0) => phiC_29_validArray_0,
	dataOutArray(0) => phiC_29_dataOutArray_0
);

forkC_36: entity work.fork(arch) generic map (1,2,1,1)
port map (
	clk => forkC_36_clk,
	rst => forkC_36_rst,
	dataInArray(0) => forkC_36_dataInArray_0,
	pValidArray(0) => forkC_36_pValidArray_0,
	readyArray(0) => forkC_36_readyArray_0,
	nReadyArray(0) => forkC_36_nReadyArray_0,
	nReadyArray(1) => forkC_36_nReadyArray_1,
	validArray(0) => forkC_36_validArray_0,
	validArray(1) => forkC_36_validArray_1,
	dataOutArray(0) => forkC_36_dataOutArray_0,
	dataOutArray(1) => forkC_36_dataOutArray_1
);

branchC_41: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_41_clk,
	rst => branchC_41_rst,
	dataInArray(0) => branchC_41_dataInArray_0,
	Condition(0) => branchC_41_dataInArray_1,
	pValidArray(0) => branchC_41_pValidArray_0,
	pValidArray(1) => branchC_41_pValidArray_1,
	readyArray(0) => branchC_41_readyArray_0,
	readyArray(1) => branchC_41_readyArray_1,
	nReadyArray(0) => branchC_41_nReadyArray_0,
	nReadyArray(1) => branchC_41_nReadyArray_1,
	validArray(0) => branchC_41_validArray_0,
	validArray(1) => branchC_41_validArray_1,
	dataOutArray(0) => branchC_41_dataOutArray_0,
	dataOutArray(1) => branchC_41_dataOutArray_1
);

phi_28: entity work.Mux(arch) generic map (3,1,32,32,1)
port map (
	clk => phi_28_clk,
	rst => phi_28_rst,
	Condition(0) => phi_28_dataInArray_0,
	dataInArray(0) => phi_28_dataInArray_1,
	dataInArray(1) => phi_28_dataInArray_2,
	pValidArray(0) => phi_28_pValidArray_0,
	pValidArray(1) => phi_28_pValidArray_1,
	pValidArray(2) => phi_28_pValidArray_2,
	readyArray(0) => phi_28_readyArray_0,
	readyArray(1) => phi_28_readyArray_1,
	readyArray(2) => phi_28_readyArray_2,
	nReadyArray(0) => phi_28_nReadyArray_0,
	validArray(0) => phi_28_validArray_0,
	dataOutArray(0) => phi_28_dataOutArray_0
);

load_31: entity work.mc_load_op(arch) generic map (2,2,32,32)
port map (
	clk => load_31_clk,
	rst => load_31_rst,
	dataInArray(0) => load_31_dataInArray_0,
	input_addr => load_31_dataInArray_1,
	pValidArray(0) => load_31_pValidArray_0,
	pValidArray(1) => load_31_pValidArray_1,
	readyArray(0) => load_31_readyArray_0,
	readyArray(1) => load_31_readyArray_1,
	nReadyArray(0) => load_31_nReadyArray_0,
	nReadyArray(1) => load_31_nReadyArray_1,
	validArray(0) => load_31_validArray_0,
	validArray(1) => load_31_validArray_1,
	dataOutArray(0) => load_31_dataOutArray_0,
	output_addr => load_31_dataOutArray_1
);

load_34: entity work.mc_load_op(arch) generic map (2,2,32,32)
port map (
	clk => load_34_clk,
	rst => load_34_rst,
	dataInArray(0) => load_34_dataInArray_0,
	input_addr => load_34_dataInArray_1,
	pValidArray(0) => load_34_pValidArray_0,
	pValidArray(1) => load_34_pValidArray_1,
	readyArray(0) => load_34_readyArray_0,
	readyArray(1) => load_34_readyArray_1,
	nReadyArray(0) => load_34_nReadyArray_0,
	nReadyArray(1) => load_34_nReadyArray_1,
	validArray(0) => load_34_validArray_0,
	validArray(1) => load_34_validArray_1,
	dataOutArray(0) => load_34_dataOutArray_0,
	output_addr => load_34_dataOutArray_1
);

mul_35: entity work.mul_op(arch) generic map (2,1,32,32)
port map (
	clk => mul_35_clk,
	rst => mul_35_rst,
	dataInArray(0) => mul_35_dataInArray_0,
	dataInArray(1) => mul_35_dataInArray_1,
	pValidArray(0) => mul_35_pValidArray_0,
	pValidArray(1) => mul_35_pValidArray_1,
	readyArray(0) => mul_35_readyArray_0,
	readyArray(1) => mul_35_readyArray_1,
	nReadyArray(0) => mul_35_nReadyArray_0,
	validArray(0) => mul_35_validArray_0,
	dataOutArray(0) => mul_35_dataOutArray_0
);

add_36: entity work.add_op(arch) generic map (2,1,32,32)
port map (
	clk => add_36_clk,
	rst => add_36_rst,
	dataInArray(0) => add_36_dataInArray_0,
	dataInArray(1) => add_36_dataInArray_1,
	pValidArray(0) => add_36_pValidArray_0,
	pValidArray(1) => add_36_pValidArray_1,
	readyArray(0) => add_36_readyArray_0,
	readyArray(1) => add_36_readyArray_1,
	nReadyArray(0) => add_36_nReadyArray_0,
	validArray(0) => add_36_validArray_0,
	dataOutArray(0) => add_36_dataOutArray_0
);

load_39: entity work.lsq_load_op(arch) generic map (2,2,32,32)
port map (
	clk => load_39_clk,
	rst => load_39_rst,
	dataInArray(0) => load_39_dataInArray_0,
	dataInArray(1) => load_39_dataInArray_1,
	pValidArray(0) => load_39_pValidArray_0,
	pValidArray(1) => load_39_pValidArray_1,
	readyArray(0) => load_39_readyArray_0,
	readyArray(1) => load_39_readyArray_1,
	nReadyArray(0) => load_39_nReadyArray_0,
	nReadyArray(1) => load_39_nReadyArray_1,
	validArray(0) => load_39_validArray_0,
	validArray(1) => load_39_validArray_1,
	dataOutArray(0) => load_39_dataOutArray_0,
	dataOutArray(1) => load_39_dataOutArray_1
);

add_40: entity work.add_op(arch) generic map (2,1,32,32)
port map (
	clk => add_40_clk,
	rst => add_40_rst,
	dataInArray(0) => add_40_dataInArray_0,
	dataInArray(1) => add_40_dataInArray_1,
	pValidArray(0) => add_40_pValidArray_0,
	pValidArray(1) => add_40_pValidArray_1,
	readyArray(0) => add_40_readyArray_0,
	readyArray(1) => add_40_readyArray_1,
	nReadyArray(0) => add_40_nReadyArray_0,
	validArray(0) => add_40_validArray_0,
	dataOutArray(0) => add_40_dataOutArray_0
);

store_0: entity work.lsq_store_op(arch) generic map (2,2,32,32)
port map (
	clk => store_0_clk,
	rst => store_0_rst,
	dataInArray(0) => store_0_dataInArray_0,
	input_addr => store_0_dataInArray_1,
	pValidArray(0) => store_0_pValidArray_0,
	pValidArray(1) => store_0_pValidArray_1,
	readyArray(0) => store_0_readyArray_0,
	readyArray(1) => store_0_readyArray_1,
	nReadyArray(0) => store_0_nReadyArray_0,
	nReadyArray(1) => store_0_nReadyArray_1,
	validArray(0) => store_0_validArray_0,
	validArray(1) => store_0_validArray_1,
	dataOutArray(0) => store_0_dataOutArray_0,
	dataOutArray(1) => store_0_dataOutArray_1
);

cst_5: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_5_clk,
	rst => cst_5_rst,
	dataInArray(0) => cst_5_dataInArray_0,
	pValidArray(0) => cst_5_pValidArray_0,
	readyArray(0) => cst_5_readyArray_0,
	nReadyArray(0) => cst_5_nReadyArray_0,
	validArray(0) => cst_5_validArray_0,
	dataOutArray(0) => cst_5_dataOutArray_0
);

add_41: entity work.add_op(arch) generic map (2,1,32,32)
port map (
	clk => add_41_clk,
	rst => add_41_rst,
	dataInArray(0) => add_41_dataInArray_0,
	dataInArray(1) => add_41_dataInArray_1,
	pValidArray(0) => add_41_pValidArray_0,
	pValidArray(1) => add_41_pValidArray_1,
	readyArray(0) => add_41_readyArray_0,
	readyArray(1) => add_41_readyArray_1,
	nReadyArray(0) => add_41_nReadyArray_0,
	validArray(0) => add_41_validArray_0,
	dataOutArray(0) => add_41_dataOutArray_0
);

icmp_42: entity work.icmp_slt_op(arch) generic map (2,1,32,1)
port map (
	clk => icmp_42_clk,
	rst => icmp_42_rst,
	dataInArray(0) => icmp_42_dataInArray_0,
	dataInArray(1) => icmp_42_dataInArray_1,
	pValidArray(0) => icmp_42_pValidArray_0,
	pValidArray(1) => icmp_42_pValidArray_1,
	readyArray(0) => icmp_42_readyArray_0,
	readyArray(1) => icmp_42_readyArray_1,
	nReadyArray(0) => icmp_42_nReadyArray_0,
	validArray(0) => icmp_42_validArray_0,
	dataOutArray(0) => icmp_42_dataOutArray_0
);

phi_n20: entity work.merge(arch) generic map (2,1,32,32)
port map (
	clk => phi_n20_clk,
	rst => phi_n20_rst,
	dataInArray(0) => phi_n20_dataInArray_0,
	dataInArray(1) => phi_n20_dataInArray_1,
	pValidArray(0) => phi_n20_pValidArray_0,
	pValidArray(1) => phi_n20_pValidArray_1,
	readyArray(0) => phi_n20_readyArray_0,
	readyArray(1) => phi_n20_readyArray_1,
	nReadyArray(0) => phi_n20_nReadyArray_0,
	validArray(0) => phi_n20_validArray_0,
	dataOutArray(0) => phi_n20_dataOutArray_0
);

phi_n21: entity work.merge(arch) generic map (2,1,32,32)
port map (
	clk => phi_n21_clk,
	rst => phi_n21_rst,
	dataInArray(0) => phi_n21_dataInArray_0,
	dataInArray(1) => phi_n21_dataInArray_1,
	pValidArray(0) => phi_n21_pValidArray_0,
	pValidArray(1) => phi_n21_pValidArray_1,
	readyArray(0) => phi_n21_readyArray_0,
	readyArray(1) => phi_n21_readyArray_1,
	nReadyArray(0) => phi_n21_nReadyArray_0,
	validArray(0) => phi_n21_validArray_0,
	dataOutArray(0) => phi_n21_dataOutArray_0
);

phi_n22: entity work.merge(arch) generic map (2,1,32,32)
port map (
	clk => phi_n22_clk,
	rst => phi_n22_rst,
	dataInArray(0) => phi_n22_dataInArray_0,
	dataInArray(1) => phi_n22_dataInArray_1,
	pValidArray(0) => phi_n22_pValidArray_0,
	pValidArray(1) => phi_n22_pValidArray_1,
	readyArray(0) => phi_n22_readyArray_0,
	readyArray(1) => phi_n22_readyArray_1,
	nReadyArray(0) => phi_n22_nReadyArray_0,
	validArray(0) => phi_n22_validArray_0,
	dataOutArray(0) => phi_n22_dataOutArray_0
);

phi_n23: entity work.merge(arch) generic map (2,1,32,32)
port map (
	clk => phi_n23_clk,
	rst => phi_n23_rst,
	dataInArray(0) => phi_n23_dataInArray_0,
	dataInArray(1) => phi_n23_dataInArray_1,
	pValidArray(0) => phi_n23_pValidArray_0,
	pValidArray(1) => phi_n23_pValidArray_1,
	readyArray(0) => phi_n23_readyArray_0,
	readyArray(1) => phi_n23_readyArray_1,
	nReadyArray(0) => phi_n23_nReadyArray_0,
	validArray(0) => phi_n23_validArray_0,
	dataOutArray(0) => phi_n23_dataOutArray_0
);

phi_n24: entity work.merge(arch) generic map (2,1,32,32)
port map (
	clk => phi_n24_clk,
	rst => phi_n24_rst,
	dataInArray(0) => phi_n24_dataInArray_0,
	dataInArray(1) => phi_n24_dataInArray_1,
	pValidArray(0) => phi_n24_pValidArray_0,
	pValidArray(1) => phi_n24_pValidArray_1,
	readyArray(0) => phi_n24_readyArray_0,
	readyArray(1) => phi_n24_readyArray_1,
	nReadyArray(0) => phi_n24_nReadyArray_0,
	validArray(0) => phi_n24_validArray_0,
	dataOutArray(0) => phi_n24_dataOutArray_0
);

phi_n25: entity work.merge(arch) generic map (2,1,32,32)
port map (
	clk => phi_n25_clk,
	rst => phi_n25_rst,
	dataInArray(0) => phi_n25_dataInArray_0,
	dataInArray(1) => phi_n25_dataInArray_1,
	pValidArray(0) => phi_n25_pValidArray_0,
	pValidArray(1) => phi_n25_pValidArray_1,
	readyArray(0) => phi_n25_readyArray_0,
	readyArray(1) => phi_n25_readyArray_1,
	nReadyArray(0) => phi_n25_nReadyArray_0,
	validArray(0) => phi_n25_validArray_0,
	dataOutArray(0) => phi_n25_dataOutArray_0
);

fork_7: entity work.fork(arch) generic map (1,3,32,32)
port map (
	clk => fork_7_clk,
	rst => fork_7_rst,
	dataInArray(0) => fork_7_dataInArray_0,
	pValidArray(0) => fork_7_pValidArray_0,
	readyArray(0) => fork_7_readyArray_0,
	nReadyArray(0) => fork_7_nReadyArray_0,
	nReadyArray(1) => fork_7_nReadyArray_1,
	nReadyArray(2) => fork_7_nReadyArray_2,
	validArray(0) => fork_7_validArray_0,
	validArray(1) => fork_7_validArray_1,
	validArray(2) => fork_7_validArray_2,
	dataOutArray(0) => fork_7_dataOutArray_0,
	dataOutArray(1) => fork_7_dataOutArray_1,
	dataOutArray(2) => fork_7_dataOutArray_2
);

fork_8: entity work.fork(arch) generic map (1,2,32,32)
port map (
	clk => fork_8_clk,
	rst => fork_8_rst,
	dataInArray(0) => fork_8_dataInArray_0,
	pValidArray(0) => fork_8_pValidArray_0,
	readyArray(0) => fork_8_readyArray_0,
	nReadyArray(0) => fork_8_nReadyArray_0,
	nReadyArray(1) => fork_8_nReadyArray_1,
	validArray(0) => fork_8_validArray_0,
	validArray(1) => fork_8_validArray_1,
	dataOutArray(0) => fork_8_dataOutArray_0,
	dataOutArray(1) => fork_8_dataOutArray_1
);

fork_9: entity work.fork(arch) generic map (1,2,32,32)
port map (
	clk => fork_9_clk,
	rst => fork_9_rst,
	dataInArray(0) => fork_9_dataInArray_0,
	pValidArray(0) => fork_9_pValidArray_0,
	readyArray(0) => fork_9_readyArray_0,
	nReadyArray(0) => fork_9_nReadyArray_0,
	nReadyArray(1) => fork_9_nReadyArray_1,
	validArray(0) => fork_9_validArray_0,
	validArray(1) => fork_9_validArray_1,
	dataOutArray(0) => fork_9_dataOutArray_0,
	dataOutArray(1) => fork_9_dataOutArray_1
);

fork_17: entity work.fork(arch) generic map (1,2,32,32)
port map (
	clk => fork_17_clk,
	rst => fork_17_rst,
	dataInArray(0) => fork_17_dataInArray_0,
	pValidArray(0) => fork_17_pValidArray_0,
	readyArray(0) => fork_17_readyArray_0,
	nReadyArray(0) => fork_17_nReadyArray_0,
	nReadyArray(1) => fork_17_nReadyArray_1,
	validArray(0) => fork_17_validArray_0,
	validArray(1) => fork_17_validArray_1,
	dataOutArray(0) => fork_17_dataOutArray_0,
	dataOutArray(1) => fork_17_dataOutArray_1
);

fork_18: entity work.fork(arch) generic map (1,2,32,32)
port map (
	clk => fork_18_clk,
	rst => fork_18_rst,
	dataInArray(0) => fork_18_dataInArray_0,
	pValidArray(0) => fork_18_pValidArray_0,
	readyArray(0) => fork_18_readyArray_0,
	nReadyArray(0) => fork_18_nReadyArray_0,
	nReadyArray(1) => fork_18_nReadyArray_1,
	validArray(0) => fork_18_validArray_0,
	validArray(1) => fork_18_validArray_1,
	dataOutArray(0) => fork_18_dataOutArray_0,
	dataOutArray(1) => fork_18_dataOutArray_1
);

fork_19: entity work.fork(arch) generic map (1,2,32,32)
port map (
	clk => fork_19_clk,
	rst => fork_19_rst,
	dataInArray(0) => fork_19_dataInArray_0,
	pValidArray(0) => fork_19_pValidArray_0,
	readyArray(0) => fork_19_readyArray_0,
	nReadyArray(0) => fork_19_nReadyArray_0,
	nReadyArray(1) => fork_19_nReadyArray_1,
	validArray(0) => fork_19_validArray_0,
	validArray(1) => fork_19_validArray_1,
	dataOutArray(0) => fork_19_dataOutArray_0,
	dataOutArray(1) => fork_19_dataOutArray_1
);

branch_24: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_24_clk,
	rst => branch_24_rst,
	dataInArray(0) => branch_24_dataInArray_0,
	Condition(0) => branch_24_dataInArray_1,
	pValidArray(0) => branch_24_pValidArray_0,
	pValidArray(1) => branch_24_pValidArray_1,
	readyArray(0) => branch_24_readyArray_0,
	readyArray(1) => branch_24_readyArray_1,
	nReadyArray(0) => branch_24_nReadyArray_0,
	nReadyArray(1) => branch_24_nReadyArray_1,
	validArray(0) => branch_24_validArray_0,
	validArray(1) => branch_24_validArray_1,
	dataOutArray(0) => branch_24_dataOutArray_0,
	dataOutArray(1) => branch_24_dataOutArray_1
);

branch_25: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_25_clk,
	rst => branch_25_rst,
	dataInArray(0) => branch_25_dataInArray_0,
	Condition(0) => branch_25_dataInArray_1,
	pValidArray(0) => branch_25_pValidArray_0,
	pValidArray(1) => branch_25_pValidArray_1,
	readyArray(0) => branch_25_readyArray_0,
	readyArray(1) => branch_25_readyArray_1,
	nReadyArray(0) => branch_25_nReadyArray_0,
	nReadyArray(1) => branch_25_nReadyArray_1,
	validArray(0) => branch_25_validArray_0,
	validArray(1) => branch_25_validArray_1,
	dataOutArray(0) => branch_25_dataOutArray_0,
	dataOutArray(1) => branch_25_dataOutArray_1
);

branch_26: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_26_clk,
	rst => branch_26_rst,
	dataInArray(0) => branch_26_dataInArray_0,
	Condition(0) => branch_26_dataInArray_1,
	pValidArray(0) => branch_26_pValidArray_0,
	pValidArray(1) => branch_26_pValidArray_1,
	readyArray(0) => branch_26_readyArray_0,
	readyArray(1) => branch_26_readyArray_1,
	nReadyArray(0) => branch_26_nReadyArray_0,
	nReadyArray(1) => branch_26_nReadyArray_1,
	validArray(0) => branch_26_validArray_0,
	validArray(1) => branch_26_validArray_1,
	dataOutArray(0) => branch_26_dataOutArray_0,
	dataOutArray(1) => branch_26_dataOutArray_1
);

branch_27: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_27_clk,
	rst => branch_27_rst,
	dataInArray(0) => branch_27_dataInArray_0,
	Condition(0) => branch_27_dataInArray_1,
	pValidArray(0) => branch_27_pValidArray_0,
	pValidArray(1) => branch_27_pValidArray_1,
	readyArray(0) => branch_27_readyArray_0,
	readyArray(1) => branch_27_readyArray_1,
	nReadyArray(0) => branch_27_nReadyArray_0,
	nReadyArray(1) => branch_27_nReadyArray_1,
	validArray(0) => branch_27_validArray_0,
	validArray(1) => branch_27_validArray_1,
	dataOutArray(0) => branch_27_dataOutArray_0,
	dataOutArray(1) => branch_27_dataOutArray_1
);

branch_28: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_28_clk,
	rst => branch_28_rst,
	dataInArray(0) => branch_28_dataInArray_0,
	Condition(0) => branch_28_dataInArray_1,
	pValidArray(0) => branch_28_pValidArray_0,
	pValidArray(1) => branch_28_pValidArray_1,
	readyArray(0) => branch_28_readyArray_0,
	readyArray(1) => branch_28_readyArray_1,
	nReadyArray(0) => branch_28_nReadyArray_0,
	nReadyArray(1) => branch_28_nReadyArray_1,
	validArray(0) => branch_28_validArray_0,
	validArray(1) => branch_28_validArray_1,
	dataOutArray(0) => branch_28_dataOutArray_0,
	dataOutArray(1) => branch_28_dataOutArray_1
);

branch_29: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_29_clk,
	rst => branch_29_rst,
	dataInArray(0) => branch_29_dataInArray_0,
	Condition(0) => branch_29_dataInArray_1,
	pValidArray(0) => branch_29_pValidArray_0,
	pValidArray(1) => branch_29_pValidArray_1,
	readyArray(0) => branch_29_readyArray_0,
	readyArray(1) => branch_29_readyArray_1,
	nReadyArray(0) => branch_29_nReadyArray_0,
	nReadyArray(1) => branch_29_nReadyArray_1,
	validArray(0) => branch_29_validArray_0,
	validArray(1) => branch_29_validArray_1,
	dataOutArray(0) => branch_29_dataOutArray_0,
	dataOutArray(1) => branch_29_dataOutArray_1
);

branch_30: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_30_clk,
	rst => branch_30_rst,
	dataInArray(0) => branch_30_dataInArray_0,
	Condition(0) => branch_30_dataInArray_1,
	pValidArray(0) => branch_30_pValidArray_0,
	pValidArray(1) => branch_30_pValidArray_1,
	readyArray(0) => branch_30_readyArray_0,
	readyArray(1) => branch_30_readyArray_1,
	nReadyArray(0) => branch_30_nReadyArray_0,
	nReadyArray(1) => branch_30_nReadyArray_1,
	validArray(0) => branch_30_validArray_0,
	validArray(1) => branch_30_validArray_1,
	dataOutArray(0) => branch_30_dataOutArray_0,
	dataOutArray(1) => branch_30_dataOutArray_1
);

fork_28: entity work.fork(arch) generic map (1,8,1,1)
port map (
	clk => fork_28_clk,
	rst => fork_28_rst,
	dataInArray(0) => fork_28_dataInArray_0,
	pValidArray(0) => fork_28_pValidArray_0,
	readyArray(0) => fork_28_readyArray_0,
	nReadyArray(0) => fork_28_nReadyArray_0,
	nReadyArray(1) => fork_28_nReadyArray_1,
	nReadyArray(2) => fork_28_nReadyArray_2,
	nReadyArray(3) => fork_28_nReadyArray_3,
	nReadyArray(4) => fork_28_nReadyArray_4,
	nReadyArray(5) => fork_28_nReadyArray_5,
	nReadyArray(6) => fork_28_nReadyArray_6,
	nReadyArray(7) => fork_28_nReadyArray_7,
	validArray(0) => fork_28_validArray_0,
	validArray(1) => fork_28_validArray_1,
	validArray(2) => fork_28_validArray_2,
	validArray(3) => fork_28_validArray_3,
	validArray(4) => fork_28_validArray_4,
	validArray(5) => fork_28_validArray_5,
	validArray(6) => fork_28_validArray_6,
	validArray(7) => fork_28_validArray_7,
	dataOutArray(0) => fork_28_dataOutArray_0,
	dataOutArray(1) => fork_28_dataOutArray_1,
	dataOutArray(2) => fork_28_dataOutArray_2,
	dataOutArray(3) => fork_28_dataOutArray_3,
	dataOutArray(4) => fork_28_dataOutArray_4,
	dataOutArray(5) => fork_28_dataOutArray_5,
	dataOutArray(6) => fork_28_dataOutArray_6,
	dataOutArray(7) => fork_28_dataOutArray_7
);

phiC_30: entity work.CntrlMerge(arch) generic map (2,2,1,1,1)
port map (
	clk => phiC_30_clk,
	rst => phiC_30_rst,
	dataInArray(0) => phiC_30_dataInArray_0,
	dataInArray(1) => phiC_30_dataInArray_1,
	pValidArray(0) => phiC_30_pValidArray_0,
	pValidArray(1) => phiC_30_pValidArray_1,
	readyArray(0) => phiC_30_readyArray_0,
	readyArray(1) => phiC_30_readyArray_1,
	nReadyArray(0) => phiC_30_nReadyArray_0,
	nReadyArray(1) => phiC_30_nReadyArray_1,
	validArray(0) => phiC_30_validArray_0,
	validArray(1) => phiC_30_validArray_1,
	dataOutArray(0) => phiC_30_dataOutArray_0,
	Condition(0) => phiC_30_dataOutArray_1
);

forkC_37: entity work.fork(arch) generic map (1,2,1,1)
port map (
	clk => forkC_37_clk,
	rst => forkC_37_rst,
	dataInArray(0) => forkC_37_dataInArray_0,
	pValidArray(0) => forkC_37_pValidArray_0,
	readyArray(0) => forkC_37_readyArray_0,
	nReadyArray(0) => forkC_37_nReadyArray_0,
	nReadyArray(1) => forkC_37_nReadyArray_1,
	validArray(0) => forkC_37_validArray_0,
	validArray(1) => forkC_37_validArray_1,
	dataOutArray(0) => forkC_37_dataOutArray_0,
	dataOutArray(1) => forkC_37_dataOutArray_1
);

branchC_42: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_42_clk,
	rst => branchC_42_rst,
	dataInArray(0) => branchC_42_dataInArray_0,
	Condition(0) => branchC_42_dataInArray_1,
	pValidArray(0) => branchC_42_pValidArray_0,
	pValidArray(1) => branchC_42_pValidArray_1,
	readyArray(0) => branchC_42_readyArray_0,
	readyArray(1) => branchC_42_readyArray_1,
	nReadyArray(0) => branchC_42_nReadyArray_0,
	nReadyArray(1) => branchC_42_nReadyArray_1,
	validArray(0) => branchC_42_validArray_0,
	validArray(1) => branchC_42_validArray_1,
	dataOutArray(0) => branchC_42_dataOutArray_0,
	dataOutArray(1) => branchC_42_dataOutArray_1
);

source_3: entity work.source(arch) generic map (0,1,32,32)
port map (
	clk => source_3_clk,
	rst => source_3_rst,
	nReadyArray(0) => source_3_nReadyArray_0,
	validArray(0) => source_3_validArray_0,
	dataOutArray(0) => source_3_dataOutArray_0
);

Buffer_6: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_6_clk,
	rst => Buffer_6_rst,
	dataInArray(0) => Buffer_6_dataInArray_0,
	pValidArray(0) => Buffer_6_pValidArray_0,
	readyArray(0) => Buffer_6_readyArray_0,
	nReadyArray(0) => Buffer_6_nReadyArray_0,
	validArray(0) => Buffer_6_validArray_0,
	dataOutArray(0) => Buffer_6_dataOutArray_0
);

Buffer_7: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_7_clk,
	rst => Buffer_7_rst,
	dataInArray(0) => Buffer_7_dataInArray_0,
	pValidArray(0) => Buffer_7_pValidArray_0,
	readyArray(0) => Buffer_7_readyArray_0,
	nReadyArray(0) => Buffer_7_nReadyArray_0,
	validArray(0) => Buffer_7_validArray_0,
	dataOutArray(0) => Buffer_7_dataOutArray_0
);

Buffer_8: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_8_clk,
	rst => Buffer_8_rst,
	dataInArray(0) => Buffer_8_dataInArray_0,
	pValidArray(0) => Buffer_8_pValidArray_0,
	readyArray(0) => Buffer_8_readyArray_0,
	nReadyArray(0) => Buffer_8_nReadyArray_0,
	validArray(0) => Buffer_8_validArray_0,
	dataOutArray(0) => Buffer_8_dataOutArray_0
);

Buffer_9: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_9_clk,
	rst => Buffer_9_rst,
	dataInArray(0) => Buffer_9_dataInArray_0,
	pValidArray(0) => Buffer_9_pValidArray_0,
	readyArray(0) => Buffer_9_readyArray_0,
	nReadyArray(0) => Buffer_9_nReadyArray_0,
	validArray(0) => Buffer_9_validArray_0,
	dataOutArray(0) => Buffer_9_dataOutArray_0
);

Buffer_10: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_10_clk,
	rst => Buffer_10_rst,
	dataInArray(0) => Buffer_10_dataInArray_0,
	pValidArray(0) => Buffer_10_pValidArray_0,
	readyArray(0) => Buffer_10_readyArray_0,
	nReadyArray(0) => Buffer_10_nReadyArray_0,
	validArray(0) => Buffer_10_validArray_0,
	dataOutArray(0) => Buffer_10_dataOutArray_0
);

Buffer_11: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_11_clk,
	rst => Buffer_11_rst,
	dataInArray(0) => Buffer_11_dataInArray_0,
	pValidArray(0) => Buffer_11_pValidArray_0,
	readyArray(0) => Buffer_11_readyArray_0,
	nReadyArray(0) => Buffer_11_nReadyArray_0,
	validArray(0) => Buffer_11_validArray_0,
	dataOutArray(0) => Buffer_11_dataOutArray_0
);

Buffer_13: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_13_clk,
	rst => Buffer_13_rst,
	dataInArray(0) => Buffer_13_dataInArray_0,
	pValidArray(0) => Buffer_13_pValidArray_0,
	readyArray(0) => Buffer_13_readyArray_0,
	nReadyArray(0) => Buffer_13_nReadyArray_0,
	validArray(0) => Buffer_13_validArray_0,
	dataOutArray(0) => Buffer_13_dataOutArray_0
);

Buffer_27: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_27_clk,
	rst => Buffer_27_rst,
	dataInArray(0) => Buffer_27_dataInArray_0,
	pValidArray(0) => Buffer_27_pValidArray_0,
	readyArray(0) => Buffer_27_readyArray_0,
	nReadyArray(0) => Buffer_27_nReadyArray_0,
	validArray(0) => Buffer_27_validArray_0,
	dataOutArray(0) => Buffer_27_dataOutArray_0
);

Buffer_28: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_28_clk,
	rst => Buffer_28_rst,
	dataInArray(0) => Buffer_28_dataInArray_0,
	pValidArray(0) => Buffer_28_pValidArray_0,
	readyArray(0) => Buffer_28_readyArray_0,
	nReadyArray(0) => Buffer_28_nReadyArray_0,
	validArray(0) => Buffer_28_validArray_0,
	dataOutArray(0) => Buffer_28_dataOutArray_0
);

cst_6: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_6_clk,
	rst => cst_6_rst,
	dataInArray(0) => cst_6_dataInArray_0,
	pValidArray(0) => cst_6_pValidArray_0,
	readyArray(0) => cst_6_readyArray_0,
	nReadyArray(0) => cst_6_nReadyArray_0,
	validArray(0) => cst_6_validArray_0,
	dataOutArray(0) => cst_6_dataOutArray_0
);

add_44: entity work.add_op(arch) generic map (2,1,32,32)
port map (
	clk => add_44_clk,
	rst => add_44_rst,
	dataInArray(0) => add_44_dataInArray_0,
	dataInArray(1) => add_44_dataInArray_1,
	pValidArray(0) => add_44_pValidArray_0,
	pValidArray(1) => add_44_pValidArray_1,
	readyArray(0) => add_44_readyArray_0,
	readyArray(1) => add_44_readyArray_1,
	nReadyArray(0) => add_44_nReadyArray_0,
	validArray(0) => add_44_validArray_0,
	dataOutArray(0) => add_44_dataOutArray_0
);

icmp_45: entity work.icmp_slt_op(arch) generic map (2,1,32,1)
port map (
	clk => icmp_45_clk,
	rst => icmp_45_rst,
	dataInArray(0) => icmp_45_dataInArray_0,
	dataInArray(1) => icmp_45_dataInArray_1,
	pValidArray(0) => icmp_45_pValidArray_0,
	pValidArray(1) => icmp_45_pValidArray_1,
	readyArray(0) => icmp_45_readyArray_0,
	readyArray(1) => icmp_45_readyArray_1,
	nReadyArray(0) => icmp_45_nReadyArray_0,
	validArray(0) => icmp_45_validArray_0,
	dataOutArray(0) => icmp_45_dataOutArray_0
);

phi_n9: entity work.merge(arch) generic map (2,1,32,32)
port map (
	clk => phi_n9_clk,
	rst => phi_n9_rst,
	dataInArray(0) => phi_n9_dataInArray_0,
	dataInArray(1) => phi_n9_dataInArray_1,
	pValidArray(0) => phi_n9_pValidArray_0,
	pValidArray(1) => phi_n9_pValidArray_1,
	readyArray(0) => phi_n9_readyArray_0,
	readyArray(1) => phi_n9_readyArray_1,
	nReadyArray(0) => phi_n9_nReadyArray_0,
	validArray(0) => phi_n9_validArray_0,
	dataOutArray(0) => phi_n9_dataOutArray_0
);

phi_n10: entity work.merge(arch) generic map (2,1,32,32)
port map (
	clk => phi_n10_clk,
	rst => phi_n10_rst,
	dataInArray(0) => phi_n10_dataInArray_0,
	dataInArray(1) => phi_n10_dataInArray_1,
	pValidArray(0) => phi_n10_pValidArray_0,
	pValidArray(1) => phi_n10_pValidArray_1,
	readyArray(0) => phi_n10_readyArray_0,
	readyArray(1) => phi_n10_readyArray_1,
	nReadyArray(0) => phi_n10_nReadyArray_0,
	validArray(0) => phi_n10_validArray_0,
	dataOutArray(0) => phi_n10_dataOutArray_0
);

phi_n11: entity work.merge(arch) generic map (2,1,32,32)
port map (
	clk => phi_n11_clk,
	rst => phi_n11_rst,
	dataInArray(0) => phi_n11_dataInArray_0,
	dataInArray(1) => phi_n11_dataInArray_1,
	pValidArray(0) => phi_n11_pValidArray_0,
	pValidArray(1) => phi_n11_pValidArray_1,
	readyArray(0) => phi_n11_readyArray_0,
	readyArray(1) => phi_n11_readyArray_1,
	nReadyArray(0) => phi_n11_nReadyArray_0,
	validArray(0) => phi_n11_validArray_0,
	dataOutArray(0) => phi_n11_dataOutArray_0
);

phi_n12: entity work.merge(arch) generic map (2,1,32,32)
port map (
	clk => phi_n12_clk,
	rst => phi_n12_rst,
	dataInArray(0) => phi_n12_dataInArray_0,
	dataInArray(1) => phi_n12_dataInArray_1,
	pValidArray(0) => phi_n12_pValidArray_0,
	pValidArray(1) => phi_n12_pValidArray_1,
	readyArray(0) => phi_n12_readyArray_0,
	readyArray(1) => phi_n12_readyArray_1,
	nReadyArray(0) => phi_n12_nReadyArray_0,
	validArray(0) => phi_n12_validArray_0,
	dataOutArray(0) => phi_n12_dataOutArray_0
);

fork_10: entity work.fork(arch) generic map (1,2,32,32)
port map (
	clk => fork_10_clk,
	rst => fork_10_rst,
	dataInArray(0) => fork_10_dataInArray_0,
	pValidArray(0) => fork_10_pValidArray_0,
	readyArray(0) => fork_10_readyArray_0,
	nReadyArray(0) => fork_10_nReadyArray_0,
	nReadyArray(1) => fork_10_nReadyArray_1,
	validArray(0) => fork_10_validArray_0,
	validArray(1) => fork_10_validArray_1,
	dataOutArray(0) => fork_10_dataOutArray_0,
	dataOutArray(1) => fork_10_dataOutArray_1
);

fork_15: entity work.fork(arch) generic map (1,2,32,32)
port map (
	clk => fork_15_clk,
	rst => fork_15_rst,
	dataInArray(0) => fork_15_dataInArray_0,
	pValidArray(0) => fork_15_pValidArray_0,
	readyArray(0) => fork_15_readyArray_0,
	nReadyArray(0) => fork_15_nReadyArray_0,
	nReadyArray(1) => fork_15_nReadyArray_1,
	validArray(0) => fork_15_validArray_0,
	validArray(1) => fork_15_validArray_1,
	dataOutArray(0) => fork_15_dataOutArray_0,
	dataOutArray(1) => fork_15_dataOutArray_1
);

branch_31: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_31_clk,
	rst => branch_31_rst,
	dataInArray(0) => branch_31_dataInArray_0,
	Condition(0) => branch_31_dataInArray_1,
	pValidArray(0) => branch_31_pValidArray_0,
	pValidArray(1) => branch_31_pValidArray_1,
	readyArray(0) => branch_31_readyArray_0,
	readyArray(1) => branch_31_readyArray_1,
	nReadyArray(0) => branch_31_nReadyArray_0,
	nReadyArray(1) => branch_31_nReadyArray_1,
	validArray(0) => branch_31_validArray_0,
	validArray(1) => branch_31_validArray_1,
	dataOutArray(0) => branch_31_dataOutArray_0,
	dataOutArray(1) => branch_31_dataOutArray_1
);

branch_32: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_32_clk,
	rst => branch_32_rst,
	dataInArray(0) => branch_32_dataInArray_0,
	Condition(0) => branch_32_dataInArray_1,
	pValidArray(0) => branch_32_pValidArray_0,
	pValidArray(1) => branch_32_pValidArray_1,
	readyArray(0) => branch_32_readyArray_0,
	readyArray(1) => branch_32_readyArray_1,
	nReadyArray(0) => branch_32_nReadyArray_0,
	nReadyArray(1) => branch_32_nReadyArray_1,
	validArray(0) => branch_32_validArray_0,
	validArray(1) => branch_32_validArray_1,
	dataOutArray(0) => branch_32_dataOutArray_0,
	dataOutArray(1) => branch_32_dataOutArray_1
);

branch_33: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_33_clk,
	rst => branch_33_rst,
	dataInArray(0) => branch_33_dataInArray_0,
	Condition(0) => branch_33_dataInArray_1,
	pValidArray(0) => branch_33_pValidArray_0,
	pValidArray(1) => branch_33_pValidArray_1,
	readyArray(0) => branch_33_readyArray_0,
	readyArray(1) => branch_33_readyArray_1,
	nReadyArray(0) => branch_33_nReadyArray_0,
	nReadyArray(1) => branch_33_nReadyArray_1,
	validArray(0) => branch_33_validArray_0,
	validArray(1) => branch_33_validArray_1,
	dataOutArray(0) => branch_33_dataOutArray_0,
	dataOutArray(1) => branch_33_dataOutArray_1
);

branch_34: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_34_clk,
	rst => branch_34_rst,
	dataInArray(0) => branch_34_dataInArray_0,
	Condition(0) => branch_34_dataInArray_1,
	pValidArray(0) => branch_34_pValidArray_0,
	pValidArray(1) => branch_34_pValidArray_1,
	readyArray(0) => branch_34_readyArray_0,
	readyArray(1) => branch_34_readyArray_1,
	nReadyArray(0) => branch_34_nReadyArray_0,
	nReadyArray(1) => branch_34_nReadyArray_1,
	validArray(0) => branch_34_validArray_0,
	validArray(1) => branch_34_validArray_1,
	dataOutArray(0) => branch_34_dataOutArray_0,
	dataOutArray(1) => branch_34_dataOutArray_1
);

fork_29: entity work.fork(arch) generic map (1,5,1,1)
port map (
	clk => fork_29_clk,
	rst => fork_29_rst,
	dataInArray(0) => fork_29_dataInArray_0,
	pValidArray(0) => fork_29_pValidArray_0,
	readyArray(0) => fork_29_readyArray_0,
	nReadyArray(0) => fork_29_nReadyArray_0,
	nReadyArray(1) => fork_29_nReadyArray_1,
	nReadyArray(2) => fork_29_nReadyArray_2,
	nReadyArray(3) => fork_29_nReadyArray_3,
	nReadyArray(4) => fork_29_nReadyArray_4,
	validArray(0) => fork_29_validArray_0,
	validArray(1) => fork_29_validArray_1,
	validArray(2) => fork_29_validArray_2,
	validArray(3) => fork_29_validArray_3,
	validArray(4) => fork_29_validArray_4,
	dataOutArray(0) => fork_29_dataOutArray_0,
	dataOutArray(1) => fork_29_dataOutArray_1,
	dataOutArray(2) => fork_29_dataOutArray_2,
	dataOutArray(3) => fork_29_dataOutArray_3,
	dataOutArray(4) => fork_29_dataOutArray_4
);

phiC_31: entity work.merge(arch) generic map (2,1,1,1)
port map (
	clk => phiC_31_clk,
	rst => phiC_31_rst,
	dataInArray(0) => phiC_31_dataInArray_0,
	dataInArray(1) => phiC_31_dataInArray_1,
	pValidArray(0) => phiC_31_pValidArray_0,
	pValidArray(1) => phiC_31_pValidArray_1,
	readyArray(0) => phiC_31_readyArray_0,
	readyArray(1) => phiC_31_readyArray_1,
	nReadyArray(0) => phiC_31_nReadyArray_0,
	validArray(0) => phiC_31_validArray_0,
	dataOutArray(0) => phiC_31_dataOutArray_0
);

branchC_43: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_43_clk,
	rst => branchC_43_rst,
	dataInArray(0) => branchC_43_dataInArray_0,
	Condition(0) => branchC_43_dataInArray_1,
	pValidArray(0) => branchC_43_pValidArray_0,
	pValidArray(1) => branchC_43_pValidArray_1,
	readyArray(0) => branchC_43_readyArray_0,
	readyArray(1) => branchC_43_readyArray_1,
	nReadyArray(0) => branchC_43_nReadyArray_0,
	nReadyArray(1) => branchC_43_nReadyArray_1,
	validArray(0) => branchC_43_validArray_0,
	validArray(1) => branchC_43_validArray_1,
	dataOutArray(0) => branchC_43_dataOutArray_0,
	dataOutArray(1) => branchC_43_dataOutArray_1
);

source_4: entity work.source(arch) generic map (0,1,32,32)
port map (
	clk => source_4_clk,
	rst => source_4_rst,
	nReadyArray(0) => source_4_nReadyArray_0,
	validArray(0) => source_4_validArray_0,
	dataOutArray(0) => source_4_dataOutArray_0
);

Buffer_5: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_5_clk,
	rst => Buffer_5_rst,
	dataInArray(0) => Buffer_5_dataInArray_0,
	pValidArray(0) => Buffer_5_pValidArray_0,
	readyArray(0) => Buffer_5_readyArray_0,
	nReadyArray(0) => Buffer_5_nReadyArray_0,
	validArray(0) => Buffer_5_validArray_0,
	dataOutArray(0) => Buffer_5_dataOutArray_0
);

Buffer_21: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_21_clk,
	rst => Buffer_21_rst,
	dataInArray(0) => Buffer_21_dataInArray_0,
	pValidArray(0) => Buffer_21_pValidArray_0,
	readyArray(0) => Buffer_21_readyArray_0,
	nReadyArray(0) => Buffer_21_nReadyArray_0,
	validArray(0) => Buffer_21_validArray_0,
	dataOutArray(0) => Buffer_21_dataOutArray_0
);

Buffer_22: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_22_clk,
	rst => Buffer_22_rst,
	dataInArray(0) => Buffer_22_dataInArray_0,
	pValidArray(0) => Buffer_22_pValidArray_0,
	readyArray(0) => Buffer_22_readyArray_0,
	nReadyArray(0) => Buffer_22_nReadyArray_0,
	validArray(0) => Buffer_22_validArray_0,
	dataOutArray(0) => Buffer_22_dataOutArray_0
);

Buffer_23: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_23_clk,
	rst => Buffer_23_rst,
	dataInArray(0) => Buffer_23_dataInArray_0,
	pValidArray(0) => Buffer_23_pValidArray_0,
	readyArray(0) => Buffer_23_readyArray_0,
	nReadyArray(0) => Buffer_23_nReadyArray_0,
	validArray(0) => Buffer_23_validArray_0,
	dataOutArray(0) => Buffer_23_dataOutArray_0
);

Buffer_29: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_29_clk,
	rst => Buffer_29_rst,
	dataInArray(0) => Buffer_29_dataInArray_0,
	pValidArray(0) => Buffer_29_pValidArray_0,
	readyArray(0) => Buffer_29_readyArray_0,
	nReadyArray(0) => Buffer_29_nReadyArray_0,
	validArray(0) => Buffer_29_validArray_0,
	dataOutArray(0) => Buffer_29_dataOutArray_0
);

Buffer_30: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_30_clk,
	rst => Buffer_30_rst,
	dataInArray(0) => Buffer_30_dataInArray_0,
	pValidArray(0) => Buffer_30_pValidArray_0,
	readyArray(0) => Buffer_30_readyArray_0,
	nReadyArray(0) => Buffer_30_nReadyArray_0,
	validArray(0) => Buffer_30_validArray_0,
	dataOutArray(0) => Buffer_30_dataOutArray_0
);

cst_7: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_7_clk,
	rst => cst_7_rst,
	dataInArray(0) => cst_7_dataInArray_0,
	pValidArray(0) => cst_7_pValidArray_0,
	readyArray(0) => cst_7_readyArray_0,
	nReadyArray(0) => cst_7_nReadyArray_0,
	validArray(0) => cst_7_validArray_0,
	dataOutArray(0) => cst_7_dataOutArray_0
);

add_47: entity work.add_op(arch) generic map (2,1,32,32)
port map (
	clk => add_47_clk,
	rst => add_47_rst,
	dataInArray(0) => add_47_dataInArray_0,
	dataInArray(1) => add_47_dataInArray_1,
	pValidArray(0) => add_47_pValidArray_0,
	pValidArray(1) => add_47_pValidArray_1,
	readyArray(0) => add_47_readyArray_0,
	readyArray(1) => add_47_readyArray_1,
	nReadyArray(0) => add_47_nReadyArray_0,
	validArray(0) => add_47_validArray_0,
	dataOutArray(0) => add_47_dataOutArray_0
);

cst_8: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_8_clk,
	rst => cst_8_rst,
	dataInArray(0) => cst_8_dataInArray_0,
	pValidArray(0) => cst_8_pValidArray_0,
	readyArray(0) => cst_8_readyArray_0,
	nReadyArray(0) => cst_8_nReadyArray_0,
	validArray(0) => cst_8_validArray_0,
	dataOutArray(0) => cst_8_dataOutArray_0
);

icmp_48: entity work.icmp_ult_op(arch) generic map (2,1,32,1)
port map (
	clk => icmp_48_clk,
	rst => icmp_48_rst,
	dataInArray(0) => icmp_48_dataInArray_0,
	dataInArray(1) => icmp_48_dataInArray_1,
	pValidArray(0) => icmp_48_pValidArray_0,
	pValidArray(1) => icmp_48_pValidArray_1,
	readyArray(0) => icmp_48_readyArray_0,
	readyArray(1) => icmp_48_readyArray_1,
	nReadyArray(0) => icmp_48_nReadyArray_0,
	validArray(0) => icmp_48_validArray_0,
	dataOutArray(0) => icmp_48_dataOutArray_0
);

phi_n0: entity work.merge(arch) generic map (2,1,32,32)
port map (
	clk => phi_n0_clk,
	rst => phi_n0_rst,
	dataInArray(0) => phi_n0_dataInArray_0,
	dataInArray(1) => phi_n0_dataInArray_1,
	pValidArray(0) => phi_n0_pValidArray_0,
	pValidArray(1) => phi_n0_pValidArray_1,
	readyArray(0) => phi_n0_readyArray_0,
	readyArray(1) => phi_n0_readyArray_1,
	nReadyArray(0) => phi_n0_nReadyArray_0,
	validArray(0) => phi_n0_validArray_0,
	dataOutArray(0) => phi_n0_dataOutArray_0
);

phi_n1: entity work.merge(arch) generic map (2,1,32,32)
port map (
	clk => phi_n1_clk,
	rst => phi_n1_rst,
	dataInArray(0) => phi_n1_dataInArray_0,
	dataInArray(1) => phi_n1_dataInArray_1,
	pValidArray(0) => phi_n1_pValidArray_0,
	pValidArray(1) => phi_n1_pValidArray_1,
	readyArray(0) => phi_n1_readyArray_0,
	readyArray(1) => phi_n1_readyArray_1,
	nReadyArray(0) => phi_n1_nReadyArray_0,
	validArray(0) => phi_n1_validArray_0,
	dataOutArray(0) => phi_n1_dataOutArray_0
);

fork_11: entity work.fork(arch) generic map (1,2,32,32)
port map (
	clk => fork_11_clk,
	rst => fork_11_rst,
	dataInArray(0) => fork_11_dataInArray_0,
	pValidArray(0) => fork_11_pValidArray_0,
	readyArray(0) => fork_11_readyArray_0,
	nReadyArray(0) => fork_11_nReadyArray_0,
	nReadyArray(1) => fork_11_nReadyArray_1,
	validArray(0) => fork_11_validArray_0,
	validArray(1) => fork_11_validArray_1,
	dataOutArray(0) => fork_11_dataOutArray_0,
	dataOutArray(1) => fork_11_dataOutArray_1
);

branch_35: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_35_clk,
	rst => branch_35_rst,
	dataInArray(0) => branch_35_dataInArray_0,
	Condition(0) => branch_35_dataInArray_1,
	pValidArray(0) => branch_35_pValidArray_0,
	pValidArray(1) => branch_35_pValidArray_1,
	readyArray(0) => branch_35_readyArray_0,
	readyArray(1) => branch_35_readyArray_1,
	nReadyArray(0) => branch_35_nReadyArray_0,
	nReadyArray(1) => branch_35_nReadyArray_1,
	validArray(0) => branch_35_validArray_0,
	validArray(1) => branch_35_validArray_1,
	dataOutArray(0) => branch_35_dataOutArray_0,
	dataOutArray(1) => branch_35_dataOutArray_1
);

branch_36: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_36_clk,
	rst => branch_36_rst,
	dataInArray(0) => branch_36_dataInArray_0,
	Condition(0) => branch_36_dataInArray_1,
	pValidArray(0) => branch_36_pValidArray_0,
	pValidArray(1) => branch_36_pValidArray_1,
	readyArray(0) => branch_36_readyArray_0,
	readyArray(1) => branch_36_readyArray_1,
	nReadyArray(0) => branch_36_nReadyArray_0,
	nReadyArray(1) => branch_36_nReadyArray_1,
	validArray(0) => branch_36_validArray_0,
	validArray(1) => branch_36_validArray_1,
	dataOutArray(0) => branch_36_dataOutArray_0,
	dataOutArray(1) => branch_36_dataOutArray_1
);

fork_30: entity work.fork(arch) generic map (1,3,1,1)
port map (
	clk => fork_30_clk,
	rst => fork_30_rst,
	dataInArray(0) => fork_30_dataInArray_0,
	pValidArray(0) => fork_30_pValidArray_0,
	readyArray(0) => fork_30_readyArray_0,
	nReadyArray(0) => fork_30_nReadyArray_0,
	nReadyArray(1) => fork_30_nReadyArray_1,
	nReadyArray(2) => fork_30_nReadyArray_2,
	validArray(0) => fork_30_validArray_0,
	validArray(1) => fork_30_validArray_1,
	validArray(2) => fork_30_validArray_2,
	dataOutArray(0) => fork_30_dataOutArray_0,
	dataOutArray(1) => fork_30_dataOutArray_1,
	dataOutArray(2) => fork_30_dataOutArray_2
);

phiC_32: entity work.merge(arch) generic map (2,1,1,1)
port map (
	clk => phiC_32_clk,
	rst => phiC_32_rst,
	dataInArray(0) => phiC_32_dataInArray_0,
	dataInArray(1) => phiC_32_dataInArray_1,
	pValidArray(0) => phiC_32_pValidArray_0,
	pValidArray(1) => phiC_32_pValidArray_1,
	readyArray(0) => phiC_32_readyArray_0,
	readyArray(1) => phiC_32_readyArray_1,
	nReadyArray(0) => phiC_32_nReadyArray_0,
	validArray(0) => phiC_32_validArray_0,
	dataOutArray(0) => phiC_32_dataOutArray_0
);

branchC_44: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_44_clk,
	rst => branchC_44_rst,
	dataInArray(0) => branchC_44_dataInArray_0,
	Condition(0) => branchC_44_dataInArray_1,
	pValidArray(0) => branchC_44_pValidArray_0,
	pValidArray(1) => branchC_44_pValidArray_1,
	readyArray(0) => branchC_44_readyArray_0,
	readyArray(1) => branchC_44_readyArray_1,
	nReadyArray(0) => branchC_44_nReadyArray_0,
	nReadyArray(1) => branchC_44_nReadyArray_1,
	validArray(0) => branchC_44_validArray_0,
	validArray(1) => branchC_44_validArray_1,
	dataOutArray(0) => branchC_44_dataOutArray_0,
	dataOutArray(1) => branchC_44_dataOutArray_1
);

source_5: entity work.source(arch) generic map (0,1,32,32)
port map (
	clk => source_5_clk,
	rst => source_5_rst,
	nReadyArray(0) => source_5_nReadyArray_0,
	validArray(0) => source_5_validArray_0,
	dataOutArray(0) => source_5_dataOutArray_0
);

source_6: entity work.source(arch) generic map (0,1,32,32)
port map (
	clk => source_6_clk,
	rst => source_6_rst,
	nReadyArray(0) => source_6_nReadyArray_0,
	validArray(0) => source_6_validArray_0,
	dataOutArray(0) => source_6_dataOutArray_0
);

Buffer_31: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_31_clk,
	rst => Buffer_31_rst,
	dataInArray(0) => Buffer_31_dataInArray_0,
	pValidArray(0) => Buffer_31_pValidArray_0,
	readyArray(0) => Buffer_31_readyArray_0,
	nReadyArray(0) => Buffer_31_nReadyArray_0,
	validArray(0) => Buffer_31_validArray_0,
	dataOutArray(0) => Buffer_31_dataOutArray_0
);

ret_0: entity work.ret_op(arch) generic map (1,1,1,1)
port map (
	clk => ret_0_clk,
	rst => ret_0_rst,
	dataInArray(0) => ret_0_dataInArray_0,
	pValidArray(0) => ret_0_pValidArray_0,
	readyArray(0) => ret_0_readyArray_0,
	nReadyArray(0) => ret_0_nReadyArray_0,
	validArray(0) => ret_0_validArray_0,
	dataOutArray(0) => ret_0_dataOutArray_0
);

phiC_33: entity work.merge(arch) generic map (1,1,1,1)
port map (
	clk => phiC_33_clk,
	rst => phiC_33_rst,
	dataInArray(0) => phiC_33_dataInArray_0,
	pValidArray(0) => phiC_33_pValidArray_0,
	readyArray(0) => phiC_33_readyArray_0,
	nReadyArray(0) => phiC_33_nReadyArray_0,
	validArray(0) => phiC_33_validArray_0,
	dataOutArray(0) => phiC_33_dataOutArray_0
);

end behavioral; 
