// VIP
$VERILOG_PATH/dv/vip/spiflash.v
$VERILOG_PATH/dv/vip/tbuart.v
$VERILOG_PATH/dv/vip/wb_rw_test.v

// Mgmt Core Wrapper
$VERILOG_PATH/rtl/defines.v
$VERILOG_PATH/gl/mgmt_core.v
$VERILOG_PATH/gl/DFFRAM.v
$VERILOG_PATH/gl/mgmt_core_wrapper.v

// STD CELLS - they need to be below the defines.v files 
$(PDK_ROOT)/$(PDK)/libs.ref/gf180mcu_io/verilog/GF018green_ipio_5p0c_75.v
$(PDK_ROOT)/$(PDK)/libs.ref/gf180mcu_sc7_hv/verilog/GF018hv5v_mcu_sc7_udp.v
$(PDK_ROOT)/$(PDK)/libs.ref/gf180mcu_sc7_hv/verilog/GF018hv5v_mcu_sc7.v
$(PDK_ROOT)/$(PDK)/libs.ref/gf180mcu_sram/verilog/GF018_5VGreen_SRAM_1P_512x8M8WM1.v

