
*** Running vivado
    with args -log top.vds -m64 -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 977.879 ; gain = 136.918 ; free physical = 1045 ; free virtual = 3747
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [/home/carson/poly/cpe439/hdmi_2_vga/top.v:1]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [/home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/synth_1/.Xil/Vivado-48862-ubuntu/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [/home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/synth_1/.Xil/Vivado-48862-ubuntu/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'dvi2rgb_0' [/home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/synth_1/.Xil/Vivado-48862-ubuntu/realtime/dvi2rgb_0_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'dvi2rgb_0' (2#1) [/home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/synth_1/.Xil/Vivado-48862-ubuntu/realtime/dvi2rgb_0_stub.v:7]
INFO: [Synth 8-638] synthesizing module 'img_proc' [/home/carson/poly/cpe439/hdmi_2_vga/img_proc.v:1]
INFO: [Synth 8-256] done synthesizing module 'img_proc' (3#1) [/home/carson/poly/cpe439/hdmi_2_vga/img_proc.v:1]
INFO: [Synth 8-638] synthesizing module 'rgb2vga_0' [/home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/synth_1/.Xil/Vivado-48862-ubuntu/realtime/rgb2vga_0_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'rgb2vga_0' (4#1) [/home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/synth_1/.Xil/Vivado-48862-ubuntu/realtime/rgb2vga_0_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'top' (5#1) [/home/carson/poly/cpe439/hdmi_2_vga/top.v:1]
WARNING: [Synth 8-3917] design top has port HDMI_HPD driven by constant 1
WARNING: [Synth 8-3917] design top has port HDMI_OUT_EN driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1016.254 ; gain = 175.293 ; free physical = 1005 ; free virtual = 3707
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1016.254 ; gain = 175.293 ; free physical = 1004 ; free virtual = 3707
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/synth_1/.Xil/Vivado-48862-ubuntu/dcp/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_0_i'
Finished Parsing XDC File [/home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/synth_1/.Xil/Vivado-48862-ubuntu/dcp/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_0_i'
Parsing XDC File [/home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/synth_1/.Xil/Vivado-48862-ubuntu/dcp_2/dvi2rgb_0_in_context.xdc] for cell 'dvi2rgb_0_i'
Finished Parsing XDC File [/home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/synth_1/.Xil/Vivado-48862-ubuntu/dcp_2/dvi2rgb_0_in_context.xdc] for cell 'dvi2rgb_0_i'
Parsing XDC File [/home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/synth_1/.Xil/Vivado-48862-ubuntu/dcp_3/rgb2vga_0_in_context.xdc] for cell 'rgb2vga_0_i'
Finished Parsing XDC File [/home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/synth_1/.Xil/Vivado-48862-ubuntu/dcp_3/rgb2vga_0_in_context.xdc] for cell 'rgb2vga_0_i'
Parsing XDC File [/home/carson/poly/cpe439/hdmi_2_vga/constraints.xdc]
Finished Parsing XDC File [/home/carson/poly/cpe439/hdmi_2_vga/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/carson/poly/cpe439/hdmi_2_vga/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1297.762 ; gain = 0.000 ; free physical = 841 ; free virtual = 3543
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 48874 
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1297.762 ; gain = 456.801 ; free physical = 837 ; free virtual = 3539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1297.762 ; gain = 456.801 ; free physical = 837 ; free virtual = 3539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Clk_n. (constraint file  /home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/synth_1/.Xil/Vivado-48862-ubuntu/dcp_2/dvi2rgb_0_in_context.xdc, line 1).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Clk_p. (constraint file  /home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/synth_1/.Xil/Vivado-48862-ubuntu/dcp_2/dvi2rgb_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Data_n[0]. (constraint file  /home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/synth_1/.Xil/Vivado-48862-ubuntu/dcp_2/dvi2rgb_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Data_n[1]. (constraint file  /home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/synth_1/.Xil/Vivado-48862-ubuntu/dcp_2/dvi2rgb_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Data_n[2]. (constraint file  /home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/synth_1/.Xil/Vivado-48862-ubuntu/dcp_2/dvi2rgb_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Data_p[0]. (constraint file  /home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/synth_1/.Xil/Vivado-48862-ubuntu/dcp_2/dvi2rgb_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Data_p[1]. (constraint file  /home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/synth_1/.Xil/Vivado-48862-ubuntu/dcp_2/dvi2rgb_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Data_p[2]. (constraint file  /home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/synth_1/.Xil/Vivado-48862-ubuntu/dcp_2/dvi2rgb_0_in_context.xdc, line 8).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1297.762 ; gain = 456.801 ; free physical = 837 ; free virtual = 3539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1297.762 ; gain = 456.801 ; free physical = 829 ; free virtual = 3531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module img_proc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1297.770 ; gain = 456.809 ; free physical = 829 ; free virtual = 3531
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design top has port HDMI_HPD driven by constant 1
WARNING: [Synth 8-3917] design top has port HDMI_OUT_EN driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1297.770 ; gain = 456.809 ; free physical = 824 ; free virtual = 3526
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1297.770 ; gain = 456.809 ; free physical = 824 ; free virtual = 3526

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1297.770 ; gain = 456.809 ; free physical = 816 ; free virtual = 3518
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1297.770 ; gain = 456.809 ; free physical = 816 ; free virtual = 3518

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_wiz_0_i/clk_o' to pin 'clk_wiz_0_i/bbstub_clk_o/O'
INFO: Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1297.770 ; gain = 456.809 ; free physical = 768 ; free virtual = 3471
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1297.770 ; gain = 456.809 ; free physical = 768 ; free virtual = 3471
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1305.770 ; gain = 464.809 ; free physical = 751 ; free virtual = 3453
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1305.770 ; gain = 464.809 ; free physical = 751 ; free virtual = 3453

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1305.770 ; gain = 464.809 ; free physical = 751 ; free virtual = 3453
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1305.770 ; gain = 464.809 ; free physical = 751 ; free virtual = 3453
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1305.770 ; gain = 464.809 ; free physical = 751 ; free virtual = 3453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1305.770 ; gain = 464.809 ; free physical = 751 ; free virtual = 3453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1305.770 ; gain = 464.809 ; free physical = 751 ; free virtual = 3453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1305.770 ; gain = 464.809 ; free physical = 751 ; free virtual = 3453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1305.770 ; gain = 464.809 ; free physical = 751 ; free virtual = 3453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |dvi2rgb_0     |         1|
|3     |rgb2vga_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |dvi2rgb_0 |     1|
|3     |rgb2vga_0 |     1|
|4     |CARRY4    |     6|
|5     |LUT2      |    24|
|6     |FDRE      |    27|
|7     |IBUF      |     5|
|8     |IOBUF     |     2|
|9     |OBUF      |    24|
+------+----------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |   141|
|2     |  img_proc_i |img_proc |    57|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1305.770 ; gain = 464.809 ; free physical = 751 ; free virtual = 3453
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1305.770 ; gain = 91.383 ; free physical = 749 ; free virtual = 3451
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1305.770 ; gain = 464.809 ; free physical = 749 ; free virtual = 3451
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1305.770 ; gain = 393.477 ; free physical = 749 ; free virtual = 3451
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1313.773 ; gain = 0.000 ; free physical = 750 ; free virtual = 3452
INFO: [Common 17-206] Exiting Vivado at Fri Oct 26 17:54:09 2018...
