// Seed: 3346906932
module module_0;
  for (id_1 = 1; -1; id_1 = -1 == id_1) begin : LABEL_0
    assign id_1 = id_1 == -1;
  end
endmodule
module module_1 #(
    parameter id_4 = 32'd72
) (
    input  wor  id_0,
    input  tri  id_1,
    input  tri0 id_2,
    input  tri0 id_3,
    input  tri0 _id_4,
    output wand id_5
    , id_9,
    input  tri1 id_6,
    input  tri0 id_7
);
  wire id_10, id_11;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  logic ["" : -1  |  id_4] id_12;
endmodule
