Warning (10268): Verilog HDL information at niosv_soc_example_top.sv(39): always construct contains both blocking and non-blocking assignments File: C:/Users/Public/Github/niosv_soc_example/hdl/niosv_soc_example_top.sv Line: 39
Info (10281): Verilog HDL Declaration information at NIOSV_SOC_mm_interconnect_0_router_013.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/Public/Github/niosv_soc_example/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_router_013.sv Line: 48
Info (10281): Verilog HDL Declaration information at NIOSV_SOC_mm_interconnect_0_router_013.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/Public/Github/niosv_soc_example/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_router_013.sv Line: 49
Info (10281): Verilog HDL Declaration information at NIOSV_SOC_mm_interconnect_0_router_006.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/Public/Github/niosv_soc_example/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_router_006.sv Line: 48
Info (10281): Verilog HDL Declaration information at NIOSV_SOC_mm_interconnect_0_router_006.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/Public/Github/niosv_soc_example/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_router_006.sv Line: 49
Info (10281): Verilog HDL Declaration information at NIOSV_SOC_mm_interconnect_0_router_004.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/Public/Github/niosv_soc_example/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_router_004.sv Line: 48
Info (10281): Verilog HDL Declaration information at NIOSV_SOC_mm_interconnect_0_router_004.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/Public/Github/niosv_soc_example/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_router_004.sv Line: 49
Info (10281): Verilog HDL Declaration information at NIOSV_SOC_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/Public/Github/niosv_soc_example/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at NIOSV_SOC_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/Public/Github/niosv_soc_example/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at NIOSV_SOC_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/Public/Github/niosv_soc_example/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at NIOSV_SOC_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/Public/Github/niosv_soc_example/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_router.sv Line: 49
