
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: _34068_ (falling edge-triggered flip-flop clocked by clk)
Endpoint: soc.core.sram.ram512x32.RAM00
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         15.00   15.00   clock clk (fall edge)
                          0.00   15.00   clock source latency
                  4.00    0.00   15.00 v clock_core (in)
     1    0.01                           clock_core (net)
                  4.00    0.00   15.00 v input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.43    1.23   16.23 v input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     1    0.07                           net1 (net)
                  0.43    0.01   16.24 v wire1937/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.19    1.01   17.26 v wire1937/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     3    0.25                           net1937 (net)
                  1.20    0.07   17.32 v _18010_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.50    0.55   17.87 ^ _18010_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.02                           _07935_ (net)
                  0.50    0.00   17.87 ^ _18022_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.45    0.99   18.87 v _18022_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.20                           clock_ctrl.core_clk (net)
                  1.45    0.04   18.91 v clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.16    0.55   19.46 v clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.16    0.00   19.46 v clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.27   19.73 v clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00   19.73 v clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.31    0.40   20.13 v clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.12                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.31    0.01   20.14 v clkbuf_2_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.34   20.47 v clkbuf_2_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_2_0_clock_ctrl.core_clk (net)
                  0.14    0.00   20.47 v clkbuf_2_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.33   20.80 v clkbuf_2_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_2_2_1_clock_ctrl.core_clk (net)
                  0.19    0.00   20.81 v clkbuf_3_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.30   21.10 v clkbuf_3_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_5_0_clock_ctrl.core_clk (net)
                  0.14    0.00   21.11 v clkbuf_3_5_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.26   21.37 v clkbuf_3_5_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_5_1_clock_ctrl.core_clk (net)
                  0.11    0.00   21.37 v clkbuf_3_5_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.32   21.69 v clkbuf_3_5_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_5_2_clock_ctrl.core_clk (net)
                  0.20    0.00   21.70 v clkbuf_4_10_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.36   22.05 v clkbuf_4_10_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_10_0_clock_ctrl.core_clk (net)
                  0.21    0.00   22.06 v clkbuf_5_21_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.32   22.37 v clkbuf_5_21_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_5_21_0_clock_ctrl.core_clk (net)
                  0.15    0.00   22.37 v clkbuf_6_42_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.17    0.31   22.68 v clkbuf_6_42_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_42_0_clock_ctrl.core_clk (net)
                  0.17    0.00   22.69 v clkbuf_7_85_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.70    0.67   23.36 v clkbuf_7_85_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.31                           clknet_7_85_0_clock_ctrl.core_clk (net)
                  0.70    0.01   23.36 v clkbuf_leaf_1049_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.10    0.38   23.75 v clkbuf_leaf_1049_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     3    0.02                           clknet_leaf_1049_clock_ctrl.core_clk (net)
                  0.10    0.00   23.75 v _34068_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1)
                  0.25    0.80   24.55 v _34068_/Q (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1)
     1    0.02                           clock_ctrl.reset_delay[0] (net)
                  0.25    0.00   24.55 v _18295_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_4)
                  0.89    0.60   25.15 ^ _18295_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_4)
     2    0.11                           clock_ctrl.resetb_sync (net)
                  0.89    0.00   25.15 ^ _18296_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_8)
                  0.49    0.40   25.55 v _18296_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_8)
     2    0.17                           mgmt_buffers.user_reset (net)
                  0.49    0.01   25.56 v wire1427/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  1.34    1.10   26.66 v wire1427/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     4    0.33                           net1427 (net)
                  1.37    0.11   26.78 v wire1426/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.45    1.36   28.13 v wire1426/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     2    0.19                           net1426 (net)
                  1.45    0.03   28.16 v soc.core.sram.ram512x32.RAM00/CEN (gf180mcu_fd_ip_sram__sram512x8m8wm1)
                                 28.16   data arrival time

                         30.00   30.00   clock clk (rise edge)
                          0.00   30.00   clock source latency
                  1.00    0.00   30.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  1.00    0.00   30.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.57    0.50   30.50 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     1    0.07                           net1 (net)
                  0.57    0.01   30.51 ^ wire1937/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.98    1.25   31.76 ^ wire1937/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     3    0.25                           net1937 (net)
                  1.99    0.06   31.82 ^ _18010_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.22    0.18   32.00 v _18010_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.02                           _07935_ (net)
                  0.22    0.00   32.00 v _18022_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.74    1.03   33.03 ^ _18022_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.20                           clock_ctrl.core_clk (net)
                  1.74    0.04   33.07 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.43   33.49 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00   33.50 ^ clkbuf_1_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.25   33.75 ^ clkbuf_1_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_0_0_clock_ctrl.core_clk (net)
                  0.13    0.00   33.75 ^ clkbuf_1_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.30    0.35   34.10 ^ clkbuf_1_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.13                           clknet_1_0_1_clock_ctrl.core_clk (net)
                  0.30    0.02   34.12 ^ clkbuf_2_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.29   34.40 ^ clkbuf_2_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_0_0_clock_ctrl.core_clk (net)
                  0.13    0.00   34.41 ^ clkbuf_2_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.29   34.70 ^ clkbuf_2_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_0_1_clock_ctrl.core_clk (net)
                  0.20    0.00   34.70 ^ clkbuf_3_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.27   34.97 ^ clkbuf_3_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_0_0_clock_ctrl.core_clk (net)
                  0.14    0.00   34.97 ^ clkbuf_3_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.23   35.20 ^ clkbuf_3_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_0_1_clock_ctrl.core_clk (net)
                  0.11    0.00   35.20 ^ clkbuf_3_0_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.28   35.48 ^ clkbuf_3_0_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_0_2_clock_ctrl.core_clk (net)
                  0.19    0.00   35.49 ^ clkbuf_4_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.30   35.79 ^ clkbuf_4_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_0_0_clock_ctrl.core_clk (net)
                  0.20    0.00   35.79 ^ clkbuf_5_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.28   36.07 ^ clkbuf_5_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_0_0_clock_ctrl.core_clk (net)
                  0.15    0.00   36.07 ^ clkbuf_6_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.26   36.33 ^ clkbuf_6_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_0_0_clock_ctrl.core_clk (net)
                  0.15    0.00   36.34 ^ clkbuf_7_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.46    0.45   36.78 ^ clkbuf_7_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.21                           clknet_7_0_0_clock_ctrl.core_clk (net)
                  0.46    0.00   36.79 ^ clkbuf_opt_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.11    0.29   37.08 ^ clkbuf_opt_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     1    0.05                           clknet_opt_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00   37.08 ^ clkbuf_opt_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.29    0.35   37.43 ^ clkbuf_opt_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     1    0.30                           clknet_opt_1_1_clock_ctrl.core_clk (net)
                  0.29    0.01   37.43 ^ soc.core.sram.ram512x32.RAM00/CLK (gf180mcu_fd_ip_sram__sram512x8m8wm1)
                         -0.10   37.33   clock uncertainty
                          0.31   37.64   clock reconvergence pessimism
                         -0.61   37.03   library setup time
                                 37.03   data required time
-----------------------------------------------------------------------------
                                 37.03   data required time
                                -28.16   data arrival time
-----------------------------------------------------------------------------
                                  8.87   slack (MET)


Startpoint: _34068_ (falling edge-triggered flip-flop clocked by clk)
Endpoint: soc.core.sram.ram512x32.RAM02
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         15.00   15.00   clock clk (fall edge)
                          0.00   15.00   clock source latency
                  4.00    0.00   15.00 v clock_core (in)
     1    0.01                           clock_core (net)
                  4.00    0.00   15.00 v input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.43    1.23   16.23 v input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     1    0.07                           net1 (net)
                  0.43    0.01   16.24 v wire1937/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.19    1.01   17.26 v wire1937/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     3    0.25                           net1937 (net)
                  1.20    0.07   17.32 v _18010_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.50    0.55   17.87 ^ _18010_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.02                           _07935_ (net)
                  0.50    0.00   17.87 ^ _18022_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.45    0.99   18.87 v _18022_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.20                           clock_ctrl.core_clk (net)
                  1.45    0.04   18.91 v clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.16    0.55   19.46 v clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.16    0.00   19.46 v clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.27   19.73 v clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00   19.73 v clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.31    0.40   20.13 v clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.12                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.31    0.01   20.14 v clkbuf_2_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.34   20.47 v clkbuf_2_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_2_0_clock_ctrl.core_clk (net)
                  0.14    0.00   20.47 v clkbuf_2_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.33   20.80 v clkbuf_2_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_2_2_1_clock_ctrl.core_clk (net)
                  0.19    0.00   20.81 v clkbuf_3_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.30   21.10 v clkbuf_3_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_5_0_clock_ctrl.core_clk (net)
                  0.14    0.00   21.11 v clkbuf_3_5_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.26   21.37 v clkbuf_3_5_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_5_1_clock_ctrl.core_clk (net)
                  0.11    0.00   21.37 v clkbuf_3_5_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.32   21.69 v clkbuf_3_5_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_5_2_clock_ctrl.core_clk (net)
                  0.20    0.00   21.70 v clkbuf_4_10_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.36   22.05 v clkbuf_4_10_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_10_0_clock_ctrl.core_clk (net)
                  0.21    0.00   22.06 v clkbuf_5_21_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.32   22.37 v clkbuf_5_21_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_5_21_0_clock_ctrl.core_clk (net)
                  0.15    0.00   22.37 v clkbuf_6_42_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.17    0.31   22.68 v clkbuf_6_42_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_42_0_clock_ctrl.core_clk (net)
                  0.17    0.00   22.69 v clkbuf_7_85_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.70    0.67   23.36 v clkbuf_7_85_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.31                           clknet_7_85_0_clock_ctrl.core_clk (net)
                  0.70    0.01   23.36 v clkbuf_leaf_1049_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.10    0.38   23.75 v clkbuf_leaf_1049_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     3    0.02                           clknet_leaf_1049_clock_ctrl.core_clk (net)
                  0.10    0.00   23.75 v _34068_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1)
                  0.25    0.80   24.55 v _34068_/Q (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1)
     1    0.02                           clock_ctrl.reset_delay[0] (net)
                  0.25    0.00   24.55 v _18295_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_4)
                  0.89    0.60   25.15 ^ _18295_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_4)
     2    0.11                           clock_ctrl.resetb_sync (net)
                  0.89    0.00   25.15 ^ _18296_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_8)
                  0.49    0.40   25.55 v _18296_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_8)
     2    0.17                           mgmt_buffers.user_reset (net)
                  0.49    0.01   25.56 v wire1427/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  1.34    1.10   26.66 v wire1427/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     4    0.33                           net1427 (net)
                  1.37    0.10   26.76 v soc.core.sram.ram512x32.RAM02/CEN (gf180mcu_fd_ip_sram__sram512x8m8wm1)
                                 26.76   data arrival time

                         30.00   30.00   clock clk (rise edge)
                          0.00   30.00   clock source latency
                  1.00    0.00   30.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  1.00    0.00   30.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.57    0.50   30.50 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     1    0.07                           net1 (net)
                  0.57    0.01   30.51 ^ wire1937/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.98    1.25   31.76 ^ wire1937/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     3    0.25                           net1937 (net)
                  1.99    0.06   31.82 ^ _18010_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.22    0.18   32.00 v _18010_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.02                           _07935_ (net)
                  0.22    0.00   32.00 v _18022_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.74    1.03   33.03 ^ _18022_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.20                           clock_ctrl.core_clk (net)
                  1.74    0.04   33.07 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.43   33.49 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00   33.50 ^ clkbuf_1_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.25   33.75 ^ clkbuf_1_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_0_0_clock_ctrl.core_clk (net)
                  0.13    0.00   33.75 ^ clkbuf_1_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.30    0.35   34.10 ^ clkbuf_1_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.13                           clknet_1_0_1_clock_ctrl.core_clk (net)
                  0.30    0.02   34.12 ^ clkbuf_2_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.29   34.40 ^ clkbuf_2_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_0_0_clock_ctrl.core_clk (net)
                  0.13    0.00   34.41 ^ clkbuf_2_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.29   34.70 ^ clkbuf_2_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_0_1_clock_ctrl.core_clk (net)
                  0.20    0.00   34.70 ^ clkbuf_3_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.26   34.96 ^ clkbuf_3_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_1_0_clock_ctrl.core_clk (net)
                  0.13    0.00   34.96 ^ clkbuf_3_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.22   35.19 ^ clkbuf_3_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_1_1_clock_ctrl.core_clk (net)
                  0.10    0.00   35.19 ^ clkbuf_3_1_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.18    0.28   35.46 ^ clkbuf_3_1_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_3_1_2_clock_ctrl.core_clk (net)
                  0.18    0.00   35.46 ^ clkbuf_4_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.31   35.77 ^ clkbuf_4_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_2_0_clock_ctrl.core_clk (net)
                  0.21    0.00   35.78 ^ clkbuf_5_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.28   36.05 ^ clkbuf_5_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_5_0_clock_ctrl.core_clk (net)
                  0.15    0.00   36.05 ^ clkbuf_6_10_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.27   36.33 ^ clkbuf_6_10_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_10_0_clock_ctrl.core_clk (net)
                  0.16    0.00   36.33 ^ clkbuf_7_20_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.98    0.74   37.07 ^ clkbuf_7_20_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.47                           clknet_7_20_0_clock_ctrl.core_clk (net)
                  0.99    0.01   37.08 ^ soc.core.sram.ram512x32.RAM02/CLK (gf180mcu_fd_ip_sram__sram512x8m8wm1)
                         -0.10   36.98   clock uncertainty
                          0.31   37.29   clock reconvergence pessimism
                         -0.60   36.69   library setup time
                                 36.69   data required time
-----------------------------------------------------------------------------
                                 36.69   data required time
                                -26.76   data arrival time
-----------------------------------------------------------------------------
                                  9.92   slack (MET)


Startpoint: _34068_ (falling edge-triggered flip-flop clocked by clk)
Endpoint: soc.core.sram.ram512x32.RAM01
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         15.00   15.00   clock clk (fall edge)
                          0.00   15.00   clock source latency
                  4.00    0.00   15.00 v clock_core (in)
     1    0.01                           clock_core (net)
                  4.00    0.00   15.00 v input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.43    1.23   16.23 v input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     1    0.07                           net1 (net)
                  0.43    0.01   16.24 v wire1937/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.19    1.01   17.26 v wire1937/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     3    0.25                           net1937 (net)
                  1.20    0.07   17.32 v _18010_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.50    0.55   17.87 ^ _18010_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.02                           _07935_ (net)
                  0.50    0.00   17.87 ^ _18022_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.45    0.99   18.87 v _18022_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.20                           clock_ctrl.core_clk (net)
                  1.45    0.04   18.91 v clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.16    0.55   19.46 v clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.16    0.00   19.46 v clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.27   19.73 v clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00   19.73 v clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.31    0.40   20.13 v clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.12                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.31    0.01   20.14 v clkbuf_2_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.34   20.47 v clkbuf_2_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_2_0_clock_ctrl.core_clk (net)
                  0.14    0.00   20.47 v clkbuf_2_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.33   20.80 v clkbuf_2_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_2_2_1_clock_ctrl.core_clk (net)
                  0.19    0.00   20.81 v clkbuf_3_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.30   21.10 v clkbuf_3_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_5_0_clock_ctrl.core_clk (net)
                  0.14    0.00   21.11 v clkbuf_3_5_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.26   21.37 v clkbuf_3_5_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_5_1_clock_ctrl.core_clk (net)
                  0.11    0.00   21.37 v clkbuf_3_5_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.32   21.69 v clkbuf_3_5_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_5_2_clock_ctrl.core_clk (net)
                  0.20    0.00   21.70 v clkbuf_4_10_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.36   22.05 v clkbuf_4_10_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_10_0_clock_ctrl.core_clk (net)
                  0.21    0.00   22.06 v clkbuf_5_21_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.32   22.37 v clkbuf_5_21_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_5_21_0_clock_ctrl.core_clk (net)
                  0.15    0.00   22.37 v clkbuf_6_42_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.17    0.31   22.68 v clkbuf_6_42_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_42_0_clock_ctrl.core_clk (net)
                  0.17    0.00   22.69 v clkbuf_7_85_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.70    0.67   23.36 v clkbuf_7_85_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.31                           clknet_7_85_0_clock_ctrl.core_clk (net)
                  0.70    0.01   23.36 v clkbuf_leaf_1049_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.10    0.38   23.75 v clkbuf_leaf_1049_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     3    0.02                           clknet_leaf_1049_clock_ctrl.core_clk (net)
                  0.10    0.00   23.75 v _34068_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1)
                  0.25    0.80   24.55 v _34068_/Q (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1)
     1    0.02                           clock_ctrl.reset_delay[0] (net)
                  0.25    0.00   24.55 v _18295_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_4)
                  0.89    0.60   25.15 ^ _18295_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_4)
     2    0.11                           clock_ctrl.resetb_sync (net)
                  0.89    0.00   25.15 ^ _18296_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_8)
                  0.49    0.40   25.55 v _18296_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_8)
     2    0.17                           mgmt_buffers.user_reset (net)
                  0.49    0.01   25.56 v wire1427/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  1.34    1.10   26.66 v wire1427/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     4    0.33                           net1427 (net)
                  1.37    0.11   26.78 v soc.core.sram.ram512x32.RAM01/CEN (gf180mcu_fd_ip_sram__sram512x8m8wm1)
                                 26.78   data arrival time

                         30.00   30.00   clock clk (rise edge)
                          0.00   30.00   clock source latency
                  1.00    0.00   30.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  1.00    0.00   30.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.57    0.50   30.50 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     1    0.07                           net1 (net)
                  0.57    0.01   30.51 ^ wire1937/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.98    1.25   31.76 ^ wire1937/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     3    0.25                           net1937 (net)
                  1.99    0.06   31.82 ^ _18010_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.22    0.18   32.00 v _18010_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.02                           _07935_ (net)
                  0.22    0.00   32.00 v _18022_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.74    1.03   33.03 ^ _18022_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.20                           clock_ctrl.core_clk (net)
                  1.74    0.04   33.07 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.43   33.49 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00   33.50 ^ clkbuf_1_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.25   33.75 ^ clkbuf_1_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_0_0_clock_ctrl.core_clk (net)
                  0.13    0.00   33.75 ^ clkbuf_1_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.30    0.35   34.10 ^ clkbuf_1_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.13                           clknet_1_0_1_clock_ctrl.core_clk (net)
                  0.30    0.02   34.12 ^ clkbuf_2_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.29   34.40 ^ clkbuf_2_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_0_0_clock_ctrl.core_clk (net)
                  0.13    0.00   34.41 ^ clkbuf_2_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.29   34.70 ^ clkbuf_2_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_0_1_clock_ctrl.core_clk (net)
                  0.20    0.00   34.70 ^ clkbuf_3_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.27   34.97 ^ clkbuf_3_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_0_0_clock_ctrl.core_clk (net)
                  0.14    0.00   34.97 ^ clkbuf_3_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.23   35.20 ^ clkbuf_3_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_0_1_clock_ctrl.core_clk (net)
                  0.11    0.00   35.20 ^ clkbuf_3_0_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.28   35.48 ^ clkbuf_3_0_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_0_2_clock_ctrl.core_clk (net)
                  0.19    0.00   35.49 ^ clkbuf_4_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.30   35.79 ^ clkbuf_4_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_0_0_clock_ctrl.core_clk (net)
                  0.20    0.00   35.79 ^ clkbuf_5_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.28   36.07 ^ clkbuf_5_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_1_0_clock_ctrl.core_clk (net)
                  0.15    0.00   36.07 ^ clkbuf_6_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.27   36.35 ^ clkbuf_6_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_2_0_clock_ctrl.core_clk (net)
                  0.16    0.00   36.35 ^ clkbuf_7_4_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.57    0.52   36.86 ^ clkbuf_7_4_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.27                           clknet_7_4_0_clock_ctrl.core_clk (net)
                  0.57    0.01   36.87 ^ clkbuf_leaf_17_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.30    0.43   37.30 ^ clkbuf_leaf_17_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.31                           clknet_leaf_17_clock_ctrl.core_clk (net)
                  0.30    0.01   37.31 ^ soc.core.sram.ram512x32.RAM01/CLK (gf180mcu_fd_ip_sram__sram512x8m8wm1)
                         -0.10   37.21   clock uncertainty
                          0.31   37.52   clock reconvergence pessimism
                         -0.60   36.92   library setup time
                                 36.92   data required time
-----------------------------------------------------------------------------
                                 36.92   data required time
                                -26.78   data arrival time
-----------------------------------------------------------------------------
                                 10.14   slack (MET)


Startpoint: _34068_ (falling edge-triggered flip-flop clocked by clk)
Endpoint: soc.core.sram.ram512x32.RAM03
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         15.00   15.00   clock clk (fall edge)
                          0.00   15.00   clock source latency
                  4.00    0.00   15.00 v clock_core (in)
     1    0.01                           clock_core (net)
                  4.00    0.00   15.00 v input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.43    1.23   16.23 v input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     1    0.07                           net1 (net)
                  0.43    0.01   16.24 v wire1937/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.19    1.01   17.26 v wire1937/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     3    0.25                           net1937 (net)
                  1.20    0.07   17.32 v _18010_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.50    0.55   17.87 ^ _18010_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.02                           _07935_ (net)
                  0.50    0.00   17.87 ^ _18022_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.45    0.99   18.87 v _18022_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.20                           clock_ctrl.core_clk (net)
                  1.45    0.04   18.91 v clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.16    0.55   19.46 v clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.16    0.00   19.46 v clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.27   19.73 v clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00   19.73 v clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.31    0.40   20.13 v clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.12                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.31    0.01   20.14 v clkbuf_2_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.34   20.47 v clkbuf_2_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_2_0_clock_ctrl.core_clk (net)
                  0.14    0.00   20.47 v clkbuf_2_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.33   20.80 v clkbuf_2_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_2_2_1_clock_ctrl.core_clk (net)
                  0.19    0.00   20.81 v clkbuf_3_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.30   21.10 v clkbuf_3_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_5_0_clock_ctrl.core_clk (net)
                  0.14    0.00   21.11 v clkbuf_3_5_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.26   21.37 v clkbuf_3_5_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_5_1_clock_ctrl.core_clk (net)
                  0.11    0.00   21.37 v clkbuf_3_5_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.32   21.69 v clkbuf_3_5_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_5_2_clock_ctrl.core_clk (net)
                  0.20    0.00   21.70 v clkbuf_4_10_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.36   22.05 v clkbuf_4_10_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_10_0_clock_ctrl.core_clk (net)
                  0.21    0.00   22.06 v clkbuf_5_21_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.32   22.37 v clkbuf_5_21_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_5_21_0_clock_ctrl.core_clk (net)
                  0.15    0.00   22.37 v clkbuf_6_42_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.17    0.31   22.68 v clkbuf_6_42_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_42_0_clock_ctrl.core_clk (net)
                  0.17    0.00   22.69 v clkbuf_7_85_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.70    0.67   23.36 v clkbuf_7_85_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.31                           clknet_7_85_0_clock_ctrl.core_clk (net)
                  0.70    0.01   23.36 v clkbuf_leaf_1049_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.10    0.38   23.75 v clkbuf_leaf_1049_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     3    0.02                           clknet_leaf_1049_clock_ctrl.core_clk (net)
                  0.10    0.00   23.75 v _34068_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1)
                  0.25    0.80   24.55 v _34068_/Q (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1)
     1    0.02                           clock_ctrl.reset_delay[0] (net)
                  0.25    0.00   24.55 v _18295_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_4)
                  0.89    0.60   25.15 ^ _18295_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_4)
     2    0.11                           clock_ctrl.resetb_sync (net)
                  0.89    0.00   25.15 ^ _18296_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_8)
                  0.49    0.40   25.55 v _18296_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_8)
     2    0.17                           mgmt_buffers.user_reset (net)
                  0.49    0.01   25.56 v wire1427/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  1.34    1.10   26.66 v wire1427/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     4    0.33                           net1427 (net)
                  1.36    0.09   26.75 v soc.core.sram.ram512x32.RAM03/CEN (gf180mcu_fd_ip_sram__sram512x8m8wm1)
                                 26.75   data arrival time

                         30.00   30.00   clock clk (rise edge)
                          0.00   30.00   clock source latency
                  1.00    0.00   30.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  1.00    0.00   30.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.57    0.50   30.50 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     1    0.07                           net1 (net)
                  0.57    0.01   30.51 ^ wire1937/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.98    1.25   31.76 ^ wire1937/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     3    0.25                           net1937 (net)
                  1.99    0.06   31.82 ^ _18010_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.22    0.18   32.00 v _18010_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.02                           _07935_ (net)
                  0.22    0.00   32.00 v _18022_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.74    1.03   33.03 ^ _18022_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.20                           clock_ctrl.core_clk (net)
                  1.74    0.04   33.07 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.43   33.49 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00   33.50 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.24   33.73 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00   33.73 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.29    0.34   34.08 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.12                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.29    0.01   34.09 ^ clkbuf_2_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.28   34.37 ^ clkbuf_2_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_2_0_clock_ctrl.core_clk (net)
                  0.14    0.00   34.37 ^ clkbuf_2_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.18    0.28   34.65 ^ clkbuf_2_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_2_2_1_clock_ctrl.core_clk (net)
                  0.18    0.00   34.66 ^ clkbuf_3_4_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.25   34.91 ^ clkbuf_3_4_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_4_0_clock_ctrl.core_clk (net)
                  0.12    0.00   34.91 ^ clkbuf_3_4_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.24   35.15 ^ clkbuf_3_4_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_4_1_clock_ctrl.core_clk (net)
                  0.12    0.00   35.15 ^ clkbuf_3_4_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.29   35.44 ^ clkbuf_3_4_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_3_4_2_clock_ctrl.core_clk (net)
                  0.20    0.00   35.45 ^ clkbuf_4_9_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.32   35.76 ^ clkbuf_4_9_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_9_0_clock_ctrl.core_clk (net)
                  0.21    0.00   35.77 ^ clkbuf_5_18_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.17    0.29   36.06 ^ clkbuf_5_18_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_5_18_0_clock_ctrl.core_clk (net)
                  0.17    0.00   36.06 ^ clkbuf_6_36_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.26   36.32 ^ clkbuf_6_36_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_6_36_0_clock_ctrl.core_clk (net)
                  0.14    0.00   36.32 ^ clkbuf_7_72_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  1.24    0.87   37.20 ^ clkbuf_7_72_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.60                           clknet_7_72_0_clock_ctrl.core_clk (net)
                  1.24    0.03   37.23 ^ soc.core.sram.ram512x32.RAM03/CLK (gf180mcu_fd_ip_sram__sram512x8m8wm1)
                         -0.10   37.13   clock uncertainty
                          0.40   37.52   clock reconvergence pessimism
                         -0.60   36.92   library setup time
                                 36.92   data required time
-----------------------------------------------------------------------------
                                 36.92   data required time
                                -26.75   data arrival time
-----------------------------------------------------------------------------
                                 10.17   slack (MET)


Startpoint: _34068_ (falling edge-triggered flip-flop clocked by clk)
Endpoint: _31364_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         15.00   15.00   clock clk (fall edge)
                          0.00   15.00   clock source latency
                  4.00    0.00   15.00 v clock_core (in)
     1    0.01                           clock_core (net)
                  4.00    0.00   15.00 v input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.43    1.23   16.23 v input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     1    0.07                           net1 (net)
                  0.43    0.01   16.24 v wire1937/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.19    1.01   17.26 v wire1937/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     3    0.25                           net1937 (net)
                  1.20    0.07   17.32 v _18010_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.50    0.55   17.87 ^ _18010_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.02                           _07935_ (net)
                  0.50    0.00   17.87 ^ _18022_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.45    0.99   18.87 v _18022_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.20                           clock_ctrl.core_clk (net)
                  1.45    0.04   18.91 v clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.16    0.55   19.46 v clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.16    0.00   19.46 v clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.27   19.73 v clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00   19.73 v clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.31    0.40   20.13 v clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.12                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.31    0.01   20.14 v clkbuf_2_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.34   20.47 v clkbuf_2_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_2_0_clock_ctrl.core_clk (net)
                  0.14    0.00   20.47 v clkbuf_2_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.33   20.80 v clkbuf_2_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_2_2_1_clock_ctrl.core_clk (net)
                  0.19    0.00   20.81 v clkbuf_3_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.30   21.10 v clkbuf_3_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_5_0_clock_ctrl.core_clk (net)
                  0.14    0.00   21.11 v clkbuf_3_5_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.26   21.37 v clkbuf_3_5_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_5_1_clock_ctrl.core_clk (net)
                  0.11    0.00   21.37 v clkbuf_3_5_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.32   21.69 v clkbuf_3_5_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_5_2_clock_ctrl.core_clk (net)
                  0.20    0.00   21.70 v clkbuf_4_10_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.36   22.05 v clkbuf_4_10_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_10_0_clock_ctrl.core_clk (net)
                  0.21    0.00   22.06 v clkbuf_5_21_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.32   22.37 v clkbuf_5_21_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_5_21_0_clock_ctrl.core_clk (net)
                  0.15    0.00   22.37 v clkbuf_6_42_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.17    0.31   22.68 v clkbuf_6_42_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_42_0_clock_ctrl.core_clk (net)
                  0.17    0.00   22.69 v clkbuf_7_85_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.70    0.67   23.36 v clkbuf_7_85_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.31                           clknet_7_85_0_clock_ctrl.core_clk (net)
                  0.70    0.01   23.36 v clkbuf_leaf_1049_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.10    0.38   23.75 v clkbuf_leaf_1049_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     3    0.02                           clknet_leaf_1049_clock_ctrl.core_clk (net)
                  0.10    0.00   23.75 v _34068_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1)
                  0.25    0.80   24.55 v _34068_/Q (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1)
     1    0.02                           clock_ctrl.reset_delay[0] (net)
                  0.25    0.00   24.55 v _18295_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_4)
                  0.89    0.60   25.15 ^ _18295_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_4)
     2    0.11                           clock_ctrl.resetb_sync (net)
                  0.89    0.00   25.15 ^ _18296_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_8)
                  0.49    0.40   25.55 v _18296_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_8)
     2    0.17                           mgmt_buffers.user_reset (net)
                  0.50    0.04   25.59 v _31364_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 25.59   data arrival time

                         30.00   30.00   clock clk (rise edge)
                          0.00   30.00   clock source latency
                  1.00    0.00   30.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  1.00    0.00   30.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.57    0.50   30.50 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     1    0.07                           net1 (net)
                  0.57    0.01   30.51 ^ wire1937/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  1.98    1.25   31.76 ^ wire1937/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     3    0.25                           net1937 (net)
                  1.99    0.06   31.82 ^ _18010_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.22    0.18   32.00 v _18010_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.02                           _07935_ (net)
                  0.22    0.00   32.00 v _18022_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.74    1.03   33.03 ^ _18022_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.20                           clock_ctrl.core_clk (net)
                  1.74    0.04   33.07 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.43   33.49 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00   33.50 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.24   33.73 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00   33.73 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.29    0.34   34.08 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.12                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.29    0.01   34.09 ^ clkbuf_2_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.28   34.37 ^ clkbuf_2_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_3_0_clock_ctrl.core_clk (net)
                  0.13    0.00   34.37 ^ clkbuf_2_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.30   34.67 ^ clkbuf_2_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_2_3_1_clock_ctrl.core_clk (net)
                  0.21    0.00   34.68 ^ clkbuf_3_7_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.26   34.94 ^ clkbuf_3_7_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_7_0_clock_ctrl.core_clk (net)
                  0.13    0.00   34.94 ^ clkbuf_3_7_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.22   35.16 ^ clkbuf_3_7_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_7_1_clock_ctrl.core_clk (net)
                  0.10    0.00   35.16 ^ clkbuf_3_7_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.30   35.46 ^ clkbuf_3_7_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_3_7_2_clock_ctrl.core_clk (net)
                  0.21    0.00   35.46 ^ clkbuf_4_15_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.31   35.77 ^ clkbuf_4_15_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_15_0_clock_ctrl.core_clk (net)
                  0.20    0.00   35.77 ^ clkbuf_5_31_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.28   36.05 ^ clkbuf_5_31_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_31_0_clock_ctrl.core_clk (net)
                  0.15    0.00   36.05 ^ clkbuf_6_63_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.17    0.28   36.33 ^ clkbuf_6_63_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_6_63_0_clock_ctrl.core_clk (net)
                  0.17    0.00   36.33 ^ clkbuf_7_127_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.59    0.53   36.86 ^ clkbuf_7_127_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.28                           clknet_7_127_0_clock_ctrl.core_clk (net)
                  0.59    0.00   36.86 ^ clkbuf_leaf_718_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.10    0.30   37.16 ^ clkbuf_leaf_718_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     5    0.02                           clknet_leaf_718_clock_ctrl.core_clk (net)
                  0.10    0.00   37.16 ^ _31364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.10   37.06   clock uncertainty
                          0.35   37.42   clock reconvergence pessimism
                         -0.36   37.06   library setup time
                                 37.06   data required time
-----------------------------------------------------------------------------
                                 37.06   data required time
                                -25.59   data arrival time
-----------------------------------------------------------------------------
                                 11.46   slack (MET)


Startpoint: _34255_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _34245_ (falling edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.45    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     2    0.10                           gpio_control_bidir_1[0].serial_clock (net)
                  0.45    0.00    0.00 ^ fanout1551/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.87    0.67    0.67 ^ fanout1551/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.21                           net1551 (net)
                  0.87    0.02    0.68 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.47    1.15 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.25    0.00    1.15 ^ gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.36    1.51 ^ gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.23    0.01    1.52 ^ gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.36    1.88 ^ gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.23    0.01    1.88 ^ gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.37    2.26 ^ gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.25    0.01    2.26 ^ gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.35    2.61 ^ gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.21    0.00    2.62 ^ gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.37    0.44    3.06 ^ gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    16    0.17                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.38    0.01    3.07 ^ _34255_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  2.46    2.36    5.44 ^ _34255_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.15                           gpio_control_in_1a[4].shift_register[9] (net)
                  2.46    0.03    5.47 ^ _34245_/D (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1)
                                  5.47   data arrival time

                         25.00   25.00   clock hk_serial_clk (fall edge)
                          0.00   25.00   clock source latency
                  0.29    0.00   25.00 v housekeeping/serial_clock (housekeeping)
     2    0.10                           gpio_control_bidir_1[0].serial_clock (net)
                  0.29    0.00   25.00 v fanout1551/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.52    0.51   25.51 v fanout1551/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.21                           net1551 (net)
                  0.52    0.01   25.52 v gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.44   25.96 v gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.25    0.00   25.96 v gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.36   26.33 v gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.24    0.01   26.33 v gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.37   26.70 v gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.25    0.01   26.70 v gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.38   27.08 v gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.27    0.01   27.09 v gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.36   27.45 v gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.22    0.00   27.45 v gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.40    0.45   27.90 v gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    16    0.17                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.40    0.03   27.93 v _34245_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1)
                         -0.10   27.83   clock uncertainty
                          0.22   28.05   clock reconvergence pessimism
                         -0.30   27.75   library setup time
                                 27.75   data required time
-----------------------------------------------------------------------------
                                 27.75   data required time
                                 -5.47   data arrival time
-----------------------------------------------------------------------------
                                 22.29   slack (MET)


Startpoint: _34610_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _34600_ (falling edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.45    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     2    0.10                           gpio_control_bidir_1[0].serial_clock (net)
                  0.45    0.00    0.00 ^ fanout1551/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.87    0.67    0.67 ^ fanout1551/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.21                           net1551 (net)
                  0.88    0.05    0.72 ^ wire1553/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.07    0.96    1.67 ^ wire1553/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.13                           net1553 (net)
                  1.07    0.01    1.69 ^ wire1552/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  1.16    0.82    2.51 ^ wire1552/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.29                           net1552 (net)
                  1.19    0.10    2.61 ^ gpio_control_bidir_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.42    3.03 ^ gpio_control_bidir_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[1].serial_clock (net)
                  0.40    0.01    3.04 ^ gpio_control_bidir_2[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.40    3.44 ^ gpio_control_bidir_2[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[0].serial_clock (net)
                  0.41    0.01    3.45 ^ gpio_control_bidir_2[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.39    3.84 ^ gpio_control_bidir_2[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_2[0].serial_clock_out (net)
                  0.23    0.01    3.85 ^ gpio_control_in_2[15].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.37    0.36    4.22 ^ gpio_control_in_2[15].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[14].serial_clock (net)
                  0.37    0.01    4.22 ^ gpio_control_in_2[14].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.69    0.57    4.79 ^ gpio_control_in_2[14].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.17                           gpio_control_in_2[13].serial_clock (net)
                  0.69    0.02    4.81 ^ gpio_control_in_2[13].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.41    5.22 ^ gpio_control_in_2[13].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[12].serial_clock (net)
                  0.40    0.01    5.23 ^ gpio_control_in_2[12].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.40    5.63 ^ gpio_control_in_2[12].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[11].serial_clock (net)
                  0.41    0.01    5.64 ^ gpio_control_in_2[11].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.42    0.41    6.05 ^ gpio_control_in_2[11].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[10].serial_clock (net)
                  0.42    0.01    6.05 ^ gpio_control_in_2[10].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.40    6.45 ^ gpio_control_in_2[10].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_2[10].serial_clock_out (net)
                  0.23    0.01    6.46 ^ gpio_control_in_2[9].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.35    0.35    6.81 ^ gpio_control_in_2[9].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[8].serial_clock (net)
                  0.35    0.01    6.82 ^ gpio_control_in_2[8].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.39    0.39    7.20 ^ gpio_control_in_2[8].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[7].serial_clock (net)
                  0.39    0.01    7.21 ^ gpio_control_in_2[7].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.40    7.61 ^ gpio_control_in_2[7].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[6].serial_clock (net)
                  0.41    0.01    7.62 ^ gpio_control_in_2[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.69    0.56    8.18 ^ gpio_control_in_2[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    14    0.17                           gpio_control_in_2[5].serial_clock (net)
                  0.69    0.04    8.21 ^ gpio_control_in_2[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.46    0.45    8.66 ^ gpio_control_in_2[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.11                           gpio_control_in_2[4].serial_clock (net)
                  0.46    0.01    8.67 ^ gpio_control_in_2[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.39    0.40    9.07 ^ gpio_control_in_2[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[3].serial_clock (net)
                  0.39    0.01    9.08 ^ gpio_control_in_2[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.36    0.37    9.45 ^ gpio_control_in_2[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[2].serial_clock (net)
                  0.36    0.01    9.45 ^ gpio_control_in_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.42    0.41    9.86 ^ gpio_control_in_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[1].serial_clock (net)
                  0.42    0.00    9.87 ^ _34610_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.75    1.35   11.22 ^ _34610_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.04                           gpio_control_in_2[1].shift_register[9] (net)
                  0.75    0.00   11.22 ^ _34600_/D (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1)
                                 11.22   data arrival time

                         25.00   25.00   clock hk_serial_clk (fall edge)
                          0.00   25.00   clock source latency
                  0.29    0.00   25.00 v housekeeping/serial_clock (housekeeping)
     2    0.10                           gpio_control_bidir_1[0].serial_clock (net)
                  0.29    0.00   25.00 v fanout1551/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.52    0.51   25.51 v fanout1551/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.21                           net1551 (net)
                  0.54    0.04   25.55 v wire1553/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.03    0.89   26.44 v wire1553/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.13                           net1553 (net)
                  1.03    0.01   26.45 v wire1552/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.70    0.74   27.19 v wire1552/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.29                           net1552 (net)
                  0.74    0.09   27.29 v gpio_control_bidir_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.26    0.47   27.76 v gpio_control_bidir_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[1].serial_clock (net)
                  0.26    0.01   27.76 v gpio_control_bidir_2[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.25    0.35   28.11 v gpio_control_bidir_2[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[0].serial_clock (net)
                  0.26    0.01   28.12 v gpio_control_bidir_2[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.37   28.49 v gpio_control_bidir_2[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_2[0].serial_clock_out (net)
                  0.24    0.01   28.50 v gpio_control_in_2[15].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.24    0.34   28.84 v gpio_control_in_2[15].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[14].serial_clock (net)
                  0.24    0.01   28.84 v gpio_control_in_2[14].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.42    0.44   29.28 v gpio_control_in_2[14].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.17                           gpio_control_in_2[13].serial_clock (net)
                  0.42    0.02   29.31 v gpio_control_in_2[13].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.25    0.39   29.70 v gpio_control_in_2[13].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[12].serial_clock (net)
                  0.25    0.01   29.70 v gpio_control_in_2[12].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.25    0.35   30.05 v gpio_control_in_2[12].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[11].serial_clock (net)
                  0.25    0.01   30.06 v gpio_control_in_2[11].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.26    0.35   30.41 v gpio_control_in_2[11].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[10].serial_clock (net)
                  0.26    0.01   30.42 v gpio_control_in_2[10].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.37   30.79 v gpio_control_in_2[10].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_2[10].serial_clock_out (net)
                  0.24    0.01   30.80 v gpio_control_in_2[9].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.22    0.33   31.13 v gpio_control_in_2[9].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[8].serial_clock (net)
                  0.22    0.00   31.13 v gpio_control_in_2[8].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.24    0.34   31.47 v gpio_control_in_2[8].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[7].serial_clock (net)
                  0.24    0.01   31.48 v gpio_control_in_2[7].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.26    0.35   31.83 v gpio_control_in_2[7].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[6].serial_clock (net)
                  0.26    0.01   31.83 v gpio_control_in_2[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.44   32.27 v gpio_control_in_2[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    14    0.17                           gpio_control_in_2[5].serial_clock (net)
                  0.42    0.03   32.30 v gpio_control_in_2[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.29    0.42   32.72 v gpio_control_in_2[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.11                           gpio_control_in_2[4].serial_clock (net)
                  0.29    0.01   32.73 v gpio_control_in_2[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.25    0.36   33.08 v gpio_control_in_2[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[3].serial_clock (net)
                  0.25    0.01   33.09 v gpio_control_in_2[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.23    0.33   33.42 v gpio_control_in_2[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[2].serial_clock (net)
                  0.23    0.00   33.43 v gpio_control_in_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.26    0.35   33.78 v gpio_control_in_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[1].serial_clock (net)
                  0.26    0.00   33.78 v _34600_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1)
                         -0.10   33.68   clock uncertainty
                          0.68   34.36   clock reconvergence pessimism
                         -0.26   34.10   library setup time
                                 34.10   data required time
-----------------------------------------------------------------------------
                                 34.10   data required time
                                -11.22   data arrival time
-----------------------------------------------------------------------------
                                 22.88   slack (MET)


Startpoint: _34413_ (falling edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _34435_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         25.00   25.00   clock hk_serial_clk (fall edge)
                          0.00   25.00   clock source latency
                  0.29    0.00   25.00 v housekeeping/serial_clock (housekeeping)
     2    0.10                           gpio_control_bidir_1[0].serial_clock (net)
                  0.29    0.00   25.00 v fanout1551/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.52    0.55   25.55 v fanout1551/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.21                           net1551 (net)
                  0.52    0.02   25.56 v gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.47   26.04 v gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.25    0.00   26.04 v gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.39   26.43 v gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.24    0.01   26.44 v gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.39   26.83 v gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.25    0.01   26.84 v gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.41   27.25 v gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.27    0.01   27.26 v gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.38   27.64 v gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.22    0.00   27.64 v gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.40    0.49   28.13 v gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    16    0.17                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.40    0.03   28.16 v gpio_control_in_1a[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.44   28.60 v gpio_control_in_1a[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[4].serial_clock_out (net)
                  0.25    0.01   28.61 v gpio_control_in_1a[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.29    0.40   29.01 v gpio_control_in_1a[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.11                           gpio_control_in_1[0].serial_clock (net)
                  0.29    0.01   29.02 v gpio_control_in_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.40   29.42 v gpio_control_in_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[0].serial_clock_out (net)
                  0.24    0.01   29.43 v gpio_control_in_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.41   29.83 v gpio_control_in_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[1].serial_clock_out (net)
                  0.26    0.01   29.84 v gpio_control_in_1[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.40   30.25 v gpio_control_in_1[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[2].serial_clock_out (net)
                  0.25    0.01   30.25 v gpio_control_in_1[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.30    0.44   30.69 v gpio_control_in_1[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.12                           gpio_control_in_1[3].serial_clock_out (net)
                  0.30    0.01   30.70 v gpio_control_in_1[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.37    0.50   31.20 v gpio_control_in_1[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.16                           gpio_control_in_1[4].serial_clock_out (net)
                  0.38    0.02   31.22 v gpio_control_in_1[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.45   31.67 v gpio_control_in_1[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1[5].serial_clock_out (net)
                  0.27    0.01   31.68 v _34413_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1)
                  1.03    1.55   33.23 ^ _34413_/Q (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1)
     1    0.06                           gpio_control_in_1[6].serial_data_out (net)
                  1.03    0.01   33.23 ^ _34435_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 33.23   data arrival time

                         50.00   50.00   clock hk_serial_clk (rise edge)
                          0.00   50.00   clock source latency
                  0.45    0.00   50.00 ^ housekeeping/serial_clock (housekeeping)
     2    0.10                           gpio_control_bidir_1[0].serial_clock (net)
                  0.45    0.00   50.00 ^ fanout1551/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.87    0.62   50.62 ^ fanout1551/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.21                           net1551 (net)
                  0.87    0.01   50.63 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.43   51.07 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.25    0.00   51.07 ^ gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.33   51.40 ^ gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.23    0.01   51.41 ^ gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.33   51.74 ^ gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.23    0.01   51.75 ^ gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.35   52.09 ^ gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.25    0.01   52.10 ^ gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.32   52.42 ^ gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.21    0.00   52.43 ^ gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.37    0.41   52.84 ^ gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    16    0.17                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.38    0.03   52.87 ^ gpio_control_in_1a[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.36   53.23 ^ gpio_control_in_1a[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[4].serial_clock_out (net)
                  0.24    0.00   53.23 ^ gpio_control_in_1a[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.47    0.39   53.63 ^ gpio_control_in_1a[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.11                           gpio_control_in_1[0].serial_clock (net)
                  0.47    0.01   53.63 ^ gpio_control_in_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.37   54.01 ^ gpio_control_in_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[0].serial_clock_out (net)
                  0.23    0.01   54.01 ^ gpio_control_in_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.34   54.36 ^ gpio_control_in_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[1].serial_clock_out (net)
                  0.25    0.01   54.36 ^ gpio_control_in_1[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.34   54.70 ^ gpio_control_in_1[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[2].serial_clock_out (net)
                  0.24    0.01   54.71 ^ gpio_control_in_1[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.28    0.37   55.08 ^ gpio_control_in_1[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.12                           gpio_control_in_1[3].serial_clock_out (net)
                  0.29    0.01   55.09 ^ gpio_control_in_1[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.35    0.41   55.50 ^ gpio_control_in_1[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.16                           gpio_control_in_1[4].serial_clock_out (net)
                  0.35    0.02   55.52 ^ gpio_control_in_1[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.37   55.89 ^ gpio_control_in_1[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1[5].serial_clock_out (net)
                  0.26    0.01   55.90 ^ gpio_control_in_1[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.34   56.24 ^ gpio_control_in_1[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[6].serial_clock_out (net)
                  0.23    0.01   56.25 ^ _34435_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.10   56.15   clock uncertainty
                          0.46   56.61   clock reconvergence pessimism
                         -0.40   56.21   library setup time
                                 56.21   data required time
-----------------------------------------------------------------------------
                                 56.21   data required time
                                -33.23   data arrival time
-----------------------------------------------------------------------------
                                 22.98   slack (MET)


Startpoint: _34862_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _34852_ (falling edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.45    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     2    0.10                           gpio_control_bidir_1[0].serial_clock (net)
                  0.45    0.00    0.00 ^ fanout1551/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.87    0.67    0.67 ^ fanout1551/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.21                           net1551 (net)
                  0.88    0.05    0.72 ^ wire1553/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.07    0.96    1.67 ^ wire1553/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.13                           net1553 (net)
                  1.07    0.01    1.69 ^ wire1552/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  1.16    0.82    2.51 ^ wire1552/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.29                           net1552 (net)
                  1.19    0.10    2.61 ^ gpio_control_bidir_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.42    3.03 ^ gpio_control_bidir_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[1].serial_clock (net)
                  0.40    0.01    3.04 ^ gpio_control_bidir_2[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.40    3.44 ^ gpio_control_bidir_2[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[0].serial_clock (net)
                  0.41    0.01    3.45 ^ gpio_control_bidir_2[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.39    3.84 ^ gpio_control_bidir_2[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_2[0].serial_clock_out (net)
                  0.23    0.01    3.85 ^ gpio_control_in_2[15].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.37    0.36    4.22 ^ gpio_control_in_2[15].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[14].serial_clock (net)
                  0.37    0.01    4.22 ^ gpio_control_in_2[14].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.69    0.57    4.79 ^ gpio_control_in_2[14].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.17                           gpio_control_in_2[13].serial_clock (net)
                  0.69    0.01    4.80 ^ _34862_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.95    1.52    6.32 ^ _34862_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.06                           gpio_control_in_2[13].shift_register[9] (net)
                  0.95    0.00    6.32 ^ _34852_/D (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1)
                                  6.32   data arrival time

                         25.00   25.00   clock hk_serial_clk (fall edge)
                          0.00   25.00   clock source latency
                  0.29    0.00   25.00 v housekeeping/serial_clock (housekeeping)
     2    0.10                           gpio_control_bidir_1[0].serial_clock (net)
                  0.29    0.00   25.00 v fanout1551/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.52    0.51   25.51 v fanout1551/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.21                           net1551 (net)
                  0.54    0.04   25.55 v wire1553/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.03    0.89   26.44 v wire1553/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.13                           net1553 (net)
                  1.03    0.01   26.45 v wire1552/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.70    0.74   27.19 v wire1552/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.29                           net1552 (net)
                  0.74    0.09   27.29 v gpio_control_bidir_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.26    0.47   27.76 v gpio_control_bidir_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[1].serial_clock (net)
                  0.26    0.01   27.76 v gpio_control_bidir_2[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.25    0.35   28.11 v gpio_control_bidir_2[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[0].serial_clock (net)
                  0.26    0.01   28.12 v gpio_control_bidir_2[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.37   28.49 v gpio_control_bidir_2[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_2[0].serial_clock_out (net)
                  0.24    0.01   28.50 v gpio_control_in_2[15].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.24    0.34   28.84 v gpio_control_in_2[15].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[14].serial_clock (net)
                  0.24    0.01   28.84 v gpio_control_in_2[14].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.42    0.44   29.28 v gpio_control_in_2[14].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.17                           gpio_control_in_2[13].serial_clock (net)
                  0.42    0.02   29.31 v _34852_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1)
                         -0.10   29.21   clock uncertainty
                          0.33   29.54   clock reconvergence pessimism
                         -0.24   29.30   library setup time
                                 29.30   data required time
-----------------------------------------------------------------------------
                                 29.30   data required time
                                 -6.32   data arrival time
-----------------------------------------------------------------------------
                                 22.98   slack (MET)


Startpoint: _34652_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _34642_ (falling edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.45    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     2    0.10                           gpio_control_bidir_1[0].serial_clock (net)
                  0.45    0.00    0.00 ^ fanout1551/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.87    0.67    0.67 ^ fanout1551/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.21                           net1551 (net)
                  0.88    0.05    0.72 ^ wire1553/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.07    0.96    1.67 ^ wire1553/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.13                           net1553 (net)
                  1.07    0.01    1.69 ^ wire1552/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  1.16    0.82    2.51 ^ wire1552/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.29                           net1552 (net)
                  1.19    0.10    2.61 ^ gpio_control_bidir_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.42    3.03 ^ gpio_control_bidir_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[1].serial_clock (net)
                  0.40    0.01    3.04 ^ gpio_control_bidir_2[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.40    3.44 ^ gpio_control_bidir_2[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[0].serial_clock (net)
                  0.41    0.01    3.45 ^ gpio_control_bidir_2[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.39    3.84 ^ gpio_control_bidir_2[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_2[0].serial_clock_out (net)
                  0.23    0.01    3.85 ^ gpio_control_in_2[15].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.37    0.36    4.22 ^ gpio_control_in_2[15].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[14].serial_clock (net)
                  0.37    0.01    4.22 ^ gpio_control_in_2[14].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.69    0.57    4.79 ^ gpio_control_in_2[14].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.17                           gpio_control_in_2[13].serial_clock (net)
                  0.69    0.02    4.81 ^ gpio_control_in_2[13].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.41    5.22 ^ gpio_control_in_2[13].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[12].serial_clock (net)
                  0.40    0.01    5.23 ^ gpio_control_in_2[12].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.40    5.63 ^ gpio_control_in_2[12].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[11].serial_clock (net)
                  0.41    0.01    5.64 ^ gpio_control_in_2[11].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.42    0.41    6.05 ^ gpio_control_in_2[11].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[10].serial_clock (net)
                  0.42    0.01    6.05 ^ gpio_control_in_2[10].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.40    6.45 ^ gpio_control_in_2[10].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_2[10].serial_clock_out (net)
                  0.23    0.01    6.46 ^ gpio_control_in_2[9].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.35    0.35    6.81 ^ gpio_control_in_2[9].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[8].serial_clock (net)
                  0.35    0.01    6.82 ^ gpio_control_in_2[8].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.39    0.39    7.20 ^ gpio_control_in_2[8].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[7].serial_clock (net)
                  0.39    0.01    7.21 ^ gpio_control_in_2[7].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.40    7.61 ^ gpio_control_in_2[7].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[6].serial_clock (net)
                  0.41    0.01    7.62 ^ gpio_control_in_2[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.69    0.56    8.18 ^ gpio_control_in_2[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    14    0.17                           gpio_control_in_2[5].serial_clock (net)
                  0.69    0.04    8.21 ^ gpio_control_in_2[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.46    0.45    8.66 ^ gpio_control_in_2[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.11                           gpio_control_in_2[4].serial_clock (net)
                  0.46    0.01    8.67 ^ gpio_control_in_2[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.39    0.40    9.07 ^ gpio_control_in_2[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[3].serial_clock (net)
                  0.39    0.01    9.07 ^ _34652_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.39    1.12   10.19 ^ _34652_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.02                           gpio_control_in_2[3].shift_register[9] (net)
                  0.39    0.00   10.20 ^ _34642_/D (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1)
                                 10.20   data arrival time

                         25.00   25.00   clock hk_serial_clk (fall edge)
                          0.00   25.00   clock source latency
                  0.29    0.00   25.00 v housekeeping/serial_clock (housekeeping)
     2    0.10                           gpio_control_bidir_1[0].serial_clock (net)
                  0.29    0.00   25.00 v fanout1551/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.52    0.51   25.51 v fanout1551/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.21                           net1551 (net)
                  0.54    0.04   25.55 v wire1553/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.03    0.89   26.44 v wire1553/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.13                           net1553 (net)
                  1.03    0.01   26.45 v wire1552/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.70    0.74   27.19 v wire1552/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.29                           net1552 (net)
                  0.74    0.09   27.29 v gpio_control_bidir_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.26    0.47   27.76 v gpio_control_bidir_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[1].serial_clock (net)
                  0.26    0.01   27.76 v gpio_control_bidir_2[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.25    0.35   28.11 v gpio_control_bidir_2[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[0].serial_clock (net)
                  0.26    0.01   28.12 v gpio_control_bidir_2[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.37   28.49 v gpio_control_bidir_2[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_2[0].serial_clock_out (net)
                  0.24    0.01   28.50 v gpio_control_in_2[15].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.24    0.34   28.84 v gpio_control_in_2[15].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[14].serial_clock (net)
                  0.24    0.01   28.84 v gpio_control_in_2[14].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.42    0.44   29.28 v gpio_control_in_2[14].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.17                           gpio_control_in_2[13].serial_clock (net)
                  0.42    0.02   29.31 v gpio_control_in_2[13].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.25    0.39   29.70 v gpio_control_in_2[13].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[12].serial_clock (net)
                  0.25    0.01   29.70 v gpio_control_in_2[12].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.25    0.35   30.05 v gpio_control_in_2[12].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[11].serial_clock (net)
                  0.25    0.01   30.06 v gpio_control_in_2[11].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.26    0.35   30.41 v gpio_control_in_2[11].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[10].serial_clock (net)
                  0.26    0.01   30.42 v gpio_control_in_2[10].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.37   30.79 v gpio_control_in_2[10].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_2[10].serial_clock_out (net)
                  0.24    0.01   30.80 v gpio_control_in_2[9].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.22    0.33   31.13 v gpio_control_in_2[9].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[8].serial_clock (net)
                  0.22    0.00   31.13 v gpio_control_in_2[8].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.24    0.34   31.47 v gpio_control_in_2[8].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[7].serial_clock (net)
                  0.24    0.01   31.48 v gpio_control_in_2[7].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.26    0.35   31.83 v gpio_control_in_2[7].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[6].serial_clock (net)
                  0.26    0.01   31.83 v gpio_control_in_2[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.44   32.27 v gpio_control_in_2[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    14    0.17                           gpio_control_in_2[5].serial_clock (net)
                  0.42    0.03   32.30 v gpio_control_in_2[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.29    0.42   32.72 v gpio_control_in_2[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.11                           gpio_control_in_2[4].serial_clock (net)
                  0.29    0.01   32.73 v gpio_control_in_2[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.25    0.36   33.08 v gpio_control_in_2[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[3].serial_clock (net)
                  0.25    0.01   33.09 v _34642_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1)
                         -0.10   32.99   clock uncertainty
                          0.63   33.62   clock reconvergence pessimism
                         -0.22   33.40   library setup time
                                 33.40   data required time
-----------------------------------------------------------------------------
                                 33.40   data required time
                                -10.20   data arrival time
-----------------------------------------------------------------------------
                                 23.20   slack (MET)


