<stg><name>sar</name>


<trans_list>

<trans id="415" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="3" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="5" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="6" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
<literal name="result" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="6" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
<literal name="result" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="8" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
<literal name="k" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="8" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
<literal name="k" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="9" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="10" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="11" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="12" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln285" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln285" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="13" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="15" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="17" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="19" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="26" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="64" op_0_bw="32">
<![CDATA[
split:0 %z_words_0_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_words_0_0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="64" op_0_bw="32">
<![CDATA[
split:1 %z_words_1_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_words_1_0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="64" op_0_bw="32">
<![CDATA[
split:2 %z_words_2_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_words_2_0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="64" op_0_bw="32">
<![CDATA[
split:3 %z_words_3_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_words_3_0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:6 %state_addr = getelementptr i256 %state, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="state_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="256" op_0_bw="14">
<![CDATA[
split:7 %state_load = load i14 %state_addr

]]></Node>
<StgValue><ssdm name="state_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
split:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %state, void @empty_17, i32 0, i32 0, void @empty_18, i32 4294967295, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="256">
<![CDATA[
split:5 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i256 %state

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="256" op_0_bw="14">
<![CDATA[
split:7 %state_load = load i14 %state_addr

]]></Node>
<StgValue><ssdm name="state_load"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
split:8 %br_ln29 = br void %_ifconv1

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
_ifconv1:0 %phi_ln29 = phi i2 %add_ln29, void %_ifconv1, i2 0, void %split

]]></Node>
<StgValue><ssdm name="phi_ln29"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv1:1 %add_ln29 = add i2 %phi_ln29, i2 1

]]></Node>
<StgValue><ssdm name="add_ln29"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64">
<![CDATA[
_ifconv1:2 %z_words_0_0_load = load i64 %z_words_0_0

]]></Node>
<StgValue><ssdm name="z_words_0_0_load"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64">
<![CDATA[
_ifconv1:3 %z_words_1_0_load = load i64 %z_words_1_0

]]></Node>
<StgValue><ssdm name="z_words_1_0_load"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64">
<![CDATA[
_ifconv1:4 %z_words_2_0_load = load i64 %z_words_2_0

]]></Node>
<StgValue><ssdm name="z_words_2_0_load"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="64">
<![CDATA[
_ifconv1:5 %z_words_3_0_load = load i64 %z_words_3_0

]]></Node>
<StgValue><ssdm name="z_words_3_0_load"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv1:6 %icmp_ln29 = icmp_eq  i2 %phi_ln29, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln29"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:7 %select_ln29 = select i1 %icmp_ln29, i64 %z_words_3_0_load, i64 0

]]></Node>
<StgValue><ssdm name="select_ln29"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv1:8 %icmp_ln29_15 = icmp_eq  i2 %phi_ln29, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln29_15"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:9 %select_ln29_27 = select i1 %icmp_ln29_15, i64 %z_words_3_0_load, i64 %select_ln29

]]></Node>
<StgValue><ssdm name="select_ln29_27"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv1:10 %icmp_ln29_16 = icmp_eq  i2 %phi_ln29, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_16"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:11 %select_ln29_28 = select i1 %icmp_ln29_16, i64 %z_words_3_0_load, i64 %select_ln29_27

]]></Node>
<StgValue><ssdm name="select_ln29_28"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:12 %select_ln29_29 = select i1 %icmp_ln29, i64 0, i64 %z_words_2_0_load

]]></Node>
<StgValue><ssdm name="select_ln29_29"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:13 %select_ln29_30 = select i1 %icmp_ln29_15, i64 %z_words_2_0_load, i64 %select_ln29_29

]]></Node>
<StgValue><ssdm name="select_ln29_30"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:14 %select_ln29_31 = select i1 %icmp_ln29_16, i64 %z_words_2_0_load, i64 %select_ln29_30

]]></Node>
<StgValue><ssdm name="select_ln29_31"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:15 %select_ln29_32 = select i1 %icmp_ln29_15, i64 0, i64 %z_words_1_0_load

]]></Node>
<StgValue><ssdm name="select_ln29_32"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:16 %select_ln29_33 = select i1 %icmp_ln29_16, i64 %z_words_1_0_load, i64 %select_ln29_32

]]></Node>
<StgValue><ssdm name="select_ln29_33"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:17 %select_ln29_34 = select i1 %icmp_ln29_16, i64 0, i64 %z_words_0_0_load

]]></Node>
<StgValue><ssdm name="select_ln29_34"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv1:18 %icmp_ln29_6 = icmp_eq  i2 %phi_ln29, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln29_6"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ifconv1:19 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_ifconv1:20 %store_ln29 = store i64 %select_ln29_28, i64 %z_words_3_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_ifconv1:21 %store_ln29 = store i64 %select_ln29_31, i64 %z_words_2_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_ifconv1:22 %store_ln29 = store i64 %select_ln29_33, i64 %z_words_1_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_ifconv1:23 %store_ln29 = store i64 %select_ln29_34, i64 %z_words_0_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv1:24 %br_ln29 = br i1 %icmp_ln29_6, void %_ifconv1, void %_ZN4intx4uintILj256EEC2Ev.98.exit.i

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i:0 %z_words_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_words_3"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i:1 %z_words_3_19 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_words_3_19"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i:2 %z_words_3_20 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_words_3_20"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i:3 %z_words_3_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_words_3_2"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="256">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i:4 %trunc_ln45 = trunc i256 %state_load

]]></Node>
<StgValue><ssdm name="trunc_ln45"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="14" op_0_bw="256">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i:5 %trunc_ln45_1 = trunc i256 %state_load

]]></Node>
<StgValue><ssdm name="trunc_ln45_1"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i:6 %add_ln45 = add i32 %trunc_ln45, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln45"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i:7 %add_ln45_3 = add i14 %trunc_ln45_1, i14 16382

]]></Node>
<StgValue><ssdm name="add_ln45_3"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i:8 %shl_ln = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln45_3, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i:9 %add_ln50 = add i19 %shl_ln, i19 64

]]></Node>
<StgValue><ssdm name="add_ln50"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i:10 %lshr_ln220_4 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln50, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln220_4"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="14">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i:11 %zext_ln220 = zext i14 %lshr_ln220_4

]]></Node>
<StgValue><ssdm name="zext_ln220"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i:12 %state_addr_12 = getelementptr i256 %state, i64 0, i64 %zext_ln220

]]></Node>
<StgValue><ssdm name="state_addr_12"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="256" op_0_bw="14">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i:13 %state_load_11 = load i14 %state_addr_12

]]></Node>
<StgValue><ssdm name="state_load_11"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i:14 %store_ln219 = store i64 %select_ln29_28, i64 %z_words_3_2

]]></Node>
<StgValue><ssdm name="store_ln219"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i:15 %store_ln219 = store i64 %select_ln29_31, i64 %z_words_3_20

]]></Node>
<StgValue><ssdm name="store_ln219"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i:16 %store_ln219 = store i64 %select_ln29_33, i64 %z_words_3_19

]]></Node>
<StgValue><ssdm name="store_ln219"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i:17 %store_ln219 = store i64 %select_ln29_34, i64 %z_words_3

]]></Node>
<StgValue><ssdm name="store_ln219"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="80" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="256" op_0_bw="14">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i:13 %state_load_11 = load i14 %state_addr_12

]]></Node>
<StgValue><ssdm name="state_load_11"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i:18 %br_ln219 = br void

]]></Node>
<StgValue><ssdm name="br_ln219"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %i = phi i3 0, void %_ZN4intx4uintILj256EEC2Ev.98.exit.i, i3 %i_47, void %.split1290

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1 %i_47 = add i3 %i, i3 1

]]></Node>
<StgValue><ssdm name="i_47"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2 %icmp_ln219 = icmp_eq  i3 %i, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln219"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %empty_139 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_139"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln219 = br i1 %icmp_ln219, void %.split12, void %memset.loop127.preheader

]]></Node>
<StgValue><ssdm name="br_ln219"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="2" op_0_bw="3">
<![CDATA[
.split12:0 %trunc_ln50 = trunc i3 %i

]]></Node>
<StgValue><ssdm name="trunc_ln50"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
.split12:1 %shl_ln14 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln50, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln14"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="256" op_0_bw="8">
<![CDATA[
.split12:2 %zext_ln220_6 = zext i8 %shl_ln14

]]></Node>
<StgValue><ssdm name="zext_ln220_6"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
.split12:3 %lshr_ln220 = lshr i256 %state_load_11, i256 %zext_ln220_6

]]></Node>
<StgValue><ssdm name="lshr_ln220"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="256">
<![CDATA[
.split12:4 %trunc_ln220 = trunc i256 %lshr_ln220

]]></Node>
<StgValue><ssdm name="trunc_ln220"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split12:5 %tmp = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 0, i64 0, i64 9223372036854775808, i2 %trunc_ln50

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:6 %z_words_0 = and i64 %tmp, i64 %trunc_ln220

]]></Node>
<StgValue><ssdm name="z_words_0"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.split12:7 %switch_ln220 = switch i2 %trunc_ln50, void %branch3, i2 0, void %.split12..split1290_crit_edge, i2 1, void %branch1, i2 2, void %branch2

]]></Node>
<StgValue><ssdm name="switch_ln220"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
<literal name="trunc_ln50" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch2:0 %store_ln220 = store i64 %z_words_0, i64 %z_words_3_20

]]></Node>
<StgValue><ssdm name="store_ln220"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
<literal name="trunc_ln50" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
branch2:1 %br_ln220 = br void %.split1290

]]></Node>
<StgValue><ssdm name="br_ln220"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
<literal name="trunc_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch1:0 %store_ln220 = store i64 %z_words_0, i64 %z_words_3_19

]]></Node>
<StgValue><ssdm name="store_ln220"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
<literal name="trunc_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
branch1:1 %br_ln220 = br void %.split1290

]]></Node>
<StgValue><ssdm name="br_ln220"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
<literal name="trunc_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
.split12..split1290_crit_edge:0 %store_ln220 = store i64 %z_words_0, i64 %z_words_3

]]></Node>
<StgValue><ssdm name="store_ln220"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
<literal name="trunc_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
.split12..split1290_crit_edge:1 %br_ln220 = br void %.split1290

]]></Node>
<StgValue><ssdm name="br_ln220"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
<literal name="trunc_ln50" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch3:0 %store_ln220 = store i64 %z_words_0, i64 %z_words_3_2

]]></Node>
<StgValue><ssdm name="store_ln220"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
<literal name="trunc_ln50" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
branch3:1 %br_ln220 = br void %.split1290

]]></Node>
<StgValue><ssdm name="br_ln220"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
.split1290:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
memset.loop127.preheader:0 %br_ln82 = br void %memset.loop127

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
memset.loop127:0 %i_45 = phi i3 %i_46, void %.split10, i3 0, void %memset.loop127.preheader

]]></Node>
<StgValue><ssdm name="i_45"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
memset.loop127:1 %result = phi i1 %result_14, void %.split10, i1 1, void %memset.loop127.preheader

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
memset.loop127:2 %i_46 = add i3 %i_45, i3 1

]]></Node>
<StgValue><ssdm name="i_46"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
memset.loop127:3 %icmp_ln82 = icmp_eq  i3 %i_45, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln82"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop127:4 %empty_140 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop127:5 %br_ln82 = br i1 %icmp_ln82, void %.split10, void %_ZN4intxeqILj256EivEEbRKNS_4uintIXT_EEERKT0_.130.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.split10:0 %z_words_3_load = load i64 %z_words_3

]]></Node>
<StgValue><ssdm name="z_words_3_load"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.split10:1 %z_words_3_19_load = load i64 %z_words_3_19

]]></Node>
<StgValue><ssdm name="z_words_3_19_load"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.split10:2 %z_words_3_20_load = load i64 %z_words_3_20

]]></Node>
<StgValue><ssdm name="z_words_3_20_load"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.split10:3 %z_words_3_2_load = load i64 %z_words_3_2

]]></Node>
<StgValue><ssdm name="z_words_3_2_load"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="2" op_0_bw="3">
<![CDATA[
.split10:4 %trunc_ln50_13 = trunc i3 %i_45

]]></Node>
<StgValue><ssdm name="trunc_ln50_13"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split10:5 %tmp_12 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_words_3_load, i64 %z_words_3_19_load, i64 %z_words_3_20_load, i64 %z_words_3_2_load, i2 %trunc_ln50_13

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split10:6 %tmp_13 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 0, i64 0, i64 0, i2 %trunc_ln50_13

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split10:7 %icmp_ln83 = icmp_eq  i64 %tmp_12, i64 %tmp_13

]]></Node>
<StgValue><ssdm name="icmp_ln83"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split10:8 %result_14 = and i1 %icmp_ln83, i1 %result

]]></Node>
<StgValue><ssdm name="result_14"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
.split10:9 %br_ln0 = br void %memset.loop127

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN4intxeqILj256EivEEbRKNS_4uintIXT_EEERKT0_.130.exit:0 %br_ln268 = br i1 %result, void %memset.loop125, void

]]></Node>
<StgValue><ssdm name="br_ln268"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
<literal name="result" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
memset.loop125:0 %add_ln50_2 = add i14 %trunc_ln45_1, i14 16383

]]></Node>
<StgValue><ssdm name="add_ln50_2"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
<literal name="result" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
memset.loop125:1 %shl_ln50_5 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln50_2, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln50_5"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
<literal name="result" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
memset.loop125:2 %add_ln50_3 = add i19 %shl_ln50_5, i19 64

]]></Node>
<StgValue><ssdm name="add_ln50_3"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
<literal name="result" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
memset.loop125:3 %tmp_18 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln50_3, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
<literal name="result" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="14">
<![CDATA[
memset.loop125:4 %zext_ln213 = zext i14 %tmp_18

]]></Node>
<StgValue><ssdm name="zext_ln213"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
<literal name="result" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop125:5 %state_addr_14 = getelementptr i256 %state, i64 0, i64 %zext_ln213

]]></Node>
<StgValue><ssdm name="state_addr_14"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
<literal name="result" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="256" op_0_bw="14">
<![CDATA[
memset.loop125:6 %state_load_13 = load i14 %state_addr_14

]]></Node>
<StgValue><ssdm name="state_load_13"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
<literal name="result" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="256" op_0_bw="32">
<![CDATA[
:0 %zext_ln60 = zext i32 %add_ln45

]]></Node>
<StgValue><ssdm name="zext_ln60"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
<literal name="result" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32">
<![CDATA[
:1 %store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr, i256 %zext_ln60, i32 15

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="131" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="256" op_0_bw="14">
<![CDATA[
memset.loop125:6 %state_load_13 = load i14 %state_addr_14

]]></Node>
<StgValue><ssdm name="state_load_13"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
memset.loop125:7 %br_ln211 = br void

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="133" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %i_48 = phi i3 0, void %memset.loop125, i3 %i_50, void %.split8

]]></Node>
<StgValue><ssdm name="i_48"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:1 %k = phi i1 0, void %memset.loop125, i1 %k_12, void %.split8

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:2 %p_phi = phi i14 0, void %memset.loop125, i14 %tmp_18, void %.split8

]]></Node>
<StgValue><ssdm name="p_phi"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3 %i_50 = add i3 %i_48, i3 1

]]></Node>
<StgValue><ssdm name="i_50"/></StgValue>
</operation>

<operation id="137" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4 %icmp_ln211 = icmp_eq  i3 %i_48, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln211"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty_141 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_141"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln211 = br i1 %icmp_ln211, void %.split8, void %_ZN4intxgeILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="2" op_0_bw="3">
<![CDATA[
.split8:0 %trunc_ln50_14 = trunc i3 %i_48

]]></Node>
<StgValue><ssdm name="trunc_ln50_14"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
.split8:1 %shl_ln16 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln50_14, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln16"/></StgValue>
</operation>

<operation id="142" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="256" op_0_bw="8">
<![CDATA[
.split8:2 %zext_ln213_3 = zext i8 %shl_ln16

]]></Node>
<StgValue><ssdm name="zext_ln213_3"/></StgValue>
</operation>

<operation id="143" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
.split8:3 %lshr_ln213 = lshr i256 %state_load_13, i256 %zext_ln213_3

]]></Node>
<StgValue><ssdm name="lshr_ln213"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="256">
<![CDATA[
.split8:4 %trunc_ln213 = trunc i256 %lshr_ln213

]]></Node>
<StgValue><ssdm name="trunc_ln213"/></StgValue>
</operation>

<operation id="145" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split8:5 %tmp_14 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 256, i64 0, i64 0, i64 0, i2 %trunc_ln50_14

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="146" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:6 %sub_ln213 = sub i64 %trunc_ln213, i64 %tmp_14

]]></Node>
<StgValue><ssdm name="sub_ln213"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:7 %k1 = icmp_ult  i64 %trunc_ln213, i64 %tmp_14

]]></Node>
<StgValue><ssdm name="k1"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="1">
<![CDATA[
.split8:8 %zext_ln215 = zext i1 %k

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:9 %k2 = icmp_ult  i64 %sub_ln213, i64 %zext_ln215

]]></Node>
<StgValue><ssdm name="k2"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split8:10 %k_12 = or i1 %k1, i1 %k2

]]></Node>
<StgValue><ssdm name="k_12"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0">
<![CDATA[
.split8:11 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="14">
<![CDATA[
_ZN4intxgeILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit:0 %zext_ln211 = zext i14 %p_phi

]]></Node>
<StgValue><ssdm name="zext_ln211"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN4intxgeILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit:1 %br_ln273 = br i1 %k, void, void

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
<literal name="k" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32">
<![CDATA[
:0 %store_ln274 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_12, i256 115792089237316195423570985008687907853269984665640564039457584007913129639935, i32 4294967295

]]></Node>
<StgValue><ssdm name="store_ln274"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
<literal name="k" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln274 = br void

]]></Node>
<StgValue><ssdm name="br_ln274"/></StgValue>
</operation>

<operation id="156" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
<literal name="k" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %state_addr_15 = getelementptr i256 %state, i64 0, i64 %zext_ln211

]]></Node>
<StgValue><ssdm name="state_addr_15"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
<literal name="k" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="256" op_0_bw="14">
<![CDATA[
:1 %state_load_14 = load i14 %state_addr_15

]]></Node>
<StgValue><ssdm name="state_load_14"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="158" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="256" op_0_bw="14">
<![CDATA[
:1 %state_load_14 = load i14 %state_addr_15

]]></Node>
<StgValue><ssdm name="state_load_14"/></StgValue>
</operation>

<operation id="159" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="256">
<![CDATA[
:2 %shift_1 = trunc i256 %state_load_14

]]></Node>
<StgValue><ssdm name="shift_1"/></StgValue>
</operation>

<operation id="160" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="24" op_0_bw="24" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %tmp_24 = partselect i24 @_ssdm_op_PartSelect.i24.i256.i32.i32, i256 %state_load_14, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="161" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
:4 %icmp_ln294 = icmp_eq  i24 %tmp_24, i24 0

]]></Node>
<StgValue><ssdm name="icmp_ln294"/></StgValue>
</operation>

<operation id="162" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln294 = br i1 %icmp_ln294, void %_ZN4intxrsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit, void %.preheader1_ifconv.preheader

]]></Node>
<StgValue><ssdm name="br_ln294"/></StgValue>
</operation>

<operation id="163" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="32">
<![CDATA[
.preheader1_ifconv.preheader:0 %r_word_num_bits_3138_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_word_num_bits_3138_0"/></StgValue>
</operation>

<operation id="164" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="32">
<![CDATA[
.preheader1_ifconv.preheader:1 %r_word_num_bits_2_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_word_num_bits_2_0"/></StgValue>
</operation>

<operation id="165" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="32">
<![CDATA[
.preheader1_ifconv.preheader:2 %r_word_num_bits_1_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_word_num_bits_1_0"/></StgValue>
</operation>

<operation id="166" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="32">
<![CDATA[
.preheader1_ifconv.preheader:3 %r_word_num_bits_0_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_word_num_bits_0_0"/></StgValue>
</operation>

<operation id="167" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
.preheader1_ifconv.preheader:4 %br_ln29 = br void %.preheader1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="168" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader1_ifconv:0 %phi_ln29_6 = phi i2 %add_ln29_6, void %.preheader1_ifconv, i2 0, void %.preheader1_ifconv.preheader

]]></Node>
<StgValue><ssdm name="phi_ln29_6"/></StgValue>
</operation>

<operation id="169" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader1_ifconv:1 %add_ln29_6 = add i2 %phi_ln29_6, i2 1

]]></Node>
<StgValue><ssdm name="add_ln29_6"/></StgValue>
</operation>

<operation id="170" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="64">
<![CDATA[
.preheader1_ifconv:2 %r_word_num_bits_3138_0_load = load i64 %r_word_num_bits_3138_0

]]></Node>
<StgValue><ssdm name="r_word_num_bits_3138_0_load"/></StgValue>
</operation>

<operation id="171" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64">
<![CDATA[
.preheader1_ifconv:3 %r_word_num_bits_2_0_load = load i64 %r_word_num_bits_2_0

]]></Node>
<StgValue><ssdm name="r_word_num_bits_2_0_load"/></StgValue>
</operation>

<operation id="172" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64">
<![CDATA[
.preheader1_ifconv:4 %r_word_num_bits_1_0_load = load i64 %r_word_num_bits_1_0

]]></Node>
<StgValue><ssdm name="r_word_num_bits_1_0_load"/></StgValue>
</operation>

<operation id="173" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="64">
<![CDATA[
.preheader1_ifconv:5 %r_word_num_bits_0_0_load = load i64 %r_word_num_bits_0_0

]]></Node>
<StgValue><ssdm name="r_word_num_bits_0_0_load"/></StgValue>
</operation>

<operation id="174" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader1_ifconv:6 %icmp_ln29_17 = icmp_eq  i2 %phi_ln29_6, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_17"/></StgValue>
</operation>

<operation id="175" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1_ifconv:7 %select_ln29_35 = select i1 %icmp_ln29_17, i64 0, i64 %r_word_num_bits_0_0_load

]]></Node>
<StgValue><ssdm name="select_ln29_35"/></StgValue>
</operation>

<operation id="176" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader1_ifconv:8 %icmp_ln29_18 = icmp_eq  i2 %phi_ln29_6, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln29_18"/></StgValue>
</operation>

<operation id="177" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1_ifconv:9 %select_ln29_36 = select i1 %icmp_ln29_18, i64 0, i64 %r_word_num_bits_1_0_load

]]></Node>
<StgValue><ssdm name="select_ln29_36"/></StgValue>
</operation>

<operation id="178" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1_ifconv:10 %select_ln29_37 = select i1 %icmp_ln29_17, i64 %r_word_num_bits_1_0_load, i64 %select_ln29_36

]]></Node>
<StgValue><ssdm name="select_ln29_37"/></StgValue>
</operation>

<operation id="179" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader1_ifconv:11 %icmp_ln29_19 = icmp_eq  i2 %phi_ln29_6, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln29_19"/></StgValue>
</operation>

<operation id="180" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1_ifconv:12 %select_ln29_38 = select i1 %icmp_ln29_19, i64 0, i64 %r_word_num_bits_2_0_load

]]></Node>
<StgValue><ssdm name="select_ln29_38"/></StgValue>
</operation>

<operation id="181" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1_ifconv:13 %select_ln29_39 = select i1 %icmp_ln29_18, i64 %r_word_num_bits_2_0_load, i64 %select_ln29_38

]]></Node>
<StgValue><ssdm name="select_ln29_39"/></StgValue>
</operation>

<operation id="182" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1_ifconv:14 %select_ln29_40 = select i1 %icmp_ln29_17, i64 %r_word_num_bits_2_0_load, i64 %select_ln29_39

]]></Node>
<StgValue><ssdm name="select_ln29_40"/></StgValue>
</operation>

<operation id="183" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1_ifconv:15 %select_ln29_41 = select i1 %icmp_ln29_19, i64 %r_word_num_bits_3138_0_load, i64 0

]]></Node>
<StgValue><ssdm name="select_ln29_41"/></StgValue>
</operation>

<operation id="184" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1_ifconv:16 %select_ln29_42 = select i1 %icmp_ln29_18, i64 %r_word_num_bits_3138_0_load, i64 %select_ln29_41

]]></Node>
<StgValue><ssdm name="select_ln29_42"/></StgValue>
</operation>

<operation id="185" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1_ifconv:17 %select_ln29_43 = select i1 %icmp_ln29_17, i64 %r_word_num_bits_3138_0_load, i64 %select_ln29_42

]]></Node>
<StgValue><ssdm name="select_ln29_43"/></StgValue>
</operation>

<operation id="186" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader1_ifconv:18 %icmp_ln29_7 = icmp_eq  i2 %phi_ln29_6, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln29_7"/></StgValue>
</operation>

<operation id="187" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1_ifconv:19 %empty_142 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_142"/></StgValue>
</operation>

<operation id="188" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
.preheader1_ifconv:20 %store_ln29 = store i64 %select_ln29_35, i64 %r_word_num_bits_0_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="189" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
.preheader1_ifconv:21 %store_ln29 = store i64 %select_ln29_37, i64 %r_word_num_bits_1_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="190" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
.preheader1_ifconv:22 %store_ln29 = store i64 %select_ln29_40, i64 %r_word_num_bits_2_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="191" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
.preheader1_ifconv:23 %store_ln29 = store i64 %select_ln29_43, i64 %r_word_num_bits_3138_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="192" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1_ifconv:24 %br_ln29 = br i1 %icmp_ln29_7, void %.preheader1_ifconv, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i50

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="193" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i50:0 %r_word_num_bits_3138_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_word_num_bits_3138_2"/></StgValue>
</operation>

<operation id="194" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i50:1 %r_word_num_bits_2_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_word_num_bits_2_2"/></StgValue>
</operation>

<operation id="195" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i50:2 %r_word_num_bits_1_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_word_num_bits_1_2"/></StgValue>
</operation>

<operation id="196" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i50:3 %r_word_num_bits_0_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_word_num_bits_0_2"/></StgValue>
</operation>

<operation id="197" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="6" op_0_bw="256">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i50:4 %s = trunc i256 %state_load_14

]]></Node>
<StgValue><ssdm name="s"/></StgValue>
</operation>

<operation id="198" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="6">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i50:5 %zext_ln267 = zext i6 %s

]]></Node>
<StgValue><ssdm name="zext_ln267"/></StgValue>
</operation>

<operation id="199" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="2" op_0_bw="2" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i50:6 %trunc_ln = partselect i2 @_ssdm_op_PartSelect.i2.i256.i32.i32, i256 %state_load_14, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="200" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="3" op_0_bw="2">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i50:7 %zext_ln268 = zext i2 %trunc_ln

]]></Node>
<StgValue><ssdm name="zext_ln268"/></StgValue>
</operation>

<operation id="201" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i50:8 %sub_i_i48 = sub i3 4, i3 %zext_ln268

]]></Node>
<StgValue><ssdm name="sub_i_i48"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i50:9 %empty_143 = xor i6 %s, i6 63

]]></Node>
<StgValue><ssdm name="empty_143"/></StgValue>
</operation>

<operation id="203" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="6">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i50:10 %zext_ln272 = zext i6 %empty_143

]]></Node>
<StgValue><ssdm name="zext_ln272"/></StgValue>
</operation>

<operation id="204" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i50:11 %store_ln29 = store i64 %select_ln29_35, i64 %r_word_num_bits_0_2

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="205" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i50:12 %store_ln29 = store i64 %select_ln29_37, i64 %r_word_num_bits_1_2

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="206" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i50:13 %store_ln29 = store i64 %select_ln29_40, i64 %r_word_num_bits_2_2

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="207" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i50:14 %store_ln0 = store i64 0, i64 %r_word_num_bits_3138_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="208" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i50:15 %br_ln0 = br void %.lr.ph.i.i51

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="209" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.lr.ph.i.i51:0 %i_34 = phi i3 %i_51, void %.split6148, i3 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i50

]]></Node>
<StgValue><ssdm name="i_34"/></StgValue>
</operation>

<operation id="210" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.lr.ph.i.i51:1 %carry = phi i64 %carry_1, void %.split6148, i64 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i50

]]></Node>
<StgValue><ssdm name="carry"/></StgValue>
</operation>

<operation id="211" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.lr.ph.i.i51:2 %i_51 = add i3 %i_34, i3 1

]]></Node>
<StgValue><ssdm name="i_51"/></StgValue>
</operation>

<operation id="212" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.lr.ph.i.i51:3 %r_word_num_bits_3138_2_load = load i64 %r_word_num_bits_3138_2

]]></Node>
<StgValue><ssdm name="r_word_num_bits_3138_2_load"/></StgValue>
</operation>

<operation id="213" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.lr.ph.i.i51:4 %r_word_num_bits_2_2_load = load i64 %r_word_num_bits_2_2

]]></Node>
<StgValue><ssdm name="r_word_num_bits_2_2_load"/></StgValue>
</operation>

<operation id="214" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.lr.ph.i.i51:5 %r_word_num_bits_1_2_load = load i64 %r_word_num_bits_1_2

]]></Node>
<StgValue><ssdm name="r_word_num_bits_1_2_load"/></StgValue>
</operation>

<operation id="215" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.lr.ph.i.i51:6 %r_word_num_bits_0_2_load = load i64 %r_word_num_bits_0_2

]]></Node>
<StgValue><ssdm name="r_word_num_bits_0_2_load"/></StgValue>
</operation>

<operation id="216" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.lr.ph.i.i51:7 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="217" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.lr.ph.i.i51:8 %icmp_ln272 = icmp_eq  i3 %i_34, i3 %sub_i_i48

]]></Node>
<StgValue><ssdm name="icmp_ln272"/></StgValue>
</operation>

<operation id="218" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.lr.ph.i.i51:9 %empty_144 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="empty_144"/></StgValue>
</operation>

<operation id="219" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph.i.i51:10 %br_ln272 = br i1 %icmp_ln272, void %.split6, void %_ZN4intxrsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit.loopexit

]]></Node>
<StgValue><ssdm name="br_ln272"/></StgValue>
</operation>

<operation id="220" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="2" op_0_bw="3">
<![CDATA[
.split6:0 %empty_145 = trunc i3 %i_34

]]></Node>
<StgValue><ssdm name="empty_145"/></StgValue>
</operation>

<operation id="221" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split6:1 %xor_ln274 = xor i2 %empty_145, i2 3

]]></Node>
<StgValue><ssdm name="xor_ln274"/></StgValue>
</operation>

<operation id="222" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
.split6:2 %shl_ln17 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %xor_ln274, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln17"/></StgValue>
</operation>

<operation id="223" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="256" op_0_bw="8">
<![CDATA[
.split6:3 %zext_ln274 = zext i8 %shl_ln17

]]></Node>
<StgValue><ssdm name="zext_ln274"/></StgValue>
</operation>

<operation id="224" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
.split6:4 %lshr_ln274 = lshr i256 %state_load_11, i256 %zext_ln274

]]></Node>
<StgValue><ssdm name="lshr_ln274"/></StgValue>
</operation>

<operation id="225" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="256">
<![CDATA[
.split6:5 %trunc_ln274 = trunc i256 %lshr_ln274

]]></Node>
<StgValue><ssdm name="trunc_ln274"/></StgValue>
</operation>

<operation id="226" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split6:6 %lshr_ln274_1 = lshr i64 %trunc_ln274, i64 %zext_ln267

]]></Node>
<StgValue><ssdm name="lshr_ln274_1"/></StgValue>
</operation>

<operation id="227" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split6:7 %or_ln274 = or i64 %lshr_ln274_1, i64 %carry

]]></Node>
<StgValue><ssdm name="or_ln274"/></StgValue>
</operation>

<operation id="228" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split6:8 %sub_ln48 = sub i2 %xor_ln274, i2 %trunc_ln

]]></Node>
<StgValue><ssdm name="sub_ln48"/></StgValue>
</operation>

<operation id="229" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.split6:9 %switch_ln274 = switch i2 %sub_ln48, void %branch27, i2 0, void %.split6..split6148_crit_edge, i2 1, void %branch25, i2 2, void %branch26

]]></Node>
<StgValue><ssdm name="switch_ln274"/></StgValue>
</operation>

<operation id="230" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
<literal name="sub_ln48" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch26:0 %store_ln274 = store i64 %or_ln274, i64 %r_word_num_bits_2_2

]]></Node>
<StgValue><ssdm name="store_ln274"/></StgValue>
</operation>

<operation id="231" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
<literal name="sub_ln48" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0">
<![CDATA[
branch26:1 %br_ln274 = br void %.split6148

]]></Node>
<StgValue><ssdm name="br_ln274"/></StgValue>
</operation>

<operation id="232" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
<literal name="sub_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch25:0 %store_ln274 = store i64 %or_ln274, i64 %r_word_num_bits_1_2

]]></Node>
<StgValue><ssdm name="store_ln274"/></StgValue>
</operation>

<operation id="233" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
<literal name="sub_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0">
<![CDATA[
branch25:1 %br_ln274 = br void %.split6148

]]></Node>
<StgValue><ssdm name="br_ln274"/></StgValue>
</operation>

<operation id="234" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
<literal name="sub_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split6..split6148_crit_edge:0 %store_ln274 = store i64 %or_ln274, i64 %r_word_num_bits_0_2

]]></Node>
<StgValue><ssdm name="store_ln274"/></StgValue>
</operation>

<operation id="235" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
<literal name="sub_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0">
<![CDATA[
.split6..split6148_crit_edge:1 %br_ln274 = br void %.split6148

]]></Node>
<StgValue><ssdm name="br_ln274"/></StgValue>
</operation>

<operation id="236" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
<literal name="sub_ln48" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch27:0 %store_ln274 = store i64 %or_ln274, i64 %r_word_num_bits_3138_2

]]></Node>
<StgValue><ssdm name="store_ln274"/></StgValue>
</operation>

<operation id="237" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
<literal name="sub_ln48" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0">
<![CDATA[
branch27:1 %br_ln274 = br void %.split6148

]]></Node>
<StgValue><ssdm name="br_ln274"/></StgValue>
</operation>

<operation id="238" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split6148:0 %shl_ln275 = shl i64 %trunc_ln274, i64 %zext_ln272

]]></Node>
<StgValue><ssdm name="shl_ln275"/></StgValue>
</operation>

<operation id="239" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split6148:1 %carry_1 = shl i64 %shl_ln275, i64 1

]]></Node>
<StgValue><ssdm name="carry_1"/></StgValue>
</operation>

<operation id="240" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0">
<![CDATA[
.split6148:2 %br_ln0 = br void %.lr.ph.i.i51

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="241" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intxrsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit.loopexit:0 %br_ln0 = br void %_ZN4intxrsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="242" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_ZN4intxrsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:0 %r_word_num_bits_0_4 = phi i64 0, void, i64 %r_word_num_bits_0_2_load, void %_ZN4intxrsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit.loopexit

]]></Node>
<StgValue><ssdm name="r_word_num_bits_0_4"/></StgValue>
</operation>

<operation id="243" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_ZN4intxrsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:1 %r_word_num_bits_1_4 = phi i64 0, void, i64 %r_word_num_bits_1_2_load, void %_ZN4intxrsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit.loopexit

]]></Node>
<StgValue><ssdm name="r_word_num_bits_1_4"/></StgValue>
</operation>

<operation id="244" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_ZN4intxrsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:2 %r_word_num_bits_2_4 = phi i64 0, void, i64 %r_word_num_bits_2_2_load, void %_ZN4intxrsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit.loopexit

]]></Node>
<StgValue><ssdm name="r_word_num_bits_2_4"/></StgValue>
</operation>

<operation id="245" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_ZN4intxrsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:3 %r_word_num_bits_3138_4 = phi i64 0, void, i64 %r_word_num_bits_3138_2_load, void %_ZN4intxrsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit.loopexit

]]></Node>
<StgValue><ssdm name="r_word_num_bits_3138_4"/></StgValue>
</operation>

<operation id="246" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4intxrsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:4 %shift = sub i32 256, i32 %shift_1

]]></Node>
<StgValue><ssdm name="shift"/></StgValue>
</operation>

<operation id="247" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4intxrsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:5 %tmp_25 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %shift, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="248" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN4intxrsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:6 %icmp_ln285 = icmp_eq  i24 %tmp_25, i24 0

]]></Node>
<StgValue><ssdm name="icmp_ln285"/></StgValue>
</operation>

<operation id="249" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN4intxrsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:7 %br_ln285 = br i1 %icmp_ln285, void %_ZN4intxlsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit, void %.preheader_ifconv.preheader

]]></Node>
<StgValue><ssdm name="br_ln285"/></StgValue>
</operation>

<operation id="250" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln285" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="32">
<![CDATA[
.preheader_ifconv.preheader:0 %r_word_num_bits_3_3_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_word_num_bits_3_3_0"/></StgValue>
</operation>

<operation id="251" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln285" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="32">
<![CDATA[
.preheader_ifconv.preheader:1 %r_word_num_bits_3_2_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_word_num_bits_3_2_0"/></StgValue>
</operation>

<operation id="252" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln285" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="32">
<![CDATA[
.preheader_ifconv.preheader:2 %r_word_num_bits_3_1_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_word_num_bits_3_1_0"/></StgValue>
</operation>

<operation id="253" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln285" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="32">
<![CDATA[
.preheader_ifconv.preheader:3 %r_word_num_bits_3_0_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_word_num_bits_3_0_0"/></StgValue>
</operation>

<operation id="254" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln285" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0">
<![CDATA[
.preheader_ifconv.preheader:4 %br_ln0 = br void %.preheader_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="255" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader_ifconv:0 %phi_ln29_7 = phi i2 %add_ln29_7, void %.preheader_ifconv, i2 0, void %.preheader_ifconv.preheader

]]></Node>
<StgValue><ssdm name="phi_ln29_7"/></StgValue>
</operation>

<operation id="256" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader_ifconv:1 %add_ln29_7 = add i2 %phi_ln29_7, i2 1

]]></Node>
<StgValue><ssdm name="add_ln29_7"/></StgValue>
</operation>

<operation id="257" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="64">
<![CDATA[
.preheader_ifconv:2 %r_word_num_bits_3_3_0_load = load i64 %r_word_num_bits_3_3_0

]]></Node>
<StgValue><ssdm name="r_word_num_bits_3_3_0_load"/></StgValue>
</operation>

<operation id="258" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="64">
<![CDATA[
.preheader_ifconv:3 %r_word_num_bits_3_2_0_load = load i64 %r_word_num_bits_3_2_0

]]></Node>
<StgValue><ssdm name="r_word_num_bits_3_2_0_load"/></StgValue>
</operation>

<operation id="259" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64">
<![CDATA[
.preheader_ifconv:4 %r_word_num_bits_3_1_0_load = load i64 %r_word_num_bits_3_1_0

]]></Node>
<StgValue><ssdm name="r_word_num_bits_3_1_0_load"/></StgValue>
</operation>

<operation id="260" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="64">
<![CDATA[
.preheader_ifconv:5 %r_word_num_bits_3_0_0_load = load i64 %r_word_num_bits_3_0_0

]]></Node>
<StgValue><ssdm name="r_word_num_bits_3_0_0_load"/></StgValue>
</operation>

<operation id="261" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader_ifconv:6 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="262" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader_ifconv:7 %icmp_ln29_20 = icmp_eq  i2 %phi_ln29_7, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_20"/></StgValue>
</operation>

<operation id="263" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader_ifconv:8 %select_ln29_44 = select i1 %icmp_ln29_20, i64 0, i64 %r_word_num_bits_3_0_0_load

]]></Node>
<StgValue><ssdm name="select_ln29_44"/></StgValue>
</operation>

<operation id="264" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader_ifconv:9 %icmp_ln29_21 = icmp_eq  i2 %phi_ln29_7, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln29_21"/></StgValue>
</operation>

<operation id="265" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader_ifconv:10 %select_ln29_45 = select i1 %icmp_ln29_21, i64 0, i64 %r_word_num_bits_3_1_0_load

]]></Node>
<StgValue><ssdm name="select_ln29_45"/></StgValue>
</operation>

<operation id="266" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader_ifconv:11 %select_ln29_46 = select i1 %icmp_ln29_20, i64 %r_word_num_bits_3_1_0_load, i64 %select_ln29_45

]]></Node>
<StgValue><ssdm name="select_ln29_46"/></StgValue>
</operation>

<operation id="267" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader_ifconv:12 %icmp_ln29_22 = icmp_eq  i2 %phi_ln29_7, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln29_22"/></StgValue>
</operation>

<operation id="268" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader_ifconv:13 %select_ln29_47 = select i1 %icmp_ln29_22, i64 0, i64 %r_word_num_bits_3_2_0_load

]]></Node>
<StgValue><ssdm name="select_ln29_47"/></StgValue>
</operation>

<operation id="269" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader_ifconv:14 %select_ln29_48 = select i1 %icmp_ln29_21, i64 %r_word_num_bits_3_2_0_load, i64 %select_ln29_47

]]></Node>
<StgValue><ssdm name="select_ln29_48"/></StgValue>
</operation>

<operation id="270" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader_ifconv:15 %select_ln29_49 = select i1 %icmp_ln29_20, i64 %r_word_num_bits_3_2_0_load, i64 %select_ln29_48

]]></Node>
<StgValue><ssdm name="select_ln29_49"/></StgValue>
</operation>

<operation id="271" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader_ifconv:16 %select_ln29_50 = select i1 %icmp_ln29_22, i64 %r_word_num_bits_3_3_0_load, i64 0

]]></Node>
<StgValue><ssdm name="select_ln29_50"/></StgValue>
</operation>

<operation id="272" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader_ifconv:17 %select_ln29_51 = select i1 %icmp_ln29_21, i64 %r_word_num_bits_3_3_0_load, i64 %select_ln29_50

]]></Node>
<StgValue><ssdm name="select_ln29_51"/></StgValue>
</operation>

<operation id="273" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader_ifconv:18 %select_ln29_52 = select i1 %icmp_ln29_20, i64 %r_word_num_bits_3_3_0_load, i64 %select_ln29_51

]]></Node>
<StgValue><ssdm name="select_ln29_52"/></StgValue>
</operation>

<operation id="274" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader_ifconv:19 %icmp_ln29_8 = icmp_eq  i2 %phi_ln29_7, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln29_8"/></StgValue>
</operation>

<operation id="275" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader_ifconv:20 %empty_146 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_146"/></StgValue>
</operation>

<operation id="276" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
.preheader_ifconv:21 %store_ln29 = store i64 %select_ln29_44, i64 %r_word_num_bits_3_0_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="277" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
.preheader_ifconv:22 %store_ln29 = store i64 %select_ln29_46, i64 %r_word_num_bits_3_1_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="278" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
.preheader_ifconv:23 %store_ln29 = store i64 %select_ln29_49, i64 %r_word_num_bits_3_2_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="279" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
.preheader_ifconv:24 %store_ln29 = store i64 %select_ln29_52, i64 %r_word_num_bits_3_3_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="280" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader_ifconv:25 %br_ln29 = br i1 %icmp_ln29_8, void %.preheader_ifconv, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i77

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="281" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i77:0 %r_word_num_bits_3_3_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_word_num_bits_3_3_2"/></StgValue>
</operation>

<operation id="282" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i77:1 %r_word_num_bits_3_2_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_word_num_bits_3_2_2"/></StgValue>
</operation>

<operation id="283" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i77:2 %r_word_num_bits_3_1_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_word_num_bits_3_1_2"/></StgValue>
</operation>

<operation id="284" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i77:3 %r_word_num_bits_3_0_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_word_num_bits_3_0_2"/></StgValue>
</operation>

<operation id="285" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="6" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i77:4 %s_1 = trunc i32 %shift

]]></Node>
<StgValue><ssdm name="s_1"/></StgValue>
</operation>

<operation id="286" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="6">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i77:5 %zext_ln247 = zext i6 %s_1

]]></Node>
<StgValue><ssdm name="zext_ln247"/></StgValue>
</operation>

<operation id="287" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i77:6 %trunc_ln28 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %shift, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="trunc_ln28"/></StgValue>
</operation>

<operation id="288" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="3" op_0_bw="2">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i77:7 %zext_ln248 = zext i2 %trunc_ln28

]]></Node>
<StgValue><ssdm name="zext_ln248"/></StgValue>
</operation>

<operation id="289" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i77:8 %sub_i_i73 = sub i3 4, i3 %zext_ln248

]]></Node>
<StgValue><ssdm name="sub_i_i73"/></StgValue>
</operation>

<operation id="290" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i77:9 %empty_147 = xor i6 %s_1, i6 63

]]></Node>
<StgValue><ssdm name="empty_147"/></StgValue>
</operation>

<operation id="291" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="64" op_0_bw="6">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i77:10 %zext_ln252 = zext i6 %empty_147

]]></Node>
<StgValue><ssdm name="zext_ln252"/></StgValue>
</operation>

<operation id="292" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i77:11 %store_ln29 = store i64 %select_ln29_44, i64 %r_word_num_bits_3_0_2

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="293" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i77:12 %store_ln29 = store i64 %select_ln29_46, i64 %r_word_num_bits_3_1_2

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="294" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i77:13 %store_ln29 = store i64 %select_ln29_49, i64 %r_word_num_bits_3_2_2

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="295" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i77:14 %store_ln0 = store i64 0, i64 %r_word_num_bits_3_3_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="296" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i77:15 %br_ln0 = br void %.lr.ph.i.i78

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="297" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.lr.ph.i.i78:0 %i_36 = phi i3 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i77, i3 %i_52, void %.split4183

]]></Node>
<StgValue><ssdm name="i_36"/></StgValue>
</operation>

<operation id="298" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="63" op_0_bw="63" op_1_bw="0" op_2_bw="63" op_3_bw="0">
<![CDATA[
.lr.ph.i.i78:1 %carry_2 = phi i63 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i77, i63 %trunc_ln29, void %.split4183

]]></Node>
<StgValue><ssdm name="carry_2"/></StgValue>
</operation>

<operation id="299" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.lr.ph.i.i78:2 %i_52 = add i3 %i_36, i3 1

]]></Node>
<StgValue><ssdm name="i_52"/></StgValue>
</operation>

<operation id="300" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.lr.ph.i.i78:3 %r_word_num_bits_3_3_2_load = load i64 %r_word_num_bits_3_3_2

]]></Node>
<StgValue><ssdm name="r_word_num_bits_3_3_2_load"/></StgValue>
</operation>

<operation id="301" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.lr.ph.i.i78:4 %r_word_num_bits_3_2_2_load = load i64 %r_word_num_bits_3_2_2

]]></Node>
<StgValue><ssdm name="r_word_num_bits_3_2_2_load"/></StgValue>
</operation>

<operation id="302" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.lr.ph.i.i78:5 %r_word_num_bits_3_1_2_load = load i64 %r_word_num_bits_3_1_2

]]></Node>
<StgValue><ssdm name="r_word_num_bits_3_1_2_load"/></StgValue>
</operation>

<operation id="303" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.lr.ph.i.i78:6 %r_word_num_bits_3_0_2_load = load i64 %r_word_num_bits_3_0_2

]]></Node>
<StgValue><ssdm name="r_word_num_bits_3_0_2_load"/></StgValue>
</operation>

<operation id="304" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.lr.ph.i.i78:7 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="305" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.lr.ph.i.i78:8 %icmp_ln252 = icmp_eq  i3 %i_36, i3 %sub_i_i73

]]></Node>
<StgValue><ssdm name="icmp_ln252"/></StgValue>
</operation>

<operation id="306" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.lr.ph.i.i78:9 %empty_148 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="empty_148"/></StgValue>
</operation>

<operation id="307" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph.i.i78:10 %br_ln252 = br i1 %icmp_ln252, void %.split4, void %_ZN4intxlsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit.loopexit

]]></Node>
<StgValue><ssdm name="br_ln252"/></StgValue>
</operation>

<operation id="308" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="2" op_0_bw="3">
<![CDATA[
.split4:0 %trunc_ln50_15 = trunc i3 %i_36

]]></Node>
<StgValue><ssdm name="trunc_ln50_15"/></StgValue>
</operation>

<operation id="309" st_id="15" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split4:1 %tmp_15 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 18446744073709551615, i64 18446744073709551615, i64 18446744073709551615, i64 18446744073709551615, i2 %trunc_ln50_15

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="310" st_id="15" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:2 %shl_ln254 = shl i64 %tmp_15, i64 %zext_ln247

]]></Node>
<StgValue><ssdm name="shl_ln254"/></StgValue>
</operation>

<operation id="311" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="63" op_0_bw="64">
<![CDATA[
.split4:3 %trunc_ln254 = trunc i64 %shl_ln254

]]></Node>
<StgValue><ssdm name="trunc_ln254"/></StgValue>
</operation>

<operation id="312" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
.split4:4 %or_ln254 = or i63 %trunc_ln254, i63 %carry_2

]]></Node>
<StgValue><ssdm name="or_ln254"/></StgValue>
</operation>

<operation id="313" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.split4:5 %tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %shl_ln254, i32 63

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="314" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="63">
<![CDATA[
.split4:6 %or_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %tmp_26, i63 %or_ln254

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="315" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split4:7 %add_ln48 = add i2 %trunc_ln50_15, i2 %trunc_ln28

]]></Node>
<StgValue><ssdm name="add_ln48"/></StgValue>
</operation>

<operation id="316" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.split4:8 %switch_ln254 = switch i2 %add_ln48, void %branch35, i2 0, void %.split4..split4183_crit_edge, i2 1, void %branch33, i2 2, void %branch34

]]></Node>
<StgValue><ssdm name="switch_ln254"/></StgValue>
</operation>

<operation id="317" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="add_ln48" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch34:0 %store_ln254 = store i64 %or_ln, i64 %r_word_num_bits_3_2_2

]]></Node>
<StgValue><ssdm name="store_ln254"/></StgValue>
</operation>

<operation id="318" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="add_ln48" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0">
<![CDATA[
branch34:1 %br_ln254 = br void %.split4183

]]></Node>
<StgValue><ssdm name="br_ln254"/></StgValue>
</operation>

<operation id="319" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="add_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch33:0 %store_ln254 = store i64 %or_ln, i64 %r_word_num_bits_3_1_2

]]></Node>
<StgValue><ssdm name="store_ln254"/></StgValue>
</operation>

<operation id="320" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="add_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0">
<![CDATA[
branch33:1 %br_ln254 = br void %.split4183

]]></Node>
<StgValue><ssdm name="br_ln254"/></StgValue>
</operation>

<operation id="321" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="add_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split4..split4183_crit_edge:0 %store_ln254 = store i64 %or_ln, i64 %r_word_num_bits_3_0_2

]]></Node>
<StgValue><ssdm name="store_ln254"/></StgValue>
</operation>

<operation id="322" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="add_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0">
<![CDATA[
.split4..split4183_crit_edge:1 %br_ln254 = br void %.split4183

]]></Node>
<StgValue><ssdm name="br_ln254"/></StgValue>
</operation>

<operation id="323" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="add_ln48" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch35:0 %store_ln254 = store i64 %or_ln, i64 %r_word_num_bits_3_3_2

]]></Node>
<StgValue><ssdm name="store_ln254"/></StgValue>
</operation>

<operation id="324" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="add_ln48" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0">
<![CDATA[
branch35:1 %br_ln254 = br void %.split4183

]]></Node>
<StgValue><ssdm name="br_ln254"/></StgValue>
</operation>

<operation id="325" st_id="15" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4183:0 %lshr_ln255 = lshr i64 %tmp_15, i64 %zext_ln252

]]></Node>
<StgValue><ssdm name="lshr_ln255"/></StgValue>
</operation>

<operation id="326" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4183:1 %trunc_ln29 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %lshr_ln255, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln29"/></StgValue>
</operation>

<operation id="327" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="0">
<![CDATA[
.split4183:2 %br_ln0 = br void %.lr.ph.i.i78

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="328" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln285" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intxlsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit.loopexit:0 %br_ln0 = br void %_ZN4intxlsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="329" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_ZN4intxlsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:0 %r_word_num_bits_3_0_4 = phi i64 0, void %_ZN4intxrsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit, i64 %r_word_num_bits_3_0_2_load, void %_ZN4intxlsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit.loopexit

]]></Node>
<StgValue><ssdm name="r_word_num_bits_3_0_4"/></StgValue>
</operation>

<operation id="330" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_ZN4intxlsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:1 %r_word_num_bits_3_1_4 = phi i64 0, void %_ZN4intxrsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit, i64 %r_word_num_bits_3_1_2_load, void %_ZN4intxlsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit.loopexit

]]></Node>
<StgValue><ssdm name="r_word_num_bits_3_1_4"/></StgValue>
</operation>

<operation id="331" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_ZN4intxlsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:2 %r_word_num_bits_3_2_4 = phi i64 0, void %_ZN4intxrsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit, i64 %r_word_num_bits_3_2_2_load, void %_ZN4intxlsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit.loopexit

]]></Node>
<StgValue><ssdm name="r_word_num_bits_3_2_4"/></StgValue>
</operation>

<operation id="332" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_ZN4intxlsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:3 %r_word_num_bits_3_3_4 = phi i64 0, void %_ZN4intxrsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit, i64 %r_word_num_bits_3_3_2_load, void %_ZN4intxlsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit.loopexit

]]></Node>
<StgValue><ssdm name="r_word_num_bits_3_3_4"/></StgValue>
</operation>

<operation id="333" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intxlsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:4 %z_word_num_bits_0_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_word_num_bits_0_0"/></StgValue>
</operation>

<operation id="334" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intxlsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:5 %z_word_num_bits_1_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_word_num_bits_1_0"/></StgValue>
</operation>

<operation id="335" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intxlsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:6 %z_word_num_bits_2_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_word_num_bits_2_0"/></StgValue>
</operation>

<operation id="336" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intxlsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:7 %z_word_num_bits_3_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_word_num_bits_3_0"/></StgValue>
</operation>

<operation id="337" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intxlsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:8 %br_ln29 = br void %branch12

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="338" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
branch12:0 %phi_ln29_8 = phi i2 0, void %_ZN4intxlsILj256EjvEENS_4uintIXT_EEERKS2_RKT0_.exit, i2 %add_ln29_8, void %branch12

]]></Node>
<StgValue><ssdm name="phi_ln29_8"/></StgValue>
</operation>

<operation id="339" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch12:1 %add_ln29_8 = add i2 %phi_ln29_8, i2 1

]]></Node>
<StgValue><ssdm name="add_ln29_8"/></StgValue>
</operation>

<operation id="340" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="64" op_0_bw="64">
<![CDATA[
branch12:2 %z_word_num_bits_0_0_load = load i64 %z_word_num_bits_0_0

]]></Node>
<StgValue><ssdm name="z_word_num_bits_0_0_load"/></StgValue>
</operation>

<operation id="341" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="64">
<![CDATA[
branch12:3 %z_word_num_bits_1_0_load = load i64 %z_word_num_bits_1_0

]]></Node>
<StgValue><ssdm name="z_word_num_bits_1_0_load"/></StgValue>
</operation>

<operation id="342" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="64">
<![CDATA[
branch12:4 %z_word_num_bits_2_0_load = load i64 %z_word_num_bits_2_0

]]></Node>
<StgValue><ssdm name="z_word_num_bits_2_0_load"/></StgValue>
</operation>

<operation id="343" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="64">
<![CDATA[
branch12:5 %z_word_num_bits_3_0_load = load i64 %z_word_num_bits_3_0

]]></Node>
<StgValue><ssdm name="z_word_num_bits_3_0_load"/></StgValue>
</operation>

<operation id="344" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
branch12:6 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="345" st_id="17" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch12:7 %z_word_num_bits_0_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 %z_word_num_bits_0_0_load, i64 %z_word_num_bits_0_0_load, i64 %z_word_num_bits_0_0_load, i2 %phi_ln29_8

]]></Node>
<StgValue><ssdm name="z_word_num_bits_0_1"/></StgValue>
</operation>

<operation id="346" st_id="17" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch12:8 %z_word_num_bits_1_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_word_num_bits_1_0_load, i64 0, i64 %z_word_num_bits_1_0_load, i64 %z_word_num_bits_1_0_load, i2 %phi_ln29_8

]]></Node>
<StgValue><ssdm name="z_word_num_bits_1_1"/></StgValue>
</operation>

<operation id="347" st_id="17" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch12:9 %z_word_num_bits_2_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_word_num_bits_2_0_load, i64 %z_word_num_bits_2_0_load, i64 0, i64 %z_word_num_bits_2_0_load, i2 %phi_ln29_8

]]></Node>
<StgValue><ssdm name="z_word_num_bits_2_1"/></StgValue>
</operation>

<operation id="348" st_id="17" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch12:10 %z_word_num_bits_3_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_word_num_bits_3_0_load, i64 %z_word_num_bits_3_0_load, i64 %z_word_num_bits_3_0_load, i64 0, i2 %phi_ln29_8

]]></Node>
<StgValue><ssdm name="z_word_num_bits_3_1"/></StgValue>
</operation>

<operation id="349" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch12:11 %icmp_ln29_9 = icmp_eq  i2 %phi_ln29_8, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln29_9"/></StgValue>
</operation>

<operation id="350" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
branch12:12 %empty_149 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>

<operation id="351" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch12:13 %store_ln29 = store i64 %z_word_num_bits_3_1, i64 %z_word_num_bits_3_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="352" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch12:14 %store_ln29 = store i64 %z_word_num_bits_2_1, i64 %z_word_num_bits_2_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="353" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch12:15 %store_ln29 = store i64 %z_word_num_bits_1_1, i64 %z_word_num_bits_1_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="354" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch12:16 %store_ln29 = store i64 %z_word_num_bits_0_1, i64 %z_word_num_bits_0_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="355" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch12:17 %br_ln29 = br i1 %icmp_ln29_9, void %branch12, void %_ZN4intx4uintILj256EEC2Ev.exit.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="356" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.preheader:0 %z_word_num_bits_0_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_word_num_bits_0_2"/></StgValue>
</operation>

<operation id="357" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.preheader:1 %z_word_num_bits_1_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_word_num_bits_1_2"/></StgValue>
</operation>

<operation id="358" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.preheader:2 %z_word_num_bits_2_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_word_num_bits_2_2"/></StgValue>
</operation>

<operation id="359" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.preheader:3 %z_word_num_bits_3_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_word_num_bits_3_2"/></StgValue>
</operation>

<operation id="360" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.preheader:4 %store_ln29 = store i64 %z_word_num_bits_3_1, i64 %z_word_num_bits_3_2

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="361" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.preheader:5 %store_ln29 = store i64 %z_word_num_bits_2_1, i64 %z_word_num_bits_2_2

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="362" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.preheader:6 %store_ln29 = store i64 %z_word_num_bits_1_1, i64 %z_word_num_bits_1_2

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="363" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.preheader:7 %store_ln29 = store i64 %z_word_num_bits_0_1, i64 %z_word_num_bits_0_2

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="364" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.preheader:8 %br_ln0 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="365" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i:0 %i_49 = phi i3 %i_53, void %.split117, i3 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.preheader

]]></Node>
<StgValue><ssdm name="i_49"/></StgValue>
</operation>

<operation id="366" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i:1 %i_53 = add i3 %i_49, i3 1

]]></Node>
<StgValue><ssdm name="i_53"/></StgValue>
</operation>

<operation id="367" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="368" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i:3 %icmp_ln210 = icmp_eq  i3 %i_49, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln210"/></StgValue>
</operation>

<operation id="369" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i:4 %empty_150 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_150"/></StgValue>
</operation>

<operation id="370" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i:5 %br_ln210 = br i1 %icmp_ln210, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln210"/></StgValue>
</operation>

<operation id="371" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="2" op_0_bw="3">
<![CDATA[
.split:0 %trunc_ln50_16 = trunc i3 %i_49

]]></Node>
<StgValue><ssdm name="trunc_ln50_16"/></StgValue>
</operation>

<operation id="372" st_id="19" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split:1 %tmp_s = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %r_word_num_bits_0_4, i64 %r_word_num_bits_1_4, i64 %r_word_num_bits_2_4, i64 %r_word_num_bits_3138_4, i2 %trunc_ln50_16

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="373" st_id="19" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split:2 %tmp_17 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %r_word_num_bits_3_0_4, i64 %r_word_num_bits_3_1_4, i64 %r_word_num_bits_3_2_4, i64 %r_word_num_bits_3_3_4, i2 %trunc_ln50_16

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="374" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:3 %or_ln211 = or i64 %tmp_17, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="or_ln211"/></StgValue>
</operation>

<operation id="375" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.split:4 %switch_ln211 = switch i2 %trunc_ln50_16, void %branch19, i2 0, void %.split..split117_crit_edge, i2 1, void %branch17, i2 2, void %branch18

]]></Node>
<StgValue><ssdm name="switch_ln211"/></StgValue>
</operation>

<operation id="376" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
<literal name="trunc_ln50_16" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch18:0 %store_ln211 = store i64 %or_ln211, i64 %z_word_num_bits_2_2

]]></Node>
<StgValue><ssdm name="store_ln211"/></StgValue>
</operation>

<operation id="377" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
<literal name="trunc_ln50_16" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="0">
<![CDATA[
branch18:1 %br_ln211 = br void %.split117

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>

<operation id="378" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
<literal name="trunc_ln50_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch17:0 %store_ln211 = store i64 %or_ln211, i64 %z_word_num_bits_1_2

]]></Node>
<StgValue><ssdm name="store_ln211"/></StgValue>
</operation>

<operation id="379" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
<literal name="trunc_ln50_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="0">
<![CDATA[
branch17:1 %br_ln211 = br void %.split117

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>

<operation id="380" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
<literal name="trunc_ln50_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
.split..split117_crit_edge:0 %store_ln211 = store i64 %or_ln211, i64 %z_word_num_bits_0_2

]]></Node>
<StgValue><ssdm name="store_ln211"/></StgValue>
</operation>

<operation id="381" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
<literal name="trunc_ln50_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="0">
<![CDATA[
.split..split117_crit_edge:1 %br_ln211 = br void %.split117

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>

<operation id="382" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
<literal name="trunc_ln50_16" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch19:0 %store_ln211 = store i64 %or_ln211, i64 %z_word_num_bits_3_2

]]></Node>
<StgValue><ssdm name="store_ln211"/></StgValue>
</operation>

<operation id="383" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
<literal name="trunc_ln50_16" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="0">
<![CDATA[
branch19:1 %br_ln211 = br void %.split117

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>

<operation id="384" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0">
<![CDATA[
.split117:0 %br_ln0 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="385" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:0 %z_word_num_bits_0_2_load = load i64 %z_word_num_bits_0_2

]]></Node>
<StgValue><ssdm name="z_word_num_bits_0_2_load"/></StgValue>
</operation>

<operation id="386" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:1 %z_word_num_bits_1_2_load = load i64 %z_word_num_bits_1_2

]]></Node>
<StgValue><ssdm name="z_word_num_bits_1_2_load"/></StgValue>
</operation>

<operation id="387" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:2 %z_word_num_bits_2_2_load = load i64 %z_word_num_bits_2_2

]]></Node>
<StgValue><ssdm name="z_word_num_bits_2_2_load"/></StgValue>
</operation>

<operation id="388" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:3 %z_word_num_bits_3_2_load = load i64 %z_word_num_bits_3_2

]]></Node>
<StgValue><ssdm name="z_word_num_bits_3_2_load"/></StgValue>
</operation>

<operation id="389" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="256" op_0_bw="256" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:4 %or_ln278_2 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i64.i64.i64.i64, i64 %z_word_num_bits_3_2_load, i64 %z_word_num_bits_2_2_load, i64 %z_word_num_bits_1_2_load, i64 %z_word_num_bits_0_2_load

]]></Node>
<StgValue><ssdm name="or_ln278_2"/></StgValue>
</operation>

<operation id="390" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32">
<![CDATA[
:5 %store_ln278 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_12, i256 %or_ln278_2, i32 4294967295

]]></Node>
<StgValue><ssdm name="store_ln278"/></StgValue>
</operation>

<operation id="391" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="0">
<![CDATA[
:6 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="392" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="256" op_0_bw="14" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %state_load_16 = load i14 %state_addr

]]></Node>
<StgValue><ssdm name="state_load_16"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="393" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="256" op_0_bw="14" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %state_load_16 = load i14 %state_addr

]]></Node>
<StgValue><ssdm name="state_load_16"/></StgValue>
</operation>

<operation id="394" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="256">
<![CDATA[
:1 %trunc_ln60_7 = trunc i256 %state_load_16

]]></Node>
<StgValue><ssdm name="trunc_ln60_7"/></StgValue>
</operation>

<operation id="395" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %add_ln60_3 = add i32 %trunc_ln60_7, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln60_3"/></StgValue>
</operation>

<operation id="396" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="256" op_0_bw="32">
<![CDATA[
:3 %zext_ln60_1 = zext i32 %add_ln60_3

]]></Node>
<StgValue><ssdm name="zext_ln60_1"/></StgValue>
</operation>

<operation id="397" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
:4 %store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr, i256 %zext_ln60_1, i32 15

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="398" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="0">
<![CDATA[
:5 %br_ln282 = br void

]]></Node>
<StgValue><ssdm name="br_ln282"/></StgValue>
</operation>

<operation id="399" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="0">
<![CDATA[
:0 %ret_ln282 = ret

]]></Node>
<StgValue><ssdm name="ret_ln282"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="400" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2 %add_ln60_4 = add i14 %trunc_ln45_1, i14 16383

]]></Node>
<StgValue><ssdm name="add_ln60_4"/></StgValue>
</operation>

<operation id="401" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
:3 %shl_ln15 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln60_4, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln15"/></StgValue>
</operation>

<operation id="402" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:4 %add_ln60 = add i19 %shl_ln15, i19 64

]]></Node>
<StgValue><ssdm name="add_ln60"/></StgValue>
</operation>

<operation id="403" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5 %lshr_ln60_7 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln60, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln60_7"/></StgValue>
</operation>

<operation id="404" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="64" op_0_bw="14">
<![CDATA[
:6 %zext_ln60_3 = zext i14 %lshr_ln60_7

]]></Node>
<StgValue><ssdm name="zext_ln60_3"/></StgValue>
</operation>

<operation id="405" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %state_addr_13 = getelementptr i256 %state, i64 0, i64 %zext_ln60_3

]]></Node>
<StgValue><ssdm name="state_addr_13"/></StgValue>
</operation>

<operation id="406" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:8 %state_load_12 = load i14 %state_addr_13

]]></Node>
<StgValue><ssdm name="state_load_12"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="407" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:8 %state_load_12 = load i14 %state_addr_13

]]></Node>
<StgValue><ssdm name="state_load_12"/></StgValue>
</operation>

<operation id="408" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="64" op_0_bw="256">
<![CDATA[
:9 %trunc_ln60 = trunc i256 %state_load_12

]]></Node>
<StgValue><ssdm name="trunc_ln60"/></StgValue>
</operation>

<operation id="409" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:10 %trunc_ln60_4 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_12, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln60_4"/></StgValue>
</operation>

<operation id="410" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11 %trunc_ln60_5 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_12, i32 128, i32 191

]]></Node>
<StgValue><ssdm name="trunc_ln60_5"/></StgValue>
</operation>

<operation id="411" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:12 %trunc_ln60_6 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_12, i32 192, i32 255

]]></Node>
<StgValue><ssdm name="trunc_ln60_6"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="412" st_id="25" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="19" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="0">
<![CDATA[
:13 %call_ln263 = call void @operator>>=<256u, uint<256u>, void>, i256 %state, i19 %add_ln50, i64 %trunc_ln60, i64 %trunc_ln60_4, i64 %trunc_ln60_5, i64 %trunc_ln60_6

]]></Node>
<StgValue><ssdm name="call_ln263"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="413" st_id="26" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="19" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="0">
<![CDATA[
:13 %call_ln263 = call void @operator>>=<256u, uint<256u>, void>, i256 %state, i19 %add_ln50, i64 %trunc_ln60, i64 %trunc_ln60_4, i64 %trunc_ln60_5, i64 %trunc_ln60_6

]]></Node>
<StgValue><ssdm name="call_ln263"/></StgValue>
</operation>

<operation id="414" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="0">
<![CDATA[
:14 %br_ln269 = br void

]]></Node>
<StgValue><ssdm name="br_ln269"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
