                         Chronologic VCS (TM)
       Version W-2024.09-SP1_Full64 -- Thu Feb 13 18:41:55 2025

                    Copyright (c) 1991 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Parsing design file '../../A1/top.sv'
Parsing included file '/home/Raid_Al-Tamimi/Verification/Assignments/A1/fifo.sv'.
Back to file '../../A1/top.sv'.
Parsing included file '/home/Raid_Al-Tamimi/Verification/Assignments/A1/fifo_intf.sv'.
Back to file '../../A1/top.sv'.
Parsing included file '/home/Raid_Al-Tamimi/Verification/Assignments/A1/fifo_test.sv'.
Back to file '../../A1/top.sv'.
Top Level Modules:
       top
TimeScale is 1 ns / 10 ps
Starting vcs inline pass...
3 modules and 0 UDP read.
recompiling module top
        However, due to incremental compilation, only 1 module needs to be compiled. 
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simV1 ]; then chmod a-x ../simV1; fi
g++  -o ../simV1      -rdynamic  -Wl,-rpath='$ORIGIN'/simV1.daidir -Wl,-rpath=./simV1.daidir -Wl,-rpath=/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/linux64/lib -L/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/linux64/lib  -Wl,-rpath-link=./  /usr/lib64/libnuma.so.1   objs/amcQw_d.o   _1145637_archive_1.so _prev_archive_1.so   SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o            -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive          /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/linux64/lib/vcs_save_restore_new.o -ldl  -lc -lm -lpthread -ldl 
../simV1 up to date
CPU time: .298 seconds to compile + .298 seconds to elab + .190 seconds to link
[Raid_Al-Tamimi@localhost 13_2_2025]$ ./simV1
Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
Please use '-no_save' simv switch to avoid re-execution or '-suppress=ASLR_DETECTED_INFO' to suppress this message.
Chronologic VCS simulator copyright 1991-2024
Contains Synopsys proprietary information.
Compiler version W-2024.09-SP1_Full64; Runtime version W-2024.09-SP1_Full64;  Feb 13 18:41 2025
FIFO TEST STARTED

INITIAL FIFO RESET AND CHECK STARTED

FIFO RESET STARTED


FIFO HAS BEEN RESET


TEST IF EMPTY FLAG IS ACTIVE


THE EMPTY FLAG IS ACTIVE!
INITIAL FIFO RESET AND CHECK DONE

FIFO WRITE TEST STARTED

FIFO WRITE TEST DONE

FIFO FULL TEST STARTED

FIFO FULL TEST DONE

FIFO READ TEST STARTED

FIFO READ TEST DONE

FIFO EMPTY TEST STARTED

FIFO EMPTY TEST DONE

FIFO TEST DONE

-----------------------------------------------------
-------------------FIFO Test summary:----------------
-----------------------------------------------------
Reset test results              :       1
Write test results              :       0
Full test results               :       1
Read test results               :       0
Empty test results              :       1
-----------------------------------------------------
------------------End of Test Summary----------------
-----------------------------------------------------
$finish called from file "/home/Raid_Al-Tamimi/Verification/Assignments/A1/fifo_test.sv", line 101.
$finish at simulation time    260 ns
           V C S   S i m u l a t i o n   R e p o r t 
Time: 260000 ps
CPU Time:      0.170 seconds;       Data structure size:   0.0Mb
Thu Feb 13 18:41:59 2025