<?xml version="1.0"?>
<!DOCTYPE image SYSTEM "weaver-1.0.dtd">
<image>
    <machine>

      <interrupt>
       
        <irq num ="0"  trigger="edge"  polarity="rising"/>
        <irq num ="1"  trigger="edge"  polarity="rising"/>
        <irq num ="2"  trigger="edge"  polarity="rising"/>
        <irq num ="3"  trigger="edge"  polarity="rising"/>
        <irq num ="4"  trigger="edge"  polarity="rising"/>
        <irq num ="5"  trigger="edge"  polarity="rising"/>
        <irq num ="6"  trigger="edge"  polarity="rising"/>
        <irq num ="7"  trigger="edge"  polarity="rising"/>
        <irq num ="8"  trigger="edge"  polarity="rising"/>
        <irq num ="9"  trigger="edge"  polarity="rising"/>
        <irq num ="10" trigger="edge"  polarity="rising"/>
        <irq num ="11" trigger="edge"  polarity="rising"/>
        <irq num ="12" trigger="edge"  polarity="rising"/>
        <irq num ="13" trigger="edge"  polarity="rising"/>
        <irq num ="14" trigger="edge"  polarity="rising"/>
        <irq num ="15" trigger="edge"  polarity="rising"/>
        <irq num ="16" trigger="edge"  polarity="rising"/>
        <irq num ="17" trigger="edge"  polarity="rising"/>
        <irq num ="18" trigger="edge"  polarity="rising"/>
        <irq num ="19" trigger="edge"  polarity="rising"/>
        <irq num ="20" trigger="edge"  polarity="rising"/>
        <irq num ="21" trigger="level" polarity="rising"/>
        <irq num ="22" trigger="edge"  polarity="rising"/>
        <irq num ="23" trigger="edge"  polarity="rising"/>

        <irq num ="24" trigger="edge" polarity="high"/>

        <irq num ="25" trigger="edge" polarity="high"/>

        <irq num ="26" trigger="edge" polarity="high"/>

        <irq num ="27" trigger="edge" polarity="high"/>

        <irq num ="28" trigger="edge" polarity="high"/> 

        <irq num ="29" trigger="edge" polarity="high"/>

        <irq num ="30" trigger="edge" polarity="rising"/>

        <irq num ="31" trigger="edge" polarity="rising"/>

      </interrupt>

      <Hexagon_ss_base value = "0xFC900000" />
      <tcxo intmask="0x10000000"/>
      
      <timer>
        <base value = "0xFC920000" />
        <intno value = "1" />
        <priority value="2" />
        <bitmask value="0xff" />
        <IST_priority value="254" />
        <IST_bitmask value="0xff" />
      </timer>

      <timetest_port value="0x90000002" />

      <check_hvx_power_for_locking enabled="false" />

      <chicken_bits>
        <rgdr value = "0x00400000" />
        <acc0 value = "0xd013d013" />
        <acc1 value = "0x00020d01" />
        <chicken value = "0x10" />
      </chicken_bits>
      
      <cache>
        <l1_iprefetch     enabled="true" lines="1"/>
        <l2_iprefetch     enabled="true"/>

        <l1_ipartition    main="full"/>
        <l1_dpartition    main="full"/>
        <l2_partition     main="full"/>
        <l2_writeback     enabled="true"/>
        <l2_size          value="512"/>
      </cache>
        

      <cache_policy name="writeback" value="0x0"/>
      <cache_policy name="writethrough" value="0x1"/>
      <cache_policy name="l1_wt_l2_cacheable" value="0x5"/>
      <cache_policy name="l1_wb_l2_cacheable" value="0x7"/> 
      <cache_policy name="l1_wb_l2_uncacheable" value="0x0"/>
      <cache_policy name="uncached" value="0x4"/>
      
    </machine>

    <kernel>
      <hthread_mask value = "0x3f" />
      <heap_size value = "0X80000"/>
      <max_threads value = "80"/>
      <max_threads_in_tcm value = "10"/>
      <max_futexes value = "1024"/>      
      <trace_mask value = "0X200FFFF"/>  
      <trace_size value = "4096" />
    </kernel>

    <physical_pool name="DEFAULT_PHYSPOOL">
        <region base="0x00100000" size="0x20000000" />
    </physical_pool>

    <physical_pool name="DRIVER_POOL">
        <region base="0x90000000" size="0x40000000" />
    </physical_pool>

    <physical_pool name="TCM_PHYSPOOL">
        <region base="0xd8020000" size="0x20000" />
    </physical_pool>
	
    <physical_pool name="ANGEL_POOL">
        <region base="0x0" size="0x1000" />
    </physical_pool>	

    <physical_pool name="64BITS_PHYSPOOL">
        <region base="0x1A8020000" size="0x10000000" />
    </physical_pool>
    	
	<physical_pool name="64BITS_PHYSPOOL_36BITS">
        <region base="0xAA8020000" size="0x10000000" />
    </physical_pool>
    
    <program name="AMSS">

      <stack_size value = "0x1000" />
      <heap_size name="heap_size" type="appregion" value = "0x10000000" />
      <main_priority value = "1" />
      <main_bitmask value = "0xfF" />
      <tlb_first_replaceable value = "20" />
	  
      <memsection   tlb_lock = "1"
                    glob = "1"
                    direct="true" 
                    attach="RWX" 
    	            physpool="ANGEL_POOL"
                    virt_addr="0x0"
    	            size="0x00001000"
                    cache_policy="uncached" />    
      <memsection   tlb_lock = "1"
                    glob = "1"
                    direct="true" 
                    attach="RWX" 
    	            physpool="DRIVER_POOL"
                    virt_addr="0x90000000"
    	            size="0x00001000"
                    cache_policy="uncached" />
      <memsection   tlb_lock = "1"
                    direct="true" 
                    attach="RWX" 
                    virt_addr="0xFC000000"
    	            size="0x01000000"
                    cache_policy="uncached" />
      <memsection   direct="true" 
                    attach="RWX" 
    	            physpool="TCM_PHYSPOOL"
                    virt_addr="0xd8020000"
                    size="0x00010000"
    	            cache_policy="l1_wb_l2_uncacheable" />    
      <memsection   direct="true" 
                    attach="RWX" 
    	            physpool="TCM_PHYSPOOL"
                    virt_addr="0xd8030000"
                    size="0x00010000"
    	            cache_policy="l1_wb_l2_uncacheable" />
      <memsection   direct="false" 
                    attach="RWX" 
                    physpool="64BITS_PHYSPOOL"
                    phys_addr="0x1A8180000"
                    virt_addr= "0xA8180000"
                    size="0x00040000"
                    cache_policy="l1_wb_l2_uncacheable" /> 
      <memsection   direct="false" 
                    attach="RWX" 
                    physpool="64BITS_PHYSPOOL_36BITS"
                    phys_addr="0xAA8180000"
                    virt_addr= "0xB8180000"
                    size="0x00040000"
                    cache_policy="l1_wb_l2_uncacheable" />  
    </program>

</image>
