g:\github\TisuOS\os\target\riscv64gc-unknown-none-elf\debug\deps\TisuOS-b2a7dd2d5eac28fc.rmeta: src\main.rs src\uart.rs src\cpu.rs src\trap.rs

g:\github\TisuOS\os\target\riscv64gc-unknown-none-elf\debug\deps\TisuOS-b2a7dd2d5eac28fc.d: src\main.rs src\uart.rs src\cpu.rs src\trap.rs

src\main.rs:
src\uart.rs:
src\cpu.rs:
src\trap.rs:
