$date
	Mon Sep 19 10:04:07 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module comp5_tb $end
$var wire 1 ! l $end
$var wire 1 " g $end
$var wire 1 # e $end
$var reg 5 $ a [4:0] $end
$var reg 5 % b [4:0] $end
$scope module uut $end
$var wire 5 & a [4:0] $end
$var wire 5 ' b [4:0] $end
$var wire 1 # e $end
$var wire 1 " g $end
$var wire 5 ( i [4:0] $end
$var wire 1 ! l $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11110 (
b101 '
b100 &
b101 %
b100 $
0#
0"
1!
$end
#10
0!
1"
b10110 (
b11 %
b11 '
b1010 $
b1010 &
#20
1!
0"
b11110 (
b111 %
b111 '
b110 $
b110 &
#30
1!
0"
b10000 (
b1000 %
b1000 '
b111 $
b111 &
#40
