# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do VGA_86_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Copying c:/intelfpga_lite/22.1/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/db {C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/db/clock_40_altpll.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:04:29 on Nov 12,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/db" C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/db/clock_40_altpll.v 
# -- Compiling module clock_40_altpll
# 
# Top level modules:
# 	clock_40_altpll
# End time: 17:04:29 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_image.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:04:29 on Nov 12,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_image.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity VGA_86_image
# -- Compiling architecture behave of VGA_86_image
# End time: 17:04:29 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/clock_40.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:04:29 on Nov 12,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/clock_40.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock_40
# -- Compiling architecture SYN of clock_40
# End time: 17:04:29 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:04:29 on Nov 12,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity VGA_86
# -- Compiling architecture shell of VGA_86
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity VGA_86_image
# -- Loading entity clock_40
# End time: 17:04:29 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:04:29 on Nov 12,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity VGA_86_TB
# -- Compiling architecture sim of VGA_86_TB
# ** Warning: C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_tb.vhd(15): (vcom-1246) Range 0 downto 3 is null.
# ** Warning: C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_tb.vhd(16): (vcom-1246) Range 0 downto 3 is null.
# ** Warning: C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_tb.vhd(17): (vcom-1246) Range 0 downto 3 is null.
# -- Loading package NUMERIC_STD
# -- Loading entity VGA_86
# ** Error (suppressible): C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_tb.vhd(31): (vcom-1272) Length of formal "vga_r" is 4; length of actual is 0.
# ** Error (suppressible): C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_tb.vhd(32): (vcom-1272) Length of formal "vga_g" is 4; length of actual is 0.
# ** Error (suppressible): C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_tb.vhd(33): (vcom-1272) Length of formal "vga_b" is 4; length of actual is 0.
# ** Note: C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_tb.vhd(37): VHDL Compiler exiting
# End time: 17:04:29 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 3, Warnings: 3
# ** Error: c:/intelfpga_lite/22.1/questa_fse/win64/vcom failed.
# Error in macro ./VGA_86_run_msim_rtl_vhdl.do line 13
# c:/intelfpga_lite/22.1/questa_fse/win64/vcom failed.
#     while executing
# "vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_tb.vhd}"
do VGA_86_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/db {C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/db/clock_40_altpll.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:08:03 on Nov 12,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/db" C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/db/clock_40_altpll.v 
# -- Compiling module clock_40_altpll
# 
# Top level modules:
# 	clock_40_altpll
# End time: 17:08:03 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_image.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:08:03 on Nov 12,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_image.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity VGA_86_image
# -- Compiling architecture behave of VGA_86_image
# End time: 17:08:04 on Nov 12,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/clock_40.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:08:04 on Nov 12,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/clock_40.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock_40
# -- Compiling architecture SYN of clock_40
# End time: 17:08:04 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:08:04 on Nov 12,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity VGA_86
# -- Compiling architecture shell of VGA_86
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity VGA_86_image
# -- Loading entity clock_40
# End time: 17:08:04 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:08:04 on Nov 12,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity VGA_86_TB
# -- Compiling architecture sim of VGA_86_TB
# -- Loading package NUMERIC_STD
# -- Loading entity VGA_86
# End time: 17:08:04 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  VGA_86_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" VGA_86_tb 
# Start time: 17:08:04 on Nov 12,2023
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.vga_86_tb(sim)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vga_86(shell)#1
# Loading work.vga_86_image(behave)#1
# Loading work.clock_40(syn)#1
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.mf_pllpack(body)
# Loading altera_mf.altpll(behavior)#1
# Loading altera_mf.mf_cycloneiii_pll(vital_pll)#1
# Loading altera_mf.mf_cda_mn_cntr(behave)#1
# Loading altera_mf.mf_cda_mn_cntr(behave)#2
# Loading altera_mf.mf_cda_scale_cntr(behave)#1
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 400 ns
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 90 ns  Iteration: 3  Instance: /vga_86_tb/UUT/clock_40_inst/altpll_component/CYCLONEIII_ALTPLL/M5
run
# ** Note: MAX 10 PLL was reset
#    Time: 5 us  Iteration: 3  Instance: /vga_86_tb/UUT/clock_40_inst/altpll_component/CYCLONEIII_ALTPLL/M5
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 10090 ns  Iteration: 3  Instance: /vga_86_tb/UUT/clock_40_inst/altpll_component/CYCLONEIII_ALTPLL/M5
run
add wave -position end  sim:/vga_86_tb/UUT/VGA_86_image/color_shift_count
do VGA_86_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is D00D@GAMEON.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/db {C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/db/clock_40_altpll.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:22:55 on Nov 12,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/db" C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/db/clock_40_altpll.v 
# -- Compiling module clock_40_altpll
# 
# Top level modules:
# 	clock_40_altpll
# End time: 17:22:55 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_image.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:22:55 on Nov 12,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_image.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity VGA_86_image
# -- Compiling architecture behave of VGA_86_image
# End time: 17:22:55 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/clock_40.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:22:55 on Nov 12,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/clock_40.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock_40
# -- Compiling architecture SYN of clock_40
# End time: 17:22:55 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:22:55 on Nov 12,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity VGA_86
# -- Compiling architecture shell of VGA_86
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity VGA_86_image
# -- Loading entity clock_40
# End time: 17:22:56 on Nov 12,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:22:56 on Nov 12,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity VGA_86_TB
# -- Compiling architecture sim of VGA_86_TB
# -- Loading package NUMERIC_STD
# -- Loading entity VGA_86
# End time: 17:22:56 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  VGA_86_tb
# End time: 17:22:57 on Nov 12,2023, Elapsed time: 0:14:53
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" VGA_86_tb 
# Start time: 17:22:57 on Nov 12,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.vga_86_tb(sim)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vga_86(shell)#1
# Loading work.vga_86_image(behave)#1
# Loading work.clock_40(syn)#1
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.mf_pllpack(body)
# Loading altera_mf.altpll(behavior)#1
# Loading altera_mf.mf_cycloneiii_pll(vital_pll)#1
# Loading altera_mf.mf_cda_mn_cntr(behave)#1
# Loading altera_mf.mf_cda_mn_cntr(behave)#2
# Loading altera_mf.mf_cda_scale_cntr(behave)#1
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 400 ns
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 90 ns  Iteration: 3  Instance: /vga_86_tb/UUT/clock_40_inst/altpll_component/CYCLONEIII_ALTPLL/M5
add wave -position end  sim:/vga_86_tb/UUT/VGA_86_image/rgb_count
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
run
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 90 ns  Iteration: 3  Instance: /vga_86_tb/UUT/clock_40_inst/altpll_component/CYCLONEIII_ALTPLL/M5
run
# ** Note: MAX 10 PLL was reset
#    Time: 5 us  Iteration: 3  Instance: /vga_86_tb/UUT/clock_40_inst/altpll_component/CYCLONEIII_ALTPLL/M5
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 10090 ns  Iteration: 3  Instance: /vga_86_tb/UUT/clock_40_inst/altpll_component/CYCLONEIII_ALTPLL/M5
run
do VGA_86_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is D00D@GAMEON.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/db {C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/db/clock_40_altpll.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:27:11 on Nov 12,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/db" C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/db/clock_40_altpll.v 
# -- Compiling module clock_40_altpll
# 
# Top level modules:
# 	clock_40_altpll
# End time: 17:27:11 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_image.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:27:11 on Nov 12,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_image.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity VGA_86_image
# -- Compiling architecture behave of VGA_86_image
# End time: 17:27:11 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/clock_40.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:27:11 on Nov 12,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/clock_40.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock_40
# -- Compiling architecture SYN of clock_40
# End time: 17:27:11 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:27:11 on Nov 12,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity VGA_86
# -- Compiling architecture shell of VGA_86
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity VGA_86_image
# -- Loading entity clock_40
# End time: 17:27:12 on Nov 12,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:27:12 on Nov 12,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity VGA_86_TB
# -- Compiling architecture sim of VGA_86_TB
# -- Loading package NUMERIC_STD
# -- Loading entity VGA_86
# End time: 17:27:12 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  VGA_86_tb
# End time: 17:27:13 on Nov 12,2023, Elapsed time: 0:04:16
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" VGA_86_tb 
# Start time: 17:27:13 on Nov 12,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.vga_86_tb(sim)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vga_86(shell)#1
# Loading work.vga_86_image(behave)#1
# Loading work.clock_40(syn)#1
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.mf_pllpack(body)
# Loading altera_mf.altpll(behavior)#1
# Loading altera_mf.mf_cycloneiii_pll(vital_pll)#1
# Loading altera_mf.mf_cda_mn_cntr(behave)#1
# Loading altera_mf.mf_cda_mn_cntr(behave)#2
# Loading altera_mf.mf_cda_scale_cntr(behave)#1
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 400 ns
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 90 ns  Iteration: 3  Instance: /vga_86_tb/UUT/clock_40_inst/altpll_component/CYCLONEIII_ALTPLL/M5
add wave -position end  sim:/vga_86_tb/UUT/VGA_86_image/rgb_count
run
add wave -position end  sim:/vga_86_tb/UUT/VGA_86_image/color_shift_count
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
run
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 90 ns  Iteration: 3  Instance: /vga_86_tb/UUT/clock_40_inst/altpll_component/CYCLONEIII_ALTPLL/M5
do VGA_86_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is D00D@GAMEON.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/db {C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/db/clock_40_altpll.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:31:05 on Nov 12,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/db" C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/db/clock_40_altpll.v 
# -- Compiling module clock_40_altpll
# 
# Top level modules:
# 	clock_40_altpll
# End time: 17:31:05 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_image.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:31:05 on Nov 12,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_image.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity VGA_86_image
# -- Compiling architecture behave of VGA_86_image
# End time: 17:31:05 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/clock_40.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:31:05 on Nov 12,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/clock_40.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock_40
# -- Compiling architecture SYN of clock_40
# End time: 17:31:05 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:31:05 on Nov 12,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity VGA_86
# -- Compiling architecture shell of VGA_86
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity VGA_86_image
# -- Loading entity clock_40
# End time: 17:31:05 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:31:05 on Nov 12,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity VGA_86_TB
# -- Compiling architecture sim of VGA_86_TB
# -- Loading package NUMERIC_STD
# -- Loading entity VGA_86
# End time: 17:31:05 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  VGA_86_tb
# End time: 17:31:06 on Nov 12,2023, Elapsed time: 0:03:53
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" VGA_86_tb 
# Start time: 17:31:06 on Nov 12,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.vga_86_tb(sim)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vga_86(shell)#1
# Loading work.vga_86_image(behave)#1
# Loading work.clock_40(syn)#1
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.mf_pllpack(body)
# Loading altera_mf.altpll(behavior)#1
# Loading altera_mf.mf_cycloneiii_pll(vital_pll)#1
# Loading altera_mf.mf_cda_mn_cntr(behave)#1
# Loading altera_mf.mf_cda_mn_cntr(behave)#2
# Loading altera_mf.mf_cda_scale_cntr(behave)#1
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 400 ns
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 90 ns  Iteration: 3  Instance: /vga_86_tb/UUT/clock_40_inst/altpll_component/CYCLONEIII_ALTPLL/M5
add wave -position end  sim:/vga_86_tb/UUT/VGA_86_image/color_shift_count
add wave -position end  sim:/vga_86_tb/UUT/VGA_86_image/rgb_count
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
run
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 90 ns  Iteration: 3  Instance: /vga_86_tb/UUT/clock_40_inst/altpll_component/CYCLONEIII_ALTPLL/M5
# ** Note: MAX 10 PLL was reset
#    Time: 5 us  Iteration: 3  Instance: /vga_86_tb/UUT/clock_40_inst/altpll_component/CYCLONEIII_ALTPLL/M5
run
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 10090 ns  Iteration: 3  Instance: /vga_86_tb/UUT/clock_40_inst/altpll_component/CYCLONEIII_ALTPLL/M5
add wave -position 8  sim:/vga_86_tb/UUT/VGA_86_image/blank_2
add wave -position 9  sim:/vga_86_tb/UUT/VGA_86_image/rgb_2
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
run
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 90 ns  Iteration: 3  Instance: /vga_86_tb/UUT/clock_40_inst/altpll_component/CYCLONEIII_ALTPLL/M5
# ** Note: MAX 10 PLL was reset
#    Time: 5 us  Iteration: 3  Instance: /vga_86_tb/UUT/clock_40_inst/altpll_component/CYCLONEIII_ALTPLL/M5
run
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 10090 ns  Iteration: 3  Instance: /vga_86_tb/UUT/clock_40_inst/altpll_component/CYCLONEIII_ALTPLL/M5
run
run
run
restart
run
run
run
run
do VGA_86_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is D00D@GAMEON.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/db {C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/db/clock_40_altpll.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:21:56 on Nov 12,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/db" C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/db/clock_40_altpll.v 
# -- Compiling module clock_40_altpll
# 
# Top level modules:
# 	clock_40_altpll
# End time: 18:21:56 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_image.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:21:56 on Nov 12,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_image.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity VGA_86_image
# -- Compiling architecture behave of VGA_86_image
# End time: 18:21:56 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/clock_40.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:21:56 on Nov 12,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/clock_40.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock_40
# -- Compiling architecture SYN of clock_40
# End time: 18:21:56 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:21:57 on Nov 12,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity VGA_86
# -- Compiling architecture shell of VGA_86
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity VGA_86_image
# -- Loading entity clock_40
# End time: 18:21:57 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:21:57 on Nov 12,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity VGA_86_TB
# -- Compiling architecture sim of VGA_86_TB
# -- Loading package NUMERIC_STD
# -- Loading entity VGA_86
# End time: 18:21:57 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  VGA_86_tb
# End time: 18:21:58 on Nov 12,2023, Elapsed time: 0:50:52
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" VGA_86_tb 
# Start time: 18:21:58 on Nov 12,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.vga_86_tb(sim)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vga_86(shell)#1
# Loading work.vga_86_image(behave)#1
# Loading work.clock_40(syn)#1
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.mf_pllpack(body)
# Loading altera_mf.altpll(behavior)#1
# Loading altera_mf.mf_cycloneiii_pll(vital_pll)#1
# Loading altera_mf.mf_cda_mn_cntr(behave)#1
# Loading altera_mf.mf_cda_mn_cntr(behave)#2
# Loading altera_mf.mf_cda_scale_cntr(behave)#1
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 400 ns
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 90 ns  Iteration: 3  Instance: /vga_86_tb/UUT/clock_40_inst/altpll_component/CYCLONEIII_ALTPLL/M5
add wave -position end  sim:/vga_86_tb/UUT/VGA_86_image/which_color_count
add wave -position end  sim:/vga_86_tb/UUT/VGA_86_image/g_count
add wave -position 8  sim:/vga_86_tb/UUT/VGA_86_image/r_count
add wave -position end  sim:/vga_86_tb/UUT/VGA_86_image/b_count
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
run
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 90 ns  Iteration: 3  Instance: /vga_86_tb/UUT/clock_40_inst/altpll_component/CYCLONEIII_ALTPLL/M5
run
# ** Note: MAX 10 PLL was reset
#    Time: 5 us  Iteration: 3  Instance: /vga_86_tb/UUT/clock_40_inst/altpll_component/CYCLONEIII_ALTPLL/M5
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 10090 ns  Iteration: 3  Instance: /vga_86_tb/UUT/clock_40_inst/altpll_component/CYCLONEIII_ALTPLL/M5
do VGA_86_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is D00D@GAMEON.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/db {C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/db/clock_40_altpll.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:24:56 on Nov 12,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/db" C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/db/clock_40_altpll.v 
# -- Compiling module clock_40_altpll
# 
# Top level modules:
# 	clock_40_altpll
# End time: 18:24:56 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_image.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:24:56 on Nov 12,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_image.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity VGA_86_image
# -- Compiling architecture behave of VGA_86_image
# End time: 18:24:56 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/clock_40.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:24:56 on Nov 12,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/clock_40.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock_40
# -- Compiling architecture SYN of clock_40
# End time: 18:24:56 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:24:56 on Nov 12,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity VGA_86
# -- Compiling architecture shell of VGA_86
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity VGA_86_image
# -- Loading entity clock_40
# End time: 18:24:57 on Nov 12,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:24:57 on Nov 12,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity VGA_86_TB
# -- Compiling architecture sim of VGA_86_TB
# -- Loading package NUMERIC_STD
# -- Loading entity VGA_86
# End time: 18:24:57 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  VGA_86_tb
# End time: 18:24:58 on Nov 12,2023, Elapsed time: 0:03:00
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" VGA_86_tb 
# Start time: 18:24:58 on Nov 12,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.vga_86_tb(sim)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vga_86(shell)#1
# Loading work.vga_86_image(behave)#1
# Loading work.clock_40(syn)#1
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.mf_pllpack(body)
# Loading altera_mf.altpll(behavior)#1
# Loading altera_mf.mf_cycloneiii_pll(vital_pll)#1
# Loading altera_mf.mf_cda_mn_cntr(behave)#1
# Loading altera_mf.mf_cda_mn_cntr(behave)#2
# Loading altera_mf.mf_cda_scale_cntr(behave)#1
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 400 ns
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 90 ns  Iteration: 3  Instance: /vga_86_tb/UUT/clock_40_inst/altpll_component/CYCLONEIII_ALTPLL/M5
add wave -position end  sim:/vga_86_tb/UUT/VGA_86_image/which_color_count
run
# ** Note: MAX 10 PLL was reset
#    Time: 5 us  Iteration: 3  Instance: /vga_86_tb/UUT/clock_40_inst/altpll_component/CYCLONEIII_ALTPLL/M5
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 10090 ns  Iteration: 3  Instance: /vga_86_tb/UUT/clock_40_inst/altpll_component/CYCLONEIII_ALTPLL/M5
do VGA_86_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is D00D@GAMEON.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/db {C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/db/clock_40_altpll.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:38:05 on Nov 12,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/db" C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/db/clock_40_altpll.v 
# -- Compiling module clock_40_altpll
# 
# Top level modules:
# 	clock_40_altpll
# End time: 18:38:05 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_image.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:38:05 on Nov 12,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_image.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity VGA_86_image
# -- Compiling architecture behave of VGA_86_image
# End time: 18:38:05 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/clock_40.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:38:05 on Nov 12,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/clock_40.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock_40
# -- Compiling architecture SYN of clock_40
# End time: 18:38:06 on Nov 12,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:38:06 on Nov 12,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity VGA_86
# -- Compiling architecture shell of VGA_86
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity VGA_86_image
# -- Loading entity clock_40
# End time: 18:38:06 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:38:06 on Nov 12,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity VGA_86_TB
# -- Compiling architecture sim of VGA_86_TB
# -- Loading package NUMERIC_STD
# -- Loading entity VGA_86
# End time: 18:38:06 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  VGA_86_tb
# End time: 18:38:07 on Nov 12,2023, Elapsed time: 0:13:09
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" VGA_86_tb 
# Start time: 18:38:07 on Nov 12,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.vga_86_tb(sim)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vga_86(shell)#1
# Loading work.vga_86_image(behave)#1
# Loading work.clock_40(syn)#1
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.mf_pllpack(body)
# Loading altera_mf.altpll(behavior)#1
# Loading altera_mf.mf_cycloneiii_pll(vital_pll)#1
# Loading altera_mf.mf_cda_mn_cntr(behave)#1
# Loading altera_mf.mf_cda_mn_cntr(behave)#2
# Loading altera_mf.mf_cda_scale_cntr(behave)#1
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 400 ns
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 90 ns  Iteration: 3  Instance: /vga_86_tb/UUT/clock_40_inst/altpll_component/CYCLONEIII_ALTPLL/M5
run
# ** Note: MAX 10 PLL was reset
#    Time: 5 us  Iteration: 3  Instance: /vga_86_tb/UUT/clock_40_inst/altpll_component/CYCLONEIII_ALTPLL/M5
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 10090 ns  Iteration: 3  Instance: /vga_86_tb/UUT/clock_40_inst/altpll_component/CYCLONEIII_ALTPLL/M5
add wave -position end  sim:/vga_86_tb/UUT/VGA_86_image/b_count
add wave -position 7  sim:/vga_86_tb/UUT/VGA_86_image/g_count
add wave -position 7  sim:/vga_86_tb/UUT/VGA_86_image/r_count
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
run
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 90 ns  Iteration: 3  Instance: /vga_86_tb/UUT/clock_40_inst/altpll_component/CYCLONEIII_ALTPLL/M5
# ** Note: MAX 10 PLL was reset
#    Time: 5 us  Iteration: 3  Instance: /vga_86_tb/UUT/clock_40_inst/altpll_component/CYCLONEIII_ALTPLL/M5
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 10090 ns  Iteration: 3  Instance: /vga_86_tb/UUT/clock_40_inst/altpll_component/CYCLONEIII_ALTPLL/M5
do VGA_86_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is D00D@GAMEON.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/db {C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/db/clock_40_altpll.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:42:49 on Nov 12,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/db" C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/db/clock_40_altpll.v 
# -- Compiling module clock_40_altpll
# 
# Top level modules:
# 	clock_40_altpll
# End time: 18:42:49 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_image.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:42:49 on Nov 12,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_image.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity VGA_86_image
# -- Compiling architecture behave of VGA_86_image
# End time: 18:42:49 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/clock_40.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:42:49 on Nov 12,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/clock_40.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock_40
# -- Compiling architecture SYN of clock_40
# End time: 18:42:49 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:42:49 on Nov 12,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity VGA_86
# -- Compiling architecture shell of VGA_86
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity VGA_86_image
# -- Loading entity clock_40
# End time: 18:42:49 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:42:49 on Nov 12,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity VGA_86_TB
# -- Compiling architecture sim of VGA_86_TB
# -- Loading package NUMERIC_STD
# -- Loading entity VGA_86
# End time: 18:42:49 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  VGA_86_tb
# End time: 18:42:50 on Nov 12,2023, Elapsed time: 0:04:43
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" VGA_86_tb 
# Start time: 18:42:50 on Nov 12,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.vga_86_tb(sim)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vga_86(shell)#1
# Loading work.vga_86_image(behave)#1
# Loading work.clock_40(syn)#1
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.mf_pllpack(body)
# Loading altera_mf.altpll(behavior)#1
# Loading altera_mf.mf_cycloneiii_pll(vital_pll)#1
# Loading altera_mf.mf_cda_mn_cntr(behave)#1
# Loading altera_mf.mf_cda_mn_cntr(behave)#2
# Loading altera_mf.mf_cda_scale_cntr(behave)#1
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 400 ns
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 90 ns  Iteration: 3  Instance: /vga_86_tb/UUT/clock_40_inst/altpll_component/CYCLONEIII_ALTPLL/M5
add wave -position 7  sim:/vga_86_tb/UUT/VGA_86_image/r_count
add wave -position 7  sim:/vga_86_tb/UUT/VGA_86_image/g_count
add wave -position end  sim:/vga_86_tb/UUT/VGA_86_image/b_count
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
run
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 90 ns  Iteration: 3  Instance: /vga_86_tb/UUT/clock_40_inst/altpll_component/CYCLONEIII_ALTPLL/M5
# ** Note: MAX 10 PLL was reset
#    Time: 5 us  Iteration: 3  Instance: /vga_86_tb/UUT/clock_40_inst/altpll_component/CYCLONEIII_ALTPLL/M5
run
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 10090 ns  Iteration: 3  Instance: /vga_86_tb/UUT/clock_40_inst/altpll_component/CYCLONEIII_ALTPLL/M5
do VGA_86_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is D00D@GAMEON.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/db {C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/db/clock_40_altpll.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:46:08 on Nov 12,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/db" C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/db/clock_40_altpll.v 
# -- Compiling module clock_40_altpll
# 
# Top level modules:
# 	clock_40_altpll
# End time: 18:46:08 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_image.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:46:08 on Nov 12,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_image.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity VGA_86_image
# -- Compiling architecture behave of VGA_86_image
# End time: 18:46:09 on Nov 12,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/clock_40.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:46:09 on Nov 12,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/clock_40.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock_40
# -- Compiling architecture SYN of clock_40
# End time: 18:46:09 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:46:09 on Nov 12,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity VGA_86
# -- Compiling architecture shell of VGA_86
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity VGA_86_image
# -- Loading entity clock_40
# End time: 18:46:09 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:46:09 on Nov 12,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity VGA_86_TB
# -- Compiling architecture sim of VGA_86_TB
# -- Loading package NUMERIC_STD
# -- Loading entity VGA_86
# End time: 18:46:09 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  VGA_86_tb
# End time: 18:46:10 on Nov 12,2023, Elapsed time: 0:03:20
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" VGA_86_tb 
# Start time: 18:46:10 on Nov 12,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.vga_86_tb(sim)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vga_86(shell)#1
# Loading work.vga_86_image(behave)#1
# Loading work.clock_40(syn)#1
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.mf_pllpack(body)
# Loading altera_mf.altpll(behavior)#1
# Loading altera_mf.mf_cycloneiii_pll(vital_pll)#1
# Loading altera_mf.mf_cda_mn_cntr(behave)#1
# Loading altera_mf.mf_cda_mn_cntr(behave)#2
# Loading altera_mf.mf_cda_scale_cntr(behave)#1
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 400 ns
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 90 ns  Iteration: 3  Instance: /vga_86_tb/UUT/clock_40_inst/altpll_component/CYCLONEIII_ALTPLL/M5
add wave -position 7  sim:/vga_86_tb/UUT/VGA_86_image/r_count
add wave -position 7  sim:/vga_86_tb/UUT/VGA_86_image/g_count
add wave -position end  sim:/vga_86_tb/UUT/VGA_86_image/b_count
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
run
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 90 ns  Iteration: 3  Instance: /vga_86_tb/UUT/clock_40_inst/altpll_component/CYCLONEIII_ALTPLL/M5
# ** Note: MAX 10 PLL was reset
#    Time: 5 us  Iteration: 3  Instance: /vga_86_tb/UUT/clock_40_inst/altpll_component/CYCLONEIII_ALTPLL/M5
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 10090 ns  Iteration: 3  Instance: /vga_86_tb/UUT/clock_40_inst/altpll_component/CYCLONEIII_ALTPLL/M5
run
run
run
run
run
do VGA_86_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is D00D@GAMEON.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/db {C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/db/clock_40_altpll.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 19:27:22 on Nov 12,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/db" C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/db/clock_40_altpll.v 
# -- Compiling module clock_40_altpll
# 
# Top level modules:
# 	clock_40_altpll
# End time: 19:27:22 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_image.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 19:27:22 on Nov 12,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_image.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity VGA_86_image
# -- Compiling architecture behave of VGA_86_image
# End time: 19:27:22 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/clock_40.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 19:27:22 on Nov 12,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/clock_40.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock_40
# -- Compiling architecture SYN of clock_40
# End time: 19:27:22 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 19:27:22 on Nov 12,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity VGA_86
# -- Compiling architecture shell of VGA_86
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity VGA_86_image
# -- Loading entity clock_40
# End time: 19:27:22 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 19:27:22 on Nov 12,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity VGA_86_TB
# -- Compiling architecture sim of VGA_86_TB
# -- Loading package NUMERIC_STD
# -- Loading entity VGA_86
# End time: 19:27:22 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  VGA_86_tb
# End time: 19:27:23 on Nov 12,2023, Elapsed time: 0:41:13
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" VGA_86_tb 
# Start time: 19:27:23 on Nov 12,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.vga_86_tb(sim)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vga_86(shell)#1
# Loading work.vga_86_image(behave)#1
# Loading work.clock_40(syn)#1
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.mf_pllpack(body)
# Loading altera_mf.altpll(behavior)#1
# Loading altera_mf.mf_cycloneiii_pll(vital_pll)#1
# Loading altera_mf.mf_cda_mn_cntr(behave)#1
# Loading altera_mf.mf_cda_mn_cntr(behave)#2
# Loading altera_mf.mf_cda_scale_cntr(behave)#1
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 400 ns
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 90 ns  Iteration: 3  Instance: /vga_86_tb/UUT/clock_40_inst/altpll_component/CYCLONEIII_ALTPLL/M5
run
# ** Note: MAX 10 PLL was reset
#    Time: 5 us  Iteration: 3  Instance: /vga_86_tb/UUT/clock_40_inst/altpll_component/CYCLONEIII_ALTPLL/M5
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 10090 ns  Iteration: 3  Instance: /vga_86_tb/UUT/clock_40_inst/altpll_component/CYCLONEIII_ALTPLL/M5
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
run
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 90 ns  Iteration: 3  Instance: /vga_86_tb/UUT/clock_40_inst/altpll_component/CYCLONEIII_ALTPLL/M5
# ** Note: MAX 10 PLL was reset
#    Time: 5 us  Iteration: 3  Instance: /vga_86_tb/UUT/clock_40_inst/altpll_component/CYCLONEIII_ALTPLL/M5
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 10090 ns  Iteration: 3  Instance: /vga_86_tb/UUT/clock_40_inst/altpll_component/CYCLONEIII_ALTPLL/M5
do VGA_86_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is D00D@GAMEON.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/db {C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/db/clock_40_altpll.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 19:28:16 on Nov 12,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/db" C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/db/clock_40_altpll.v 
# -- Compiling module clock_40_altpll
# 
# Top level modules:
# 	clock_40_altpll
# End time: 19:28:16 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_image.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 19:28:16 on Nov 12,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_image.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity VGA_86_image
# -- Compiling architecture behave of VGA_86_image
# End time: 19:28:16 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/clock_40.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 19:28:16 on Nov 12,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/clock_40.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock_40
# -- Compiling architecture SYN of clock_40
# End time: 19:28:17 on Nov 12,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 19:28:17 on Nov 12,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity VGA_86
# -- Compiling architecture shell of VGA_86
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity VGA_86_image
# -- Loading entity clock_40
# End time: 19:28:17 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 19:28:17 on Nov 12,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity VGA_86_TB
# -- Compiling architecture sim of VGA_86_TB
# -- Loading package NUMERIC_STD
# -- Loading entity VGA_86
# End time: 19:28:17 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  VGA_86_tb
# End time: 19:28:18 on Nov 12,2023, Elapsed time: 0:00:55
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" VGA_86_tb 
# Start time: 19:28:18 on Nov 12,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.vga_86_tb(sim)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vga_86(shell)#1
# Loading work.vga_86_image(behave)#1
# Loading work.clock_40(syn)#1
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.mf_pllpack(body)
# Loading altera_mf.altpll(behavior)#1
# Loading altera_mf.mf_cycloneiii_pll(vital_pll)#1
# Loading altera_mf.mf_cda_mn_cntr(behave)#1
# Loading altera_mf.mf_cda_mn_cntr(behave)#2
# Loading altera_mf.mf_cda_scale_cntr(behave)#1
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 400 ns
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 90 ns  Iteration: 3  Instance: /vga_86_tb/UUT/clock_40_inst/altpll_component/CYCLONEIII_ALTPLL/M5
run
# ** Note: MAX 10 PLL was reset
#    Time: 5 us  Iteration: 3  Instance: /vga_86_tb/UUT/clock_40_inst/altpll_component/CYCLONEIII_ALTPLL/M5
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 10090 ns  Iteration: 3  Instance: /vga_86_tb/UUT/clock_40_inst/altpll_component/CYCLONEIII_ALTPLL/M5
add wave -position 4  sim:/vga_86_tb/UUT/VGA_86_image/which_color_count
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
run
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 90 ns  Iteration: 3  Instance: /vga_86_tb/UUT/clock_40_inst/altpll_component/CYCLONEIII_ALTPLL/M5
# ** Note: MAX 10 PLL was reset
#    Time: 5 us  Iteration: 3  Instance: /vga_86_tb/UUT/clock_40_inst/altpll_component/CYCLONEIII_ALTPLL/M5
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 10090 ns  Iteration: 3  Instance: /vga_86_tb/UUT/clock_40_inst/altpll_component/CYCLONEIII_ALTPLL/M5
do VGA_86_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is D00D@GAMEON.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/db {C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/db/clock_40_altpll.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 19:42:41 on Nov 12,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/db" C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/db/clock_40_altpll.v 
# -- Compiling module clock_40_altpll
# 
# Top level modules:
# 	clock_40_altpll
# End time: 19:42:41 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_image.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 19:42:41 on Nov 12,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_image.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity VGA_86_image
# -- Compiling architecture behave of VGA_86_image
# End time: 19:42:42 on Nov 12,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/clock_40.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 19:42:42 on Nov 12,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/clock_40.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock_40
# -- Compiling architecture SYN of clock_40
# End time: 19:42:42 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 19:42:42 on Nov 12,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity VGA_86
# -- Compiling architecture shell of VGA_86
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity VGA_86_image
# -- Loading entity clock_40
# End time: 19:42:42 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 19:42:42 on Nov 12,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity VGA_86_TB
# -- Compiling architecture sim of VGA_86_TB
# -- Loading package NUMERIC_STD
# -- Loading entity VGA_86
# End time: 19:42:42 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  VGA_86_tb
# End time: 19:42:43 on Nov 12,2023, Elapsed time: 0:14:25
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" VGA_86_tb 
# Start time: 19:42:43 on Nov 12,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.vga_86_tb(sim)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vga_86(shell)#1
# Loading work.vga_86_image(behave)#1
# Loading work.clock_40(syn)#1
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.mf_pllpack(body)
# Loading altera_mf.altpll(behavior)#1
# Loading altera_mf.mf_cycloneiii_pll(vital_pll)#1
# Loading altera_mf.mf_cda_mn_cntr(behave)#1
# Loading altera_mf.mf_cda_mn_cntr(behave)#2
# Loading altera_mf.mf_cda_scale_cntr(behave)#1
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 400 ns
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 90 ns  Iteration: 3  Instance: /vga_86_tb/UUT/clock_40_inst/altpll_component/CYCLONEIII_ALTPLL/M5
run
# ** Fatal: (vsim-3421) Value 3 is out of range 0 to 2.
#    Time: 910 ns  Iteration: 9  Process: /vga_86_tb/UUT/VGA_86_image/line__117 File: C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_image.vhd Line: 183
# Fatal error in Process line__117 at C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_image.vhd line 183
# 
# HDL call sequence:
# Stopped at C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_image.vhd 183 Process line__117
# 
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
run
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 90 ns  Iteration: 3  Instance: /vga_86_tb/UUT/clock_40_inst/altpll_component/CYCLONEIII_ALTPLL/M5
# ** Fatal: (vsim-3421) Value 3 is out of range 0 to 2.
#    Time: 910 ns  Iteration: 9  Process: /vga_86_tb/UUT/VGA_86_image/line__117 File: C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_image.vhd Line: 183
# Fatal error in Process line__117 at C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_image.vhd line 183
# 
# HDL call sequence:
# Stopped at C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_image.vhd 183 Process line__117
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_image.vhd 183 Process line__117
# 
do VGA_86_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is D00D@GAMEON.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/db {C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/db/clock_40_altpll.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 20:29:29 on Nov 12,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/db" C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/db/clock_40_altpll.v 
# -- Compiling module clock_40_altpll
# 
# Top level modules:
# 	clock_40_altpll
# End time: 20:29:29 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_image.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 20:29:29 on Nov 12,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_image.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity VGA_86_image
# -- Compiling architecture behave of VGA_86_image
# End time: 20:29:30 on Nov 12,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/clock_40.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 20:29:30 on Nov 12,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/clock_40.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock_40
# -- Compiling architecture SYN of clock_40
# End time: 20:29:30 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 20:29:30 on Nov 12,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity VGA_86
# -- Compiling architecture shell of VGA_86
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity VGA_86_image
# -- Loading entity clock_40
# End time: 20:29:30 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 20:29:30 on Nov 12,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity VGA_86_TB
# -- Compiling architecture sim of VGA_86_TB
# -- Loading package NUMERIC_STD
# -- Loading entity VGA_86
# End time: 20:29:30 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  VGA_86_tb
# End time: 20:29:31 on Nov 12,2023, Elapsed time: 0:46:48
# Errors: 1, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" VGA_86_tb 
# Start time: 20:29:31 on Nov 12,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.vga_86_tb(sim)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vga_86(shell)#1
# Loading work.vga_86_image(behave)#1
# Loading work.clock_40(syn)#1
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.mf_pllpack(body)
# Loading altera_mf.altpll(behavior)#1
# Loading altera_mf.mf_cycloneiii_pll(vital_pll)#1
# Loading altera_mf.mf_cda_mn_cntr(behave)#1
# Loading altera_mf.mf_cda_mn_cntr(behave)#2
# Loading altera_mf.mf_cda_scale_cntr(behave)#1
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 400 ns
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 90 ns  Iteration: 3  Instance: /vga_86_tb/UUT/clock_40_inst/altpll_component/CYCLONEIII_ALTPLL/M5
run
# ** Fatal: (vsim-3421) Value 3 is out of range 0 to 2.
#    Time: 960 ns  Iteration: 9  Process: /vga_86_tb/UUT/VGA_86_image/line__117 File: C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_image.vhd Line: 183
# Fatal error in Process line__117 at C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_image.vhd line 183
# 
# HDL call sequence:
# Stopped at C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_image.vhd 183 Process line__117
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_image.vhd 183 Process line__117
# 
add wave -position end  sim:/vga_86_tb/UUT/VGA_86_image/which_color_count
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
run
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 90 ns  Iteration: 3  Instance: /vga_86_tb/UUT/clock_40_inst/altpll_component/CYCLONEIII_ALTPLL/M5
run
run
# ** Fatal: (vsim-3421) Value 3 is out of range 0 to 2.
#    Time: 960 ns  Iteration: 9  Process: /vga_86_tb/UUT/VGA_86_image/line__117 File: C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_image.vhd Line: 183
# Fatal error in Process line__117 at C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_image.vhd line 183
# 
# HDL call sequence:
# Stopped at C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_image.vhd 183 Process line__117
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_image.vhd 183 Process line__117
# 
do VGA_86_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is D00D@GAMEON.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/db {C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/db/clock_40_altpll.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 20:42:59 on Nov 12,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/db" C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/db/clock_40_altpll.v 
# -- Compiling module clock_40_altpll
# 
# Top level modules:
# 	clock_40_altpll
# End time: 20:42:59 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_image.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 20:42:59 on Nov 12,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_image.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity VGA_86_image
# -- Compiling architecture behave of VGA_86_image
# End time: 20:42:59 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/clock_40.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 20:42:59 on Nov 12,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/clock_40.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock_40
# -- Compiling architecture SYN of clock_40
# End time: 20:42:59 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 20:42:59 on Nov 12,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity VGA_86
# -- Compiling architecture shell of VGA_86
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity VGA_86_image
# -- Loading entity clock_40
# End time: 20:42:59 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 20:42:59 on Nov 12,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity VGA_86_TB
# -- Compiling architecture sim of VGA_86_TB
# -- Loading package NUMERIC_STD
# -- Loading entity VGA_86
# End time: 20:43:00 on Nov 12,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  VGA_86_tb
# End time: 20:43:01 on Nov 12,2023, Elapsed time: 0:13:30
# Errors: 1, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" VGA_86_tb 
# Start time: 20:43:01 on Nov 12,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "VGA_86_image(behave)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.vga_86_tb(sim)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vga_86(shell)#1
# Loading work.vga_86_image(behave)#1
# Loading work.clock_40(syn)#1
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.mf_pllpack(body)
# Loading altera_mf.altpll(behavior)#1
# Loading altera_mf.mf_cycloneiii_pll(vital_pll)#1
# Loading altera_mf.mf_cda_mn_cntr(behave)#1
# Loading altera_mf.mf_cda_mn_cntr(behave)#2
# Loading altera_mf.mf_cda_scale_cntr(behave)#1
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 400 ns
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 90 ns  Iteration: 3  Instance: /vga_86_tb/UUT/clock_40_inst/altpll_component/CYCLONEIII_ALTPLL/M5
run
add wave -position end  sim:/vga_86_tb/UUT/VGA_86_image/which_color_count
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
run
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 90 ns  Iteration: 3  Instance: /vga_86_tb/UUT/clock_40_inst/altpll_component/CYCLONEIII_ALTPLL/M5
run
run
run
# ** Note: MAX 10 PLL was reset
#    Time: 5 us  Iteration: 3  Instance: /vga_86_tb/UUT/clock_40_inst/altpll_component/CYCLONEIII_ALTPLL/M5
run
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 10090 ns  Iteration: 3  Instance: /vga_86_tb/UUT/clock_40_inst/altpll_component/CYCLONEIII_ALTPLL/M5
add wave -position 5  sim:/vga_86_tb/UUT/VGA_86_image/blank_2
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
run
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 90 ns  Iteration: 3  Instance: /vga_86_tb/UUT/clock_40_inst/altpll_component/CYCLONEIII_ALTPLL/M5
# ** Note: MAX 10 PLL was reset
#    Time: 5 us  Iteration: 3  Instance: /vga_86_tb/UUT/clock_40_inst/altpll_component/CYCLONEIII_ALTPLL/M5
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 10090 ns  Iteration: 3  Instance: /vga_86_tb/UUT/clock_40_inst/altpll_component/CYCLONEIII_ALTPLL/M5
do VGA_86_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is D00D@GAMEON.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/db {C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/db/clock_40_altpll.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 21:34:02 on Nov 12,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/db" C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/db/clock_40_altpll.v 
# -- Compiling module clock_40_altpll
# 
# Top level modules:
# 	clock_40_altpll
# End time: 21:34:02 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_image.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 21:34:02 on Nov 12,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_image.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity VGA_86_image
# -- Compiling architecture behave of VGA_86_image
# End time: 21:34:03 on Nov 12,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/clock_40.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 21:34:03 on Nov 12,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/clock_40.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock_40
# -- Compiling architecture SYN of clock_40
# End time: 21:34:03 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 21:34:03 on Nov 12,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity VGA_86
# -- Compiling architecture shell of VGA_86
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity VGA_86_image
# -- Loading entity clock_40
# End time: 21:34:03 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 21:34:03 on Nov 12,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity VGA_86_TB
# -- Compiling architecture sim of VGA_86_TB
# -- Loading package NUMERIC_STD
# -- Loading entity VGA_86
# End time: 21:34:03 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  VGA_86_tb
