name: alsaqr_periph_padframe

manifest_version: 2
pad_domains:
  - name: periphs
    pad_types: # behavioural pads as of now
      - name: pad_alsaqr
        description: "behavioural PU_PD pad"
        template: |
          pad_alsaqr ${instance_name} (
            .OEN(${conn["oen"]}),
            .I(${conn["chip2pad"]}),
            .O(${conn["pad2chip"]}),
            .PUEN(${conn["puen"]}),
            .PAD(${conn["pad"]}),
            .DRV(${conn["drv"]}),
            .SLW(${conn["slw"]}),
            .SMT(${conn["smt"]}),
            .PWROK(PWROK_S),
            .IOPWROK(IOPWROK_S),
            .BIAS(BIAS_S),
            .RETC(RETC_S)
          );
        pad_signals: &BEHAV_SIGNALS
          - name: pad
            size: 1
            kind: pad
          - name: chip2pad
            description: "The signal that connects to the pads TX driver"
            size: 1
            kind: input
            conn_type: dynamic
            default_reset_value: 0
            default_static_value: 1'b0
          - name: pad2chip
            description: "The signal that connects to the pads RX buffer"
            size: 1
            kind: output
            conn_type: dynamic
          - name: oen
            size: 1
            kind: input
            description: "Output enable signal, active low"
            conn_type: dynamic
            default_reset_value: 1
            default_static_value: 1'b1
          - name: puen
            size: 1
            kind: input
            description: "Pull-Up enable signal, active low"
            conn_type: dynamic
            default_reset_value: 1
            default_static_value: 1'b1
          - name: drv
            description: "Driving strength"
            size: 2
            kind: input
            conn_type: dynamic
            default_reset_value: 0
            default_static_value: 2'b00
          - name: slw
            size: 1
            kind: input
            conn_type: dynamic
            default_reset_value: 0
            default_static_value: 1'b0
          - name: smt
            description: "Schmit trigger enable"
            size: 1
            kind: input
            conn_type: dynamic
            default_reset_value: 0
            default_static_value: 1'b0
      - name: IN22FDX_GPIO18_10M19S40PI_PWRDET_TIE_H
        description: ""
        template: |
          wire PWROK_S, IOPWROK_S, BIAS_S, RETC_S;

          `ifdef TARGET_ASIC
          IN22FDX_GPIO18_10M19S40PI_PWRDET_TIE_H ${instance_name} (
            .RETCOUT (RETC_S),
            .PWROKOUT (PWROK_S),
            .IOPWROKOUT (IOPWROK_S),
            .RETCIN(1'b0),
            .BIAS(BIAS_S)
          );
          `endif


    pad_list:     # padframe physical pad instances

      - name: pwrdet
        description: "pwrdet pad"
        pad_type: IN22FDX_GPIO18_10M19S40PI_PWRDET_TIE_H
        is_static: true

        ##  __  __                    _
        ## |  \/  |                  | |
        ## | \  / |_   ___  _____  __| |
        ## | |\/| | | | \ \/ / _ \/ _` |
        ## | |  | | |_| |>  <  __/ (_| |
        ## |_|  |_|\__,_/_/\_\___|\__,_|

      - name: a_{i:2d}
        mux_groups: [self]
        description: "pads not including GPIOs"
        multiple: 30
        pad_type: pad_alsaqr
        is_static: false
      - name: b_{i:2d}
        mux_groups: [self]
        description: "pads that include GPIOs"
        multiple: 48
        pad_type: pad_alsaqr
        is_static: false
      - name: ot_spi_{i:2d}
        mux_groups: [self]
        description: "opentitan qspi"
        multiple: 4
        pad_type: pad_alsaqr
        is_static: false
      ##  _____           _
      ## |  __ \         | |
      ## | |__) |__  _ __| |_ ___
      ## |  ___/ _ \| '__| __/ __|
      ## | |  | (_) | |  | |_\__ \
      ## |_|   \___/|_|   \__|___/
    port_groups:

      # Fixed pins, not multiplexed
      #OpenTitan SPI
      - name: spi_ot
        output_defaults: 1'b0
        ports:
          - name: spi_sck
            mux_groups: [ot_spi_00]
            connections:
              chip2pad: clk_i
              oen: 1'b0
              puen: 1'b1
          - name: spi_csn
            mux_groups: [ot_spi_01]
            connections:
              chip2pad: csn0_i
              oen: 1'b0
              puen: 1'b1
          - name: spi_sd{i}
            multiple: 2
            mux_groups: ["ot_spi_{02+i:2d}"]
            connections:
              chip2pad: sd{i}_i
              sd{i}_o: pad2chip
              oen: sd{i}_oen_i
              puen: 1'b1

#####################################
#####################################
######### Peripherals list ##########
#####################################
#####################################

      # CVA6 Uart
      - name: uart_core
        output_defaults: 1'b1
        ports:
          - name: uart_tx
            mux_groups: [a_00]
            connections:
              chip2pad: tx_i
              oen: 1'b0
              puen: 1'b1
          - name: uart_rx
            mux_groups: [a_01]
            connections:
              rx_o: pad2chip
              oen: 1'b1
              puen: 1'b1

      # Linux SDIO
      - name: sdio0
        output_defaults: 1'b1
        ports:
          - name: sdio_data{i}
            multiple: 4
            mux_groups: ["a_{02+i:2d}"]
            connections:
              chip2pad: data{i}_i
              data{i}_o: pad2chip
              oen: data{i}_oen_i
              puen: 1'b0
          - name: sdio_clk
            mux_groups: [a_06]
            connections:
              chip2pad: clk_i
              oen: 1'b0
              puen: 1'b1
          - name: sdio_cmd
            mux_groups: [a_07]
            connections:
              chip2pad: cmd_i
              cmd_o: pad2chip
              oen: cmd_oen_i
              puen: 1'b0

      # Wireless Comm
      - name: sdio1
        output_defaults: 1'b1
        ports:
          - name: sdio_data0
            mux_groups: [b_00, a_09]
            connections:
              chip2pad: data0_i
              data0_o: pad2chip
              oen: data3_oen_i
              puen: 1'b0
          - name: sdio_data1
            mux_groups: [b_01, a_10]
            connections:
              chip2pad: data1_i
              data1_o: pad2chip
              oen: data2_oen_i
              puen: 1'b0
          - name: sdio_data2
            mux_groups: [b_02, a_11]
            connections:
              chip2pad: data2_i
              data2_o: pad2chip
              oen: data1_oen_i
              puen: 1'b0
          - name: sdio_data3
            mux_groups: [b_03, a_12]
            connections:
              chip2pad: data3_i
              data3_o: pad2chip
              oen: data0_oen_i
              puen: 1'b0
          - name: sdio_clk
            mux_groups: [b_04, a_13]
            connections:
              chip2pad: clk_i
              oen: 1'b0
              puen: 1'b1
          - name: sdio_cmd
            mux_groups: [b_05, a_14]
            connections:
              chip2pad: cmd_i
              cmd_o: pad2chip
              oen: cmd_oen_i
              puen: 1'b0

      # QFN PWM
      - name: pwm0
        ports:
          - name: pwm{i}
            multiple: 4
            mux_groups: ["a_{08+i:2d}","a_{10+i:2d}"]
            connections:
              chip2pad: pwm{i}_i
              oen: 1'b0
              puen: 1'b1

      # CPGA PWM
      - name: pwm1
        ports:
          - name: pwm{i}
            multiple: 4
            mux_groups: ["b_{44+i:2d}", "b_{32+i:2d}"]
            connections:
              chip2pad: pwm{i}_i
              oen: 1'b0
              puen: 1'b1

      # BARO 1
      - name: i2c0
        output_defaults: 1'b1
        ports:
          - name: i2c_scl
            mux_groups: [a_12, a_08]
            connections:
              chip2pad: scl_i
              scl_o: pad2chip
              oen: ~scl_oe_i
              puen: 1'b0
          - name: i2c_sda
            mux_groups: [a_13, a_09]
            connections:
              chip2pad: sda_i
              sda_o: pad2chip
              oen: ~sda_oe_i
              puen: 1'b0

      # GPS 2
      - name: i2c1
        output_defaults: 1'b1
        ports:
          - name: i2c_scl
            mux_groups: [a_28, a_16, b_02]
            connections:
              chip2pad: scl_i
              scl_o: pad2chip
              oen: ~scl_oe_i
              puen: 1'b0
          - name: i2c_sda
            mux_groups: [a_29, a_17, b_03]
            connections:
              chip2pad: sda_i
              sda_o: pad2chip
              oen: ~sda_oe_i
              puen: 1'b0

      # PMIC
      - name: i2c2
        output_defaults: 1'b1
        ports:
          - name: i2c_scl
            mux_groups: [b_08]
            connections:
              chip2pad: scl_i
              scl_o: pad2chip
              oen: ~scl_oe_i
              puen: 1'b0
          - name: i2c_sda
            mux_groups: [b_09]
            connections:
              chip2pad: sda_i
              sda_o: pad2chip
              oen: ~sda_oe_i
              puen: 1'b0

      # BARO 2
      - name: i2c3
        output_defaults: 1'b1
        ports:
          - name: i2c_scl
            mux_groups: [b_08]
            connections:
              chip2pad: scl_i
              scl_o: pad2chip
              oen: ~scl_oe_i
              puen: 1'b0
          - name: i2c_sda
            mux_groups: [b_09]
            connections:
              chip2pad: sda_i
              sda_o: pad2chip
              oen: ~sda_oe_i
              puen: 1'b0

      # I2C EXT 2
      - name: i2c4
        output_defaults: 1'b1
        ports:
          - name: i2c_scl
            mux_groups: [b_15]
            connections:
              chip2pad: scl_i
              scl_o: pad2chip
              oen: ~scl_oe_i
              puen: 1'b0
          - name: i2c_sda
            mux_groups: [b_16]
            connections:
              chip2pad: sda_i
              sda_o: pad2chip
              oen: ~sda_oe_i
              puen: 1'b0

      # GPS1
      - name: i2c5
        output_defaults: 1'b1
        ports:
          - name: i2c_scl
            mux_groups: [b_16]
            connections:
              chip2pad: scl_i
              scl_o: pad2chip
              oen: ~scl_oe_i
              puen: 1'b0
          - name: i2c_sda
            mux_groups: [b_17]
            connections:
              chip2pad: sda_i
              sda_o: pad2chip
              oen: ~sda_oe_i
              puen: 1'b0

      # GPS 2
      - name: uart0
        output_defaults: 1'b1
        ports:
          - name: uart_tx
            mux_groups: [a_26, b_00]
            connections:
              chip2pad: tx_i
              oen: 1'b0
              puen: 1'b1
          - name: uart_rx
            mux_groups: [a_27, b_01]
            connections:
              rx_o: pad2chip
              oen: 1'b1
              puen: 1'b1

      # UART EXT 3
      - name: uart1
        output_defaults: 1'b1
        ports:
          - name: uart_tx
            mux_groups: [b_17]
            connections:
              chip2pad: tx_i
              oen: 1'b0
              puen: 1'b1
          - name: uart_rx
            mux_groups: [b_18]
            connections:
              rx_o: pad2chip
              oen: 1'b1
              puen: 1'b1

      # GPS 1
      - name: uart2
        output_defaults: 1'b1
        ports:
          - name: uart_tx
            mux_groups: [a_14]
            connections:
              chip2pad: tx_i
              oen: 1'b0
              puen: 1'b1
          - name: uart_rx
            mux_groups: [b_15]
            connections:
              rx_o: pad2chip
              oen: 1'b1
              puen: 1'b1

      # TLM 1
      - name: usart0
        output_defaults: 1'b1
        ports:
          - name: uart_tx
            mux_groups: [b_00, b_10]
            connections:
              chip2pad: tx_i
              oen: 1'b0
              puen: 1'b1
          - name: uart_rx
            mux_groups: [b_01, b_11]
            connections:
              rx_o: pad2chip
              oen: 1'b1
              puen: 1'b1
          - name: uart_rts
            mux_groups: [b_02, b_12]
            connections:
              chip2pad: rts_i
              oen: 1'b0
              puen: 1'b1
          - name: uart_cts
            mux_groups: [b_03, b_13]
            connections:
              cts_o: pad2chip
              oen: 1'b1
              puen: 1'b1

      # IO MCU
      - name: usart1
        output_defaults: 1'b1
        ports:
          - name: uart_tx
            mux_groups: [b_19, a_05]
            connections:
              chip2pad: tx_i
              oen: 1'b0
              puen: 1'b1
          - name: uart_rx
            mux_groups: [b_20, a_06]
            connections:
              rx_o: pad2chip
              oen: 1'b1
              puen: 1'b1
          - name: uart_rts
            mux_groups: [b_21, a_07]
            connections:
              chip2pad: rts_i
              oen: 1'b0
              puen: 1'b1
          - name: uart_cts
            mux_groups: [b_22, a_08]
            connections:
              cts_o: pad2chip
              oen: 1'b1
              puen: 1'b1

      # TLM 2
      - name: usart2
        output_defaults: 1'b1
        ports:
          - name: uart_tx
            mux_groups: [b_14]
            connections:
              chip2pad: tx_i
              oen: 1'b0
              puen: 1'b1
          - name: uart_rx
            mux_groups: [b_15]
            connections:
              rx_o: pad2chip
              oen: 1'b1
              puen: 1'b1
          - name: uart_rts
            mux_groups: [b_16]
            connections:
              chip2pad: rts_i
              oen: 1'b0
              puen: 1'b1
          - name: uart_cts
            mux_groups: [b_17]
            connections:
              cts_o: pad2chip
              oen: 1'b1
              puen: 1'b1

      # TLM 3
      - name: usart3
        output_defaults: 1'b1
        ports:
          - name: uart_tx
            mux_groups: [b_18]
            connections:
              chip2pad: tx_i
              oen: 1'b0
              puen: 1'b1
          - name: uart_rx
            mux_groups: [b_19]
            connections:
              rx_o: pad2chip
              oen: 1'b1
              puen: 1'b1
          - name: uart_rts
            mux_groups: [b_20]
            connections:
              chip2pad: rts_i
              oen: 1'b0
              puen: 1'b1
          - name: uart_cts
            mux_groups: [b_21]
            connections:
              cts_o: pad2chip
              oen: 1'b1
              puen: 1'b1

      # ETHERNET
      - name: eth
        output_defaults: 1'b0
        ports:
          - name: eth_rst
            mux_groups: [b_23, a_15]
            connections:
              chip2pad: eth_rstn_i
              oen: 1'b0
              puen: 1'b1
          - name: eth_rxck
            mux_groups: [b_24, a_16]
            connections:
              eth_rxck_o: pad2chip
              oen: 1'b1
              puen: 1'b1
          - name: eth_rxctl
            mux_groups: [b_25, a_17]
            connections:
              eth_rxctl_o: pad2chip
              oen: 1'b1
              puen: 1'b1
          - name: eth_rxd{i}
            multiple: 4
            mux_groups: ["b_{26+i:2d}", "a_{18+i:2d}"]
            connections:
              eth_rxd{i}_o: pad2chip
              oen: 1'b1
              puen: 1'b1
          - name: eth_txck
            mux_groups: [b_30, a_22]
            connections:
              chip2pad: eth_txck_i
              oen: 1'b0
              puen: 1'b1
          - name: eth_txctl
            mux_groups: [b_31, a_23]
            connections:
              chip2pad: eth_txctl_i
              oen: 1'b0
              puen: 1'b1
          - name: eth_txd{i}
            multiple: 4
            mux_groups: ["b_{32+i:2d}", "a_{24+i:2d}"]
            connections:
              chip2pad: eth_txd{i}_i
              oen: 1'b0
              puen: 1'b1
          - name: eth_mdio
            mux_groups: [b_36, a_28]
            connections:
              chip2pad: eth_md_i
              eth_md_o: pad2chip
              oen: ~eth_md_oe
              puen: 1'b1
          - name: eth_mdc
            mux_groups: [b_37, a_29]
            connections:
              chip2pad: eth_mdc_i
              oen: 1'b0
              puen: 1'b1

      # CAN 0
      - name: can0
        output_defaults: 1'b1
        ports:
          - name: can_tx
            mux_groups: [b_42, a_00]
            connections:
              chip2pad: tx_i
              oen: 1'b0
              puen: 1'b0
          - name: can_rx
            mux_groups: [b_43, a_01]
            connections:
              rx_o: pad2chip
              oen: 1'b1
              puen: 1'b0

      # CAN 1
      - name: can1
        output_defaults: 1'b1
        ports:
          - name: can_tx
            mux_groups: [b_30, a_02]
            connections:
              chip2pad: tx_i
              oen: 1'b0
              puen: 1'b0
          - name: can_rx
            mux_groups: [b_31, a_03]
            connections:
              rx_o: pad2chip
              oen: 1'b1
              puen: 1'b0

      # CAM 0
      - name: cam0
        output_defaults: 1'b1
        ports:
          - name: cam_pclk
            mux_groups: [a_18]
            connections:
              clk_o: pad2chip
              oen: 1'b1
              puen: 1'b1
          - name: cam_vsync
            mux_groups: [a_19]
            connections:
              vsync_o: pad2chip
              oen: 1'b1
              puen: 1'b1
          - name: cam_hsync
            mux_groups: [a_20]
            connections:
              hsync_o: pad2chip
              oen: 1'b1
              puen: 1'b1
          - name: cam_data0_i
            mux_groups: [a_21]
            connections:
              data0_o: pad2chip
              oen: 1'b1
              puen: 1'b1
          - name: cam_data1_i
            mux_groups: [a_22]
            connections:
              data1_o: pad2chip
              oen: 1'b1
              puen: 1'b1
          - name: cam_data2_i
            mux_groups: [a_23]
            connections:
              data2_o: pad2chip
              oen: 1'b1
              puen: 1'b1
          - name: cam_data3_i
            mux_groups: [a_24]
            connections:
              data3_o: pad2chip
              oen: 1'b1
              puen: 1'b1
          - name: cam_data4_i
            mux_groups: [a_25]
            connections:
              data4_o: pad2chip
              oen: 1'b1
              puen: 1'b1
          - name: cam_data5_i
            mux_groups: [a_26]
            connections:
              data5_o: pad2chip
              oen: 1'b1
              puen: 1'b1
          - name: cam_data6_i
            mux_groups: [a_27]
            connections:
              data6_o: pad2chip
              oen: 1'b1
              puen: 1'b1
          - name: cam_data7_i
            mux_groups: [a_28]
            connections:
              data7_o: pad2chip
              oen: 1'b1
              puen: 1'b1

      # CAM 1
      - name: cam1
        output_defaults: 1'b1
        ports:
          - name: cam_pclk
            mux_groups: [b_36]
            connections:
              clk_o: pad2chip
              oen: 1'b1
              puen: 1'b1
          - name: cam_vsync
            mux_groups: [b_37]
            connections:
              vsync_o: pad2chip
              oen: 1'b1
              puen: 1'b1
          - name: cam_hsync
            mux_groups: [b_38]
            connections:
              hsync_o: pad2chip
              oen: 1'b1
              puen: 1'b1
          - name: cam_data0_i
            mux_groups: [b_39]
            connections:
              data0_o: pad2chip
              oen: 1'b1
              puen: 1'b1
          - name: cam_data1_i
            mux_groups: [b_40]
            connections:
              data1_o: pad2chip
              oen: 1'b1
              puen: 1'b1
          - name: cam_data2_i
            mux_groups: [b_41]
            connections:
              data2_o: pad2chip
              oen: 1'b1
              puen: 1'b1
          - name: cam_data3_i
            mux_groups: [b_42]
            connections:
              data3_o: pad2chip
              oen: 1'b1
              puen: 1'b1
          - name: cam_data4_i
            mux_groups: [b_43]
            connections:
              data4_o: pad2chip
              oen: 1'b1
              puen: 1'b1
          - name: cam_data5_i
            mux_groups: [b_44]
            connections:
              data5_o: pad2chip
              oen: 1'b1
              puen: 1'b1
          - name: cam_data6_i
            mux_groups: [b_45]
            connections:
              data6_o: pad2chip
              oen: 1'b1
              puen: 1'b1
          - name: cam_data7_i
            mux_groups: [b_46]
            connections:
              data7_o: pad2chip
              oen: 1'b1
              puen: 1'b1

      # FLL SOC
      - name: fll_soc
        output_defaults: 1'b1
        ports:
          - name: clk_soc
            mux_groups: [a_29, a_04]
            connections:
              chip2pad: clk_soc_i
              oen: 1'b0
              puen: 1'b1

      # FLL CVA6
      - name: fll_cva6
        output_defaults: 1'b1
        ports:
          - name: clk_cva6
            mux_groups: [b_47]
            connections:
              chip2pad: clk_cva6_i
              oen: 1'b0
              puen: 1'b1

      # IMU 1
      - name: spi0
        output_defaults: 1'b0
        ports:
          - name: spi_sck
            mux_groups: [a_14, b_06]
            connections:
              chip2pad: clk_i
              oen: 1'b0
              puen: 1'b1
          - name: spi_cs0
            mux_groups: [a_15, b_07]
            connections:
              chip2pad: csn0_i
              oen: 1'b0
              puen: 1'b1
          - name: spi_miso
            mux_groups: [a_16, b_08]
            connections:
              sd1_o: pad2chip
              oen: 1'b1
              puen: 1'b1
          - name: spi_mosi
            mux_groups: [a_17, b_09]
            connections:
              chip2pad: sd0_i
              oen: 1'b0
              puen: 1'b1

      # MAG
      - name: spi1
        output_defaults: 1'b0
        ports:
          - name: spi_sck
            mux_groups: [b_26]
            connections:
              chip2pad: clk_i
              oen: 1'b0
              puen: 1'b1
          - name: spi_cs0
            mux_groups: [b_27]
            connections:
              chip2pad: csn0_i
              oen: 1'b0
              puen: 1'b1
          - name: spi_miso
            mux_groups: [b_28]
            connections:
              sd1_o: pad2chip
              oen: 1'b1
              puen: 1'b1
          - name: spi_mosi
            mux_groups: [b_29]
            connections:
              chip2pad: sd0_i
              oen: 1'b0
              puen: 1'b1

      # FRAM
      - name: spi2
        output_defaults: 1'b0
        ports:
          - name: spi_sck
            mux_groups: [a_18, b_18]
            connections:
              chip2pad: clk_i
              oen: 1'b0
              puen: 1'b1
          - name: spi_cs0
            mux_groups: [a_19, b_19]
            connections:
              chip2pad: csn0_i
              oen: 1'b0
              puen: 1'b1
          - name: spi_miso
            mux_groups: [a_20, b_20]
            connections:
              sd1_o: pad2chip
              oen: 1'b1
              puen: 1'b1
          - name: spi_mosi
            mux_groups: [a_21, b_21]
            connections:
              chip2pad: sd0_i
              oen: 1'b0
              puen: 1'b1

      # ADIO
      - name: spi3
        output_defaults: 1'b0
        ports:
          - name: spi_sck
            mux_groups: [a_22, b_22]
            connections:
              chip2pad: clk_i
              oen: 1'b0
              puen: 1'b1
          - name: spi_cs0
            mux_groups: [a_23, b_23]
            connections:
              chip2pad: csn0_i
              oen: 1'b0
              puen: 1'b1
          - name: spi_miso
            mux_groups: [a_24, b_24]
            connections:
              sd1_o: pad2chip
              oen: 1'b1
              puen: 1'b1
          - name: spi_mosi
            mux_groups: [a_25, b_25]
            connections:
              chip2pad: sd0_i
              oen: 1'b0
              puen: 1'b1

      # ADC0
      - name: spi4
        output_defaults: 1'b0
        ports:
          - name: spi_sck
            mux_groups: [b_04, b_14]
            connections:
              chip2pad: clk_i
              oen: 1'b0
              puen: 1'b1
          - name: spi_cs0
            mux_groups: [b_05, b_15]
            connections:
              chip2pad: csn0_i
              oen: 1'b0
              puen: 1'b1
          - name: spi_miso
            mux_groups: [b_06, b_16]
            connections:
              sd1_o: pad2chip
              oen: 1'b1
              puen: 1'b1
          - name: spi_mosi
            mux_groups: [b_07, b_17]
            connections:
              chip2pad: sd0_i
              oen: 1'b0
              puen: 1'b1

      # IMU 2
      - name: spi5
        output_defaults: 1'b0
        ports:
          - name: spi_sck
            mux_groups: [b_04]
            connections:
              chip2pad: clk_i
              oen: 1'b0
              puen: 1'b1
          - name: spi_cs0
            mux_groups: [b_05]
            connections:
              chip2pad: csn0_i
              oen: 1'b0
              puen: 1'b1
          - name: spi_miso
            mux_groups: [b_06]
            connections:
              sd1_o: pad2chip
              oen: 1'b1
              puen: 1'b1
          - name: spi_mosi
            mux_groups: [b_07]
            connections:
              chip2pad: sd0_i
              oen: 1'b0
              puen: 1'b1

      # IMU 3
      - name: spi6
        output_defaults: 1'b0
        ports:
          - name: spi_sck
            mux_groups: [b_10]
            connections:
              chip2pad: clk_i
              oen: 1'b0
              puen: 1'b1
          - name: spi_cs0
            mux_groups: [b_11]
            connections:
              chip2pad: csn0_i
              oen: 1'b0
              puen: 1'b1
          - name: spi_miso
            mux_groups: [b_12]
            connections:
              sd1_o: pad2chip
              oen: 1'b1
              puen: 1'b1
          - name: spi_mosi
            mux_groups: [b_13]
            connections:
              chip2pad: sd0_i
              oen: 1'b0
              puen: 1'b1

      # SPI EXT 1
      - name: spi7
        output_defaults: 1'b0
        ports:
          - name: spi_sck
            mux_groups: [b_10]
            connections:
              chip2pad: clk_i
              oen: 1'b0
              puen: 1'b1
          - name: spi_miso
            mux_groups: [b_11]
            connections:
              sd1_o: pad2chip
              oen: 1'b1
              puen: 1'b1
          - name: spi_mosi
            mux_groups: [b_12]
            connections:
              chip2pad: sd0_i
              oen: 1'b0
              puen: 1'b1
          - name: spi_cs0
            mux_groups: [b_13]
            connections:
              chip2pad: csn0_i
              oen: 1'b0
              puen: 1'b1
          - name: spi_cs1
            mux_groups: [b_14]
            connections:
              chip2pad: csn1_i
              oen: 1'b0
              puen: 1'b1

      # SPI CAN 0
      - name: spi8
        output_defaults: 1'b0
        ports:
          - name: spi_sck
            mux_groups: [b_22]
            connections:
              chip2pad: clk_i
              oen: 1'b0
              puen: 1'b1
          - name: spi_cs0
            mux_groups: [b_23]
            connections:
              chip2pad: csn0_i
              oen: 1'b0
              puen: 1'b1
          - name: spi_miso
            mux_groups: [b_24]
            connections:
              sd1_o: pad2chip
              oen: 1'b1
              puen: 1'b1
          - name: spi_mosi
            mux_groups: [b_25]
            connections:
              chip2pad: sd0_i
              oen: 1'b0
              puen: 1'b1

      # SPI CAN 1
      - name: spi9
        output_defaults: 1'b0
        ports:
          - name: spi_sck
            mux_groups: [b_26]
            connections:
              chip2pad: clk_i
              oen: 1'b0
              puen: 1'b1
          - name: spi_cs0
            mux_groups: [b_27]
            connections:
              chip2pad: csn0_i
              oen: 1'b0
              puen: 1'b1
          - name: spi_miso
            mux_groups: [b_28]
            connections:
              sd1_o: pad2chip
              oen: 1'b1
              puen: 1'b1
          - name: spi_mosi
            mux_groups: [b_29]
            connections:
              chip2pad: sd0_i
              oen: 1'b0
              puen: 1'b1

      # SPI USB 0
      - name: spi10
        output_defaults: 1'b0
        ports:
          - name: spi_sck
            mux_groups: [b_38, b_30]
            connections:
              chip2pad: clk_i
              oen: 1'b0
              puen: 1'b1
          - name: spi_cs0
            mux_groups: [b_39, b_31]
            connections:
              chip2pad: csn0_i
              oen: 1'b0
              puen: 1'b1
          - name: spi_miso
            mux_groups: [b_40, b_32]
            connections:
              sd1_o: pad2chip
              oen: 1'b1
              puen: 1'b1
          - name: spi_mosi
            mux_groups: [b_41, b_33]
            connections:
              chip2pad: sd0_i
              oen: 1'b0
              puen: 1'b1

      - name: qspi_linux
        output_defaults: 1'b0
        ports:
          - name: qspi_sck
            mux_groups: [a_02]
            connections:
              chip2pad: clk_i
              oen: 1'b0
              puen: 1'b1
          - name: qspi_csn
            mux_groups: [a_03]
            connections:
              chip2pad: csn0_i
              oen: 1'b0
              puen: 1'b1
          - name: qspi_sd{i}
            multiple: 4
            mux_groups: ["a_{04+i:2d}"]
            connections:
              chip2pad: sd{i}_i
              sd{i}_o: pad2chip
              oen: sd{i}_oen_i
              puen: 1'b1

      - name: gpio_b
        output_defaults: 1'b0
        ports:
          - name: gpio{i}
            multiple: 48
            mux_groups: ["b_{00+i:2d}", "a_{00+i:2d}"]
            description: "bidirectional GPIO {i} signal"
            connections:
              chip2pad: gpio{i}_i
              gpio{i}_o: pad2chip
              oen: ~gpio{i}_d_i
              puen: 1'b1
