<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>cpu_raw_data_t - Contains just the raw CPUID data.</title>
    <style>
        body { font-family: monospace; margin: 20px; line-height: 1.4; }
        a { color: #0066cc; }
        pre { white-space: pre-wrap; }
    </style>
</head>
<body>
    <div id="main-content">
<section class="p-strip is-bordered">
<div class="row">
<div class="col-3 u-hide--small u-hide" id="toc">
</div>
<div id="tableWrapper">
<p id="distroAndSection"></p>

Provided by: <a href="https://launchpad.net/ubuntu/questing/+package/libcpuid-dev">libcpuid-dev_0.8.0+repack1-0.3_amd64</a> <br><br><pre>
</pre><h4><b>NAME</b></h4><pre>
       cpu_raw_data_t - Contains just the raw CPUID data.

</pre><h4><b>SYNOPSIS</b></h4><pre>
       #include &lt;libcpuid.h&gt;

   <b>Data</b> <b>Fields</b>
       uint32_t <b>basic_cpuid</b> [MAX_CPUID_LEVEL][NUM_REGS]
       uint32_t <b>ext_cpuid</b> [MAX_EXT_CPUID_LEVEL][NUM_REGS]
       uint32_t <b>intel_fn4</b> [MAX_INTELFN4_LEVEL][NUM_REGS]
       uint32_t <b>intel_fn11</b> [MAX_INTELFN11_LEVEL][NUM_REGS]
       uint32_t <b>intel_fn12h</b> [MAX_INTELFN12H_LEVEL][NUM_REGS]
       uint32_t <b>intel_fn14h</b> [MAX_INTELFN14H_LEVEL][NUM_REGS]
       uint32_t <b>amd_fn8000001dh</b> [MAX_AMDFN8000001DH_LEVEL][NUM_REGS]
       uint32_t <b>amd_fn80000026h</b> [MAX_AMDFN80000026H_LEVEL][NUM_REGS]
       uint64_t <b>arm_midr</b>
       uint64_t <b>arm_mpidr</b>
       uint64_t <b>arm_revidr</b>
       uint32_t <b>arm_id_afr</b> [MAX_ARM_ID_AFR_REGS]
       uint32_t <b>arm_id_dfr</b> [MAX_ARM_ID_DFR_REGS]
       uint32_t <b>arm_id_isar</b> [MAX_ARM_ID_ISAR_REGS]
       uint32_t <b>arm_id_mmfr</b> [MAX_ARM_ID_MMFR_REGS]
       uint32_t <b>arm_id_pfr</b> [MAX_ARM_ID_PFR_REGS]
       uint64_t <b>arm_id_aa64afr</b> [MAX_ARM_ID_AA64AFR_REGS]
       uint64_t <b>arm_id_aa64dfr</b> [MAX_ARM_ID_AA64DFR_REGS]
       uint64_t <b>arm_id_aa64fpfr</b> [MAX_ARM_ID_AA64FPFR_REGS]
       uint64_t <b>arm_id_aa64isar</b> [MAX_ARM_ID_AA64ISAR_REGS]
       uint64_t <b>arm_id_aa64mmfr</b> [MAX_ARM_ID_AA64MMFR_REGS]
       uint64_t <b>arm_id_aa64pfr</b> [MAX_ARM_ID_AA64PFR_REGS]
       uint64_t <b>arm_id_aa64smfr</b> [MAX_ARM_ID_AA64SMFR_REGS]
       uint64_t <b>arm_id_aa64zfr</b> [MAX_ARM_ID_AA64ZFR_REGS]

</pre><h4><b>Detailed</b> <b>Description</b></h4><pre>
       Contains just the raw CPUID data.

       This contains only the most basic CPU data, required to do identification and feature recognition. Every
       processor should be identifiable using this data only.

</pre><h4><b>Field</b> <b>Documentation</b></h4><pre>
   <b>uint32_t</b> <b>cpu_raw_data_t::amd_fn8000001dh[MAX_AMDFN8000001DH_LEVEL][NUM_REGS]</b>
       when the CPU is AMD and supports leaf 8000001Dh (topology information for the DC) this stores the result
       of CPUID with eax = 8000001Dh and ecx = 0, 1, 2...

   <b>uint32_t</b> <b>cpu_raw_data_t::amd_fn80000026h[MAX_AMDFN80000026H_LEVEL][NUM_REGS]</b>
       when the CPU is AMD and supports leaf 80000026h (Extended CPU Topology leaf) this stores the result of
       CPUID with eax = 80000026h and ecx = 0, 1, 2...

   <b>uint64_t</b> <b>cpu_raw_data_t::arm_id_aa64afr[MAX_ARM_ID_AA64AFR_REGS]</b>
       when then CPU is ARM-based and supports ID_AA64AFR* (AArch64 Auxiliary Feature Register)

   <b>uint64_t</b> <b>cpu_raw_data_t::arm_id_aa64dfr[MAX_ARM_ID_AA64DFR_REGS]</b>
       when then CPU is ARM-based and supports ID_AA64DFR* (AArch64 Debug Feature Register)

   <b>uint64_t</b> <b>cpu_raw_data_t::arm_id_aa64fpfr[MAX_ARM_ID_AA64FPFR_REGS]</b>
       when then CPU is ARM-based and supports ID_AA64FPFR* (Floating-point Feature Register)

   <b>uint64_t</b> <b>cpu_raw_data_t::arm_id_aa64isar[MAX_ARM_ID_AA64ISAR_REGS]</b>
       when then CPU is ARM-based and supports D_AA64ISAR* (AArch64 Instruction Set Attribute Register)

   <b>uint64_t</b> <b>cpu_raw_data_t::arm_id_aa64mmfr[MAX_ARM_ID_AA64MMFR_REGS]</b>
       when then CPU is ARM-based and supports ID_AA64MMFR* (AArch64 Memory Model Feature Register)

   <b>uint64_t</b> <b>cpu_raw_data_t::arm_id_aa64pfr[MAX_ARM_ID_AA64PFR_REGS]</b>
       when then CPU is ARM-based and supports ID_AA64PFR* (AArch64 Processor Feature Register)

   <b>uint64_t</b> <b>cpu_raw_data_t::arm_id_aa64smfr[MAX_ARM_ID_AA64SMFR_REGS]</b>
       when then CPU is ARM-based and supports ID_AA64SMFR* (AArch64 SME Feature ID Register )

   <b>uint64_t</b> <b>cpu_raw_data_t::arm_id_aa64zfr[MAX_ARM_ID_AA64ZFR_REGS]</b>
       when then CPU is ARM-based and supports ID_AA64ZFR* (SVE Feature ID register)

   <b>uint32_t</b> <b>cpu_raw_data_t::arm_id_afr[MAX_ARM_ID_AFR_REGS]</b>
       when then CPU is ARM-based and supports ID_AFR* (AArch32 Auxiliary Feature Register)

   <b>uint32_t</b> <b>cpu_raw_data_t::arm_id_dfr[MAX_ARM_ID_DFR_REGS]</b>
       when then CPU is ARM-based and supports ID_DFR* (AArch32 Debug Feature Register)

   <b>uint32_t</b> <b>cpu_raw_data_t::arm_id_isar[MAX_ARM_ID_ISAR_REGS]</b>
       when then CPU is ARM-based and supports D_ISAR* (AArch32 Instruction Set Attribute Register)

   <b>uint32_t</b> <b>cpu_raw_data_t::arm_id_mmfr[MAX_ARM_ID_MMFR_REGS]</b>
       when then CPU is ARM-based and supports ID_MMFR* (AArch32 Memory Model Feature Register)

   <b>uint32_t</b> <b>cpu_raw_data_t::arm_id_pfr[MAX_ARM_ID_PFR_REGS]</b>
       when then CPU is ARM-based and supports ID_PFR* (AArch32 Processor Feature Register)

   <b>uint64_t</b> <b>cpu_raw_data_t::arm_midr</b>
       when then CPU is ARM-based and supports MIDR (Main ID Register)

   <b>uint64_t</b> <b>cpu_raw_data_t::arm_mpidr</b>
       when then CPU is ARM-based and supports MPIDR (Multiprocessor Affinity Register)

   <b>uint64_t</b> <b>cpu_raw_data_t::arm_revidr</b>
       when then CPU is ARM-based and supports REVIDR (Revision ID Register)

   <b>uint32_t</b> <b>cpu_raw_data_t::basic_cpuid[MAX_CPUID_LEVEL][NUM_REGS]</b>
       contains results of CPUID for eax = 0, 1, ...

   <b>uint32_t</b> <b>cpu_raw_data_t::ext_cpuid[MAX_EXT_CPUID_LEVEL][NUM_REGS]</b>
       contains results of CPUID for eax = 0x80000000, 0x80000001, ...

   <b>uint32_t</b> <b>cpu_raw_data_t::intel_fn11[MAX_INTELFN11_LEVEL][NUM_REGS]</b>
       when the CPU is intel and it supports leaf 0Bh (Extended Topology enumeration leaf), this stores the
       result of CPUID with eax = 11 and ecx = 0, 1, 2...

   <b>uint32_t</b> <b>cpu_raw_data_t::intel_fn12h[MAX_INTELFN12H_LEVEL][NUM_REGS]</b>
       when the CPU is intel and supports leaf 12h (SGX enumeration leaf), this stores the result of CPUID with
       eax = 0x12 and ecx = 0, 1, 2...

   <b>uint32_t</b> <b>cpu_raw_data_t::intel_fn14h[MAX_INTELFN14H_LEVEL][NUM_REGS]</b>
       when the CPU is intel and supports leaf 14h (Intel Processor Trace capabilities leaf). this stores the
       result of CPUID with eax = 0x12 and ecx = 0, 1, 2...

   <b>uint32_t</b> <b>cpu_raw_data_t::intel_fn4[MAX_INTELFN4_LEVEL][NUM_REGS]</b>
       when the CPU is intel and it supports deterministic cache information: this contains the results of CPUID
       for eax = 4 and ecx = 0, 1, ...

</pre><h4><b>Author</b></h4><pre>
       Generated automatically by Doxygen for libcpuid from the source code.

libcpuid                                          Version 0.8.0                                <u><a href="../man3/cpu_raw_data_t.3.html">cpu_raw_data_t</a></u>(3)
</pre>
 </div>
</div></section>
</div>
</body>
</html>