

================================================================
== Vitis HLS Report for 'matrix_mul_Pipeline_writeC_inner'
================================================================
* Date:           Wed Nov 13 09:50:26 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        matrix_mul_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.431 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        4|        ?|  13.320 ns|         ?|    4|    ?|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- writeC_inner  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        +----------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      84|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      45|    -|
|Register             |        -|     -|       69|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       69|     129|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln75_fu_121_p2         |         +|   0|  0|  38|          31|           1|
    |add_ln77_fu_131_p2         |         +|   0|  0|  23|          16|          16|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln75_fu_115_p2        |      icmp|   0|  0|  19|          31|          31|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  84|          80|          51|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_1     |   9|          2|   31|         62|
    |gmem2_blk_n_W            |   9|          2|    1|          2|
    |j_fu_60                  |   9|          2|   31|         62|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   65|        130|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln75_reg_168                 |   1|   0|    1|          0|
    |j_fu_60                           |  31|   0|   31|          0|
    |local_C_load_reg_182              |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  69|   0|   69|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+----------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  matrix_mul_Pipeline_writeC_inner|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  matrix_mul_Pipeline_writeC_inner|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  matrix_mul_Pipeline_writeC_inner|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  matrix_mul_Pipeline_writeC_inner|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  matrix_mul_Pipeline_writeC_inner|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  matrix_mul_Pipeline_writeC_inner|  return value|
|m_axi_gmem2_AWVALID   |  out|    1|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_AWREADY   |   in|    1|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_AWADDR    |  out|   64|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_AWID      |  out|    1|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_AWLEN     |  out|   32|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_AWSIZE    |  out|    3|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_AWBURST   |  out|    2|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_AWLOCK    |  out|    2|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_AWCACHE   |  out|    4|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_AWPROT    |  out|    3|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_AWQOS     |  out|    4|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_AWREGION  |  out|    4|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_AWUSER    |  out|    1|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_WVALID    |  out|    1|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_WREADY    |   in|    1|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_WDATA     |  out|   32|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_WSTRB     |  out|    4|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_WLAST     |  out|    1|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_WID       |  out|    1|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_WUSER     |  out|    1|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_ARVALID   |  out|    1|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_ARREADY   |   in|    1|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_ARADDR    |  out|   64|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_ARID      |  out|    1|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_ARLEN     |  out|   32|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_ARSIZE    |  out|    3|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_ARBURST   |  out|    2|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_ARLOCK    |  out|    2|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_ARCACHE   |  out|    4|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_ARPROT    |  out|    3|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_ARQOS     |  out|    4|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_ARREGION  |  out|    4|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_ARUSER    |  out|    1|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_RVALID    |   in|    1|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_RREADY    |  out|    1|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_RDATA     |   in|   32|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_RLAST     |   in|    1|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_RID       |   in|    1|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_RFIFONUM  |   in|    9|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_RUSER     |   in|    1|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_RRESP     |   in|    2|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_BVALID    |   in|    1|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_BREADY    |  out|    1|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_BRESP     |   in|    2|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_BID       |   in|    1|       m_axi|                             gmem2|       pointer|
|m_axi_gmem2_BUSER     |   in|    1|       m_axi|                             gmem2|       pointer|
|sext_ln75             |   in|   62|     ap_none|                         sext_ln75|        scalar|
|N                     |   in|   31|     ap_none|                                 N|        scalar|
|zext_ln77             |   in|   16|     ap_none|                         zext_ln77|        scalar|
|local_C_address0      |  out|   16|   ap_memory|                           local_C|         array|
|local_C_ce0           |  out|    1|   ap_memory|                           local_C|         array|
|local_C_q0            |   in|   32|   ap_memory|                           local_C|         array|
+----------------------+-----+-----+------------+----------------------------------+--------------+

