Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 49ec0a3b79db42afaab783c18332413e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pixel_tb_behav xil_defaultlib.pixel_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 100fs
Compiling module xil_defaultlib.frequencyDivider
Compiling module xil_defaultlib.pixelSync
Compiling module xil_defaultlib.lineSync
Compiling module xil_defaultlib.lineOutput
Compiling module xil_defaultlib.colorLumpOutput
Compiling module xil_defaultlib.pixel_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pixel_tb_behav
