// Seed: 1186373286
module module_0 (
    input wire  id_0,
    input uwire id_1,
    input uwire id_2,
    input tri   id_3
);
  id_5(
      .id_0(1), .id_1(1), .id_2(id_2), .id_3(id_3), .id_4(1), .id_5(id_6 >> id_3), .id_6(1)
  );
  assign id_6 = 1'b0 ^ 1;
endmodule
module module_1 (
    input  logic id_0,
    input  tri0  id_1,
    input  uwire id_2,
    output wand  id_3,
    input  logic id_4,
    output tri1  id_5,
    output logic id_6
);
  assign id_6 = 1;
  always
    if (1)
      if (1) id_6 <= id_0;
      else id_5 = 1;
    else return 1;
  module_0(
      id_1, id_1, id_1, id_2
  );
  assign id_3 = id_1;
  always_latch begin
    id_6 <= id_4;
  end
endmodule
