The Rocket-chip verilog generated from its chisel description.
Config: DefaultRV32Config
Version: commit https://github.com/chipsalliance/rocket-chip/commit/510c78cd45e40474f12c325c5ba4ab9881e24274

