<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element fabric_reset_bridge
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
   }
   element hps_and_fabric_reset_bridge
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
   }
   element hps_clk_bridge
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="5CSEBA6U23I7" />
 <parameter name="deviceFamily" value="Cyclone V" />
 <parameter name="deviceSpeedGrade" value="7" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="hideFromIPCatalog" value="false" />
 <parameter name="lockedInterfaceDefinition" value="" />
 <parameter name="maxAdditionalLatency" value="1" />
 <parameter name="projectName" value="" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="testBenchDutName" value="" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface
   name="fabric_reset_in"
   internal="fabric_reset_bridge.in_reset"
   type="reset"
   dir="end" />
 <interface
   name="fabric_reset_out"
   internal="fabric_reset_bridge.out_reset"
   type="reset"
   dir="start" />
 <interface
   name="hps_and_fabric_reset_in"
   internal="hps_and_fabric_reset_bridge.in_reset"
   type="reset"
   dir="end" />
 <interface
   name="hps_and_fabric_reset_out"
   internal="hps_and_fabric_reset_bridge.out_reset"
   type="reset"
   dir="start" />
 <interface
   name="hps_clk_in"
   internal="hps_clk_bridge.in_clk"
   type="clock"
   dir="end" />
 <interface
   name="hps_clk_out"
   internal="hps_clk_bridge.out_clk"
   type="clock"
   dir="start" />
 <module
   name="fabric_reset_bridge"
   kind="altera_reset_bridge"
   version="21.1"
   enabled="1">
  <parameter name="ACTIVE_LOW_RESET" value="0" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="NUM_RESET_OUTPUTS" value="1" />
  <parameter name="SYNCHRONOUS_EDGES" value="none" />
  <parameter name="USE_RESET_REQUEST" value="0" />
 </module>
 <module
   name="hps_and_fabric_reset_bridge"
   kind="altera_reset_bridge"
   version="21.1"
   enabled="1">
  <parameter name="ACTIVE_LOW_RESET" value="0" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="NUM_RESET_OUTPUTS" value="1" />
  <parameter name="SYNCHRONOUS_EDGES" value="none" />
  <parameter name="USE_RESET_REQUEST" value="0" />
 </module>
 <module
   name="hps_clk_bridge"
   kind="altera_clock_bridge"
   version="21.1"
   enabled="1">
  <parameter name="DERIVED_CLOCK_RATE" value="0" />
  <parameter name="EXPLICIT_CLOCK_RATE" value="50000000" />
  <parameter name="NUM_CLOCK_OUTPUTS" value="1" />
 </module>
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.enableEccProtection" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.insertDefaultSlave" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="1" />
</system>
