Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Mon Jul 11 11:42:35 2022
| Host         : goossens-Precision-5530 running 64-bit Ubuntu 22.04 LTS
| Command      : report_control_sets -verbose -file design_1_4h_wrapper_control_sets_placed.rpt
| Design       : design_1_4h_wrapper
| Device       : xc7z020
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   194 |
|    Minimum number of control sets                        |   194 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   128 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   194 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |    11 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     2 |
| >= 16              |   167 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             289 |          153 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              59 |           29 |
| Yes          | No                    | No                     |            4015 |         1381 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            4317 |         2101 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                    Clock Signal                    |                                                                              Enable Signal                                                                             |                                                                     Set/Reset Signal                                                                     | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1               | design_1_4h_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0 |                1 |              1 |         1.00 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                            |                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                        | design_1_4h_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                3 |              4 |         1.33 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                             | design_1_4h_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                2 |              4 |         2.00 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                        | design_1_4h_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                3 |              4 |         1.33 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                        | design_1_4h_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                          |                3 |              4 |         1.33 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/m_state_is_full_3_0_fu_1314               | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |                2 |              4 |         2.00 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/ap_ready_int                                                                       | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |                4 |              4 |         1.00 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/f_from_d_hart_V_fu_8740                                                            | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/i_state_d_i_imm_V_28_fu_2538[19]_i_1_n_0                             |                2 |              4 |         2.00 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147_code_ram_ce0                     | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/sel_tmp622_reg_27006[0]_i_1_n_0                                      |                2 |              4 |         2.00 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                     | design_1_4h_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                    | design_1_4h_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |         5.00 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/m_state_rd_V_fu_1274                                                               |                                                                                                                                                          |                5 |              5 |         1.00 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                         | design_1_4h_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                    |                1 |              6 |         6.00 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/e_state_d_i_has_no_dest_V_fu_530                                                   |                                                                                                                                                          |                5 |              8 |         1.60 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/p_0_in0_out[16]                                                                                         |                                                                                                                                                          |                8 |              8 |         1.00 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/p_0_in0_out[24]                                                                                         |                                                                                                                                                          |                8 |              8 |         1.00 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]                          |                                                                                                                                                          |                6 |              8 |         1.33 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                              | design_1_4h_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                2 |              8 |         4.00 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                        | design_1_4h_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                4 |             10 |         2.50 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                            |                                                                                                                                                          |                2 |             12 |         6.00 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                        |                                                                                                                                                          |                5 |             12 |         2.40 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                            |                                                                                                                                                          |                4 |             12 |         3.00 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0      |                                                                                                                                                          |                2 |             12 |         6.00 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                  |                                                                                                                                                          |                4 |             13 |         3.25 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                          |                                                                                                                                                          |                3 |             14 |         4.67 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                   |                                                                                                                                                          |                2 |             14 |         7.00 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/p_0_in0_out[8]                                                                                          |                                                                                                                                                          |                8 |             16 |         2.00 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/q0[15]_i_1_n_0                                                                                          |                                                                                                                                                          |               16 |             16 |         1.00 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/ap_CS_fsm_state3                                                                                                                     |                                                                                                                                                          |                7 |             16 |         2.29 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                             |                                                                                                                                                          |                3 |             16 |         5.33 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/ap_CS_fsm_state4                                                                                                                     |                                                                                                                                                          |                6 |             16 |         2.67 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/ap_CS_fsm_state2                                                                                                                     |                                                                                                                                                          |                7 |             16 |         2.29 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/p_0_in0_out[0]                                                                                          |                                                                                                                                                          |                8 |             16 |         2.00 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/m_from_e_hart_V_fu_1270[1]_i_1_n_0                                                 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_31         |               10 |             16 |         1.60 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/d_from_f_fetch_pc_V_fu_862                                                         |                                                                                                                                                          |                4 |             16 |         4.00 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/control_s_axi_U/aw_hs                                                                                                                |                                                                                                                                                          |               10 |             20 |         2.00 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                             |                                                                                                                                                          |                8 |             21 |         2.62 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/e_state_d_i_rd_V_fu_1046                                                           |                                                                                                                                                          |               12 |             21 |         1.75 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/ap_CS_fsm_state5                                                                                                                     |                                                                                                                                                          |               14 |             24 |         1.71 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1               |                                                                                                                                                          |               10 |             24 |         2.40 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_34[0]                    | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               12 |             32 |         2.67 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/control_s_axi_U/int_running_hart_set[31]_i_1_n_0                                                                                     | design_1_4h_i/multihart_ip_0/inst/control_s_axi_U/SR[0]                                                                                                  |                9 |             32 |         3.56 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_93[0]                    | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               20 |             32 |         1.60 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/control_s_axi_U/rdata[31]_i_1_n_0                                                                                                    |                                                                                                                                                          |               16 |             32 |         2.00 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_41[0]                    | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               14 |             32 |         2.29 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/m_to_w_is_valid_V_2_reg_2893_reg[0]_6[0]  | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               17 |             32 |         1.88 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_15[0]                    | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               15 |             32 |         2.13 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/m_to_w_is_valid_V_2_reg_2893_reg[0]_13[0] | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               15 |             32 |         2.13 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_37[0]                    | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               17 |             32 |         1.88 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_86[0]                    | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               15 |             32 |         2.13 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/m_to_w_is_valid_V_2_reg_2893_reg[0]_1[0]  | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               15 |             32 |         2.13 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_84[0]                    | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               19 |             32 |         1.68 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/m_to_w_is_valid_V_2_reg_2893_reg[0]_21[0] | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               17 |             32 |         1.88 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_69[0]                    | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               14 |             32 |         2.29 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_51[0]                    | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               16 |             32 |         2.00 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_12[0]                    | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               18 |             32 |         1.78 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_4[0]                     | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               13 |             32 |         2.46 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_31[0]                    | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               16 |             32 |         2.00 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_89[0]                    | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               17 |             32 |         1.88 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/m_to_w_is_valid_V_2_reg_2893_reg[0]_9[0]  | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               13 |             32 |         2.46 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_95[0]                    | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               16 |             32 |         2.00 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_91[0]                    | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               13 |             32 |         2.46 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_52[0]                    | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               16 |             32 |         2.00 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_61[0]                    | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               15 |             32 |         2.13 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_56[0]                    | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               13 |             32 |         2.46 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_14[0]                    | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               19 |             32 |         1.68 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/is_accessing_V_reg_27837_reg[0]_0[0]      |                                                                                                                                                          |               25 |             32 |         1.28 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_16[0]                    | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               13 |             32 |         2.46 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_67[0]                    | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               16 |             32 |         2.00 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_28[0]                    | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               13 |             32 |         2.46 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_64[0]                    | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               17 |             32 |         1.88 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_82[0]                    | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               14 |             32 |         2.29 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_3[0]                     | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               15 |             32 |         2.13 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_20[0]                    | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               21 |             32 |         1.52 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_75[0]                    | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               14 |             32 |         2.29 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_79[0]                    | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               15 |             32 |         2.13 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_60[0]                    | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               15 |             32 |         2.13 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_19[0]                    | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               20 |             32 |         1.60 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_94[0]                    | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               13 |             32 |         2.46 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_30[0]                    | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               15 |             32 |         2.13 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                     |                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_83[0]                    | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               13 |             32 |         2.46 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_9[0]                     | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               17 |             32 |         1.88 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_63[0]                    | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               18 |             32 |         1.78 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_58[0]                    | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               18 |             32 |         1.78 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_36[0]                    | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               17 |             32 |         1.88 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/m_to_w_is_valid_V_2_reg_2893_reg[0]_20[0] | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               12 |             32 |         2.67 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_25[0]                    | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               13 |             32 |         2.46 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/m_to_w_is_valid_V_2_reg_2893_reg[0]_27[0] | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               14 |             32 |         2.29 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_49[0]                    | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               19 |             32 |         1.68 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_48[0]                    | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               15 |             32 |         2.13 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_1[0]                     | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               15 |             32 |         2.13 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_77[0]                    | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               16 |             32 |         2.00 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_8[0]                     | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               21 |             32 |         1.52 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_27[0]                    | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               16 |             32 |         2.00 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_78[0]                    | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               17 |             32 |         1.88 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_74[0]                    | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               13 |             32 |         2.46 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_23[0]                    | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               21 |             32 |         1.52 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_47[0]                    | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               16 |             32 |         2.00 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_73[0]                    | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               18 |             32 |         1.78 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_85[0]                    | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               13 |             32 |         2.46 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_0[0]                     | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               15 |             32 |         2.13 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_17[0]                    | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               20 |             32 |         1.60 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_18[0]                    | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               15 |             32 |         2.13 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_38[0]                    | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               14 |             32 |         2.29 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_44[0]                    | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               15 |             32 |         2.13 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/m_to_w_is_valid_V_2_reg_2893_reg[0]_4[0]  | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               17 |             32 |         1.88 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_88[0]                    | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               15 |             32 |         2.13 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_80[0]                    | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               17 |             32 |         1.88 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_43[0]                    | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               14 |             32 |         2.29 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_21[0]                    | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               14 |             32 |         2.29 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_53[0]                    | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               15 |             32 |         2.13 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_87[0]                    | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               21 |             32 |         1.52 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/m_to_w_is_valid_V_2_reg_2893_reg[0]_8[0]  | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               15 |             32 |         2.13 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/m_to_w_is_valid_V_2_reg_2893_reg[0]_7[0]  | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               15 |             32 |         2.13 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/m_to_w_is_valid_V_2_reg_2893_reg[0]_0[0]  | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               14 |             32 |         2.29 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/m_to_w_is_valid_V_2_reg_2893_reg[0]_30[0] | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               14 |             32 |         2.29 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/m_to_w_is_valid_V_2_reg_2893_reg[0]_29[0] | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               18 |             32 |         1.78 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/m_to_w_is_valid_V_2_reg_2893_reg[0]_26[0] | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               15 |             32 |         2.13 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/m_to_w_is_valid_V_2_reg_2893_reg[0]_24[0] | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               17 |             32 |         1.88 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/m_to_w_is_valid_V_2_reg_2893_reg[0]_22[0] | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               18 |             32 |         1.78 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/m_to_w_is_valid_V_2_reg_2893_reg[0]_2[0]  | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               14 |             32 |         2.29 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/m_to_w_is_valid_V_2_reg_2893_reg[0]_19[0] | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               14 |             32 |         2.29 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/m_to_w_is_valid_V_2_reg_2893_reg[0]_18[0] | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               12 |             32 |         2.67 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/m_to_w_is_valid_V_2_reg_2893_reg[0]_25[0] | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               14 |             32 |         2.29 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_92[0]                    | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               17 |             32 |         1.88 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/E[0]                                      |                                                                                                                                                          |               23 |             32 |         1.39 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/int_start_pc_ce1                                                                                        |                                                                                                                                                          |               28 |             32 |         1.14 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_24[0]                    | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               13 |             32 |         2.46 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_72[0]                    | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               16 |             32 |         2.00 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_71[0]                    | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               15 |             32 |         2.13 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_70[0]                    | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               15 |             32 |         2.13 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/m_to_w_is_valid_V_2_reg_2893_reg[0]_28[0] | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               15 |             32 |         2.13 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/is_accessing_V_reg_27837_reg[0]_1[0]      |                                                                                                                                                          |               23 |             32 |         1.39 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/m_to_w_is_valid_V_2_reg_2893_reg[0]_23[0] | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               17 |             32 |         1.88 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_11[0]                    | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               19 |             32 |         1.68 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_7[0]                     | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               14 |             32 |         2.29 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_54[0]                    | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               18 |             32 |         1.78 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/is_accessing_V_reg_27837_reg[0][0]        |                                                                                                                                                          |               24 |             32 |         1.33 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_59[0]                    | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               19 |             32 |         1.68 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_6[0]                     | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               19 |             32 |         1.68 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_65[0]                    | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               12 |             32 |         2.67 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_55[0]                    | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               19 |             32 |         1.68 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_62[0]                    | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               13 |             32 |         2.46 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_35[0]                    | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               21 |             32 |         1.52 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/m_to_w_is_valid_V_2_reg_2893_reg[0]_12[0] | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               11 |             32 |         2.91 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_2[0]                     | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               21 |             32 |         1.52 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_46[0]                    | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               17 |             32 |         1.88 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_50[0]                    | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               14 |             32 |         2.29 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_26[0]                    | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               17 |             32 |         1.88 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_57[0]                    | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               11 |             32 |         2.91 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_22[0]                    | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               14 |             32 |         2.29 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/m_to_w_is_valid_V_2_reg_2893_reg[0]_15[0] | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               14 |             32 |         2.29 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/m_to_w_is_valid_V_2_reg_2893_reg[0]_5[0]  | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               15 |             32 |         2.13 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/m_to_w_is_valid_V_2_reg_2893_reg[0]_31[0] | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               14 |             32 |         2.29 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/m_to_w_is_valid_V_2_reg_2893_reg[0]_3[0]  | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               14 |             32 |         2.29 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_29[0]                    | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               20 |             32 |         1.60 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_39[0]                    | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               14 |             32 |         2.29 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_42[0]                    | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               15 |             32 |         2.13 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_66[0]                    | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               15 |             32 |         2.13 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_40[0]                    | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               17 |             32 |         1.88 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_5[0]                     | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               17 |             32 |         1.88 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_81[0]                    | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               13 |             32 |         2.46 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/m_to_w_is_valid_V_2_reg_2893_reg[0]_16[0] | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               16 |             32 |         2.00 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/m_to_w_is_valid_V_2_reg_2893_reg[0]_14[0] | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               13 |             32 |         2.46 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/m_to_w_is_valid_V_2_reg_2893_reg[0]_11[0] | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               15 |             32 |         2.13 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/m_to_w_is_valid_V_2_reg_2893_reg[0]_10[0] | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               16 |             32 |         2.00 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_33[0]                    | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               15 |             32 |         2.13 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_90[0]                    | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               22 |             32 |         1.45 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_45[0]                    | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               14 |             32 |         2.29 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/m_to_w_is_valid_V_2_reg_2893_reg[0]_17[0] | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               19 |             32 |         1.68 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_32[0]                    | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               21 |             32 |         1.52 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_10[0]                    | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               16 |             32 |         2.00 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_13[0]                    | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               16 |             32 |         2.00 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_76[0]                    | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               19 |             32 |         1.68 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_68[0]                    | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               17 |             32 |         1.88 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                        | design_1_4h_i/multihart_ip_0/inst/control_s_axi_U/SR[0]                                                                                                  |               16 |             37 |         2.31 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                        |                                                                                                                                                          |               11 |             40 |         3.64 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                            |                                                                                                                                                          |                9 |             40 |         4.44 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                        |                                                                                                                                                          |                9 |             40 |         4.44 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                        |                                                                                                                                                          |                9 |             40 |         4.44 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/m_state_is_full_0_0_fu_130211640_out                                               |                                                                                                                                                          |               34 |             41 |         1.21 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                   |                                                                                                                                                          |                9 |             45 |         5.00 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                          |                                                                                                                                                          |               10 |             45 |         4.50 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/E[0]                                                                               |                                                                                                                                                          |               18 |             64 |         3.56 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/m_from_e_hart_V_fu_1270[1]_i_1_n_0                                                 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_13700             |               17 |             64 |         3.76 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/ap_CS_fsm_state8                                                                                                                     | design_1_4h_i/multihart_ip_0/inst/control_s_axi_U/SR[0]                                                                                                  |               22 |             64 |         2.91 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]                          |                                                                                                                                                          |               18 |             68 |         3.78 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/f_from_d_hart_V_fu_8740                                                            |                                                                                                                                                          |               29 |             78 |         2.69 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/ap_ready_int                                                                       |                                                                                                                                                          |               20 |             84 |         4.20 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                        |                                                                                                                                                          |              154 |            290 |         1.88 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147_code_ram_ce0                     |                                                                                                                                                          |              490 |           1436 |         2.93 |
|  design_1_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_189_1_fu_147/m_from_e_hart_V_fu_1270[1]_i_1_n_0                                                 |                                                                                                                                                          |              448 |           1515 |         3.38 |
+----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


