{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 14 14:38:46 2024 " "Info: Processing started: Wed Feb 14 14:38:46 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off AA2380_MAXV -c AA2380-MAXV_TSTQ9 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off AA2380_MAXV -c AA2380-MAXV_TSTQ9" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "AVG\[2\] " "Info: Assuming node \"AVG\[2\]\" is an undefined clock" {  } { { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "AVG\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SR\[2\] " "Info: Assuming node \"SR\[2\]\" is an undefined clock" {  } { { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SR\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "AVG\[0\] " "Info: Assuming node \"AVG\[0\]\" is an undefined clock" {  } { { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "AVG\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "AVG\[1\] " "Info: Assuming node \"AVG\[1\]\" is an undefined clock" {  } { { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "AVG\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SR\[0\] " "Info: Assuming node \"SR\[0\]\" is an undefined clock" {  } { { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SR\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SR\[1\] " "Info: Assuming node \"SR\[1\]\" is an undefined clock" {  } { { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SR\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "MCLK " "Info: Assuming node \"MCLK\" is an undefined clock" {  } { { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 176 168 336 192 "MCLK" "" } { 40 848 904 56 "MCLK" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "MCLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "AQMODE " "Info: Assuming node \"AQMODE\" is an undefined clock" {  } { { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 96 680 848 112 "AQMODE" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "AQMODE" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "66 " "Warning: Found 66 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|T_CNVen_SHFT " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|T_CNVen_SHFT\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 453 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|T_CNVen_SHFT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[3\]~5 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[3\]~5\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 60 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[3\]~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux14~2 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux14~2\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 332 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux14~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux14~1 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux14~1\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 332 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux14~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux14~0 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux14~0\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 332 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux14~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux15 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux15\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 347 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux15~5 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux15~5\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 347 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux15~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux15~4 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux15~4\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 347 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux15~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux15~3 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux15~3\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 347 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux15~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux15~2 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux15~2\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 347 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux15~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux15~1 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux15~1\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 347 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux15~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux15~0 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux15~0\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 347 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux15~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux6~5 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux6~5\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 253 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux6~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux6~4 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux6~4\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 253 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux6~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux6~3 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux6~3\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 253 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux6~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux6~1 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux6~1\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 253 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux6~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux6~0 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux6~0\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 253 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux6~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|T_CNVen_SCK " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|T_CNVen_SCK\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 453 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|T_CNVen_SCK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux7~5 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux7~5\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 264 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux7~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux7~4 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux7~4\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 264 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux7~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux7~3 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux7~3\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 264 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux7~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux7~2 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux7~2\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 264 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux7~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux7~1 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux7~1\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 264 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux7~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux7~0 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux7~0\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 264 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux7~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|MCLK_divider\[7\] " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|MCLK_divider\[7\]\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 237 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|MCLK_divider\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|MCLK_divider\[8\] " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|MCLK_divider\[8\]\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 237 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|MCLK_divider\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|MCLK_divider\[9\] " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|MCLK_divider\[9\]\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 237 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|MCLK_divider\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|MCLK_divider\[10\] " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|MCLK_divider\[10\]\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 237 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|MCLK_divider\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|MCLK_divider\[6\] " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|MCLK_divider\[6\]\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 237 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|MCLK_divider\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|MCLK_divider\[11\] " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|MCLK_divider\[11\]\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 237 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|MCLK_divider\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|MCLK_divider\[12\] " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|MCLK_divider\[12\]\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 237 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|MCLK_divider\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[0\]~4 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[0\]~4\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 60 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[0\]~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|SEL_RDCLK~3 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|SEL_RDCLK~3\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 91 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|SEL_RDCLK~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[1\]~3 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[1\]~3\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 60 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[1\]~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|SEL_RDCLK~2 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|SEL_RDCLK~2\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 91 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|SEL_RDCLK~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Add3~3 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Add3~3\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 327 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Add3~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[2\]~2 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[2\]~2\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 60 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[2\]~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|SEL_RDCLK~1 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|SEL_RDCLK~1\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 91 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|SEL_RDCLK~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Add2~1 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Add2~1\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 323 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Add2~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|SEL_RDCLK~0 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|SEL_RDCLK~0\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 91 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|SEL_RDCLK~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Add2~0 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Add2~0\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 323 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Add2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Add3~2 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Add3~2\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 327 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Add3~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Add3~1 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Add3~1\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 327 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Add3~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Add3~0 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Add3~0\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 327 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Add3~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Add0~4 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Add0~4\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 191 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Add0~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Add0~3 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Add0~3\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 191 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Add0~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Add0~2 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Add0~2\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 191 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Add0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Equal2~0 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Equal2~0\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 322 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Equal2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Test_ADC_SHIFT " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Test_ADC_SHIFT\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 64 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Test_ADC_SHIFT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux7 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux7\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 264 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Fso " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Fso\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 36 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Fso" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|ReadCLK~0 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|ReadCLK~0\" as buffer" {  } { { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|ReadCLK~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|AVGen_SCK " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|AVGen_SCK\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 497 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|AVGen_SCK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Test_ReadCLK " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Test_ReadCLK\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 58 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Test_ReadCLK" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|AVGen_READ " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|AVGen_READ\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 497 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|AVGen_READ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Add0~1 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Add0~1\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 191 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Add0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Add0~0 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Add0~0\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 191 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Add0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|MCLK_divider\[5\] " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|MCLK_divider\[5\]\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 237 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|MCLK_divider\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|MCLK_divider\[4\] " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|MCLK_divider\[4\]\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 237 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|MCLK_divider\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|MCLK_divider\[2\] " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|MCLK_divider\[2\]\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 237 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|MCLK_divider\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|MCLK_divider\[3\] " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|MCLK_divider\[3\]\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 237 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|MCLK_divider\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|MCLK_divider\[0\] " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|MCLK_divider\[0\]\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 237 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|MCLK_divider\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|MCLK_divider\[1\] " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|MCLK_divider\[1\]\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 237 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|MCLK_divider\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|SCKL " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|SCKL\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 46 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|SCKL" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|nFS " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|nFS\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 37 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|nFS" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|CNVA " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|CNVA\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 372 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|CNVA" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "AVG\[2\] register F1_readADC_multimodes:inst2\|CNVen_SHFT register F1_readADC_multimodes:inst2\|T_CNVen_SHFT 47.46 MHz 21.072 ns Internal " "Info: Clock \"AVG\[2\]\" has Internal fmax of 47.46 MHz between source register \"F1_readADC_multimodes:inst2\|CNVen_SHFT\" and destination register \"F1_readADC_multimodes:inst2\|T_CNVen_SHFT\" (period= 21.072 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.769 ns + Longest register register " "Info: + Longest register to register delay is 1.769 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADC_multimodes:inst2\|CNVen_SHFT 1 REG LC_X5_Y8_N4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y8_N4; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 417 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.594 ns) + CELL(0.175 ns) 1.769 ns F1_readADC_multimodes:inst2\|T_CNVen_SHFT 2 REG LC_X8_Y7_N3 2 " "Info: 2: + IC(1.594 ns) + CELL(0.175 ns) = 1.769 ns; Loc. = LC_X8_Y7_N3; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.769 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 453 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.175 ns ( 9.89 % ) " "Info: Total cell delay = 0.175 ns ( 9.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.594 ns ( 90.11 % ) " "Info: Total interconnect delay = 1.594 ns ( 90.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.769 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.769 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 1.594ns } { 0.000ns 0.175ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-8.324 ns - Smallest " "Info: - Smallest clock skew is -8.324 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[2\] destination 4.217 ns + Shortest register " "Info: + Shortest clock path from clock \"AVG\[2\]\" to destination register is 4.217 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[2\] 1 CLK PIN_D8 29 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_D8; Fanout = 29; CLK Node = 'AVG\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[2] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.932 ns) + CELL(0.571 ns) 3.211 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 2 COMB LC_X8_Y7_N2 13 " "Info: 2: + IC(1.932 ns) + CELL(0.571 ns) = 3.211 ns; Loc. = LC_X8_Y7_N2; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.503 ns" { AVG[2] F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.432 ns) + CELL(0.574 ns) 4.217 ns F1_readADC_multimodes:inst2\|T_CNVen_SHFT 3 REG LC_X8_Y7_N3 2 " "Info: 3: + IC(0.432 ns) + CELL(0.574 ns) = 4.217 ns; Loc. = LC_X8_Y7_N3; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.006 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 453 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.853 ns ( 43.94 % ) " "Info: Total cell delay = 1.853 ns ( 43.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.364 ns ( 56.06 % ) " "Info: Total interconnect delay = 2.364 ns ( 56.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.217 ns" { AVG[2] F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.217 ns" { AVG[2] {} AVG[2]~combout {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 0.000ns 1.932ns 0.432ns } { 0.000ns 0.708ns 0.571ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[2\] source 12.541 ns - Longest register " "Info: - Longest clock path from clock \"AVG\[2\]\" to source register is 12.541 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[2\] 1 CLK PIN_D8 29 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_D8; Fanout = 29; CLK Node = 'AVG\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[2] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.016 ns) + CELL(0.319 ns) 3.043 ns F1_readADC_multimodes:inst2\|Equal2~0 2 COMB LC_X8_Y6_N3 11 " "Info: 2: + IC(2.016 ns) + CELL(0.319 ns) = 3.043 ns; Loc. = LC_X8_Y6_N3; Fanout = 11; COMB Node = 'F1_readADC_multimodes:inst2\|Equal2~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.335 ns" { AVG[2] F1_readADC_multimodes:inst2|Equal2~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.263 ns) + CELL(0.319 ns) 4.625 ns F1_readADC_multimodes:inst2\|SEL_RDCLK~1 3 COMB LC_X8_Y7_N7 2 " "Info: 3: + IC(1.263 ns) + CELL(0.319 ns) = 4.625 ns; Loc. = LC_X8_Y7_N7; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|SEL_RDCLK~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { F1_readADC_multimodes:inst2|Equal2~0 F1_readADC_multimodes:inst2|SEL_RDCLK~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.148 ns) + CELL(0.571 ns) 6.344 ns F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[2\]~2 4 COMB LC_X8_Y6_N2 2 " "Info: 4: + IC(1.148 ns) + CELL(0.571 ns) = 6.344 ns; Loc. = LC_X8_Y6_N2; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[2\]~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.719 ns" { F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.149 ns) + CELL(0.462 ns) 7.955 ns F1_readADC_multimodes:inst2\|Mux14~4 5 COMB LC_X9_Y8_N3 1 " "Info: 5: + IC(1.149 ns) + CELL(0.462 ns) = 7.955 ns; Loc. = LC_X9_Y8_N3; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.611 ns" { F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~4 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 332 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.155 ns) + CELL(0.462 ns) 9.572 ns F1_readADC_multimodes:inst2\|Mux14 6 COMB LC_X8_Y7_N9 1 " "Info: 6: + IC(1.155 ns) + CELL(0.462 ns) = 9.572 ns; Loc. = LC_X8_Y7_N9; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.617 ns" { F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 332 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.458 ns) + CELL(0.125 ns) 10.155 ns F1_readADC_multimodes:inst2\|ReadCLK~0 7 COMB LC_X8_Y7_N1 1 " "Info: 7: + IC(0.458 ns) + CELL(0.125 ns) = 10.155 ns; Loc. = LC_X8_Y7_N1; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 10.471 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 8 COMB LC_X8_Y7_N2 13 " "Info: 8: + IC(0.191 ns) + CELL(0.125 ns) = 10.471 ns; Loc. = LC_X8_Y7_N2; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.496 ns) + CELL(0.574 ns) 12.541 ns F1_readADC_multimodes:inst2\|CNVen_SHFT 9 REG LC_X5_Y8_N4 2 " "Info: 9: + IC(1.496 ns) + CELL(0.574 ns) = 12.541 ns; Loc. = LC_X5_Y8_N4; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.070 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 417 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.665 ns ( 29.22 % ) " "Info: Total cell delay = 3.665 ns ( 29.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.876 ns ( 70.78 % ) " "Info: Total interconnect delay = 8.876 ns ( 70.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "12.541 ns" { AVG[2] F1_readADC_multimodes:inst2|Equal2~0 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "12.541 ns" { AVG[2] {} AVG[2]~combout {} F1_readADC_multimodes:inst2|Equal2~0 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 {} F1_readADC_multimodes:inst2|Mux14~4 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 2.016ns 1.263ns 1.148ns 1.149ns 1.155ns 0.458ns 0.191ns 1.496ns } { 0.000ns 0.708ns 0.319ns 0.319ns 0.571ns 0.462ns 0.462ns 0.125ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.217 ns" { AVG[2] F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.217 ns" { AVG[2] {} AVG[2]~combout {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 0.000ns 1.932ns 0.432ns } { 0.000ns 0.708ns 0.571ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "12.541 ns" { AVG[2] F1_readADC_multimodes:inst2|Equal2~0 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "12.541 ns" { AVG[2] {} AVG[2]~combout {} F1_readADC_multimodes:inst2|Equal2~0 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 {} F1_readADC_multimodes:inst2|Mux14~4 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 2.016ns 1.263ns 1.148ns 1.149ns 1.155ns 0.458ns 0.191ns 1.496ns } { 0.000ns 0.708ns 0.319ns 0.319ns 0.571ns 0.462ns 0.462ns 0.125ns 0.125ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 417 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 453 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 417 -1 0 } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 453 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.769 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.769 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 1.594ns } { 0.000ns 0.175ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.217 ns" { AVG[2] F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.217 ns" { AVG[2] {} AVG[2]~combout {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 0.000ns 1.932ns 0.432ns } { 0.000ns 0.708ns 0.571ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "12.541 ns" { AVG[2] F1_readADC_multimodes:inst2|Equal2~0 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "12.541 ns" { AVG[2] {} AVG[2]~combout {} F1_readADC_multimodes:inst2|Equal2~0 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 {} F1_readADC_multimodes:inst2|Mux14~4 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 2.016ns 1.263ns 1.148ns 1.149ns 1.155ns 0.458ns 0.191ns 1.496ns } { 0.000ns 0.708ns 0.319ns 0.319ns 0.571ns 0.462ns 0.462ns 0.125ns 0.125ns 0.574ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SR\[2\] register F1_readADC_multimodes:inst2\|CNVen_SHFT register F1_readADC_multimodes:inst2\|T_CNVen_SHFT 46.93 MHz 21.308 ns Internal " "Info: Clock \"SR\[2\]\" has Internal fmax of 46.93 MHz between source register \"F1_readADC_multimodes:inst2\|CNVen_SHFT\" and destination register \"F1_readADC_multimodes:inst2\|T_CNVen_SHFT\" (period= 21.308 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.769 ns + Longest register register " "Info: + Longest register to register delay is 1.769 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADC_multimodes:inst2\|CNVen_SHFT 1 REG LC_X5_Y8_N4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y8_N4; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 417 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.594 ns) + CELL(0.175 ns) 1.769 ns F1_readADC_multimodes:inst2\|T_CNVen_SHFT 2 REG LC_X8_Y7_N3 2 " "Info: 2: + IC(1.594 ns) + CELL(0.175 ns) = 1.769 ns; Loc. = LC_X8_Y7_N3; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.769 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 453 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.175 ns ( 9.89 % ) " "Info: Total cell delay = 0.175 ns ( 9.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.594 ns ( 90.11 % ) " "Info: Total interconnect delay = 1.594 ns ( 90.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.769 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.769 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 1.594ns } { 0.000ns 0.175ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-8.442 ns - Smallest " "Info: - Smallest clock skew is -8.442 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[2\] destination 3.667 ns + Shortest register " "Info: + Shortest clock path from clock \"SR\[2\]\" to destination register is 3.667 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[2\] 1 CLK PIN_P9 19 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_P9; Fanout = 19; CLK Node = 'SR\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[2] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.491 ns) + CELL(0.462 ns) 2.661 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 2 COMB LC_X8_Y7_N2 13 " "Info: 2: + IC(1.491 ns) + CELL(0.462 ns) = 2.661 ns; Loc. = LC_X8_Y7_N2; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.953 ns" { SR[2] F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.432 ns) + CELL(0.574 ns) 3.667 ns F1_readADC_multimodes:inst2\|T_CNVen_SHFT 3 REG LC_X8_Y7_N3 2 " "Info: 3: + IC(0.432 ns) + CELL(0.574 ns) = 3.667 ns; Loc. = LC_X8_Y7_N3; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.006 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 453 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.744 ns ( 47.56 % ) " "Info: Total cell delay = 1.744 ns ( 47.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.923 ns ( 52.44 % ) " "Info: Total interconnect delay = 1.923 ns ( 52.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.667 ns" { SR[2] F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.667 ns" { SR[2] {} SR[2]~combout {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 0.000ns 1.491ns 0.432ns } { 0.000ns 0.708ns 0.462ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[2\] source 12.109 ns - Longest register " "Info: - Longest clock path from clock \"SR\[2\]\" to source register is 12.109 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[2\] 1 CLK PIN_P9 19 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_P9; Fanout = 19; CLK Node = 'SR\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[2] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.509 ns) + CELL(0.125 ns) 2.342 ns F1_readADC_multimodes:inst2\|Add3~2 2 COMB LC_X8_Y6_N1 3 " "Info: 2: + IC(1.509 ns) + CELL(0.125 ns) = 2.342 ns; Loc. = LC_X8_Y6_N1; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.634 ns" { SR[2] F1_readADC_multimodes:inst2|Add3~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 327 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.125 ns) 2.922 ns F1_readADC_multimodes:inst2\|Add2~1 3 COMB LC_X8_Y6_N0 1 " "Info: 3: + IC(0.455 ns) + CELL(0.125 ns) = 2.922 ns; Loc. = LC_X8_Y6_N0; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Add2~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.580 ns" { F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 323 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.146 ns) + CELL(0.125 ns) 4.193 ns F1_readADC_multimodes:inst2\|SEL_RDCLK~1 4 COMB LC_X8_Y7_N7 2 " "Info: 4: + IC(1.146 ns) + CELL(0.125 ns) = 4.193 ns; Loc. = LC_X8_Y7_N7; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|SEL_RDCLK~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.271 ns" { F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.148 ns) + CELL(0.571 ns) 5.912 ns F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[2\]~2 5 COMB LC_X8_Y6_N2 2 " "Info: 5: + IC(1.148 ns) + CELL(0.571 ns) = 5.912 ns; Loc. = LC_X8_Y6_N2; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[2\]~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.719 ns" { F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.149 ns) + CELL(0.462 ns) 7.523 ns F1_readADC_multimodes:inst2\|Mux14~4 6 COMB LC_X9_Y8_N3 1 " "Info: 6: + IC(1.149 ns) + CELL(0.462 ns) = 7.523 ns; Loc. = LC_X9_Y8_N3; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.611 ns" { F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~4 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 332 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.155 ns) + CELL(0.462 ns) 9.140 ns F1_readADC_multimodes:inst2\|Mux14 7 COMB LC_X8_Y7_N9 1 " "Info: 7: + IC(1.155 ns) + CELL(0.462 ns) = 9.140 ns; Loc. = LC_X8_Y7_N9; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.617 ns" { F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 332 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.458 ns) + CELL(0.125 ns) 9.723 ns F1_readADC_multimodes:inst2\|ReadCLK~0 8 COMB LC_X8_Y7_N1 1 " "Info: 8: + IC(0.458 ns) + CELL(0.125 ns) = 9.723 ns; Loc. = LC_X8_Y7_N1; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 10.039 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 9 COMB LC_X8_Y7_N2 13 " "Info: 9: + IC(0.191 ns) + CELL(0.125 ns) = 10.039 ns; Loc. = LC_X8_Y7_N2; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.496 ns) + CELL(0.574 ns) 12.109 ns F1_readADC_multimodes:inst2\|CNVen_SHFT 10 REG LC_X5_Y8_N4 2 " "Info: 10: + IC(1.496 ns) + CELL(0.574 ns) = 12.109 ns; Loc. = LC_X5_Y8_N4; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.070 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 417 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.402 ns ( 28.09 % ) " "Info: Total cell delay = 3.402 ns ( 28.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.707 ns ( 71.91 % ) " "Info: Total interconnect delay = 8.707 ns ( 71.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "12.109 ns" { SR[2] F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "12.109 ns" { SR[2] {} SR[2]~combout {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 {} F1_readADC_multimodes:inst2|Mux14~4 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 1.509ns 0.455ns 1.146ns 1.148ns 1.149ns 1.155ns 0.458ns 0.191ns 1.496ns } { 0.000ns 0.708ns 0.125ns 0.125ns 0.125ns 0.571ns 0.462ns 0.462ns 0.125ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.667 ns" { SR[2] F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.667 ns" { SR[2] {} SR[2]~combout {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 0.000ns 1.491ns 0.432ns } { 0.000ns 0.708ns 0.462ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "12.109 ns" { SR[2] F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "12.109 ns" { SR[2] {} SR[2]~combout {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 {} F1_readADC_multimodes:inst2|Mux14~4 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 1.509ns 0.455ns 1.146ns 1.148ns 1.149ns 1.155ns 0.458ns 0.191ns 1.496ns } { 0.000ns 0.708ns 0.125ns 0.125ns 0.125ns 0.571ns 0.462ns 0.462ns 0.125ns 0.125ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 417 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 453 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 417 -1 0 } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 453 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.769 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.769 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 1.594ns } { 0.000ns 0.175ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.667 ns" { SR[2] F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.667 ns" { SR[2] {} SR[2]~combout {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 0.000ns 1.491ns 0.432ns } { 0.000ns 0.708ns 0.462ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "12.109 ns" { SR[2] F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "12.109 ns" { SR[2] {} SR[2]~combout {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 {} F1_readADC_multimodes:inst2|Mux14~4 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 1.509ns 0.455ns 1.146ns 1.148ns 1.149ns 1.155ns 0.458ns 0.191ns 1.496ns } { 0.000ns 0.708ns 0.125ns 0.125ns 0.125ns 0.571ns 0.462ns 0.462ns 0.125ns 0.125ns 0.574ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "AVG\[0\] register F1_readADC_multimodes:inst2\|CNVen_SHFT register F1_readADC_multimodes:inst2\|T_CNVen_SHFT 48.78 MHz 20.502 ns Internal " "Info: Clock \"AVG\[0\]\" has Internal fmax of 48.78 MHz between source register \"F1_readADC_multimodes:inst2\|CNVen_SHFT\" and destination register \"F1_readADC_multimodes:inst2\|T_CNVen_SHFT\" (period= 20.502 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.769 ns + Longest register register " "Info: + Longest register to register delay is 1.769 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADC_multimodes:inst2\|CNVen_SHFT 1 REG LC_X5_Y8_N4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y8_N4; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 417 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.594 ns) + CELL(0.175 ns) 1.769 ns F1_readADC_multimodes:inst2\|T_CNVen_SHFT 2 REG LC_X8_Y7_N3 2 " "Info: 2: + IC(1.594 ns) + CELL(0.175 ns) = 1.769 ns; Loc. = LC_X8_Y7_N3; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.769 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 453 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.175 ns ( 9.89 % ) " "Info: Total cell delay = 0.175 ns ( 9.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.594 ns ( 90.11 % ) " "Info: Total interconnect delay = 1.594 ns ( 90.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.769 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.769 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 1.594ns } { 0.000ns 0.175ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-8.039 ns - Smallest " "Info: - Smallest clock skew is -8.039 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[0\] destination 5.330 ns + Shortest register " "Info: + Shortest clock path from clock \"AVG\[0\]\" to destination register is 5.330 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[0\] 1 CLK PIN_V5 19 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_V5; Fanout = 19; CLK Node = 'AVG\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[0] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.847 ns) + CELL(0.125 ns) 2.680 ns F1_readADC_multimodes:inst2\|Add0~0 2 COMB LC_X8_Y6_N6 13 " "Info: 2: + IC(1.847 ns) + CELL(0.125 ns) = 2.680 ns; Loc. = LC_X8_Y6_N6; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Add0~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.972 ns" { AVG[0] F1_readADC_multimodes:inst2|Add0~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.325 ns) + CELL(0.319 ns) 4.324 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 3 COMB LC_X8_Y7_N2 13 " "Info: 3: + IC(1.325 ns) + CELL(0.319 ns) = 4.324 ns; Loc. = LC_X8_Y7_N2; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.644 ns" { F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.432 ns) + CELL(0.574 ns) 5.330 ns F1_readADC_multimodes:inst2\|T_CNVen_SHFT 4 REG LC_X8_Y7_N3 2 " "Info: 4: + IC(0.432 ns) + CELL(0.574 ns) = 5.330 ns; Loc. = LC_X8_Y7_N3; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.006 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 453 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.726 ns ( 32.38 % ) " "Info: Total cell delay = 1.726 ns ( 32.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.604 ns ( 67.62 % ) " "Info: Total interconnect delay = 3.604 ns ( 67.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.330 ns" { AVG[0] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.330 ns" { AVG[0] {} AVG[0]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 0.000ns 1.847ns 1.325ns 0.432ns } { 0.000ns 0.708ns 0.125ns 0.319ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[0\] source 13.369 ns - Longest register " "Info: - Longest clock path from clock \"AVG\[0\]\" to source register is 13.369 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[0\] 1 CLK PIN_V5 19 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_V5; Fanout = 19; CLK Node = 'AVG\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[0] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.845 ns) + CELL(0.125 ns) 2.678 ns F1_readADC_multimodes:inst2\|Add3~0 2 COMB LC_X8_Y6_N9 2 " "Info: 2: + IC(1.845 ns) + CELL(0.125 ns) = 2.678 ns; Loc. = LC_X8_Y6_N9; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.970 ns" { AVG[0] F1_readADC_multimodes:inst2|Add3~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 327 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.462 ns) 3.602 ns F1_readADC_multimodes:inst2\|Add3~2 3 COMB LC_X8_Y6_N1 3 " "Info: 3: + IC(0.462 ns) + CELL(0.462 ns) = 3.602 ns; Loc. = LC_X8_Y6_N1; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.924 ns" { F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 327 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.125 ns) 4.182 ns F1_readADC_multimodes:inst2\|Add2~1 4 COMB LC_X8_Y6_N0 1 " "Info: 4: + IC(0.455 ns) + CELL(0.125 ns) = 4.182 ns; Loc. = LC_X8_Y6_N0; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Add2~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.580 ns" { F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 323 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.146 ns) + CELL(0.125 ns) 5.453 ns F1_readADC_multimodes:inst2\|SEL_RDCLK~1 5 COMB LC_X8_Y7_N7 2 " "Info: 5: + IC(1.146 ns) + CELL(0.125 ns) = 5.453 ns; Loc. = LC_X8_Y7_N7; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|SEL_RDCLK~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.271 ns" { F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.148 ns) + CELL(0.571 ns) 7.172 ns F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[2\]~2 6 COMB LC_X8_Y6_N2 2 " "Info: 6: + IC(1.148 ns) + CELL(0.571 ns) = 7.172 ns; Loc. = LC_X8_Y6_N2; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[2\]~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.719 ns" { F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.149 ns) + CELL(0.462 ns) 8.783 ns F1_readADC_multimodes:inst2\|Mux14~4 7 COMB LC_X9_Y8_N3 1 " "Info: 7: + IC(1.149 ns) + CELL(0.462 ns) = 8.783 ns; Loc. = LC_X9_Y8_N3; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.611 ns" { F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~4 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 332 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.155 ns) + CELL(0.462 ns) 10.400 ns F1_readADC_multimodes:inst2\|Mux14 8 COMB LC_X8_Y7_N9 1 " "Info: 8: + IC(1.155 ns) + CELL(0.462 ns) = 10.400 ns; Loc. = LC_X8_Y7_N9; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.617 ns" { F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 332 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.458 ns) + CELL(0.125 ns) 10.983 ns F1_readADC_multimodes:inst2\|ReadCLK~0 9 COMB LC_X8_Y7_N1 1 " "Info: 9: + IC(0.458 ns) + CELL(0.125 ns) = 10.983 ns; Loc. = LC_X8_Y7_N1; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 11.299 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 10 COMB LC_X8_Y7_N2 13 " "Info: 10: + IC(0.191 ns) + CELL(0.125 ns) = 11.299 ns; Loc. = LC_X8_Y7_N2; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.496 ns) + CELL(0.574 ns) 13.369 ns F1_readADC_multimodes:inst2\|CNVen_SHFT 11 REG LC_X5_Y8_N4 2 " "Info: 11: + IC(1.496 ns) + CELL(0.574 ns) = 13.369 ns; Loc. = LC_X5_Y8_N4; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.070 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 417 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.864 ns ( 28.90 % ) " "Info: Total cell delay = 3.864 ns ( 28.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.505 ns ( 71.10 % ) " "Info: Total interconnect delay = 9.505 ns ( 71.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "13.369 ns" { AVG[0] F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "13.369 ns" { AVG[0] {} AVG[0]~combout {} F1_readADC_multimodes:inst2|Add3~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 {} F1_readADC_multimodes:inst2|Mux14~4 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 1.845ns 0.462ns 0.455ns 1.146ns 1.148ns 1.149ns 1.155ns 0.458ns 0.191ns 1.496ns } { 0.000ns 0.708ns 0.125ns 0.462ns 0.125ns 0.125ns 0.571ns 0.462ns 0.462ns 0.125ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.330 ns" { AVG[0] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.330 ns" { AVG[0] {} AVG[0]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 0.000ns 1.847ns 1.325ns 0.432ns } { 0.000ns 0.708ns 0.125ns 0.319ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "13.369 ns" { AVG[0] F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "13.369 ns" { AVG[0] {} AVG[0]~combout {} F1_readADC_multimodes:inst2|Add3~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 {} F1_readADC_multimodes:inst2|Mux14~4 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 1.845ns 0.462ns 0.455ns 1.146ns 1.148ns 1.149ns 1.155ns 0.458ns 0.191ns 1.496ns } { 0.000ns 0.708ns 0.125ns 0.462ns 0.125ns 0.125ns 0.571ns 0.462ns 0.462ns 0.125ns 0.125ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 417 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 453 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 417 -1 0 } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 453 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.769 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.769 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 1.594ns } { 0.000ns 0.175ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.330 ns" { AVG[0] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.330 ns" { AVG[0] {} AVG[0]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 0.000ns 1.847ns 1.325ns 0.432ns } { 0.000ns 0.708ns 0.125ns 0.319ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "13.369 ns" { AVG[0] F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "13.369 ns" { AVG[0] {} AVG[0]~combout {} F1_readADC_multimodes:inst2|Add3~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 {} F1_readADC_multimodes:inst2|Mux14~4 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 1.845ns 0.462ns 0.455ns 1.146ns 1.148ns 1.149ns 1.155ns 0.458ns 0.191ns 1.496ns } { 0.000ns 0.708ns 0.125ns 0.462ns 0.125ns 0.125ns 0.571ns 0.462ns 0.462ns 0.125ns 0.125ns 0.574ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "AVG\[1\] register F1_readADC_multimodes:inst2\|CNVen_SHFT register F1_readADC_multimodes:inst2\|T_CNVen_SHFT 47.8 MHz 20.922 ns Internal " "Info: Clock \"AVG\[1\]\" has Internal fmax of 47.8 MHz between source register \"F1_readADC_multimodes:inst2\|CNVen_SHFT\" and destination register \"F1_readADC_multimodes:inst2\|T_CNVen_SHFT\" (period= 20.922 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.769 ns + Longest register register " "Info: + Longest register to register delay is 1.769 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADC_multimodes:inst2\|CNVen_SHFT 1 REG LC_X5_Y8_N4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y8_N4; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 417 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.594 ns) + CELL(0.175 ns) 1.769 ns F1_readADC_multimodes:inst2\|T_CNVen_SHFT 2 REG LC_X8_Y7_N3 2 " "Info: 2: + IC(1.594 ns) + CELL(0.175 ns) = 1.769 ns; Loc. = LC_X8_Y7_N3; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.769 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 453 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.175 ns ( 9.89 % ) " "Info: Total cell delay = 0.175 ns ( 9.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.594 ns ( 90.11 % ) " "Info: Total interconnect delay = 1.594 ns ( 90.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.769 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.769 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 1.594ns } { 0.000ns 0.175ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-8.249 ns - Smallest " "Info: - Smallest clock skew is -8.249 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[1\] destination 5.767 ns + Shortest register " "Info: + Shortest clock path from clock \"AVG\[1\]\" to destination register is 5.767 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns AVG\[1\] 1 CLK PIN_K6 20 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_K6; Fanout = 20; CLK Node = 'AVG\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[1] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.071 ns) + CELL(0.319 ns) 3.117 ns F1_readADC_multimodes:inst2\|Add0~0 2 COMB LC_X8_Y6_N6 13 " "Info: 2: + IC(2.071 ns) + CELL(0.319 ns) = 3.117 ns; Loc. = LC_X8_Y6_N6; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Add0~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.390 ns" { AVG[1] F1_readADC_multimodes:inst2|Add0~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.325 ns) + CELL(0.319 ns) 4.761 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 3 COMB LC_X8_Y7_N2 13 " "Info: 3: + IC(1.325 ns) + CELL(0.319 ns) = 4.761 ns; Loc. = LC_X8_Y7_N2; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.644 ns" { F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.432 ns) + CELL(0.574 ns) 5.767 ns F1_readADC_multimodes:inst2\|T_CNVen_SHFT 4 REG LC_X8_Y7_N3 2 " "Info: 4: + IC(0.432 ns) + CELL(0.574 ns) = 5.767 ns; Loc. = LC_X8_Y7_N3; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.006 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 453 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.939 ns ( 33.62 % ) " "Info: Total cell delay = 1.939 ns ( 33.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.828 ns ( 66.38 % ) " "Info: Total interconnect delay = 3.828 ns ( 66.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.767 ns" { AVG[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.767 ns" { AVG[1] {} AVG[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 0.000ns 2.071ns 1.325ns 0.432ns } { 0.000ns 0.727ns 0.319ns 0.319ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[1\] source 14.016 ns - Longest register " "Info: - Longest clock path from clock \"AVG\[1\]\" to source register is 14.016 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns AVG\[1\] 1 CLK PIN_K6 20 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_K6; Fanout = 20; CLK Node = 'AVG\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[1] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.027 ns) + CELL(0.571 ns) 3.325 ns F1_readADC_multimodes:inst2\|Add3~0 2 COMB LC_X8_Y6_N9 2 " "Info: 2: + IC(2.027 ns) + CELL(0.571 ns) = 3.325 ns; Loc. = LC_X8_Y6_N9; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.598 ns" { AVG[1] F1_readADC_multimodes:inst2|Add3~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 327 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.462 ns) 4.249 ns F1_readADC_multimodes:inst2\|Add3~2 3 COMB LC_X8_Y6_N1 3 " "Info: 3: + IC(0.462 ns) + CELL(0.462 ns) = 4.249 ns; Loc. = LC_X8_Y6_N1; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.924 ns" { F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 327 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.125 ns) 4.829 ns F1_readADC_multimodes:inst2\|Add2~1 4 COMB LC_X8_Y6_N0 1 " "Info: 4: + IC(0.455 ns) + CELL(0.125 ns) = 4.829 ns; Loc. = LC_X8_Y6_N0; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Add2~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.580 ns" { F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 323 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.146 ns) + CELL(0.125 ns) 6.100 ns F1_readADC_multimodes:inst2\|SEL_RDCLK~1 5 COMB LC_X8_Y7_N7 2 " "Info: 5: + IC(1.146 ns) + CELL(0.125 ns) = 6.100 ns; Loc. = LC_X8_Y7_N7; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|SEL_RDCLK~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.271 ns" { F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.148 ns) + CELL(0.571 ns) 7.819 ns F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[2\]~2 6 COMB LC_X8_Y6_N2 2 " "Info: 6: + IC(1.148 ns) + CELL(0.571 ns) = 7.819 ns; Loc. = LC_X8_Y6_N2; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[2\]~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.719 ns" { F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.149 ns) + CELL(0.462 ns) 9.430 ns F1_readADC_multimodes:inst2\|Mux14~4 7 COMB LC_X9_Y8_N3 1 " "Info: 7: + IC(1.149 ns) + CELL(0.462 ns) = 9.430 ns; Loc. = LC_X9_Y8_N3; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.611 ns" { F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~4 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 332 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.155 ns) + CELL(0.462 ns) 11.047 ns F1_readADC_multimodes:inst2\|Mux14 8 COMB LC_X8_Y7_N9 1 " "Info: 8: + IC(1.155 ns) + CELL(0.462 ns) = 11.047 ns; Loc. = LC_X8_Y7_N9; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.617 ns" { F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 332 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.458 ns) + CELL(0.125 ns) 11.630 ns F1_readADC_multimodes:inst2\|ReadCLK~0 9 COMB LC_X8_Y7_N1 1 " "Info: 9: + IC(0.458 ns) + CELL(0.125 ns) = 11.630 ns; Loc. = LC_X8_Y7_N1; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 11.946 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 10 COMB LC_X8_Y7_N2 13 " "Info: 10: + IC(0.191 ns) + CELL(0.125 ns) = 11.946 ns; Loc. = LC_X8_Y7_N2; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.496 ns) + CELL(0.574 ns) 14.016 ns F1_readADC_multimodes:inst2\|CNVen_SHFT 11 REG LC_X5_Y8_N4 2 " "Info: 11: + IC(1.496 ns) + CELL(0.574 ns) = 14.016 ns; Loc. = LC_X5_Y8_N4; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.070 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 417 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.329 ns ( 30.89 % ) " "Info: Total cell delay = 4.329 ns ( 30.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.687 ns ( 69.11 % ) " "Info: Total interconnect delay = 9.687 ns ( 69.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "14.016 ns" { AVG[1] F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "14.016 ns" { AVG[1] {} AVG[1]~combout {} F1_readADC_multimodes:inst2|Add3~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 {} F1_readADC_multimodes:inst2|Mux14~4 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 2.027ns 0.462ns 0.455ns 1.146ns 1.148ns 1.149ns 1.155ns 0.458ns 0.191ns 1.496ns } { 0.000ns 0.727ns 0.571ns 0.462ns 0.125ns 0.125ns 0.571ns 0.462ns 0.462ns 0.125ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.767 ns" { AVG[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.767 ns" { AVG[1] {} AVG[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 0.000ns 2.071ns 1.325ns 0.432ns } { 0.000ns 0.727ns 0.319ns 0.319ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "14.016 ns" { AVG[1] F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "14.016 ns" { AVG[1] {} AVG[1]~combout {} F1_readADC_multimodes:inst2|Add3~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 {} F1_readADC_multimodes:inst2|Mux14~4 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 2.027ns 0.462ns 0.455ns 1.146ns 1.148ns 1.149ns 1.155ns 0.458ns 0.191ns 1.496ns } { 0.000ns 0.727ns 0.571ns 0.462ns 0.125ns 0.125ns 0.571ns 0.462ns 0.462ns 0.125ns 0.125ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 417 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 453 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 417 -1 0 } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 453 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.769 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.769 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 1.594ns } { 0.000ns 0.175ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.767 ns" { AVG[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.767 ns" { AVG[1] {} AVG[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 0.000ns 2.071ns 1.325ns 0.432ns } { 0.000ns 0.727ns 0.319ns 0.319ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "14.016 ns" { AVG[1] F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "14.016 ns" { AVG[1] {} AVG[1]~combout {} F1_readADC_multimodes:inst2|Add3~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 {} F1_readADC_multimodes:inst2|Mux14~4 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 2.027ns 0.462ns 0.455ns 1.146ns 1.148ns 1.149ns 1.155ns 0.458ns 0.191ns 1.496ns } { 0.000ns 0.727ns 0.571ns 0.462ns 0.125ns 0.125ns 0.571ns 0.462ns 0.462ns 0.125ns 0.125ns 0.574ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SR\[0\] register F1_readADC_multimodes:inst2\|CNVen_SHFT register F1_readADC_multimodes:inst2\|T_CNVen_SHFT 48.75 MHz 20.514 ns Internal " "Info: Clock \"SR\[0\]\" has Internal fmax of 48.75 MHz between source register \"F1_readADC_multimodes:inst2\|CNVen_SHFT\" and destination register \"F1_readADC_multimodes:inst2\|T_CNVen_SHFT\" (period= 20.514 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.769 ns + Longest register register " "Info: + Longest register to register delay is 1.769 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADC_multimodes:inst2\|CNVen_SHFT 1 REG LC_X5_Y8_N4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y8_N4; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 417 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.594 ns) + CELL(0.175 ns) 1.769 ns F1_readADC_multimodes:inst2\|T_CNVen_SHFT 2 REG LC_X8_Y7_N3 2 " "Info: 2: + IC(1.594 ns) + CELL(0.175 ns) = 1.769 ns; Loc. = LC_X8_Y7_N3; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.769 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 453 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.175 ns ( 9.89 % ) " "Info: Total cell delay = 0.175 ns ( 9.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.594 ns ( 90.11 % ) " "Info: Total interconnect delay = 1.594 ns ( 90.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.769 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.769 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 1.594ns } { 0.000ns 0.175ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-8.045 ns - Smallest " "Info: - Smallest clock skew is -8.045 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[0\] destination 5.307 ns + Shortest register " "Info: + Shortest clock path from clock \"SR\[0\]\" to destination register is 5.307 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[0\] 1 CLK PIN_R9 17 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_R9; Fanout = 17; CLK Node = 'SR\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[0] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.487 ns) + CELL(0.462 ns) 2.657 ns F1_readADC_multimodes:inst2\|Add0~0 2 COMB LC_X8_Y6_N6 13 " "Info: 2: + IC(1.487 ns) + CELL(0.462 ns) = 2.657 ns; Loc. = LC_X8_Y6_N6; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Add0~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.949 ns" { SR[0] F1_readADC_multimodes:inst2|Add0~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.325 ns) + CELL(0.319 ns) 4.301 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 3 COMB LC_X8_Y7_N2 13 " "Info: 3: + IC(1.325 ns) + CELL(0.319 ns) = 4.301 ns; Loc. = LC_X8_Y7_N2; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.644 ns" { F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.432 ns) + CELL(0.574 ns) 5.307 ns F1_readADC_multimodes:inst2\|T_CNVen_SHFT 4 REG LC_X8_Y7_N3 2 " "Info: 4: + IC(0.432 ns) + CELL(0.574 ns) = 5.307 ns; Loc. = LC_X8_Y7_N3; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.006 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 453 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.063 ns ( 38.87 % ) " "Info: Total cell delay = 2.063 ns ( 38.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.244 ns ( 61.13 % ) " "Info: Total interconnect delay = 3.244 ns ( 61.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.307 ns" { SR[0] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.307 ns" { SR[0] {} SR[0]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 0.000ns 1.487ns 1.325ns 0.432ns } { 0.000ns 0.708ns 0.462ns 0.319ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[0\] source 13.352 ns - Longest register " "Info: - Longest clock path from clock \"SR\[0\]\" to source register is 13.352 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[0\] 1 CLK PIN_R9 17 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_R9; Fanout = 17; CLK Node = 'SR\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[0] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.491 ns) + CELL(0.462 ns) 2.661 ns F1_readADC_multimodes:inst2\|Add3~0 2 COMB LC_X8_Y6_N9 2 " "Info: 2: + IC(1.491 ns) + CELL(0.462 ns) = 2.661 ns; Loc. = LC_X8_Y6_N9; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.953 ns" { SR[0] F1_readADC_multimodes:inst2|Add3~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 327 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.462 ns) 3.585 ns F1_readADC_multimodes:inst2\|Add3~2 3 COMB LC_X8_Y6_N1 3 " "Info: 3: + IC(0.462 ns) + CELL(0.462 ns) = 3.585 ns; Loc. = LC_X8_Y6_N1; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.924 ns" { F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 327 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.125 ns) 4.165 ns F1_readADC_multimodes:inst2\|Add2~1 4 COMB LC_X8_Y6_N0 1 " "Info: 4: + IC(0.455 ns) + CELL(0.125 ns) = 4.165 ns; Loc. = LC_X8_Y6_N0; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Add2~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.580 ns" { F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 323 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.146 ns) + CELL(0.125 ns) 5.436 ns F1_readADC_multimodes:inst2\|SEL_RDCLK~1 5 COMB LC_X8_Y7_N7 2 " "Info: 5: + IC(1.146 ns) + CELL(0.125 ns) = 5.436 ns; Loc. = LC_X8_Y7_N7; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|SEL_RDCLK~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.271 ns" { F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.148 ns) + CELL(0.571 ns) 7.155 ns F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[2\]~2 6 COMB LC_X8_Y6_N2 2 " "Info: 6: + IC(1.148 ns) + CELL(0.571 ns) = 7.155 ns; Loc. = LC_X8_Y6_N2; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[2\]~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.719 ns" { F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.149 ns) + CELL(0.462 ns) 8.766 ns F1_readADC_multimodes:inst2\|Mux14~4 7 COMB LC_X9_Y8_N3 1 " "Info: 7: + IC(1.149 ns) + CELL(0.462 ns) = 8.766 ns; Loc. = LC_X9_Y8_N3; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.611 ns" { F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~4 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 332 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.155 ns) + CELL(0.462 ns) 10.383 ns F1_readADC_multimodes:inst2\|Mux14 8 COMB LC_X8_Y7_N9 1 " "Info: 8: + IC(1.155 ns) + CELL(0.462 ns) = 10.383 ns; Loc. = LC_X8_Y7_N9; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.617 ns" { F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 332 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.458 ns) + CELL(0.125 ns) 10.966 ns F1_readADC_multimodes:inst2\|ReadCLK~0 9 COMB LC_X8_Y7_N1 1 " "Info: 9: + IC(0.458 ns) + CELL(0.125 ns) = 10.966 ns; Loc. = LC_X8_Y7_N1; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 11.282 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 10 COMB LC_X8_Y7_N2 13 " "Info: 10: + IC(0.191 ns) + CELL(0.125 ns) = 11.282 ns; Loc. = LC_X8_Y7_N2; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.496 ns) + CELL(0.574 ns) 13.352 ns F1_readADC_multimodes:inst2\|CNVen_SHFT 11 REG LC_X5_Y8_N4 2 " "Info: 11: + IC(1.496 ns) + CELL(0.574 ns) = 13.352 ns; Loc. = LC_X5_Y8_N4; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.070 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 417 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.201 ns ( 31.46 % ) " "Info: Total cell delay = 4.201 ns ( 31.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.151 ns ( 68.54 % ) " "Info: Total interconnect delay = 9.151 ns ( 68.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "13.352 ns" { SR[0] F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "13.352 ns" { SR[0] {} SR[0]~combout {} F1_readADC_multimodes:inst2|Add3~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 {} F1_readADC_multimodes:inst2|Mux14~4 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 1.491ns 0.462ns 0.455ns 1.146ns 1.148ns 1.149ns 1.155ns 0.458ns 0.191ns 1.496ns } { 0.000ns 0.708ns 0.462ns 0.462ns 0.125ns 0.125ns 0.571ns 0.462ns 0.462ns 0.125ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.307 ns" { SR[0] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.307 ns" { SR[0] {} SR[0]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 0.000ns 1.487ns 1.325ns 0.432ns } { 0.000ns 0.708ns 0.462ns 0.319ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "13.352 ns" { SR[0] F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "13.352 ns" { SR[0] {} SR[0]~combout {} F1_readADC_multimodes:inst2|Add3~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 {} F1_readADC_multimodes:inst2|Mux14~4 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 1.491ns 0.462ns 0.455ns 1.146ns 1.148ns 1.149ns 1.155ns 0.458ns 0.191ns 1.496ns } { 0.000ns 0.708ns 0.462ns 0.462ns 0.125ns 0.125ns 0.571ns 0.462ns 0.462ns 0.125ns 0.125ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 417 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 453 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 417 -1 0 } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 453 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.769 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.769 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 1.594ns } { 0.000ns 0.175ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.307 ns" { SR[0] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.307 ns" { SR[0] {} SR[0]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 0.000ns 1.487ns 1.325ns 0.432ns } { 0.000ns 0.708ns 0.462ns 0.319ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "13.352 ns" { SR[0] F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "13.352 ns" { SR[0] {} SR[0]~combout {} F1_readADC_multimodes:inst2|Add3~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 {} F1_readADC_multimodes:inst2|Mux14~4 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 1.491ns 0.462ns 0.455ns 1.146ns 1.148ns 1.149ns 1.155ns 0.458ns 0.191ns 1.496ns } { 0.000ns 0.708ns 0.462ns 0.462ns 0.125ns 0.125ns 0.571ns 0.462ns 0.462ns 0.125ns 0.125ns 0.574ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SR\[1\] register F1_readADC_multimodes:inst2\|CNVen_SHFT register F1_readADC_multimodes:inst2\|T_CNVen_SHFT 49.21 MHz 20.322 ns Internal " "Info: Clock \"SR\[1\]\" has Internal fmax of 49.21 MHz between source register \"F1_readADC_multimodes:inst2\|CNVen_SHFT\" and destination register \"F1_readADC_multimodes:inst2\|T_CNVen_SHFT\" (period= 20.322 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.769 ns + Longest register register " "Info: + Longest register to register delay is 1.769 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADC_multimodes:inst2\|CNVen_SHFT 1 REG LC_X5_Y8_N4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y8_N4; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 417 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.594 ns) + CELL(0.175 ns) 1.769 ns F1_readADC_multimodes:inst2\|T_CNVen_SHFT 2 REG LC_X8_Y7_N3 2 " "Info: 2: + IC(1.594 ns) + CELL(0.175 ns) = 1.769 ns; Loc. = LC_X8_Y7_N3; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.769 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 453 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.175 ns ( 9.89 % ) " "Info: Total cell delay = 0.175 ns ( 9.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.594 ns ( 90.11 % ) " "Info: Total interconnect delay = 1.594 ns ( 90.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.769 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.769 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 1.594ns } { 0.000ns 0.175ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-7.949 ns - Smallest " "Info: - Smallest clock skew is -7.949 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[1\] destination 6.234 ns + Shortest register " "Info: + Shortest clock path from clock \"SR\[1\]\" to destination register is 6.234 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[1\] 1 CLK PIN_K15 15 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_K15; Fanout = 15; CLK Node = 'SR\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[1] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.305 ns) + CELL(0.571 ns) 3.584 ns F1_readADC_multimodes:inst2\|Add0~0 2 COMB LC_X8_Y6_N6 13 " "Info: 2: + IC(2.305 ns) + CELL(0.571 ns) = 3.584 ns; Loc. = LC_X8_Y6_N6; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Add0~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.876 ns" { SR[1] F1_readADC_multimodes:inst2|Add0~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.325 ns) + CELL(0.319 ns) 5.228 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 3 COMB LC_X8_Y7_N2 13 " "Info: 3: + IC(1.325 ns) + CELL(0.319 ns) = 5.228 ns; Loc. = LC_X8_Y7_N2; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.644 ns" { F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.432 ns) + CELL(0.574 ns) 6.234 ns F1_readADC_multimodes:inst2\|T_CNVen_SHFT 4 REG LC_X8_Y7_N3 2 " "Info: 4: + IC(0.432 ns) + CELL(0.574 ns) = 6.234 ns; Loc. = LC_X8_Y7_N3; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.006 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 453 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.172 ns ( 34.84 % ) " "Info: Total cell delay = 2.172 ns ( 34.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.062 ns ( 65.16 % ) " "Info: Total interconnect delay = 4.062 ns ( 65.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.234 ns" { SR[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.234 ns" { SR[1] {} SR[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 0.000ns 2.305ns 1.325ns 0.432ns } { 0.000ns 0.708ns 0.571ns 0.319ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[1\] source 14.183 ns - Longest register " "Info: - Longest clock path from clock \"SR\[1\]\" to source register is 14.183 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[1\] 1 CLK PIN_K15 15 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_K15; Fanout = 15; CLK Node = 'SR\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[1] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.305 ns) + CELL(0.571 ns) 3.584 ns F1_readADC_multimodes:inst2\|Add0~0 2 COMB LC_X8_Y6_N6 13 " "Info: 2: + IC(2.305 ns) + CELL(0.571 ns) = 3.584 ns; Loc. = LC_X8_Y6_N6; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Add0~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.876 ns" { SR[1] F1_readADC_multimodes:inst2|Add0~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.513 ns) + CELL(0.319 ns) 4.416 ns F1_readADC_multimodes:inst2\|Add3~2 3 COMB LC_X8_Y6_N1 3 " "Info: 3: + IC(0.513 ns) + CELL(0.319 ns) = 4.416 ns; Loc. = LC_X8_Y6_N1; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.832 ns" { F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Add3~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 327 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.125 ns) 4.996 ns F1_readADC_multimodes:inst2\|Add2~1 4 COMB LC_X8_Y6_N0 1 " "Info: 4: + IC(0.455 ns) + CELL(0.125 ns) = 4.996 ns; Loc. = LC_X8_Y6_N0; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Add2~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.580 ns" { F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 323 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.146 ns) + CELL(0.125 ns) 6.267 ns F1_readADC_multimodes:inst2\|SEL_RDCLK~1 5 COMB LC_X8_Y7_N7 2 " "Info: 5: + IC(1.146 ns) + CELL(0.125 ns) = 6.267 ns; Loc. = LC_X8_Y7_N7; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|SEL_RDCLK~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.271 ns" { F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.148 ns) + CELL(0.571 ns) 7.986 ns F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[2\]~2 6 COMB LC_X8_Y6_N2 2 " "Info: 6: + IC(1.148 ns) + CELL(0.571 ns) = 7.986 ns; Loc. = LC_X8_Y6_N2; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[2\]~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.719 ns" { F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.149 ns) + CELL(0.462 ns) 9.597 ns F1_readADC_multimodes:inst2\|Mux14~4 7 COMB LC_X9_Y8_N3 1 " "Info: 7: + IC(1.149 ns) + CELL(0.462 ns) = 9.597 ns; Loc. = LC_X9_Y8_N3; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.611 ns" { F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~4 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 332 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.155 ns) + CELL(0.462 ns) 11.214 ns F1_readADC_multimodes:inst2\|Mux14 8 COMB LC_X8_Y7_N9 1 " "Info: 8: + IC(1.155 ns) + CELL(0.462 ns) = 11.214 ns; Loc. = LC_X8_Y7_N9; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.617 ns" { F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 332 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.458 ns) + CELL(0.125 ns) 11.797 ns F1_readADC_multimodes:inst2\|ReadCLK~0 9 COMB LC_X8_Y7_N1 1 " "Info: 9: + IC(0.458 ns) + CELL(0.125 ns) = 11.797 ns; Loc. = LC_X8_Y7_N1; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 12.113 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 10 COMB LC_X8_Y7_N2 13 " "Info: 10: + IC(0.191 ns) + CELL(0.125 ns) = 12.113 ns; Loc. = LC_X8_Y7_N2; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.496 ns) + CELL(0.574 ns) 14.183 ns F1_readADC_multimodes:inst2\|CNVen_SHFT 11 REG LC_X5_Y8_N4 2 " "Info: 11: + IC(1.496 ns) + CELL(0.574 ns) = 14.183 ns; Loc. = LC_X5_Y8_N4; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.070 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 417 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.167 ns ( 29.38 % ) " "Info: Total cell delay = 4.167 ns ( 29.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.016 ns ( 70.62 % ) " "Info: Total interconnect delay = 10.016 ns ( 70.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "14.183 ns" { SR[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "14.183 ns" { SR[1] {} SR[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 {} F1_readADC_multimodes:inst2|Mux14~4 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 2.305ns 0.513ns 0.455ns 1.146ns 1.148ns 1.149ns 1.155ns 0.458ns 0.191ns 1.496ns } { 0.000ns 0.708ns 0.571ns 0.319ns 0.125ns 0.125ns 0.571ns 0.462ns 0.462ns 0.125ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.234 ns" { SR[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.234 ns" { SR[1] {} SR[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 0.000ns 2.305ns 1.325ns 0.432ns } { 0.000ns 0.708ns 0.571ns 0.319ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "14.183 ns" { SR[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "14.183 ns" { SR[1] {} SR[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 {} F1_readADC_multimodes:inst2|Mux14~4 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 2.305ns 0.513ns 0.455ns 1.146ns 1.148ns 1.149ns 1.155ns 0.458ns 0.191ns 1.496ns } { 0.000ns 0.708ns 0.571ns 0.319ns 0.125ns 0.125ns 0.571ns 0.462ns 0.462ns 0.125ns 0.125ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 417 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 453 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 417 -1 0 } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 453 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.769 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.769 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 1.594ns } { 0.000ns 0.175ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.234 ns" { SR[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.234 ns" { SR[1] {} SR[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 0.000ns 2.305ns 1.325ns 0.432ns } { 0.000ns 0.708ns 0.571ns 0.319ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "14.183 ns" { SR[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "14.183 ns" { SR[1] {} SR[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 {} F1_readADC_multimodes:inst2|Mux14~4 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 2.305ns 0.513ns 0.455ns 1.146ns 1.148ns 1.149ns 1.155ns 0.458ns 0.191ns 1.496ns } { 0.000ns 0.708ns 0.571ns 0.319ns 0.125ns 0.125ns 0.571ns 0.462ns 0.462ns 0.125ns 0.125ns 0.574ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "MCLK register F20_EmulateADC:inst1\|BUSY_on register F1_readADC_multimodes:inst2\|sBUSYR 82.43 MHz 12.131 ns Internal " "Info: Clock \"MCLK\" has Internal fmax of 82.43 MHz between source register \"F20_EmulateADC:inst1\|BUSY_on\" and destination register \"F1_readADC_multimodes:inst2\|sBUSYR\" (period= 12.131 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.849 ns + Longest register register " "Info: + Longest register to register delay is 1.849 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F20_EmulateADC:inst1\|BUSY_on 1 REG LC_X4_Y6_N7 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y6_N7; Fanout = 10; REG Node = 'F20_EmulateADC:inst1\|BUSY_on'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F20_EmulateADC:inst1|BUSY_on } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.674 ns) + CELL(0.175 ns) 1.849 ns F1_readADC_multimodes:inst2\|sBUSYR 2 REG LC_X7_Y8_N9 2 " "Info: 2: + IC(1.674 ns) + CELL(0.175 ns) = 1.849 ns; Loc. = LC_X7_Y8_N9; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|sBUSYR'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.849 ns" { F20_EmulateADC:inst1|BUSY_on F1_readADC_multimodes:inst2|sBUSYR } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.175 ns ( 9.46 % ) " "Info: Total cell delay = 0.175 ns ( 9.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.674 ns ( 90.54 % ) " "Info: Total interconnect delay = 1.674 ns ( 90.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.849 ns" { F20_EmulateADC:inst1|BUSY_on F1_readADC_multimodes:inst2|sBUSYR } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.849 ns" { F20_EmulateADC:inst1|BUSY_on {} F1_readADC_multimodes:inst2|sBUSYR {} } { 0.000ns 1.674ns } { 0.000ns 0.175ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-9.839 ns - Smallest " "Info: - Smallest clock skew is -9.839 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK destination 2.472 ns + Shortest register " "Info: + Shortest clock path from clock \"MCLK\" to destination register is 2.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns MCLK 1 CLK PIN_J6 35 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 35; CLK Node = 'MCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 176 168 336 192 "MCLK" "" } { 40 848 904 56 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.574 ns) 2.472 ns F1_readADC_multimodes:inst2\|sBUSYR 2 REG LC_X7_Y8_N9 2 " "Info: 2: + IC(1.171 ns) + CELL(0.574 ns) = 2.472 ns; Loc. = LC_X7_Y8_N9; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|sBUSYR'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { MCLK F1_readADC_multimodes:inst2|sBUSYR } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 52.63 % ) " "Info: Total cell delay = 1.301 ns ( 52.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.171 ns ( 47.37 % ) " "Info: Total interconnect delay = 1.171 ns ( 47.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { MCLK F1_readADC_multimodes:inst2|sBUSYR } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { MCLK {} MCLK~combout {} F1_readADC_multimodes:inst2|sBUSYR {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK source 12.311 ns - Longest register " "Info: - Longest clock path from clock \"MCLK\" to source register is 12.311 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns MCLK 1 CLK PIN_J6 35 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 35; CLK Node = 'MCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 176 168 336 192 "MCLK" "" } { 40 848 904 56 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.809 ns) 2.707 ns F1_readADC_multimodes:inst2\|MCLK_divider\[6\] 2 REG LC_X9_Y8_N9 5 " "Info: 2: + IC(1.171 ns) + CELL(0.809 ns) = 2.707 ns; Loc. = LC_X9_Y8_N9; Fanout = 5; REG Node = 'F1_readADC_multimodes:inst2\|MCLK_divider\[6\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.980 ns" { MCLK F1_readADC_multimodes:inst2|MCLK_divider[6] } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 237 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.199 ns) + CELL(0.462 ns) 4.368 ns F1_readADC_multimodes:inst2\|Mux6~4 3 COMB LC_X11_Y8_N4 1 " "Info: 3: + IC(1.199 ns) + CELL(0.462 ns) = 4.368 ns; Loc. = LC_X11_Y8_N4; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux6~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.661 ns" { F1_readADC_multimodes:inst2|MCLK_divider[6] F1_readADC_multimodes:inst2|Mux6~4 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 253 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.487 ns) + CELL(0.319 ns) 5.174 ns F1_readADC_multimodes:inst2\|Mux6~5 4 COMB LC_X11_Y8_N5 1 " "Info: 4: + IC(0.487 ns) + CELL(0.319 ns) = 5.174 ns; Loc. = LC_X11_Y8_N5; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux6~5'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.806 ns" { F1_readADC_multimodes:inst2|Mux6~4 F1_readADC_multimodes:inst2|Mux6~5 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 253 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.485 ns) + CELL(0.319 ns) 5.978 ns F1_readADC_multimodes:inst2\|Mux6 5 COMB LC_X11_Y8_N8 1 " "Info: 5: + IC(0.485 ns) + CELL(0.319 ns) = 5.978 ns; Loc. = LC_X11_Y8_N8; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux6'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.804 ns" { F1_readADC_multimodes:inst2|Mux6~5 F1_readADC_multimodes:inst2|Mux6 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 253 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.596 ns) + CELL(0.571 ns) 8.145 ns F1_readADC_multimodes:inst2\|nFS 6 COMB LC_X9_Y7_N0 13 " "Info: 6: + IC(1.596 ns) + CELL(0.571 ns) = 8.145 ns; Loc. = LC_X9_Y7_N0; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|nFS'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.167 ns" { F1_readADC_multimodes:inst2|Mux6 F1_readADC_multimodes:inst2|nFS } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.188 ns) + CELL(0.809 ns) 10.142 ns F1_readADC_multimodes:inst2\|CNVA 7 REG LC_X9_Y6_N0 10 " "Info: 7: + IC(1.188 ns) + CELL(0.809 ns) = 10.142 ns; Loc. = LC_X9_Y6_N0; Fanout = 10; REG Node = 'F1_readADC_multimodes:inst2\|CNVA'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.997 ns" { F1_readADC_multimodes:inst2|nFS F1_readADC_multimodes:inst2|CNVA } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 372 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.595 ns) + CELL(0.574 ns) 12.311 ns F20_EmulateADC:inst1\|BUSY_on 8 REG LC_X4_Y6_N7 10 " "Info: 8: + IC(1.595 ns) + CELL(0.574 ns) = 12.311 ns; Loc. = LC_X4_Y6_N7; Fanout = 10; REG Node = 'F20_EmulateADC:inst1\|BUSY_on'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.169 ns" { F1_readADC_multimodes:inst2|CNVA F20_EmulateADC:inst1|BUSY_on } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.590 ns ( 37.28 % ) " "Info: Total cell delay = 4.590 ns ( 37.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.721 ns ( 62.72 % ) " "Info: Total interconnect delay = 7.721 ns ( 62.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "12.311 ns" { MCLK F1_readADC_multimodes:inst2|MCLK_divider[6] F1_readADC_multimodes:inst2|Mux6~4 F1_readADC_multimodes:inst2|Mux6~5 F1_readADC_multimodes:inst2|Mux6 F1_readADC_multimodes:inst2|nFS F1_readADC_multimodes:inst2|CNVA F20_EmulateADC:inst1|BUSY_on } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "12.311 ns" { MCLK {} MCLK~combout {} F1_readADC_multimodes:inst2|MCLK_divider[6] {} F1_readADC_multimodes:inst2|Mux6~4 {} F1_readADC_multimodes:inst2|Mux6~5 {} F1_readADC_multimodes:inst2|Mux6 {} F1_readADC_multimodes:inst2|nFS {} F1_readADC_multimodes:inst2|CNVA {} F20_EmulateADC:inst1|BUSY_on {} } { 0.000ns 0.000ns 1.171ns 1.199ns 0.487ns 0.485ns 1.596ns 1.188ns 1.595ns } { 0.000ns 0.727ns 0.809ns 0.462ns 0.319ns 0.319ns 0.571ns 0.809ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { MCLK F1_readADC_multimodes:inst2|sBUSYR } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { MCLK {} MCLK~combout {} F1_readADC_multimodes:inst2|sBUSYR {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "12.311 ns" { MCLK F1_readADC_multimodes:inst2|MCLK_divider[6] F1_readADC_multimodes:inst2|Mux6~4 F1_readADC_multimodes:inst2|Mux6~5 F1_readADC_multimodes:inst2|Mux6 F1_readADC_multimodes:inst2|nFS F1_readADC_multimodes:inst2|CNVA F20_EmulateADC:inst1|BUSY_on } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "12.311 ns" { MCLK {} MCLK~combout {} F1_readADC_multimodes:inst2|MCLK_divider[6] {} F1_readADC_multimodes:inst2|Mux6~4 {} F1_readADC_multimodes:inst2|Mux6~5 {} F1_readADC_multimodes:inst2|Mux6 {} F1_readADC_multimodes:inst2|nFS {} F1_readADC_multimodes:inst2|CNVA {} F20_EmulateADC:inst1|BUSY_on {} } { 0.000ns 0.000ns 1.171ns 1.199ns 0.487ns 0.485ns 1.596ns 1.188ns 1.595ns } { 0.000ns 0.727ns 0.809ns 0.462ns 0.319ns 0.319ns 0.571ns 0.809ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 58 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 99 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.849 ns" { F20_EmulateADC:inst1|BUSY_on F1_readADC_multimodes:inst2|sBUSYR } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.849 ns" { F20_EmulateADC:inst1|BUSY_on {} F1_readADC_multimodes:inst2|sBUSYR {} } { 0.000ns 1.674ns } { 0.000ns 0.175ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { MCLK F1_readADC_multimodes:inst2|sBUSYR } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { MCLK {} MCLK~combout {} F1_readADC_multimodes:inst2|sBUSYR {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "12.311 ns" { MCLK F1_readADC_multimodes:inst2|MCLK_divider[6] F1_readADC_multimodes:inst2|Mux6~4 F1_readADC_multimodes:inst2|Mux6~5 F1_readADC_multimodes:inst2|Mux6 F1_readADC_multimodes:inst2|nFS F1_readADC_multimodes:inst2|CNVA F20_EmulateADC:inst1|BUSY_on } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "12.311 ns" { MCLK {} MCLK~combout {} F1_readADC_multimodes:inst2|MCLK_divider[6] {} F1_readADC_multimodes:inst2|Mux6~4 {} F1_readADC_multimodes:inst2|Mux6~5 {} F1_readADC_multimodes:inst2|Mux6 {} F1_readADC_multimodes:inst2|nFS {} F1_readADC_multimodes:inst2|CNVA {} F20_EmulateADC:inst1|BUSY_on {} } { 0.000ns 0.000ns 1.171ns 1.199ns 0.487ns 0.485ns 1.596ns 1.188ns 1.595ns } { 0.000ns 0.727ns 0.809ns 0.462ns 0.319ns 0.319ns 0.571ns 0.809ns 0.574ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "AQMODE register F1_readADC_multimodes:inst2\|CNVen_SHFT register F1_readADC_multimodes:inst2\|T_CNVen_SHFT 152.63 MHz 6.552 ns Internal " "Info: Clock \"AQMODE\" has Internal fmax of 152.63 MHz between source register \"F1_readADC_multimodes:inst2\|CNVen_SHFT\" and destination register \"F1_readADC_multimodes:inst2\|T_CNVen_SHFT\" (period= 6.552 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.769 ns + Longest register register " "Info: + Longest register to register delay is 1.769 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADC_multimodes:inst2\|CNVen_SHFT 1 REG LC_X5_Y8_N4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y8_N4; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 417 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.594 ns) + CELL(0.175 ns) 1.769 ns F1_readADC_multimodes:inst2\|T_CNVen_SHFT 2 REG LC_X8_Y7_N3 2 " "Info: 2: + IC(1.594 ns) + CELL(0.175 ns) = 1.769 ns; Loc. = LC_X8_Y7_N3; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.769 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 453 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.175 ns ( 9.89 % ) " "Info: Total cell delay = 0.175 ns ( 9.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.594 ns ( 90.11 % ) " "Info: Total interconnect delay = 1.594 ns ( 90.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.769 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.769 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 1.594ns } { 0.000ns 0.175ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.064 ns - Smallest " "Info: - Smallest clock skew is -1.064 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AQMODE destination 3.856 ns + Shortest register " "Info: + Shortest clock path from clock \"AQMODE\" to destination register is 3.856 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AQMODE 1 CLK PIN_R8 10 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_R8; Fanout = 10; CLK Node = 'AQMODE'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AQMODE } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 96 680 848 112 "AQMODE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.364 ns) + CELL(0.462 ns) 2.534 ns F1_readADC_multimodes:inst2\|ReadCLK~0 2 COMB LC_X8_Y7_N1 1 " "Info: 2: + IC(1.364 ns) + CELL(0.462 ns) = 2.534 ns; Loc. = LC_X8_Y7_N1; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.826 ns" { AQMODE F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 2.850 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 3 COMB LC_X8_Y7_N2 13 " "Info: 3: + IC(0.191 ns) + CELL(0.125 ns) = 2.850 ns; Loc. = LC_X8_Y7_N2; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.432 ns) + CELL(0.574 ns) 3.856 ns F1_readADC_multimodes:inst2\|T_CNVen_SHFT 4 REG LC_X8_Y7_N3 2 " "Info: 4: + IC(0.432 ns) + CELL(0.574 ns) = 3.856 ns; Loc. = LC_X8_Y7_N3; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.006 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 453 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.869 ns ( 48.47 % ) " "Info: Total cell delay = 1.869 ns ( 48.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.987 ns ( 51.53 % ) " "Info: Total interconnect delay = 1.987 ns ( 51.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.856 ns" { AQMODE F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.856 ns" { AQMODE {} AQMODE~combout {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 0.000ns 1.364ns 0.191ns 0.432ns } { 0.000ns 0.708ns 0.462ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AQMODE source 4.920 ns - Longest register " "Info: - Longest clock path from clock \"AQMODE\" to source register is 4.920 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AQMODE 1 CLK PIN_R8 10 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_R8; Fanout = 10; CLK Node = 'AQMODE'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AQMODE } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 96 680 848 112 "AQMODE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.364 ns) + CELL(0.462 ns) 2.534 ns F1_readADC_multimodes:inst2\|ReadCLK~0 2 COMB LC_X8_Y7_N1 1 " "Info: 2: + IC(1.364 ns) + CELL(0.462 ns) = 2.534 ns; Loc. = LC_X8_Y7_N1; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.826 ns" { AQMODE F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 2.850 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 3 COMB LC_X8_Y7_N2 13 " "Info: 3: + IC(0.191 ns) + CELL(0.125 ns) = 2.850 ns; Loc. = LC_X8_Y7_N2; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.496 ns) + CELL(0.574 ns) 4.920 ns F1_readADC_multimodes:inst2\|CNVen_SHFT 4 REG LC_X5_Y8_N4 2 " "Info: 4: + IC(1.496 ns) + CELL(0.574 ns) = 4.920 ns; Loc. = LC_X5_Y8_N4; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.070 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 417 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.869 ns ( 37.99 % ) " "Info: Total cell delay = 1.869 ns ( 37.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.051 ns ( 62.01 % ) " "Info: Total interconnect delay = 3.051 ns ( 62.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.920 ns" { AQMODE F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.920 ns" { AQMODE {} AQMODE~combout {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 1.364ns 0.191ns 1.496ns } { 0.000ns 0.708ns 0.462ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.856 ns" { AQMODE F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.856 ns" { AQMODE {} AQMODE~combout {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 0.000ns 1.364ns 0.191ns 0.432ns } { 0.000ns 0.708ns 0.462ns 0.125ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.920 ns" { AQMODE F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.920 ns" { AQMODE {} AQMODE~combout {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 1.364ns 0.191ns 1.496ns } { 0.000ns 0.708ns 0.462ns 0.125ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 417 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 453 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 417 -1 0 } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 453 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.769 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.769 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 1.594ns } { 0.000ns 0.175ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.856 ns" { AQMODE F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.856 ns" { AQMODE {} AQMODE~combout {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 0.000ns 1.364ns 0.191ns 0.432ns } { 0.000ns 0.708ns 0.462ns 0.125ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.920 ns" { AQMODE F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.920 ns" { AQMODE {} AQMODE~combout {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 1.364ns 0.191ns 1.496ns } { 0.000ns 0.708ns 0.462ns 0.125ns 0.574ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "AVG\[2\] 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"AVG\[2\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "F20_EmulateADC:inst\|SRDATA\[2\] F20_EmulateADC:inst1\|SRDATA\[3\] AVG\[2\] 7.261 ns " "Info: Found hold time violation between source  pin or register \"F20_EmulateADC:inst\|SRDATA\[2\]\" and destination pin or register \"F20_EmulateADC:inst1\|SRDATA\[3\]\" for clock \"AVG\[2\]\" (Hold time is 7.261 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "8.288 ns + Largest " "Info: + Largest clock skew is 8.288 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[2\] destination 15.908 ns + Longest register " "Info: + Longest clock path from clock \"AVG\[2\]\" to destination register is 15.908 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[2\] 1 CLK PIN_D8 29 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_D8; Fanout = 29; CLK Node = 'AVG\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[2] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.016 ns) + CELL(0.319 ns) 3.043 ns F1_readADC_multimodes:inst2\|Equal2~0 2 COMB LC_X8_Y6_N3 11 " "Info: 2: + IC(2.016 ns) + CELL(0.319 ns) = 3.043 ns; Loc. = LC_X8_Y6_N3; Fanout = 11; COMB Node = 'F1_readADC_multimodes:inst2\|Equal2~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.335 ns" { AVG[2] F1_readADC_multimodes:inst2|Equal2~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.263 ns) + CELL(0.319 ns) 4.625 ns F1_readADC_multimodes:inst2\|SEL_RDCLK~1 3 COMB LC_X8_Y7_N7 2 " "Info: 3: + IC(1.263 ns) + CELL(0.319 ns) = 4.625 ns; Loc. = LC_X8_Y7_N7; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|SEL_RDCLK~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { F1_readADC_multimodes:inst2|Equal2~0 F1_readADC_multimodes:inst2|SEL_RDCLK~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.148 ns) + CELL(0.571 ns) 6.344 ns F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[2\]~2 4 COMB LC_X8_Y6_N2 2 " "Info: 4: + IC(1.148 ns) + CELL(0.571 ns) = 6.344 ns; Loc. = LC_X8_Y6_N2; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[2\]~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.719 ns" { F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.149 ns) + CELL(0.462 ns) 7.955 ns F1_readADC_multimodes:inst2\|Mux14~4 5 COMB LC_X9_Y8_N3 1 " "Info: 5: + IC(1.149 ns) + CELL(0.462 ns) = 7.955 ns; Loc. = LC_X9_Y8_N3; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.611 ns" { F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~4 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 332 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.155 ns) + CELL(0.462 ns) 9.572 ns F1_readADC_multimodes:inst2\|Mux14 6 COMB LC_X8_Y7_N9 1 " "Info: 6: + IC(1.155 ns) + CELL(0.462 ns) = 9.572 ns; Loc. = LC_X8_Y7_N9; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.617 ns" { F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 332 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.458 ns) + CELL(0.125 ns) 10.155 ns F1_readADC_multimodes:inst2\|ReadCLK~0 7 COMB LC_X8_Y7_N1 1 " "Info: 7: + IC(0.458 ns) + CELL(0.125 ns) = 10.155 ns; Loc. = LC_X8_Y7_N1; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 10.471 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 8 COMB LC_X8_Y7_N2 13 " "Info: 8: + IC(0.191 ns) + CELL(0.125 ns) = 10.471 ns; Loc. = LC_X8_Y7_N2; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.432 ns) + CELL(0.809 ns) 11.712 ns F1_readADC_multimodes:inst2\|T_CNVen_SCK 9 REG LC_X8_Y7_N0 2 " "Info: 9: + IC(0.432 ns) + CELL(0.809 ns) = 11.712 ns; Loc. = LC_X8_Y7_N0; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.241 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 453 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.372 ns) 12.084 ns F1_readADC_multimodes:inst2\|SCKL 10 COMB LC_X8_Y7_N0 32 " "Info: 10: + IC(0.000 ns) + CELL(0.372 ns) = 12.084 ns; Loc. = LC_X8_Y7_N0; Fanout = 32; COMB Node = 'F1_readADC_multimodes:inst2\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { F1_readADC_multimodes:inst2|T_CNVen_SCK F1_readADC_multimodes:inst2|SCKL } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.250 ns) + CELL(0.574 ns) 15.908 ns F20_EmulateADC:inst1\|SRDATA\[3\] 11 REG LC_X11_Y5_N5 1 " "Info: 11: + IC(3.250 ns) + CELL(0.574 ns) = 15.908 ns; Loc. = LC_X11_Y5_N5; Fanout = 1; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[3\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.824 ns" { F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[3] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.846 ns ( 30.46 % ) " "Info: Total cell delay = 4.846 ns ( 30.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.062 ns ( 69.54 % ) " "Info: Total interconnect delay = 11.062 ns ( 69.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "15.908 ns" { AVG[2] F1_readADC_multimodes:inst2|Equal2~0 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "15.908 ns" { AVG[2] {} AVG[2]~combout {} F1_readADC_multimodes:inst2|Equal2~0 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 {} F1_readADC_multimodes:inst2|Mux14~4 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[3] {} } { 0.000ns 0.000ns 2.016ns 1.263ns 1.148ns 1.149ns 1.155ns 0.458ns 0.191ns 0.432ns 0.000ns 3.250ns } { 0.000ns 0.708ns 0.319ns 0.319ns 0.571ns 0.462ns 0.462ns 0.125ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[2\] source 7.620 ns - Shortest register " "Info: - Shortest clock path from clock \"AVG\[2\]\" to source register is 7.620 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[2\] 1 CLK PIN_D8 29 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_D8; Fanout = 29; CLK Node = 'AVG\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[2] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.932 ns) + CELL(0.571 ns) 3.211 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 2 COMB LC_X8_Y7_N2 13 " "Info: 2: + IC(1.932 ns) + CELL(0.571 ns) = 3.211 ns; Loc. = LC_X8_Y7_N2; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.503 ns" { AVG[2] F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.460 ns) + CELL(0.125 ns) 3.796 ns F1_readADC_multimodes:inst2\|SCKL 3 COMB LC_X8_Y7_N0 32 " "Info: 3: + IC(0.460 ns) + CELL(0.125 ns) = 3.796 ns; Loc. = LC_X8_Y7_N0; Fanout = 32; COMB Node = 'F1_readADC_multimodes:inst2\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.585 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.250 ns) + CELL(0.574 ns) 7.620 ns F20_EmulateADC:inst\|SRDATA\[2\] 4 REG LC_X11_Y5_N3 1 " "Info: 4: + IC(3.250 ns) + CELL(0.574 ns) = 7.620 ns; Loc. = LC_X11_Y5_N3; Fanout = 1; REG Node = 'F20_EmulateADC:inst\|SRDATA\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.824 ns" { F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst|SRDATA[2] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.978 ns ( 25.96 % ) " "Info: Total cell delay = 1.978 ns ( 25.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.642 ns ( 74.04 % ) " "Info: Total interconnect delay = 5.642 ns ( 74.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.620 ns" { AVG[2] F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst|SRDATA[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.620 ns" { AVG[2] {} AVG[2]~combout {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst|SRDATA[2] {} } { 0.000ns 0.000ns 1.932ns 0.460ns 3.250ns } { 0.000ns 0.708ns 0.571ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "15.908 ns" { AVG[2] F1_readADC_multimodes:inst2|Equal2~0 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "15.908 ns" { AVG[2] {} AVG[2]~combout {} F1_readADC_multimodes:inst2|Equal2~0 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 {} F1_readADC_multimodes:inst2|Mux14~4 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[3] {} } { 0.000ns 0.000ns 2.016ns 1.263ns 1.148ns 1.149ns 1.155ns 0.458ns 0.191ns 0.432ns 0.000ns 3.250ns } { 0.000ns 0.708ns 0.319ns 0.319ns 0.571ns 0.462ns 0.462ns 0.125ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.620 ns" { AVG[2] F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst|SRDATA[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.620 ns" { AVG[2] {} AVG[2]~combout {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst|SRDATA[2] {} } { 0.000ns 0.000ns 1.932ns 0.460ns 3.250ns } { 0.000ns 0.708ns 0.571ns 0.125ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns - " "Info: - Micro clock to output delay of source is 0.235 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.930 ns - Shortest register register " "Info: - Shortest register to register delay is 0.930 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F20_EmulateADC:inst\|SRDATA\[2\] 1 REG LC_X11_Y5_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y5_N3; Fanout = 1; REG Node = 'F20_EmulateADC:inst\|SRDATA\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F20_EmulateADC:inst|SRDATA[2] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.561 ns) + CELL(0.369 ns) 0.930 ns F20_EmulateADC:inst1\|SRDATA\[3\] 2 REG LC_X11_Y5_N5 1 " "Info: 2: + IC(0.561 ns) + CELL(0.369 ns) = 0.930 ns; Loc. = LC_X11_Y5_N5; Fanout = 1; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[3\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.930 ns" { F20_EmulateADC:inst|SRDATA[2] F20_EmulateADC:inst1|SRDATA[3] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.369 ns ( 39.68 % ) " "Info: Total cell delay = 0.369 ns ( 39.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.561 ns ( 60.32 % ) " "Info: Total interconnect delay = 0.561 ns ( 60.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.930 ns" { F20_EmulateADC:inst|SRDATA[2] F20_EmulateADC:inst1|SRDATA[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.930 ns" { F20_EmulateADC:inst|SRDATA[2] {} F20_EmulateADC:inst1|SRDATA[3] {} } { 0.000ns 0.561ns } { 0.000ns 0.369ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.138 ns + " "Info: + Micro hold delay of destination is 0.138 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "15.908 ns" { AVG[2] F1_readADC_multimodes:inst2|Equal2~0 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "15.908 ns" { AVG[2] {} AVG[2]~combout {} F1_readADC_multimodes:inst2|Equal2~0 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 {} F1_readADC_multimodes:inst2|Mux14~4 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[3] {} } { 0.000ns 0.000ns 2.016ns 1.263ns 1.148ns 1.149ns 1.155ns 0.458ns 0.191ns 0.432ns 0.000ns 3.250ns } { 0.000ns 0.708ns 0.319ns 0.319ns 0.571ns 0.462ns 0.462ns 0.125ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.620 ns" { AVG[2] F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst|SRDATA[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.620 ns" { AVG[2] {} AVG[2]~combout {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst|SRDATA[2] {} } { 0.000ns 0.000ns 1.932ns 0.460ns 3.250ns } { 0.000ns 0.708ns 0.571ns 0.125ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.930 ns" { F20_EmulateADC:inst|SRDATA[2] F20_EmulateADC:inst1|SRDATA[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.930 ns" { F20_EmulateADC:inst|SRDATA[2] {} F20_EmulateADC:inst1|SRDATA[3] {} } { 0.000ns 0.561ns } { 0.000ns 0.369ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "SR\[2\] 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"SR\[2\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "F20_EmulateADC:inst\|SRDATA\[2\] F20_EmulateADC:inst1\|SRDATA\[3\] SR\[2\] 7.379 ns " "Info: Found hold time violation between source  pin or register \"F20_EmulateADC:inst\|SRDATA\[2\]\" and destination pin or register \"F20_EmulateADC:inst1\|SRDATA\[3\]\" for clock \"SR\[2\]\" (Hold time is 7.379 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "8.406 ns + Largest " "Info: + Largest clock skew is 8.406 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[2\] destination 15.476 ns + Longest register " "Info: + Longest clock path from clock \"SR\[2\]\" to destination register is 15.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[2\] 1 CLK PIN_P9 19 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_P9; Fanout = 19; CLK Node = 'SR\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[2] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.509 ns) + CELL(0.125 ns) 2.342 ns F1_readADC_multimodes:inst2\|Add3~2 2 COMB LC_X8_Y6_N1 3 " "Info: 2: + IC(1.509 ns) + CELL(0.125 ns) = 2.342 ns; Loc. = LC_X8_Y6_N1; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.634 ns" { SR[2] F1_readADC_multimodes:inst2|Add3~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 327 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.125 ns) 2.922 ns F1_readADC_multimodes:inst2\|Add2~1 3 COMB LC_X8_Y6_N0 1 " "Info: 3: + IC(0.455 ns) + CELL(0.125 ns) = 2.922 ns; Loc. = LC_X8_Y6_N0; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Add2~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.580 ns" { F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 323 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.146 ns) + CELL(0.125 ns) 4.193 ns F1_readADC_multimodes:inst2\|SEL_RDCLK~1 4 COMB LC_X8_Y7_N7 2 " "Info: 4: + IC(1.146 ns) + CELL(0.125 ns) = 4.193 ns; Loc. = LC_X8_Y7_N7; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|SEL_RDCLK~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.271 ns" { F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.148 ns) + CELL(0.571 ns) 5.912 ns F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[2\]~2 5 COMB LC_X8_Y6_N2 2 " "Info: 5: + IC(1.148 ns) + CELL(0.571 ns) = 5.912 ns; Loc. = LC_X8_Y6_N2; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[2\]~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.719 ns" { F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.149 ns) + CELL(0.462 ns) 7.523 ns F1_readADC_multimodes:inst2\|Mux14~4 6 COMB LC_X9_Y8_N3 1 " "Info: 6: + IC(1.149 ns) + CELL(0.462 ns) = 7.523 ns; Loc. = LC_X9_Y8_N3; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.611 ns" { F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~4 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 332 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.155 ns) + CELL(0.462 ns) 9.140 ns F1_readADC_multimodes:inst2\|Mux14 7 COMB LC_X8_Y7_N9 1 " "Info: 7: + IC(1.155 ns) + CELL(0.462 ns) = 9.140 ns; Loc. = LC_X8_Y7_N9; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.617 ns" { F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 332 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.458 ns) + CELL(0.125 ns) 9.723 ns F1_readADC_multimodes:inst2\|ReadCLK~0 8 COMB LC_X8_Y7_N1 1 " "Info: 8: + IC(0.458 ns) + CELL(0.125 ns) = 9.723 ns; Loc. = LC_X8_Y7_N1; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 10.039 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 9 COMB LC_X8_Y7_N2 13 " "Info: 9: + IC(0.191 ns) + CELL(0.125 ns) = 10.039 ns; Loc. = LC_X8_Y7_N2; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.432 ns) + CELL(0.809 ns) 11.280 ns F1_readADC_multimodes:inst2\|T_CNVen_SCK 10 REG LC_X8_Y7_N0 2 " "Info: 10: + IC(0.432 ns) + CELL(0.809 ns) = 11.280 ns; Loc. = LC_X8_Y7_N0; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.241 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 453 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.372 ns) 11.652 ns F1_readADC_multimodes:inst2\|SCKL 11 COMB LC_X8_Y7_N0 32 " "Info: 11: + IC(0.000 ns) + CELL(0.372 ns) = 11.652 ns; Loc. = LC_X8_Y7_N0; Fanout = 32; COMB Node = 'F1_readADC_multimodes:inst2\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { F1_readADC_multimodes:inst2|T_CNVen_SCK F1_readADC_multimodes:inst2|SCKL } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.250 ns) + CELL(0.574 ns) 15.476 ns F20_EmulateADC:inst1\|SRDATA\[3\] 12 REG LC_X11_Y5_N5 1 " "Info: 12: + IC(3.250 ns) + CELL(0.574 ns) = 15.476 ns; Loc. = LC_X11_Y5_N5; Fanout = 1; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[3\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.824 ns" { F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[3] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.583 ns ( 29.61 % ) " "Info: Total cell delay = 4.583 ns ( 29.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.893 ns ( 70.39 % ) " "Info: Total interconnect delay = 10.893 ns ( 70.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "15.476 ns" { SR[2] F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "15.476 ns" { SR[2] {} SR[2]~combout {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 {} F1_readADC_multimodes:inst2|Mux14~4 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[3] {} } { 0.000ns 0.000ns 1.509ns 0.455ns 1.146ns 1.148ns 1.149ns 1.155ns 0.458ns 0.191ns 0.432ns 0.000ns 3.250ns } { 0.000ns 0.708ns 0.125ns 0.125ns 0.125ns 0.571ns 0.462ns 0.462ns 0.125ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[2\] source 7.070 ns - Shortest register " "Info: - Shortest clock path from clock \"SR\[2\]\" to source register is 7.070 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[2\] 1 CLK PIN_P9 19 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_P9; Fanout = 19; CLK Node = 'SR\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[2] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.491 ns) + CELL(0.462 ns) 2.661 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 2 COMB LC_X8_Y7_N2 13 " "Info: 2: + IC(1.491 ns) + CELL(0.462 ns) = 2.661 ns; Loc. = LC_X8_Y7_N2; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.953 ns" { SR[2] F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.460 ns) + CELL(0.125 ns) 3.246 ns F1_readADC_multimodes:inst2\|SCKL 3 COMB LC_X8_Y7_N0 32 " "Info: 3: + IC(0.460 ns) + CELL(0.125 ns) = 3.246 ns; Loc. = LC_X8_Y7_N0; Fanout = 32; COMB Node = 'F1_readADC_multimodes:inst2\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.585 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.250 ns) + CELL(0.574 ns) 7.070 ns F20_EmulateADC:inst\|SRDATA\[2\] 4 REG LC_X11_Y5_N3 1 " "Info: 4: + IC(3.250 ns) + CELL(0.574 ns) = 7.070 ns; Loc. = LC_X11_Y5_N3; Fanout = 1; REG Node = 'F20_EmulateADC:inst\|SRDATA\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.824 ns" { F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst|SRDATA[2] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.869 ns ( 26.44 % ) " "Info: Total cell delay = 1.869 ns ( 26.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.201 ns ( 73.56 % ) " "Info: Total interconnect delay = 5.201 ns ( 73.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.070 ns" { SR[2] F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst|SRDATA[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.070 ns" { SR[2] {} SR[2]~combout {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst|SRDATA[2] {} } { 0.000ns 0.000ns 1.491ns 0.460ns 3.250ns } { 0.000ns 0.708ns 0.462ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "15.476 ns" { SR[2] F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "15.476 ns" { SR[2] {} SR[2]~combout {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 {} F1_readADC_multimodes:inst2|Mux14~4 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[3] {} } { 0.000ns 0.000ns 1.509ns 0.455ns 1.146ns 1.148ns 1.149ns 1.155ns 0.458ns 0.191ns 0.432ns 0.000ns 3.250ns } { 0.000ns 0.708ns 0.125ns 0.125ns 0.125ns 0.571ns 0.462ns 0.462ns 0.125ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.070 ns" { SR[2] F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst|SRDATA[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.070 ns" { SR[2] {} SR[2]~combout {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst|SRDATA[2] {} } { 0.000ns 0.000ns 1.491ns 0.460ns 3.250ns } { 0.000ns 0.708ns 0.462ns 0.125ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns - " "Info: - Micro clock to output delay of source is 0.235 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.930 ns - Shortest register register " "Info: - Shortest register to register delay is 0.930 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F20_EmulateADC:inst\|SRDATA\[2\] 1 REG LC_X11_Y5_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y5_N3; Fanout = 1; REG Node = 'F20_EmulateADC:inst\|SRDATA\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F20_EmulateADC:inst|SRDATA[2] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.561 ns) + CELL(0.369 ns) 0.930 ns F20_EmulateADC:inst1\|SRDATA\[3\] 2 REG LC_X11_Y5_N5 1 " "Info: 2: + IC(0.561 ns) + CELL(0.369 ns) = 0.930 ns; Loc. = LC_X11_Y5_N5; Fanout = 1; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[3\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.930 ns" { F20_EmulateADC:inst|SRDATA[2] F20_EmulateADC:inst1|SRDATA[3] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.369 ns ( 39.68 % ) " "Info: Total cell delay = 0.369 ns ( 39.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.561 ns ( 60.32 % ) " "Info: Total interconnect delay = 0.561 ns ( 60.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.930 ns" { F20_EmulateADC:inst|SRDATA[2] F20_EmulateADC:inst1|SRDATA[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.930 ns" { F20_EmulateADC:inst|SRDATA[2] {} F20_EmulateADC:inst1|SRDATA[3] {} } { 0.000ns 0.561ns } { 0.000ns 0.369ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.138 ns + " "Info: + Micro hold delay of destination is 0.138 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "15.476 ns" { SR[2] F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "15.476 ns" { SR[2] {} SR[2]~combout {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 {} F1_readADC_multimodes:inst2|Mux14~4 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[3] {} } { 0.000ns 0.000ns 1.509ns 0.455ns 1.146ns 1.148ns 1.149ns 1.155ns 0.458ns 0.191ns 0.432ns 0.000ns 3.250ns } { 0.000ns 0.708ns 0.125ns 0.125ns 0.125ns 0.571ns 0.462ns 0.462ns 0.125ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.070 ns" { SR[2] F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst|SRDATA[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.070 ns" { SR[2] {} SR[2]~combout {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst|SRDATA[2] {} } { 0.000ns 0.000ns 1.491ns 0.460ns 3.250ns } { 0.000ns 0.708ns 0.462ns 0.125ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.930 ns" { F20_EmulateADC:inst|SRDATA[2] F20_EmulateADC:inst1|SRDATA[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.930 ns" { F20_EmulateADC:inst|SRDATA[2] {} F20_EmulateADC:inst1|SRDATA[3] {} } { 0.000ns 0.561ns } { 0.000ns 0.369ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "AVG\[0\] 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"AVG\[0\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "F1_readADC_multimodes:inst2\|r_DATAR\[1\] F1_readADC_multimodes:inst2\|r_DATAR\[1\] AVG\[0\] 7.242 ns " "Info: Found hold time violation between source  pin or register \"F1_readADC_multimodes:inst2\|r_DATAR\[1\]\" and destination pin or register \"F1_readADC_multimodes:inst2\|r_DATAR\[1\]\" for clock \"AVG\[0\]\" (Hold time is 7.242 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "8.576 ns + Largest " "Info: + Largest clock skew is 8.576 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[0\] destination 16.921 ns + Longest register " "Info: + Longest clock path from clock \"AVG\[0\]\" to destination register is 16.921 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[0\] 1 CLK PIN_V5 19 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_V5; Fanout = 19; CLK Node = 'AVG\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[0] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.096 ns) + CELL(0.462 ns) 3.266 ns F1_readADC_multimodes:inst2\|Add0~4 2 COMB LC_X8_Y8_N8 9 " "Info: 2: + IC(2.096 ns) + CELL(0.462 ns) = 3.266 ns; Loc. = LC_X8_Y8_N8; Fanout = 9; COMB Node = 'F1_readADC_multimodes:inst2\|Add0~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.558 ns" { AVG[0] F1_readADC_multimodes:inst2|Add0~4 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.125 ns) + CELL(0.571 ns) 4.962 ns F1_readADC_multimodes:inst2\|Mux6~4 3 COMB LC_X11_Y8_N4 1 " "Info: 3: + IC(1.125 ns) + CELL(0.571 ns) = 4.962 ns; Loc. = LC_X11_Y8_N4; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux6~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.696 ns" { F1_readADC_multimodes:inst2|Add0~4 F1_readADC_multimodes:inst2|Mux6~4 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 253 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.487 ns) + CELL(0.319 ns) 5.768 ns F1_readADC_multimodes:inst2\|Mux6~5 4 COMB LC_X11_Y8_N5 1 " "Info: 4: + IC(0.487 ns) + CELL(0.319 ns) = 5.768 ns; Loc. = LC_X11_Y8_N5; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux6~5'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.806 ns" { F1_readADC_multimodes:inst2|Mux6~4 F1_readADC_multimodes:inst2|Mux6~5 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 253 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.485 ns) + CELL(0.319 ns) 6.572 ns F1_readADC_multimodes:inst2\|Mux6 5 COMB LC_X11_Y8_N8 1 " "Info: 5: + IC(0.485 ns) + CELL(0.319 ns) = 6.572 ns; Loc. = LC_X11_Y8_N8; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux6'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.804 ns" { F1_readADC_multimodes:inst2|Mux6~5 F1_readADC_multimodes:inst2|Mux6 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 253 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.596 ns) + CELL(0.571 ns) 8.739 ns F1_readADC_multimodes:inst2\|nFS 6 COMB LC_X9_Y7_N0 13 " "Info: 6: + IC(1.596 ns) + CELL(0.571 ns) = 8.739 ns; Loc. = LC_X9_Y7_N0; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|nFS'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.167 ns" { F1_readADC_multimodes:inst2|Mux6 F1_readADC_multimodes:inst2|nFS } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.597 ns) + CELL(0.809 ns) 11.145 ns F1_readADC_multimodes:inst2\|AVGen_READ 7 REG LC_X6_Y10_N9 3 " "Info: 7: + IC(1.597 ns) + CELL(0.809 ns) = 11.145 ns; Loc. = LC_X6_Y10_N9; Fanout = 3; REG Node = 'F1_readADC_multimodes:inst2\|AVGen_READ'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.406 ns" { F1_readADC_multimodes:inst2|nFS F1_readADC_multimodes:inst2|AVGen_READ } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 497 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.609 ns) + CELL(0.462 ns) 13.216 ns F1_readADC_multimodes:inst2\|Test_ADC_SHIFT 8 COMB LC_X8_Y7_N3 25 " "Info: 8: + IC(1.609 ns) + CELL(0.462 ns) = 13.216 ns; Loc. = LC_X8_Y7_N3; Fanout = 25; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ADC_SHIFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.071 ns" { F1_readADC_multimodes:inst2|AVGen_READ F1_readADC_multimodes:inst2|Test_ADC_SHIFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.131 ns) + CELL(0.574 ns) 16.921 ns F1_readADC_multimodes:inst2\|r_DATAR\[1\] 9 REG LC_X1_Y7_N1 4 " "Info: 9: + IC(3.131 ns) + CELL(0.574 ns) = 16.921 ns; Loc. = LC_X1_Y7_N1; Fanout = 4; REG Node = 'F1_readADC_multimodes:inst2\|r_DATAR\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.705 ns" { F1_readADC_multimodes:inst2|Test_ADC_SHIFT F1_readADC_multimodes:inst2|r_DATAR[1] } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 566 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.795 ns ( 28.34 % ) " "Info: Total cell delay = 4.795 ns ( 28.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.126 ns ( 71.66 % ) " "Info: Total interconnect delay = 12.126 ns ( 71.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "16.921 ns" { AVG[0] F1_readADC_multimodes:inst2|Add0~4 F1_readADC_multimodes:inst2|Mux6~4 F1_readADC_multimodes:inst2|Mux6~5 F1_readADC_multimodes:inst2|Mux6 F1_readADC_multimodes:inst2|nFS F1_readADC_multimodes:inst2|AVGen_READ F1_readADC_multimodes:inst2|Test_ADC_SHIFT F1_readADC_multimodes:inst2|r_DATAR[1] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "16.921 ns" { AVG[0] {} AVG[0]~combout {} F1_readADC_multimodes:inst2|Add0~4 {} F1_readADC_multimodes:inst2|Mux6~4 {} F1_readADC_multimodes:inst2|Mux6~5 {} F1_readADC_multimodes:inst2|Mux6 {} F1_readADC_multimodes:inst2|nFS {} F1_readADC_multimodes:inst2|AVGen_READ {} F1_readADC_multimodes:inst2|Test_ADC_SHIFT {} F1_readADC_multimodes:inst2|r_DATAR[1] {} } { 0.000ns 0.000ns 2.096ns 1.125ns 0.487ns 0.485ns 1.596ns 1.597ns 1.609ns 3.131ns } { 0.000ns 0.708ns 0.462ns 0.571ns 0.319ns 0.319ns 0.571ns 0.809ns 0.462ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[0\] source 8.345 ns - Shortest register " "Info: - Shortest clock path from clock \"AVG\[0\]\" to source register is 8.345 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[0\] 1 CLK PIN_V5 19 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_V5; Fanout = 19; CLK Node = 'AVG\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[0] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.847 ns) + CELL(0.125 ns) 2.680 ns F1_readADC_multimodes:inst2\|Add0~0 2 COMB LC_X8_Y6_N6 13 " "Info: 2: + IC(1.847 ns) + CELL(0.125 ns) = 2.680 ns; Loc. = LC_X8_Y6_N6; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Add0~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.972 ns" { AVG[0] F1_readADC_multimodes:inst2|Add0~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.325 ns) + CELL(0.319 ns) 4.324 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 3 COMB LC_X8_Y7_N2 13 " "Info: 3: + IC(1.325 ns) + CELL(0.319 ns) = 4.324 ns; Loc. = LC_X8_Y7_N2; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.644 ns" { F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 4.640 ns F1_readADC_multimodes:inst2\|Test_ADC_SHIFT 4 COMB LC_X8_Y7_N3 25 " "Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 4.640 ns; Loc. = LC_X8_Y7_N3; Fanout = 25; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ADC_SHIFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|Test_ADC_SHIFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.131 ns) + CELL(0.574 ns) 8.345 ns F1_readADC_multimodes:inst2\|r_DATAR\[1\] 5 REG LC_X1_Y7_N1 4 " "Info: 5: + IC(3.131 ns) + CELL(0.574 ns) = 8.345 ns; Loc. = LC_X1_Y7_N1; Fanout = 4; REG Node = 'F1_readADC_multimodes:inst2\|r_DATAR\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.705 ns" { F1_readADC_multimodes:inst2|Test_ADC_SHIFT F1_readADC_multimodes:inst2|r_DATAR[1] } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 566 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.851 ns ( 22.18 % ) " "Info: Total cell delay = 1.851 ns ( 22.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.494 ns ( 77.82 % ) " "Info: Total interconnect delay = 6.494 ns ( 77.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.345 ns" { AVG[0] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|Test_ADC_SHIFT F1_readADC_multimodes:inst2|r_DATAR[1] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "8.345 ns" { AVG[0] {} AVG[0]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|Test_ADC_SHIFT {} F1_readADC_multimodes:inst2|r_DATAR[1] {} } { 0.000ns 0.000ns 1.847ns 1.325ns 0.191ns 3.131ns } { 0.000ns 0.708ns 0.125ns 0.319ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "16.921 ns" { AVG[0] F1_readADC_multimodes:inst2|Add0~4 F1_readADC_multimodes:inst2|Mux6~4 F1_readADC_multimodes:inst2|Mux6~5 F1_readADC_multimodes:inst2|Mux6 F1_readADC_multimodes:inst2|nFS F1_readADC_multimodes:inst2|AVGen_READ F1_readADC_multimodes:inst2|Test_ADC_SHIFT F1_readADC_multimodes:inst2|r_DATAR[1] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "16.921 ns" { AVG[0] {} AVG[0]~combout {} F1_readADC_multimodes:inst2|Add0~4 {} F1_readADC_multimodes:inst2|Mux6~4 {} F1_readADC_multimodes:inst2|Mux6~5 {} F1_readADC_multimodes:inst2|Mux6 {} F1_readADC_multimodes:inst2|nFS {} F1_readADC_multimodes:inst2|AVGen_READ {} F1_readADC_multimodes:inst2|Test_ADC_SHIFT {} F1_readADC_multimodes:inst2|r_DATAR[1] {} } { 0.000ns 0.000ns 2.096ns 1.125ns 0.487ns 0.485ns 1.596ns 1.597ns 1.609ns 3.131ns } { 0.000ns 0.708ns 0.462ns 0.571ns 0.319ns 0.319ns 0.571ns 0.809ns 0.462ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.345 ns" { AVG[0] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|Test_ADC_SHIFT F1_readADC_multimodes:inst2|r_DATAR[1] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "8.345 ns" { AVG[0] {} AVG[0]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|Test_ADC_SHIFT {} F1_readADC_multimodes:inst2|r_DATAR[1] {} } { 0.000ns 0.000ns 1.847ns 1.325ns 0.191ns 3.131ns } { 0.000ns 0.708ns 0.125ns 0.319ns 0.125ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns - " "Info: - Micro clock to output delay of source is 0.235 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 566 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.237 ns - Shortest register register " "Info: - Shortest register to register delay is 1.237 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADC_multimodes:inst2\|r_DATAR\[1\] 1 REG LC_X1_Y7_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y7_N1; Fanout = 4; REG Node = 'F1_readADC_multimodes:inst2\|r_DATAR\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADC_multimodes:inst2|r_DATAR[1] } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 566 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.574 ns) + CELL(0.663 ns) 1.237 ns F1_readADC_multimodes:inst2\|r_DATAR\[1\] 2 REG LC_X1_Y7_N1 4 " "Info: 2: + IC(0.574 ns) + CELL(0.663 ns) = 1.237 ns; Loc. = LC_X1_Y7_N1; Fanout = 4; REG Node = 'F1_readADC_multimodes:inst2\|r_DATAR\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.237 ns" { F1_readADC_multimodes:inst2|r_DATAR[1] F1_readADC_multimodes:inst2|r_DATAR[1] } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 566 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.663 ns ( 53.60 % ) " "Info: Total cell delay = 0.663 ns ( 53.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.574 ns ( 46.40 % ) " "Info: Total interconnect delay = 0.574 ns ( 46.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.237 ns" { F1_readADC_multimodes:inst2|r_DATAR[1] F1_readADC_multimodes:inst2|r_DATAR[1] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.237 ns" { F1_readADC_multimodes:inst2|r_DATAR[1] {} F1_readADC_multimodes:inst2|r_DATAR[1] {} } { 0.000ns 0.574ns } { 0.000ns 0.663ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.138 ns + " "Info: + Micro hold delay of destination is 0.138 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 566 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "16.921 ns" { AVG[0] F1_readADC_multimodes:inst2|Add0~4 F1_readADC_multimodes:inst2|Mux6~4 F1_readADC_multimodes:inst2|Mux6~5 F1_readADC_multimodes:inst2|Mux6 F1_readADC_multimodes:inst2|nFS F1_readADC_multimodes:inst2|AVGen_READ F1_readADC_multimodes:inst2|Test_ADC_SHIFT F1_readADC_multimodes:inst2|r_DATAR[1] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "16.921 ns" { AVG[0] {} AVG[0]~combout {} F1_readADC_multimodes:inst2|Add0~4 {} F1_readADC_multimodes:inst2|Mux6~4 {} F1_readADC_multimodes:inst2|Mux6~5 {} F1_readADC_multimodes:inst2|Mux6 {} F1_readADC_multimodes:inst2|nFS {} F1_readADC_multimodes:inst2|AVGen_READ {} F1_readADC_multimodes:inst2|Test_ADC_SHIFT {} F1_readADC_multimodes:inst2|r_DATAR[1] {} } { 0.000ns 0.000ns 2.096ns 1.125ns 0.487ns 0.485ns 1.596ns 1.597ns 1.609ns 3.131ns } { 0.000ns 0.708ns 0.462ns 0.571ns 0.319ns 0.319ns 0.571ns 0.809ns 0.462ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.345 ns" { AVG[0] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|Test_ADC_SHIFT F1_readADC_multimodes:inst2|r_DATAR[1] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "8.345 ns" { AVG[0] {} AVG[0]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|Test_ADC_SHIFT {} F1_readADC_multimodes:inst2|r_DATAR[1] {} } { 0.000ns 0.000ns 1.847ns 1.325ns 0.191ns 3.131ns } { 0.000ns 0.708ns 0.125ns 0.319ns 0.125ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.237 ns" { F1_readADC_multimodes:inst2|r_DATAR[1] F1_readADC_multimodes:inst2|r_DATAR[1] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.237 ns" { F1_readADC_multimodes:inst2|r_DATAR[1] {} F1_readADC_multimodes:inst2|r_DATAR[1] {} } { 0.000ns 0.574ns } { 0.000ns 0.663ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "AVG\[1\] 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"AVG\[1\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "F20_EmulateADC:inst\|SRDATA\[2\] F20_EmulateADC:inst1\|SRDATA\[3\] AVG\[1\] 7.186 ns " "Info: Found hold time violation between source  pin or register \"F20_EmulateADC:inst\|SRDATA\[2\]\" and destination pin or register \"F20_EmulateADC:inst1\|SRDATA\[3\]\" for clock \"AVG\[1\]\" (Hold time is 7.186 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "8.213 ns + Largest " "Info: + Largest clock skew is 8.213 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[1\] destination 17.383 ns + Longest register " "Info: + Longest clock path from clock \"AVG\[1\]\" to destination register is 17.383 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns AVG\[1\] 1 CLK PIN_K6 20 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_K6; Fanout = 20; CLK Node = 'AVG\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[1] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.027 ns) + CELL(0.571 ns) 3.325 ns F1_readADC_multimodes:inst2\|Add3~0 2 COMB LC_X8_Y6_N9 2 " "Info: 2: + IC(2.027 ns) + CELL(0.571 ns) = 3.325 ns; Loc. = LC_X8_Y6_N9; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.598 ns" { AVG[1] F1_readADC_multimodes:inst2|Add3~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 327 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.462 ns) 4.249 ns F1_readADC_multimodes:inst2\|Add3~2 3 COMB LC_X8_Y6_N1 3 " "Info: 3: + IC(0.462 ns) + CELL(0.462 ns) = 4.249 ns; Loc. = LC_X8_Y6_N1; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.924 ns" { F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 327 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.125 ns) 4.829 ns F1_readADC_multimodes:inst2\|Add2~1 4 COMB LC_X8_Y6_N0 1 " "Info: 4: + IC(0.455 ns) + CELL(0.125 ns) = 4.829 ns; Loc. = LC_X8_Y6_N0; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Add2~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.580 ns" { F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 323 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.146 ns) + CELL(0.125 ns) 6.100 ns F1_readADC_multimodes:inst2\|SEL_RDCLK~1 5 COMB LC_X8_Y7_N7 2 " "Info: 5: + IC(1.146 ns) + CELL(0.125 ns) = 6.100 ns; Loc. = LC_X8_Y7_N7; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|SEL_RDCLK~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.271 ns" { F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.148 ns) + CELL(0.571 ns) 7.819 ns F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[2\]~2 6 COMB LC_X8_Y6_N2 2 " "Info: 6: + IC(1.148 ns) + CELL(0.571 ns) = 7.819 ns; Loc. = LC_X8_Y6_N2; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[2\]~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.719 ns" { F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.149 ns) + CELL(0.462 ns) 9.430 ns F1_readADC_multimodes:inst2\|Mux14~4 7 COMB LC_X9_Y8_N3 1 " "Info: 7: + IC(1.149 ns) + CELL(0.462 ns) = 9.430 ns; Loc. = LC_X9_Y8_N3; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.611 ns" { F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~4 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 332 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.155 ns) + CELL(0.462 ns) 11.047 ns F1_readADC_multimodes:inst2\|Mux14 8 COMB LC_X8_Y7_N9 1 " "Info: 8: + IC(1.155 ns) + CELL(0.462 ns) = 11.047 ns; Loc. = LC_X8_Y7_N9; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.617 ns" { F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 332 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.458 ns) + CELL(0.125 ns) 11.630 ns F1_readADC_multimodes:inst2\|ReadCLK~0 9 COMB LC_X8_Y7_N1 1 " "Info: 9: + IC(0.458 ns) + CELL(0.125 ns) = 11.630 ns; Loc. = LC_X8_Y7_N1; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 11.946 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 10 COMB LC_X8_Y7_N2 13 " "Info: 10: + IC(0.191 ns) + CELL(0.125 ns) = 11.946 ns; Loc. = LC_X8_Y7_N2; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.432 ns) + CELL(0.809 ns) 13.187 ns F1_readADC_multimodes:inst2\|T_CNVen_SCK 11 REG LC_X8_Y7_N0 2 " "Info: 11: + IC(0.432 ns) + CELL(0.809 ns) = 13.187 ns; Loc. = LC_X8_Y7_N0; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.241 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 453 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.372 ns) 13.559 ns F1_readADC_multimodes:inst2\|SCKL 12 COMB LC_X8_Y7_N0 32 " "Info: 12: + IC(0.000 ns) + CELL(0.372 ns) = 13.559 ns; Loc. = LC_X8_Y7_N0; Fanout = 32; COMB Node = 'F1_readADC_multimodes:inst2\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { F1_readADC_multimodes:inst2|T_CNVen_SCK F1_readADC_multimodes:inst2|SCKL } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.250 ns) + CELL(0.574 ns) 17.383 ns F20_EmulateADC:inst1\|SRDATA\[3\] 13 REG LC_X11_Y5_N5 1 " "Info: 13: + IC(3.250 ns) + CELL(0.574 ns) = 17.383 ns; Loc. = LC_X11_Y5_N5; Fanout = 1; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[3\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.824 ns" { F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[3] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.510 ns ( 31.70 % ) " "Info: Total cell delay = 5.510 ns ( 31.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.873 ns ( 68.30 % ) " "Info: Total interconnect delay = 11.873 ns ( 68.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "17.383 ns" { AVG[1] F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "17.383 ns" { AVG[1] {} AVG[1]~combout {} F1_readADC_multimodes:inst2|Add3~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 {} F1_readADC_multimodes:inst2|Mux14~4 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[3] {} } { 0.000ns 0.000ns 2.027ns 0.462ns 0.455ns 1.146ns 1.148ns 1.149ns 1.155ns 0.458ns 0.191ns 0.432ns 0.000ns 3.250ns } { 0.000ns 0.727ns 0.571ns 0.462ns 0.125ns 0.125ns 0.571ns 0.462ns 0.462ns 0.125ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[1\] source 9.170 ns - Shortest register " "Info: - Shortest clock path from clock \"AVG\[1\]\" to source register is 9.170 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns AVG\[1\] 1 CLK PIN_K6 20 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_K6; Fanout = 20; CLK Node = 'AVG\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[1] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.071 ns) + CELL(0.319 ns) 3.117 ns F1_readADC_multimodes:inst2\|Add0~0 2 COMB LC_X8_Y6_N6 13 " "Info: 2: + IC(2.071 ns) + CELL(0.319 ns) = 3.117 ns; Loc. = LC_X8_Y6_N6; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Add0~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.390 ns" { AVG[1] F1_readADC_multimodes:inst2|Add0~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.325 ns) + CELL(0.319 ns) 4.761 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 3 COMB LC_X8_Y7_N2 13 " "Info: 3: + IC(1.325 ns) + CELL(0.319 ns) = 4.761 ns; Loc. = LC_X8_Y7_N2; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.644 ns" { F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.460 ns) + CELL(0.125 ns) 5.346 ns F1_readADC_multimodes:inst2\|SCKL 4 COMB LC_X8_Y7_N0 32 " "Info: 4: + IC(0.460 ns) + CELL(0.125 ns) = 5.346 ns; Loc. = LC_X8_Y7_N0; Fanout = 32; COMB Node = 'F1_readADC_multimodes:inst2\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.585 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.250 ns) + CELL(0.574 ns) 9.170 ns F20_EmulateADC:inst\|SRDATA\[2\] 5 REG LC_X11_Y5_N3 1 " "Info: 5: + IC(3.250 ns) + CELL(0.574 ns) = 9.170 ns; Loc. = LC_X11_Y5_N3; Fanout = 1; REG Node = 'F20_EmulateADC:inst\|SRDATA\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.824 ns" { F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst|SRDATA[2] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.064 ns ( 22.51 % ) " "Info: Total cell delay = 2.064 ns ( 22.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.106 ns ( 77.49 % ) " "Info: Total interconnect delay = 7.106 ns ( 77.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.170 ns" { AVG[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst|SRDATA[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.170 ns" { AVG[1] {} AVG[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst|SRDATA[2] {} } { 0.000ns 0.000ns 2.071ns 1.325ns 0.460ns 3.250ns } { 0.000ns 0.727ns 0.319ns 0.319ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "17.383 ns" { AVG[1] F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "17.383 ns" { AVG[1] {} AVG[1]~combout {} F1_readADC_multimodes:inst2|Add3~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 {} F1_readADC_multimodes:inst2|Mux14~4 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[3] {} } { 0.000ns 0.000ns 2.027ns 0.462ns 0.455ns 1.146ns 1.148ns 1.149ns 1.155ns 0.458ns 0.191ns 0.432ns 0.000ns 3.250ns } { 0.000ns 0.727ns 0.571ns 0.462ns 0.125ns 0.125ns 0.571ns 0.462ns 0.462ns 0.125ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.170 ns" { AVG[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst|SRDATA[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.170 ns" { AVG[1] {} AVG[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst|SRDATA[2] {} } { 0.000ns 0.000ns 2.071ns 1.325ns 0.460ns 3.250ns } { 0.000ns 0.727ns 0.319ns 0.319ns 0.125ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns - " "Info: - Micro clock to output delay of source is 0.235 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.930 ns - Shortest register register " "Info: - Shortest register to register delay is 0.930 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F20_EmulateADC:inst\|SRDATA\[2\] 1 REG LC_X11_Y5_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y5_N3; Fanout = 1; REG Node = 'F20_EmulateADC:inst\|SRDATA\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F20_EmulateADC:inst|SRDATA[2] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.561 ns) + CELL(0.369 ns) 0.930 ns F20_EmulateADC:inst1\|SRDATA\[3\] 2 REG LC_X11_Y5_N5 1 " "Info: 2: + IC(0.561 ns) + CELL(0.369 ns) = 0.930 ns; Loc. = LC_X11_Y5_N5; Fanout = 1; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[3\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.930 ns" { F20_EmulateADC:inst|SRDATA[2] F20_EmulateADC:inst1|SRDATA[3] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.369 ns ( 39.68 % ) " "Info: Total cell delay = 0.369 ns ( 39.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.561 ns ( 60.32 % ) " "Info: Total interconnect delay = 0.561 ns ( 60.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.930 ns" { F20_EmulateADC:inst|SRDATA[2] F20_EmulateADC:inst1|SRDATA[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.930 ns" { F20_EmulateADC:inst|SRDATA[2] {} F20_EmulateADC:inst1|SRDATA[3] {} } { 0.000ns 0.561ns } { 0.000ns 0.369ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.138 ns + " "Info: + Micro hold delay of destination is 0.138 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "17.383 ns" { AVG[1] F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "17.383 ns" { AVG[1] {} AVG[1]~combout {} F1_readADC_multimodes:inst2|Add3~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 {} F1_readADC_multimodes:inst2|Mux14~4 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[3] {} } { 0.000ns 0.000ns 2.027ns 0.462ns 0.455ns 1.146ns 1.148ns 1.149ns 1.155ns 0.458ns 0.191ns 0.432ns 0.000ns 3.250ns } { 0.000ns 0.727ns 0.571ns 0.462ns 0.125ns 0.125ns 0.571ns 0.462ns 0.462ns 0.125ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.170 ns" { AVG[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst|SRDATA[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.170 ns" { AVG[1] {} AVG[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst|SRDATA[2] {} } { 0.000ns 0.000ns 2.071ns 1.325ns 0.460ns 3.250ns } { 0.000ns 0.727ns 0.319ns 0.319ns 0.125ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.930 ns" { F20_EmulateADC:inst|SRDATA[2] F20_EmulateADC:inst1|SRDATA[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.930 ns" { F20_EmulateADC:inst|SRDATA[2] {} F20_EmulateADC:inst1|SRDATA[3] {} } { 0.000ns 0.561ns } { 0.000ns 0.369ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "SR\[0\] 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"SR\[0\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "F20_EmulateADC:inst\|SRDATA\[2\] F20_EmulateADC:inst1\|SRDATA\[3\] SR\[0\] 6.982 ns " "Info: Found hold time violation between source  pin or register \"F20_EmulateADC:inst\|SRDATA\[2\]\" and destination pin or register \"F20_EmulateADC:inst1\|SRDATA\[3\]\" for clock \"SR\[0\]\" (Hold time is 6.982 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "8.009 ns + Largest " "Info: + Largest clock skew is 8.009 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[0\] destination 16.719 ns + Longest register " "Info: + Longest clock path from clock \"SR\[0\]\" to destination register is 16.719 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[0\] 1 CLK PIN_R9 17 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_R9; Fanout = 17; CLK Node = 'SR\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[0] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.491 ns) + CELL(0.462 ns) 2.661 ns F1_readADC_multimodes:inst2\|Add3~0 2 COMB LC_X8_Y6_N9 2 " "Info: 2: + IC(1.491 ns) + CELL(0.462 ns) = 2.661 ns; Loc. = LC_X8_Y6_N9; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.953 ns" { SR[0] F1_readADC_multimodes:inst2|Add3~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 327 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.462 ns) 3.585 ns F1_readADC_multimodes:inst2\|Add3~2 3 COMB LC_X8_Y6_N1 3 " "Info: 3: + IC(0.462 ns) + CELL(0.462 ns) = 3.585 ns; Loc. = LC_X8_Y6_N1; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.924 ns" { F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 327 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.125 ns) 4.165 ns F1_readADC_multimodes:inst2\|Add2~1 4 COMB LC_X8_Y6_N0 1 " "Info: 4: + IC(0.455 ns) + CELL(0.125 ns) = 4.165 ns; Loc. = LC_X8_Y6_N0; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Add2~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.580 ns" { F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 323 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.146 ns) + CELL(0.125 ns) 5.436 ns F1_readADC_multimodes:inst2\|SEL_RDCLK~1 5 COMB LC_X8_Y7_N7 2 " "Info: 5: + IC(1.146 ns) + CELL(0.125 ns) = 5.436 ns; Loc. = LC_X8_Y7_N7; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|SEL_RDCLK~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.271 ns" { F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.148 ns) + CELL(0.571 ns) 7.155 ns F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[2\]~2 6 COMB LC_X8_Y6_N2 2 " "Info: 6: + IC(1.148 ns) + CELL(0.571 ns) = 7.155 ns; Loc. = LC_X8_Y6_N2; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[2\]~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.719 ns" { F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.149 ns) + CELL(0.462 ns) 8.766 ns F1_readADC_multimodes:inst2\|Mux14~4 7 COMB LC_X9_Y8_N3 1 " "Info: 7: + IC(1.149 ns) + CELL(0.462 ns) = 8.766 ns; Loc. = LC_X9_Y8_N3; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.611 ns" { F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~4 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 332 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.155 ns) + CELL(0.462 ns) 10.383 ns F1_readADC_multimodes:inst2\|Mux14 8 COMB LC_X8_Y7_N9 1 " "Info: 8: + IC(1.155 ns) + CELL(0.462 ns) = 10.383 ns; Loc. = LC_X8_Y7_N9; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.617 ns" { F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 332 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.458 ns) + CELL(0.125 ns) 10.966 ns F1_readADC_multimodes:inst2\|ReadCLK~0 9 COMB LC_X8_Y7_N1 1 " "Info: 9: + IC(0.458 ns) + CELL(0.125 ns) = 10.966 ns; Loc. = LC_X8_Y7_N1; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 11.282 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 10 COMB LC_X8_Y7_N2 13 " "Info: 10: + IC(0.191 ns) + CELL(0.125 ns) = 11.282 ns; Loc. = LC_X8_Y7_N2; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.432 ns) + CELL(0.809 ns) 12.523 ns F1_readADC_multimodes:inst2\|T_CNVen_SCK 11 REG LC_X8_Y7_N0 2 " "Info: 11: + IC(0.432 ns) + CELL(0.809 ns) = 12.523 ns; Loc. = LC_X8_Y7_N0; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.241 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 453 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.372 ns) 12.895 ns F1_readADC_multimodes:inst2\|SCKL 12 COMB LC_X8_Y7_N0 32 " "Info: 12: + IC(0.000 ns) + CELL(0.372 ns) = 12.895 ns; Loc. = LC_X8_Y7_N0; Fanout = 32; COMB Node = 'F1_readADC_multimodes:inst2\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { F1_readADC_multimodes:inst2|T_CNVen_SCK F1_readADC_multimodes:inst2|SCKL } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.250 ns) + CELL(0.574 ns) 16.719 ns F20_EmulateADC:inst1\|SRDATA\[3\] 13 REG LC_X11_Y5_N5 1 " "Info: 13: + IC(3.250 ns) + CELL(0.574 ns) = 16.719 ns; Loc. = LC_X11_Y5_N5; Fanout = 1; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[3\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.824 ns" { F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[3] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.382 ns ( 32.19 % ) " "Info: Total cell delay = 5.382 ns ( 32.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.337 ns ( 67.81 % ) " "Info: Total interconnect delay = 11.337 ns ( 67.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "16.719 ns" { SR[0] F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "16.719 ns" { SR[0] {} SR[0]~combout {} F1_readADC_multimodes:inst2|Add3~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 {} F1_readADC_multimodes:inst2|Mux14~4 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[3] {} } { 0.000ns 0.000ns 1.491ns 0.462ns 0.455ns 1.146ns 1.148ns 1.149ns 1.155ns 0.458ns 0.191ns 0.432ns 0.000ns 3.250ns } { 0.000ns 0.708ns 0.462ns 0.462ns 0.125ns 0.125ns 0.571ns 0.462ns 0.462ns 0.125ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[0\] source 8.710 ns - Shortest register " "Info: - Shortest clock path from clock \"SR\[0\]\" to source register is 8.710 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[0\] 1 CLK PIN_R9 17 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_R9; Fanout = 17; CLK Node = 'SR\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[0] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.487 ns) + CELL(0.462 ns) 2.657 ns F1_readADC_multimodes:inst2\|Add0~0 2 COMB LC_X8_Y6_N6 13 " "Info: 2: + IC(1.487 ns) + CELL(0.462 ns) = 2.657 ns; Loc. = LC_X8_Y6_N6; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Add0~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.949 ns" { SR[0] F1_readADC_multimodes:inst2|Add0~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.325 ns) + CELL(0.319 ns) 4.301 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 3 COMB LC_X8_Y7_N2 13 " "Info: 3: + IC(1.325 ns) + CELL(0.319 ns) = 4.301 ns; Loc. = LC_X8_Y7_N2; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.644 ns" { F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.460 ns) + CELL(0.125 ns) 4.886 ns F1_readADC_multimodes:inst2\|SCKL 4 COMB LC_X8_Y7_N0 32 " "Info: 4: + IC(0.460 ns) + CELL(0.125 ns) = 4.886 ns; Loc. = LC_X8_Y7_N0; Fanout = 32; COMB Node = 'F1_readADC_multimodes:inst2\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.585 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.250 ns) + CELL(0.574 ns) 8.710 ns F20_EmulateADC:inst\|SRDATA\[2\] 5 REG LC_X11_Y5_N3 1 " "Info: 5: + IC(3.250 ns) + CELL(0.574 ns) = 8.710 ns; Loc. = LC_X11_Y5_N3; Fanout = 1; REG Node = 'F20_EmulateADC:inst\|SRDATA\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.824 ns" { F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst|SRDATA[2] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.188 ns ( 25.12 % ) " "Info: Total cell delay = 2.188 ns ( 25.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.522 ns ( 74.88 % ) " "Info: Total interconnect delay = 6.522 ns ( 74.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.710 ns" { SR[0] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst|SRDATA[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "8.710 ns" { SR[0] {} SR[0]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst|SRDATA[2] {} } { 0.000ns 0.000ns 1.487ns 1.325ns 0.460ns 3.250ns } { 0.000ns 0.708ns 0.462ns 0.319ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "16.719 ns" { SR[0] F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "16.719 ns" { SR[0] {} SR[0]~combout {} F1_readADC_multimodes:inst2|Add3~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 {} F1_readADC_multimodes:inst2|Mux14~4 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[3] {} } { 0.000ns 0.000ns 1.491ns 0.462ns 0.455ns 1.146ns 1.148ns 1.149ns 1.155ns 0.458ns 0.191ns 0.432ns 0.000ns 3.250ns } { 0.000ns 0.708ns 0.462ns 0.462ns 0.125ns 0.125ns 0.571ns 0.462ns 0.462ns 0.125ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.710 ns" { SR[0] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst|SRDATA[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "8.710 ns" { SR[0] {} SR[0]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst|SRDATA[2] {} } { 0.000ns 0.000ns 1.487ns 1.325ns 0.460ns 3.250ns } { 0.000ns 0.708ns 0.462ns 0.319ns 0.125ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns - " "Info: - Micro clock to output delay of source is 0.235 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.930 ns - Shortest register register " "Info: - Shortest register to register delay is 0.930 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F20_EmulateADC:inst\|SRDATA\[2\] 1 REG LC_X11_Y5_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y5_N3; Fanout = 1; REG Node = 'F20_EmulateADC:inst\|SRDATA\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F20_EmulateADC:inst|SRDATA[2] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.561 ns) + CELL(0.369 ns) 0.930 ns F20_EmulateADC:inst1\|SRDATA\[3\] 2 REG LC_X11_Y5_N5 1 " "Info: 2: + IC(0.561 ns) + CELL(0.369 ns) = 0.930 ns; Loc. = LC_X11_Y5_N5; Fanout = 1; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[3\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.930 ns" { F20_EmulateADC:inst|SRDATA[2] F20_EmulateADC:inst1|SRDATA[3] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.369 ns ( 39.68 % ) " "Info: Total cell delay = 0.369 ns ( 39.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.561 ns ( 60.32 % ) " "Info: Total interconnect delay = 0.561 ns ( 60.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.930 ns" { F20_EmulateADC:inst|SRDATA[2] F20_EmulateADC:inst1|SRDATA[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.930 ns" { F20_EmulateADC:inst|SRDATA[2] {} F20_EmulateADC:inst1|SRDATA[3] {} } { 0.000ns 0.561ns } { 0.000ns 0.369ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.138 ns + " "Info: + Micro hold delay of destination is 0.138 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "16.719 ns" { SR[0] F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "16.719 ns" { SR[0] {} SR[0]~combout {} F1_readADC_multimodes:inst2|Add3~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 {} F1_readADC_multimodes:inst2|Mux14~4 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[3] {} } { 0.000ns 0.000ns 1.491ns 0.462ns 0.455ns 1.146ns 1.148ns 1.149ns 1.155ns 0.458ns 0.191ns 0.432ns 0.000ns 3.250ns } { 0.000ns 0.708ns 0.462ns 0.462ns 0.125ns 0.125ns 0.571ns 0.462ns 0.462ns 0.125ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.710 ns" { SR[0] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst|SRDATA[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "8.710 ns" { SR[0] {} SR[0]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst|SRDATA[2] {} } { 0.000ns 0.000ns 1.487ns 1.325ns 0.460ns 3.250ns } { 0.000ns 0.708ns 0.462ns 0.319ns 0.125ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.930 ns" { F20_EmulateADC:inst|SRDATA[2] F20_EmulateADC:inst1|SRDATA[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.930 ns" { F20_EmulateADC:inst|SRDATA[2] {} F20_EmulateADC:inst1|SRDATA[3] {} } { 0.000ns 0.561ns } { 0.000ns 0.369ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "SR\[1\] 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"SR\[1\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "F20_EmulateADC:inst\|SRDATA\[2\] F20_EmulateADC:inst1\|SRDATA\[3\] SR\[1\] 6.886 ns " "Info: Found hold time violation between source  pin or register \"F20_EmulateADC:inst\|SRDATA\[2\]\" and destination pin or register \"F20_EmulateADC:inst1\|SRDATA\[3\]\" for clock \"SR\[1\]\" (Hold time is 6.886 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.913 ns + Largest " "Info: + Largest clock skew is 7.913 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[1\] destination 17.550 ns + Longest register " "Info: + Longest clock path from clock \"SR\[1\]\" to destination register is 17.550 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[1\] 1 CLK PIN_K15 15 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_K15; Fanout = 15; CLK Node = 'SR\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[1] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.305 ns) + CELL(0.571 ns) 3.584 ns F1_readADC_multimodes:inst2\|Add0~0 2 COMB LC_X8_Y6_N6 13 " "Info: 2: + IC(2.305 ns) + CELL(0.571 ns) = 3.584 ns; Loc. = LC_X8_Y6_N6; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Add0~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.876 ns" { SR[1] F1_readADC_multimodes:inst2|Add0~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.513 ns) + CELL(0.319 ns) 4.416 ns F1_readADC_multimodes:inst2\|Add3~2 3 COMB LC_X8_Y6_N1 3 " "Info: 3: + IC(0.513 ns) + CELL(0.319 ns) = 4.416 ns; Loc. = LC_X8_Y6_N1; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.832 ns" { F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Add3~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 327 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.125 ns) 4.996 ns F1_readADC_multimodes:inst2\|Add2~1 4 COMB LC_X8_Y6_N0 1 " "Info: 4: + IC(0.455 ns) + CELL(0.125 ns) = 4.996 ns; Loc. = LC_X8_Y6_N0; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Add2~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.580 ns" { F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 323 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.146 ns) + CELL(0.125 ns) 6.267 ns F1_readADC_multimodes:inst2\|SEL_RDCLK~1 5 COMB LC_X8_Y7_N7 2 " "Info: 5: + IC(1.146 ns) + CELL(0.125 ns) = 6.267 ns; Loc. = LC_X8_Y7_N7; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|SEL_RDCLK~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.271 ns" { F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.148 ns) + CELL(0.571 ns) 7.986 ns F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[2\]~2 6 COMB LC_X8_Y6_N2 2 " "Info: 6: + IC(1.148 ns) + CELL(0.571 ns) = 7.986 ns; Loc. = LC_X8_Y6_N2; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[2\]~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.719 ns" { F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.149 ns) + CELL(0.462 ns) 9.597 ns F1_readADC_multimodes:inst2\|Mux14~4 7 COMB LC_X9_Y8_N3 1 " "Info: 7: + IC(1.149 ns) + CELL(0.462 ns) = 9.597 ns; Loc. = LC_X9_Y8_N3; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.611 ns" { F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~4 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 332 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.155 ns) + CELL(0.462 ns) 11.214 ns F1_readADC_multimodes:inst2\|Mux14 8 COMB LC_X8_Y7_N9 1 " "Info: 8: + IC(1.155 ns) + CELL(0.462 ns) = 11.214 ns; Loc. = LC_X8_Y7_N9; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.617 ns" { F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 332 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.458 ns) + CELL(0.125 ns) 11.797 ns F1_readADC_multimodes:inst2\|ReadCLK~0 9 COMB LC_X8_Y7_N1 1 " "Info: 9: + IC(0.458 ns) + CELL(0.125 ns) = 11.797 ns; Loc. = LC_X8_Y7_N1; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 12.113 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 10 COMB LC_X8_Y7_N2 13 " "Info: 10: + IC(0.191 ns) + CELL(0.125 ns) = 12.113 ns; Loc. = LC_X8_Y7_N2; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.432 ns) + CELL(0.809 ns) 13.354 ns F1_readADC_multimodes:inst2\|T_CNVen_SCK 11 REG LC_X8_Y7_N0 2 " "Info: 11: + IC(0.432 ns) + CELL(0.809 ns) = 13.354 ns; Loc. = LC_X8_Y7_N0; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.241 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 453 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.372 ns) 13.726 ns F1_readADC_multimodes:inst2\|SCKL 12 COMB LC_X8_Y7_N0 32 " "Info: 12: + IC(0.000 ns) + CELL(0.372 ns) = 13.726 ns; Loc. = LC_X8_Y7_N0; Fanout = 32; COMB Node = 'F1_readADC_multimodes:inst2\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { F1_readADC_multimodes:inst2|T_CNVen_SCK F1_readADC_multimodes:inst2|SCKL } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.250 ns) + CELL(0.574 ns) 17.550 ns F20_EmulateADC:inst1\|SRDATA\[3\] 13 REG LC_X11_Y5_N5 1 " "Info: 13: + IC(3.250 ns) + CELL(0.574 ns) = 17.550 ns; Loc. = LC_X11_Y5_N5; Fanout = 1; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[3\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.824 ns" { F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[3] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.348 ns ( 30.47 % ) " "Info: Total cell delay = 5.348 ns ( 30.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.202 ns ( 69.53 % ) " "Info: Total interconnect delay = 12.202 ns ( 69.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "17.550 ns" { SR[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "17.550 ns" { SR[1] {} SR[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 {} F1_readADC_multimodes:inst2|Mux14~4 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[3] {} } { 0.000ns 0.000ns 2.305ns 0.513ns 0.455ns 1.146ns 1.148ns 1.149ns 1.155ns 0.458ns 0.191ns 0.432ns 0.000ns 3.250ns } { 0.000ns 0.708ns 0.571ns 0.319ns 0.125ns 0.125ns 0.571ns 0.462ns 0.462ns 0.125ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[1\] source 9.637 ns - Shortest register " "Info: - Shortest clock path from clock \"SR\[1\]\" to source register is 9.637 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[1\] 1 CLK PIN_K15 15 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_K15; Fanout = 15; CLK Node = 'SR\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[1] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.305 ns) + CELL(0.571 ns) 3.584 ns F1_readADC_multimodes:inst2\|Add0~0 2 COMB LC_X8_Y6_N6 13 " "Info: 2: + IC(2.305 ns) + CELL(0.571 ns) = 3.584 ns; Loc. = LC_X8_Y6_N6; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Add0~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.876 ns" { SR[1] F1_readADC_multimodes:inst2|Add0~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.325 ns) + CELL(0.319 ns) 5.228 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 3 COMB LC_X8_Y7_N2 13 " "Info: 3: + IC(1.325 ns) + CELL(0.319 ns) = 5.228 ns; Loc. = LC_X8_Y7_N2; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.644 ns" { F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.460 ns) + CELL(0.125 ns) 5.813 ns F1_readADC_multimodes:inst2\|SCKL 4 COMB LC_X8_Y7_N0 32 " "Info: 4: + IC(0.460 ns) + CELL(0.125 ns) = 5.813 ns; Loc. = LC_X8_Y7_N0; Fanout = 32; COMB Node = 'F1_readADC_multimodes:inst2\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.585 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.250 ns) + CELL(0.574 ns) 9.637 ns F20_EmulateADC:inst\|SRDATA\[2\] 5 REG LC_X11_Y5_N3 1 " "Info: 5: + IC(3.250 ns) + CELL(0.574 ns) = 9.637 ns; Loc. = LC_X11_Y5_N3; Fanout = 1; REG Node = 'F20_EmulateADC:inst\|SRDATA\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.824 ns" { F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst|SRDATA[2] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.297 ns ( 23.84 % ) " "Info: Total cell delay = 2.297 ns ( 23.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.340 ns ( 76.16 % ) " "Info: Total interconnect delay = 7.340 ns ( 76.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.637 ns" { SR[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst|SRDATA[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.637 ns" { SR[1] {} SR[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst|SRDATA[2] {} } { 0.000ns 0.000ns 2.305ns 1.325ns 0.460ns 3.250ns } { 0.000ns 0.708ns 0.571ns 0.319ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "17.550 ns" { SR[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "17.550 ns" { SR[1] {} SR[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 {} F1_readADC_multimodes:inst2|Mux14~4 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[3] {} } { 0.000ns 0.000ns 2.305ns 0.513ns 0.455ns 1.146ns 1.148ns 1.149ns 1.155ns 0.458ns 0.191ns 0.432ns 0.000ns 3.250ns } { 0.000ns 0.708ns 0.571ns 0.319ns 0.125ns 0.125ns 0.571ns 0.462ns 0.462ns 0.125ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.637 ns" { SR[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst|SRDATA[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.637 ns" { SR[1] {} SR[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst|SRDATA[2] {} } { 0.000ns 0.000ns 2.305ns 1.325ns 0.460ns 3.250ns } { 0.000ns 0.708ns 0.571ns 0.319ns 0.125ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns - " "Info: - Micro clock to output delay of source is 0.235 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.930 ns - Shortest register register " "Info: - Shortest register to register delay is 0.930 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F20_EmulateADC:inst\|SRDATA\[2\] 1 REG LC_X11_Y5_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y5_N3; Fanout = 1; REG Node = 'F20_EmulateADC:inst\|SRDATA\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F20_EmulateADC:inst|SRDATA[2] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.561 ns) + CELL(0.369 ns) 0.930 ns F20_EmulateADC:inst1\|SRDATA\[3\] 2 REG LC_X11_Y5_N5 1 " "Info: 2: + IC(0.561 ns) + CELL(0.369 ns) = 0.930 ns; Loc. = LC_X11_Y5_N5; Fanout = 1; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[3\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.930 ns" { F20_EmulateADC:inst|SRDATA[2] F20_EmulateADC:inst1|SRDATA[3] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.369 ns ( 39.68 % ) " "Info: Total cell delay = 0.369 ns ( 39.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.561 ns ( 60.32 % ) " "Info: Total interconnect delay = 0.561 ns ( 60.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.930 ns" { F20_EmulateADC:inst|SRDATA[2] F20_EmulateADC:inst1|SRDATA[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.930 ns" { F20_EmulateADC:inst|SRDATA[2] {} F20_EmulateADC:inst1|SRDATA[3] {} } { 0.000ns 0.561ns } { 0.000ns 0.369ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.138 ns + " "Info: + Micro hold delay of destination is 0.138 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "17.550 ns" { SR[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "17.550 ns" { SR[1] {} SR[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 {} F1_readADC_multimodes:inst2|Mux14~4 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[3] {} } { 0.000ns 0.000ns 2.305ns 0.513ns 0.455ns 1.146ns 1.148ns 1.149ns 1.155ns 0.458ns 0.191ns 0.432ns 0.000ns 3.250ns } { 0.000ns 0.708ns 0.571ns 0.319ns 0.125ns 0.125ns 0.571ns 0.462ns 0.462ns 0.125ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.637 ns" { SR[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst|SRDATA[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.637 ns" { SR[1] {} SR[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst|SRDATA[2] {} } { 0.000ns 0.000ns 2.305ns 1.325ns 0.460ns 3.250ns } { 0.000ns 0.708ns 0.571ns 0.319ns 0.125ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.930 ns" { F20_EmulateADC:inst|SRDATA[2] F20_EmulateADC:inst1|SRDATA[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.930 ns" { F20_EmulateADC:inst|SRDATA[2] {} F20_EmulateADC:inst1|SRDATA[3] {} } { 0.000ns 0.561ns } { 0.000ns 0.369ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "MCLK 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"MCLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "F1_readADC_multimodes:inst2\|MCLK_div_Clear F1_readADC_multimodes:inst2\|CNVen_SCK MCLK 5.419 ns " "Info: Found hold time violation between source  pin or register \"F1_readADC_multimodes:inst2\|MCLK_div_Clear\" and destination pin or register \"F1_readADC_multimodes:inst2\|CNVen_SCK\" for clock \"MCLK\" (Hold time is 5.419 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.571 ns + Largest " "Info: + Largest clock skew is 7.571 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK destination 10.043 ns + Longest register " "Info: + Longest clock path from clock \"MCLK\" to destination register is 10.043 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns MCLK 1 CLK PIN_J6 35 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 35; CLK Node = 'MCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 176 168 336 192 "MCLK" "" } { 40 848 904 56 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.809 ns) 2.707 ns F1_readADC_multimodes:inst2\|MCLK_divider\[3\] 2 REG LC_X9_Y8_N6 5 " "Info: 2: + IC(1.171 ns) + CELL(0.809 ns) = 2.707 ns; Loc. = LC_X9_Y8_N6; Fanout = 5; REG Node = 'F1_readADC_multimodes:inst2\|MCLK_divider\[3\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.980 ns" { MCLK F1_readADC_multimodes:inst2|MCLK_divider[3] } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 237 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.286 ns) + CELL(0.319 ns) 4.312 ns F1_readADC_multimodes:inst2\|Mux15~1 3 COMB LC_X8_Y8_N4 1 " "Info: 3: + IC(1.286 ns) + CELL(0.319 ns) = 4.312 ns; Loc. = LC_X8_Y8_N4; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.605 ns" { F1_readADC_multimodes:inst2|MCLK_divider[3] F1_readADC_multimodes:inst2|Mux15~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 347 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.723 ns) + CELL(0.462 ns) 5.497 ns F1_readADC_multimodes:inst2\|Mux15~2 4 COMB LC_X7_Y8_N7 1 " "Info: 4: + IC(0.723 ns) + CELL(0.462 ns) = 5.497 ns; Loc. = LC_X7_Y8_N7; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.185 ns" { F1_readADC_multimodes:inst2|Mux15~1 F1_readADC_multimodes:inst2|Mux15~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 347 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.448 ns) + CELL(0.462 ns) 6.407 ns F1_readADC_multimodes:inst2\|Mux15 5 COMB LC_X7_Y8_N5 1 " "Info: 5: + IC(0.448 ns) + CELL(0.462 ns) = 6.407 ns; Loc. = LC_X7_Y8_N5; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.910 ns" { F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 347 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.195 ns) + CELL(0.319 ns) 7.921 ns F1_readADC_multimodes:inst2\|ReadCLK~0 6 COMB LC_X8_Y7_N1 1 " "Info: 6: + IC(1.195 ns) + CELL(0.319 ns) = 7.921 ns; Loc. = LC_X8_Y7_N1; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 8.237 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 7 COMB LC_X8_Y7_N2 13 " "Info: 7: + IC(0.191 ns) + CELL(0.125 ns) = 8.237 ns; Loc. = LC_X8_Y7_N2; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.232 ns) + CELL(0.574 ns) 10.043 ns F1_readADC_multimodes:inst2\|CNVen_SCK 8 REG LC_X7_Y8_N1 2 " "Info: 8: + IC(1.232 ns) + CELL(0.574 ns) = 10.043 ns; Loc. = LC_X7_Y8_N1; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.806 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 417 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.797 ns ( 37.81 % ) " "Info: Total cell delay = 3.797 ns ( 37.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.246 ns ( 62.19 % ) " "Info: Total interconnect delay = 6.246 ns ( 62.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.043 ns" { MCLK F1_readADC_multimodes:inst2|MCLK_divider[3] F1_readADC_multimodes:inst2|Mux15~1 F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.043 ns" { MCLK {} MCLK~combout {} F1_readADC_multimodes:inst2|MCLK_divider[3] {} F1_readADC_multimodes:inst2|Mux15~1 {} F1_readADC_multimodes:inst2|Mux15~2 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SCK {} } { 0.000ns 0.000ns 1.171ns 1.286ns 0.723ns 0.448ns 1.195ns 0.191ns 1.232ns } { 0.000ns 0.727ns 0.809ns 0.319ns 0.462ns 0.462ns 0.319ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK source 2.472 ns - Shortest register " "Info: - Shortest clock path from clock \"MCLK\" to source register is 2.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns MCLK 1 CLK PIN_J6 35 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 35; CLK Node = 'MCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 176 168 336 192 "MCLK" "" } { 40 848 904 56 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.574 ns) 2.472 ns F1_readADC_multimodes:inst2\|MCLK_div_Clear 2 REG LC_X6_Y9_N5 19 " "Info: 2: + IC(1.171 ns) + CELL(0.574 ns) = 2.472 ns; Loc. = LC_X6_Y9_N5; Fanout = 19; REG Node = 'F1_readADC_multimodes:inst2\|MCLK_div_Clear'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { MCLK F1_readADC_multimodes:inst2|MCLK_div_Clear } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 52.63 % ) " "Info: Total cell delay = 1.301 ns ( 52.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.171 ns ( 47.37 % ) " "Info: Total interconnect delay = 1.171 ns ( 47.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { MCLK F1_readADC_multimodes:inst2|MCLK_div_Clear } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { MCLK {} MCLK~combout {} F1_readADC_multimodes:inst2|MCLK_div_Clear {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.043 ns" { MCLK F1_readADC_multimodes:inst2|MCLK_divider[3] F1_readADC_multimodes:inst2|Mux15~1 F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.043 ns" { MCLK {} MCLK~combout {} F1_readADC_multimodes:inst2|MCLK_divider[3] {} F1_readADC_multimodes:inst2|Mux15~1 {} F1_readADC_multimodes:inst2|Mux15~2 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SCK {} } { 0.000ns 0.000ns 1.171ns 1.286ns 0.723ns 0.448ns 1.195ns 0.191ns 1.232ns } { 0.000ns 0.727ns 0.809ns 0.319ns 0.462ns 0.462ns 0.319ns 0.125ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { MCLK F1_readADC_multimodes:inst2|MCLK_div_Clear } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { MCLK {} MCLK~combout {} F1_readADC_multimodes:inst2|MCLK_div_Clear {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns - " "Info: - Micro clock to output delay of source is 0.235 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 74 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.055 ns - Shortest register register " "Info: - Shortest register to register delay is 2.055 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADC_multimodes:inst2\|MCLK_div_Clear 1 REG LC_X6_Y9_N5 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y9_N5; Fanout = 19; REG Node = 'F1_readADC_multimodes:inst2\|MCLK_div_Clear'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADC_multimodes:inst2|MCLK_div_Clear } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.278 ns) + CELL(0.777 ns) 2.055 ns F1_readADC_multimodes:inst2\|CNVen_SCK 2 REG LC_X7_Y8_N1 2 " "Info: 2: + IC(1.278 ns) + CELL(0.777 ns) = 2.055 ns; Loc. = LC_X7_Y8_N1; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.055 ns" { F1_readADC_multimodes:inst2|MCLK_div_Clear F1_readADC_multimodes:inst2|CNVen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 417 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.777 ns ( 37.81 % ) " "Info: Total cell delay = 0.777 ns ( 37.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.278 ns ( 62.19 % ) " "Info: Total interconnect delay = 1.278 ns ( 62.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.055 ns" { F1_readADC_multimodes:inst2|MCLK_div_Clear F1_readADC_multimodes:inst2|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.055 ns" { F1_readADC_multimodes:inst2|MCLK_div_Clear {} F1_readADC_multimodes:inst2|CNVen_SCK {} } { 0.000ns 1.278ns } { 0.000ns 0.777ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.138 ns + " "Info: + Micro hold delay of destination is 0.138 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 417 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.043 ns" { MCLK F1_readADC_multimodes:inst2|MCLK_divider[3] F1_readADC_multimodes:inst2|Mux15~1 F1_readADC_multimodes:inst2|Mux15~2 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.043 ns" { MCLK {} MCLK~combout {} F1_readADC_multimodes:inst2|MCLK_divider[3] {} F1_readADC_multimodes:inst2|Mux15~1 {} F1_readADC_multimodes:inst2|Mux15~2 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SCK {} } { 0.000ns 0.000ns 1.171ns 1.286ns 0.723ns 0.448ns 1.195ns 0.191ns 1.232ns } { 0.000ns 0.727ns 0.809ns 0.319ns 0.462ns 0.462ns 0.319ns 0.125ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { MCLK F1_readADC_multimodes:inst2|MCLK_div_Clear } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { MCLK {} MCLK~combout {} F1_readADC_multimodes:inst2|MCLK_div_Clear {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.055 ns" { F1_readADC_multimodes:inst2|MCLK_div_Clear F1_readADC_multimodes:inst2|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.055 ns" { F1_readADC_multimodes:inst2|MCLK_div_Clear {} F1_readADC_multimodes:inst2|CNVen_SCK {} } { 0.000ns 1.278ns } { 0.000ns 0.777ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "AQMODE 1 " "Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock \"AQMODE\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "F20_EmulateADC:inst\|SRDATA\[2\] F20_EmulateADC:inst1\|SRDATA\[3\] AQMODE 1 ps " "Info: Found hold time violation between source  pin or register \"F20_EmulateADC:inst\|SRDATA\[2\]\" and destination pin or register \"F20_EmulateADC:inst1\|SRDATA\[3\]\" for clock \"AQMODE\" (Hold time is 1 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.028 ns + Largest " "Info: + Largest clock skew is 1.028 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AQMODE destination 8.287 ns + Longest register " "Info: + Longest clock path from clock \"AQMODE\" to destination register is 8.287 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AQMODE 1 CLK PIN_R8 10 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_R8; Fanout = 10; CLK Node = 'AQMODE'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AQMODE } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 96 680 848 112 "AQMODE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.364 ns) + CELL(0.462 ns) 2.534 ns F1_readADC_multimodes:inst2\|ReadCLK~0 2 COMB LC_X8_Y7_N1 1 " "Info: 2: + IC(1.364 ns) + CELL(0.462 ns) = 2.534 ns; Loc. = LC_X8_Y7_N1; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.826 ns" { AQMODE F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 2.850 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 3 COMB LC_X8_Y7_N2 13 " "Info: 3: + IC(0.191 ns) + CELL(0.125 ns) = 2.850 ns; Loc. = LC_X8_Y7_N2; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.432 ns) + CELL(0.809 ns) 4.091 ns F1_readADC_multimodes:inst2\|T_CNVen_SCK 4 REG LC_X8_Y7_N0 2 " "Info: 4: + IC(0.432 ns) + CELL(0.809 ns) = 4.091 ns; Loc. = LC_X8_Y7_N0; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.241 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 453 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.372 ns) 4.463 ns F1_readADC_multimodes:inst2\|SCKL 5 COMB LC_X8_Y7_N0 32 " "Info: 5: + IC(0.000 ns) + CELL(0.372 ns) = 4.463 ns; Loc. = LC_X8_Y7_N0; Fanout = 32; COMB Node = 'F1_readADC_multimodes:inst2\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { F1_readADC_multimodes:inst2|T_CNVen_SCK F1_readADC_multimodes:inst2|SCKL } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.250 ns) + CELL(0.574 ns) 8.287 ns F20_EmulateADC:inst1\|SRDATA\[3\] 6 REG LC_X11_Y5_N5 1 " "Info: 6: + IC(3.250 ns) + CELL(0.574 ns) = 8.287 ns; Loc. = LC_X11_Y5_N5; Fanout = 1; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[3\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.824 ns" { F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[3] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.050 ns ( 36.80 % ) " "Info: Total cell delay = 3.050 ns ( 36.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.237 ns ( 63.20 % ) " "Info: Total interconnect delay = 5.237 ns ( 63.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.287 ns" { AQMODE F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "8.287 ns" { AQMODE {} AQMODE~combout {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[3] {} } { 0.000ns 0.000ns 1.364ns 0.191ns 0.432ns 0.000ns 3.250ns } { 0.000ns 0.708ns 0.462ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AQMODE source 7.259 ns - Shortest register " "Info: - Shortest clock path from clock \"AQMODE\" to source register is 7.259 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AQMODE 1 CLK PIN_R8 10 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_R8; Fanout = 10; CLK Node = 'AQMODE'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AQMODE } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 96 680 848 112 "AQMODE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.364 ns) + CELL(0.462 ns) 2.534 ns F1_readADC_multimodes:inst2\|ReadCLK~0 2 COMB LC_X8_Y7_N1 1 " "Info: 2: + IC(1.364 ns) + CELL(0.462 ns) = 2.534 ns; Loc. = LC_X8_Y7_N1; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.826 ns" { AQMODE F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 2.850 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 3 COMB LC_X8_Y7_N2 13 " "Info: 3: + IC(0.191 ns) + CELL(0.125 ns) = 2.850 ns; Loc. = LC_X8_Y7_N2; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.460 ns) + CELL(0.125 ns) 3.435 ns F1_readADC_multimodes:inst2\|SCKL 4 COMB LC_X8_Y7_N0 32 " "Info: 4: + IC(0.460 ns) + CELL(0.125 ns) = 3.435 ns; Loc. = LC_X8_Y7_N0; Fanout = 32; COMB Node = 'F1_readADC_multimodes:inst2\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.585 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.250 ns) + CELL(0.574 ns) 7.259 ns F20_EmulateADC:inst\|SRDATA\[2\] 5 REG LC_X11_Y5_N3 1 " "Info: 5: + IC(3.250 ns) + CELL(0.574 ns) = 7.259 ns; Loc. = LC_X11_Y5_N3; Fanout = 1; REG Node = 'F20_EmulateADC:inst\|SRDATA\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.824 ns" { F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst|SRDATA[2] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.994 ns ( 27.47 % ) " "Info: Total cell delay = 1.994 ns ( 27.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.265 ns ( 72.53 % ) " "Info: Total interconnect delay = 5.265 ns ( 72.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.259 ns" { AQMODE F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst|SRDATA[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.259 ns" { AQMODE {} AQMODE~combout {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst|SRDATA[2] {} } { 0.000ns 0.000ns 1.364ns 0.191ns 0.460ns 3.250ns } { 0.000ns 0.708ns 0.462ns 0.125ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.287 ns" { AQMODE F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "8.287 ns" { AQMODE {} AQMODE~combout {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[3] {} } { 0.000ns 0.000ns 1.364ns 0.191ns 0.432ns 0.000ns 3.250ns } { 0.000ns 0.708ns 0.462ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.259 ns" { AQMODE F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst|SRDATA[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.259 ns" { AQMODE {} AQMODE~combout {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst|SRDATA[2] {} } { 0.000ns 0.000ns 1.364ns 0.191ns 0.460ns 3.250ns } { 0.000ns 0.708ns 0.462ns 0.125ns 0.125ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns - " "Info: - Micro clock to output delay of source is 0.235 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.930 ns - Shortest register register " "Info: - Shortest register to register delay is 0.930 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F20_EmulateADC:inst\|SRDATA\[2\] 1 REG LC_X11_Y5_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y5_N3; Fanout = 1; REG Node = 'F20_EmulateADC:inst\|SRDATA\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F20_EmulateADC:inst|SRDATA[2] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.561 ns) + CELL(0.369 ns) 0.930 ns F20_EmulateADC:inst1\|SRDATA\[3\] 2 REG LC_X11_Y5_N5 1 " "Info: 2: + IC(0.561 ns) + CELL(0.369 ns) = 0.930 ns; Loc. = LC_X11_Y5_N5; Fanout = 1; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[3\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.930 ns" { F20_EmulateADC:inst|SRDATA[2] F20_EmulateADC:inst1|SRDATA[3] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.369 ns ( 39.68 % ) " "Info: Total cell delay = 0.369 ns ( 39.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.561 ns ( 60.32 % ) " "Info: Total interconnect delay = 0.561 ns ( 60.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.930 ns" { F20_EmulateADC:inst|SRDATA[2] F20_EmulateADC:inst1|SRDATA[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.930 ns" { F20_EmulateADC:inst|SRDATA[2] {} F20_EmulateADC:inst1|SRDATA[3] {} } { 0.000ns 0.561ns } { 0.000ns 0.369ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.138 ns + " "Info: + Micro hold delay of destination is 0.138 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.287 ns" { AQMODE F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "8.287 ns" { AQMODE {} AQMODE~combout {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[3] {} } { 0.000ns 0.000ns 1.364ns 0.191ns 0.432ns 0.000ns 3.250ns } { 0.000ns 0.708ns 0.462ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.259 ns" { AQMODE F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst|SRDATA[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.259 ns" { AQMODE {} AQMODE~combout {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst|SRDATA[2] {} } { 0.000ns 0.000ns 1.364ns 0.191ns 0.460ns 3.250ns } { 0.000ns 0.708ns 0.462ns 0.125ns 0.125ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.930 ns" { F20_EmulateADC:inst|SRDATA[2] F20_EmulateADC:inst1|SRDATA[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.930 ns" { F20_EmulateADC:inst|SRDATA[2] {} F20_EmulateADC:inst1|SRDATA[3] {} } { 0.000ns 0.561ns } { 0.000ns 0.369ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "F1_readADC_multimodes:inst2\|AVGen_READ AQMODE SR\[2\] 14.574 ns register " "Info: tsu for register \"F1_readADC_multimodes:inst2\|AVGen_READ\" (data pin = \"AQMODE\", clock pin = \"SR\[2\]\") is 14.574 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.071 ns + Longest pin register " "Info: + Longest pin to register delay is 19.071 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AQMODE 1 CLK PIN_R8 10 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_R8; Fanout = 10; CLK Node = 'AQMODE'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AQMODE } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 96 680 848 112 "AQMODE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.812 ns) + CELL(0.125 ns) 2.645 ns F1_readADC_multimodes:inst2\|Test_CK_cycle\[0\]~8 2 COMB LC_X6_Y10_N5 14 " "Info: 2: + IC(1.812 ns) + CELL(0.125 ns) = 2.645 ns; Loc. = LC_X6_Y10_N5; Fanout = 14; COMB Node = 'F1_readADC_multimodes:inst2\|Test_CK_cycle\[0\]~8'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.937 ns" { AQMODE F1_readADC_multimodes:inst2|Test_CK_cycle[0]~8 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.645 ns) + CELL(0.467 ns) 4.757 ns F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[0\]~COUT 3 COMB LC_X5_Y8_N2 1 " "Info: 3: + IC(1.645 ns) + CELL(0.467 ns) = 4.757 ns; Loc. = LC_X5_Y8_N2; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[0\]~COUT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.112 ns" { F1_readADC_multimodes:inst2|Test_CK_cycle[0]~8 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~COUT } "NODE_NAME" } } { "db/add_sub_g7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_g7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.509 ns) 5.266 ns F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~20 4 COMB LC_X5_Y8_N3 2 " "Info: 4: + IC(0.000 ns) + CELL(0.509 ns) = 5.266 ns; Loc. = LC_X5_Y8_N3; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~20'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.509 ns" { F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~COUT F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~20 } "NODE_NAME" } } { "db/add_sub_g7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_g7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.197 ns) + CELL(0.467 ns) 6.930 ns F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~17 5 COMB LC_X5_Y9_N1 2 " "Info: 5: + IC(1.197 ns) + CELL(0.467 ns) = 6.930 ns; Loc. = LC_X5_Y9_N1; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~17'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.664 ns" { F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~20 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~17 } "NODE_NAME" } } { "db/add_sub_g7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_g7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.077 ns) 7.007 ns F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~12 6 COMB LC_X5_Y9_N2 2 " "Info: 6: + IC(0.000 ns) + CELL(0.077 ns) = 7.007 ns; Loc. = LC_X5_Y9_N2; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~12'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.077 ns" { F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~17 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~12 } "NODE_NAME" } } { "db/add_sub_g7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_g7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.077 ns) 7.084 ns F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~7 7 COMB LC_X5_Y9_N3 1 " "Info: 7: + IC(0.000 ns) + CELL(0.077 ns) = 7.084 ns; Loc. = LC_X5_Y9_N3; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~7'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.077 ns" { F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~12 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~7 } "NODE_NAME" } } { "db/add_sub_g7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_g7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.509 ns) 7.593 ns F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~0 8 COMB LC_X5_Y9_N4 4 " "Info: 8: + IC(0.000 ns) + CELL(0.509 ns) = 7.593 ns; Loc. = LC_X5_Y9_N4; Fanout = 4; COMB Node = 'F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.509 ns" { F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~7 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~0 } "NODE_NAME" } } { "db/add_sub_g7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_g7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.496 ns) + CELL(0.125 ns) 9.214 ns F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|StageOut\[10\]~4 9 COMB LC_X5_Y10_N8 4 " "Info: 9: + IC(1.496 ns) + CELL(0.125 ns) = 9.214 ns; Loc. = LC_X5_Y10_N8; Fanout = 4; COMB Node = 'F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|StageOut\[10\]~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.621 ns" { F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~0 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[10]~4 } "NODE_NAME" } } { "db/alt_u_div_die.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/alt_u_div_die.tdf" 57 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.221 ns) + CELL(0.467 ns) 10.902 ns F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~17 10 COMB LC_X5_Y9_N6 2 " "Info: 10: + IC(1.221 ns) + CELL(0.467 ns) = 10.902 ns; Loc. = LC_X5_Y9_N6; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~17'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.688 ns" { F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[10]~4 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~17 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.077 ns) 10.979 ns F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~12 11 COMB LC_X5_Y9_N7 2 " "Info: 11: + IC(0.000 ns) + CELL(0.077 ns) = 10.979 ns; Loc. = LC_X5_Y9_N7; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~12'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.077 ns" { F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~17 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~12 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.077 ns) 11.056 ns F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~7 12 COMB LC_X5_Y9_N8 1 " "Info: 12: + IC(0.000 ns) + CELL(0.077 ns) = 11.056 ns; Loc. = LC_X5_Y9_N8; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~7'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.077 ns" { F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~12 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~7 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.509 ns) 11.565 ns F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~0 13 COMB LC_X5_Y9_N9 1 " "Info: 13: + IC(0.000 ns) + CELL(0.509 ns) = 11.565 ns; Loc. = LC_X5_Y9_N9; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.509 ns" { F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~7 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~0 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.554 ns) + CELL(0.125 ns) 13.244 ns F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|selnose\[18\] 14 COMB LC_X6_Y10_N3 5 " "Info: 14: + IC(1.554 ns) + CELL(0.125 ns) = 13.244 ns; Loc. = LC_X6_Y10_N3; Fanout = 5; COMB Node = 'F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|selnose\[18\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.679 ns" { F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~0 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|selnose[18] } "NODE_NAME" } } { "db/alt_u_div_die.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/alt_u_div_die.tdf" 54 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.751 ns) + CELL(0.319 ns) 14.314 ns F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|StageOut\[16\]~5 15 COMB LC_X5_Y10_N9 2 " "Info: 15: + IC(0.751 ns) + CELL(0.319 ns) = 14.314 ns; Loc. = LC_X5_Y10_N9; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|StageOut\[16\]~5'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.070 ns" { F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|selnose[18] F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[16]~5 } "NODE_NAME" } } { "db/alt_u_div_die.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/alt_u_div_die.tdf" 57 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.467 ns) 15.224 ns F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~17 16 COMB LC_X5_Y10_N3 1 " "Info: 16: + IC(0.443 ns) + CELL(0.467 ns) = 15.224 ns; Loc. = LC_X5_Y10_N3; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~17'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.910 ns" { F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[16]~5 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~17 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.163 ns) 15.387 ns F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~12 17 COMB LC_X5_Y10_N4 1 " "Info: 17: + IC(0.000 ns) + CELL(0.163 ns) = 15.387 ns; Loc. = LC_X5_Y10_N4; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~12'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~17 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~12 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.609 ns) 15.996 ns F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~0 18 COMB LC_X5_Y10_N6 1 " "Info: 18: + IC(0.000 ns) + CELL(0.609 ns) = 15.996 ns; Loc. = LC_X5_Y10_N6; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~12 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~0 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.727 ns) + CELL(0.319 ns) 17.042 ns F1_readADC_multimodes:inst2\|LessThan6~0 19 COMB LC_X6_Y10_N8 1 " "Info: 19: + IC(0.727 ns) + CELL(0.319 ns) = 17.042 ns; Loc. = LC_X6_Y10_N8; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|LessThan6~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.046 ns" { F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~0 F1_readADC_multimodes:inst2|LessThan6~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 521 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.458 ns) + CELL(0.125 ns) 17.625 ns F1_readADC_multimodes:inst2\|LessThan6~1 20 COMB LC_X6_Y10_N0 1 " "Info: 20: + IC(0.458 ns) + CELL(0.125 ns) = 17.625 ns; Loc. = LC_X6_Y10_N0; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|LessThan6~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { F1_readADC_multimodes:inst2|LessThan6~0 F1_readADC_multimodes:inst2|LessThan6~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 521 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 17.941 ns F1_readADC_multimodes:inst2\|LessThan6~2 21 COMB LC_X6_Y10_N1 1 " "Info: 21: + IC(0.191 ns) + CELL(0.125 ns) = 17.941 ns; Loc. = LC_X6_Y10_N1; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|LessThan6~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F1_readADC_multimodes:inst2|LessThan6~1 F1_readADC_multimodes:inst2|LessThan6~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 521 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 18.257 ns F1_readADC_multimodes:inst2\|LessThan6~3 22 COMB LC_X6_Y10_N2 1 " "Info: 22: + IC(0.191 ns) + CELL(0.125 ns) = 18.257 ns; Loc. = LC_X6_Y10_N2; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|LessThan6~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F1_readADC_multimodes:inst2|LessThan6~2 F1_readADC_multimodes:inst2|LessThan6~3 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 521 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.369 ns) 19.071 ns F1_readADC_multimodes:inst2\|AVGen_READ 23 REG LC_X6_Y10_N9 3 " "Info: 23: + IC(0.445 ns) + CELL(0.369 ns) = 19.071 ns; Loc. = LC_X6_Y10_N9; Fanout = 3; REG Node = 'F1_readADC_multimodes:inst2\|AVGen_READ'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.814 ns" { F1_readADC_multimodes:inst2|LessThan6~3 F1_readADC_multimodes:inst2|AVGen_READ } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 497 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.940 ns ( 36.39 % ) " "Info: Total cell delay = 6.940 ns ( 36.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.131 ns ( 63.61 % ) " "Info: Total interconnect delay = 12.131 ns ( 63.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "19.071 ns" { AQMODE F1_readADC_multimodes:inst2|Test_CK_cycle[0]~8 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~COUT F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~20 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~17 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~12 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~7 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~0 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[10]~4 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~17 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~12 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~7 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~0 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|selnose[18] F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[16]~5 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~17 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~12 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~0 F1_readADC_multimodes:inst2|LessThan6~0 F1_readADC_multimodes:inst2|LessThan6~1 F1_readADC_multimodes:inst2|LessThan6~2 F1_readADC_multimodes:inst2|LessThan6~3 F1_readADC_multimodes:inst2|AVGen_READ } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "19.071 ns" { AQMODE {} AQMODE~combout {} F1_readADC_multimodes:inst2|Test_CK_cycle[0]~8 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~COUT {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~20 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~17 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~12 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~7 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~0 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[10]~4 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~17 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~12 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~7 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~0 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|selnose[18] {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[16]~5 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~17 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~12 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~0 {} F1_readADC_multimodes:inst2|LessThan6~0 {} F1_readADC_multimodes:inst2|LessThan6~1 {} F1_readADC_multimodes:inst2|LessThan6~2 {} F1_readADC_multimodes:inst2|LessThan6~3 {} F1_readADC_multimodes:inst2|AVGen_READ {} } { 0.000ns 0.000ns 1.812ns 1.645ns 0.000ns 1.197ns 0.000ns 0.000ns 0.000ns 1.496ns 1.221ns 0.000ns 0.000ns 0.000ns 1.554ns 0.751ns 0.443ns 0.000ns 0.000ns 0.727ns 0.458ns 0.191ns 0.191ns 0.445ns } { 0.000ns 0.708ns 0.125ns 0.467ns 0.509ns 0.467ns 0.077ns 0.077ns 0.509ns 0.125ns 0.467ns 0.077ns 0.077ns 0.509ns 0.125ns 0.319ns 0.467ns 0.163ns 0.609ns 0.319ns 0.125ns 0.125ns 0.125ns 0.369ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 497 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[2\] destination 4.705 ns - Shortest register " "Info: - Shortest clock path from clock \"SR\[2\]\" to destination register is 4.705 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[2\] 1 CLK PIN_P9 19 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_P9; Fanout = 19; CLK Node = 'SR\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[2] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.507 ns) + CELL(0.319 ns) 2.534 ns F1_readADC_multimodes:inst2\|nFS 2 COMB LC_X9_Y7_N0 13 " "Info: 2: + IC(1.507 ns) + CELL(0.319 ns) = 2.534 ns; Loc. = LC_X9_Y7_N0; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|nFS'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.826 ns" { SR[2] F1_readADC_multimodes:inst2|nFS } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.597 ns) + CELL(0.574 ns) 4.705 ns F1_readADC_multimodes:inst2\|AVGen_READ 3 REG LC_X6_Y10_N9 3 " "Info: 3: + IC(1.597 ns) + CELL(0.574 ns) = 4.705 ns; Loc. = LC_X6_Y10_N9; Fanout = 3; REG Node = 'F1_readADC_multimodes:inst2\|AVGen_READ'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.171 ns" { F1_readADC_multimodes:inst2|nFS F1_readADC_multimodes:inst2|AVGen_READ } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 497 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.601 ns ( 34.03 % ) " "Info: Total cell delay = 1.601 ns ( 34.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.104 ns ( 65.97 % ) " "Info: Total interconnect delay = 3.104 ns ( 65.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.705 ns" { SR[2] F1_readADC_multimodes:inst2|nFS F1_readADC_multimodes:inst2|AVGen_READ } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.705 ns" { SR[2] {} SR[2]~combout {} F1_readADC_multimodes:inst2|nFS {} F1_readADC_multimodes:inst2|AVGen_READ {} } { 0.000ns 0.000ns 1.507ns 1.597ns } { 0.000ns 0.708ns 0.319ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "19.071 ns" { AQMODE F1_readADC_multimodes:inst2|Test_CK_cycle[0]~8 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~COUT F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~20 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~17 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~12 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~7 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~0 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[10]~4 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~17 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~12 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~7 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~0 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|selnose[18] F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[16]~5 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~17 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~12 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~0 F1_readADC_multimodes:inst2|LessThan6~0 F1_readADC_multimodes:inst2|LessThan6~1 F1_readADC_multimodes:inst2|LessThan6~2 F1_readADC_multimodes:inst2|LessThan6~3 F1_readADC_multimodes:inst2|AVGen_READ } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "19.071 ns" { AQMODE {} AQMODE~combout {} F1_readADC_multimodes:inst2|Test_CK_cycle[0]~8 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~COUT {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~20 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~17 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~12 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~7 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~0 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[10]~4 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~17 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~12 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~7 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~0 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|selnose[18] {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[16]~5 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~17 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~12 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~0 {} F1_readADC_multimodes:inst2|LessThan6~0 {} F1_readADC_multimodes:inst2|LessThan6~1 {} F1_readADC_multimodes:inst2|LessThan6~2 {} F1_readADC_multimodes:inst2|LessThan6~3 {} F1_readADC_multimodes:inst2|AVGen_READ {} } { 0.000ns 0.000ns 1.812ns 1.645ns 0.000ns 1.197ns 0.000ns 0.000ns 0.000ns 1.496ns 1.221ns 0.000ns 0.000ns 0.000ns 1.554ns 0.751ns 0.443ns 0.000ns 0.000ns 0.727ns 0.458ns 0.191ns 0.191ns 0.445ns } { 0.000ns 0.708ns 0.125ns 0.467ns 0.509ns 0.467ns 0.077ns 0.077ns 0.509ns 0.125ns 0.467ns 0.077ns 0.077ns 0.509ns 0.125ns 0.319ns 0.467ns 0.163ns 0.609ns 0.319ns 0.125ns 0.125ns 0.125ns 0.369ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.705 ns" { SR[2] F1_readADC_multimodes:inst2|nFS F1_readADC_multimodes:inst2|AVGen_READ } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.705 ns" { SR[2] {} SR[2]~combout {} F1_readADC_multimodes:inst2|nFS {} F1_readADC_multimodes:inst2|AVGen_READ {} } { 0.000ns 0.000ns 1.507ns 1.597ns } { 0.000ns 0.708ns 0.319ns 0.574ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "SR\[1\] rDATAL\[18\] F1_readADC_multimodes:inst2\|r_DATAR\[18\] 21.390 ns register " "Info: tco from clock \"SR\[1\]\" to destination pin \"rDATAL\[18\]\" through register \"F1_readADC_multimodes:inst2\|r_DATAR\[18\]\" is 21.390 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[1\] source 17.431 ns + Longest register " "Info: + Longest clock path from clock \"SR\[1\]\" to source register is 17.431 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[1\] 1 CLK PIN_K15 15 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_K15; Fanout = 15; CLK Node = 'SR\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[1] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.305 ns) + CELL(0.571 ns) 3.584 ns F1_readADC_multimodes:inst2\|Add0~0 2 COMB LC_X8_Y6_N6 13 " "Info: 2: + IC(2.305 ns) + CELL(0.571 ns) = 3.584 ns; Loc. = LC_X8_Y6_N6; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Add0~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.876 ns" { SR[1] F1_readADC_multimodes:inst2|Add0~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.513 ns) + CELL(0.319 ns) 4.416 ns F1_readADC_multimodes:inst2\|Add3~2 3 COMB LC_X8_Y6_N1 3 " "Info: 3: + IC(0.513 ns) + CELL(0.319 ns) = 4.416 ns; Loc. = LC_X8_Y6_N1; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.832 ns" { F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Add3~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 327 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.125 ns) 4.996 ns F1_readADC_multimodes:inst2\|Add2~1 4 COMB LC_X8_Y6_N0 1 " "Info: 4: + IC(0.455 ns) + CELL(0.125 ns) = 4.996 ns; Loc. = LC_X8_Y6_N0; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Add2~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.580 ns" { F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 323 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.146 ns) + CELL(0.125 ns) 6.267 ns F1_readADC_multimodes:inst2\|SEL_RDCLK~1 5 COMB LC_X8_Y7_N7 2 " "Info: 5: + IC(1.146 ns) + CELL(0.125 ns) = 6.267 ns; Loc. = LC_X8_Y7_N7; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|SEL_RDCLK~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.271 ns" { F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.148 ns) + CELL(0.571 ns) 7.986 ns F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[2\]~2 6 COMB LC_X8_Y6_N2 2 " "Info: 6: + IC(1.148 ns) + CELL(0.571 ns) = 7.986 ns; Loc. = LC_X8_Y6_N2; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[2\]~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.719 ns" { F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.149 ns) + CELL(0.462 ns) 9.597 ns F1_readADC_multimodes:inst2\|Mux14~4 7 COMB LC_X9_Y8_N3 1 " "Info: 7: + IC(1.149 ns) + CELL(0.462 ns) = 9.597 ns; Loc. = LC_X9_Y8_N3; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.611 ns" { F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~4 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 332 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.155 ns) + CELL(0.462 ns) 11.214 ns F1_readADC_multimodes:inst2\|Mux14 8 COMB LC_X8_Y7_N9 1 " "Info: 8: + IC(1.155 ns) + CELL(0.462 ns) = 11.214 ns; Loc. = LC_X8_Y7_N9; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.617 ns" { F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 332 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.458 ns) + CELL(0.125 ns) 11.797 ns F1_readADC_multimodes:inst2\|ReadCLK~0 9 COMB LC_X8_Y7_N1 1 " "Info: 9: + IC(0.458 ns) + CELL(0.125 ns) = 11.797 ns; Loc. = LC_X8_Y7_N1; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 12.113 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 10 COMB LC_X8_Y7_N2 13 " "Info: 10: + IC(0.191 ns) + CELL(0.125 ns) = 12.113 ns; Loc. = LC_X8_Y7_N2; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.432 ns) + CELL(0.809 ns) 13.354 ns F1_readADC_multimodes:inst2\|T_CNVen_SHFT 11 REG LC_X8_Y7_N3 2 " "Info: 11: + IC(0.432 ns) + CELL(0.809 ns) = 13.354 ns; Loc. = LC_X8_Y7_N3; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.241 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 453 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.372 ns) 13.726 ns F1_readADC_multimodes:inst2\|Test_ADC_SHIFT 12 COMB LC_X8_Y7_N3 25 " "Info: 12: + IC(0.000 ns) + CELL(0.372 ns) = 13.726 ns; Loc. = LC_X8_Y7_N3; Fanout = 25; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ADC_SHIFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { F1_readADC_multimodes:inst2|T_CNVen_SHFT F1_readADC_multimodes:inst2|Test_ADC_SHIFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.131 ns) + CELL(0.574 ns) 17.431 ns F1_readADC_multimodes:inst2\|r_DATAR\[18\] 13 REG LC_X5_Y12_N8 3 " "Info: 13: + IC(3.131 ns) + CELL(0.574 ns) = 17.431 ns; Loc. = LC_X5_Y12_N8; Fanout = 3; REG Node = 'F1_readADC_multimodes:inst2\|r_DATAR\[18\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.705 ns" { F1_readADC_multimodes:inst2|Test_ADC_SHIFT F1_readADC_multimodes:inst2|r_DATAR[18] } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 566 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.348 ns ( 30.68 % ) " "Info: Total cell delay = 5.348 ns ( 30.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.083 ns ( 69.32 % ) " "Info: Total interconnect delay = 12.083 ns ( 69.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "17.431 ns" { SR[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT F1_readADC_multimodes:inst2|Test_ADC_SHIFT F1_readADC_multimodes:inst2|r_DATAR[18] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "17.431 ns" { SR[1] {} SR[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 {} F1_readADC_multimodes:inst2|Mux14~4 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} F1_readADC_multimodes:inst2|Test_ADC_SHIFT {} F1_readADC_multimodes:inst2|r_DATAR[18] {} } { 0.000ns 0.000ns 2.305ns 0.513ns 0.455ns 1.146ns 1.148ns 1.149ns 1.155ns 0.458ns 0.191ns 0.432ns 0.000ns 3.131ns } { 0.000ns 0.708ns 0.571ns 0.319ns 0.125ns 0.125ns 0.571ns 0.462ns 0.462ns 0.125ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 566 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.724 ns + Longest register pin " "Info: + Longest register to pin delay is 3.724 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADC_multimodes:inst2\|r_DATAR\[18\] 1 REG LC_X5_Y12_N8 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y12_N8; Fanout = 3; REG Node = 'F1_readADC_multimodes:inst2\|r_DATAR\[18\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADC_multimodes:inst2|r_DATAR[18] } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 566 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.270 ns) + CELL(1.454 ns) 3.724 ns rDATAL\[18\] 2 PIN PIN_D18 0 " "Info: 2: + IC(2.270 ns) + CELL(1.454 ns) = 3.724 ns; Loc. = PIN_D18; Fanout = 0; PIN Node = 'rDATAL\[18\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.724 ns" { F1_readADC_multimodes:inst2|r_DATAR[18] rDATAL[18] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 96 1200 1376 112 "rDATAL\[23..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.454 ns ( 39.04 % ) " "Info: Total cell delay = 1.454 ns ( 39.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.270 ns ( 60.96 % ) " "Info: Total interconnect delay = 2.270 ns ( 60.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.724 ns" { F1_readADC_multimodes:inst2|r_DATAR[18] rDATAL[18] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.724 ns" { F1_readADC_multimodes:inst2|r_DATAR[18] {} rDATAL[18] {} } { 0.000ns 2.270ns } { 0.000ns 1.454ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "17.431 ns" { SR[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT F1_readADC_multimodes:inst2|Test_ADC_SHIFT F1_readADC_multimodes:inst2|r_DATAR[18] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "17.431 ns" { SR[1] {} SR[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 {} F1_readADC_multimodes:inst2|Mux14~4 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} F1_readADC_multimodes:inst2|Test_ADC_SHIFT {} F1_readADC_multimodes:inst2|r_DATAR[18] {} } { 0.000ns 0.000ns 2.305ns 0.513ns 0.455ns 1.146ns 1.148ns 1.149ns 1.155ns 0.458ns 0.191ns 0.432ns 0.000ns 3.131ns } { 0.000ns 0.708ns 0.571ns 0.319ns 0.125ns 0.125ns 0.571ns 0.462ns 0.462ns 0.125ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.724 ns" { F1_readADC_multimodes:inst2|r_DATAR[18] rDATAL[18] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.724 ns" { F1_readADC_multimodes:inst2|r_DATAR[18] {} rDATAL[18] {} } { 0.000ns 2.270ns } { 0.000ns 1.454ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SR\[1\] Test_ADC_CLK 16.077 ns Longest " "Info: Longest tpd from source pin \"SR\[1\]\" to destination pin \"Test_ADC_CLK\" is 16.077 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[1\] 1 CLK PIN_K15 15 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_K15; Fanout = 15; CLK Node = 'SR\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[1] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.305 ns) + CELL(0.571 ns) 3.584 ns F1_readADC_multimodes:inst2\|Add0~0 2 COMB LC_X8_Y6_N6 13 " "Info: 2: + IC(2.305 ns) + CELL(0.571 ns) = 3.584 ns; Loc. = LC_X8_Y6_N6; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Add0~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.876 ns" { SR[1] F1_readADC_multimodes:inst2|Add0~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.513 ns) + CELL(0.319 ns) 4.416 ns F1_readADC_multimodes:inst2\|Add3~2 3 COMB LC_X8_Y6_N1 3 " "Info: 3: + IC(0.513 ns) + CELL(0.319 ns) = 4.416 ns; Loc. = LC_X8_Y6_N1; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.832 ns" { F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Add3~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 327 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.125 ns) 4.996 ns F1_readADC_multimodes:inst2\|Add2~1 4 COMB LC_X8_Y6_N0 1 " "Info: 4: + IC(0.455 ns) + CELL(0.125 ns) = 4.996 ns; Loc. = LC_X8_Y6_N0; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Add2~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.580 ns" { F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 323 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.146 ns) + CELL(0.125 ns) 6.267 ns F1_readADC_multimodes:inst2\|SEL_RDCLK~1 5 COMB LC_X8_Y7_N7 2 " "Info: 5: + IC(1.146 ns) + CELL(0.125 ns) = 6.267 ns; Loc. = LC_X8_Y7_N7; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|SEL_RDCLK~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.271 ns" { F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.148 ns) + CELL(0.571 ns) 7.986 ns F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[2\]~2 6 COMB LC_X8_Y6_N2 2 " "Info: 6: + IC(1.148 ns) + CELL(0.571 ns) = 7.986 ns; Loc. = LC_X8_Y6_N2; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[2\]~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.719 ns" { F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.149 ns) + CELL(0.462 ns) 9.597 ns F1_readADC_multimodes:inst2\|Mux14~4 7 COMB LC_X9_Y8_N3 1 " "Info: 7: + IC(1.149 ns) + CELL(0.462 ns) = 9.597 ns; Loc. = LC_X9_Y8_N3; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.611 ns" { F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~4 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 332 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.155 ns) + CELL(0.462 ns) 11.214 ns F1_readADC_multimodes:inst2\|Mux14 8 COMB LC_X8_Y7_N9 1 " "Info: 8: + IC(1.155 ns) + CELL(0.462 ns) = 11.214 ns; Loc. = LC_X8_Y7_N9; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.617 ns" { F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 332 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.458 ns) + CELL(0.125 ns) 11.797 ns F1_readADC_multimodes:inst2\|ReadCLK~0 9 COMB LC_X8_Y7_N1 1 " "Info: 9: + IC(0.458 ns) + CELL(0.125 ns) = 11.797 ns; Loc. = LC_X8_Y7_N1; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 12.113 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 10 COMB LC_X8_Y7_N2 13 " "Info: 10: + IC(0.191 ns) + CELL(0.125 ns) = 12.113 ns; Loc. = LC_X8_Y7_N2; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.460 ns) + CELL(0.125 ns) 12.698 ns F1_readADC_multimodes:inst2\|SCKL 11 COMB LC_X8_Y7_N0 32 " "Info: 11: + IC(0.460 ns) + CELL(0.125 ns) = 12.698 ns; Loc. = LC_X8_Y7_N0; Fanout = 32; COMB Node = 'F1_readADC_multimodes:inst2\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.585 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.925 ns) + CELL(1.454 ns) 16.077 ns Test_ADC_CLK 12 PIN PIN_V7 0 " "Info: 12: + IC(1.925 ns) + CELL(1.454 ns) = 16.077 ns; Loc. = PIN_V7; Fanout = 0; PIN Node = 'Test_ADC_CLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.379 ns" { F1_readADC_multimodes:inst2|SCKL Test_ADC_CLK } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 320 1448 1624 336 "Test_ADC_CLK" "" } { 312 1120 1217 328 "Test_ADC_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.172 ns ( 32.17 % ) " "Info: Total cell delay = 5.172 ns ( 32.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.905 ns ( 67.83 % ) " "Info: Total interconnect delay = 10.905 ns ( 67.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "16.077 ns" { SR[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL Test_ADC_CLK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "16.077 ns" { SR[1] {} SR[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 {} F1_readADC_multimodes:inst2|Mux14~4 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} Test_ADC_CLK {} } { 0.000ns 0.000ns 2.305ns 0.513ns 0.455ns 1.146ns 1.148ns 1.149ns 1.155ns 0.458ns 0.191ns 0.460ns 1.925ns } { 0.000ns 0.708ns 0.571ns 0.319ns 0.125ns 0.125ns 0.571ns 0.462ns 0.462ns 0.125ns 0.125ns 0.125ns 1.454ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "F1_readADC_multimodes:inst2\|CNVen_SHFT AVG\[1\] SR\[1\] 9.091 ns register " "Info: th for register \"F1_readADC_multimodes:inst2\|CNVen_SHFT\" (data pin = \"AVG\[1\]\", clock pin = \"SR\[1\]\") is 9.091 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[1\] destination 14.183 ns + Longest register " "Info: + Longest clock path from clock \"SR\[1\]\" to destination register is 14.183 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[1\] 1 CLK PIN_K15 15 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_K15; Fanout = 15; CLK Node = 'SR\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[1] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.305 ns) + CELL(0.571 ns) 3.584 ns F1_readADC_multimodes:inst2\|Add0~0 2 COMB LC_X8_Y6_N6 13 " "Info: 2: + IC(2.305 ns) + CELL(0.571 ns) = 3.584 ns; Loc. = LC_X8_Y6_N6; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Add0~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.876 ns" { SR[1] F1_readADC_multimodes:inst2|Add0~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.513 ns) + CELL(0.319 ns) 4.416 ns F1_readADC_multimodes:inst2\|Add3~2 3 COMB LC_X8_Y6_N1 3 " "Info: 3: + IC(0.513 ns) + CELL(0.319 ns) = 4.416 ns; Loc. = LC_X8_Y6_N1; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.832 ns" { F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Add3~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 327 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.125 ns) 4.996 ns F1_readADC_multimodes:inst2\|Add2~1 4 COMB LC_X8_Y6_N0 1 " "Info: 4: + IC(0.455 ns) + CELL(0.125 ns) = 4.996 ns; Loc. = LC_X8_Y6_N0; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Add2~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.580 ns" { F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 323 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.146 ns) + CELL(0.125 ns) 6.267 ns F1_readADC_multimodes:inst2\|SEL_RDCLK~1 5 COMB LC_X8_Y7_N7 2 " "Info: 5: + IC(1.146 ns) + CELL(0.125 ns) = 6.267 ns; Loc. = LC_X8_Y7_N7; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|SEL_RDCLK~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.271 ns" { F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.148 ns) + CELL(0.571 ns) 7.986 ns F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[2\]~2 6 COMB LC_X8_Y6_N2 2 " "Info: 6: + IC(1.148 ns) + CELL(0.571 ns) = 7.986 ns; Loc. = LC_X8_Y6_N2; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[2\]~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.719 ns" { F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.149 ns) + CELL(0.462 ns) 9.597 ns F1_readADC_multimodes:inst2\|Mux14~4 7 COMB LC_X9_Y8_N3 1 " "Info: 7: + IC(1.149 ns) + CELL(0.462 ns) = 9.597 ns; Loc. = LC_X9_Y8_N3; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.611 ns" { F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~4 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 332 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.155 ns) + CELL(0.462 ns) 11.214 ns F1_readADC_multimodes:inst2\|Mux14 8 COMB LC_X8_Y7_N9 1 " "Info: 8: + IC(1.155 ns) + CELL(0.462 ns) = 11.214 ns; Loc. = LC_X8_Y7_N9; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.617 ns" { F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 332 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.458 ns) + CELL(0.125 ns) 11.797 ns F1_readADC_multimodes:inst2\|ReadCLK~0 9 COMB LC_X8_Y7_N1 1 " "Info: 9: + IC(0.458 ns) + CELL(0.125 ns) = 11.797 ns; Loc. = LC_X8_Y7_N1; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 12.113 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 10 COMB LC_X8_Y7_N2 13 " "Info: 10: + IC(0.191 ns) + CELL(0.125 ns) = 12.113 ns; Loc. = LC_X8_Y7_N2; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.496 ns) + CELL(0.574 ns) 14.183 ns F1_readADC_multimodes:inst2\|CNVen_SHFT 11 REG LC_X5_Y8_N4 2 " "Info: 11: + IC(1.496 ns) + CELL(0.574 ns) = 14.183 ns; Loc. = LC_X5_Y8_N4; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.070 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 417 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.167 ns ( 29.38 % ) " "Info: Total cell delay = 4.167 ns ( 29.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.016 ns ( 70.62 % ) " "Info: Total interconnect delay = 10.016 ns ( 70.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "14.183 ns" { SR[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "14.183 ns" { SR[1] {} SR[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 {} F1_readADC_multimodes:inst2|Mux14~4 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 2.305ns 0.513ns 0.455ns 1.146ns 1.148ns 1.149ns 1.155ns 0.458ns 0.191ns 1.496ns } { 0.000ns 0.708ns 0.571ns 0.319ns 0.125ns 0.125ns 0.571ns 0.462ns 0.462ns 0.125ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.138 ns + " "Info: + Micro hold delay of destination is 0.138 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 417 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.230 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.230 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns AVG\[1\] 1 CLK PIN_K6 20 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_K6; Fanout = 20; CLK Node = 'AVG\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[1] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.578 ns) + CELL(0.319 ns) 2.624 ns F1_readADC_multimodes:inst2\|Test_CK_cycle\[0\]~7 2 COMB LC_X5_Y8_N6 9 " "Info: 2: + IC(1.578 ns) + CELL(0.319 ns) = 2.624 ns; Loc. = LC_X5_Y8_N6; Fanout = 9; COMB Node = 'F1_readADC_multimodes:inst2\|Test_CK_cycle\[0\]~7'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.897 ns" { AVG[1] F1_readADC_multimodes:inst2|Test_CK_cycle[0]~7 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.465 ns) + CELL(0.571 ns) 3.660 ns F1_readADC_multimodes:inst2\|LessThan4~1 3 COMB LC_X5_Y8_N9 1 " "Info: 3: + IC(0.465 ns) + CELL(0.571 ns) = 3.660 ns; Loc. = LC_X5_Y8_N9; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|LessThan4~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.036 ns" { F1_readADC_multimodes:inst2|Test_CK_cycle[0]~7 F1_readADC_multimodes:inst2|LessThan4~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 431 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.450 ns) + CELL(0.125 ns) 4.235 ns F1_readADC_multimodes:inst2\|LessThan4~2 4 COMB LC_X5_Y8_N5 1 " "Info: 4: + IC(0.450 ns) + CELL(0.125 ns) = 4.235 ns; Loc. = LC_X5_Y8_N5; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|LessThan4~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.575 ns" { F1_readADC_multimodes:inst2|LessThan4~1 F1_readADC_multimodes:inst2|LessThan4~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 431 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.493 ns) + CELL(0.502 ns) 5.230 ns F1_readADC_multimodes:inst2\|CNVen_SHFT 5 REG LC_X5_Y8_N4 2 " "Info: 5: + IC(0.493 ns) + CELL(0.502 ns) = 5.230 ns; Loc. = LC_X5_Y8_N4; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.995 ns" { F1_readADC_multimodes:inst2|LessThan4~2 F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 417 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.244 ns ( 42.91 % ) " "Info: Total cell delay = 2.244 ns ( 42.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.986 ns ( 57.09 % ) " "Info: Total interconnect delay = 2.986 ns ( 57.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.230 ns" { AVG[1] F1_readADC_multimodes:inst2|Test_CK_cycle[0]~7 F1_readADC_multimodes:inst2|LessThan4~1 F1_readADC_multimodes:inst2|LessThan4~2 F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.230 ns" { AVG[1] {} AVG[1]~combout {} F1_readADC_multimodes:inst2|Test_CK_cycle[0]~7 {} F1_readADC_multimodes:inst2|LessThan4~1 {} F1_readADC_multimodes:inst2|LessThan4~2 {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 1.578ns 0.465ns 0.450ns 0.493ns } { 0.000ns 0.727ns 0.319ns 0.571ns 0.125ns 0.502ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "14.183 ns" { SR[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "14.183 ns" { SR[1] {} SR[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 {} F1_readADC_multimodes:inst2|Mux14~4 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 2.305ns 0.513ns 0.455ns 1.146ns 1.148ns 1.149ns 1.155ns 0.458ns 0.191ns 1.496ns } { 0.000ns 0.708ns 0.571ns 0.319ns 0.125ns 0.125ns 0.571ns 0.462ns 0.462ns 0.125ns 0.125ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.230 ns" { AVG[1] F1_readADC_multimodes:inst2|Test_CK_cycle[0]~7 F1_readADC_multimodes:inst2|LessThan4~1 F1_readADC_multimodes:inst2|LessThan4~2 F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.230 ns" { AVG[1] {} AVG[1]~combout {} F1_readADC_multimodes:inst2|Test_CK_cycle[0]~7 {} F1_readADC_multimodes:inst2|LessThan4~1 {} F1_readADC_multimodes:inst2|LessThan4~2 {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 1.578ns 0.465ns 0.450ns 0.493ns } { 0.000ns 0.727ns 0.319ns 0.571ns 0.125ns 0.502ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 10 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "164 " "Info: Peak virtual memory: 164 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 14 14:38:47 2024 " "Info: Processing ended: Wed Feb 14 14:38:47 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
