#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Dec  6 13:36:31 2020
# Process ID: 12628
# Current directory: C:/Users/USER/Desktop/git/SME_parallel/vivado_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8864 C:\Users\USER\Desktop\git\SME_parallel\vivado_project\SME_parallel.xpr
# Log file: C:/Users/USER/Desktop/git/SME_parallel/vivado_project/vivado.log
# Journal file: C:/Users/USER/Desktop/git/SME_parallel/vivado_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 803.148 ; gain = 148.477
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xelab -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testfixture_behav -key {Behavioral:sim_1:Functional:testfixture} -tclbatch {testfixture.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testfixture.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /testfixture/data was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /testfixture/strnum was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /testfixture/patnum was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /testfixture/strdata was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /testfixture/goldmatch_s was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /testfixture/goldmatch_index_s was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
----------------------
-- Simulation Start --
----------------------
  __________________________________________________________
  == String 1  "GATCCATGTC"
  -- Pattern 1  "CGG"
       cycle 28, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "AAAC"
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testfixture_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 877.008 ; gain = 55.730
run all
       cycle 44, expect(0,--) , get(0,--) >> Pass
  -- Pattern 3  "GAT"
       cycle 55, expect(1,00) , get(1,00) >> Pass
  -- Pattern 4  "AATC"
       cycle 71, expect(0,--) , get(0,--) >> Pass
  -- Pattern 5  "CC"
       cycle 82, expect(1,03) , get(1,03) >> Pass
  -- Pattern 6  "TCAATTT"
       cycle a4, expect(0,--) , get(0,--) >> Pass
  -- Pattern 7  "TACCTC"
       cycle c4, expect(0,--) , get(0,--) >> Pass
  -- Pattern 8  "TCATATAG"
       cycle e8, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "CA"
       cycle fb, expect(1,04) , get(1,04) >> Pass
  -- Pattern a  "TACG"
       cycle 117, expect(0,--) , get(0,--) >> Pass
  __________________________________________________________
  == String 2  "ACTCTTTCAGCTGGCACCCTGACGGCAACG"
  -- Pattern 1  "TGGC"
       cycle 158, expect(1,0b) , get(1,0b) >> Pass
  -- Pattern 2  "TG"
       cycle 175, expect(1,0b) , get(1,0b) >> Pass
  -- Pattern 3  "TAAG"
       cycle 1a9, expect(0,--) , get(0,--) >> Pass
  -- Pattern 4  "CTTCC"
       cycle 1e3, expect(0,--) , get(0,--) >> Pass
  -- Pattern 5  "GG"
       cycle 1fe, expect(1,0c) , get(1,0c) >> Pass
  -- Pattern 6  "C"
       cycle 200, expect(1,01) , get(1,0c) >> Wrong index
  -- Pattern 7  "GGC"
       cycle 21e, expect(1,0c) , get(1,0c) >> Pass
  -- Pattern 8  "A"
       cycle 220, expect(1,00) , get(1,0c) >> Wrong index
  -- Pattern 9  "T"
       cycle 22b, expect(1,02) , get(1,02) >> Pass
  -- Pattern a  "AAGCG"
       cycle 261, expect(0,--) , get(0,--) >> Pass
  __________________________________________________________
  == String 3  "CTTTTAGCTTAACCAGTTGCCCCTGTTGGT"
  -- Pattern 1  "ATG"
       cycle 2af, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "T"
       cycle 2b1, expect(1,01) , get(0,00) >> Fail
  -- Pattern 3  "AATCA"
       cycle 2e5, expect(0,--) , get(0,--) >> Pass
  -- Pattern 4  "TTGC"
       cycle 30f, expect(1,10) , get(1,10) >> Pass
  -- Pattern 5  "TAATAAGG"
       cycle 350, expect(0,--) , get(0,--) >> Pass
  -- Pattern 6  "T"
       cycle 352, expect(1,01) , get(0,00) >> Fail
  -- Pattern 7  "CACAAA"
       cycle 38c, expect(0,--) , get(0,--) >> Pass
  -- Pattern 8  "AA"
       cycle 3a5, expect(1,0a) , get(1,0a) >> Pass
  -- Pattern 9  "ATC"
       cycle 3d5, expect(0,--) , get(0,--) >> Pass
  -- Pattern a  "G"
       cycle 3d7, expect(1,06) , get(0,00) >> Fail
  __________________________________________________________
  == String 4  "CGTGTCCCTCTCGCCCCCCGAAGG"
  -- Pattern 1  "ACGGTG"
       cycle 41d, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "C"
       cycle 41f, expect(1,00) , get(0,00) >> Fail
  -- Pattern 3  "CCTTGGC"
       cycle 458, expect(0,--) , get(0,--) >> Pass
  -- Pattern 4  "TATCCAA"
       cycle 48a, expect(0,--) , get(0,--) >> Pass
  -- Pattern 5  "GCTAC"
       cycle 4b8, expect(0,--) , get(0,--) >> Pass
  -- Pattern 6  "C"
       cycle 4ba, expect(1,00) , get(0,00) >> Fail
  -- Pattern 7  "GCATTCG"
       cycle 4ec, expect(0,--) , get(0,--) >> Pass
  -- Pattern 8  "CTAGTC"
       cycle 524, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "T"
       cycle 526, expect(1,02) , get(0,00) >> Fail
  -- Pattern a  "CG"
       cycle 531, expect(1,00) , get(1,00) >> Pass
  __________________________________________________________
  == String 5  "CCTCGAGCTTATGGCCTGCGGTGTC"
  -- Pattern 1  "GATAGGC"
       cycle 581, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "T"
       cycle 583, expect(1,02) , get(0,00) >> Fail
  -- Pattern 3  "TATCATC"
       cycle 5b8, expect(0,--) , get(0,--) >> Pass
  -- Pattern 4  "GCCG"
       cycle 5e9, expect(0,--) , get(0,--) >> Pass
  -- Pattern 5  "CC"
       cycle 5f7, expect(1,00) , get(1,00) >> Pass
  -- Pattern 6  "CTT"
       cycle 612, expect(1,07) , get(1,07) >> Pass
  -- Pattern 7  "TCCCGAT"
       cycle 647, expect(0,--) , get(0,--) >> Pass
  -- Pattern 8  "AT"
       cycle 660, expect(1,0a) , get(1,0a) >> Pass
  -- Pattern 9  "GCAC"
       cycle 691, expect(0,--) , get(0,--) >> Pass
  -- Pattern a  "ATG"
       cycle 6ad, expect(1,0a) , get(1,0a) >> Pass
  __________________________________________________________
  == String 6  "AAGACGCGCCCTT"
  -- Pattern 1  "ATCAT"
       cycle 6dc, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "ACGCGGCA"
       cycle 704, expect(0,--) , get(0,--) >> Pass
  -- Pattern 3  "GGGG"
       cycle 724, expect(0,--) , get(0,--) >> Pass
  -- Pattern 4  "G"
       cycle 726, expect(1,02) , get(0,00) >> Fail
  -- Pattern 5  "GAC"
       cycle 739, expect(1,02) , get(1,02) >> Pass
  -- Pattern 6  "T"
       cycle 73b, expect(1,0b) , get(1,02) >> Wrong index
  -- Pattern 7  "T"
       cycle 74f, expect(1,0b) , get(1,0b) >> Pass
  -- Pattern 8  "TCATC"
       cycle 76e, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "CG"
       cycle 780, expect(1,04) , get(1,04) >> Pass
  -- Pattern a  "ACAAAT"
       cycle 7a4, expect(0,--) , get(0,--) >> Pass
----------------------------------
-- Simulation finish            --
-- cycle =1957 , Score =88       --
----------------------------------
$finish called at time : 39140 ns : File "C:/Users/USER/Desktop/git/SME_parallel/test_bench/sme_tb.sv" Line 201
add_wave {{/testfixture/u_SME}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testfixture/u_SME/pe1}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xelab -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
  __________________________________________________________
  == String 1  "GATCCATGTC"
  -- Pattern 1  "CGG"
       cycle 28, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "AAAC"
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 887.426 ; gain = 0.000
run all
       cycle 44, expect(0,--) , get(0,--) >> Pass
  -- Pattern 3  "GAT"
       cycle 55, expect(1,00) , get(1,00) >> Pass
  -- Pattern 4  "AATC"
       cycle 71, expect(0,--) , get(0,--) >> Pass
  -- Pattern 5  "CC"
       cycle 82, expect(1,03) , get(1,03) >> Pass
  -- Pattern 6  "TCAATTT"
       cycle a4, expect(0,--) , get(0,--) >> Pass
  -- Pattern 7  "TACCTC"
       cycle c4, expect(0,--) , get(0,--) >> Pass
  -- Pattern 8  "TCATATAG"
       cycle e8, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "CA"
       cycle fb, expect(1,04) , get(1,04) >> Pass
  -- Pattern a  "TACG"
       cycle 117, expect(0,--) , get(0,--) >> Pass
  __________________________________________________________
  == String 2  "ACTCTTTCAGCTGGCACCCTGACGGCAACG"
  -- Pattern 1  "TGGC"
       cycle 158, expect(1,0b) , get(1,0b) >> Pass
  -- Pattern 2  "TG"
       cycle 175, expect(1,0b) , get(1,0b) >> Pass
  -- Pattern 3  "TAAG"
       cycle 1a9, expect(0,--) , get(0,--) >> Pass
  -- Pattern 4  "CTTCC"
       cycle 1e3, expect(0,--) , get(0,--) >> Pass
  -- Pattern 5  "GG"
       cycle 1fe, expect(1,0c) , get(1,0c) >> Pass
  -- Pattern 6  "C"
       cycle 200, expect(1,01) , get(1,0c) >> Wrong index
  -- Pattern 7  "GGC"
       cycle 21e, expect(1,0c) , get(1,0c) >> Pass
  -- Pattern 8  "A"
       cycle 220, expect(1,00) , get(1,0c) >> Wrong index
  -- Pattern 9  "T"
       cycle 22b, expect(1,02) , get(1,02) >> Pass
  -- Pattern a  "AAGCG"
       cycle 261, expect(0,--) , get(0,--) >> Pass
  __________________________________________________________
  == String 3  "CTTTTAGCTTAACCAGTTGCCCCTGTTGGT"
  -- Pattern 1  "ATG"
       cycle 2af, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "T"
       cycle 2b1, expect(1,01) , get(0,00) >> Fail
  -- Pattern 3  "AATCA"
       cycle 2e5, expect(0,--) , get(0,--) >> Pass
  -- Pattern 4  "TTGC"
       cycle 30f, expect(1,10) , get(1,10) >> Pass
  -- Pattern 5  "TAATAAGG"
       cycle 350, expect(0,--) , get(0,--) >> Pass
  -- Pattern 6  "T"
       cycle 352, expect(1,01) , get(0,00) >> Fail
  -- Pattern 7  "CACAAA"
       cycle 38c, expect(0,--) , get(0,--) >> Pass
  -- Pattern 8  "AA"
       cycle 3a5, expect(1,0a) , get(1,0a) >> Pass
  -- Pattern 9  "ATC"
       cycle 3d5, expect(0,--) , get(0,--) >> Pass
  -- Pattern a  "G"
       cycle 3d7, expect(1,06) , get(0,00) >> Fail
  __________________________________________________________
  == String 4  "CGTGTCCCTCTCGCCCCCCGAAGG"
  -- Pattern 1  "ACGGTG"
       cycle 41d, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "C"
       cycle 41f, expect(1,00) , get(0,00) >> Fail
  -- Pattern 3  "CCTTGGC"
       cycle 458, expect(0,--) , get(0,--) >> Pass
  -- Pattern 4  "TATCCAA"
       cycle 48a, expect(0,--) , get(0,--) >> Pass
  -- Pattern 5  "GCTAC"
       cycle 4b8, expect(0,--) , get(0,--) >> Pass
  -- Pattern 6  "C"
       cycle 4ba, expect(1,00) , get(0,00) >> Fail
  -- Pattern 7  "GCATTCG"
       cycle 4ec, expect(0,--) , get(0,--) >> Pass
  -- Pattern 8  "CTAGTC"
       cycle 524, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "T"
       cycle 526, expect(1,02) , get(0,00) >> Fail
  -- Pattern a  "CG"
       cycle 531, expect(1,00) , get(1,00) >> Pass
  __________________________________________________________
  == String 5  "CCTCGAGCTTATGGCCTGCGGTGTC"
  -- Pattern 1  "GATAGGC"
       cycle 581, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "T"
       cycle 583, expect(1,02) , get(0,00) >> Fail
  -- Pattern 3  "TATCATC"
       cycle 5b8, expect(0,--) , get(0,--) >> Pass
  -- Pattern 4  "GCCG"
       cycle 5e9, expect(0,--) , get(0,--) >> Pass
  -- Pattern 5  "CC"
       cycle 5f7, expect(1,00) , get(1,00) >> Pass
  -- Pattern 6  "CTT"
       cycle 612, expect(1,07) , get(1,07) >> Pass
  -- Pattern 7  "TCCCGAT"
       cycle 647, expect(0,--) , get(0,--) >> Pass
  -- Pattern 8  "AT"
       cycle 660, expect(1,0a) , get(1,0a) >> Pass
  -- Pattern 9  "GCAC"
       cycle 691, expect(0,--) , get(0,--) >> Pass
  -- Pattern a  "ATG"
       cycle 6ad, expect(1,0a) , get(1,0a) >> Pass
  __________________________________________________________
  == String 6  "AAGACGCGCCCTT"
  -- Pattern 1  "ATCAT"
       cycle 6dc, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "ACGCGGCA"
       cycle 704, expect(0,--) , get(0,--) >> Pass
  -- Pattern 3  "GGGG"
       cycle 724, expect(0,--) , get(0,--) >> Pass
  -- Pattern 4  "G"
       cycle 726, expect(1,02) , get(0,00) >> Fail
  -- Pattern 5  "GAC"
       cycle 739, expect(1,02) , get(1,02) >> Pass
  -- Pattern 6  "T"
       cycle 73b, expect(1,0b) , get(1,02) >> Wrong index
  -- Pattern 7  "T"
       cycle 74f, expect(1,0b) , get(1,0b) >> Pass
  -- Pattern 8  "TCATC"
       cycle 76e, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "CG"
       cycle 780, expect(1,04) , get(1,04) >> Pass
  -- Pattern a  "ACAAAT"
       cycle 7a4, expect(0,--) , get(0,--) >> Pass
----------------------------------
-- Simulation finish            --
-- cycle =1957 , Score =88       --
----------------------------------
$finish called at time : 39140 ns : File "C:/Users/USER/Desktop/git/SME_parallel/test_bench/sme_tb.sv" Line 201
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/DP_FailFunc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP_FailFunc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KMP_pe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/SME.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SME
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/shared_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shared_memory
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xelab -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/SME.v" Line 3. Module SME doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/shared_memory.v" Line 3. Module shared_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/DP_FailFunc.v" Line 3. Module DP_FailFunc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" Line 3. Module KMP_pe doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DP_FailFunc
Compiling module xil_defaultlib.shared_memory
Compiling module xil_defaultlib.KMP_pe
Compiling module xil_defaultlib.SME
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
  __________________________________________________________
  == String 1  "GATCCATGTC"
  -- Pattern 1  "CGG"
       cycle 19, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "AAAC"
       cycle 1e, expect(0,--) , get(0,--) >> Pass
  -- Pattern 3  "GAT"
       cycle 22, expect(1,00) , get(0,00) >> Fail
  -- Pattern 4  "AATC"
       cycle 27, expect(0,--) , get(0,--) >> Pass
  -- Pattern 5  "CC"
       cycle 2d, expect(1,03) , get(0,00) >> Fail
  -- Pattern 6  "TCAATTT"
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 931.895 ; gain = 0.000
run all
       cycle 35, expect(0,--) , get(0,--) >> Pass
  -- Pattern 7  "TACCTC"
       cycle 3c, expect(0,--) , get(0,--) >> Pass
  -- Pattern 8  "TCATATAG"
       cycle 51, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "CA"
       cycle 54, expect(1,04) , get(0,00) >> Fail
  -- Pattern a  "TACG"
       cycle 59, expect(0,--) , get(0,--) >> Pass
  __________________________________________________________
  == String 2  "ACTCTTTCAGCTGGCACCCTGACGGCAACG"
  -- Pattern 1  "TGGC"
       cycle 7c, expect(1,0b) , get(0,00) >> Fail
  -- Pattern 2  "TG"
       cycle 7f, expect(1,0b) , get(1,06) >> Wrong index
  -- Pattern 3  "TAAG"
       cycle 8c, expect(0,--) , get(0,--) >> Pass
  -- Pattern 4  "CTTCC"
       cycle 92, expect(0,--) , get(0,--) >> Pass
  -- Pattern 5  "GG"
       cycle 95, expect(1,0c) , get(0,00) >> Fail
  -- Pattern 6  "C"
       cycle 97, expect(1,01) , get(1,07) >> Wrong index
  -- Pattern 7  "GGC"
       cycle a2, expect(1,0c) , get(0,00) >> Fail
  -- Pattern 8  "A"
       cycle a4, expect(1,00) , get(1,00) >> Pass
  -- Pattern 9  "T"
       cycle a6, expect(1,02) , get(1,00) >> Wrong index
  -- Pattern a  "AAGCG"
       cycle b5, expect(0,--) , get(0,--) >> Pass
  __________________________________________________________
  == String 3  "CTTTTAGCTTAACCAGTTGCCCCTGTTGGT"
  -- Pattern 1  "ATG"
       cycle de, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "T"
       cycle e0, expect(1,01) , get(0,00) >> Fail
  -- Pattern 3  "AATCA"
       cycle ef, expect(0,--) , get(0,--) >> Pass
  -- Pattern 4  "TTGC"
       cycle f4, expect(1,10) , get(0,00) >> Fail
  -- Pattern 5  "TAATAAGG"
       cycle fd, expect(0,--) , get(0,--) >> Pass
  -- Pattern 6  "T"
       cycle ff, expect(1,01) , get(0,00) >> Fail
  -- Pattern 7  "CACAAA"
       cycle 110, expect(0,--) , get(0,--) >> Pass
  -- Pattern 8  "AA"
       cycle 113, expect(1,0a) , get(0,00) >> Fail
  -- Pattern 9  "ATC"
       cycle 117, expect(0,--) , get(0,--) >> Pass
  -- Pattern a  "G"
       cycle 119, expect(1,06) , get(1,06) >> Pass
  __________________________________________________________
  == String 4  "CGTGTCCCTCTCGCCCCCCGAAGG"
  -- Pattern 1  "ACGGTG"
       cycle 142, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "C"
       cycle 144, expect(1,00) , get(1,00) >> Pass
  -- Pattern 3  "CCTTGGC"
       cycle 157, expect(0,--) , get(0,--) >> Pass
  -- Pattern 4  "TATCCAA"
       cycle 15f, expect(0,--) , get(0,--) >> Pass
  -- Pattern 5  "GCTAC"
       cycle 165, expect(0,--) , get(0,--) >> Pass
  -- Pattern 6  "C"
       cycle 167, expect(1,00) , get(0,00) >> Fail
  -- Pattern 7  "GCATTCG"
       cycle 17a, expect(0,--) , get(0,--) >> Pass
  -- Pattern 8  "CTAGTC"
       cycle 18b, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "T"
       cycle 18d, expect(1,02) , get(0,00) >> Fail
  -- Pattern a  "CG"
       cycle 190, expect(1,00) , get(0,00) >> Fail
  __________________________________________________________
  == String 5  "CCTCGAGCTTATGGCCTGCGGTGTC"
  -- Pattern 1  "GATAGGC"
       cycle 1bc, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "T"
       cycle 1be, expect(1,02) , get(0,00) >> Fail
  -- Pattern 3  "TATCATC"
       cycle 1d1, expect(0,--) , get(0,--) >> Pass
  -- Pattern 4  "GCCG"
       cycle 1d6, expect(0,--) , get(0,--) >> Pass
  -- Pattern 5  "CC"
       cycle 1d9, expect(1,00) , get(0,00) >> Fail
  -- Pattern 6  "CTT"
       cycle 1dd, expect(1,07) , get(1,07) >> Pass
  -- Pattern 7  "TCCCGAT"
       cycle 1f0, expect(0,--) , get(0,--) >> Pass
  -- Pattern 8  "AT"
       cycle 1f3, expect(1,0a) , get(0,00) >> Fail
  -- Pattern 9  "GCAC"
       cycle 1f8, expect(0,--) , get(0,--) >> Pass
  -- Pattern a  "ATG"
       cycle 1fc, expect(1,0a) , get(0,00) >> Fail
  __________________________________________________________
  == String 6  "AAGACGCGCCCTT"
  -- Pattern 1  "ATCAT"
       cycle 218, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "ACGCGGCA"
       cycle 22d, expect(0,--) , get(0,--) >> Pass
  -- Pattern 3  "GGGG"
       cycle 232, expect(0,--) , get(0,--) >> Pass
  -- Pattern 4  "G"
       cycle 234, expect(1,02) , get(0,00) >> Fail
  -- Pattern 5  "GAC"
       cycle 23f, expect(1,02) , get(0,00) >> Fail
  -- Pattern 6  "T"
       cycle 241, expect(1,0b) , get(0,00) >> Fail
  -- Pattern 7  "T"
       cycle 243, expect(1,0b) , get(0,00) >> Fail
  -- Pattern 8  "TCATC"
       cycle 249, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "CG"
       cycle 24c, expect(1,04) , get(1,0a) >> Wrong index
  -- Pattern a  "ACAAAT"
       cycle 25d, expect(0,--) , get(0,--) >> Pass
----------------------------------
-- Simulation finish            --
-- cycle =606 , Score =47       --
----------------------------------
$finish called at time : 12120 ns : File "C:/Users/USER/Desktop/git/SME_parallel/test_bench/sme_tb.sv" Line 201
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/DP_FailFunc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP_FailFunc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KMP_pe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/SME.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SME
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/shared_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shared_memory
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xelab -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/SME.v" Line 3. Module SME doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/shared_memory.v" Line 3. Module shared_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/DP_FailFunc.v" Line 3. Module DP_FailFunc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" Line 3. Module KMP_pe doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DP_FailFunc
Compiling module xil_defaultlib.shared_memory
Compiling module xil_defaultlib.KMP_pe
Compiling module xil_defaultlib.SME
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
  __________________________________________________________
  == String 1  "GATCCATGTC"
  -- Pattern 1  "CGG"
       cycle 28, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "AAAC"
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 931.895 ; gain = 0.000
run all
       cycle 44, expect(0,--) , get(0,--) >> Pass
  -- Pattern 3  "GAT"
       cycle 55, expect(1,00) , get(1,00) >> Pass
  -- Pattern 4  "AATC"
       cycle 71, expect(0,--) , get(0,--) >> Pass
  -- Pattern 5  "CC"
       cycle 82, expect(1,03) , get(1,03) >> Pass
  -- Pattern 6  "TCAATTT"
       cycle a4, expect(0,--) , get(0,--) >> Pass
  -- Pattern 7  "TACCTC"
       cycle c4, expect(0,--) , get(0,--) >> Pass
  -- Pattern 8  "TCATATAG"
       cycle e8, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "CA"
       cycle fb, expect(1,04) , get(1,04) >> Pass
  -- Pattern a  "TACG"
       cycle 117, expect(0,--) , get(0,--) >> Pass
  __________________________________________________________
  == String 2  "ACTCTTTCAGCTGGCACCCTGACGGCAACG"
  -- Pattern 1  "TGGC"
       cycle 158, expect(1,0b) , get(1,0b) >> Pass
  -- Pattern 2  "TG"
       cycle 175, expect(1,0b) , get(1,0b) >> Pass
  -- Pattern 3  "TAAG"
       cycle 1a9, expect(0,--) , get(0,--) >> Pass
  -- Pattern 4  "CTTCC"
       cycle 1e3, expect(0,--) , get(0,--) >> Pass
  -- Pattern 5  "GG"
       cycle 1fe, expect(1,0c) , get(1,0c) >> Pass
  -- Pattern 6  "C"
       cycle 20a, expect(1,01) , get(1,01) >> Pass
  -- Pattern 7  "GGC"
       cycle 228, expect(1,0c) , get(1,0c) >> Pass
  -- Pattern 8  "A"
       cycle 233, expect(1,00) , get(1,00) >> Pass
  -- Pattern 9  "T"
       cycle 240, expect(1,02) , get(1,02) >> Pass
  -- Pattern a  "AAGCG"
       cycle 276, expect(0,--) , get(0,--) >> Pass
  __________________________________________________________
  == String 3  "CTTTTAGCTTAACCAGTTGCCCCTGTTGGT"
  -- Pattern 1  "ATG"
       cycle 2c4, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "T"
       cycle 2d0, expect(1,01) , get(1,01) >> Pass
  -- Pattern 3  "AATCA"
       cycle 304, expect(0,--) , get(0,--) >> Pass
  -- Pattern 4  "TTGC"
       cycle 32e, expect(1,10) , get(1,10) >> Pass
  -- Pattern 5  "TAATAAGG"
       cycle 36f, expect(0,--) , get(0,--) >> Pass
  -- Pattern 6  "T"
       cycle 37b, expect(1,01) , get(1,01) >> Pass
  -- Pattern 7  "CACAAA"
       cycle 3b5, expect(0,--) , get(0,--) >> Pass
  -- Pattern 8  "AA"
       cycle 3ce, expect(1,0a) , get(1,0a) >> Pass
  -- Pattern 9  "ATC"
       cycle 3fe, expect(0,--) , get(0,--) >> Pass
  -- Pattern a  "G"
       cycle 40f, expect(1,06) , get(1,06) >> Pass
  __________________________________________________________
  == String 4  "CGTGTCCCTCTCGCCCCCCGAAGG"
  -- Pattern 1  "ACGGTG"
       cycle 455, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "C"
       cycle 460, expect(1,00) , get(1,00) >> Pass
  -- Pattern 3  "CCTTGGC"
       cycle 499, expect(0,--) , get(0,--) >> Pass
  -- Pattern 4  "TATCCAA"
       cycle 4cb, expect(0,--) , get(0,--) >> Pass
  -- Pattern 5  "GCTAC"
       cycle 4f9, expect(0,--) , get(0,--) >> Pass
  -- Pattern 6  "C"
       cycle 504, expect(1,00) , get(1,00) >> Pass
  -- Pattern 7  "GCATTCG"
       cycle 536, expect(0,--) , get(0,--) >> Pass
  -- Pattern 8  "CTAGTC"
       cycle 56e, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "T"
       cycle 57b, expect(1,02) , get(1,02) >> Pass
  -- Pattern a  "CG"
       cycle 589, expect(1,00) , get(1,00) >> Pass
  __________________________________________________________
  == String 5  "CCTCGAGCTTATGGCCTGCGGTGTC"
  -- Pattern 1  "GATAGGC"
       cycle 5d9, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "T"
       cycle 5e6, expect(1,02) , get(1,02) >> Pass
  -- Pattern 3  "TATCATC"
       cycle 61b, expect(0,--) , get(0,--) >> Pass
  -- Pattern 4  "GCCG"
       cycle 64c, expect(0,--) , get(0,--) >> Pass
  -- Pattern 5  "CC"
       cycle 65a, expect(1,00) , get(1,00) >> Pass
  -- Pattern 6  "CTT"
       cycle 675, expect(1,07) , get(1,07) >> Pass
  -- Pattern 7  "TCCCGAT"
       cycle 6aa, expect(0,--) , get(0,--) >> Pass
  -- Pattern 8  "AT"
       cycle 6c3, expect(1,0a) , get(1,0a) >> Pass
  -- Pattern 9  "GCAC"
       cycle 6f4, expect(0,--) , get(0,--) >> Pass
  -- Pattern a  "ATG"
       cycle 710, expect(1,0a) , get(1,0a) >> Pass
  __________________________________________________________
  == String 6  "AAGACGCGCCCTT"
  -- Pattern 1  "ATCAT"
       cycle 73f, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "ACGCGGCA"
       cycle 767, expect(0,--) , get(0,--) >> Pass
  -- Pattern 3  "GGGG"
       cycle 787, expect(0,--) , get(0,--) >> Pass
  -- Pattern 4  "G"
       cycle 794, expect(1,02) , get(1,02) >> Pass
  -- Pattern 5  "GAC"
       cycle 7a7, expect(1,02) , get(1,02) >> Pass
  -- Pattern 6  "T"
       cycle 7bd, expect(1,0b) , get(1,0b) >> Pass
  -- Pattern 7  "T"
       cycle 7d3, expect(1,0b) , get(1,0b) >> Pass
  -- Pattern 8  "TCATC"
       cycle 7f2, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "CG"
       cycle 804, expect(1,04) , get(1,04) >> Pass
  -- Pattern a  "ACAAAT"
       cycle 828, expect(0,--) , get(0,--) >> Pass
----------------------------------
-- Simulation finish, ALL PASS  --
-- cycle =2089 , Score =118       --
----------------------------------
$finish called at time : 41780 ns : File "C:/Users/USER/Desktop/git/SME_parallel/test_bench/sme_tb.sv" Line 201
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xelab -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
  __________________________________________________________
  == String 1  "GATCCATGTC"
  -- Pattern 1  "CGG"
       cycle 28, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "AAAC"
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 931.895 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/USER/Desktop/git/SME_parallel/test_bench/sme_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testfixture
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xelab -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/SME.v" Line 3. Module SME doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/shared_memory.v" Line 3. Module shared_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/DP_FailFunc.v" Line 3. Module DP_FailFunc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" Line 3. Module KMP_pe doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DP_FailFunc
Compiling module xil_defaultlib.shared_memory
Compiling module xil_defaultlib.KMP_pe
Compiling module xil_defaultlib.SME
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
  __________________________________________________________
  == String 1  "CTCAAGCATCAATATGAC"
  -- Pattern 1  "GCCG"
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 931.895 ; gain = 0.000
run all
       cycle 3a, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "T"
       cycle 46, expect(1,01) , get(1,01) >> Pass
  -- Pattern 3  "CG"
       cycle 68, expect(0,--) , get(0,--) >> Pass
  -- Pattern 4  "ATG"
       cycle 8b, expect(1,0d) , get(1,0d) >> Pass
  -- Pattern 5  "CGGT"
       cycle b1, expect(0,--) , get(0,--) >> Pass
  -- Pattern 6  "AC"
       cycle d5, expect(1,10) , get(1,10) >> Pass
  -- Pattern 7  "GA"
       cycle f3, expect(1,0f) , get(1,0f) >> Pass
  -- Pattern 8  "GACCA"
       cycle 118, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "ATAGACCC"
       cycle 148, expect(0,--) , get(0,--) >> Pass
  -- Pattern a  "TTGATGAA"
       cycle 176, expect(0,--) , get(0,--) >> Pass
  __________________________________________________________
  == String 2  "TGTGGCACCAGGCTTTGAACTGCTGC"
  -- Pattern 1  "G"
       cycle 19c, expect(1,01) , get(1,01) >> Pass
  -- Pattern 2  "T"
       cycle 1a7, expect(1,00) , get(1,00) >> Pass
  -- Pattern 3  "G"
       cycle 1b3, expect(1,01) , get(1,01) >> Pass
  -- Pattern 4  "TGTGG"
       cycle 1ca, expect(1,00) , get(1,00) >> Pass
  -- Pattern 5  "CGC"
       cycle 1f8, expect(0,--) , get(0,--) >> Pass
  -- Pattern 6  "GTAGACTC"
       cycle 231, expect(0,--) , get(0,--) >> Pass
  -- Pattern 7  "TTG"
       cycle 253, expect(1,0e) , get(1,0e) >> Pass
  -- Pattern 8  "CCGCAATA"
       cycle 28b, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "GTATGGGA"
       cycle 2c4, expect(0,--) , get(0,--) >> Pass
  -- Pattern a  "TCTGGGCT"
       cycle 2fd, expect(0,--) , get(0,--) >> Pass
  __________________________________________________________
  == String 3  "CACTAATCGATCCACGACCTCTCGTA"
  -- Pattern 1  "A"
       cycle 323, expect(1,01) , get(1,01) >> Pass
  -- Pattern 2  "A"
       cycle 32f, expect(1,01) , get(1,01) >> Pass
  -- Pattern 3  "AATCGATC"
       cycle 354, expect(1,04) , get(1,04) >> Pass
  -- Pattern 4  "CACTAA"
       cycle 36e, expect(1,00) , get(1,00) >> Pass
  -- Pattern 5  "GACACT"
       cycle 39f, expect(0,--) , get(0,--) >> Pass
  -- Pattern 6  "AGA"
       cycle 3cd, expect(0,--) , get(0,--) >> Pass
  -- Pattern 7  "TC"
       cycle 3e2, expect(1,06) , get(1,06) >> Pass
  -- Pattern 8  "GGGAG"
       cycle 411, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "ATC"
       cycle 429, expect(1,05) , get(1,05) >> Pass
  -- Pattern a  "C"
       cycle 434, expect(1,00) , get(1,00) >> Pass
  __________________________________________________________
  == String 4  "CAGAATACCGGGTGCAC"
  -- Pattern 1  "CA"
       cycle 453, expect(1,00) , get(1,00) >> Pass
  -- Pattern 2  "T"
       cycle 463, expect(1,05) , get(1,05) >> Pass
  -- Pattern 3  "GGCTCT"
       cycle 48d, expect(0,--) , get(0,--) >> Pass
  -- Pattern 4  "G"
       cycle 49a, expect(1,02) , get(1,02) >> Pass
  -- Pattern 5  "C"
       cycle 4a5, expect(1,00) , get(1,00) >> Pass
  -- Pattern 6  "GCT"
       cycle 4c9, expect(0,--) , get(0,--) >> Pass
  -- Pattern 7  "A"
       cycle 4d5, expect(1,01) , get(1,01) >> Pass
  -- Pattern 8  "CAC"
       cycle 4f7, expect(1,0e) , get(1,0e) >> Pass
  -- Pattern 9  "GTTTAA"
       cycle 521, expect(0,--) , get(0,--) >> Pass
  -- Pattern a  "ACA"
       cycle 544, expect(0,--) , get(0,--) >> Pass
  __________________________________________________________
  == String 5  "AGGGAAGCATCACGAAACTTTGAA"
  -- Pattern 1  "AGGACGAC"
       cycle 594, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "CTAGCG"
       cycle 5c4, expect(0,--) , get(0,--) >> Pass
  -- Pattern 3  "TT"
       cycle 5e5, expect(1,12) , get(1,12) >> Pass
  -- Pattern 4  "TTGG"
       cycle 610, expect(0,--) , get(0,--) >> Pass
  -- Pattern 5  "AA"
       cycle 623, expect(1,04) , get(1,04) >> Pass
  -- Pattern 6  "GA"
       cycle 636, expect(1,03) , get(1,03) >> Pass
  -- Pattern 7  "TTTG"
       cycle 65d, expect(1,12) , get(1,12) >> Pass
  -- Pattern 8  "GAATCA"
       cycle 68e, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "TGAA"
       cycle 6b9, expect(1,14) , get(1,14) >> Pass
  -- Pattern a  "TC"
       cycle 6d0, expect(1,09) , get(1,09) >> Pass
  __________________________________________________________
  == String 6  "CGATAACCCGATGTGACA"
  -- Pattern 1  "AGGTCGG"
       cycle 70f, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "CCCCTAC"
       cycle 73b, expect(0,--) , get(0,--) >> Pass
  -- Pattern 3  "G"
       cycle 747, expect(1,01) , get(1,01) >> Pass
  -- Pattern 4  "G"
       cycle 753, expect(1,01) , get(1,01) >> Pass
  -- Pattern 5  "TTCGGTG"
       cycle 77e, expect(0,--) , get(0,--) >> Pass
  -- Pattern 6  "GGGTCGG"
       cycle 7aa, expect(0,--) , get(0,--) >> Pass
  -- Pattern 7  "A"
       cycle 7b7, expect(1,02) , get(1,02) >> Pass
  -- Pattern 8  "GGGAA"
       cycle 7df, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "GAAAA"
       cycle 807, expect(0,--) , get(0,--) >> Pass
  -- Pattern a  "AACCC"
       cycle 823, expect(1,04) , get(1,04) >> Pass
----------------------------------
-- Simulation finish, ALL PASS  --
-- cycle =2084 , Score =124       --
----------------------------------
$finish called at time : 41680 ns : File "C:/Users/USER/Desktop/git/SME_parallel/test_bench/sme_tb.sv" Line 201
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec  6 14:29:44 2020...
