// Seed: 3904716509
module module_0 (
    input tri1 id_0,
    input wire id_1,
    output supply1 id_2
);
  assign id_2 = id_0;
endmodule
module module_1 (
    input  tri0  id_0,
    output uwire id_1,
    input  wire  id_2,
    input  tri1  id_3,
    input  tri0  id_4,
    input  uwire id_5,
    output logic id_6,
    output logic id_7,
    output uwire id_8,
    input  uwire id_9,
    output wor   id_10,
    input  tri0  id_11,
    input  wor   id_12,
    output uwire id_13,
    input  tri1  id_14
);
  always begin : LABEL_0
    id_6 <= $realtime;
  end
  wire id_16, id_17;
  always id_7 <= $realtime;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_13
  );
  assign modCall_1.type_0 = 0;
endmodule
