#-----------------------------------------------------------
# Vivado v2014.3.1 (64-bit)
# SW Build 1056140 on Thu Oct 30 16:30:39 MDT 2014
# IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
# Start of session at: Mon Oct 23 00:37:02 2017
# Process ID: 20058
# Log file: /home/ppan/vivado.log
# Journal file: /home/ppan/vivado.jou
#-----------------------------------------------------------
start_gui
create_project decompression_testbench /home/ppan/decompression_testbench -part xc7vx690tffg1761-2
set_property board_part xilinx.com:vc709:part0:1.4 [current_project]
file mkdir /home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/new
close [ open /home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/new/dummy_decompression.v w ]
add_files /home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/new/dummy_decompression.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
file mkdir /home/ppan/decompression_testbench/decompression_testbench.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/ppan/decompression_testbench/decompression_testbench.srcs/sim_1/new/decompression_testbench.v w ]
add_files -fileset sim_1 /home/ppan/decompression_testbench/decompression_testbench.srcs/sim_1/new/decompression_testbench.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top decompression_testbench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.2 -module_name blk_mem_gen_0
set_property -dict [list CONFIG.Interface_Type {AXI4} CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Width_A {256} CONFIG.Write_Depth_A {1024} CONFIG.Load_Init_File {true} CONFIG.Coe_File {/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/packet.coe} CONFIG.Use_AXI_ID {true} CONFIG.Use_Byte_Write_Enable {true} CONFIG.Byte_Size {8} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Read_Width_A {256} CONFIG.Operating_Mode_A {READ_FIRST} CONFIG.Write_Width_B {256} CONFIG.Read_Width_B {256} CONFIG.Operating_Mode_B {READ_FIRST} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Use_RSTB_Pin {true} CONFIG.Reset_Type {ASYNC} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files /home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  /home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
launch_run -jobs 4 blk_mem_gen_0_synth_1
create_ip -name axi_dma -vendor xilinx.com -library ip -version 7.1 -module_name axi_dma_0
set_property -dict [list CONFIG.c_sg_include_stscntrl_strm {0} CONFIG.c_m_axi_mm2s_data_width {256} CONFIG.c_m_axis_mm2s_tdata_width {256} CONFIG.c_mm2s_burst_size {64} CONFIG.c_include_s2mm {0}] [get_ips axi_dma_0]
generate_target {instantiation_template} [get_files /home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_dma_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  /home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_dma_0.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/axi_dma_0/axi_dma_0.xci]
launch_run -jobs 4 axi_dma_0_synth_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.2 -module_name blk_mem_gen_1
set_property -dict [list CONFIG.Interface_Type {AXI4} CONFIG.Use_AXI_ID {true} CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Use_Byte_Write_Enable {true} CONFIG.Byte_Size {8} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {1024} CONFIG.Read_Width_A {32} CONFIG.Operating_Mode_A {READ_FIRST} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Operating_Mode_B {READ_FIRST} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Use_RSTB_Pin {true} CONFIG.Reset_Type {ASYNC} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips blk_mem_gen_1]
generate_target {instantiation_template} [get_files /home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  /home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci]
launch_run -jobs 4 blk_mem_gen_1_synth_1
add_files -norecurse /home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/dma_controller.v
update_compile_order -fileset sources_1
launch_simulation
set_property -dict [list CONFIG.Load_Init_File {true} CONFIG.Coe_File {/home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/sg_descriptor.coe} CONFIG.Fill_Remaining_Memory_Locations {true}] [get_ips blk_mem_gen_1]
generate_target all [get_files  /home/ppan/decompression_testbench/decompression_testbench.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci]
reset_run blk_mem_gen_1_synth_1
launch_run -jobs 4 blk_mem_gen_1_synth_1
launch_simulation
source decompression_testbench.tcl
run 5 us
run 5 us
run 5 us
restart
run 5 us
save_wave_config {/home/ppan/decompression_testbench/decompression_testbench_behav.wcfg}
close_sim
launch_simulation
open_wave_config /home/ppan/decompression_testbench/decompression_testbench_behav.wcfg
source decompression_testbench.tcl
run 5 us
archive_project /home/ppan/decompression_testbench.xpr.zip -force -exclude_run_results -include_config_settings
