#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x20874e0 .scope module, "compare" "compare" 2 8;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 3 "op"
    .port_info 3 /OUTPUT 1 "out"
o0x7f50fb761018 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x2092d50_0 .net "in1", 31 0, o0x7f50fb761018;  0 drivers
o0x7f50fb761048 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x20aff70_0 .net "in2", 31 0, o0x7f50fb761048;  0 drivers
o0x7f50fb761078 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x20b0050_0 .net "op", 2 0, o0x7f50fb761078;  0 drivers
v0x20b0140_0 .var "out", 0 0;
E_0x2088c10 .event edge, v0x20b0050_0, v0x2092d50_0, v0x20aff70_0;
S_0x208a540 .scope module, "rv32_soc_TB" "rv32_soc_TB" 3 12;
 .timescale -9 -12;
v0x20b61e0_0 .var "clock", 0 0;
v0x20b6280_0 .var "reset", 0 0;
S_0x20b02b0 .scope module, "uut" "rv32_soc" 3 35, 4 13 0, S_0x208a540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
v0x20b5ac0_0 .net "PC", 31 0, v0x20b4a00_0;  1 drivers
v0x20b5bf0_0 .net "clk", 0 0, v0x20b61e0_0;  1 drivers
v0x20b5d40_0 .net "i_data", 31 0, v0x20b5790_0;  1 drivers
v0x20b5de0_0 .net "mem_rd", 0 0, v0x20b46f0_0;  1 drivers
v0x20b5ed0_0 .net "mem_wr", 0 0, v0x20b4790_0;  1 drivers
v0x20b6010_0 .net "o_data", 31 0, v0x20b4850_0;  1 drivers
v0x20b6100_0 .net "reset", 0 0, v0x20b6280_0;  1 drivers
S_0x20b0500 .scope module, "core" "rv32" 4 33, 5 15 0, S_0x20b02b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 32 "in_data"
    .port_info 3 /OUTPUT 32 "out_data"
    .port_info 4 /OUTPUT 32 "out_mem_addr"
    .port_info 5 /OUTPUT 1 "mem_wr"
    .port_info 6 /OUTPUT 1 "mem_rd"
P_0x20b06f0 .param/l "ADDR_WIDTH" 0 5 27, +C4<00000000000000000000000000100000>;
L_0x20c6b40 .functor BUFZ 1, v0x20b2080_0, C4<0>, C4<0>, C4<0>;
v0x20b3ab0_0 .var "PC", 31 0;
v0x20b3bb0_0 .net "PCplus4", 31 0, L_0x20c63a0;  1 drivers
v0x20b3c90_0 .net "RegId1", 4 0, L_0x20c65f0;  1 drivers
v0x20b3d60_0 .net "RegId2", 4 0, L_0x20c6690;  1 drivers
L_0x7f50fb718018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x20b3e70_0 .net/2u *"_s0", 31 0, L_0x7f50fb718018;  1 drivers
v0x20b3fa0_0 .var "aluIn1", 31 0;
v0x20b4060_0 .var "aluIn2", 31 0;
v0x20b4100_0 .net "aluout", 31 0, v0x20b1070_0;  1 drivers
v0x20b41a0_0 .net "clk", 0 0, v0x20b61e0_0;  alias, 1 drivers
v0x20b42d0_0 .net "func3", 2 0, L_0x20c67c0;  1 drivers
v0x20b43c0_0 .net "funcQual", 0 0, v0x20b1a40_0;  1 drivers
v0x20b44b0_0 .net "imm", 31 0, v0x20b1bb0_0;  1 drivers
v0x20b4570_0 .net "in_data", 31 0, v0x20b5790_0;  alias, 1 drivers
v0x20b4630_0 .var "instr", 31 0;
v0x20b46f0_0 .var "mem_rd", 0 0;
v0x20b4790_0 .var "mem_wr", 0 0;
v0x20b4850_0 .var "out_data", 31 0;
v0x20b4a00_0 .var "out_mem_addr", 31 0;
v0x20b4aa0_0 .net "regOut1", 31 0, L_0x20c6e70;  1 drivers
v0x20b4b60_0 .net "regOut2", 31 0, L_0x20c71f0;  1 drivers
v0x20b4c30_0 .net "reset", 0 0, v0x20b6280_0;  alias, 1 drivers
v0x20b4cd0_0 .var "state", 4 0;
v0x20b4db0_0 .net "writeBack", 0 0, L_0x20c6b40;  1 drivers
v0x20b4e80_0 .var "writeBackData", 31 0;
v0x20b4f50_0 .net "writeBackEn", 0 0, v0x20b2080_0;  1 drivers
v0x20b5020_0 .net "writeBackRegId", 4 0, L_0x20c6500;  1 drivers
L_0x20c63a0 .arith/sum 32, v0x20b3ab0_0, L_0x7f50fb718018;
S_0x20b0880 .scope module, "ALU" "alu" 5 98, 6 7 0, S_0x20b0500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
    .port_info 3 /INPUT 3 "func3"
    .port_info 4 /INPUT 1 "opequal"
    .port_info 5 /OUTPUT 32 "out"
v0x20b0bd0_0 .net "clk", 0 0, v0x20b61e0_0;  alias, 1 drivers
v0x20b0cb0_0 .net "func3", 2 0, L_0x20c67c0;  alias, 1 drivers
v0x20b0d90_0 .net "in1", 31 0, v0x20b3fa0_0;  1 drivers
v0x20b0e80_0 .net "in2", 31 0, v0x20b4060_0;  1 drivers
v0x20b0f60_0 .net "opequal", 0 0, v0x20b1a40_0;  alias, 1 drivers
v0x20b1070_0 .var "out", 31 0;
E_0x20b0b50 .event posedge, v0x20b0bd0_0;
S_0x20b1250 .scope module, "decoder" "mini_decoder" 5 52, 7 9 0, S_0x20b0500;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /OUTPUT 1 "writeBackEn"
    .port_info 2 /OUTPUT 5 "rd"
    .port_info 3 /OUTPUT 5 "rs1"
    .port_info 4 /OUTPUT 5 "rs2"
    .port_info 5 /OUTPUT 3 "func3"
    .port_info 6 /OUTPUT 1 "funcQual"
    .port_info 7 /OUTPUT 32 "imm"
L_0x20c6440 .functor OR 1, L_0x20c6860, L_0x20c6990, C4<0>, C4<0>;
v0x20b15c0_0 .net *"_s10", 0 0, L_0x20c6860;  1 drivers
L_0x7f50fb7180a8 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x20b16a0_0 .net/2u *"_s12", 2 0, L_0x7f50fb7180a8;  1 drivers
v0x20b1780_0 .net *"_s14", 0 0, L_0x20c6990;  1 drivers
L_0x7f50fb718060 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x20b1850_0 .net/2u *"_s8", 2 0, L_0x7f50fb718060;  1 drivers
v0x20b1930_0 .net "func3", 2 0, L_0x20c67c0;  alias, 1 drivers
v0x20b1a40_0 .var "funcQual", 0 0;
v0x20b1b10_0 .net "funcisshift", 0 0, L_0x20c6440;  1 drivers
v0x20b1bb0_0 .var "imm", 31 0;
v0x20b1c70_0 .net "instr", 31 0, v0x20b4630_0;  1 drivers
v0x20b1de0_0 .net "rd", 4 0, L_0x20c6500;  alias, 1 drivers
v0x20b1ec0_0 .net "rs1", 4 0, L_0x20c65f0;  alias, 1 drivers
v0x20b1fa0_0 .net "rs2", 4 0, L_0x20c6690;  alias, 1 drivers
v0x20b2080_0 .var "writeBackEn", 0 0;
E_0x20b0a70/0 .event edge, v0x20b1c70_0, v0x20b1de0_0, v0x20b1ec0_0, v0x20b1fa0_0;
E_0x20b0a70/1 .event edge, v0x20b0cb0_0;
E_0x20b0a70 .event/or E_0x20b0a70/0, E_0x20b0a70/1;
E_0x20b1560 .event edge, v0x20b1c70_0;
L_0x20c6500 .part v0x20b4630_0, 7, 5;
L_0x20c65f0 .part v0x20b4630_0, 15, 5;
L_0x20c6690 .part v0x20b4630_0, 20, 5;
L_0x20c67c0 .part v0x20b4630_0, 12, 3;
L_0x20c6860 .cmp/eq 3, L_0x20c67c0, L_0x7f50fb718060;
L_0x20c6990 .cmp/eq 3, L_0x20c67c0, L_0x7f50fb7180a8;
S_0x20b2240 .scope module, "regs" "register_file" 5 78, 8 9 0, S_0x20b0500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 5 "read1"
    .port_info 2 /INPUT 5 "read2"
    .port_info 3 /INPUT 5 "writereg"
    .port_info 4 /INPUT 32 "writedata"
    .port_info 5 /INPUT 1 "inEn"
    .port_info 6 /OUTPUT 32 "data1"
    .port_info 7 /OUTPUT 32 "data2"
L_0x20c6e70 .functor BUFZ 32, L_0x20c6c50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x20c71f0 .functor BUFZ 32, L_0x20c6f80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x20b2660 .array "RF", 0 31, 31 0;
v0x20b2c50_0 .net *"_s0", 31 0, L_0x20c6c50;  1 drivers
v0x20b2d30_0 .net *"_s10", 6 0, L_0x20c7020;  1 drivers
L_0x7f50fb718138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x20b2e20_0 .net *"_s13", 1 0, L_0x7f50fb718138;  1 drivers
v0x20b2f00_0 .net *"_s2", 6 0, L_0x20c6cf0;  1 drivers
L_0x7f50fb7180f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x20b3030_0 .net *"_s5", 1 0, L_0x7f50fb7180f0;  1 drivers
v0x20b3110_0 .net *"_s8", 31 0, L_0x20c6f80;  1 drivers
v0x20b31f0_0 .net "clock", 0 0, v0x20b61e0_0;  alias, 1 drivers
v0x20b3290_0 .net "data1", 31 0, L_0x20c6e70;  alias, 1 drivers
v0x20b33e0_0 .net "data2", 31 0, L_0x20c71f0;  alias, 1 drivers
v0x20b34c0_0 .var/i "i", 31 0;
v0x20b35a0_0 .net "inEn", 0 0, L_0x20c6b40;  alias, 1 drivers
v0x20b3660_0 .net "read1", 4 0, L_0x20c65f0;  alias, 1 drivers
v0x20b3750_0 .net "read2", 4 0, L_0x20c6690;  alias, 1 drivers
v0x20b3820_0 .net "writedata", 31 0, v0x20b4e80_0;  1 drivers
v0x20b38e0_0 .net "writereg", 4 0, L_0x20c6500;  alias, 1 drivers
v0x20b2660_0 .array/port v0x20b2660, 0;
v0x20b2660_1 .array/port v0x20b2660, 1;
v0x20b2660_2 .array/port v0x20b2660, 2;
E_0x20b2510/0 .event edge, v0x20b34c0_0, v0x20b2660_0, v0x20b2660_1, v0x20b2660_2;
v0x20b2660_3 .array/port v0x20b2660, 3;
v0x20b2660_4 .array/port v0x20b2660, 4;
v0x20b2660_5 .array/port v0x20b2660, 5;
v0x20b2660_6 .array/port v0x20b2660, 6;
E_0x20b2510/1 .event edge, v0x20b2660_3, v0x20b2660_4, v0x20b2660_5, v0x20b2660_6;
v0x20b2660_7 .array/port v0x20b2660, 7;
v0x20b2660_8 .array/port v0x20b2660, 8;
v0x20b2660_9 .array/port v0x20b2660, 9;
v0x20b2660_10 .array/port v0x20b2660, 10;
E_0x20b2510/2 .event edge, v0x20b2660_7, v0x20b2660_8, v0x20b2660_9, v0x20b2660_10;
v0x20b2660_11 .array/port v0x20b2660, 11;
v0x20b2660_12 .array/port v0x20b2660, 12;
v0x20b2660_13 .array/port v0x20b2660, 13;
v0x20b2660_14 .array/port v0x20b2660, 14;
E_0x20b2510/3 .event edge, v0x20b2660_11, v0x20b2660_12, v0x20b2660_13, v0x20b2660_14;
v0x20b2660_15 .array/port v0x20b2660, 15;
v0x20b2660_16 .array/port v0x20b2660, 16;
v0x20b2660_17 .array/port v0x20b2660, 17;
v0x20b2660_18 .array/port v0x20b2660, 18;
E_0x20b2510/4 .event edge, v0x20b2660_15, v0x20b2660_16, v0x20b2660_17, v0x20b2660_18;
v0x20b2660_19 .array/port v0x20b2660, 19;
v0x20b2660_20 .array/port v0x20b2660, 20;
v0x20b2660_21 .array/port v0x20b2660, 21;
v0x20b2660_22 .array/port v0x20b2660, 22;
E_0x20b2510/5 .event edge, v0x20b2660_19, v0x20b2660_20, v0x20b2660_21, v0x20b2660_22;
v0x20b2660_23 .array/port v0x20b2660, 23;
v0x20b2660_24 .array/port v0x20b2660, 24;
v0x20b2660_25 .array/port v0x20b2660, 25;
v0x20b2660_26 .array/port v0x20b2660, 26;
E_0x20b2510/6 .event edge, v0x20b2660_23, v0x20b2660_24, v0x20b2660_25, v0x20b2660_26;
v0x20b2660_27 .array/port v0x20b2660, 27;
v0x20b2660_28 .array/port v0x20b2660, 28;
v0x20b2660_29 .array/port v0x20b2660, 29;
v0x20b2660_30 .array/port v0x20b2660, 30;
E_0x20b2510/7 .event edge, v0x20b2660_27, v0x20b2660_28, v0x20b2660_29, v0x20b2660_30;
v0x20b2660_31 .array/port v0x20b2660, 31;
E_0x20b2510/8 .event edge, v0x20b2660_31;
E_0x20b2510 .event/or E_0x20b2510/0, E_0x20b2510/1, E_0x20b2510/2, E_0x20b2510/3, E_0x20b2510/4, E_0x20b2510/5, E_0x20b2510/6, E_0x20b2510/7, E_0x20b2510/8;
L_0x20c6c50 .array/port v0x20b2660, L_0x20c6cf0;
L_0x20c6cf0 .concat [ 5 2 0 0], L_0x20c65f0, L_0x7f50fb7180f0;
L_0x20c6f80 .array/port v0x20b2660, L_0x20c7020;
L_0x20c7020 .concat [ 5 2 0 0], L_0x20c6690, L_0x7f50fb718138;
S_0x20b5210 .scope module, "ram" "memory" 4 23, 9 8 0, S_0x20b02b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "PC"
    .port_info 2 /INPUT 1 "rd"
    .port_info 3 /INPUT 1 "wr"
    .port_info 4 /INPUT 32 "i_data"
    .port_info 5 /OUTPUT 32 "o_data"
v0x20b54a0_0 .net "PC", 31 0, v0x20b4a00_0;  alias, 1 drivers
v0x20b5560_0 .net "clk", 0 0, v0x20b61e0_0;  alias, 1 drivers
v0x20b5620_0 .net "i_data", 31 0, v0x20b4850_0;  alias, 1 drivers
v0x20b56f0 .array "memory", 0 15, 31 0;
v0x20b5790_0 .var "o_data", 31 0;
v0x20b5880_0 .net "rd", 0 0, v0x20b46f0_0;  alias, 1 drivers
v0x20b5950_0 .net "wr", 0 0, v0x20b4790_0;  alias, 1 drivers
    .scope S_0x20874e0;
T_0 ;
    %wait E_0x2088c10;
    %load/vec4 v0x20b0050_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x20b0140_0, 0, 1;
    %jmp T_0.7;
T_0.0 ;
    %load/vec4 v0x2092d50_0;
    %load/vec4 v0x20aff70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x20b0140_0, 0, 1;
    %jmp T_0.7;
T_0.1 ;
    %load/vec4 v0x2092d50_0;
    %load/vec4 v0x20aff70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %store/vec4 v0x20b0140_0, 0, 1;
    %jmp T_0.7;
T_0.2 ;
    %load/vec4 v0x2092d50_0;
    %load/vec4 v0x20aff70_0;
    %cmp/s;
    %flag_get/vec4 5;
    %store/vec4 v0x20b0140_0, 0, 1;
    %jmp T_0.7;
T_0.3 ;
    %load/vec4 v0x20aff70_0;
    %load/vec4 v0x2092d50_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x20b0140_0, 0, 1;
    %jmp T_0.7;
T_0.4 ;
    %load/vec4 v0x2092d50_0;
    %load/vec4 v0x20aff70_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x20b0140_0, 0, 1;
    %jmp T_0.7;
T_0.5 ;
    %load/vec4 v0x20aff70_0;
    %load/vec4 v0x2092d50_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x20b0140_0, 0, 1;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x20b5210;
T_1 ;
    %wait E_0x20b0b50;
    %load/vec4 v0x20b5950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x20b5620_0;
    %ix/getv 3, v0x20b54a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x20b56f0, 0, 4;
T_1.0 ;
    %load/vec4 v0x20b5880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %ix/getv 4, v0x20b54a0_0;
    %load/vec4a v0x20b56f0, 4;
    %assign/vec4 v0x20b5790_0, 0;
T_1.2 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x20b5210;
T_2 ;
    %pushi/vec4 2130355, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x20b56f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x20b56f0, 4, 0;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x20b56f0, 4, 0;
    %pushi/vec4 1075872179, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x20b56f0, 4, 0;
    %end;
    .thread T_2;
    .scope S_0x20b1250;
T_3 ;
    %wait E_0x20b1560;
    %load/vec4 v0x20b1c70_0;
    %parti/s 5, 2, 3;
    %cmpi/e 12, 0, 5;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20b2080_0, 0, 1;
    %load/vec4 v0x20b1c70_0;
    %parti/s 1, 30, 6;
    %store/vec4 v0x20b1a40_0, 0, 1;
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x20b1250;
T_4 ;
    %wait E_0x20b0a70;
    %vpi_call 7 64 "$display", "instr: %b", v0x20b1c70_0 {0 0 0};
    %vpi_call 7 65 "$display", "Destination Register:%b", v0x20b1de0_0 {0 0 0};
    %vpi_call 7 66 "$display", "Source Register: %b", v0x20b1ec0_0 {0 0 0};
    %vpi_call 7 67 "$display", "Source Register: %b", v0x20b1fa0_0 {0 0 0};
    %vpi_call 7 68 "$display", "Func3 : %b", v0x20b1930_0 {0 0 0};
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x20b2240;
T_5 ;
    %wait E_0x20b0b50;
    %load/vec4 v0x20b35a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x20b38e0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x20b3820_0;
    %load/vec4 v0x20b38e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x20b2660, 0, 4;
T_5.2 ;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x20b2240;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x20b2660, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x20b2660, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x20b2660, 0, 4;
    %end;
    .thread T_6;
    .scope S_0x20b2240;
T_7 ;
    %wait E_0x20b2510;
    %vpi_call 8 47 "$display", "REGISTER FILE:" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x20b34c0_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x20b34c0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_7.1, 5;
    %vpi_call 8 49 "$display", "R[%d]     ::      %d", v0x20b34c0_0, &A<v0x20b2660, v0x20b34c0_0 > {0 0 0};
    %load/vec4 v0x20b34c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x20b34c0_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %vpi_call 8 51 "$display", "\012\012" {0 0 0};
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x20b0880;
T_8 ;
    %wait E_0x20b0b50;
    %load/vec4 v0x20b0cb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %jmp T_8.8;
T_8.0 ;
    %load/vec4 v0x20b0f60_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.9, 8;
    %load/vec4 v0x20b0d90_0;
    %load/vec4 v0x20b0e80_0;
    %sub;
    %jmp/1 T_8.10, 8;
T_8.9 ; End of true expr.
    %load/vec4 v0x20b0d90_0;
    %load/vec4 v0x20b0e80_0;
    %add;
    %jmp/0 T_8.10, 8;
 ; End of false expr.
    %blend;
T_8.10;
    %store/vec4 v0x20b1070_0, 0, 32;
    %jmp T_8.8;
T_8.1 ;
    %load/vec4 v0x20b0d90_0;
    %load/vec4 v0x20b0e80_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_8.11, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_8.12, 8;
T_8.11 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_8.12, 8;
 ; End of false expr.
    %blend;
T_8.12;
    %store/vec4 v0x20b1070_0, 0, 32;
    %jmp T_8.8;
T_8.2 ;
    %load/vec4 v0x20b0d90_0;
    %load/vec4 v0x20b0e80_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_8.13, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_8.14, 8;
T_8.13 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_8.14, 8;
 ; End of false expr.
    %blend;
T_8.14;
    %store/vec4 v0x20b1070_0, 0, 32;
    %jmp T_8.8;
T_8.3 ;
    %load/vec4 v0x20b0d90_0;
    %load/vec4 v0x20b0e80_0;
    %xor;
    %store/vec4 v0x20b1070_0, 0, 32;
    %jmp T_8.8;
T_8.4 ;
    %load/vec4 v0x20b0d90_0;
    %load/vec4 v0x20b0e80_0;
    %or;
    %store/vec4 v0x20b1070_0, 0, 32;
    %jmp T_8.8;
T_8.5 ;
    %load/vec4 v0x20b0d90_0;
    %load/vec4 v0x20b0e80_0;
    %and;
    %store/vec4 v0x20b1070_0, 0, 32;
    %jmp T_8.8;
T_8.6 ;
    %load/vec4 v0x20b0d90_0;
    %load/vec4 v0x20b0e80_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x20b1070_0, 0, 32;
    %jmp T_8.8;
T_8.7 ;
    %load/vec4 v0x20b0f60_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.15, 8;
    %load/vec4 v0x20b0d90_0;
    %parti/s 1, 31, 6;
    %jmp/1 T_8.16, 8;
T_8.15 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.16, 8;
 ; End of false expr.
    %blend;
T_8.16;
    %load/vec4 v0x20b0d90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x20b0e80_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %pad/s 32;
    %store/vec4 v0x20b1070_0, 0, 32;
    %jmp T_8.8;
T_8.8 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x20b0500;
T_9 ;
    %wait E_0x20b0b50;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x20b4cd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x20b4790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x20b46f0_0, 0;
    %load/vec4 v0x20b4c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x20b4cd0_0, 4, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x20b3ab0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 1, 0, 1;
    %dup/vec4;
    %load/vec4 v0x20b4cd0_0;
    %parti/s 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %load/vec4 v0x20b4cd0_0;
    %parti/s 1, 1, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %load/vec4 v0x20b4cd0_0;
    %parti/s 1, 2, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %load/vec4 v0x20b4cd0_0;
    %parti/s 1, 3, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x20b4cd0_0, 4, 5;
    %jmp T_9.7;
T_9.2 ;
    %load/vec4 v0x20b3ab0_0;
    %assign/vec4 v0x20b4a00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x20b46f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x20b4cd0_0, 4, 5;
    %jmp T_9.7;
T_9.3 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x20b4cd0_0, 4, 5;
    %jmp T_9.7;
T_9.4 ;
    %load/vec4 v0x20b4570_0;
    %assign/vec4 v0x20b4630_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x20b4cd0_0, 4, 5;
    %jmp T_9.7;
T_9.5 ;
    %load/vec4 v0x20b3bb0_0;
    %assign/vec4 v0x20b3ab0_0, 0;
    %load/vec4 v0x20b4100_0;
    %assign/vec4 v0x20b4e80_0, 0;
    %load/vec4 v0x20b4aa0_0;
    %assign/vec4 v0x20b3fa0_0, 0;
    %load/vec4 v0x20b4b60_0;
    %assign/vec4 v0x20b4060_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x20b4cd0_0, 4, 5;
    %jmp T_9.7;
T_9.7 ;
    %pop/vec4 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x208a540;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20b61e0_0, 0, 1;
T_10.0 ;
    %delay 5000, 0;
    %load/vec4 v0x20b61e0_0;
    %inv;
    %store/vec4 v0x20b61e0_0, 0, 1;
    %jmp T_10.0;
    %jmp T_10;
    .thread T_10;
    .scope S_0x208a540;
T_11 ;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20b6280_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20b6280_0, 0, 1;
    %delay 100000, 0;
    %vpi_call 3 25 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x208a540;
T_12 ;
    %vpi_call 3 30 "$dumpfile", "rv32_soc_TB.vcd" {0 0 0};
    %vpi_call 3 31 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x208a540 {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "./compare.v";
    "rv32_soc_TB.v";
    "./rv32_soc.v";
    "./rv32.v";
    "./alu.v";
    "./mini_decoder.v";
    "./register_file.v";
    "./memory.v";
