TimeQuest Timing Analyzer report for top
Thu Feb 13 11:17:20 2020
Quartus II 32-bit Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. SDC File List
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLOCK_50'
 12. Slow Model Hold: 'CLOCK_50'
 13. Slow Model Minimum Pulse Width: 'CLOCK_50'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Fast Model Setup Summary
 19. Fast Model Hold Summary
 20. Fast Model Recovery Summary
 21. Fast Model Removal Summary
 22. Fast Model Minimum Pulse Width Summary
 23. Fast Model Setup: 'CLOCK_50'
 24. Fast Model Hold: 'CLOCK_50'
 25. Fast Model Minimum Pulse Width: 'CLOCK_50'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Multicorner Timing Analysis Summary
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Setup Transfers
 36. Hold Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths
 40. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition ;
; Revision Name      ; top                                                             ;
; Device Family      ; Cyclone II                                                      ;
; Device Name        ; EP2C35F672C6                                                    ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Unavailable                                                     ;
+--------------------+-----------------------------------------------------------------+


+----------------------------------------------------+
; SDC File List                                      ;
+----------------+--------+--------------------------+
; SDC File Path  ; Status ; Read at                  ;
+----------------+--------+--------------------------+
; mandelbrot.sdc ; OK     ; Thu Feb 13 11:16:58 2020 ;
+----------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; CLOCK_50   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+-------------------------------------------------+
; Slow Model Fmax Summary                         ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 71.18 MHz ; 71.18 MHz       ; CLOCK_50   ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow Model Setup Summary           ;
+----------+---------+---------------+
; Clock    ; Slack   ; End Point TNS ;
+----------+---------+---------------+
; CLOCK_50 ; -13.049 ; -29601.269    ;
+----------+---------+---------------+


+----------------------------------+
; Slow Model Hold Summary          ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 0.391 ; 0.000         ;
+----------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+----------+--------+--------------------+
; Clock    ; Slack  ; End Point TNS      ;
+----------+--------+--------------------+
; CLOCK_50 ; -2.000 ; -9696.574          ;
+----------+--------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                   ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -13.049 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[26]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[63] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.030      ; 14.115     ;
; -12.978 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[26]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[62] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.030      ; 14.044     ;
; -12.934 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[19]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[63] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 13.969     ;
; -12.907 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[26]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[61] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.030      ; 13.973     ;
; -12.875 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[20]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[63] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 13.910     ;
; -12.863 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[19]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[62] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 13.898     ;
; -12.859 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst3|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[19]~_Duplicate_3 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst3|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[63] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.011      ; 13.906     ;
; -12.836 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[26]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[60] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.030      ; 13.902     ;
; -12.835 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[28]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[63] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.030      ; 13.901     ;
; -12.804 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[20]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[62] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 13.839     ;
; -12.792 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[19]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[61] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 13.827     ;
; -12.788 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst3|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[19]~_Duplicate_3 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst3|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[62] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.011      ; 13.835     ;
; -12.765 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[26]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[59] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.030      ; 13.831     ;
; -12.764 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[28]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[62] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.030      ; 13.830     ;
; -12.748 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[22]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[63] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 13.783     ;
; -12.733 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[20]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[61] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 13.768     ;
; -12.721 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[19]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[60] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 13.756     ;
; -12.717 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst3|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[19]~_Duplicate_3 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst3|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[61] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.011      ; 13.764     ;
; -12.706 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[30]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[63] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.030      ; 13.772     ;
; -12.694 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[26]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[58] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.030      ; 13.760     ;
; -12.693 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[28]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[61] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.030      ; 13.759     ;
; -12.677 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[22]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[62] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 13.712     ;
; -12.666 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[29]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[63] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.030      ; 13.732     ;
; -12.662 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[20]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[60] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 13.697     ;
; -12.650 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[19]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[59] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 13.685     ;
; -12.635 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[30]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[62] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.030      ; 13.701     ;
; -12.623 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[26]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[57] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.030      ; 13.689     ;
; -12.622 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[21]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[63] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 13.657     ;
; -12.622 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[28]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[60] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.030      ; 13.688     ;
; -12.611 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[18]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[63] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.009      ; 13.656     ;
; -12.606 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[22]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[61] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 13.641     ;
; -12.595 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[29]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[62] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.030      ; 13.661     ;
; -12.591 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[20]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[59] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 13.626     ;
; -12.579 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[19]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[58] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 13.614     ;
; -12.564 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[30]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[61] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.030      ; 13.630     ;
; -12.563 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst3|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[22]~_Duplicate_3 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst3|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[63] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.011      ; 13.610     ;
; -12.551 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[21]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[62] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 13.586     ;
; -12.551 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[28]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[59] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.030      ; 13.617     ;
; -12.540 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[18]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[62] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.009      ; 13.585     ;
; -12.535 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[22]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[60] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 13.570     ;
; -12.524 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[29]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[61] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.030      ; 13.590     ;
; -12.523 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst1|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[21]~_Duplicate_3 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst1|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[63] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 13.532     ;
; -12.520 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[20]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[58] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 13.555     ;
; -12.508 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[19]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[57] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 13.543     ;
; -12.498 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_x_010_i_reg[21]~_Duplicate_3 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_14_stage0_reg[58] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.035      ; 13.569     ;
; -12.495 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_x_010_i_reg[19]~_Duplicate_3 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_14_stage0_reg[58] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.035      ; 13.566     ;
; -12.494 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_x_010_i_reg[20]~_Duplicate_3 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_14_stage0_reg[58] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.035      ; 13.565     ;
; -12.493 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[30]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[60] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.030      ; 13.559     ;
; -12.492 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst3|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[22]~_Duplicate_3 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst3|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[62] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.011      ; 13.539     ;
; -12.483 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst1|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[26]~_Duplicate_3 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst1|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[63] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.011     ; 13.508     ;
; -12.480 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[21]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[61] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 13.515     ;
; -12.480 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[28]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[58] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.030      ; 13.546     ;
; -12.471 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst3|legup_pthreadcall_mandelbrot_bb2_i_x_010_i_reg[22]~_Duplicate_3 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst3|legup_pthreadcall_mandelbrot_bb2_i_14_stage0_reg[58] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 13.505     ;
; -12.471 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst1|legup_pthreadcall_mandelbrot_bb2_i_x_010_i_reg[19]~_Duplicate_3 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst1|legup_pthreadcall_mandelbrot_bb2_i_14_stage0_reg[58] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 13.471     ;
; -12.469 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[18]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[61] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.009      ; 13.514     ;
; -12.466 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst1|legup_pthreadcall_mandelbrot_bb2_i_x_010_i_reg[22]~_Duplicate_3 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst1|legup_pthreadcall_mandelbrot_bb2_i_14_stage0_reg[58] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 13.466     ;
; -12.464 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[26]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[56] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.030      ; 13.530     ;
; -12.464 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[22]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[59] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 13.499     ;
; -12.453 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[29]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[60] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.030      ; 13.519     ;
; -12.449 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[20]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[57] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 13.484     ;
; -12.448 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst1|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[21]~_Duplicate_3 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst1|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[62] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 13.457     ;
; -12.428 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst1|legup_pthreadcall_mandelbrot_bb2_i_x_010_i_reg[20]~_Duplicate_3 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst1|legup_pthreadcall_mandelbrot_bb2_i_14_stage0_reg[58] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 13.428     ;
; -12.427 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_x_010_i_reg[21]~_Duplicate_3 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_14_stage0_reg[57] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.035      ; 13.498     ;
; -12.424 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_x_010_i_reg[19]~_Duplicate_3 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_14_stage0_reg[57] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.035      ; 13.495     ;
; -12.423 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_x_010_i_reg[20]~_Duplicate_3 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_14_stage0_reg[57] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.035      ; 13.494     ;
; -12.422 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[30]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[59] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.030      ; 13.488     ;
; -12.421 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst3|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[22]~_Duplicate_3 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst3|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[61] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.011      ; 13.468     ;
; -12.409 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[21]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[60] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 13.444     ;
; -12.409 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[28]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[57] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.030      ; 13.475     ;
; -12.408 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst1|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[26]~_Duplicate_3 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst1|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[62] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.011     ; 13.433     ;
; -12.400 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst1|legup_pthreadcall_mandelbrot_bb2_i_x_010_i_reg[19]~_Duplicate_3 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst1|legup_pthreadcall_mandelbrot_bb2_i_14_stage0_reg[57] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 13.400     ;
; -12.398 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[18]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[60] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.009      ; 13.443     ;
; -12.395 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst3|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[19]~_Duplicate_3 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst3|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[60] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.011      ; 13.442     ;
; -12.395 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst1|legup_pthreadcall_mandelbrot_bb2_i_x_010_i_reg[22]~_Duplicate_3 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst1|legup_pthreadcall_mandelbrot_bb2_i_14_stage0_reg[57] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 13.395     ;
; -12.393 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[26]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[55] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.030      ; 13.459     ;
; -12.393 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[22]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[58] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 13.428     ;
; -12.382 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[24]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[63] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 13.417     ;
; -12.382 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[29]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[59] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.030      ; 13.448     ;
; -12.371 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst1|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[27]~_Duplicate_3 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst1|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[63] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.011     ; 13.396     ;
; -12.366 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst1|legup_pthreadcall_mandelbrot_bb2_i_x_010_i_reg[21]~_Duplicate_3 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst1|legup_pthreadcall_mandelbrot_bb2_i_14_stage0_reg[58] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 13.366     ;
; -12.362 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst3|legup_pthreadcall_mandelbrot_bb2_i_x_010_i_reg[22]~_Duplicate_3 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst3|legup_pthreadcall_mandelbrot_bb2_i_8_stage0_reg[63]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 13.405     ;
; -12.362 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst3|legup_pthreadcall_mandelbrot_bb2_i_x_010_i_reg[22]~_Duplicate_3 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst3|legup_pthreadcall_mandelbrot_bb2_i_14_stage0_reg[57] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 13.396     ;
; -12.357 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst1|legup_pthreadcall_mandelbrot_bb2_i_x_010_i_reg[20]~_Duplicate_3 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst1|legup_pthreadcall_mandelbrot_bb2_i_14_stage0_reg[57] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 13.357     ;
; -12.351 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[30]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[58] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.030      ; 13.417     ;
; -12.349 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[19]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[56] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 13.384     ;
; -12.347 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[25]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[63] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 13.382     ;
; -12.344 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[23]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[63] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 13.379     ;
; -12.338 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[21]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[59] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 13.373     ;
; -12.327 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[18]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[59] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.009      ; 13.372     ;
; -12.324 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_x_010_i_reg[21]~_Duplicate_3 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_8_stage0_reg[63]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.005      ; 13.365     ;
; -12.324 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst3|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[20]~_Duplicate_3 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst3|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[63] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 13.360     ;
; -12.324 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst1|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[23]~_Duplicate_3 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst1|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[63] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.011     ; 13.349     ;
; -12.323 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst1|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[25]~_Duplicate_3 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst1|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[63] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.011     ; 13.348     ;
; -12.322 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[26]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[54] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.030      ; 13.388     ;
; -12.322 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[22]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[57] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 13.357     ;
; -12.321 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_x_010_i_reg[19]~_Duplicate_3 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_8_stage0_reg[63]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.005      ; 13.362     ;
; -12.320 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_x_010_i_reg[20]~_Duplicate_3 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_8_stage0_reg[63]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.005      ; 13.361     ;
; -12.318 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst3|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[19]~_Duplicate_3 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst3|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[59] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.011      ; 13.365     ;
; -12.317 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[7]~_Duplicate_5  ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[63] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 13.357     ;
; -12.311 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[24]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[62] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 13.346     ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                        ; To Node                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; y_Q.s_EXE                                                                                                                                                        ; y_Q.s_EXE                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; top:top_inst|main:main_inst|finish                                                                                                                               ; top:top_inst|main:main_inst|finish                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; y_Q.s_WAIT                                                                                                                                                       ; y_Q.s_WAIT                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; top:top_inst|main:main_inst|cur_state.LEGUP_F_main_BB_bb15_30                                                                                                    ; top:top_inst|main:main_inst|cur_state.LEGUP_F_main_BB_bb15_30                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; top:top_inst|main:main_inst|cur_state.LEGUP_F_main_BB_bb3_3_3                                                                                                    ; top:top_inst|main:main_inst|cur_state.LEGUP_F_main_BB_bb3_3_3                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; top:top_inst|main:main_inst|cur_state.LEGUP_function_call_12                                                                                                     ; top:top_inst|main:main_inst|cur_state.LEGUP_function_call_12                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; top:top_inst|main:main_inst|cur_state.LEGUP_F_main_BB_bb3_3_14                                                                                                   ; top:top_inst|main:main_inst|cur_state.LEGUP_F_main_BB_bb3_3_14                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; top:top_inst|main:main_inst|cur_state.LEGUP_function_call_8                                                                                                      ; top:top_inst|main:main_inst|cur_state.LEGUP_function_call_8                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; top:top_inst|main:main_inst|cur_state.LEGUP_function_call_10                                                                                                     ; top:top_inst|main:main_inst|cur_state.LEGUP_function_call_10                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; top:top_inst|main:main_inst|cur_state.LEGUP_F_main_BB_bb3_3_9                                                                                                    ; top:top_inst|main:main_inst|cur_state.LEGUP_F_main_BB_bb3_3_9                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; top:top_inst|main:main_inst|cur_state.LEGUP_function_call_6                                                                                                      ; top:top_inst|main:main_inst|cur_state.LEGUP_function_call_6                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; top:top_inst|main:main_inst|cur_state.LEGUP_F_main_BB_bb3_3_7                                                                                                    ; top:top_inst|main:main_inst|cur_state.LEGUP_F_main_BB_bb3_3_7                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; top:top_inst|main:main_inst|cur_state.LEGUP_F_main_BB_bb3_3_11                                                                                                   ; top:top_inst|main:main_inst|cur_state.LEGUP_F_main_BB_bb3_3_11                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; top:top_inst|main:main_inst|cur_state.LEGUP_F_main_BB_bb3_3_4                                                                                                    ; top:top_inst|main:main_inst|cur_state.LEGUP_F_main_BB_bb3_3_4                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; top:top_inst|main:main_inst|cur_state.LEGUP_F_main_BB_bb3_3_5                                                                                                    ; top:top_inst|main:main_inst|cur_state.LEGUP_F_main_BB_bb3_3_5                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; top:top_inst|main:main_inst|cur_state.LEGUP_function_call_24                                                                                                     ; top:top_inst|main:main_inst|cur_state.LEGUP_function_call_24                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; top:top_inst|main:main_inst|cur_state.LEGUP_function_call_16                                                                                                     ; top:top_inst|main:main_inst|cur_state.LEGUP_function_call_16                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; top:top_inst|main:main_inst|cur_state.LEGUP_F_main_BB_bb3_3_29                                                                                                   ; top:top_inst|main:main_inst|cur_state.LEGUP_F_main_BB_bb3_3_29                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot_finish_inst0_reg                                                                                        ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot_finish_inst0_reg                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot_finish_inst1_reg                                                                                        ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot_finish_inst1_reg                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst0|cur_state.LEGUP_F_legup_pthreadcall_mandelbrot_BB_mandelbrot_exit_14 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst0|cur_state.LEGUP_F_legup_pthreadcall_mandelbrot_BB_mandelbrot_exit_14 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot_finish_inst2_reg                                                                                        ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot_finish_inst2_reg                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot_finish_inst3_reg                                                                                        ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot_finish_inst3_reg                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst0|cur_state.LEGUP_F_legup_pthreadcall_mandelbrot_BB_bb6_i_11           ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst0|cur_state.LEGUP_F_legup_pthreadcall_mandelbrot_BB_bb6_i_11           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot_start_inst0                                                                                             ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot_start_inst0                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst1|cur_state.LEGUP_F_legup_pthreadcall_mandelbrot_BB_mandelbrot_exit_14 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst1|cur_state.LEGUP_F_legup_pthreadcall_mandelbrot_BB_mandelbrot_exit_14 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst1|cur_state.LEGUP_F_legup_pthreadcall_mandelbrot_BB_bb6_i_11           ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst1|cur_state.LEGUP_F_legup_pthreadcall_mandelbrot_BB_bb6_i_11           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; top:top_inst|main:main_inst|memory_controller_dataUse0_a                                                                                                         ; top:top_inst|main:main_inst|memory_controller_dataUse0_a                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst0|loop_2_epilogue                                                      ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst0|loop_2_epilogue                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot_start_inst1                                                                                             ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot_start_inst1                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst1|loop_2_epilogue                                                      ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst1|loop_2_epilogue                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|cur_state.LEGUP_F_legup_pthreadcall_mandelbrot_BB_mandelbrot_exit_14 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|cur_state.LEGUP_F_legup_pthreadcall_mandelbrot_BB_mandelbrot_exit_14 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|cur_state.LEGUP_F_legup_pthreadcall_mandelbrot_BB_bb6_i_11           ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|cur_state.LEGUP_F_legup_pthreadcall_mandelbrot_BB_bb6_i_11           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst3|cur_state.LEGUP_F_legup_pthreadcall_mandelbrot_BB_mandelbrot_exit_14 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst3|cur_state.LEGUP_F_legup_pthreadcall_mandelbrot_BB_mandelbrot_exit_14 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot_start_inst2                                                                                             ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot_start_inst2                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|loop_2_epilogue                                                      ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|loop_2_epilogue                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst3|cur_state.LEGUP_F_legup_pthreadcall_mandelbrot_BB_bb6_i_11           ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst3|cur_state.LEGUP_F_legup_pthreadcall_mandelbrot_BB_bb6_i_11           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot_start_inst3                                                                                             ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot_start_inst3                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst3|loop_2_epilogue                                                      ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst3|loop_2_epilogue                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst0|loop_2_started                                                       ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst0|loop_2_started                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst0|loop_2_ii_state                                                      ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst0|loop_2_ii_state                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot_memory_controller_dataUse0_a_inst0                                                                      ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot_memory_controller_dataUse0_a_inst0                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst1|loop_2_started                                                       ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst1|loop_2_started                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst1|loop_2_ii_state                                                      ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst1|loop_2_ii_state                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot_memory_controller_dataUse0_a_inst1                                                                      ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot_memory_controller_dataUse0_a_inst1                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|loop_2_started                                                       ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|loop_2_started                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|loop_2_ii_state                                                      ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|loop_2_ii_state                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot_memory_controller_dataUse0_a_inst2                                                                      ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot_memory_controller_dataUse0_a_inst2                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot_memory_controller_dataUse0_a_inst3                                                                      ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot_memory_controller_dataUse0_a_inst3                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst3|loop_2_started                                                       ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst3|loop_2_started                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst3|loop_2_ii_state                                                      ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst3|loop_2_ii_state                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; y_Q.s_DONE                                                                                                                                                       ; y_Q.s_DONE                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.513 ; top:top_inst|main:main_inst|main_bb3_3_1_reg[29]                                                                                                                 ; top:top_inst|main:main_inst|main_bb3_3__c_reg[29]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.779      ;
; 0.514 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst0|legup_pthreadcall_mandelbrot_bb5_preheader_i_count_116_i_reg[7]      ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst0|legup_pthreadcall_mandelbrot_bb1_i_count_014_i_reg[7]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.780      ;
; 0.516 ; top:top_inst|main:main_inst|main_bb3_3_1_reg[31]                                                                                                                 ; top:top_inst|main:main_inst|main_bb3_3__c_reg[31]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; top:top_inst|main:main_inst|main_bb3_3_1_reg[4]                                                                                                                  ; top:top_inst|main:main_inst|main_bb3_3__c_reg[4]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; top:top_inst|main:main_inst|main_bb3_3_1_reg[1]                                                                                                                  ; top:top_inst|main:main_inst|main_bb3_3__c_reg[1]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.782      ;
; 0.517 ; top:top_inst|main:main_inst|main_bb3_3_1_reg[0]                                                                                                                  ; top:top_inst|main:main_inst|main_bb3_3__c_reg[0]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst1|legup_pthreadcall_mandelbrot_bb5_preheader_i_count_116_i_reg[6]      ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst1|legup_pthreadcall_mandelbrot_bb1_i_count_014_i_reg[6]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst1|legup_pthreadcall_mandelbrot_bb5_preheader_i_count_116_i_reg[2]      ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst1|legup_pthreadcall_mandelbrot_bb1_i_count_014_i_reg[2]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst0|legup_pthreadcall_mandelbrot_bb5_preheader_i_count_116_i_reg[2]      ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst0|legup_pthreadcall_mandelbrot_bb1_i_count_014_i_reg[2]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst3|legup_pthreadcall_mandelbrot_bb5_preheader_i_count_116_i_reg[0]      ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst3|legup_pthreadcall_mandelbrot_bb1_i_count_014_i_reg[0]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.783      ;
; 0.518 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|return_val[7]                                                        ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot_return_val_inst2_reg[7]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.784      ;
; 0.518 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst0|legup_pthreadcall_mandelbrot_bb5_preheader_i_count_116_i_reg[3]      ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst0|legup_pthreadcall_mandelbrot_bb1_i_count_014_i_reg[3]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.784      ;
; 0.519 ; top:top_inst|main:main_inst|main_bb3_3_1_reg[16]                                                                                                                 ; top:top_inst|main:main_inst|main_bb3_3__c_reg[16]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; top:top_inst|main:main_inst|main_bb3_3_1_reg[2]                                                                                                                  ; top:top_inst|main:main_inst|main_bb3_3__c_reg[2]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.785      ;
; 0.520 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|return_val[8]                                                        ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot_return_val_inst2_reg[8]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst3|legup_pthreadcall_mandelbrot_bb5_preheader_i_count_116_i_reg[10]     ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst3|legup_pthreadcall_mandelbrot_bb1_i_count_014_i_reg[10]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.786      ;
; 0.521 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|return_val[11]                                                       ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot_return_val_inst2_reg[11]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; top:top_inst|main:main_inst|main_bb3_3_1_reg[11]                                                                                                                 ; top:top_inst|main:main_inst|main_bb3_3__c_reg[11]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; top:top_inst|main:main_inst|main_bb3_3_1_reg[10]                                                                                                                 ; top:top_inst|main:main_inst|main_bb3_3__c_reg[10]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst0|loop_2_i_stage0[7]                                                   ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst0|loop_2_i_stage0[7]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_fiter_013_i_reg[7]                ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_19_reg[7]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst1|legup_pthreadcall_mandelbrot_bb2_i_fiter_013_i_reg[7]                ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst1|legup_pthreadcall_mandelbrot_bb2_i_19_reg[7]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst3|legup_pthreadcall_mandelbrot_bb5_preheader_i_count_116_i_reg[12]     ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst3|legup_pthreadcall_mandelbrot_bb1_i_count_014_i_reg[12]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst3|legup_pthreadcall_mandelbrot_bb5_preheader_i_count_116_i_reg[14]     ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst3|legup_pthreadcall_mandelbrot_bb1_i_count_014_i_reg[14]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst3|legup_pthreadcall_mandelbrot_bb5_preheader_i_count_116_i_reg[8]      ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst3|legup_pthreadcall_mandelbrot_bb1_i_count_014_i_reg[8]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_14_stage0_reg[28]                 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[1]~_Duplicate_5       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_14_stage0_reg[29]                 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[2]~_Duplicate_5       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.787      ;
; 0.522 ; top:top_inst|main:main_inst|main_bb3_3_1_reg[7]                                                                                                                  ; top:top_inst|main:main_inst|main_bb3_3__c_reg[7]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; top:top_inst|main:main_inst|main_bb3_3_1_reg[9]                                                                                                                  ; top:top_inst|main:main_inst|main_bb3_3__c_reg[9]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; top:top_inst|main:main_inst|main_bb3_3_1_reg[8]                                                                                                                  ; top:top_inst|main:main_inst|main_bb3_3__c_reg[8]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; top:top_inst|main:main_inst|main_bb3_3_1_reg[12]                                                                                                                 ; top:top_inst|main:main_inst|main_bb3_3__c_reg[12]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst1|legup_pthreadcall_mandelbrot_bb5_preheader_i_count_116_i_reg[3]      ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst1|legup_pthreadcall_mandelbrot_bb1_i_count_014_i_reg[3]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.788      ;
; 0.523 ; top:top_inst|main:main_inst|main_bb3_3_1_reg[15]                                                                                                                 ; top:top_inst|main:main_inst|main_bb3_3__c_reg[15]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst3|legup_pthreadcall_mandelbrot_bb2_i_fiter_013_i_reg[7]                ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst3|legup_pthreadcall_mandelbrot_bb2_i_19_reg[7]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst0|legup_pthreadcall_mandelbrot_bb5_preheader_i_count_116_i_reg[10]     ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst0|legup_pthreadcall_mandelbrot_bb1_i_count_014_i_reg[10]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst0|legup_pthreadcall_mandelbrot_bb5_preheader_i_count_116_i_reg[13]     ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst0|legup_pthreadcall_mandelbrot_bb1_i_count_014_i_reg[13]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot_memory_controller_out_b_inst0_stored[8]                                                                 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot_memory_controller_out_b_inst0_stored_reg[8]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; top:top_inst|memory_controller:memory_controller_inst|memory_controller_out_reg_b[12]                                                                            ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot_memory_controller_out_b_inst2_stored[12]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.789      ;
; 0.524 ; top:top_inst|main:main_inst|cur_state.LEGUP_F_main_BB_bb3_3_22                                                                                                   ; top:top_inst|main:main_inst|cur_state.LEGUP_F_main_BB_bb3_3_23                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; top:top_inst|main:main_inst|main_bb3_3_1_reg[5]                                                                                                                  ; top:top_inst|main:main_inst|main_bb3_3__c_reg[5]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; top:top_inst|main:main_inst|main_bb3_3_1_reg[14]                                                                                                                 ; top:top_inst|main:main_inst|main_bb3_3__c_reg[14]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; top:top_inst|main:main_inst|cur_state.LEGUP_function_call_28                                                                                                     ; top:top_inst|main:main_inst|cur_state.LEGUP_F_main_BB_bb3_3_29                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.790      ;
; 0.525 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst1|loop_2_i_stage0[7]                                                   ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst1|loop_2_i_stage0[7]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.791      ;
; 0.525 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst0|legup_pthreadcall_mandelbrot_bb2_i_fiter_013_i_reg[7]                ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst0|legup_pthreadcall_mandelbrot_bb2_i_19_reg[7]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.791      ;
; 0.525 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst1|legup_pthreadcall_mandelbrot_bb5_preheader_i_count_116_i_reg[12]     ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst1|legup_pthreadcall_mandelbrot_bb1_i_count_014_i_reg[12]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.791      ;
; 0.526 ; top:top_inst|main:main_inst|cur_state.LEGUP_function_call_24                                                                                                     ; top:top_inst|main:main_inst|cur_state.LEGUP_F_main_BB_bb3_3_25                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.792      ;
; 0.526 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|loop_2_i_stage0[7]                                                   ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|loop_2_i_stage0[7]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.792      ;
; 0.526 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst1|legup_pthreadcall_mandelbrot_bb5_preheader_i_count_116_i_reg[14]     ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst1|legup_pthreadcall_mandelbrot_bb1_i_count_014_i_reg[14]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.792      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~portb_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~portb_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~portb_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~portb_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~portb_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~portb_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~portb_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~portb_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~portb_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~portb_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~portb_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~portb_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~portb_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~portb_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~portb_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~portb_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~portb_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~portb_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~portb_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~portb_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~portb_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~portb_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~portb_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~portb_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~portb_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~portb_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~portb_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~portb_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a1~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a1~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a1~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a1~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a1~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a1~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a1~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a1~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a1~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a1~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a1~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a1~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a1~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a1~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a1~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a1~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a1~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a1~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a1~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a1~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a1~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a1~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a1~portb_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a1~portb_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a1~portb_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a1~portb_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a1~portb_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a1~portb_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a1~portb_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a1~portb_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a1~portb_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a1~portb_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a1~portb_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a1~portb_address_reg3  ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 10.010 ; 10.010 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 10.010 ; 10.010 ; Rise       ; CLOCK_50        ;
;  KEY[1]   ; CLOCK_50   ; 4.721  ; 4.721  ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -3.461 ; -3.461 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -3.461 ; -3.461 ; Rise       ; CLOCK_50        ;
;  KEY[1]   ; CLOCK_50   ; -4.477 ; -4.477 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; LEDG[*]   ; CLOCK_50   ; 10.659 ; 10.659 ; Rise       ; CLOCK_50        ;
;  LEDG[0]  ; CLOCK_50   ; 10.659 ; 10.659 ; Rise       ; CLOCK_50        ;
;  LEDG[1]  ; CLOCK_50   ; 9.437  ; 9.437  ; Rise       ; CLOCK_50        ;
;  LEDG[2]  ; CLOCK_50   ; 7.737  ; 7.737  ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDG[*]   ; CLOCK_50   ; 7.737 ; 7.737 ; Rise       ; CLOCK_50        ;
;  LEDG[0]  ; CLOCK_50   ; 9.511 ; 9.511 ; Rise       ; CLOCK_50        ;
;  LEDG[1]  ; CLOCK_50   ; 8.404 ; 8.404 ; Rise       ; CLOCK_50        ;
;  LEDG[2]  ; CLOCK_50   ; 7.737 ; 7.737 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------+
; Fast Model Setup Summary          ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; CLOCK_50 ; -5.335 ; -11114.005    ;
+----------+--------+---------------+


+----------------------------------+
; Fast Model Hold Summary          ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 0.215 ; 0.000         ;
+----------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+----------+--------+--------------------+
; Clock    ; Slack  ; End Point TNS      ;
+----------+--------+--------------------+
; CLOCK_50 ; -2.000 ; -9916.414          ;
+----------+--------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                   ; To Node                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.335 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[26]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[63]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.028      ; 6.395      ;
; -5.300 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[26]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[62]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.028      ; 6.360      ;
; -5.265 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[26]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[61]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.028      ; 6.325      ;
; -5.236 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[28]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[63]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.028      ; 6.296      ;
; -5.230 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[26]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[60]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.028      ; 6.290      ;
; -5.201 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[28]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[62]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.028      ; 6.261      ;
; -5.195 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[26]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[59]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.028      ; 6.255      ;
; -5.177 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[30]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[63]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.028      ; 6.237      ;
; -5.166 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[28]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[61]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.028      ; 6.226      ;
; -5.166 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[18]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[63]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.009      ; 6.207      ;
; -5.163 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[19]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[63]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 6.195      ;
; -5.160 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[26]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[58]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.028      ; 6.220      ;
; -5.142 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[30]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[62]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.028      ; 6.202      ;
; -5.136 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[20]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[63]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 6.168      ;
; -5.131 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[28]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[60]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.028      ; 6.191      ;
; -5.131 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[18]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[62]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.009      ; 6.172      ;
; -5.128 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[19]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[62]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 6.160      ;
; -5.125 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[26]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[57]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.028      ; 6.185      ;
; -5.124 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[29]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[63]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.028      ; 6.184      ;
; -5.107 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[30]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[61]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.028      ; 6.167      ;
; -5.104 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[22]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[63]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 6.136      ;
; -5.101 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[20]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[62]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 6.133      ;
; -5.096 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[28]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[59]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.028      ; 6.156      ;
; -5.096 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[18]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[61]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.009      ; 6.137      ;
; -5.093 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[19]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[61]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 6.125      ;
; -5.089 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[29]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[62]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.028      ; 6.149      ;
; -5.072 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[30]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[60]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.028      ; 6.132      ;
; -5.071 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst3|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[19]~_Duplicate_3 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst3|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[63]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.012      ; 6.115      ;
; -5.069 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[22]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[62]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 6.101      ;
; -5.066 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[20]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[61]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 6.098      ;
; -5.061 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[28]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[58]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.028      ; 6.121      ;
; -5.061 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[18]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[60]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.009      ; 6.102      ;
; -5.058 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[19]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[60]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 6.090      ;
; -5.054 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[29]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[61]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.028      ; 6.114      ;
; -5.037 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[30]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[59]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.028      ; 6.097      ;
; -5.036 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst3|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[19]~_Duplicate_3 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst3|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[62]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.012      ; 6.080      ;
; -5.034 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[22]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[61]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 6.066      ;
; -5.031 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[26]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[56]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.028      ; 6.091      ;
; -5.031 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[20]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[60]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 6.063      ;
; -5.029 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[21]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[63]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 6.061      ;
; -5.026 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[28]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[57]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.028      ; 6.086      ;
; -5.026 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[18]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[59]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.009      ; 6.067      ;
; -5.025 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot_memory_controller_dataUse0_a_inst0                                                                 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst0|legup_pthreadcall_mandelbrot_mandelbrot_exit_count_1_lcssa_i_reg[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.021      ; 6.078      ;
; -5.023 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[19]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[59]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 6.055      ;
; -5.019 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[29]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[60]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.028      ; 6.079      ;
; -5.002 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[30]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[58]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.028      ; 6.062      ;
; -5.001 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst3|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[19]~_Duplicate_3 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst3|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[61]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.012      ; 6.045      ;
; -4.999 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[22]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[60]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 6.031      ;
; -4.996 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[26]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[55]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.028      ; 6.056      ;
; -4.996 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[20]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[59]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 6.028      ;
; -4.994 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[21]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[62]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 6.026      ;
; -4.991 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[18]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[58]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.009      ; 6.032      ;
; -4.988 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[19]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[58]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 6.020      ;
; -4.984 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[29]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[59]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.028      ; 6.044      ;
; -4.967 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[30]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[57]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.028      ; 6.027      ;
; -4.964 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[22]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[59]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.996      ;
; -4.961 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[26]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[54]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.028      ; 6.021      ;
; -4.961 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[20]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[58]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.993      ;
; -4.959 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[21]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[61]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.991      ;
; -4.956 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[18]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[57]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.009      ; 5.997      ;
; -4.953 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[19]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[57]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.985      ;
; -4.949 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[29]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[58]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.028      ; 6.009      ;
; -4.945 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[2]~_Duplicate_5  ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[63]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.977      ;
; -4.936 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[24]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[63]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.968      ;
; -4.932 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[7]~_Duplicate_5  ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[63]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 5.970      ;
; -4.932 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[28]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[56]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.028      ; 5.992      ;
; -4.929 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[22]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[58]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.961      ;
; -4.926 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot_memory_controller_dataUse0_a_inst3                                                                 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst3|legup_pthreadcall_mandelbrot_mandelbrot_exit_count_1_lcssa_i_reg[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.958      ;
; -4.926 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[26]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[53]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.028      ; 5.986      ;
; -4.926 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[20]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[57]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.958      ;
; -4.925 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[25]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[63]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.957      ;
; -4.924 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[21]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[60]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.956      ;
; -4.920 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst3|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[22]~_Duplicate_3 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst3|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[63]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.012      ; 5.964      ;
; -4.914 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[29]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[57]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.028      ; 5.974      ;
; -4.910 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[2]~_Duplicate_5  ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[62]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.942      ;
; -4.907 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst1|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[26]~_Duplicate_3 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst1|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[63]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.008     ; 5.931      ;
; -4.901 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[24]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[62]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.933      ;
; -4.897 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[7]~_Duplicate_5  ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[62]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 5.935      ;
; -4.897 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[28]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[55]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.028      ; 5.957      ;
; -4.894 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[23]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[63]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.926      ;
; -4.894 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[22]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[57]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.926      ;
; -4.891 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[26]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[52]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.028      ; 5.951      ;
; -4.890 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[25]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[62]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.922      ;
; -4.889 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[21]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[59]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.921      ;
; -4.885 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst3|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[22]~_Duplicate_3 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst3|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[62]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.012      ; 5.929      ;
; -4.875 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[2]~_Duplicate_5  ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[61]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.907      ;
; -4.873 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[30]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[56]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.028      ; 5.933      ;
; -4.871 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[1]~_Duplicate_5  ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[63]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.903      ;
; -4.869 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst1|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[26]~_Duplicate_3 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst1|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[62]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.008     ; 5.893      ;
; -4.866 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[24]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[61]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.898      ;
; -4.862 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[7]~_Duplicate_5  ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[61]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 5.900      ;
; -4.862 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[28]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[54]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.028      ; 5.922      ;
; -4.862 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[18]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[56]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.009      ; 5.903      ;
; -4.861 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst3|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[19]~_Duplicate_3 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst3|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[60]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.012      ; 5.905      ;
; -4.860 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst1|legup_pthreadcall_mandelbrot_bb2_i_x_010_i_reg[19]~_Duplicate_3 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst1|legup_pthreadcall_mandelbrot_bb2_i_14_stage0_reg[58]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 5.859      ;
; -4.859 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[19]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[56]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.891      ;
; -4.859 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[23]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[62]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.891      ;
; -4.856 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[26]~_Duplicate_2 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[51]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.028      ; 5.916      ;
; -4.855 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot_memory_controller_dataUse0_a_inst3                                                                 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst3|legup_pthreadcall_mandelbrot_mandelbrot_exit_count_1_lcssa_i_reg[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.021     ; 5.866      ;
; -4.855 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot_memory_controller_dataUse0_a_inst3                                                                 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst3|legup_pthreadcall_mandelbrot_mandelbrot_exit_count_1_lcssa_i_reg[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.021     ; 5.866      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                        ; To Node                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; y_Q.s_EXE                                                                                                                                                        ; y_Q.s_EXE                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; top:top_inst|main:main_inst|finish                                                                                                                               ; top:top_inst|main:main_inst|finish                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; y_Q.s_WAIT                                                                                                                                                       ; y_Q.s_WAIT                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; top:top_inst|main:main_inst|cur_state.LEGUP_F_main_BB_bb15_30                                                                                                    ; top:top_inst|main:main_inst|cur_state.LEGUP_F_main_BB_bb15_30                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; top:top_inst|main:main_inst|cur_state.LEGUP_F_main_BB_bb3_3_3                                                                                                    ; top:top_inst|main:main_inst|cur_state.LEGUP_F_main_BB_bb3_3_3                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; top:top_inst|main:main_inst|cur_state.LEGUP_function_call_12                                                                                                     ; top:top_inst|main:main_inst|cur_state.LEGUP_function_call_12                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; top:top_inst|main:main_inst|cur_state.LEGUP_F_main_BB_bb3_3_14                                                                                                   ; top:top_inst|main:main_inst|cur_state.LEGUP_F_main_BB_bb3_3_14                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; top:top_inst|main:main_inst|cur_state.LEGUP_function_call_8                                                                                                      ; top:top_inst|main:main_inst|cur_state.LEGUP_function_call_8                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; top:top_inst|main:main_inst|cur_state.LEGUP_function_call_10                                                                                                     ; top:top_inst|main:main_inst|cur_state.LEGUP_function_call_10                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; top:top_inst|main:main_inst|cur_state.LEGUP_F_main_BB_bb3_3_9                                                                                                    ; top:top_inst|main:main_inst|cur_state.LEGUP_F_main_BB_bb3_3_9                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; top:top_inst|main:main_inst|cur_state.LEGUP_function_call_6                                                                                                      ; top:top_inst|main:main_inst|cur_state.LEGUP_function_call_6                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; top:top_inst|main:main_inst|cur_state.LEGUP_F_main_BB_bb3_3_7                                                                                                    ; top:top_inst|main:main_inst|cur_state.LEGUP_F_main_BB_bb3_3_7                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; top:top_inst|main:main_inst|cur_state.LEGUP_F_main_BB_bb3_3_11                                                                                                   ; top:top_inst|main:main_inst|cur_state.LEGUP_F_main_BB_bb3_3_11                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; top:top_inst|main:main_inst|cur_state.LEGUP_F_main_BB_bb3_3_4                                                                                                    ; top:top_inst|main:main_inst|cur_state.LEGUP_F_main_BB_bb3_3_4                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; top:top_inst|main:main_inst|cur_state.LEGUP_F_main_BB_bb3_3_5                                                                                                    ; top:top_inst|main:main_inst|cur_state.LEGUP_F_main_BB_bb3_3_5                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; top:top_inst|main:main_inst|cur_state.LEGUP_function_call_24                                                                                                     ; top:top_inst|main:main_inst|cur_state.LEGUP_function_call_24                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; top:top_inst|main:main_inst|cur_state.LEGUP_function_call_16                                                                                                     ; top:top_inst|main:main_inst|cur_state.LEGUP_function_call_16                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; top:top_inst|main:main_inst|cur_state.LEGUP_F_main_BB_bb3_3_29                                                                                                   ; top:top_inst|main:main_inst|cur_state.LEGUP_F_main_BB_bb3_3_29                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot_finish_inst0_reg                                                                                        ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot_finish_inst0_reg                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot_finish_inst1_reg                                                                                        ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot_finish_inst1_reg                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst0|cur_state.LEGUP_F_legup_pthreadcall_mandelbrot_BB_mandelbrot_exit_14 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst0|cur_state.LEGUP_F_legup_pthreadcall_mandelbrot_BB_mandelbrot_exit_14 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot_finish_inst2_reg                                                                                        ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot_finish_inst2_reg                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot_finish_inst3_reg                                                                                        ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot_finish_inst3_reg                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst0|cur_state.LEGUP_F_legup_pthreadcall_mandelbrot_BB_bb6_i_11           ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst0|cur_state.LEGUP_F_legup_pthreadcall_mandelbrot_BB_bb6_i_11           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot_start_inst0                                                                                             ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot_start_inst0                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst1|cur_state.LEGUP_F_legup_pthreadcall_mandelbrot_BB_mandelbrot_exit_14 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst1|cur_state.LEGUP_F_legup_pthreadcall_mandelbrot_BB_mandelbrot_exit_14 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst1|cur_state.LEGUP_F_legup_pthreadcall_mandelbrot_BB_bb6_i_11           ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst1|cur_state.LEGUP_F_legup_pthreadcall_mandelbrot_BB_bb6_i_11           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; top:top_inst|main:main_inst|memory_controller_dataUse0_a                                                                                                         ; top:top_inst|main:main_inst|memory_controller_dataUse0_a                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst0|loop_2_epilogue                                                      ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst0|loop_2_epilogue                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot_start_inst1                                                                                             ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot_start_inst1                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst1|loop_2_epilogue                                                      ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst1|loop_2_epilogue                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|cur_state.LEGUP_F_legup_pthreadcall_mandelbrot_BB_mandelbrot_exit_14 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|cur_state.LEGUP_F_legup_pthreadcall_mandelbrot_BB_mandelbrot_exit_14 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|cur_state.LEGUP_F_legup_pthreadcall_mandelbrot_BB_bb6_i_11           ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|cur_state.LEGUP_F_legup_pthreadcall_mandelbrot_BB_bb6_i_11           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst3|cur_state.LEGUP_F_legup_pthreadcall_mandelbrot_BB_mandelbrot_exit_14 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst3|cur_state.LEGUP_F_legup_pthreadcall_mandelbrot_BB_mandelbrot_exit_14 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot_start_inst2                                                                                             ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot_start_inst2                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|loop_2_epilogue                                                      ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|loop_2_epilogue                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst3|cur_state.LEGUP_F_legup_pthreadcall_mandelbrot_BB_bb6_i_11           ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst3|cur_state.LEGUP_F_legup_pthreadcall_mandelbrot_BB_bb6_i_11           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot_start_inst3                                                                                             ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot_start_inst3                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst3|loop_2_epilogue                                                      ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst3|loop_2_epilogue                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst0|loop_2_started                                                       ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst0|loop_2_started                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst0|loop_2_ii_state                                                      ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst0|loop_2_ii_state                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot_memory_controller_dataUse0_a_inst0                                                                      ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot_memory_controller_dataUse0_a_inst0                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst1|loop_2_started                                                       ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst1|loop_2_started                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst1|loop_2_ii_state                                                      ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst1|loop_2_ii_state                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot_memory_controller_dataUse0_a_inst1                                                                      ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot_memory_controller_dataUse0_a_inst1                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|loop_2_started                                                       ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|loop_2_started                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|loop_2_ii_state                                                      ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|loop_2_ii_state                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot_memory_controller_dataUse0_a_inst2                                                                      ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot_memory_controller_dataUse0_a_inst2                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot_memory_controller_dataUse0_a_inst3                                                                      ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot_memory_controller_dataUse0_a_inst3                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst3|loop_2_started                                                       ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst3|loop_2_started                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst3|loop_2_ii_state                                                      ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst3|loop_2_ii_state                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; y_Q.s_DONE                                                                                                                                                       ; y_Q.s_DONE                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.236 ; top:top_inst|main:main_inst|main_bb3_3_1_reg[29]                                                                                                                 ; top:top_inst|main:main_inst|main_bb3_3__c_reg[29]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst0|legup_pthreadcall_mandelbrot_bb5_preheader_i_count_116_i_reg[7]      ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst0|legup_pthreadcall_mandelbrot_bb1_i_count_014_i_reg[7]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.388      ;
; 0.237 ; top:top_inst|main:main_inst|main_bb3_3_1_reg[4]                                                                                                                  ; top:top_inst|main:main_inst|main_bb3_3__c_reg[4]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst1|legup_pthreadcall_mandelbrot_bb5_preheader_i_count_116_i_reg[2]      ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst1|legup_pthreadcall_mandelbrot_bb1_i_count_014_i_reg[2]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst0|legup_pthreadcall_mandelbrot_bb5_preheader_i_count_116_i_reg[2]      ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst0|legup_pthreadcall_mandelbrot_bb1_i_count_014_i_reg[2]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst3|legup_pthreadcall_mandelbrot_bb5_preheader_i_count_116_i_reg[0]      ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst3|legup_pthreadcall_mandelbrot_bb1_i_count_014_i_reg[0]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; top:top_inst|main:main_inst|main_bb3_3_1_reg[31]                                                                                                                 ; top:top_inst|main:main_inst|main_bb3_3__c_reg[31]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; top:top_inst|main:main_inst|main_bb3_3_1_reg[16]                                                                                                                 ; top:top_inst|main:main_inst|main_bb3_3__c_reg[16]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; top:top_inst|main:main_inst|main_bb3_3_1_reg[1]                                                                                                                  ; top:top_inst|main:main_inst|main_bb3_3__c_reg[1]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; top:top_inst|main:main_inst|main_bb3_3_1_reg[0]                                                                                                                  ; top:top_inst|main:main_inst|main_bb3_3__c_reg[0]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst0|loop_2_i_stage0[7]                                                   ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst0|loop_2_i_stage0[7]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst1|legup_pthreadcall_mandelbrot_bb5_preheader_i_count_116_i_reg[6]      ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst1|legup_pthreadcall_mandelbrot_bb1_i_count_014_i_reg[6]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|return_val[7]                                                        ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot_return_val_inst2_reg[7]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|return_val[8]                                                        ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot_return_val_inst2_reg[8]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; top:top_inst|main:main_inst|main_bb3_3_1_reg[2]                                                                                                                  ; top:top_inst|main:main_inst|main_bb3_3__c_reg[2]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst0|legup_pthreadcall_mandelbrot_bb5_preheader_i_count_116_i_reg[3]      ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst0|legup_pthreadcall_mandelbrot_bb1_i_count_014_i_reg[3]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst3|legup_pthreadcall_mandelbrot_bb5_preheader_i_count_116_i_reg[10]     ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst3|legup_pthreadcall_mandelbrot_bb1_i_count_014_i_reg[10]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; top:top_inst|memory_controller:memory_controller_inst|memory_controller_out_reg_b[12]                                                                            ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot_memory_controller_out_b_inst2_stored[12]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; top:top_inst|main:main_inst|cur_state.LEGUP_F_main_BB_bb3_3_22                                                                                                   ; top:top_inst|main:main_inst|cur_state.LEGUP_F_main_BB_bb3_3_23                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; top:top_inst|main:main_inst|cur_state.LEGUP_function_call_24                                                                                                     ; top:top_inst|main:main_inst|cur_state.LEGUP_F_main_BB_bb3_3_25                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|return_val[11]                                                       ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot_return_val_inst2_reg[11]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|loop_2_i_stage0[7]                                                   ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|loop_2_i_stage0[7]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_fiter_013_i_reg[7]                ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_19_reg[7]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst1|legup_pthreadcall_mandelbrot_bb2_i_fiter_013_i_reg[7]                ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst1|legup_pthreadcall_mandelbrot_bb2_i_19_reg[7]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst3|legup_pthreadcall_mandelbrot_bb5_preheader_i_count_116_i_reg[12]     ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst3|legup_pthreadcall_mandelbrot_bb1_i_count_014_i_reg[12]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst3|legup_pthreadcall_mandelbrot_bb5_preheader_i_count_116_i_reg[14]     ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst3|legup_pthreadcall_mandelbrot_bb1_i_count_014_i_reg[14]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot_memory_controller_out_b_inst0_stored[8]                                                                 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot_memory_controller_out_b_inst0_stored_reg[8]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst3|legup_pthreadcall_mandelbrot_bb5_preheader_i_count_116_i_reg[8]      ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst3|legup_pthreadcall_mandelbrot_bb1_i_count_014_i_reg[8]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; top:top_inst|memory_controller:memory_controller_inst|memory_controller_out_reg_b[17]                                                                            ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot_memory_controller_out_b_inst2_stored[17]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_14_stage0_reg[28]                 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[1]~_Duplicate_5       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_14_stage0_reg[29]                 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[2]~_Duplicate_5       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; top:top_inst|main:main_inst|cur_state.LEGUP_function_call_28                                                                                                     ; top:top_inst|main:main_inst|cur_state.LEGUP_F_main_BB_bb3_3_29                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; top:top_inst|main:main_inst|main_bb3_3_1_reg[7]                                                                                                                  ; top:top_inst|main:main_inst|main_bb3_3__c_reg[7]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; top:top_inst|main:main_inst|main_bb3_3_1_reg[9]                                                                                                                  ; top:top_inst|main:main_inst|main_bb3_3__c_reg[9]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; top:top_inst|main:main_inst|main_bb3_3_1_reg[11]                                                                                                                 ; top:top_inst|main:main_inst|main_bb3_3__c_reg[11]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; top:top_inst|main:main_inst|main_bb3_3_1_reg[12]                                                                                                                 ; top:top_inst|main:main_inst|main_bb3_3__c_reg[12]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst3|legup_pthreadcall_mandelbrot_bb2_i_fiter_013_i_reg[7]                ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst3|legup_pthreadcall_mandelbrot_bb2_i_19_reg[7]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst1|legup_pthreadcall_mandelbrot_bb5_preheader_i_count_116_i_reg[3]      ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst1|legup_pthreadcall_mandelbrot_bb1_i_count_014_i_reg[3]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst0|legup_pthreadcall_mandelbrot_bb5_preheader_i_count_116_i_reg[10]     ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst0|legup_pthreadcall_mandelbrot_bb1_i_count_014_i_reg[10]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst0|legup_pthreadcall_mandelbrot_bb5_preheader_i_count_116_i_reg[13]     ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst0|legup_pthreadcall_mandelbrot_bb1_i_count_014_i_reg[13]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot_memory_controller_out_a_inst1_stored[20]                                                                ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot_memory_controller_out_a_inst1_stored_reg[20]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; top:top_inst|memory_controller:memory_controller_inst|memory_controller_out_reg_a[5]                                                                             ; top:top_inst|main:main_inst|main_bb3_3_2_reg[5]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; top:top_inst|main:main_inst|main_bb3_3_1_reg[5]                                                                                                                  ; top:top_inst|main:main_inst|main_bb3_3__c_reg[5]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; top:top_inst|main:main_inst|main_bb3_3_1_reg[10]                                                                                                                 ; top:top_inst|main:main_inst|main_bb3_3__c_reg[10]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; top:top_inst|main:main_inst|main_bb3_3_1_reg[8]                                                                                                                  ; top:top_inst|main:main_inst|main_bb3_3__c_reg[8]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; top:top_inst|main:main_inst|main_bb3_3_1_reg[15]                                                                                                                 ; top:top_inst|main:main_inst|main_bb3_3__c_reg[15]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst1|loop_2_i_stage0[7]                                                   ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst1|loop_2_i_stage0[7]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst0|legup_pthreadcall_mandelbrot_bb2_i_fiter_013_i_reg[7]                ; top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst0|legup_pthreadcall_mandelbrot_bb2_i_19_reg[7]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.394      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~portb_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~portb_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~portb_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~portb_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~portb_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~portb_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~portb_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~portb_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~portb_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~portb_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~portb_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~portb_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~portb_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~portb_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~portb_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~portb_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~portb_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~portb_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~portb_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~portb_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~portb_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~portb_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~portb_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~portb_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~portb_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~portb_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~portb_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~portb_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a1~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a1~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a1~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a1~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a1~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a1~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a1~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a1~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a1~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a1~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a1~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a1~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a1~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a1~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a1~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a1~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a1~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a1~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a1~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a1~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a1~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a1~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a1~portb_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a1~portb_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a1~portb_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a1~portb_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a1~portb_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a1~portb_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a1~portb_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a1~portb_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a1~portb_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a1~portb_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a1~portb_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a1~portb_address_reg3  ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 5.116 ; 5.116 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 5.116 ; 5.116 ; Rise       ; CLOCK_50        ;
;  KEY[1]   ; CLOCK_50   ; 2.544 ; 2.544 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -1.931 ; -1.931 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -1.931 ; -1.931 ; Rise       ; CLOCK_50        ;
;  KEY[1]   ; CLOCK_50   ; -2.424 ; -2.424 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDG[*]   ; CLOCK_50   ; 5.669 ; 5.669 ; Rise       ; CLOCK_50        ;
;  LEDG[0]  ; CLOCK_50   ; 5.669 ; 5.669 ; Rise       ; CLOCK_50        ;
;  LEDG[1]  ; CLOCK_50   ; 5.126 ; 5.126 ; Rise       ; CLOCK_50        ;
;  LEDG[2]  ; CLOCK_50   ; 4.316 ; 4.316 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDG[*]   ; CLOCK_50   ; 4.316 ; 4.316 ; Rise       ; CLOCK_50        ;
;  LEDG[0]  ; CLOCK_50   ; 5.109 ; 5.109 ; Rise       ; CLOCK_50        ;
;  LEDG[1]  ; CLOCK_50   ; 4.639 ; 4.639 ; Rise       ; CLOCK_50        ;
;  LEDG[2]  ; CLOCK_50   ; 4.316 ; 4.316 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+------------------+------------+-------+----------+---------+---------------------+
; Clock            ; Setup      ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+------------+-------+----------+---------+---------------------+
; Worst-case Slack ; -13.049    ; 0.215 ; N/A      ; N/A     ; -2.000              ;
;  CLOCK_50        ; -13.049    ; 0.215 ; N/A      ; N/A     ; -2.000              ;
; Design-wide TNS  ; -29601.269 ; 0.0   ; 0.0      ; 0.0     ; -9916.414           ;
;  CLOCK_50        ; -29601.269 ; 0.000 ; N/A      ; N/A     ; -9916.414           ;
+------------------+------------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 10.010 ; 10.010 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 10.010 ; 10.010 ; Rise       ; CLOCK_50        ;
;  KEY[1]   ; CLOCK_50   ; 4.721  ; 4.721  ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -1.931 ; -1.931 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -1.931 ; -1.931 ; Rise       ; CLOCK_50        ;
;  KEY[1]   ; CLOCK_50   ; -2.424 ; -2.424 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; LEDG[*]   ; CLOCK_50   ; 10.659 ; 10.659 ; Rise       ; CLOCK_50        ;
;  LEDG[0]  ; CLOCK_50   ; 10.659 ; 10.659 ; Rise       ; CLOCK_50        ;
;  LEDG[1]  ; CLOCK_50   ; 9.437  ; 9.437  ; Rise       ; CLOCK_50        ;
;  LEDG[2]  ; CLOCK_50   ; 7.737  ; 7.737  ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDG[*]   ; CLOCK_50   ; 4.316 ; 4.316 ; Rise       ; CLOCK_50        ;
;  LEDG[0]  ; CLOCK_50   ; 5.109 ; 5.109 ; Rise       ; CLOCK_50        ;
;  LEDG[1]  ; CLOCK_50   ; 4.639 ; 4.639 ; Rise       ; CLOCK_50        ;
;  LEDG[2]  ; CLOCK_50   ; 4.316 ; 4.316 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------+
; Setup Transfers                                                    ;
+------------+----------+-----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+-----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 174135779 ; 0        ; 0        ; 0        ;
+------------+----------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------+
; Hold Transfers                                                     ;
+------------+----------+-----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+-----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 174135779 ; 0        ; 0        ; 0        ;
+------------+----------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 850   ; 850  ;
; Unconstrained Output Ports      ; 3     ; 3    ;
; Unconstrained Output Port Paths ; 5     ; 5    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Feb 13 11:16:46 2020
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (332104): Reading SDC File: 'mandelbrot.sdc'
Warning (332174): Ignored filter at mandelbrot.sdc(1): clk could not be matched with a port
Warning (332049): Ignored create_clock at mandelbrot.sdc(1): Argument <targets> is an empty collection
    Info (332050): create_clock -period 2 -name clk [get_ports clk]
Warning (332174): Ignored filter at mandelbrot.sdc(2): clk2x could not be matched with a port
Warning (332049): Ignored create_clock at mandelbrot.sdc(2): Argument <targets> is an empty collection
    Info (332050): create_clock -period 1 -name clk2x [get_ports clk2x]
Warning (332174): Ignored filter at mandelbrot.sdc(3): OSC_50_BANK2 could not be matched with a port
Warning (332049): Ignored create_clock at mandelbrot.sdc(3): Argument <targets> is an empty collection
    Info (332050): create_clock -period 2 -name OSC_50_BANK2 [get_ports OSC_50_BANK2]
Warning (332153): Family doesn't support jitter analysis.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -13.049
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -13.049    -29601.269 CLOCK_50 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000     -9696.574 CLOCK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -13.049
    Info (332115): -to_clock [get_clocks {CLOCK_50}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -13.049 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[26]~_Duplicate_2
    Info (332115): To Node      : top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[63]
    Info (332115): Launch Clock : CLOCK_50
    Info (332115): Latch Clock  : CLOCK_50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.661      2.661  R        clock network delay
    Info (332115):      2.911      0.250     uTco  top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[26]~_Duplicate_2
    Info (332115):      2.911      0.000 FF  CELL  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[26]~_Duplicate_2|regout
    Info (332115):      4.985      2.074 FF    IC  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|mac_mult3|auto_generated|mult1|_~2|datac
    Info (332115):      5.260      0.275 FF  CELL  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|mac_mult3|auto_generated|mult1|_~2|combout
    Info (332115):      6.027      0.767 FF    IC  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|mac_mult7|auto_generated|mult1|le3a[14]|datad
    Info (332115):      6.177      0.150 FF  CELL  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|mac_mult7|auto_generated|mult1|le3a[14]|combout
    Info (332115):      7.282      1.105 FF    IC  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|mac_mult3|auto_generated|mult1|le3a[3]|datad
    Info (332115):      7.431      0.149 FF  CELL  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|mac_mult3|auto_generated|mult1|le3a[3]|combout
    Info (332115):      8.150      0.719 FF    IC  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|mac_mult3|auto_generated|mult1|le5a[3]|datad
    Info (332115):      8.299      0.149 FF  CELL  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|mac_mult3|auto_generated|mult1|le5a[3]|combout
    Info (332115):      8.549      0.250 FF    IC  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|mac_mult3|auto_generated|mult1|add24_result[9]~18|datab
    Info (332115):      8.942      0.393 FR  CELL  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|mac_mult3|auto_generated|mult1|add24_result[9]~18|cout
    Info (332115):      8.942      0.000 RR    IC  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|mac_mult3|auto_generated|mult1|add24_result[10]~20|cin
    Info (332115):      9.352      0.410 RR  CELL  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|mac_mult3|auto_generated|mult1|add24_result[10]~20|combout
    Info (332115):      9.765      0.413 RR    IC  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|mac_mult3|auto_generated|mult1|add16_result[14]~28|dataa
    Info (332115):     10.260      0.495 RR  CELL  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|mac_mult3|auto_generated|mult1|add16_result[14]~28|cout
    Info (332115):     10.260      0.000 RR    IC  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|mac_mult3|auto_generated|mult1|add16_result[15]~30|cin
    Info (332115):     10.670      0.410 RR  CELL  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|mac_mult3|auto_generated|mult1|add16_result[15]~30|combout
    Info (332115):     11.398      0.728 RR    IC  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|mac_mult3|auto_generated|mult1|op_1~34|datab
    Info (332115):     11.814      0.416 RR  CELL  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|mac_mult3|auto_generated|mult1|op_1~34|combout
    Info (332115):     12.511      0.697 RR    IC  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|add9_result[17]~34|datab
    Info (332115):     12.904      0.393 RF  CELL  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|add9_result[17]~34|cout
    Info (332115):     12.904      0.000 FF    IC  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|add9_result[18]~36|cin
    Info (332115):     12.975      0.071 FR  CELL  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|add9_result[18]~36|cout
    Info (332115):     12.975      0.000 RR    IC  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|add9_result[19]~38|cin
    Info (332115):     13.046      0.071 RF  CELL  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|add9_result[19]~38|cout
    Info (332115):     13.046      0.000 FF    IC  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|add9_result[20]~40|cin
    Info (332115):     13.117      0.071 FR  CELL  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|add9_result[20]~40|cout
    Info (332115):     13.117      0.000 RR    IC  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|add9_result[21]~42|cin
    Info (332115):     13.188      0.071 RF  CELL  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|add9_result[21]~42|cout
    Info (332115):     13.188      0.000 FF    IC  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|add9_result[22]~44|cin
    Info (332115):     13.347      0.159 FR  CELL  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|add9_result[22]~44|cout
    Info (332115):     13.347      0.000 RR    IC  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|add9_result[23]~46|cin
    Info (332115):     13.418      0.071 RF  CELL  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|add9_result[23]~46|cout
    Info (332115):     13.418      0.000 FF    IC  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|add9_result[24]~48|cin
    Info (332115):     13.489      0.071 FR  CELL  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|add9_result[24]~48|cout
    Info (332115):     13.489      0.000 RR    IC  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|add9_result[25]~50|cin
    Info (332115):     13.899      0.410 RR  CELL  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|add9_result[25]~50|combout
    Info (332115):     14.356      0.457 RR    IC  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[43]~86|dataa
    Info (332115):     14.770      0.414 RF  CELL  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[43]~86|cout
    Info (332115):     14.770      0.000 FF    IC  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[44]~88|cin
    Info (332115):     14.841      0.071 FR  CELL  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[44]~88|cout
    Info (332115):     14.841      0.000 RR    IC  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[45]~90|cin
    Info (332115):     14.912      0.071 RF  CELL  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[45]~90|cout
    Info (332115):     14.912      0.000 FF    IC  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[46]~92|cin
    Info (332115):     14.983      0.071 FR  CELL  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[46]~92|cout
    Info (332115):     14.983      0.000 RR    IC  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[47]~94|cin
    Info (332115):     15.054      0.071 RF  CELL  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[47]~94|cout
    Info (332115):     15.054      0.000 FF    IC  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[48]~96|cin
    Info (332115):     15.200      0.146 FR  CELL  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[48]~96|cout
    Info (332115):     15.200      0.000 RR    IC  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[49]~98|cin
    Info (332115):     15.271      0.071 RF  CELL  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[49]~98|cout
    Info (332115):     15.271      0.000 FF    IC  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[50]~100|cin
    Info (332115):     15.342      0.071 FR  CELL  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[50]~100|cout
    Info (332115):     15.342      0.000 RR    IC  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[51]~102|cin
    Info (332115):     15.413      0.071 RF  CELL  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[51]~102|cout
    Info (332115):     15.413      0.000 FF    IC  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[52]~104|cin
    Info (332115):     15.484      0.071 FR  CELL  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[52]~104|cout
    Info (332115):     15.484      0.000 RR    IC  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[53]~106|cin
    Info (332115):     15.555      0.071 RF  CELL  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[53]~106|cout
    Info (332115):     15.555      0.000 FF    IC  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[54]~108|cin
    Info (332115):     15.626      0.071 FR  CELL  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[54]~108|cout
    Info (332115):     15.626      0.000 RR    IC  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[55]~110|cin
    Info (332115):     15.697      0.071 RF  CELL  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[55]~110|cout
    Info (332115):     15.697      0.000 FF    IC  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[56]~112|cin
    Info (332115):     15.856      0.159 FR  CELL  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[56]~112|cout
    Info (332115):     15.856      0.000 RR    IC  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[57]~114|cin
    Info (332115):     15.927      0.071 RF  CELL  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[57]~114|cout
    Info (332115):     15.927      0.000 FF    IC  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[58]~116|cin
    Info (332115):     15.998      0.071 FR  CELL  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[58]~116|cout
    Info (332115):     15.998      0.000 RR    IC  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[59]~118|cin
    Info (332115):     16.069      0.071 RF  CELL  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[59]~118|cout
    Info (332115):     16.069      0.000 FF    IC  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[60]~120|cin
    Info (332115):     16.140      0.071 FR  CELL  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[60]~120|cout
    Info (332115):     16.140      0.000 RR    IC  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[61]~122|cin
    Info (332115):     16.211      0.071 RF  CELL  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[61]~122|cout
    Info (332115):     16.211      0.000 FF    IC  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[62]~124|cin
    Info (332115):     16.282      0.071 FR  CELL  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[62]~124|cout
    Info (332115):     16.282      0.000 RR    IC  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[63]~126|cin
    Info (332115):     16.692      0.410 RR  CELL  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[63]~126|combout
    Info (332115):     16.692      0.000 RR    IC  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[63]|datain
    Info (332115):     16.776      0.084 RR  CELL  top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[63]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.000      1.000           latch edge time
    Info (332115):      3.691      2.691  R        clock network delay
    Info (332115):      3.727      0.036     uTsu  top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[63]
    Info (332115): 
    Info (332115): Data Arrival Time  :    16.776
    Info (332115): Data Required Time :     3.727
    Info (332115): Slack              :   -13.049 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.391
    Info (332115): -to_clock [get_clocks {CLOCK_50}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.391 
    Info (332115): ===================================================================
    Info (332115): From Node    : y_Q.s_EXE
    Info (332115): To Node      : y_Q.s_EXE
    Info (332115): Launch Clock : CLOCK_50
    Info (332115): Latch Clock  : CLOCK_50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.662      2.662  R        clock network delay
    Info (332115):      2.912      0.250     uTco  y_Q.s_EXE
    Info (332115):      2.912      0.000 RR  CELL  y_Q.s_EXE|regout
    Info (332115):      2.912      0.000 RR    IC  Selector0~0|datac
    Info (332115):      3.235      0.323 RR  CELL  Selector0~0|combout
    Info (332115):      3.235      0.000 RR    IC  y_Q.s_EXE|datain
    Info (332115):      3.319      0.084 RR  CELL  y_Q.s_EXE
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.662      2.662  R        clock network delay
    Info (332115):      2.928      0.266      uTh  y_Q.s_EXE
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.319
    Info (332115): Data Required Time :     2.928
    Info (332115): Slack              :     0.391 
    Info (332115): ===================================================================
    Info (332115): 
Info (332113): Report Minimum Pulse Width: Found 1 results (1 violated).  Worst case slack is -2.000
    Info (332113): Targets: [get_clocks {CLOCK_50}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is -2.000 (VIOLATED)
    Info (332113): ===================================================================
    Info (332113): Node             : top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113): Clock            : CLOCK_50
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           CLOCK_50
    Info (332113):      0.999      0.999 RR  CELL  CLOCK_50|combout
    Info (332113):      1.117      0.118 RR    IC  CLOCK_50~clkctrl|inclk[0]
    Info (332113):      1.117      0.000 RR  CELL  CLOCK_50~clkctrl|outclk
    Info (332113):      2.055      0.938 RR    IC  top_inst|memory_controller_inst|img|altsyncram_component|auto_generated|ram_block1a0|clk0
    Info (332113):      2.716      0.661 RR  CELL  top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.500      0.500           launch edge time
    Info (332113):      0.500      0.000           source latency
    Info (332113):      0.500      0.000           CLOCK_50
    Info (332113):      1.499      0.999 FF  CELL  CLOCK_50|combout
    Info (332113):      1.617      0.118 FF    IC  CLOCK_50~clkctrl|inclk[0]
    Info (332113):      1.617      0.000 FF  CELL  CLOCK_50~clkctrl|outclk
    Info (332113):      2.555      0.938 FF    IC  top_inst|memory_controller_inst|img|altsyncram_component|auto_generated|ram_block1a0|clk0
    Info (332113):      3.216      0.661 FF  CELL  top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113): 
    Info (332113): Required Width   :     2.500
    Info (332113): Actual Width     :     0.500
    Info (332113): Slack            :    -2.000 (VIOLATED)
    Info (332113): ===================================================================
    Info (332113): 
Info: Analyzing Fast Model
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 64 output pins without output pin load capacitance assignment
    Info (306007): Pin "HEX0[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.335
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.335    -11114.005 CLOCK_50 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000     -9916.414 CLOCK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -5.335
    Info (332115): -to_clock [get_clocks {CLOCK_50}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -5.335 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[26]~_Duplicate_2
    Info (332115): To Node      : top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[63]
    Info (332115): Launch Clock : CLOCK_50
    Info (332115): Latch Clock  : CLOCK_50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.638      1.638  R        clock network delay
    Info (332115):      1.779      0.141     uTco  top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[26]~_Duplicate_2
    Info (332115):      1.779      0.000 RR  CELL  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_y_011_i_reg[26]~_Duplicate_2|regout
    Info (332115):      2.836      1.057 RR    IC  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|mac_mult3|auto_generated|mult1|_~2|datac
    Info (332115):      2.943      0.107 RR  CELL  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|mac_mult3|auto_generated|mult1|_~2|combout
    Info (332115):      3.290      0.347 RR    IC  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|mac_mult7|auto_generated|mult1|le3a[14]|datad
    Info (332115):      3.349      0.059 RR  CELL  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|mac_mult7|auto_generated|mult1|le3a[14]|combout
    Info (332115):      3.864      0.515 RR    IC  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|mac_mult3|auto_generated|mult1|le3a[3]|datad
    Info (332115):      3.923      0.059 RR  CELL  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|mac_mult3|auto_generated|mult1|le3a[3]|combout
    Info (332115):      4.239      0.316 RR    IC  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|mac_mult3|auto_generated|mult1|le5a[3]|datad
    Info (332115):      4.298      0.059 RR  CELL  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|mac_mult3|auto_generated|mult1|le5a[3]|combout
    Info (332115):      4.405      0.107 RR    IC  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|mac_mult3|auto_generated|mult1|add24_result[9]~18|datab
    Info (332115):      4.548      0.143 RF  CELL  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|mac_mult3|auto_generated|mult1|add24_result[9]~18|cout
    Info (332115):      4.548      0.000 FF    IC  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|mac_mult3|auto_generated|mult1|add24_result[10]~20|cin
    Info (332115):      4.718      0.170 FF  CELL  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|mac_mult3|auto_generated|mult1|add24_result[10]~20|combout
    Info (332115):      4.904      0.186 FF    IC  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|mac_mult3|auto_generated|mult1|add16_result[14]~28|dataa
    Info (332115):      5.099      0.195 FF  CELL  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|mac_mult3|auto_generated|mult1|add16_result[14]~28|cout
    Info (332115):      5.099      0.000 FF    IC  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|mac_mult3|auto_generated|mult1|add16_result[15]~30|cin
    Info (332115):      5.269      0.170 FF  CELL  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|mac_mult3|auto_generated|mult1|add16_result[15]~30|combout
    Info (332115):      5.592      0.323 FF    IC  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|mac_mult3|auto_generated|mult1|op_1~34|datab
    Info (332115):      5.767      0.175 FF  CELL  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|mac_mult3|auto_generated|mult1|op_1~34|combout
    Info (332115):      6.080      0.313 FF    IC  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|add9_result[17]~34|datab
    Info (332115):      6.223      0.143 FR  CELL  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|add9_result[17]~34|cout
    Info (332115):      6.223      0.000 RR    IC  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|add9_result[18]~36|cin
    Info (332115):      6.258      0.035 RF  CELL  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|add9_result[18]~36|cout
    Info (332115):      6.258      0.000 FF    IC  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|add9_result[19]~38|cin
    Info (332115):      6.293      0.035 FR  CELL  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|add9_result[19]~38|cout
    Info (332115):      6.293      0.000 RR    IC  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|add9_result[20]~40|cin
    Info (332115):      6.328      0.035 RF  CELL  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|add9_result[20]~40|cout
    Info (332115):      6.328      0.000 FF    IC  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|add9_result[21]~42|cin
    Info (332115):      6.363      0.035 FR  CELL  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|add9_result[21]~42|cout
    Info (332115):      6.363      0.000 RR    IC  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|add9_result[22]~44|cin
    Info (332115):      6.457      0.094 RF  CELL  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|add9_result[22]~44|cout
    Info (332115):      6.457      0.000 FF    IC  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|add9_result[23]~46|cin
    Info (332115):      6.492      0.035 FR  CELL  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|add9_result[23]~46|cout
    Info (332115):      6.492      0.000 RR    IC  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|add9_result[24]~48|cin
    Info (332115):      6.527      0.035 RF  CELL  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|add9_result[24]~48|cout
    Info (332115):      6.527      0.000 FF    IC  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|add9_result[25]~50|cin
    Info (332115):      6.562      0.035 FR  CELL  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|add9_result[25]~50|cout
    Info (332115):      6.562      0.000 RR    IC  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|add9_result[26]~52|cin
    Info (332115):      6.597      0.035 RF  CELL  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|add9_result[26]~52|cout
    Info (332115):      6.597      0.000 FF    IC  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|add9_result[27]~54|cin
    Info (332115):      6.632      0.035 FR  CELL  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|add9_result[27]~54|cout
    Info (332115):      6.632      0.000 RR    IC  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|add9_result[28]~56|cin
    Info (332115):      6.667      0.035 RF  CELL  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|add9_result[28]~56|cout
    Info (332115):      6.667      0.000 FF    IC  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|add9_result[29]~58|cin
    Info (332115):      6.702      0.035 FR  CELL  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|add9_result[29]~58|cout
    Info (332115):      6.702      0.000 RR    IC  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|add9_result[30]~60|cin
    Info (332115):      6.789      0.087 RF  CELL  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|add9_result[30]~60|cout
    Info (332115):      6.789      0.000 FF    IC  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|add9_result[31]~62|cin
    Info (332115):      6.824      0.035 FR  CELL  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|add9_result[31]~62|cout
    Info (332115):      6.824      0.000 RR    IC  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|add9_result[32]~64|cin
    Info (332115):      6.859      0.035 RF  CELL  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|add9_result[32]~64|cout
    Info (332115):      6.859      0.000 FF    IC  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|add9_result[33]~66|cin
    Info (332115):      6.894      0.035 FR  CELL  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|add9_result[33]~66|cout
    Info (332115):      6.894      0.000 RR    IC  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|add9_result[34]~68|cin
    Info (332115):      6.929      0.035 RF  CELL  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|add9_result[34]~68|cout
    Info (332115):      6.929      0.000 FF    IC  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|add9_result[35]~70|cin
    Info (332115):      6.964      0.035 FR  CELL  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|add9_result[35]~70|cout
    Info (332115):      6.964      0.000 RR    IC  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|add9_result[36]~72|cin
    Info (332115):      7.134      0.170 RR  CELL  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|Mult1|auto_generated|add9_result[36]~72|combout
    Info (332115):      7.332      0.198 RR    IC  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[54]~108|dataa
    Info (332115):      7.482      0.150 RR  CELL  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[54]~108|cout
    Info (332115):      7.482      0.000 RR    IC  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[55]~110|cin
    Info (332115):      7.517      0.035 RF  CELL  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[55]~110|cout
    Info (332115):      7.517      0.000 FF    IC  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[56]~112|cin
    Info (332115):      7.611      0.094 FR  CELL  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[56]~112|cout
    Info (332115):      7.611      0.000 RR    IC  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[57]~114|cin
    Info (332115):      7.646      0.035 RF  CELL  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[57]~114|cout
    Info (332115):      7.646      0.000 FF    IC  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[58]~116|cin
    Info (332115):      7.681      0.035 FR  CELL  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[58]~116|cout
    Info (332115):      7.681      0.000 RR    IC  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[59]~118|cin
    Info (332115):      7.716      0.035 RF  CELL  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[59]~118|cout
    Info (332115):      7.716      0.000 FF    IC  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[60]~120|cin
    Info (332115):      7.751      0.035 FR  CELL  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[60]~120|cout
    Info (332115):      7.751      0.000 RR    IC  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[61]~122|cin
    Info (332115):      7.786      0.035 RF  CELL  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[61]~122|cout
    Info (332115):      7.786      0.000 FF    IC  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[62]~124|cin
    Info (332115):      7.821      0.035 FR  CELL  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[62]~124|cout
    Info (332115):      7.821      0.000 RR    IC  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[63]~126|cin
    Info (332115):      7.991      0.170 RR  CELL  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[63]~126|combout
    Info (332115):      7.991      0.000 RR    IC  top_inst|main_inst|legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[63]|datain
    Info (332115):      8.033      0.042 RR  CELL  top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[63]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.000      1.000           latch edge time
    Info (332115):      2.666      1.666  R        clock network delay
    Info (332115):      2.698      0.032     uTsu  top:top_inst|main:main_inst|legup_pthreadcall_mandelbrot:legup_pthreadcall_mandelbrot_inst2|legup_pthreadcall_mandelbrot_bb2_i_11_stage0_reg[63]
    Info (332115): 
    Info (332115): Data Arrival Time  :     8.033
    Info (332115): Data Required Time :     2.698
    Info (332115): Slack              :    -5.335 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.215
    Info (332115): -to_clock [get_clocks {CLOCK_50}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.215 
    Info (332115): ===================================================================
    Info (332115): From Node    : y_Q.s_EXE
    Info (332115): To Node      : y_Q.s_EXE
    Info (332115): Launch Clock : CLOCK_50
    Info (332115): Latch Clock  : CLOCK_50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.641      1.641  R        clock network delay
    Info (332115):      1.782      0.141     uTco  y_Q.s_EXE
    Info (332115):      1.782      0.000 RR  CELL  y_Q.s_EXE|regout
    Info (332115):      1.782      0.000 RR    IC  Selector0~0|datac
    Info (332115):      1.966      0.184 RR  CELL  Selector0~0|combout
    Info (332115):      1.966      0.000 RR    IC  y_Q.s_EXE|datain
    Info (332115):      2.008      0.042 RR  CELL  y_Q.s_EXE
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.641      1.641  R        clock network delay
    Info (332115):      1.793      0.152      uTh  y_Q.s_EXE
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.008
    Info (332115): Data Required Time :     1.793
    Info (332115): Slack              :     0.215 
    Info (332115): ===================================================================
    Info (332115): 
Info (332113): Report Minimum Pulse Width: Found 1 results (1 violated).  Worst case slack is -2.000
    Info (332113): Targets: [get_clocks {CLOCK_50}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is -2.000 (VIOLATED)
    Info (332113): ===================================================================
    Info (332113): Node             : top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113): Clock            : CLOCK_50
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           CLOCK_50
    Info (332113):      0.581      0.581 RR  CELL  CLOCK_50|combout
    Info (332113):      0.652      0.071 RR    IC  CLOCK_50~clkctrl|inclk[0]
    Info (332113):      0.652      0.000 RR  CELL  CLOCK_50~clkctrl|outclk
    Info (332113):      1.272      0.620 RR    IC  top_inst|memory_controller_inst|img|altsyncram_component|auto_generated|ram_block1a0|clk0
    Info (332113):      1.699      0.427 RR  CELL  top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.500      0.500           launch edge time
    Info (332113):      0.500      0.000           source latency
    Info (332113):      0.500      0.000           CLOCK_50
    Info (332113):      1.081      0.581 FF  CELL  CLOCK_50|combout
    Info (332113):      1.152      0.071 FF    IC  CLOCK_50~clkctrl|inclk[0]
    Info (332113):      1.152      0.000 FF  CELL  CLOCK_50~clkctrl|outclk
    Info (332113):      1.772      0.620 FF    IC  top_inst|memory_controller_inst|img|altsyncram_component|auto_generated|ram_block1a0|clk0
    Info (332113):      2.199      0.427 FF  CELL  top:top_inst|memory_controller:memory_controller_inst|ram_dual_port:img|altsyncram:altsyncram_component|altsyncram_ase2:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113): 
    Info (332113): Required Width   :     2.500
    Info (332113): Actual Width     :     0.500
    Info (332113): Slack            :    -2.000 (VIOLATED)
    Info (332113): ===================================================================
    Info (332113): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 381 megabytes
    Info: Processing ended: Thu Feb 13 11:17:19 2020
    Info: Elapsed time: 00:00:33
    Info: Total CPU time (on all processors): 00:00:26


