attr __file__ str ./benchmarks/express/matmul/matmul_DFG.0_5.txt
attr __name__ str ./benchmarks/express/matmul/matmul_DFG.0_5.txt
vertex __inserted_outport_3.out0
vertex __inserted_outport_1.in0
vertex __inserted_outport_1
vertex __inserted_outport_0
vertex __inserted_outport_1.out0
vertex __inserted_outport_0.out0
vertex __inserted_inport_7.out0
vertex __inserted_inport_7
vertex __inserted_inport_6.out0
vertex __inserted_inport_6.in0
vertex __inserted_inport_6
vertex __inserted_inport_5.out0
vertex __inserted_outport_3.in0
vertex __inserted_inport_4.out0
vertex __inserted_inport_4
vertex __inserted_inport_3.out0
vertex __inserted_inport_3.in0
vertex MUL_177.out0
vertex __inserted_inport_2
vertex MUL_177
vertex MUL_73.in0
vertex MUL_186.out0
vertex ADD_196
vertex __inserted_inport_4.in0
vertex ADD_40
vertex __inserted_inport_1.in0
vertex ADD_178.out0
vertex MUL_186.in0
vertex ADD_10
vertex __inserted_inport_5
vertex ADD_14
vertex __inserted_outport_2.out0
vertex __inserted_outport_0.in0
vertex __inserted_inport_2.in0
vertex ADD_10.out0
vertex MUL_73.out0
vertex ADD_14.out0
vertex MUL_37.out0
vertex MUL_11.in0
vertex ADD_72
vertex ADD_14.in0
vertex __inserted_inport_2.out0
vertex ADD_76
vertex ADD_40.in0
vertex MUL_73
vertex MUL_37
vertex ADD_72.out0
vertex ADD_187.in0
vertex __inserted_inport_3
vertex ADD_187.in1
vertex __inserted_inport_5.in0
vertex ADD_187.out0
vertex __inserted_outport_2
vertex MUL_169.in0
vertex __inserted_outport_3
vertex ADD_178.in0
vertex ADD_178.in1
vertex MUL_186
vertex MUL_177.in1
vertex MUL_169
vertex MUL_195.in0
vertex MUL_195.in1
vertex __inserted_inport_7.in0
vertex ADD_196.in1
vertex ADD_196.out0
vertex ADD_178
vertex MUL_195.out0
vertex __inserted_outport_2.in0
vertex MUL_11
vertex MUL_195
vertex ADD_196.in0
vertex MUL_186.in1
vertex MUL_169.out0
vertex __inserted_inport_0.out0
vertex MUL_11.out0
vertex MUL_169.in1
vertex ADD_76.in0
vertex __inserted_inport_0.in0
vertex MUL_177.in0
vertex ADD_40.out0
vertex __inserted_inport_1
vertex __inserted_inport_0
vertex ADD_187
vertex ADD_76.out0
vertex __inserted_inport_1.out0
net __inserted_outport_1.in0 __inserted_outport_1
net __inserted_outport_1 __inserted_outport_1.out0
net __inserted_outport_0 __inserted_outport_0.out0
net __inserted_inport_7.out0 MUL_169.in1
net __inserted_inport_7 __inserted_inport_7.out0
net __inserted_inport_6.out0 MUL_186.in1
net __inserted_inport_6.in0 __inserted_inport_6
net __inserted_inport_6 __inserted_inport_6.out0
net __inserted_inport_5.out0 MUL_195.in1
net __inserted_outport_3.in0 __inserted_outport_3
net __inserted_inport_4.out0 MUL_177.in0
net __inserted_inport_4 __inserted_inport_4.out0
net __inserted_inport_3.out0 MUL_195.in0
net __inserted_inport_3.in0 __inserted_inport_3
net MUL_177.out0 ADD_178.in1
net __inserted_inport_2 __inserted_inport_2.out0
net MUL_177 MUL_177.out0
net MUL_73.in0 MUL_73
net MUL_186.out0 ADD_187.in1
net ADD_196 ADD_196.out0
net __inserted_inport_4.in0 __inserted_inport_4
net ADD_40 ADD_40.out0
net __inserted_inport_1.in0 __inserted_inport_1
net ADD_178.out0 ADD_187.in0
net MUL_186.in0 MUL_186
net ADD_10 ADD_10.out0
net __inserted_inport_5 __inserted_inport_5.out0
net ADD_14 ADD_14.out0
net __inserted_outport_0.in0 __inserted_outport_0
net __inserted_inport_2.in0 __inserted_inport_2
net ADD_10.out0 MUL_11.in0
net MUL_73.out0 ADD_76.in0
net ADD_14.out0 __inserted_outport_1.in0
net MUL_37.out0 ADD_40.in0
net MUL_11.in0 MUL_11
net ADD_72 ADD_72.out0
net ADD_14.in0 ADD_14
net __inserted_inport_2.out0 MUL_177.in1
net ADD_76 ADD_76.out0
net ADD_40.in0 ADD_40
net MUL_73 MUL_73.out0
net MUL_37 MUL_37.out0
net ADD_72.out0 MUL_73.in0
net ADD_187.in0 ADD_187
net __inserted_inport_3 __inserted_inport_3.out0
net ADD_187.in1 ADD_187
net __inserted_inport_5.in0 __inserted_inport_5
net ADD_187.out0 ADD_196.in0
net __inserted_outport_2 __inserted_outport_2.out0
net MUL_169.in0 MUL_169
net __inserted_outport_3 __inserted_outport_3.out0
net ADD_178.in0 ADD_178
net ADD_178.in1 ADD_178
net MUL_186 MUL_186.out0
net MUL_177.in1 MUL_177
net MUL_169 MUL_169.out0
net MUL_195.in0 MUL_195
net MUL_195.in1 MUL_195
net __inserted_inport_7.in0 __inserted_inport_7
net ADD_196.in1 ADD_196
net ADD_196.out0 __inserted_outport_0.in0
net ADD_178 ADD_178.out0
net MUL_195.out0 ADD_196.in1
net __inserted_outport_2.in0 __inserted_outport_2
net MUL_11 MUL_11.out0
net MUL_195 MUL_195.out0
net ADD_196.in0 ADD_196
net MUL_186.in1 MUL_186
net MUL_169.out0 ADD_178.in0
net __inserted_inport_0.out0 MUL_186.in0
net MUL_11.out0 ADD_14.in0
net MUL_169.in1 MUL_169
net ADD_76.in0 ADD_76
net __inserted_inport_0.in0 __inserted_inport_0
net MUL_177.in0 MUL_177
net ADD_40.out0 __inserted_outport_2.in0
net __inserted_inport_1 __inserted_inport_1.out0
net __inserted_inport_0 __inserted_inport_0.out0
net ADD_187 ADD_187.out0
net ADD_76.out0 __inserted_outport_3.in0
net __inserted_inport_1.out0 MUL_169.in0
