{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1752065921444 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1752065921445 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul  9 21:58:41 2025 " "Processing started: Wed Jul  9 21:58:41 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1752065921445 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752065921445 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off STOPWATCH -c STOPWATCH " "Command: quartus_map --read_settings_files=on --write_settings_files=off STOPWATCH -c STOPWATCH" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752065921445 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1752065921864 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1752065921864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7dec.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7DEC " "Found entity 1: SEG7DEC" {  } { { "SEG7DEC.v" "" { Text "C:/lab/verilog_lab/stopwatch/SEG7DEC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752065932185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752065932185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/lab/verilog_lab/stopwatch/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752065932188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752065932188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt60.v 1 1 " "Found 1 design units, including 1 entities, in source file cnt60.v" { { "Info" "ISGN_ENTITY_NAME" "1 CNT60 " "Found entity 1: CNT60" {  } { { "CNT60.v" "" { Text "C:/lab/verilog_lab/stopwatch/CNT60.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752065932189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752065932189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt1sec.v 1 1 " "Found 1 design units, including 1 entities, in source file cnt1sec.v" { { "Info" "ISGN_ENTITY_NAME" "1 CNT1SEC " "Found entity 1: CNT1SEC" {  } { { "CNT1SEC.v" "" { Text "C:/lab/verilog_lab/stopwatch/CNT1SEC.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752065932191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752065932191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt10ms.v 1 1 " "Found 1 design units, including 1 entities, in source file cnt10ms.v" { { "Info" "ISGN_ENTITY_NAME" "1 CNT10MS " "Found entity 1: CNT10MS" {  } { { "CNT10MS.v" "" { Text "C:/lab/verilog_lab/stopwatch/CNT10MS.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752065932193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752065932193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt100.v 1 1 " "Found 1 design units, including 1 entities, in source file cnt100.v" { { "Info" "ISGN_ENTITY_NAME" "1 CNT100 " "Found entity 1: CNT100" {  } { { "CNT100.v" "" { Text "C:/lab/verilog_lab/stopwatch/CNT100.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752065932195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752065932195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "btn_in.v 1 1 " "Found 1 design units, including 1 entities, in source file btn_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 BTN_IN " "Found entity 1: BTN_IN" {  } { { "BTN_IN.v" "" { Text "C:/lab/verilog_lab/stopwatch/BTN_IN.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752065932197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752065932197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stopwatch.v 1 1 " "Found 1 design units, including 1 entities, in source file stopwatch.v" { { "Info" "ISGN_ENTITY_NAME" "1 STOPWATCH " "Found entity 1: STOPWATCH" {  } { { "STOPWATCH.v" "" { Text "C:/lab/verilog_lab/stopwatch/STOPWATCH.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752065932199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752065932199 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "STOPWATCH " "Elaborating entity \"STOPWATCH\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1752065932236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CNT10MS CNT10MS:u10ms " "Elaborating entity \"CNT10MS\" for hierarchy \"CNT10MS:u10ms\"" {  } { { "STOPWATCH.v" "u10ms" { Text "C:/lab/verilog_lab/stopwatch/STOPWATCH.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752065932243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BTN_IN BTN_IN:ubtn " "Elaborating entity \"BTN_IN\" for hierarchy \"BTN_IN:ubtn\"" {  } { { "STOPWATCH.v" "ubtn" { Text "C:/lab/verilog_lab/stopwatch/STOPWATCH.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752065932245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CNT100 CNT100:ucentisec " "Elaborating entity \"CNT100\" for hierarchy \"CNT100:ucentisec\"" {  } { { "STOPWATCH.v" "ucentisec" { Text "C:/lab/verilog_lab/stopwatch/STOPWATCH.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752065932247 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CNT100.v(16) " "Verilog HDL assignment warning at CNT100.v(16): truncated value with size 32 to match size of target (4)" {  } { { "CNT100.v" "" { Text "C:/lab/verilog_lab/stopwatch/CNT100.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752065932248 "|STOPWATCH|CNT100:ucentisec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CNT100.v(28) " "Verilog HDL assignment warning at CNT100.v(28): truncated value with size 32 to match size of target (4)" {  } { { "CNT100.v" "" { Text "C:/lab/verilog_lab/stopwatch/CNT100.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752065932248 "|STOPWATCH|CNT100:ucentisec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CNT60 CNT60:usec " "Elaborating entity \"CNT60\" for hierarchy \"CNT60:usec\"" {  } { { "STOPWATCH.v" "usec" { Text "C:/lab/verilog_lab/stopwatch/STOPWATCH.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752065932249 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CNT60.v(16) " "Verilog HDL assignment warning at CNT60.v(16): truncated value with size 32 to match size of target (4)" {  } { { "CNT60.v" "" { Text "C:/lab/verilog_lab/stopwatch/CNT60.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752065932250 "|STOPWATCH|CNT60:usec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CNT60.v(28) " "Verilog HDL assignment warning at CNT60.v(28): truncated value with size 32 to match size of target (4)" {  } { { "CNT60.v" "" { Text "C:/lab/verilog_lab/stopwatch/CNT60.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752065932250 "|STOPWATCH|CNT60:usec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7DEC SEG7DEC:d0 " "Elaborating entity \"SEG7DEC\" for hierarchy \"SEG7DEC:d0\"" {  } { { "STOPWATCH.v" "d0" { Text "C:/lab/verilog_lab/stopwatch/STOPWATCH.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752065932251 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "nHEX0\[7\] GND " "Pin \"nHEX0\[7\]\" is stuck at GND" {  } { { "STOPWATCH.v" "" { Text "C:/lab/verilog_lab/stopwatch/STOPWATCH.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752065932793 "|STOPWATCH|nHEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nHEX1\[7\] VCC " "Pin \"nHEX1\[7\]\" is stuck at VCC" {  } { { "STOPWATCH.v" "" { Text "C:/lab/verilog_lab/stopwatch/STOPWATCH.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752065932793 "|STOPWATCH|nHEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nHEX2\[7\] VCC " "Pin \"nHEX2\[7\]\" is stuck at VCC" {  } { { "STOPWATCH.v" "" { Text "C:/lab/verilog_lab/stopwatch/STOPWATCH.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752065932793 "|STOPWATCH|nHEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nHEX3\[7\] VCC " "Pin \"nHEX3\[7\]\" is stuck at VCC" {  } { { "STOPWATCH.v" "" { Text "C:/lab/verilog_lab/stopwatch/STOPWATCH.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752065932793 "|STOPWATCH|nHEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nHEX4\[7\] VCC " "Pin \"nHEX4\[7\]\" is stuck at VCC" {  } { { "STOPWATCH.v" "" { Text "C:/lab/verilog_lab/stopwatch/STOPWATCH.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752065932793 "|STOPWATCH|nHEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nHEX5\[7\] GND " "Pin \"nHEX5\[7\]\" is stuck at GND" {  } { { "STOPWATCH.v" "" { Text "C:/lab/verilog_lab/stopwatch/STOPWATCH.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752065932793 "|STOPWATCH|nHEX5[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1752065932793 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1752065932879 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1752065933533 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752065933533 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "215 " "Implemented 215 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1752065933640 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1752065933640 ""} { "Info" "ICUT_CUT_TM_LCELLS" "162 " "Implemented 162 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1752065933640 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1752065933640 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1752065933675 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul  9 21:58:53 2025 " "Processing ended: Wed Jul  9 21:58:53 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1752065933675 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1752065933675 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1752065933675 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1752065933675 ""}
