DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
]
instances [
(Instance
name "U_0"
duLibraryName "my_project1_lib"
duName "Counter"
elements [
]
mwi 0
uid 301,0
)
(Instance
name "U_1"
duLibraryName "my_project1_lib"
duName "coll_shif_reg"
elements [
]
mwi 0
uid 363,0
)
(Instance
name "U_2"
duLibraryName "my_project1_lib"
duName "Enc_ctrl"
elements [
]
mwi 0
uid 744,0
)
]
libraryRefs [
"ieee"
]
)
version "29.1"
appVersion "2007.1 (Build 19)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "F:\\my_project1\\MY_PROJECT1_LIB1"
)
(vvPair
variable "HDSDir"
value "F:\\my_project1\\my_project1_lib\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "F:\\my_project1\\my_project1_lib\\hds\\enc_lib\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "F:\\my_project1\\my_project1_lib\\hds\\enc_lib\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "F:\\my_project1\\my_project1_lib\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)"
)
(vvPair
variable "d"
value "F:\\my_project1\\my_project1_lib\\hds\\enc_lib"
)
(vvPair
variable "d_logical"
value "F:\\my_project1\\my_project1_lib\\hds\\enc_lib"
)
(vvPair
variable "date"
value "02/27/2017"
)
(vvPair
variable "day"
value "Mon"
)
(vvPair
variable "day_long"
value "Monday"
)
(vvPair
variable "dd"
value "27"
)
(vvPair
variable "entity_name"
value "enc_lib"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "MOSTAFA_PC"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "my_project1_lib"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/my_project1_lib/work"
)
(vvPair
variable "mm"
value "02"
)
(vvPair
variable "module_name"
value "enc_lib"
)
(vvPair
variable "month"
value "Feb"
)
(vvPair
variable "month_long"
value "February"
)
(vvPair
variable "p"
value "F:\\my_project1\\my_project1_lib\\hds\\enc_lib\\struct.bd"
)
(vvPair
variable "p_logical"
value "F:\\my_project1\\my_project1_lib\\hds\\enc_lib\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "my_project1"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$HDS_HOME/../Modeltech/win32"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "$HDS_HOME/../Precision/Mgc_home/bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "10:26:19"
)
(vvPair
variable "unit"
value "enc_lib"
)
(vvPair
variable "user"
value "Mostafa"
)
(vvPair
variable "version"
value "2007.1 (Build 19)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2017"
)
(vvPair
variable "yy"
value "17"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 164,0
optionalChildren [
*1 (PortIoIn
uid 9,0
shape (CompositeShape
uid 10,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 11,0
sl 0
ro 270
xt "-2000,20625,-500,21375"
)
(Line
uid 12,0
sl 0
ro 270
xt "-500,21000,0,21000"
pts [
"-500,21000"
"0,21000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 13,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14,0
va (VaSet
)
xt "-3800,20500,-3000,21500"
st "a"
ju 2
blo "-3000,21300"
tm "WireNameMgr"
)
)
)
*2 (Net
uid 21,0
decl (Decl
n "a"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
suid 1,0
)
declText (MLText
uid 22,0
va (VaSet
font "Courier New,8,0"
)
xt "8000,2000,32500,2800"
st "a             : std_logic_vector(15 DOWNTO 0)"
)
)
*3 (PortIoIn
uid 23,0
shape (CompositeShape
uid 24,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 25,0
sl 0
ro 270
xt "-2000,21625,-500,22375"
)
(Line
uid 26,0
sl 0
ro 270
xt "-500,22000,0,22000"
pts [
"-500,22000"
"0,22000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 27,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28,0
va (VaSet
)
xt "-3800,21500,-3000,22500"
st "b"
ju 2
blo "-3000,22300"
tm "WireNameMgr"
)
)
)
*4 (Net
uid 35,0
decl (Decl
n "b"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 2
suid 2,0
)
declText (MLText
uid 36,0
va (VaSet
font "Courier New,8,0"
)
xt "8000,2800,32500,3600"
st "b             : std_logic_vector(15 DOWNTO 0)"
)
)
*5 (PortIoIn
uid 65,0
shape (CompositeShape
uid 66,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 67,0
sl 0
ro 270
xt "-2000,26625,-500,27375"
)
(Line
uid 68,0
sl 0
ro 270
xt "-500,27000,0,27000"
pts [
"-500,27000"
"0,27000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 69,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 70,0
va (VaSet
)
xt "-4800,26500,-3000,27500"
st "ienc"
ju 2
blo "-3000,27300"
tm "WireNameMgr"
)
)
)
*6 (Net
uid 77,0
decl (Decl
n "ienc"
t "std_logic"
o 4
suid 5,0
)
declText (MLText
uid 78,0
va (VaSet
font "Courier New,8,0"
)
xt "8000,5200,22000,6000"
st "ienc          : std_logic"
)
)
*7 (PortIoIn
uid 79,0
shape (CompositeShape
uid 80,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 81,0
sl 0
ro 270
xt "-2000,23625,-500,24375"
)
(Line
uid 82,0
sl 0
ro 270
xt "-500,24000,0,24000"
pts [
"-500,24000"
"0,24000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 83,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 84,0
va (VaSet
)
xt "-4400,23500,-3000,24500"
st "ioff"
ju 2
blo "-3000,24300"
tm "WireNameMgr"
)
)
)
*8 (Net
uid 91,0
decl (Decl
n "ioff"
t "std_logic"
o 5
suid 6,0
)
declText (MLText
uid 92,0
va (VaSet
font "Courier New,8,0"
)
xt "8000,6800,22000,7600"
st "ioff          : std_logic"
)
)
*9 (PortIoIn
uid 93,0
shape (CompositeShape
uid 94,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 95,0
sl 0
ro 270
xt "-2000,25625,-500,26375"
)
(Line
uid 96,0
sl 0
ro 270
xt "-500,26000,0,26000"
pts [
"-500,26000"
"0,26000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 97,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 98,0
va (VaSet
)
xt "-4400,25500,-3000,26500"
st "ion"
ju 2
blo "-3000,26300"
tm "WireNameMgr"
)
)
)
*10 (Net
uid 105,0
decl (Decl
n "ion"
t "std_logic"
o 6
suid 7,0
)
declText (MLText
uid 106,0
va (VaSet
font "Courier New,8,0"
)
xt "8000,7600,22000,8400"
st "ion           : std_logic"
)
)
*11 (Grouping
uid 121,0
optionalChildren [
*12 (CommentText
uid 123,0
shape (Rectangle
uid 124,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "31000,48000,48000,49000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 125,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "31200,48000,41300,49000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*13 (CommentText
uid 126,0
shape (Rectangle
uid 127,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "48000,44000,52000,45000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 128,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "48200,44000,51200,45000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*14 (CommentText
uid 129,0
shape (Rectangle
uid 130,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "31000,46000,48000,47000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 131,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "31200,46000,41200,47000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*15 (CommentText
uid 132,0
shape (Rectangle
uid 133,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "27000,46000,31000,47000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 134,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "27200,46000,29300,47000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*16 (CommentText
uid 135,0
shape (Rectangle
uid 136,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "48000,45000,68000,49000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 137,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "48200,45200,57400,46200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*17 (CommentText
uid 138,0
shape (Rectangle
uid 139,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "52000,44000,68000,45000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 140,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "52200,44000,57000,45000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*18 (CommentText
uid 141,0
shape (Rectangle
uid 142,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "27000,44000,48000,46000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 143,0
va (VaSet
fg "32768,0,0"
)
xt "34150,44500,40850,45500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*19 (CommentText
uid 144,0
shape (Rectangle
uid 145,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "27000,47000,31000,48000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 146,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "27200,47000,29300,48000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*20 (CommentText
uid 147,0
shape (Rectangle
uid 148,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "27000,48000,31000,49000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 149,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "27200,48000,29900,49000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*21 (CommentText
uid 150,0
shape (Rectangle
uid 151,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "31000,47000,48000,48000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 152,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "31200,47000,42300,48000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 122,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "27000,44000,68000,49000"
)
oxt "14000,66000,55000,71000"
)
*22 (PortIoIn
uid 251,0
shape (CompositeShape
uid 252,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 253,0
sl 0
ro 270
xt "-6000,30625,-4500,31375"
)
(Line
uid 254,0
sl 0
ro 270
xt "-4500,31000,-4000,31000"
pts [
"-4500,31000"
"-4000,31000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 255,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 256,0
va (VaSet
)
xt "-8300,30500,-7000,31500"
st "clk"
ju 2
blo "-7000,31300"
tm "WireNameMgr"
)
)
)
*23 (Net
uid 257,0
decl (Decl
n "clk"
t "std_logic"
o 3
suid 9,0
)
declText (MLText
uid 258,0
va (VaSet
font "Courier New,8,0"
)
xt "8000,3600,22000,4400"
st "clk           : std_logic"
)
)
*24 (SaComponent
uid 301,0
optionalChildren [
*25 (CptPort
uid 289,0
ps "OnEdgeStrategy"
shape (Triangle
uid 290,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "2250,30625,3000,31375"
)
tg (CPTG
uid 291,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 292,0
va (VaSet
)
xt "4000,30500,5300,31500"
st "clk"
blo "4000,31300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 8
suid 1,0
)
)
)
*26 (CptPort
uid 293,0
ps "OnEdgeStrategy"
shape (Triangle
uid 294,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "11000,30625,11750,31375"
)
tg (CPTG
uid 295,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 296,0
va (VaSet
)
xt "5800,30500,10000,31500"
st "frame_intr"
ju 2
blo "10000,31300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "frame_intr"
t "std_logic"
o 9
suid 2,0
)
)
)
*27 (CptPort
uid 297,0
ps "OnEdgeStrategy"
shape (Triangle
uid 298,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "2250,31625,3000,32375"
)
tg (CPTG
uid 299,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 300,0
va (VaSet
)
xt "4000,31500,5400,32500"
st "ion"
blo "4000,32300"
)
)
thePort (LogicalPort
decl (Decl
n "ion"
t "std_logic"
o 5
suid 3,0
)
)
)
]
shape (Rectangle
uid 302,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "3000,29000,11000,36000"
)
oxt "15000,6000,23000,13000"
ttg (MlTextGroup
uid 303,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*28 (Text
uid 304,0
va (VaSet
font "Arial,8,1"
)
xt "3700,31500,10300,32500"
st "my_project1_lib"
blo "3700,32300"
tm "BdLibraryNameMgr"
)
*29 (Text
uid 305,0
va (VaSet
font "Arial,8,1"
)
xt "3700,32500,7200,33500"
st "Counter"
blo "3700,33300"
tm "CptNameMgr"
)
*30 (Text
uid 306,0
va (VaSet
font "Arial,8,1"
)
xt "3700,33500,5500,34500"
st "U_0"
blo "3700,34300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 307,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 308,0
text (MLText
uid 309,0
va (VaSet
font "Courier New,8,0"
)
xt "-17000,29300,-17000,29300"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 310,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "3250,34250,4750,35750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*31 (Net
uid 343,0
decl (Decl
n "frame"
t "std_logic_vector"
b "(127 DOWNTO 0)"
o 9
suid 17,0
)
declText (MLText
uid 344,0
va (VaSet
font "Courier New,8,0"
)
xt "8000,12600,36500,13400"
st "SIGNAL frame         : std_logic_vector(127 DOWNTO 0)"
)
)
*32 (SaComponent
uid 363,0
optionalChildren [
*33 (CptPort
uid 347,0
ps "OnEdgeStrategy"
shape (Triangle
uid 348,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "11250,20625,12000,21375"
)
tg (CPTG
uid 349,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 350,0
va (VaSet
)
xt "13000,20500,13800,21500"
st "a"
blo "13000,21300"
)
)
thePort (LogicalPort
decl (Decl
n "a"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
suid 1,0
)
)
)
*34 (CptPort
uid 351,0
ps "OnEdgeStrategy"
shape (Triangle
uid 352,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "11250,21625,12000,22375"
)
tg (CPTG
uid 353,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 354,0
va (VaSet
)
xt "13000,21500,13800,22500"
st "b"
blo "13000,22300"
)
)
thePort (LogicalPort
decl (Decl
n "b"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 2
suid 2,0
)
)
)
*35 (CptPort
uid 355,0
ps "OnEdgeStrategy"
shape (Triangle
uid 356,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "11250,19625,12000,20375"
)
tg (CPTG
uid 357,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 358,0
va (VaSet
)
xt "13000,19500,14300,20500"
st "clk"
blo "13000,20300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 8
suid 3,0
)
)
)
*36 (CptPort
uid 359,0
ps "OnEdgeStrategy"
shape (Triangle
uid 360,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22000,19625,22750,20375"
)
tg (CPTG
uid 361,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 362,0
va (VaSet
)
xt "18700,19500,21000,20500"
st "frame"
ju 2
blo "21000,20300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "frame"
t "std_logic_vector"
b "(127 DOWNTO 0)"
o 9
suid 4,0
)
)
)
]
shape (Rectangle
uid 364,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "12000,19000,22000,24000"
)
oxt "15000,6000,23000,11000"
ttg (MlTextGroup
uid 365,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*37 (Text
uid 366,0
va (VaSet
font "Arial,8,1"
)
xt "14700,20500,21300,21500"
st "my_project1_lib"
blo "14700,21300"
tm "BdLibraryNameMgr"
)
*38 (Text
uid 367,0
va (VaSet
font "Arial,8,1"
)
xt "14700,21500,20200,22500"
st "coll_shif_reg"
blo "14700,22300"
tm "CptNameMgr"
)
*39 (Text
uid 368,0
va (VaSet
font "Arial,8,1"
)
xt "14700,22500,16500,23500"
st "U_1"
blo "14700,23300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 369,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 370,0
text (MLText
uid 371,0
va (VaSet
font "Courier New,8,0"
)
xt "-6000,18300,-6000,18300"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 372,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "12250,22250,13750,23750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*40 (PortIoOut
uid 437,0
shape (CompositeShape
uid 438,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 439,0
sl 0
ro 270
xt "54500,27625,56000,28375"
)
(Line
uid 440,0
sl 0
ro 270
xt "54000,28000,54500,28000"
pts [
"54000,28000"
"54500,28000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 441,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 442,0
va (VaSet
)
xt "57000,27500,61400,28500"
st "chiper_intr"
blo "57000,28300"
tm "WireNameMgr"
)
)
)
*41 (Net
uid 445,0
decl (Decl
n "chiper_intr"
t "std_logic"
o 7
suid 23,0
)
declText (MLText
uid 446,0
va (VaSet
font "Courier New,8,0"
)
xt "8000,8400,22000,9200"
st "chiper_intr   : std_logic"
)
)
*42 (Net
uid 560,0
decl (Decl
n "frame_intr"
t "std_logic"
o 10
suid 24,0
)
declText (MLText
uid 561,0
va (VaSet
font "Courier New,8,0"
)
xt "8000,13400,25500,14200"
st "SIGNAL frame_intr    : std_logic"
)
)
*43 (SaComponent
uid 744,0
optionalChildren [
*44 (CptPort
uid 700,0
ps "OnEdgeStrategy"
shape (Triangle
uid 701,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,27625,46750,28375"
)
tg (CPTG
uid 702,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 703,0
va (VaSet
)
xt "40600,27500,45000,28500"
st "chiper_intr"
ju 2
blo "45000,28300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "chiper_intr"
t "std_logic"
o 11
suid 27,0
)
)
)
*45 (CptPort
uid 704,0
ps "OnEdgeStrategy"
shape (Triangle
uid 705,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,25625,46750,26375"
)
tg (CPTG
uid 706,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 707,0
va (VaSet
)
xt "39900,25500,45000,26500"
st "ciphered_out"
ju 2
blo "45000,26300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ciphered_out"
t "std_logic_vector"
b "( 135 DOWNTO 0 )"
o 4
suid 28,0
)
)
)
*46 (CptPort
uid 708,0
ps "OnEdgeStrategy"
shape (Triangle
uid 709,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,23625,29000,24375"
)
tg (CPTG
uid 710,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 711,0
va (VaSet
)
xt "30000,23500,31300,24500"
st "clk"
blo "30000,24300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 8
suid 29,0
)
)
)
*47 (CptPort
uid 712,0
ps "OnEdgeStrategy"
shape (Triangle
uid 713,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,24625,29000,25375"
)
tg (CPTG
uid 714,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 715,0
va (VaSet
)
xt "30000,24500,32300,25500"
st "frame"
blo "30000,25300"
)
)
thePort (LogicalPort
decl (Decl
n "frame"
t "std_logic_vector"
b "(127 DOWNTO 0)"
o 9
suid 30,0
)
)
)
*48 (CptPort
uid 716,0
ps "OnEdgeStrategy"
shape (Triangle
uid 717,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,27625,29000,28375"
)
tg (CPTG
uid 718,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 719,0
va (VaSet
)
xt "30000,27500,34200,28500"
st "frame_intr"
blo "30000,28300"
)
)
thePort (LogicalPort
decl (Decl
n "frame_intr"
t "std_logic"
o 9
suid 31,0
)
)
)
*49 (CptPort
uid 720,0
ps "OnEdgeStrategy"
shape (Triangle
uid 721,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,26625,29000,27375"
)
tg (CPTG
uid 722,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 723,0
va (VaSet
)
xt "30000,26500,31800,27500"
st "ienc"
blo "30000,27300"
)
)
thePort (LogicalPort
decl (Decl
n "ienc"
t "std_logic"
o 7
suid 32,0
)
)
)
*50 (CptPort
uid 724,0
ps "OnEdgeStrategy"
shape (Triangle
uid 725,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,25625,29000,26375"
)
tg (CPTG
uid 726,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 727,0
va (VaSet
)
xt "30000,25500,31400,26500"
st "ion"
blo "30000,26300"
)
)
thePort (LogicalPort
decl (Decl
n "ion"
t "std_logic"
o 5
suid 33,0
)
)
)
*51 (CptPort
uid 728,0
ps "OnEdgeStrategy"
shape (Triangle
uid 729,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,28625,29000,29375"
)
tg (CPTG
uid 730,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 731,0
va (VaSet
)
xt "30000,28500,33500,29500"
st "from_aes"
blo "30000,29300"
)
)
thePort (LogicalPort
decl (Decl
n "from_aes"
t "std_logic_vector"
b "( 135 DOWNTO 0 )"
o 10
suid 34,0
)
)
)
*52 (CptPort
uid 732,0
ps "OnEdgeStrategy"
shape (Triangle
uid 733,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,29625,46750,30375"
)
tg (CPTG
uid 734,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 735,0
va (VaSet
)
xt "42400,29500,45000,30500"
st "to_aes"
ju 2
blo "45000,30300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "to_aes"
t "std_logic_vector"
b "(127 DOWNTO 0)"
o 9
suid 35,0
)
)
)
*53 (CptPort
uid 736,0
ps "OnEdgeStrategy"
shape (Triangle
uid 737,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,29625,29000,30375"
)
tg (CPTG
uid 738,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 739,0
va (VaSet
)
xt "30000,29500,35400,30500"
st "intr_from_aes"
blo "30000,30300"
)
)
thePort (LogicalPort
decl (Decl
n "intr_from_aes"
t "std_logic"
o 10
suid 36,0
)
)
)
*54 (CptPort
uid 740,0
ps "OnEdgeStrategy"
shape (Triangle
uid 741,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,28625,46750,29375"
)
tg (CPTG
uid 742,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 743,0
va (VaSet
)
xt "40500,28500,45000,29500"
st "intr_to_aes"
ju 2
blo "45000,29300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "intr_to_aes"
t "std_logic"
o 11
suid 37,0
)
)
)
]
shape (Rectangle
uid 745,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "29000,23000,46000,31000"
)
oxt "15000,6000,29000,14000"
ttg (MlTextGroup
uid 746,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*55 (Text
uid 747,0
va (VaSet
font "Arial,8,1"
)
xt "34700,23500,41300,24500"
st "my_project1_lib"
blo "34700,24300"
tm "BdLibraryNameMgr"
)
*56 (Text
uid 748,0
va (VaSet
font "Arial,8,1"
)
xt "34700,24500,38100,25500"
st "Enc_ctrl"
blo "34700,25300"
tm "CptNameMgr"
)
*57 (Text
uid 749,0
va (VaSet
font "Arial,8,1"
)
xt "34700,25500,36500,26500"
st "U_2"
blo "34700,26300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 750,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 751,0
text (MLText
uid 752,0
va (VaSet
font "Courier New,8,0"
)
xt "9000,23300,9000,23300"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 753,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "29250,29250,30750,30750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*58 (Net
uid 754,0
decl (Decl
n "ciphered_out"
t "std_logic_vector"
b "( 135 DOWNTO 0 )"
o 10
suid 26,0
)
declText (MLText
uid 755,0
va (VaSet
font "Courier New,8,0"
)
xt "8000,9200,34000,10000"
st "ciphered_out  : std_logic_vector( 135 DOWNTO 0 )"
)
)
*59 (Net
uid 762,0
decl (Decl
n "to_aes"
t "std_logic_vector"
b "(127 DOWNTO 0)"
o 11
suid 27,0
)
declText (MLText
uid 763,0
va (VaSet
font "Courier New,8,0"
)
xt "8000,10800,33000,11600"
st "to_aes        : std_logic_vector(127 DOWNTO 0)"
)
)
*60 (Net
uid 770,0
decl (Decl
n "intr_to_aes"
t "std_logic"
o 12
suid 28,0
)
declText (MLText
uid 771,0
va (VaSet
font "Courier New,8,0"
)
xt "8000,10000,22000,10800"
st "intr_to_aes   : std_logic"
)
)
*61 (Net
uid 786,0
decl (Decl
n "intr_from_aes"
t "std_logic"
o 14
suid 30,0
)
declText (MLText
uid 787,0
va (VaSet
font "Courier New,8,0"
)
xt "8000,6000,22000,6800"
st "intr_from_aes : std_logic"
)
)
*62 (PortIoOut
uid 794,0
shape (CompositeShape
uid 795,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 796,0
sl 0
ro 270
xt "54500,25625,56000,26375"
)
(Line
uid 797,0
sl 0
ro 270
xt "54000,26000,54500,26000"
pts [
"54000,26000"
"54500,26000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 798,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 799,0
va (VaSet
)
xt "57000,25500,62100,26500"
st "ciphered_out"
blo "57000,26300"
tm "WireNameMgr"
)
)
)
*63 (Net
uid 800,0
decl (Decl
n "from_aes"
t "std_logic_vector"
b "( 135 DOWNTO 0 )"
o 14
suid 31,0
)
declText (MLText
uid 801,0
va (VaSet
font "Courier New,8,0"
)
xt "8000,4400,34000,5200"
st "from_aes      : std_logic_vector( 135 DOWNTO 0 )"
)
)
*64 (PortIoIn
uid 818,0
shape (CompositeShape
uid 819,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 820,0
sl 0
ro 270
xt "20000,29625,21500,30375"
)
(Line
uid 821,0
sl 0
ro 270
xt "21500,30000,22000,30000"
pts [
"21500,30000"
"22000,30000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 822,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 823,0
va (VaSet
)
xt "15600,29500,21000,30500"
st "intr_from_aes"
ju 2
blo "21000,30300"
tm "WireNameMgr"
)
)
)
*65 (PortIoIn
uid 824,0
shape (CompositeShape
uid 825,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 826,0
sl 0
ro 270
xt "20000,28625,21500,29375"
)
(Line
uid 827,0
sl 0
ro 270
xt "21500,29000,22000,29000"
pts [
"21500,29000"
"22000,29000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 828,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 829,0
va (VaSet
)
xt "16500,28500,20000,29500"
st "from_aes"
ju 2
blo "20000,29300"
tm "WireNameMgr"
)
)
)
*66 (PortIoOut
uid 830,0
shape (CompositeShape
uid 831,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 832,0
sl 0
ro 270
xt "54500,29625,56000,30375"
)
(Line
uid 833,0
sl 0
ro 270
xt "54000,30000,54500,30000"
pts [
"54000,30000"
"54500,30000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 834,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 835,0
va (VaSet
)
xt "57000,29500,59600,30500"
st "to_aes"
blo "57000,30300"
tm "WireNameMgr"
)
)
)
*67 (PortIoOut
uid 836,0
shape (CompositeShape
uid 837,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 838,0
sl 0
ro 270
xt "54500,28625,56000,29375"
)
(Line
uid 839,0
sl 0
ro 270
xt "54000,29000,54500,29000"
pts [
"54000,29000"
"54500,29000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 840,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 841,0
va (VaSet
)
xt "57000,28500,61500,29500"
st "intr_to_aes"
blo "57000,29300"
tm "WireNameMgr"
)
)
)
*68 (Wire
uid 15,0
shape (OrthoPolyLine
uid 16,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "0,21000,11250,21000"
pts [
"0,21000"
"6000,21000"
"11250,21000"
]
)
start &1
end &33
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 19,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20,0
va (VaSet
isHidden 1
)
xt "2000,20000,5800,21000"
st "a : (15:0)"
blo "2000,20800"
tm "WireNameMgr"
)
)
on &2
)
*69 (Wire
uid 29,0
shape (OrthoPolyLine
uid 30,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "0,22000,11250,22000"
pts [
"0,22000"
"6000,22000"
"11250,22000"
]
)
start &3
end &34
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 33,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34,0
va (VaSet
isHidden 1
)
xt "2000,21000,5800,22000"
st "b : (15:0)"
blo "2000,21800"
tm "WireNameMgr"
)
)
on &4
)
*70 (Wire
uid 71,0
shape (OrthoPolyLine
uid 72,0
va (VaSet
vasetType 3
)
xt "0,27000,28250,27000"
pts [
"0,27000"
"28250,27000"
]
)
start &5
end &49
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 75,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76,0
va (VaSet
isHidden 1
)
xt "2000,26000,3800,27000"
st "ienc"
blo "2000,26800"
tm "WireNameMgr"
)
)
on &6
)
*71 (Wire
uid 85,0
shape (OrthoPolyLine
uid 86,0
va (VaSet
vasetType 3
)
xt "0,24000,10000,24000"
pts [
"0,24000"
"10000,24000"
]
)
start &7
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 89,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 90,0
va (VaSet
isHidden 1
)
xt "2000,23000,3400,24000"
st "ioff"
blo "2000,23800"
tm "WireNameMgr"
)
)
on &8
)
*72 (Wire
uid 99,0
shape (OrthoPolyLine
uid 100,0
va (VaSet
vasetType 3
)
xt "0,26000,28250,26000"
pts [
"0,26000"
"28250,26000"
]
)
start &9
end &50
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 103,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 104,0
va (VaSet
isHidden 1
)
xt "2000,25000,3400,26000"
st "ion"
blo "2000,25800"
tm "WireNameMgr"
)
)
on &10
)
*73 (Wire
uid 243,0
shape (OrthoPolyLine
uid 244,0
va (VaSet
vasetType 3
)
xt "-4000,31000,2250,31000"
pts [
"-4000,31000"
"2250,31000"
]
)
start &22
end &25
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 249,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 250,0
va (VaSet
)
xt "-2000,30000,-700,31000"
st "clk"
blo "-2000,30800"
tm "WireNameMgr"
)
)
on &23
)
*74 (Wire
uid 261,0
shape (OrthoPolyLine
uid 262,0
va (VaSet
vasetType 3
)
xt "-4000,32000,2250,32000"
pts [
"-4000,32000"
"2250,32000"
]
)
end &27
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 267,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 268,0
va (VaSet
)
xt "-2000,31000,-600,32000"
st "ion"
blo "-2000,31800"
tm "WireNameMgr"
)
)
on &10
)
*75 (Wire
uid 323,0
shape (OrthoPolyLine
uid 324,0
va (VaSet
vasetType 3
)
xt "6000,20000,11250,20000"
pts [
"6000,20000"
"11250,20000"
]
)
end &35
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 329,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 330,0
va (VaSet
)
xt "8000,19000,9300,20000"
st "clk"
blo "8000,19800"
tm "WireNameMgr"
)
)
on &23
)
*76 (Wire
uid 333,0
shape (OrthoPolyLine
uid 334,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "22750,20000,28250,25000"
pts [
"22750,20000"
"24000,20000"
"24000,25000"
"28250,25000"
]
)
start &36
end &47
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 339,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 340,0
va (VaSet
)
xt "24750,19000,30450,20000"
st "frame : (127:0)"
blo "24750,19800"
tm "WireNameMgr"
)
)
on &31
)
*77 (Wire
uid 419,0
shape (OrthoPolyLine
uid 420,0
va (VaSet
vasetType 3
)
xt "26000,24000,28250,24000"
pts [
"26000,24000"
"28250,24000"
]
)
end &46
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 425,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 426,0
va (VaSet
)
xt "26000,23000,27300,24000"
st "clk"
blo "26000,23800"
tm "WireNameMgr"
)
)
on &23
)
*78 (Wire
uid 429,0
shape (OrthoPolyLine
uid 430,0
va (VaSet
vasetType 3
)
xt "46750,28000,54000,28000"
pts [
"46750,28000"
"54000,28000"
]
)
start &44
end &40
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 435,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 436,0
va (VaSet
)
xt "45000,28000,49400,29000"
st "chiper_intr"
blo "45000,28800"
tm "WireNameMgr"
)
)
on &41
)
*79 (Wire
uid 562,0
shape (OrthoPolyLine
uid 563,0
va (VaSet
vasetType 3
)
xt "11750,28000,28250,31000"
pts [
"11750,31000"
"15000,31000"
"15000,28000"
"28250,28000"
]
)
start &26
end &48
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 566,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 567,0
ro 270
va (VaSet
)
xt "12750,26800,13750,31000"
st "frame_intr"
blo "13550,31000"
tm "WireNameMgr"
)
)
on &42
)
*80 (Wire
uid 756,0
shape (OrthoPolyLine
uid 757,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "46750,26000,54000,26000"
pts [
"46750,26000"
"54000,26000"
]
)
start &45
end &62
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 760,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 761,0
va (VaSet
)
xt "48000,25000,53100,26000"
st "ciphered_out"
blo "48000,25800"
tm "WireNameMgr"
)
)
on &58
)
*81 (Wire
uid 764,0
shape (OrthoPolyLine
uid 765,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "46750,30000,54000,30000"
pts [
"46750,30000"
"54000,30000"
]
)
start &52
end &66
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 768,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 769,0
va (VaSet
)
xt "48000,29000,50600,30000"
st "to_aes"
blo "48000,29800"
tm "WireNameMgr"
)
)
on &59
)
*82 (Wire
uid 772,0
shape (OrthoPolyLine
uid 773,0
va (VaSet
vasetType 3
)
xt "46750,29000,54000,29000"
pts [
"46750,29000"
"54000,29000"
]
)
start &54
end &67
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 776,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 777,0
va (VaSet
)
xt "48000,28000,52500,29000"
st "intr_to_aes"
blo "48000,28800"
tm "WireNameMgr"
)
)
on &60
)
*83 (Wire
uid 788,0
shape (OrthoPolyLine
uid 789,0
va (VaSet
vasetType 3
)
xt "22000,30000,28250,30000"
pts [
"22000,30000"
"28250,30000"
]
)
start &64
end &53
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 792,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 793,0
va (VaSet
)
xt "22000,29000,27400,30000"
st "intr_from_aes"
blo "22000,29800"
tm "WireNameMgr"
)
)
on &61
)
*84 (Wire
uid 802,0
shape (OrthoPolyLine
uid 803,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "22000,29000,28250,29000"
pts [
"22000,29000"
"28250,29000"
]
)
start &65
end &51
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 806,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 807,0
va (VaSet
)
xt "24000,28000,27500,29000"
st "from_aes"
blo "24000,28800"
tm "WireNameMgr"
)
)
on &63
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *85 (PackageList
uid 153,0
stg "VerticalLayoutStrategy"
textVec [
*86 (Text
uid 154,0
va (VaSet
font "arial,8,1"
)
xt "-5000,0,400,1000"
st "Package List"
blo "-5000,800"
)
*87 (MLText
uid 155,0
va (VaSet
)
xt "-5000,1000,5900,4000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 156,0
stg "VerticalLayoutStrategy"
textVec [
*88 (Text
uid 157,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*89 (Text
uid 158,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*90 (MLText
uid 159,0
va (VaSet
isHidden 1
)
xt "20000,2000,27500,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*91 (Text
uid 160,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*92 (MLText
uid 161,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*93 (Text
uid 162,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*94 (MLText
uid 163,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "-4,-4,1370,742"
viewArea "-32300,1800,73868,56540"
cachedDiagramExtent "-8300,0,68000,49000"
hasePageBreakOrigin 1
pageBreakOrigin "-5000,0"
lastUid 841,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*95 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*96 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*97 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*98 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*99 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*100 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*101 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*102 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*103 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*104 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*105 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*106 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*107 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*108 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*109 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*110 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*111 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*112 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*113 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*114 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*115 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Arial,8,1"
)
xt "6000,0,11400,1000"
st "Declarations"
blo "6000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "Arial,8,1"
)
xt "6000,1000,8700,2000"
st "Ports:"
blo "6000,1800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "6000,0,9800,1000"
st "Pre User:"
blo "6000,800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "6000,0,6000,0"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Arial,8,1"
)
xt "6000,11600,13100,12600"
st "Diagram Signals:"
blo "6000,12400"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "6000,0,10700,1000"
st "Post User:"
blo "6000,800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "6000,0,6000,0"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 31,0
usingSuid 1
emptyRow *116 (LEmptyRow
)
uid 166,0
optionalChildren [
*117 (RefLabelRowHdr
)
*118 (TitleRowHdr
)
*119 (FilterRowHdr
)
*120 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*121 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*122 (GroupColHdr
tm "GroupColHdrMgr"
)
*123 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*124 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*125 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*126 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*127 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*128 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*129 (LeafLogPort
port (LogicalPort
decl (Decl
n "a"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
suid 1,0
)
)
uid 107,0
)
*130 (LeafLogPort
port (LogicalPort
decl (Decl
n "b"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 2
suid 2,0
)
)
uid 109,0
)
*131 (LeafLogPort
port (LogicalPort
decl (Decl
n "ienc"
t "std_logic"
o 4
suid 5,0
)
)
uid 111,0
)
*132 (LeafLogPort
port (LogicalPort
decl (Decl
n "ioff"
t "std_logic"
o 5
suid 6,0
)
)
uid 113,0
)
*133 (LeafLogPort
port (LogicalPort
decl (Decl
n "ion"
t "std_logic"
o 6
suid 7,0
)
)
uid 115,0
)
*134 (LeafLogPort
port (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 3
suid 9,0
)
)
uid 283,0
)
*135 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "frame"
t "std_logic_vector"
b "(127 DOWNTO 0)"
o 9
suid 17,0
)
)
uid 345,0
)
*136 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "chiper_intr"
t "std_logic"
o 7
suid 23,0
)
)
uid 447,0
)
*137 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "frame_intr"
t "std_logic"
o 10
suid 24,0
)
)
uid 576,0
)
*138 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ciphered_out"
t "std_logic_vector"
b "( 135 DOWNTO 0 )"
o 10
suid 26,0
)
)
uid 808,0
)
*139 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "to_aes"
t "std_logic_vector"
b "(127 DOWNTO 0)"
o 11
suid 27,0
)
)
uid 810,0
)
*140 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "intr_to_aes"
t "std_logic"
o 12
suid 28,0
)
)
uid 812,0
)
*141 (LeafLogPort
port (LogicalPort
decl (Decl
n "intr_from_aes"
t "std_logic"
o 14
suid 30,0
)
)
uid 814,0
)
*142 (LeafLogPort
port (LogicalPort
decl (Decl
n "from_aes"
t "std_logic_vector"
b "( 135 DOWNTO 0 )"
o 14
suid 31,0
)
)
uid 816,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 179,0
optionalChildren [
*143 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *144 (MRCItem
litem &116
pos 14
dimension 20
)
uid 181,0
optionalChildren [
*145 (MRCItem
litem &117
pos 0
dimension 20
uid 182,0
)
*146 (MRCItem
litem &118
pos 1
dimension 23
uid 183,0
)
*147 (MRCItem
litem &119
pos 2
hidden 1
dimension 20
uid 184,0
)
*148 (MRCItem
litem &129
pos 0
dimension 20
uid 108,0
)
*149 (MRCItem
litem &130
pos 1
dimension 20
uid 110,0
)
*150 (MRCItem
litem &131
pos 2
dimension 20
uid 112,0
)
*151 (MRCItem
litem &132
pos 3
dimension 20
uid 114,0
)
*152 (MRCItem
litem &133
pos 4
dimension 20
uid 116,0
)
*153 (MRCItem
litem &134
pos 5
dimension 20
uid 284,0
)
*154 (MRCItem
litem &135
pos 7
dimension 20
uid 346,0
)
*155 (MRCItem
litem &136
pos 6
dimension 20
uid 448,0
)
*156 (MRCItem
litem &137
pos 8
dimension 20
uid 577,0
)
*157 (MRCItem
litem &138
pos 9
dimension 20
uid 809,0
)
*158 (MRCItem
litem &139
pos 10
dimension 20
uid 811,0
)
*159 (MRCItem
litem &140
pos 11
dimension 20
uid 813,0
)
*160 (MRCItem
litem &141
pos 12
dimension 20
uid 815,0
)
*161 (MRCItem
litem &142
pos 13
dimension 20
uid 817,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 185,0
optionalChildren [
*162 (MRCItem
litem &120
pos 0
dimension 20
uid 186,0
)
*163 (MRCItem
litem &122
pos 1
dimension 50
uid 187,0
)
*164 (MRCItem
litem &123
pos 2
dimension 100
uid 188,0
)
*165 (MRCItem
litem &124
pos 3
dimension 50
uid 189,0
)
*166 (MRCItem
litem &125
pos 4
dimension 100
uid 190,0
)
*167 (MRCItem
litem &126
pos 5
dimension 100
uid 191,0
)
*168 (MRCItem
litem &127
pos 6
dimension 50
uid 192,0
)
*169 (MRCItem
litem &128
pos 7
dimension 80
uid 193,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 180,0
vaOverrides [
]
)
]
)
uid 165,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *170 (LEmptyRow
)
uid 195,0
optionalChildren [
*171 (RefLabelRowHdr
)
*172 (TitleRowHdr
)
*173 (FilterRowHdr
)
*174 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*175 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*176 (GroupColHdr
tm "GroupColHdrMgr"
)
*177 (NameColHdr
tm "GenericNameColHdrMgr"
)
*178 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*179 (InitColHdr
tm "GenericValueColHdrMgr"
)
*180 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*181 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 207,0
optionalChildren [
*182 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *183 (MRCItem
litem &170
pos 0
dimension 20
)
uid 209,0
optionalChildren [
*184 (MRCItem
litem &171
pos 0
dimension 20
uid 210,0
)
*185 (MRCItem
litem &172
pos 1
dimension 23
uid 211,0
)
*186 (MRCItem
litem &173
pos 2
hidden 1
dimension 20
uid 212,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 213,0
optionalChildren [
*187 (MRCItem
litem &174
pos 0
dimension 20
uid 214,0
)
*188 (MRCItem
litem &176
pos 1
dimension 50
uid 215,0
)
*189 (MRCItem
litem &177
pos 2
dimension 100
uid 216,0
)
*190 (MRCItem
litem &178
pos 3
dimension 100
uid 217,0
)
*191 (MRCItem
litem &179
pos 4
dimension 50
uid 218,0
)
*192 (MRCItem
litem &180
pos 5
dimension 50
uid 219,0
)
*193 (MRCItem
litem &181
pos 6
dimension 80
uid 220,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 208,0
vaOverrides [
]
)
]
)
uid 194,0
type 1
)
activeModelName "BlockDiag"
)
