{C:/Users/mdest/OneDrive/Documents/VLSI/FIR Filter/Verilog/testbench_Total_Harmonic_Distortion.v} {1 {vlog -work work -stats=none {C:/Users/mdest/OneDrive/Documents/VLSI/FIR Filter/Verilog/testbench_Total_Harmonic_Distortion.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module thd_testbench

Top level modules:
	thd_testbench

} {} {}} {C:/Users/mdest/OneDrive/Documents/VLSI/FIR Filter/Verilog/fir_filter.v} {1 {vlog -work work -stats=none {C:/Users/mdest/OneDrive/Documents/VLSI/FIR Filter/Verilog/fir_filter.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module fir_filter

Top level modules:
	fir_filter

} {} {}} {C:/Users/mdest/OneDrive/Documents/VLSI/FIR Filter/Verilog/sine_wave_generator.v} {1 {vlog -work work -stats=none {C:/Users/mdest/OneDrive/Documents/VLSI/FIR Filter/Verilog/sine_wave_generator.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module sine_wave_generator

Top level modules:
	sine_wave_generator

} {} {}}
