m255
K4
z2
!s11e vcom 2020.1_3 2020.04, Apr 27 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/work/Documents/School/fall_2020/structured_digital_design/labs/lab6
Ealu
w1612273269
DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z0 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z1 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z2 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 0
Z3 d/home/work/Documents/School/spring_2020/design_for_testability/labs/lab0_alu
8/home/work/Documents/School/spring_2020/design_for_testability/labs/lab0_alu/ALU.vhd
F/home/work/Documents/School/spring_2020/design_for_testability/labs/lab0_alu/ALU.vhd
l0
L6 1
VGL9GczFQA2F6XNQ4e?VhY1
!s100 B]IUcW:i]9Nc2@gZ07U2Z1
Z4 OV;C;2020.1_3;71
32
!s110 1612276232
!i10b 1
!s108 1612276232.000000
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/work/Documents/School/spring_2020/design_for_testability/labs/lab0_alu/ALU.vhd|
!s107 /home/work/Documents/School/spring_2020/design_for_testability/labs/lab0_alu/ALU.vhd|
!i113 1
Z5 o-work work -2002 -explicit
Z6 tExplicit 1 CvgOpt 0
Ealukernel
Z7 w1612276369
R0
Z8 DPx4 ieee 16 std_logic_signed 0 22 C<aanc0R`<LWPSe[JYRP^3
R1
R2
!i122 4
R3
Z9 8/home/work/Documents/School/spring_2020/design_for_testability/labs/lab0_alu/ALUkernel.vhd
Z10 F/home/work/Documents/School/spring_2020/design_for_testability/labs/lab0_alu/ALUkernel.vhd
l0
L15 1
V<C0^I`8A[1k]zgQ<[jTJn3
!s100 7GaL0:Z>T]Pik5f5_o^iV2
R4
32
Z11 !s110 1612276372
!i10b 1
Z12 !s108 1612276372.000000
Z13 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/work/Documents/School/spring_2020/design_for_testability/labs/lab0_alu/ALUkernel.vhd|
!s107 /home/work/Documents/School/spring_2020/design_for_testability/labs/lab0_alu/ALUkernel.vhd|
!i113 1
R5
R6
Abehav
R0
R8
R1
R2
DEx4 work 9 alukernel 0 22 <C0^I`8A[1k]zgQ<[jTJn3
!i122 4
l27
L26 39
V`]6b<:Nn6m1HI^XC8FI?F0
!s100 1zTI;dZbEf>HW@W[lVm_Q1
R4
32
R11
!i10b 1
R12
R13
Z14 !s107 /home/work/Documents/School/spring_2020/design_for_testability/labs/lab0_alu/ALUkernel.vhd|
!i113 1
R5
R6
