TOPLEVEL = RegFork
MODULE = reg_fork_test
VERILOG_SOURCES = $(WORKDIR)/gen/RegFork.v $(WORKDIR)/gen/DelayElementSim_5.v
include $(shell cocotb-config --makefiles)/Makefile.sim