#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Feb  8 16:26:07 2022
# Process ID: 956
# Current directory: F:/Xilinx/Projects/final_exercise/final_exercise.runs/synth_1
# Command line: vivado.exe -log system.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system.tcl
# Log file: F:/Xilinx/Projects/final_exercise/final_exercise.runs/synth_1/system.vds
# Journal file: F:/Xilinx/Projects/final_exercise/final_exercise.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source system.tcl -notrace
Command: synth_design -top system -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3860
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 998.676 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system' [F:/Xilinx/Projects/final_exercise/final_exercise.srcs/sources_1/new/system.vhd:54]
INFO: [Synth 8-3491] module 'system_a' declared at 'F:/Xilinx/Projects/final_exercise/final_exercise.srcs/sources_1/new/system_a.vhd:35' bound to instance 'a' of component 'system_a' [F:/Xilinx/Projects/final_exercise/final_exercise.srcs/sources_1/new/system.vhd:97]
INFO: [Synth 8-638] synthesizing module 'system_a' [F:/Xilinx/Projects/final_exercise/final_exercise.srcs/sources_1/new/system_a.vhd:45]
	Parameter bits bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'counter' declared at 'F:/Xilinx/Projects/final_exercise/final_exercise.srcs/sources_1/new/counter.vhd:34' bound to instance 'address_counter' of component 'counter' [F:/Xilinx/Projects/final_exercise/final_exercise.srcs/sources_1/new/system_a.vhd:79]
INFO: [Synth 8-638] synthesizing module 'counter' [F:/Xilinx/Projects/final_exercise/final_exercise.srcs/sources_1/new/counter.vhd:46]
	Parameter bits bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter' (1#1) [F:/Xilinx/Projects/final_exercise/final_exercise.srcs/sources_1/new/counter.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'system_a' (2#1) [F:/Xilinx/Projects/final_exercise/final_exercise.srcs/sources_1/new/system_a.vhd:45]
INFO: [Synth 8-3491] module 'system_b' declared at 'F:/Xilinx/Projects/final_exercise/final_exercise.srcs/sources_1/new/system_b.vhd:35' bound to instance 'b' of component 'system_b' [F:/Xilinx/Projects/final_exercise/final_exercise.srcs/sources_1/new/system.vhd:105]
INFO: [Synth 8-638] synthesizing module 'system_b' [F:/Xilinx/Projects/final_exercise/final_exercise.srcs/sources_1/new/system_b.vhd:48]
INFO: [Synth 8-3491] module 'comparator' declared at 'F:/Xilinx/Projects/final_exercise/final_exercise.srcs/sources_1/new/comparator.vhd:34' bound to instance 'comp' of component 'comparator' [F:/Xilinx/Projects/final_exercise/final_exercise.srcs/sources_1/new/system_b.vhd:57]
INFO: [Synth 8-638] synthesizing module 'comparator' [F:/Xilinx/Projects/final_exercise/final_exercise.srcs/sources_1/new/comparator.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'comparator' (3#1) [F:/Xilinx/Projects/final_exercise/final_exercise.srcs/sources_1/new/comparator.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'system_b' (4#1) [F:/Xilinx/Projects/final_exercise/final_exercise.srcs/sources_1/new/system_b.vhd:48]
INFO: [Synth 8-3491] module 'system_c' declared at 'F:/Xilinx/Projects/final_exercise/final_exercise.srcs/sources_1/new/system_c.vhd:35' bound to instance 'c' of component 'system_c' [F:/Xilinx/Projects/final_exercise/final_exercise.srcs/sources_1/new/system.vhd:116]
INFO: [Synth 8-638] synthesizing module 'system_c' [F:/Xilinx/Projects/final_exercise/final_exercise.srcs/sources_1/new/system_c.vhd:45]
INFO: [Synth 8-3491] module 'comparator' declared at 'F:/Xilinx/Projects/final_exercise/final_exercise.srcs/sources_1/new/comparator.vhd:34' bound to instance 'comp' of component 'comparator' [F:/Xilinx/Projects/final_exercise/final_exercise.srcs/sources_1/new/system_c.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'system_c' (5#1) [F:/Xilinx/Projects/final_exercise/final_exercise.srcs/sources_1/new/system_c.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'system' (6#1) [F:/Xilinx/Projects/final_exercise/final_exercise.srcs/sources_1/new/system.vhd:54]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 998.676 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 998.676 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 998.676 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'system_a'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'system_c'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              001 |                              000
                transmit |                              010 |                              001
                    stop |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'system_a'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                               00 |                               00
              wait_ready |                               01 |                               01
                    stop |                               10 |                               11
                send_ack |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'system_c'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 998.676 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---RAMs : 
	               40 Bit	(10 X 4 bit)          RAMs := 1     
+---Muxes : 
	   7 Input   32 Bit        Muxes := 2     
	  10 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   7 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   9 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 3     
	   3 Input    1 Bit        Muxes := 4     
	   7 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 998.676 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 998.676 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 998.676 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 998.676 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 998.676 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 998.676 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 998.676 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 998.676 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 998.676 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 998.676 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 998.676 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 998.676 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 998.676 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 998.676 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 998.676 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/Xilinx/Projects/final_exercise/final_exercise.runs/synth_1/system.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_utilization_synth.rpt -pb system_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb  8 16:26:56 2022...
