{"vcs1":{"timestamp_begin":1713316535.968078004, "rt":1.03, "ut":0.42, "st":0.23}}
{"vcselab":{"timestamp_begin":1713316537.411155890, "rt":1.16, "ut":0.40, "st":0.19}}
{"link":{"timestamp_begin":1713316538.907049687, "rt":0.65, "ut":0.11, "st":0.27}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1713316534.473581944}
{"VCS_COMP_START_TIME": 1713316534.473581944}
{"VCS_COMP_END_TIME": 1713316539.666001274}
{"VCS_USER_OPTIONS": "-sverilog mylibrary.sv task2.sv alu.sv constants.sv controlpath.sv datapath.sv library.sv memory.sv regfile.sv RISC240.sv"}
{"vcs1": {"peak_mem": 340168}}
{"stitch_vcselab": {"peak_mem": 239000}}
