{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1464004669071 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1464004669073 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 23 12:57:48 2016 " "Processing started: Mon May 23 12:57:48 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1464004669073 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1464004669073 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off calc -c calc " "Command: quartus_map --read_settings_files=on --write_settings_files=off calc -c calc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1464004669074 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1464004669542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/Descargas/CPUDEFINITIVA/Src/Verilog/uc.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/Descargas/CPUDEFINITIVA/Src/Verilog/uc.v" { { "Info" "ISGN_ENTITY_NAME" "1 uc " "Found entity 1: uc" {  } { { "../Descargas/CPUDEFINITIVA/Src/Verilog/uc.v" "" { Text "/home/alumno/Descargas/CPUDEFINITIVA/Src/Verilog/uc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1464004669718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1464004669718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/Descargas/CPUDEFINITIVA/Src/Verilog/microc.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/Descargas/CPUDEFINITIVA/Src/Verilog/microc.v" { { "Info" "ISGN_ENTITY_NAME" "1 microc " "Found entity 1: microc" {  } { { "../Descargas/CPUDEFINITIVA/Src/Verilog/microc.v" "" { Text "/home/alumno/Descargas/CPUDEFINITIVA/Src/Verilog/microc.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1464004669720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1464004669720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/Descargas/CPUDEFINITIVA/Src/Verilog/memprog.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/Descargas/CPUDEFINITIVA/Src/Verilog/memprog.v" { { "Info" "ISGN_ENTITY_NAME" "1 memprog " "Found entity 1: memprog" {  } { { "../Descargas/CPUDEFINITIVA/Src/Verilog/memprog.v" "" { Text "/home/alumno/Descargas/CPUDEFINITIVA/Src/Verilog/memprog.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1464004669722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1464004669722 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fpga.v(38) " "Verilog HDL information at fpga.v(38): always construct contains both blocking and non-blocking assignments" {  } { { "../Descargas/CPUDEFINITIVA/Src/Verilog/fpga.v" "" { Text "/home/alumno/Descargas/CPUDEFINITIVA/Src/Verilog/fpga.v" 38 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1464004669724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/Descargas/CPUDEFINITIVA/Src/Verilog/fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/Descargas/CPUDEFINITIVA/Src/Verilog/fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga " "Found entity 1: fpga" {  } { { "../Descargas/CPUDEFINITIVA/Src/Verilog/fpga.v" "" { Text "/home/alumno/Descargas/CPUDEFINITIVA/Src/Verilog/fpga.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1464004669724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1464004669724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/Descargas/CPUDEFINITIVA/Src/Verilog/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/Descargas/CPUDEFINITIVA/Src/Verilog/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "../Descargas/CPUDEFINITIVA/Src/Verilog/cpu.v" "" { Text "/home/alumno/Descargas/CPUDEFINITIVA/Src/Verilog/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1464004669726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1464004669726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/Descargas/CPUDEFINITIVA/Src/Verilog/componentes.v 8 8 " "Found 8 design units, including 8 entities, in source file /home/alumno/Descargas/CPUDEFINITIVA/Src/Verilog/componentes.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../Descargas/CPUDEFINITIVA/Src/Verilog/componentes.v" "" { Text "/home/alumno/Descargas/CPUDEFINITIVA/Src/Verilog/componentes.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1464004669729 ""} { "Info" "ISGN_ENTITY_NAME" "2 sum " "Found entity 2: sum" {  } { { "../Descargas/CPUDEFINITIVA/Src/Verilog/componentes.v" "" { Text "/home/alumno/Descargas/CPUDEFINITIVA/Src/Verilog/componentes.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1464004669729 ""} { "Info" "ISGN_ENTITY_NAME" "3 sumrest " "Found entity 3: sumrest" {  } { { "../Descargas/CPUDEFINITIVA/Src/Verilog/componentes.v" "" { Text "/home/alumno/Descargas/CPUDEFINITIVA/Src/Verilog/componentes.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1464004669729 ""} { "Info" "ISGN_ENTITY_NAME" "4 ca2 " "Found entity 4: ca2" {  } { { "../Descargas/CPUDEFINITIVA/Src/Verilog/componentes.v" "" { Text "/home/alumno/Descargas/CPUDEFINITIVA/Src/Verilog/componentes.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1464004669729 ""} { "Info" "ISGN_ENTITY_NAME" "5 registro " "Found entity 5: registro" {  } { { "../Descargas/CPUDEFINITIVA/Src/Verilog/componentes.v" "" { Text "/home/alumno/Descargas/CPUDEFINITIVA/Src/Verilog/componentes.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1464004669729 ""} { "Info" "ISGN_ENTITY_NAME" "6 enablereg " "Found entity 6: enablereg" {  } { { "../Descargas/CPUDEFINITIVA/Src/Verilog/componentes.v" "" { Text "/home/alumno/Descargas/CPUDEFINITIVA/Src/Verilog/componentes.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1464004669729 ""} { "Info" "ISGN_ENTITY_NAME" "7 mux2 " "Found entity 7: mux2" {  } { { "../Descargas/CPUDEFINITIVA/Src/Verilog/componentes.v" "" { Text "/home/alumno/Descargas/CPUDEFINITIVA/Src/Verilog/componentes.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1464004669729 ""} { "Info" "ISGN_ENTITY_NAME" "8 mux4 " "Found entity 8: mux4" {  } { { "../Descargas/CPUDEFINITIVA/Src/Verilog/componentes.v" "" { Text "/home/alumno/Descargas/CPUDEFINITIVA/Src/Verilog/componentes.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1464004669729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1464004669729 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(20) " "Verilog HDL warning at alu.v(20): extended using \"x\" or \"z\"" {  } { { "../Descargas/CPUDEFINITIVA/Src/Verilog/alu.v" "" { Text "/home/alumno/Descargas/CPUDEFINITIVA/Src/Verilog/alu.v" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1464004669731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/Descargas/CPUDEFINITIVA/Src/Verilog/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/Descargas/CPUDEFINITIVA/Src/Verilog/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../Descargas/CPUDEFINITIVA/Src/Verilog/alu.v" "" { Text "/home/alumno/Descargas/CPUDEFINITIVA/Src/Verilog/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1464004669731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1464004669731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/Descargas/CPUDEFINITIVA/Src/Verilog/7sdecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/Descargas/CPUDEFINITIVA/Src/Verilog/7sdecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../Descargas/CPUDEFINITIVA/Src/Verilog/7sdecoder.v" "" { Text "/home/alumno/Descargas/CPUDEFINITIVA/Src/Verilog/7sdecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1464004669733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1464004669733 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fpga " "Elaborating entity \"fpga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1464004669831 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fill_data fpga.v(38) " "Verilog HDL Always Construct warning at fpga.v(38): inferring latch(es) for variable \"fill_data\", which holds its previous value in one or more paths through the always construct" {  } { { "../Descargas/CPUDEFINITIVA/Src/Verilog/fpga.v" "" { Text "/home/alumno/Descargas/CPUDEFINITIVA/Src/Verilog/fpga.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1464004669836 "|fpga"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fill_op fpga.v(38) " "Verilog HDL Always Construct warning at fpga.v(38): inferring latch(es) for variable \"fill_op\", which holds its previous value in one or more paths through the always construct" {  } { { "../Descargas/CPUDEFINITIVA/Src/Verilog/fpga.v" "" { Text "/home/alumno/Descargas/CPUDEFINITIVA/Src/Verilog/fpga.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1464004669836 "|fpga"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "e3 fpga.v(38) " "Verilog HDL Always Construct warning at fpga.v(38): inferring latch(es) for variable \"e3\", which holds its previous value in one or more paths through the always construct" {  } { { "../Descargas/CPUDEFINITIVA/Src/Verilog/fpga.v" "" { Text "/home/alumno/Descargas/CPUDEFINITIVA/Src/Verilog/fpga.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1464004669836 "|fpga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e3\[0\] fpga.v(38) " "Inferred latch for \"e3\[0\]\" at fpga.v(38)" {  } { { "../Descargas/CPUDEFINITIVA/Src/Verilog/fpga.v" "" { Text "/home/alumno/Descargas/CPUDEFINITIVA/Src/Verilog/fpga.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1464004669837 "|fpga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e3\[1\] fpga.v(38) " "Inferred latch for \"e3\[1\]\" at fpga.v(38)" {  } { { "../Descargas/CPUDEFINITIVA/Src/Verilog/fpga.v" "" { Text "/home/alumno/Descargas/CPUDEFINITIVA/Src/Verilog/fpga.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1464004669837 "|fpga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e3\[2\] fpga.v(38) " "Inferred latch for \"e3\[2\]\" at fpga.v(38)" {  } { { "../Descargas/CPUDEFINITIVA/Src/Verilog/fpga.v" "" { Text "/home/alumno/Descargas/CPUDEFINITIVA/Src/Verilog/fpga.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1464004669837 "|fpga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e3\[3\] fpga.v(38) " "Inferred latch for \"e3\[3\]\" at fpga.v(38)" {  } { { "../Descargas/CPUDEFINITIVA/Src/Verilog/fpga.v" "" { Text "/home/alumno/Descargas/CPUDEFINITIVA/Src/Verilog/fpga.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1464004669837 "|fpga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e3\[4\] fpga.v(38) " "Inferred latch for \"e3\[4\]\" at fpga.v(38)" {  } { { "../Descargas/CPUDEFINITIVA/Src/Verilog/fpga.v" "" { Text "/home/alumno/Descargas/CPUDEFINITIVA/Src/Verilog/fpga.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1464004669837 "|fpga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e3\[5\] fpga.v(38) " "Inferred latch for \"e3\[5\]\" at fpga.v(38)" {  } { { "../Descargas/CPUDEFINITIVA/Src/Verilog/fpga.v" "" { Text "/home/alumno/Descargas/CPUDEFINITIVA/Src/Verilog/fpga.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1464004669837 "|fpga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e3\[6\] fpga.v(38) " "Inferred latch for \"e3\[6\]\" at fpga.v(38)" {  } { { "../Descargas/CPUDEFINITIVA/Src/Verilog/fpga.v" "" { Text "/home/alumno/Descargas/CPUDEFINITIVA/Src/Verilog/fpga.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1464004669837 "|fpga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e3\[7\] fpga.v(38) " "Inferred latch for \"e3\[7\]\" at fpga.v(38)" {  } { { "../Descargas/CPUDEFINITIVA/Src/Verilog/fpga.v" "" { Text "/home/alumno/Descargas/CPUDEFINITIVA/Src/Verilog/fpga.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1464004669837 "|fpga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fill_op\[0\] fpga.v(38) " "Inferred latch for \"fill_op\[0\]\" at fpga.v(38)" {  } { { "../Descargas/CPUDEFINITIVA/Src/Verilog/fpga.v" "" { Text "/home/alumno/Descargas/CPUDEFINITIVA/Src/Verilog/fpga.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1464004669837 "|fpga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fill_op\[1\] fpga.v(38) " "Inferred latch for \"fill_op\[1\]\" at fpga.v(38)" {  } { { "../Descargas/CPUDEFINITIVA/Src/Verilog/fpga.v" "" { Text "/home/alumno/Descargas/CPUDEFINITIVA/Src/Verilog/fpga.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1464004669837 "|fpga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fill_op\[2\] fpga.v(38) " "Inferred latch for \"fill_op\[2\]\" at fpga.v(38)" {  } { { "../Descargas/CPUDEFINITIVA/Src/Verilog/fpga.v" "" { Text "/home/alumno/Descargas/CPUDEFINITIVA/Src/Verilog/fpga.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1464004669837 "|fpga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fill_op\[3\] fpga.v(38) " "Inferred latch for \"fill_op\[3\]\" at fpga.v(38)" {  } { { "../Descargas/CPUDEFINITIVA/Src/Verilog/fpga.v" "" { Text "/home/alumno/Descargas/CPUDEFINITIVA/Src/Verilog/fpga.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1464004669837 "|fpga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fill_op\[4\] fpga.v(38) " "Inferred latch for \"fill_op\[4\]\" at fpga.v(38)" {  } { { "../Descargas/CPUDEFINITIVA/Src/Verilog/fpga.v" "" { Text "/home/alumno/Descargas/CPUDEFINITIVA/Src/Verilog/fpga.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1464004669838 "|fpga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fill_op\[5\] fpga.v(38) " "Inferred latch for \"fill_op\[5\]\" at fpga.v(38)" {  } { { "../Descargas/CPUDEFINITIVA/Src/Verilog/fpga.v" "" { Text "/home/alumno/Descargas/CPUDEFINITIVA/Src/Verilog/fpga.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1464004669838 "|fpga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fill_op\[6\] fpga.v(38) " "Inferred latch for \"fill_op\[6\]\" at fpga.v(38)" {  } { { "../Descargas/CPUDEFINITIVA/Src/Verilog/fpga.v" "" { Text "/home/alumno/Descargas/CPUDEFINITIVA/Src/Verilog/fpga.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1464004669838 "|fpga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fill_data\[0\] fpga.v(38) " "Inferred latch for \"fill_data\[0\]\" at fpga.v(38)" {  } { { "../Descargas/CPUDEFINITIVA/Src/Verilog/fpga.v" "" { Text "/home/alumno/Descargas/CPUDEFINITIVA/Src/Verilog/fpga.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1464004669838 "|fpga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fill_data\[1\] fpga.v(38) " "Inferred latch for \"fill_data\[1\]\" at fpga.v(38)" {  } { { "../Descargas/CPUDEFINITIVA/Src/Verilog/fpga.v" "" { Text "/home/alumno/Descargas/CPUDEFINITIVA/Src/Verilog/fpga.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1464004669838 "|fpga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fill_data\[2\] fpga.v(38) " "Inferred latch for \"fill_data\[2\]\" at fpga.v(38)" {  } { { "../Descargas/CPUDEFINITIVA/Src/Verilog/fpga.v" "" { Text "/home/alumno/Descargas/CPUDEFINITIVA/Src/Verilog/fpga.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1464004669838 "|fpga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fill_data\[3\] fpga.v(38) " "Inferred latch for \"fill_data\[3\]\" at fpga.v(38)" {  } { { "../Descargas/CPUDEFINITIVA/Src/Verilog/fpga.v" "" { Text "/home/alumno/Descargas/CPUDEFINITIVA/Src/Verilog/fpga.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1464004669838 "|fpga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:cpu1 " "Elaborating entity \"cpu\" for hierarchy \"cpu:cpu1\"" {  } { { "../Descargas/CPUDEFINITIVA/Src/Verilog/fpga.v" "cpu1" { Text "/home/alumno/Descargas/CPUDEFINITIVA/Src/Verilog/fpga.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1464004669842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microc cpu:cpu1\|microc:micro1 " "Elaborating entity \"microc\" for hierarchy \"cpu:cpu1\|microc:micro1\"" {  } { { "../Descargas/CPUDEFINITIVA/Src/Verilog/cpu.v" "micro1" { Text "/home/alumno/Descargas/CPUDEFINITIVA/Src/Verilog/cpu.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1464004669845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum cpu:cpu1\|microc:micro1\|sum:sum_pc " "Elaborating entity \"sum\" for hierarchy \"cpu:cpu1\|microc:micro1\|sum:sum_pc\"" {  } { { "../Descargas/CPUDEFINITIVA/Src/Verilog/microc.v" "sum_pc" { Text "/home/alumno/Descargas/CPUDEFINITIVA/Src/Verilog/microc.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1464004669848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ca2 cpu:cpu1\|microc:micro1\|ca2:compsalto " "Elaborating entity \"ca2\" for hierarchy \"cpu:cpu1\|microc:micro1\|ca2:compsalto\"" {  } { { "../Descargas/CPUDEFINITIVA/Src/Verilog/microc.v" "compsalto" { Text "/home/alumno/Descargas/CPUDEFINITIVA/Src/Verilog/microc.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1464004669851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 cpu:cpu1\|microc:micro1\|mux2:mux_srel " "Elaborating entity \"mux2\" for hierarchy \"cpu:cpu1\|microc:micro1\|mux2:mux_srel\"" {  } { { "../Descargas/CPUDEFINITIVA/Src/Verilog/microc.v" "mux_srel" { Text "/home/alumno/Descargas/CPUDEFINITIVA/Src/Verilog/microc.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1464004669854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enablereg cpu:cpu1\|microc:micro1\|enablereg:pcbackup " "Elaborating entity \"enablereg\" for hierarchy \"cpu:cpu1\|microc:micro1\|enablereg:pcbackup\"" {  } { { "../Descargas/CPUDEFINITIVA/Src/Verilog/microc.v" "pcbackup" { Text "/home/alumno/Descargas/CPUDEFINITIVA/Src/Verilog/microc.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1464004669857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro cpu:cpu1\|microc:micro1\|registro:pc " "Elaborating entity \"registro\" for hierarchy \"cpu:cpu1\|microc:micro1\|registro:pc\"" {  } { { "../Descargas/CPUDEFINITIVA/Src/Verilog/microc.v" "pc" { Text "/home/alumno/Descargas/CPUDEFINITIVA/Src/Verilog/microc.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1464004669860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memprog cpu:cpu1\|microc:micro1\|memprog:memoria " "Elaborating entity \"memprog\" for hierarchy \"cpu:cpu1\|microc:micro1\|memprog:memoria\"" {  } { { "../Descargas/CPUDEFINITIVA/Src/Verilog/microc.v" "memoria" { Text "/home/alumno/Descargas/CPUDEFINITIVA/Src/Verilog/microc.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1464004669863 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "15 0 1023 memprog.v(11) " "Verilog HDL warning at memprog.v(11): number of words (15) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "../Descargas/CPUDEFINITIVA/Src/Verilog/memprog.v" "" { Text "/home/alumno/Descargas/CPUDEFINITIVA/Src/Verilog/memprog.v" 11 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "" 0 -1 1464004669871 "|fpga|cpu:cpu1|microc:micro1|memprog:memoria"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 memprog.v(7) " "Net \"mem.data_a\" at memprog.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "../Descargas/CPUDEFINITIVA/Src/Verilog/memprog.v" "" { Text "/home/alumno/Descargas/CPUDEFINITIVA/Src/Verilog/memprog.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1464004669897 "|fpga|cpu:cpu1|microc:micro1|memprog:memoria"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 memprog.v(7) " "Net \"mem.waddr_a\" at memprog.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "../Descargas/CPUDEFINITIVA/Src/Verilog/memprog.v" "" { Text "/home/alumno/Descargas/CPUDEFINITIVA/Src/Verilog/memprog.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1464004669897 "|fpga|cpu:cpu1|microc:micro1|memprog:memoria"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 memprog.v(7) " "Net \"mem.we_a\" at memprog.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "../Descargas/CPUDEFINITIVA/Src/Verilog/memprog.v" "" { Text "/home/alumno/Descargas/CPUDEFINITIVA/Src/Verilog/memprog.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1464004669898 "|fpga|cpu:cpu1|microc:micro1|memprog:memoria"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile cpu:cpu1\|microc:micro1\|regfile:registros " "Elaborating entity \"regfile\" for hierarchy \"cpu:cpu1\|microc:micro1\|regfile:registros\"" {  } { { "../Descargas/CPUDEFINITIVA/Src/Verilog/microc.v" "registros" { Text "/home/alumno/Descargas/CPUDEFINITIVA/Src/Verilog/microc.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1464004669920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cpu:cpu1\|microc:micro1\|alu:alu1 " "Elaborating entity \"alu\" for hierarchy \"cpu:cpu1\|microc:micro1\|alu:alu1\"" {  } { { "../Descargas/CPUDEFINITIVA/Src/Verilog/microc.v" "alu1" { Text "/home/alumno/Descargas/CPUDEFINITIVA/Src/Verilog/microc.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1464004669923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 cpu:cpu1\|microc:micro1\|mux2:mux_banco " "Elaborating entity \"mux2\" for hierarchy \"cpu:cpu1\|microc:micro1\|mux2:mux_banco\"" {  } { { "../Descargas/CPUDEFINITIVA/Src/Verilog/microc.v" "mux_banco" { Text "/home/alumno/Descargas/CPUDEFINITIVA/Src/Verilog/microc.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1464004669926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro cpu:cpu1\|microc:micro1\|registro:regzero " "Elaborating entity \"registro\" for hierarchy \"cpu:cpu1\|microc:micro1\|registro:regzero\"" {  } { { "../Descargas/CPUDEFINITIVA/Src/Verilog/microc.v" "regzero" { Text "/home/alumno/Descargas/CPUDEFINITIVA/Src/Verilog/microc.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1464004669929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 cpu:cpu1\|microc:micro1\|mux4:muxentrada " "Elaborating entity \"mux4\" for hierarchy \"cpu:cpu1\|microc:micro1\|mux4:muxentrada\"" {  } { { "../Descargas/CPUDEFINITIVA/Src/Verilog/microc.v" "muxentrada" { Text "/home/alumno/Descargas/CPUDEFINITIVA/Src/Verilog/microc.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1464004669935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enablereg cpu:cpu1\|microc:micro1\|enablereg:salida0 " "Elaborating entity \"enablereg\" for hierarchy \"cpu:cpu1\|microc:micro1\|enablereg:salida0\"" {  } { { "../Descargas/CPUDEFINITIVA/Src/Verilog/microc.v" "salida0" { Text "/home/alumno/Descargas/CPUDEFINITIVA/Src/Verilog/microc.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1464004669937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uc cpu:cpu1\|uc:uc1 " "Elaborating entity \"uc\" for hierarchy \"cpu:cpu1\|uc:uc1\"" {  } { { "../Descargas/CPUDEFINITIVA/Src/Verilog/cpu.v" "uc1" { Text "/home/alumno/Descargas/CPUDEFINITIVA/Src/Verilog/cpu.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1464004669944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:deco1 " "Elaborating entity \"decoder\" for hierarchy \"decoder:deco1\"" {  } { { "../Descargas/CPUDEFINITIVA/Src/Verilog/fpga.v" "deco1" { Text "/home/alumno/Descargas/CPUDEFINITIVA/Src/Verilog/fpga.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1464004669947 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "cpu:cpu1\|microc:micro1\|regfile:registros\|regb " "RAM logic \"cpu:cpu1\|microc:micro1\|regfile:registros\|regb\" is uninferred due to asynchronous read logic" {  } { { "../Descargas/CPUDEFINITIVA/Src/Verilog/componentes.v" "regb" { Text "/home/alumno/Descargas/CPUDEFINITIVA/Src/Verilog/componentes.v" 8 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1464004670271 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1 1464004670271 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/alumno/Escritorio/db/calc.ram0_memprog_5f24dd89.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/alumno/Escritorio/db/calc.ram0_memprog_5f24dd89.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1 1464004670298 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "display2\[0\] VCC " "Pin \"display2\[0\]\" is stuck at VCC" {  } { { "../Descargas/CPUDEFINITIVA/Src/Verilog/fpga.v" "" { Text "/home/alumno/Descargas/CPUDEFINITIVA/Src/Verilog/fpga.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1464004671629 "|fpga|display2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2\[3\] VCC " "Pin \"display2\[3\]\" is stuck at VCC" {  } { { "../Descargas/CPUDEFINITIVA/Src/Verilog/fpga.v" "" { Text "/home/alumno/Descargas/CPUDEFINITIVA/Src/Verilog/fpga.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1464004671629 "|fpga|display2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2\[4\] VCC " "Pin \"display2\[4\]\" is stuck at VCC" {  } { { "../Descargas/CPUDEFINITIVA/Src/Verilog/fpga.v" "" { Text "/home/alumno/Descargas/CPUDEFINITIVA/Src/Verilog/fpga.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1464004671629 "|fpga|display2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2\[5\] VCC " "Pin \"display2\[5\]\" is stuck at VCC" {  } { { "../Descargas/CPUDEFINITIVA/Src/Verilog/fpga.v" "" { Text "/home/alumno/Descargas/CPUDEFINITIVA/Src/Verilog/fpga.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1464004671629 "|fpga|display2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2\[6\] VCC " "Pin \"display2\[6\]\" is stuck at VCC" {  } { { "../Descargas/CPUDEFINITIVA/Src/Verilog/fpga.v" "" { Text "/home/alumno/Descargas/CPUDEFINITIVA/Src/Verilog/fpga.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1464004671629 "|fpga|display2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display4\[0\] VCC " "Pin \"display4\[0\]\" is stuck at VCC" {  } { { "../Descargas/CPUDEFINITIVA/Src/Verilog/fpga.v" "" { Text "/home/alumno/Descargas/CPUDEFINITIVA/Src/Verilog/fpga.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1464004671629 "|fpga|display4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display4\[3\] VCC " "Pin \"display4\[3\]\" is stuck at VCC" {  } { { "../Descargas/CPUDEFINITIVA/Src/Verilog/fpga.v" "" { Text "/home/alumno/Descargas/CPUDEFINITIVA/Src/Verilog/fpga.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1464004671629 "|fpga|display4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display4\[4\] VCC " "Pin \"display4\[4\]\" is stuck at VCC" {  } { { "../Descargas/CPUDEFINITIVA/Src/Verilog/fpga.v" "" { Text "/home/alumno/Descargas/CPUDEFINITIVA/Src/Verilog/fpga.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1464004671629 "|fpga|display4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display4\[5\] VCC " "Pin \"display4\[5\]\" is stuck at VCC" {  } { { "../Descargas/CPUDEFINITIVA/Src/Verilog/fpga.v" "" { Text "/home/alumno/Descargas/CPUDEFINITIVA/Src/Verilog/fpga.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1464004671629 "|fpga|display4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display4\[6\] VCC " "Pin \"display4\[6\]\" is stuck at VCC" {  } { { "../Descargas/CPUDEFINITIVA/Src/Verilog/fpga.v" "" { Text "/home/alumno/Descargas/CPUDEFINITIVA/Src/Verilog/fpga.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1464004671629 "|fpga|display4[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1464004671629 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/alumno/Escritorio/output_files/calc.map.smsg " "Generated suppressed messages file /home/alumno/Escritorio/output_files/calc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1464004672532 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1464004672707 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1464004672707 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "467 " "Implemented 467 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1464004672789 ""} { "Info" "ICUT_CUT_TM_OPINS" "70 " "Implemented 70 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1464004672789 ""} { "Info" "ICUT_CUT_TM_LCELLS" "389 " "Implemented 389 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1464004672789 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1464004672789 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "328 " "Peak virtual memory: 328 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1464004672816 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 23 12:57:52 2016 " "Processing ended: Mon May 23 12:57:52 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1464004672816 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1464004672816 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1464004672816 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1464004672816 ""}
