### Project2
The implementation of the pipelined CPU with L1 data cache was straightforward. We started from the sample code provided by TA and completed the
data cache implementation. Then, the memory stage in pipelined CPU from
project 1 was modified to insert the L1 data cache. After testing the data cache
functioned correctly, the CPU implementation was complete.
