# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab9.srcs/sources_1/new/Register_Bank.vhd" \
"../../../../Lab9.srcs/sim_1/new/Register_Bank_tb.vhd" \

# Do not sort compile order
nosort
