{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 17 16:05:22 2015 " "Info: Processing started: Fri Apr 17 16:05:22 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CSC343_Single_Cycle_CPU -c CSC343_Single_Cycle_CPU " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off CSC343_Single_Cycle_CPU -c CSC343_Single_Cycle_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "CSC343_Single_Cycle_CPU EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"CSC343_Single_Cycle_CPU\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 2369 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 2370 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 2371 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "16x16_register:inst\|decode4to16:inst16\|Mux15~1  " "Info: Automatically promoted node 16x16_register:inst\|decode4to16:inst16\|Mux15~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 16x16_register:inst|decode4to16:inst16|Mux15~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 2305 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "16x16_register:inst\|decode4to16:inst16\|Mux15~11  " "Info: Automatically promoted node 16x16_register:inst\|decode4to16:inst16\|Mux15~11 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 16x16_register:inst|decode4to16:inst16|Mux15~11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 2315 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "16x16_register:inst\|decode4to16:inst16\|Mux15~13  " "Info: Automatically promoted node 16x16_register:inst\|decode4to16:inst16\|Mux15~13 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 16x16_register:inst|decode4to16:inst16|Mux15~13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 2317 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "16x16_register:inst\|decode4to16:inst16\|Mux15~15  " "Info: Automatically promoted node 16x16_register:inst\|decode4to16:inst16\|Mux15~15 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 16x16_register:inst|decode4to16:inst16|Mux15~15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 2319 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "16x16_register:inst\|decode4to16:inst16\|Mux15~17  " "Info: Automatically promoted node 16x16_register:inst\|decode4to16:inst16\|Mux15~17 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 16x16_register:inst|decode4to16:inst16|Mux15~17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 2321 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "16x16_register:inst\|decode4to16:inst16\|Mux15~19  " "Info: Automatically promoted node 16x16_register:inst\|decode4to16:inst16\|Mux15~19 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 16x16_register:inst|decode4to16:inst16|Mux15~19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 2323 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "16x16_register:inst\|decode4to16:inst16\|Mux15~21  " "Info: Automatically promoted node 16x16_register:inst\|decode4to16:inst16\|Mux15~21 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 16x16_register:inst|decode4to16:inst16|Mux15~21 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 2325 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "16x16_register:inst\|decode4to16:inst16\|Mux15~23  " "Info: Automatically promoted node 16x16_register:inst\|decode4to16:inst16\|Mux15~23 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 16x16_register:inst|decode4to16:inst16|Mux15~23 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 2327 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "16x16_register:inst\|decode4to16:inst16\|Mux15~25  " "Info: Automatically promoted node 16x16_register:inst\|decode4to16:inst16\|Mux15~25 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 16x16_register:inst|decode4to16:inst16|Mux15~25 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 2329 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "16x16_register:inst\|decode4to16:inst16\|Mux15~27  " "Info: Automatically promoted node 16x16_register:inst\|decode4to16:inst16\|Mux15~27 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 16x16_register:inst|decode4to16:inst16|Mux15~27 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 2331 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "16x16_register:inst\|decode4to16:inst16\|Mux15~29  " "Info: Automatically promoted node 16x16_register:inst\|decode4to16:inst16\|Mux15~29 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 16x16_register:inst|decode4to16:inst16|Mux15~29 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 2333 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "16x16_register:inst\|decode4to16:inst16\|Mux15~3  " "Info: Automatically promoted node 16x16_register:inst\|decode4to16:inst16\|Mux15~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 16x16_register:inst|decode4to16:inst16|Mux15~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 2307 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "16x16_register:inst\|decode4to16:inst16\|Mux15~31  " "Info: Automatically promoted node 16x16_register:inst\|decode4to16:inst16\|Mux15~31 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 16x16_register:inst|decode4to16:inst16|Mux15~31 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 2335 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "16x16_register:inst\|decode4to16:inst16\|Mux15~5  " "Info: Automatically promoted node 16x16_register:inst\|decode4to16:inst16\|Mux15~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 16x16_register:inst|decode4to16:inst16|Mux15~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 2309 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "16x16_register:inst\|decode4to16:inst16\|Mux15~7  " "Info: Automatically promoted node 16x16_register:inst\|decode4to16:inst16\|Mux15~7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 16x16_register:inst|decode4to16:inst16|Mux15~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 2311 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "16x16_register:inst\|decode4to16:inst16\|Mux15~9  " "Info: Automatically promoted node 16x16_register:inst\|decode4to16:inst16\|Mux15~9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "decode4to16.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/decode4to16.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 16x16_register:inst|decode4to16:inst16|Mux15~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/" 0 { } { { 0 { 0 ""} 0 2313 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Info: Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:12 " "Info: Fitter placement operations ending: elapsed time is 00:00:12" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "14.021 ns register register " "Info: Estimated most critical path is register to register delay of 14.021 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 16x16_register:inst\|SRAM16:inst4\|SRAM:s16_s1\|Positive_Dff:s0\|D_latch:p_dff1\|Q 1 REG LAB_X50_Y17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X50_Y17; Fanout = 3; REG Node = '16x16_register:inst\|SRAM16:inst4\|SRAM:s16_s1\|Positive_Dff:s0\|D_latch:p_dff1\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 16x16_register:inst|SRAM16:inst4|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q } "NODE_NAME" } } { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.641 ns) + CELL(0.419 ns) 1.060 ns 16x16_register:inst\|Qa\[1\]~154 2 COMB LAB_X49_Y19 1 " "Info: 2: + IC(0.641 ns) + CELL(0.419 ns) = 1.060 ns; Loc. = LAB_X49_Y19; Fanout = 1; COMB Node = '16x16_register:inst\|Qa\[1\]~154'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.060 ns" { 16x16_register:inst|SRAM16:inst4|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q 16x16_register:inst|Qa[1]~154 } "NODE_NAME" } } { "16x16_register.bdf" "" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/16x16_register.bdf" { { 1200 1136 1312 1216 "Qa\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 1.621 ns 16x16_register:inst\|Qa\[1\]~155 3 COMB LAB_X49_Y19 1 " "Info: 3: + IC(0.290 ns) + CELL(0.271 ns) = 1.621 ns; Loc. = LAB_X49_Y19; Fanout = 1; COMB Node = '16x16_register:inst\|Qa\[1\]~155'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { 16x16_register:inst|Qa[1]~154 16x16_register:inst|Qa[1]~155 } "NODE_NAME" } } { "16x16_register.bdf" "" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/16x16_register.bdf" { { 1200 1136 1312 1216 "Qa\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 2.186 ns 16x16_register:inst\|Qa\[1\]~156 4 COMB LAB_X49_Y19 1 " "Info: 4: + IC(0.415 ns) + CELL(0.150 ns) = 2.186 ns; Loc. = LAB_X49_Y19; Fanout = 1; COMB Node = '16x16_register:inst\|Qa\[1\]~156'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { 16x16_register:inst|Qa[1]~155 16x16_register:inst|Qa[1]~156 } "NODE_NAME" } } { "16x16_register.bdf" "" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/16x16_register.bdf" { { 1200 1136 1312 1216 "Qa\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 2.747 ns 16x16_register:inst\|Qa\[1\]~159 5 COMB LAB_X49_Y19 2 " "Info: 5: + IC(0.290 ns) + CELL(0.271 ns) = 2.747 ns; Loc. = LAB_X49_Y19; Fanout = 2; COMB Node = '16x16_register:inst\|Qa\[1\]~159'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { 16x16_register:inst|Qa[1]~156 16x16_register:inst|Qa[1]~159 } "NODE_NAME" } } { "16x16_register.bdf" "" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/16x16_register.bdf" { { 1200 1136 1312 1216 "Qa\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.517 ns) + CELL(0.271 ns) 4.535 ns ADDSUB16:inst1\|ADDER2:b_adder0\|BIT_ADDER:b_adder1\|cout~0 6 COMB LAB_X33_Y19 2 " "Info: 6: + IC(1.517 ns) + CELL(0.271 ns) = 4.535 ns; Loc. = LAB_X33_Y19; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder0\|BIT_ADDER:b_adder1\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.788 ns" { 16x16_register:inst|Qa[1]~159 ADDSUB16:inst1|ADDER2:b_adder0|BIT_ADDER:b_adder1|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 5.100 ns ADDSUB16:inst1\|ADDER2:b_adder1\|BIT_ADDER:b_adder0\|cout~0 7 COMB LAB_X33_Y19 2 " "Info: 7: + IC(0.415 ns) + CELL(0.150 ns) = 5.100 ns; Loc. = LAB_X33_Y19; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder1\|BIT_ADDER:b_adder0\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { ADDSUB16:inst1|ADDER2:b_adder0|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder0|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 5.665 ns ADDSUB16:inst1\|ADDER2:b_adder1\|BIT_ADDER:b_adder1\|cout~0 8 COMB LAB_X33_Y19 2 " "Info: 8: + IC(0.415 ns) + CELL(0.150 ns) = 5.665 ns; Loc. = LAB_X33_Y19; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder1\|BIT_ADDER:b_adder1\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder1|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 6.230 ns ADDSUB16:inst1\|ADDER2:b_adder2\|BIT_ADDER:b_adder0\|cout~0 9 COMB LAB_X33_Y19 2 " "Info: 9: + IC(0.415 ns) + CELL(0.150 ns) = 6.230 ns; Loc. = LAB_X33_Y19; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder2\|BIT_ADDER:b_adder0\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder0|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 6.795 ns ADDSUB16:inst1\|ADDER2:b_adder2\|BIT_ADDER:b_adder1\|cout~0 10 COMB LAB_X33_Y19 2 " "Info: 10: + IC(0.415 ns) + CELL(0.150 ns) = 6.795 ns; Loc. = LAB_X33_Y19; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder2\|BIT_ADDER:b_adder1\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder1|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 7.360 ns ADDSUB16:inst1\|ADDER2:b_adder3\|BIT_ADDER:b_adder0\|cout~0 11 COMB LAB_X33_Y19 2 " "Info: 11: + IC(0.415 ns) + CELL(0.150 ns) = 7.360 ns; Loc. = LAB_X33_Y19; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder3\|BIT_ADDER:b_adder0\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder0|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 7.925 ns ADDSUB16:inst1\|ADDER2:b_adder3\|BIT_ADDER:b_adder1\|cout~0 12 COMB LAB_X33_Y19 2 " "Info: 12: + IC(0.415 ns) + CELL(0.150 ns) = 7.925 ns; Loc. = LAB_X33_Y19; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder3\|BIT_ADDER:b_adder1\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder1|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 8.490 ns ADDSUB16:inst1\|ADDER2:b_adder4\|BIT_ADDER:b_adder0\|cout~0 13 COMB LAB_X33_Y19 2 " "Info: 13: + IC(0.415 ns) + CELL(0.150 ns) = 8.490 ns; Loc. = LAB_X33_Y19; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder4\|BIT_ADDER:b_adder0\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder0|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.150 ns) 9.553 ns ADDSUB16:inst1\|ADDER2:b_adder4\|BIT_ADDER:b_adder1\|cout~0 14 COMB LAB_X33_Y18 2 " "Info: 14: + IC(0.913 ns) + CELL(0.150 ns) = 9.553 ns; Loc. = LAB_X33_Y18; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder4\|BIT_ADDER:b_adder1\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.063 ns" { ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder1|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 10.118 ns ADDSUB16:inst1\|ADDER2:b_adder5\|BIT_ADDER:b_adder0\|cout~0 15 COMB LAB_X33_Y18 2 " "Info: 15: + IC(0.415 ns) + CELL(0.150 ns) = 10.118 ns; Loc. = LAB_X33_Y18; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder5\|BIT_ADDER:b_adder0\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder0|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 10.683 ns ADDSUB16:inst1\|ADDER2:b_adder5\|BIT_ADDER:b_adder1\|cout~0 16 COMB LAB_X33_Y18 2 " "Info: 16: + IC(0.415 ns) + CELL(0.150 ns) = 10.683 ns; Loc. = LAB_X33_Y18; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder5\|BIT_ADDER:b_adder1\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder1|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 11.248 ns ADDSUB16:inst1\|ADDER2:b_adder6\|BIT_ADDER:b_adder0\|cout~0 17 COMB LAB_X33_Y18 2 " "Info: 17: + IC(0.415 ns) + CELL(0.150 ns) = 11.248 ns; Loc. = LAB_X33_Y18; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder6\|BIT_ADDER:b_adder0\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder0|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 11.813 ns ADDSUB16:inst1\|ADDER2:b_adder6\|BIT_ADDER:b_adder1\|cout~0 18 COMB LAB_X33_Y18 2 " "Info: 18: + IC(0.415 ns) + CELL(0.150 ns) = 11.813 ns; Loc. = LAB_X33_Y18; Fanout = 2; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder6\|BIT_ADDER:b_adder1\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder1|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 12.378 ns ADDSUB16:inst1\|ADDER2:b_adder7\|BIT_ADDER:b_adder0\|cout~0 19 COMB LAB_X33_Y18 3 " "Info: 19: + IC(0.415 ns) + CELL(0.150 ns) = 12.378 ns; Loc. = LAB_X33_Y18; Fanout = 3; COMB Node = 'ADDSUB16:inst1\|ADDER2:b_adder7\|BIT_ADDER:b_adder0\|cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder7|BIT_ADDER:b_adder0|cout~0 } "NODE_NAME" } } { "bit_adder.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/bit_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.419 ns) 12.942 ns mux:inst5\|cout\[15\]~0 20 COMB LAB_X33_Y18 16 " "Info: 20: + IC(0.145 ns) + CELL(0.419 ns) = 12.942 ns; Loc. = LAB_X33_Y18; Fanout = 16; COMB Node = 'mux:inst5\|cout\[15\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.564 ns" { ADDSUB16:inst1|ADDER2:b_adder7|BIT_ADDER:b_adder0|cout~0 mux:inst5|cout[15]~0 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/mux.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.420 ns) 14.021 ns 16x16_register:inst\|SRAM16:inst13\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff0\|Q 21 REG LAB_X32_Y15 1 " "Info: 21: + IC(0.659 ns) + CELL(0.420 ns) = 14.021 ns; Loc. = LAB_X32_Y15; Fanout = 1; REG Node = '16x16_register:inst\|SRAM16:inst13\|SRAM:s16_s15\|Positive_Dff:s0\|D_latch:p_dff0\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.079 ns" { mux:inst5|cout[15]~0 16x16_register:inst|SRAM16:inst13|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q } "NODE_NAME" } } { "D_latch.vhd" "" { Text "C:/Users/Stefan/Documents/CCNY CSc 343/Lab5 CPU/CSC343_Single_Cycle_CPU/D_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.171 ns ( 29.75 % ) " "Info: Total cell delay = 4.171 ns ( 29.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.850 ns ( 70.25 % ) " "Info: Total interconnect delay = 9.850 ns ( 70.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.021 ns" { 16x16_register:inst|SRAM16:inst4|SRAM:s16_s1|Positive_Dff:s0|D_latch:p_dff1|Q 16x16_register:inst|Qa[1]~154 16x16_register:inst|Qa[1]~155 16x16_register:inst|Qa[1]~156 16x16_register:inst|Qa[1]~159 ADDSUB16:inst1|ADDER2:b_adder0|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder1|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder2|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder3|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder4|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder5|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder0|cout~0 ADDSUB16:inst1|ADDER2:b_adder6|BIT_ADDER:b_adder1|cout~0 ADDSUB16:inst1|ADDER2:b_adder7|BIT_ADDER:b_adder0|cout~0 mux:inst5|cout[15]~0 16x16_register:inst|SRAM16:inst13|SRAM:s16_s15|Positive_Dff:s0|D_latch:p_dff0|Q } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X33_Y12 X43_Y23 " "Info: Peak interconnect usage is 7% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:13 " "Info: Fitter routing operations ending: elapsed time is 00:00:13" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "30 " "Warning: Found 30 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cout 0 " "Info: Pin \"cout\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "overflow 0 " "Info: Pin \"overflow\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_a\[3\] 0 " "Info: Pin \"seg_a\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_a\[2\] 0 " "Info: Pin \"seg_a\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_a\[1\] 0 " "Info: Pin \"seg_a\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_a\[0\] 0 " "Info: Pin \"seg_a\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_b\[3\] 0 " "Info: Pin \"seg_b\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_b\[2\] 0 " "Info: Pin \"seg_b\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_b\[1\] 0 " "Info: Pin \"seg_b\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_b\[0\] 0 " "Info: Pin \"seg_b\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_c\[3\] 0 " "Info: Pin \"seg_c\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_c\[2\] 0 " "Info: Pin \"seg_c\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_c\[1\] 0 " "Info: Pin \"seg_c\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_c\[0\] 0 " "Info: Pin \"seg_c\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_d\[3\] 0 " "Info: Pin \"seg_d\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_d\[2\] 0 " "Info: Pin \"seg_d\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_d\[1\] 0 " "Info: Pin \"seg_d\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_d\[0\] 0 " "Info: Pin \"seg_d\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_e\[3\] 0 " "Info: Pin \"seg_e\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_e\[2\] 0 " "Info: Pin \"seg_e\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_e\[1\] 0 " "Info: Pin \"seg_e\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_e\[0\] 0 " "Info: Pin \"seg_e\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_f\[3\] 0 " "Info: Pin \"seg_f\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_f\[2\] 0 " "Info: Pin \"seg_f\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_f\[1\] 0 " "Info: Pin \"seg_f\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_f\[0\] 0 " "Info: Pin \"seg_f\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_g\[3\] 0 " "Info: Pin \"seg_g\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_g\[2\] 0 " "Info: Pin \"seg_g\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_g\[1\] 0 " "Info: Pin \"seg_g\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_g\[0\] 0 " "Info: Pin \"seg_g\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "268 " "Info: Peak virtual memory: 268 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 17 16:06:11 2015 " "Info: Processing ended: Fri Apr 17 16:06:11 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Info: Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:01 " "Info: Total CPU time (on all processors): 00:01:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
