m255
K4
z2
Z0 !s12c _opt1
Z1 !s99 nomlopt
R0
R1
R0
R1
R0
R1
R0
R1
Z2 !s12c _opt
R1
R2
R1
R2
R1
R2
R1
!s11f vlog 2024.3 2024.09, Sep 10 2024
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z3 d/home/wayne/FPGA_stuff/rc1/lab4/modelsim_proj
T_opt
!s110 1757988618
VT64nNF7MWT^>DPJlcM@033
04 20 4 work address_generator_tb fast 0
=7-000ae431a4f1-68c8c70a-902f2-4f45
R1
Z4 !s12f OEM100
Z5 !s12b OEM100
!s124 OEM10U2 
Z6 !s135 nogc
Z7 o-quiet -auto_acc_if_foreign -work work +acc
Z8 tCvgOpt 0
n@_opt
Z9 OL;O;2024.3;79
R3
T_opt1
!s110 1757992582
VAHk@KzflX:^2Pjl6J8@`02
04 11 4 work template_tb fast 0
=5-000ae431a4f1-68c8d685-ea5e5-5efa
R1
R4
R5
!s124 OEM10U4 
R6
R7
R8
n@_opt1
R9
vaddress_generator
2/home/wayne/FPGA_stuff/rc1/lab4/address_generator.sv
Z10 DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
Z11 !s110 1757992581
!i10b 1
!s100 CDXaIonK[APNKRiX>O6X`0
I0j7K3anz4kO_d6^M31f^L0
S1
R3
w1757990813
8/home/wayne/FPGA_stuff/rc1/lab4/address_generator.sv
F/home/wayne/FPGA_stuff/rc1/lab4/address_generator.sv
!i122 71
L0 5 32
Z12 VDg1SIo80bB@j0V0VzS_@n1
Z13 OL;L;2024.3;79
r1
!s85 0
31
Z14 !s108 1757992581.000000
!s107 /home/wayne/FPGA_stuff/rc1/lab4/address_generator.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|/home/wayne/FPGA_stuff/rc1/lab4/address_generator.sv|
!i113 0
Z15 o-work work -sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R8
vaddress_generator_tb
2/home/wayne/FPGA_stuff/rc1/lab4/testbenches/address_generator_tb.sv
R10
!s110 1757991495
!i10b 1
!s100 PNCN4RO2le6eO<Ya@`UOB0
I3]SP87mi=iQCCRZV6EY081
S1
R3
w1757988993
8/home/wayne/FPGA_stuff/rc1/lab4/testbenches/address_generator_tb.sv
F/home/wayne/FPGA_stuff/rc1/lab4/testbenches/address_generator_tb.sv
!i122 33
L0 5 65
R12
R13
r1
!s85 0
31
!s108 1757991495.000000
!s107 /home/wayne/FPGA_stuff/rc1/lab4/testbenches/address_generator_tb.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|/home/wayne/FPGA_stuff/rc1/lab4/testbenches/address_generator_tb.sv|
!i113 0
R15
R8
vcontroller
2/home/wayne/FPGA_stuff/rc1/lab4/controller.sv
R10
R11
!i10b 1
!s100 ADjM5HG_BnVoInAKE@z5d3
ISI?i<IXEEM[52;Eh>mWhN3
S1
R3
w1757992554
8/home/wayne/FPGA_stuff/rc1/lab4/controller.sv
F/home/wayne/FPGA_stuff/rc1/lab4/controller.sv
!i122 72
L0 5 64
R12
R13
r1
!s85 0
31
R14
!s107 /home/wayne/FPGA_stuff/rc1/lab4/controller.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|/home/wayne/FPGA_stuff/rc1/lab4/controller.sv|
!i113 0
R15
R8
vtemplate_tb
2/home/wayne/FPGA_stuff/rc1/lab4/testbenches/toplevel_tb.sv
R10
R11
!i10b 1
!s100 0Z3lib]==a=WjE?B<<oS:2
IaaUZfRNM@N1Ie@1^PgGk72
S1
R3
w1757992580
8/home/wayne/FPGA_stuff/rc1/lab4/testbenches/toplevel_tb.sv
F/home/wayne/FPGA_stuff/rc1/lab4/testbenches/toplevel_tb.sv
!i122 73
L0 5 58
R12
R13
r1
!s85 0
31
R14
!s107 /home/wayne/FPGA_stuff/rc1/lab4/testbenches/toplevel_tb.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|/home/wayne/FPGA_stuff/rc1/lab4/testbenches/toplevel_tb.sv|
!i113 0
R15
R8
vtoplevel
2/home/wayne/FPGA_stuff/rc1/lab4/toplevel.sv
R10
R11
!i10b 1
!s100 XB>;6>_Rmo[JF5on:`>>V3
I[CPWUF_KEonlRA<?TZ?=I1
S1
R3
w1757992003
8/home/wayne/FPGA_stuff/rc1/lab4/toplevel.sv
F/home/wayne/FPGA_stuff/rc1/lab4/toplevel.sv
!i122 74
L0 5 31
R12
R13
r1
!s85 0
31
R14
!s107 /home/wayne/FPGA_stuff/rc1/lab4/toplevel.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|/home/wayne/FPGA_stuff/rc1/lab4/toplevel.sv|
!i113 0
R15
R8
