#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f8ea56209d0 .scope module, "adder" "adder" 2 27;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /OUTPUT 32 "y"
o0x7f8ea5732008 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f8ea561d800_0 .net "a", 31 0, o0x7f8ea5732008;  0 drivers
o0x7f8ea5732038 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f8ea56305b0_0 .net "b", 31 0, o0x7f8ea5732038;  0 drivers
v0x7f8ea5630650_0 .net "y", 31 0, L_0x7f8ea5640650;  1 drivers
L_0x7f8ea5640650 .arith/sum 32, o0x7f8ea5732008, o0x7f8ea5732038;
S_0x7f8ea561d970 .scope module, "testbench" "testbench" 3 7;
 .timescale 0 0;
v0x7f8ea5640380_0 .var "clk", 0 0;
v0x7f8ea5640410_0 .net "dataadr", 31 0, L_0x7f8ea56432f0;  1 drivers
v0x7f8ea56404a0_0 .net "memwrite", 0 0, L_0x7f8ea56407f0;  1 drivers
v0x7f8ea5640530_0 .var "reset", 0 0;
v0x7f8ea56405c0_0 .net "writedata", 31 0, v0x7f8ea56360c0_0;  1 drivers
E_0x7f8ea5630750 .event negedge, v0x7f8ea5630f80_0;
S_0x7f8ea56307a0 .scope module, "dut" "top" 3 16, 4 7 0, S_0x7f8ea561d970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 32 "writedata"
    .port_info 3 /OUTPUT 32 "adr"
    .port_info 4 /OUTPUT 1 "memwrite"
v0x7f8ea5640020_0 .net "adr", 31 0, L_0x7f8ea56432f0;  alias, 1 drivers
v0x7f8ea56400b0_0 .net "clk", 0 0, v0x7f8ea5640380_0;  1 drivers
v0x7f8ea5640140_0 .net "memwrite", 0 0, L_0x7f8ea56407f0;  alias, 1 drivers
v0x7f8ea56401d0_0 .net "readdata", 31 0, L_0x7f8ea56443c0;  1 drivers
v0x7f8ea5640260_0 .net "reset", 0 0, v0x7f8ea5640530_0;  1 drivers
v0x7f8ea56402f0_0 .net "writedata", 31 0, v0x7f8ea56360c0_0;  alias, 1 drivers
S_0x7f8ea5630a10 .scope module, "mem" "mem" 4 17, 5 8 0, S_0x7f8ea56307a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we"
    .port_info 2 /INPUT 32 "a"
    .port_info 3 /INPUT 32 "wd"
    .port_info 4 /OUTPUT 32 "rd"
L_0x7f8ea56443c0 .functor BUFZ 32, L_0x7f8ea5644240, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f8ea5630cd0 .array "RAM", 0 63, 31 0;
v0x7f8ea5630d80_0 .net *"_s0", 31 0, L_0x7f8ea5644240;  1 drivers
v0x7f8ea5630e20_0 .net *"_s3", 29 0, L_0x7f8ea56442e0;  1 drivers
v0x7f8ea5630ed0_0 .net "a", 31 0, L_0x7f8ea56432f0;  alias, 1 drivers
v0x7f8ea5630f80_0 .net "clk", 0 0, v0x7f8ea5640380_0;  alias, 1 drivers
v0x7f8ea5631060_0 .net "rd", 31 0, L_0x7f8ea56443c0;  alias, 1 drivers
v0x7f8ea5631110_0 .net "wd", 31 0, v0x7f8ea56360c0_0;  alias, 1 drivers
v0x7f8ea56311c0_0 .net "we", 0 0, L_0x7f8ea56407f0;  alias, 1 drivers
E_0x7f8ea5630c80 .event posedge, v0x7f8ea5630f80_0;
L_0x7f8ea5644240 .array/port v0x7f8ea5630cd0, L_0x7f8ea56442e0;
L_0x7f8ea56442e0 .part L_0x7f8ea56432f0, 2, 30;
S_0x7f8ea56312e0 .scope module, "mips" "mips" 4 14, 6 1 0, S_0x7f8ea56307a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 32 "adr"
    .port_info 3 /OUTPUT 32 "writedata"
    .port_info 4 /OUTPUT 1 "memwrite"
    .port_info 5 /INPUT 32 "readdata"
v0x7f8ea5634760_0 .net "adr", 31 0, L_0x7f8ea56432f0;  alias, 1 drivers
v0x7f8ea563eff0_0 .net "alucontrol", 2 0, v0x7f8ea5631b40_0;  1 drivers
v0x7f8ea563f110_0 .net "alusrca", 0 0, L_0x7f8ea5640a50;  1 drivers
v0x7f8ea563f220_0 .net "alusrcb", 1 0, L_0x7f8ea5640f30;  1 drivers
v0x7f8ea563f330_0 .net "clk", 0 0, v0x7f8ea5640380_0;  alias, 1 drivers
v0x7f8ea563f3c0_0 .net "funct", 5 0, L_0x7f8ea5641480;  1 drivers
v0x7f8ea563f450_0 .net "iord", 0 0, L_0x7f8ea5640bc0;  1 drivers
v0x7f8ea563f560_0 .net "irwrite", 0 0, L_0x7f8ea5640890;  1 drivers
v0x7f8ea563f670_0 .net "memtoreg", 0 0, L_0x7f8ea5640ca0;  1 drivers
v0x7f8ea563f800_0 .net "memwrite", 0 0, L_0x7f8ea56407f0;  alias, 1 drivers
v0x7f8ea563f890_0 .net "op", 5 0, L_0x7f8ea5641360;  1 drivers
v0x7f8ea563f920_0 .net "pcen", 0 0, L_0x7f8ea5641270;  1 drivers
v0x7f8ea563f9b0_0 .net "pcsrc", 1 0, L_0x7f8ea5640fd0;  1 drivers
v0x7f8ea563fac0_0 .net "readdata", 31 0, L_0x7f8ea56443c0;  alias, 1 drivers
v0x7f8ea563fb50_0 .net "regdst", 0 0, L_0x7f8ea5640e40;  1 drivers
v0x7f8ea563fc60_0 .net "regwrite", 0 0, L_0x7f8ea5640930;  1 drivers
v0x7f8ea563fd70_0 .net "reset", 0 0, v0x7f8ea5640530_0;  alias, 1 drivers
v0x7f8ea563ff00_0 .net "writedata", 31 0, v0x7f8ea56360c0_0;  alias, 1 drivers
v0x7f8ea563ff90_0 .net "zero", 0 0, L_0x7f8ea5642d50;  1 drivers
S_0x7f8ea5631520 .scope module, "c" "controller" 6 12, 6 24 0, S_0x7f8ea56312e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 6 "op"
    .port_info 3 /INPUT 6 "funct"
    .port_info 4 /INPUT 1 "zero"
    .port_info 5 /OUTPUT 1 "pcen"
    .port_info 6 /OUTPUT 1 "memwrite"
    .port_info 7 /OUTPUT 1 "irwrite"
    .port_info 8 /OUTPUT 1 "regwrite"
    .port_info 9 /OUTPUT 1 "alusrca"
    .port_info 10 /OUTPUT 1 "iord"
    .port_info 11 /OUTPUT 1 "memtoreg"
    .port_info 12 /OUTPUT 1 "regdst"
    .port_info 13 /OUTPUT 2 "alusrcb"
    .port_info 14 /OUTPUT 2 "pcsrc"
    .port_info 15 /OUTPUT 3 "alucontrol"
L_0x7f8ea5641180 .functor AND 1, L_0x7f8ea5642d50, L_0x7f8ea5640b20, C4<1>, C4<1>;
L_0x7f8ea5641270 .functor OR 1, L_0x7f8ea5641180, L_0x7f8ea5640750, C4<0>, C4<0>;
v0x7f8ea5633690_0 .net "alucontrol", 2 0, v0x7f8ea5631b40_0;  alias, 1 drivers
v0x7f8ea5633760_0 .net "aluop", 1 0, L_0x7f8ea5641070;  1 drivers
v0x7f8ea56337f0_0 .net "alusrca", 0 0, L_0x7f8ea5640a50;  alias, 1 drivers
v0x7f8ea5633880_0 .net "alusrcb", 1 0, L_0x7f8ea5640f30;  alias, 1 drivers
v0x7f8ea5633910_0 .net "branch", 0 0, L_0x7f8ea5640b20;  1 drivers
v0x7f8ea56339e0_0 .net "clk", 0 0, v0x7f8ea5640380_0;  alias, 1 drivers
v0x7f8ea5633ab0_0 .net "funct", 5 0, L_0x7f8ea5641480;  alias, 1 drivers
v0x7f8ea5633b40_0 .net "iord", 0 0, L_0x7f8ea5640bc0;  alias, 1 drivers
v0x7f8ea5633bf0_0 .net "irwrite", 0 0, L_0x7f8ea5640890;  alias, 1 drivers
v0x7f8ea5633d20_0 .net "memtoreg", 0 0, L_0x7f8ea5640ca0;  alias, 1 drivers
v0x7f8ea5633db0_0 .net "memwrite", 0 0, L_0x7f8ea56407f0;  alias, 1 drivers
v0x7f8ea5633e80_0 .net "op", 5 0, L_0x7f8ea5641360;  alias, 1 drivers
v0x7f8ea5633f10_0 .net "pcen", 0 0, L_0x7f8ea5641270;  alias, 1 drivers
v0x7f8ea5633fa0_0 .net "pcenprev", 0 0, L_0x7f8ea5641180;  1 drivers
v0x7f8ea5634030_0 .net "pcsrc", 1 0, L_0x7f8ea5640fd0;  alias, 1 drivers
v0x7f8ea56340c0_0 .net "pcwrite", 0 0, L_0x7f8ea5640750;  1 drivers
v0x7f8ea5634170_0 .net "regdst", 0 0, L_0x7f8ea5640e40;  alias, 1 drivers
v0x7f8ea5634320_0 .net "regwrite", 0 0, L_0x7f8ea5640930;  alias, 1 drivers
v0x7f8ea56343b0_0 .net "reset", 0 0, v0x7f8ea5640530_0;  alias, 1 drivers
v0x7f8ea5634440_0 .net "zero", 0 0, L_0x7f8ea5642d50;  alias, 1 drivers
S_0x7f8ea56318d0 .scope module, "ad" "aludec" 6 40, 6 48 0, S_0x7f8ea5631520;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct"
    .port_info 1 /INPUT 2 "aluop"
    .port_info 2 /OUTPUT 3 "alucontrol"
v0x7f8ea5631b40_0 .var "alucontrol", 2 0;
v0x7f8ea5631c00_0 .net "aluop", 1 0, L_0x7f8ea5641070;  alias, 1 drivers
v0x7f8ea5631cb0_0 .net "funct", 5 0, L_0x7f8ea5641480;  alias, 1 drivers
E_0x7f8ea5631af0 .event edge, v0x7f8ea5631c00_0, v0x7f8ea5631cb0_0;
S_0x7f8ea5631dc0 .scope module, "md" "maindec" 6 36, 6 67 0, S_0x7f8ea5631520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 6 "op"
    .port_info 3 /OUTPUT 1 "pcwrite"
    .port_info 4 /OUTPUT 1 "memwrite"
    .port_info 5 /OUTPUT 1 "irwrite"
    .port_info 6 /OUTPUT 1 "regwrite"
    .port_info 7 /OUTPUT 1 "alusrca"
    .port_info 8 /OUTPUT 1 "branch"
    .port_info 9 /OUTPUT 1 "iord"
    .port_info 10 /OUTPUT 1 "memtoreg"
    .port_info 11 /OUTPUT 1 "regdst"
    .port_info 12 /OUTPUT 2 "alusrcb"
    .port_info 13 /OUTPUT 2 "pcsrc"
    .port_info 14 /OUTPUT 2 "aluop"
P_0x7f8ea6008800 .param/l "ADDI" 0 6 91, C4<001000>;
P_0x7f8ea6008840 .param/l "ADDIEX" 0 6 83, C4<1001>;
P_0x7f8ea6008880 .param/l "ADDIWB" 0 6 84, C4<1010>;
P_0x7f8ea60088c0 .param/l "BEQ" 0 6 90, C4<000100>;
P_0x7f8ea6008900 .param/l "BEQEX" 0 6 82, C4<1000>;
P_0x7f8ea6008940 .param/l "DECODE" 0 6 75, C4<0001>;
P_0x7f8ea6008980 .param/l "FETCH" 0 6 74, C4<0000>;
P_0x7f8ea60089c0 .param/l "J" 0 6 92, C4<000010>;
P_0x7f8ea6008a00 .param/l "JEX" 0 6 85, C4<1011>;
P_0x7f8ea6008a40 .param/l "LW" 0 6 87, C4<100011>;
P_0x7f8ea6008a80 .param/l "MEMADR" 0 6 76, C4<0010>;
P_0x7f8ea6008ac0 .param/l "MEMRD" 0 6 77, C4<0011>;
P_0x7f8ea6008b00 .param/l "MEMWB" 0 6 78, C4<0100>;
P_0x7f8ea6008b40 .param/l "MEMWR" 0 6 79, C4<0101>;
P_0x7f8ea6008b80 .param/l "RTYPE" 0 6 89, C4<000000>;
P_0x7f8ea6008bc0 .param/l "RTYPEEX" 0 6 80, C4<0110>;
P_0x7f8ea6008c00 .param/l "RTYPEWB" 0 6 81, C4<0111>;
P_0x7f8ea6008c40 .param/l "SW" 0 6 88, C4<101011>;
v0x7f8ea56327c0_0 .net *"_s14", 14 0, v0x7f8ea5632c00_0;  1 drivers
v0x7f8ea5632880_0 .net "aluop", 1 0, L_0x7f8ea5641070;  alias, 1 drivers
v0x7f8ea5632940_0 .net "alusrca", 0 0, L_0x7f8ea5640a50;  alias, 1 drivers
v0x7f8ea56329f0_0 .net "alusrcb", 1 0, L_0x7f8ea5640f30;  alias, 1 drivers
v0x7f8ea5632a90_0 .net "branch", 0 0, L_0x7f8ea5640b20;  alias, 1 drivers
v0x7f8ea5632b70_0 .net "clk", 0 0, v0x7f8ea5640380_0;  alias, 1 drivers
v0x7f8ea5632c00_0 .var "controls", 14 0;
v0x7f8ea5632ca0_0 .net "iord", 0 0, L_0x7f8ea5640bc0;  alias, 1 drivers
v0x7f8ea5632d40_0 .net "irwrite", 0 0, L_0x7f8ea5640890;  alias, 1 drivers
v0x7f8ea5632e60_0 .net "memtoreg", 0 0, L_0x7f8ea5640ca0;  alias, 1 drivers
v0x7f8ea5632f00_0 .net "memwrite", 0 0, L_0x7f8ea56407f0;  alias, 1 drivers
v0x7f8ea5632fb0_0 .var "nextstate", 3 0;
v0x7f8ea5633040_0 .net "op", 5 0, L_0x7f8ea5641360;  alias, 1 drivers
v0x7f8ea56330d0_0 .net "pcsrc", 1 0, L_0x7f8ea5640fd0;  alias, 1 drivers
v0x7f8ea5633170_0 .net "pcwrite", 0 0, L_0x7f8ea5640750;  alias, 1 drivers
v0x7f8ea5633210_0 .net "regdst", 0 0, L_0x7f8ea5640e40;  alias, 1 drivers
v0x7f8ea56332b0_0 .net "regwrite", 0 0, L_0x7f8ea5640930;  alias, 1 drivers
v0x7f8ea5633450_0 .net "reset", 0 0, v0x7f8ea5640530_0;  alias, 1 drivers
v0x7f8ea56334f0_0 .var "state", 3 0;
E_0x7f8ea5632710 .event edge, v0x7f8ea56334f0_0;
E_0x7f8ea5632750 .event edge, v0x7f8ea56334f0_0, v0x7f8ea5633040_0;
E_0x7f8ea5632790 .event posedge, v0x7f8ea5633450_0, v0x7f8ea5630f80_0;
L_0x7f8ea5640750 .part v0x7f8ea5632c00_0, 14, 1;
L_0x7f8ea56407f0 .part v0x7f8ea5632c00_0, 13, 1;
L_0x7f8ea5640890 .part v0x7f8ea5632c00_0, 12, 1;
L_0x7f8ea5640930 .part v0x7f8ea5632c00_0, 11, 1;
L_0x7f8ea5640a50 .part v0x7f8ea5632c00_0, 10, 1;
L_0x7f8ea5640b20 .part v0x7f8ea5632c00_0, 9, 1;
L_0x7f8ea5640bc0 .part v0x7f8ea5632c00_0, 8, 1;
L_0x7f8ea5640ca0 .part v0x7f8ea5632c00_0, 7, 1;
L_0x7f8ea5640e40 .part v0x7f8ea5632c00_0, 6, 1;
L_0x7f8ea5640f30 .part v0x7f8ea5632c00_0, 4, 2;
L_0x7f8ea5640fd0 .part v0x7f8ea5632c00_0, 2, 2;
L_0x7f8ea5641070 .part v0x7f8ea5632c00_0, 0, 2;
S_0x7f8ea56345a0 .scope module, "dp" "datapath" 6 16, 6 154 0, S_0x7f8ea56312e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "pcen"
    .port_info 3 /INPUT 1 "irwrite"
    .port_info 4 /INPUT 1 "regwrite"
    .port_info 5 /INPUT 1 "alusrca"
    .port_info 6 /INPUT 1 "iord"
    .port_info 7 /INPUT 1 "memtoreg"
    .port_info 8 /INPUT 1 "regdst"
    .port_info 9 /INPUT 2 "alusrcb"
    .port_info 10 /INPUT 2 "pcsrc"
    .port_info 11 /INPUT 3 "alucontrol"
    .port_info 12 /OUTPUT 6 "op"
    .port_info 13 /OUTPUT 6 "funct"
    .port_info 14 /OUTPUT 1 "zero"
    .port_info 15 /OUTPUT 32 "adr"
    .port_info 16 /OUTPUT 32 "writedata"
    .port_info 17 /INPUT 32 "readdata"
v0x7f8ea563d180_0 .net *"_s19", 3 0, L_0x7f8ea56440b0;  1 drivers
v0x7f8ea563d230_0 .net "a", 31 0, v0x7f8ea5635af0_0;  1 drivers
v0x7f8ea563d310_0 .net "a3", 4 0, L_0x7f8ea56415a0;  1 drivers
v0x7f8ea563d3e0_0 .net "adr", 31 0, L_0x7f8ea56432f0;  alias, 1 drivers
v0x7f8ea563d480_0 .net "alucontrol", 2 0, v0x7f8ea5631b40_0;  alias, 1 drivers
v0x7f8ea563d550_0 .net "aluout", 31 0, v0x7f8ea56366b0_0;  1 drivers
v0x7f8ea563d660_0 .net "aluresult", 31 0, v0x7f8ea5634fc0_0;  1 drivers
v0x7f8ea563d6f0_0 .net "alusrca", 0 0, L_0x7f8ea5640a50;  alias, 1 drivers
v0x7f8ea563d780_0 .net "alusrcb", 1 0, L_0x7f8ea5640f30;  alias, 1 drivers
v0x7f8ea563d890_0 .net "clk", 0 0, v0x7f8ea5640380_0;  alias, 1 drivers
v0x7f8ea563d920_0 .net "data", 31 0, v0x7f8ea5636cc0_0;  1 drivers
v0x7f8ea563d9b0_0 .net "funct", 5 0, L_0x7f8ea5641480;  alias, 1 drivers
v0x7f8ea563da80_0 .net "instr", 31 0, v0x7f8ea5637330_0;  1 drivers
v0x7f8ea563db10_0 .net "iord", 0 0, L_0x7f8ea5640bc0;  alias, 1 drivers
v0x7f8ea563dba0_0 .net "irwrite", 0 0, L_0x7f8ea5640890;  alias, 1 drivers
v0x7f8ea563dc30_0 .net "memtoreg", 0 0, L_0x7f8ea5640ca0;  alias, 1 drivers
o0x7f8ea5733808 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f8ea563dcc0_0 .net "memwrite", 0 0, o0x7f8ea5733808;  0 drivers
v0x7f8ea563de50_0 .net "op", 5 0, L_0x7f8ea5641360;  alias, 1 drivers
v0x7f8ea563dee0_0 .net "pc", 31 0, v0x7f8ea5637a70_0;  1 drivers
v0x7f8ea563df70_0 .net "pcen", 0 0, L_0x7f8ea5641270;  alias, 1 drivers
v0x7f8ea563e000_0 .net "pcjump", 31 0, L_0x7f8ea56441a0;  1 drivers
v0x7f8ea563e090_0 .net "pcnext", 31 0, L_0x7f8ea56430d0;  1 drivers
v0x7f8ea563e160_0 .net "pcsrc", 1 0, L_0x7f8ea5640fd0;  alias, 1 drivers
v0x7f8ea563e1f0_0 .net "rd", 31 0, L_0x7f8ea56435d0;  1 drivers
v0x7f8ea563e280_0 .net "rd1", 31 0, L_0x7f8ea5641c80;  1 drivers
v0x7f8ea563e360_0 .net "rd2", 31 0, L_0x7f8ea5642280;  1 drivers
v0x7f8ea563e430_0 .net "readdata", 31 0, L_0x7f8ea56443c0;  alias, 1 drivers
v0x7f8ea563e4c0_0 .net "regdst", 0 0, L_0x7f8ea5640e40;  alias, 1 drivers
v0x7f8ea563e550_0 .net "regwrite", 0 0, L_0x7f8ea5640930;  alias, 1 drivers
v0x7f8ea563e5e0_0 .net "reset", 0 0, v0x7f8ea5640530_0;  alias, 1 drivers
v0x7f8ea563e770_0 .net "signimm", 31 0, L_0x7f8ea56438d0;  1 drivers
v0x7f8ea563e800_0 .net "signimmsh", 31 0, L_0x7f8ea5643e10;  1 drivers
v0x7f8ea563e8d0_0 .net "sl2temp", 27 0, L_0x7f8ea5643eb0;  1 drivers
v0x7f8ea563dd50_0 .net "srca", 31 0, L_0x7f8ea5642550;  1 drivers
v0x7f8ea563eb60_0 .net "srcb", 31 0, v0x7f8ea563a710_0;  1 drivers
v0x7f8ea563ebf0_0 .net "wd3", 31 0, L_0x7f8ea5641800;  1 drivers
v0x7f8ea563ec80_0 .net "writedata", 31 0, v0x7f8ea56360c0_0;  alias, 1 drivers
v0x7f8ea563ed90_0 .net "zero", 0 0, L_0x7f8ea5642d50;  alias, 1 drivers
L_0x7f8ea5641360 .part v0x7f8ea5637330_0, 26, 6;
L_0x7f8ea5641480 .part v0x7f8ea5637330_0, 0, 6;
L_0x7f8ea5641640 .part v0x7f8ea5637330_0, 16, 5;
L_0x7f8ea5641760 .part v0x7f8ea5637330_0, 11, 5;
L_0x7f8ea56423e0 .part v0x7f8ea5637330_0, 21, 5;
L_0x7f8ea56424b0 .part v0x7f8ea5637330_0, 16, 5;
L_0x7f8ea5643bd0 .part v0x7f8ea5637330_0, 0, 16;
L_0x7f8ea5643fd0 .part v0x7f8ea5637330_0, 0, 26;
L_0x7f8ea56440b0 .part v0x7f8ea5637a70_0, 28, 4;
L_0x7f8ea56441a0 .concat [ 28 4 0 0], L_0x7f8ea5643eb0, L_0x7f8ea56440b0;
S_0x7f8ea56349a0 .scope module, "alumain" "alu" 6 191, 7 1 0, S_0x7f8ea56345a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A"
    .port_info 1 /INPUT 32 "B"
    .port_info 2 /INPUT 3 "F"
    .port_info 3 /OUTPUT 32 "Y"
    .port_info 4 /OUTPUT 1 "Zero"
L_0x7f8ea5642710 .functor NOT 32, v0x7f8ea563a710_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f8ea5634be0_0 .net "A", 31 0, L_0x7f8ea5642550;  alias, 1 drivers
v0x7f8ea5634ca0_0 .net "B", 31 0, v0x7f8ea563a710_0;  alias, 1 drivers
v0x7f8ea5634d50_0 .net "Bout", 31 0, L_0x7f8ea5642780;  1 drivers
v0x7f8ea5634e10_0 .net "F", 2 0, v0x7f8ea5631b40_0;  alias, 1 drivers
v0x7f8ea5634ef0_0 .net "S", 31 0, L_0x7f8ea5642c50;  1 drivers
v0x7f8ea5634fc0_0 .var "Y", 31 0;
v0x7f8ea5635070_0 .net "Zero", 0 0, L_0x7f8ea5642d50;  alias, 1 drivers
v0x7f8ea5635100_0 .net *"_s1", 0 0, L_0x7f8ea5642670;  1 drivers
v0x7f8ea56351a0_0 .net *"_s10", 31 0, L_0x7f8ea5642ac0;  1 drivers
L_0x7f8ea5763248 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f8ea56352d0_0 .net *"_s13", 30 0, L_0x7f8ea5763248;  1 drivers
L_0x7f8ea5763290 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f8ea5635380_0 .net/2u *"_s16", 31 0, L_0x7f8ea5763290;  1 drivers
v0x7f8ea5635430_0 .net *"_s2", 31 0, L_0x7f8ea5642710;  1 drivers
v0x7f8ea56354e0_0 .net *"_s6", 31 0, L_0x7f8ea56428a0;  1 drivers
v0x7f8ea5635590_0 .net *"_s9", 0 0, L_0x7f8ea5642a20;  1 drivers
E_0x7f8ea5634b80 .event edge, v0x7f8ea5631b40_0, v0x7f8ea5634be0_0, v0x7f8ea5634d50_0, v0x7f8ea5634ef0_0;
L_0x7f8ea5642670 .part v0x7f8ea5631b40_0, 2, 1;
L_0x7f8ea5642780 .functor MUXZ 32, v0x7f8ea563a710_0, L_0x7f8ea5642710, L_0x7f8ea5642670, C4<>;
L_0x7f8ea56428a0 .arith/sum 32, L_0x7f8ea5642550, L_0x7f8ea5642780;
L_0x7f8ea5642a20 .part v0x7f8ea5631b40_0, 2, 1;
L_0x7f8ea5642ac0 .concat [ 1 31 0 0], L_0x7f8ea5642a20, L_0x7f8ea5763248;
L_0x7f8ea5642c50 .arith/sum 32, L_0x7f8ea56428a0, L_0x7f8ea5642ac0;
L_0x7f8ea5642d50 .cmp/eq 32, v0x7f8ea5634fc0_0, L_0x7f8ea5763290;
S_0x7f8ea56356c0 .scope module, "flop_a" "flopr" 6 186, 2 50 0, S_0x7f8ea56345a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 32 "d"
    .port_info 3 /OUTPUT 32 "q"
P_0x7f8ea5635870 .param/l "WIDTH" 0 2 50, +C4<00000000000000000000000000100000>;
v0x7f8ea56359d0_0 .net "clk", 0 0, v0x7f8ea5640380_0;  alias, 1 drivers
v0x7f8ea5635a60_0 .net "d", 31 0, L_0x7f8ea5641c80;  alias, 1 drivers
v0x7f8ea5635af0_0 .var "q", 31 0;
v0x7f8ea5635b80_0 .net "reset", 0 0, v0x7f8ea5640530_0;  alias, 1 drivers
S_0x7f8ea5635c40 .scope module, "flop_b" "flopr" 6 187, 2 50 0, S_0x7f8ea56345a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 32 "d"
    .port_info 3 /OUTPUT 32 "q"
P_0x7f8ea5635df0 .param/l "WIDTH" 0 2 50, +C4<00000000000000000000000000100000>;
v0x7f8ea5635f90_0 .net "clk", 0 0, v0x7f8ea5640380_0;  alias, 1 drivers
v0x7f8ea5636020_0 .net "d", 31 0, L_0x7f8ea5642280;  alias, 1 drivers
v0x7f8ea56360c0_0 .var "q", 31 0;
v0x7f8ea5636170_0 .net "reset", 0 0, v0x7f8ea5640530_0;  alias, 1 drivers
S_0x7f8ea5636240 .scope module, "flopaluout" "flopr" 6 192, 2 50 0, S_0x7f8ea56345a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 32 "d"
    .port_info 3 /OUTPUT 32 "q"
P_0x7f8ea56363f0 .param/l "WIDTH" 0 2 50, +C4<00000000000000000000000000100000>;
v0x7f8ea5636570_0 .net "clk", 0 0, v0x7f8ea5640380_0;  alias, 1 drivers
v0x7f8ea5636610_0 .net "d", 31 0, v0x7f8ea5634fc0_0;  alias, 1 drivers
v0x7f8ea56366b0_0 .var "q", 31 0;
v0x7f8ea5636740_0 .net "reset", 0 0, v0x7f8ea5640530_0;  alias, 1 drivers
S_0x7f8ea5636870 .scope module, "flopdata" "flopr" 6 198, 2 50 0, S_0x7f8ea56345a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 32 "d"
    .port_info 3 /OUTPUT 32 "q"
P_0x7f8ea5636a20 .param/l "WIDTH" 0 2 50, +C4<00000000000000000000000000100000>;
v0x7f8ea5636b80_0 .net "clk", 0 0, v0x7f8ea5640380_0;  alias, 1 drivers
v0x7f8ea5636c20_0 .net "d", 31 0, L_0x7f8ea56435d0;  alias, 1 drivers
v0x7f8ea5636cc0_0 .var "q", 31 0;
v0x7f8ea5636d50_0 .net "reset", 0 0, v0x7f8ea5640530_0;  alias, 1 drivers
S_0x7f8ea5636e00 .scope module, "flopinstr" "flopenr" 6 197, 2 60 0, S_0x7f8ea56345a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "en"
    .port_info 3 /INPUT 32 "d"
    .port_info 4 /OUTPUT 32 "q"
P_0x7f8ea5636fb0 .param/l "WIDTH" 0 2 60, +C4<00000000000000000000000000100000>;
v0x7f8ea56370e0_0 .net "clk", 0 0, v0x7f8ea5640380_0;  alias, 1 drivers
v0x7f8ea5637180_0 .net "d", 31 0, L_0x7f8ea56435d0;  alias, 1 drivers
v0x7f8ea5637240_0 .net "en", 0 0, L_0x7f8ea5640890;  alias, 1 drivers
v0x7f8ea5637330_0 .var "q", 31 0;
v0x7f8ea56373c0_0 .net "reset", 0 0, v0x7f8ea5640530_0;  alias, 1 drivers
S_0x7f8ea56374f0 .scope module, "floppc" "flopenr" 6 194, 2 60 0, S_0x7f8ea56345a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "en"
    .port_info 3 /INPUT 32 "d"
    .port_info 4 /OUTPUT 32 "q"
P_0x7f8ea56376a0 .param/l "WIDTH" 0 2 60, +C4<00000000000000000000000000100000>;
v0x7f8ea56377a0_0 .net "clk", 0 0, v0x7f8ea5640380_0;  alias, 1 drivers
v0x7f8ea5637940_0 .net "d", 31 0, L_0x7f8ea56430d0;  alias, 1 drivers
v0x7f8ea56379e0_0 .net "en", 0 0, L_0x7f8ea5641270;  alias, 1 drivers
v0x7f8ea5637a70_0 .var "q", 31 0;
v0x7f8ea5637b00_0 .net "reset", 0 0, v0x7f8ea5640530_0;  alias, 1 drivers
S_0x7f8ea5637c20 .scope module, "mem1" "mem" 6 196, 5 8 0, S_0x7f8ea56345a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we"
    .port_info 2 /INPUT 32 "a"
    .port_info 3 /INPUT 32 "wd"
    .port_info 4 /OUTPUT 32 "rd"
L_0x7f8ea56435d0 .functor BUFZ 32, L_0x7f8ea5643390, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f8ea5637e50 .array "RAM", 0 63, 31 0;
v0x7f8ea5637ee0_0 .net *"_s0", 31 0, L_0x7f8ea5643390;  1 drivers
v0x7f8ea5637f90_0 .net *"_s3", 29 0, L_0x7f8ea5643430;  1 drivers
v0x7f8ea5638050_0 .net "a", 31 0, L_0x7f8ea56432f0;  alias, 1 drivers
v0x7f8ea5638110_0 .net "clk", 0 0, v0x7f8ea5640380_0;  alias, 1 drivers
v0x7f8ea56381e0_0 .net "rd", 31 0, L_0x7f8ea56435d0;  alias, 1 drivers
v0x7f8ea56382b0_0 .net "wd", 31 0, v0x7f8ea56360c0_0;  alias, 1 drivers
v0x7f8ea5638380_0 .net "we", 0 0, o0x7f8ea5733808;  alias, 0 drivers
L_0x7f8ea5643390 .array/port v0x7f8ea5637e50, L_0x7f8ea5643430;
L_0x7f8ea5643430 .part L_0x7f8ea56432f0, 2, 30;
S_0x7f8ea5638470 .scope module, "muxA3" "mux2" 6 183, 2 71 0, S_0x7f8ea56345a0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "d0"
    .port_info 1 /INPUT 5 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 5 "y"
P_0x7f8ea5635920 .param/l "WIDTH" 0 2 71, +C4<00000000000000000000000000000101>;
v0x7f8ea56387c0_0 .net "d0", 4 0, L_0x7f8ea5641640;  1 drivers
v0x7f8ea5638870_0 .net "d1", 4 0, L_0x7f8ea5641760;  1 drivers
v0x7f8ea5638910_0 .net "s", 0 0, L_0x7f8ea5640e40;  alias, 1 drivers
v0x7f8ea56389a0_0 .net "y", 4 0, L_0x7f8ea56415a0;  alias, 1 drivers
L_0x7f8ea56415a0 .functor MUXZ 5, L_0x7f8ea5641640, L_0x7f8ea5641760, L_0x7f8ea5640e40, C4<>;
S_0x7f8ea5638a70 .scope module, "muxadr" "mux2" 6 195, 2 71 0, S_0x7f8ea56345a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0"
    .port_info 1 /INPUT 32 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 32 "y"
P_0x7f8ea5638c20 .param/l "WIDTH" 0 2 71, +C4<00000000000000000000000000100000>;
v0x7f8ea5638da0_0 .net "d0", 31 0, v0x7f8ea5637a70_0;  alias, 1 drivers
v0x7f8ea5638e70_0 .net "d1", 31 0, v0x7f8ea56366b0_0;  alias, 1 drivers
v0x7f8ea5638f00_0 .net "s", 0 0, L_0x7f8ea5640bc0;  alias, 1 drivers
v0x7f8ea5638f90_0 .net "y", 31 0, L_0x7f8ea56432f0;  alias, 1 drivers
L_0x7f8ea56432f0 .functor MUXZ 32, v0x7f8ea5637a70_0, v0x7f8ea56366b0_0, L_0x7f8ea5640bc0, C4<>;
S_0x7f8ea5639070 .scope module, "muxpcnext" "mux3" 6 193, 6 206 0, S_0x7f8ea56345a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0"
    .port_info 1 /INPUT 32 "d1"
    .port_info 2 /INPUT 32 "d2"
    .port_info 3 /INPUT 2 "s"
    .port_info 4 /OUTPUT 32 "y"
P_0x7f8ea5639220 .param/l "WIDTH" 0 6 206, +C4<00000000000000000000000000100000>;
v0x7f8ea5639350_0 .net *"_s1", 0 0, L_0x7f8ea5642eb0;  1 drivers
v0x7f8ea5639410_0 .net *"_s3", 0 0, L_0x7f8ea5642f50;  1 drivers
v0x7f8ea56394c0_0 .net *"_s4", 31 0, L_0x7f8ea5642ff0;  1 drivers
v0x7f8ea5639580_0 .net "d0", 31 0, v0x7f8ea5634fc0_0;  alias, 1 drivers
v0x7f8ea5639660_0 .net "d1", 31 0, v0x7f8ea56366b0_0;  alias, 1 drivers
v0x7f8ea5639770_0 .net "d2", 31 0, L_0x7f8ea56441a0;  alias, 1 drivers
v0x7f8ea5639800_0 .net "s", 1 0, L_0x7f8ea5640fd0;  alias, 1 drivers
v0x7f8ea56398d0_0 .net "y", 31 0, L_0x7f8ea56430d0;  alias, 1 drivers
L_0x7f8ea5642eb0 .part L_0x7f8ea5640fd0, 1, 1;
L_0x7f8ea5642f50 .part L_0x7f8ea5640fd0, 0, 1;
L_0x7f8ea5642ff0 .functor MUXZ 32, v0x7f8ea5634fc0_0, v0x7f8ea56366b0_0, L_0x7f8ea5642f50, C4<>;
L_0x7f8ea56430d0 .delay 32 (1,1,1) L_0x7f8ea56430d0/d;
L_0x7f8ea56430d0/d .functor MUXZ 32, L_0x7f8ea5642ff0, L_0x7f8ea56441a0, L_0x7f8ea5642eb0, C4<>;
S_0x7f8ea56399c0 .scope module, "muxsrcA" "mux2" 6 188, 2 71 0, S_0x7f8ea56345a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0"
    .port_info 1 /INPUT 32 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 32 "y"
P_0x7f8ea5639b70 .param/l "WIDTH" 0 2 71, +C4<00000000000000000000000000100000>;
v0x7f8ea5639cf0_0 .net "d0", 31 0, v0x7f8ea5637a70_0;  alias, 1 drivers
v0x7f8ea5639dd0_0 .net "d1", 31 0, v0x7f8ea5635af0_0;  alias, 1 drivers
v0x7f8ea5639e60_0 .net "s", 0 0, L_0x7f8ea5640a50;  alias, 1 drivers
v0x7f8ea5639ef0_0 .net "y", 31 0, L_0x7f8ea5642550;  alias, 1 drivers
L_0x7f8ea5642550 .functor MUXZ 32, v0x7f8ea5637a70_0, v0x7f8ea5635af0_0, L_0x7f8ea5640a50, C4<>;
S_0x7f8ea5639fb0 .scope module, "muxsrcb" "mux4" 6 201, 6 213 0, S_0x7f8ea56345a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0"
    .port_info 1 /INPUT 32 "d1"
    .port_info 2 /INPUT 32 "d2"
    .port_info 3 /INPUT 32 "d3"
    .port_info 4 /INPUT 2 "s"
    .port_info 5 /OUTPUT 32 "y"
P_0x7f8ea563a160 .param/l "WITDH" 0 6 213, +C4<00000000000000000000000000100000>;
v0x7f8ea563a390_0 .net "d0", 31 0, v0x7f8ea56360c0_0;  alias, 1 drivers
L_0x7f8ea5763320 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7f8ea563a440_0 .net "d1", 31 0, L_0x7f8ea5763320;  1 drivers
v0x7f8ea563a4e0_0 .net "d2", 31 0, L_0x7f8ea56438d0;  alias, 1 drivers
v0x7f8ea563a570_0 .net "d3", 31 0, L_0x7f8ea5643e10;  alias, 1 drivers
v0x7f8ea563a600_0 .net "s", 1 0, L_0x7f8ea5640f30;  alias, 1 drivers
v0x7f8ea563a710_0 .var "y", 31 0;
E_0x7f8ea563a320/0 .event edge, v0x7f8ea56329f0_0, v0x7f8ea5631110_0, v0x7f8ea563a440_0, v0x7f8ea563a4e0_0;
E_0x7f8ea563a320/1 .event edge, v0x7f8ea563a570_0;
E_0x7f8ea563a320 .event/or E_0x7f8ea563a320/0, E_0x7f8ea563a320/1;
S_0x7f8ea563a800 .scope module, "muxwd3" "mux2" 6 184, 2 71 0, S_0x7f8ea56345a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0"
    .port_info 1 /INPUT 32 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 32 "y"
P_0x7f8ea563a9b0 .param/l "WIDTH" 0 2 71, +C4<00000000000000000000000000100000>;
v0x7f8ea563ab30_0 .net "d0", 31 0, v0x7f8ea56366b0_0;  alias, 1 drivers
v0x7f8ea563abd0_0 .net "d1", 31 0, v0x7f8ea5636cc0_0;  alias, 1 drivers
v0x7f8ea563ac70_0 .net "s", 0 0, L_0x7f8ea5640ca0;  alias, 1 drivers
v0x7f8ea563ad00_0 .net "y", 31 0, L_0x7f8ea5641800;  alias, 1 drivers
L_0x7f8ea5641800 .functor MUXZ 32, v0x7f8ea56366b0_0, v0x7f8ea5636cc0_0, L_0x7f8ea5640ca0, C4<>;
S_0x7f8ea563add0 .scope module, "regfile_1" "regfile" 6 185, 2 7 0, S_0x7f8ea56345a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we3"
    .port_info 2 /INPUT 5 "ra1"
    .port_info 3 /INPUT 5 "ra2"
    .port_info 4 /INPUT 5 "wa3"
    .port_info 5 /INPUT 32 "wd3"
    .port_info 6 /OUTPUT 32 "rd1"
    .port_info 7 /OUTPUT 32 "rd2"
v0x7f8ea563b080_0 .net *"_s0", 31 0, L_0x7f8ea56418a0;  1 drivers
v0x7f8ea563b140_0 .net *"_s10", 6 0, L_0x7f8ea5641b00;  1 drivers
L_0x7f8ea5763098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f8ea563b1e0_0 .net *"_s13", 1 0, L_0x7f8ea5763098;  1 drivers
L_0x7f8ea57630e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f8ea563b290_0 .net/2u *"_s14", 31 0, L_0x7f8ea57630e0;  1 drivers
v0x7f8ea563b340_0 .net *"_s18", 31 0, L_0x7f8ea5641dd0;  1 drivers
L_0x7f8ea5763128 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f8ea563b430_0 .net *"_s21", 26 0, L_0x7f8ea5763128;  1 drivers
L_0x7f8ea5763170 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f8ea563b4e0_0 .net/2u *"_s22", 31 0, L_0x7f8ea5763170;  1 drivers
v0x7f8ea563b590_0 .net *"_s24", 0 0, L_0x7f8ea5641f10;  1 drivers
v0x7f8ea563b630_0 .net *"_s26", 31 0, L_0x7f8ea5642070;  1 drivers
v0x7f8ea563b740_0 .net *"_s28", 6 0, L_0x7f8ea5642110;  1 drivers
L_0x7f8ea5763008 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f8ea563b7f0_0 .net *"_s3", 26 0, L_0x7f8ea5763008;  1 drivers
L_0x7f8ea57631b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f8ea563b8a0_0 .net *"_s31", 1 0, L_0x7f8ea57631b8;  1 drivers
L_0x7f8ea5763200 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f8ea563b950_0 .net/2u *"_s32", 31 0, L_0x7f8ea5763200;  1 drivers
L_0x7f8ea5763050 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f8ea563ba00_0 .net/2u *"_s4", 31 0, L_0x7f8ea5763050;  1 drivers
v0x7f8ea563bab0_0 .net *"_s6", 0 0, L_0x7f8ea5641940;  1 drivers
v0x7f8ea563bb50_0 .net *"_s8", 31 0, L_0x7f8ea5641a60;  1 drivers
v0x7f8ea563bc00_0 .net "clk", 0 0, v0x7f8ea5640380_0;  alias, 1 drivers
v0x7f8ea563bd90_0 .net "ra1", 4 0, L_0x7f8ea56423e0;  1 drivers
v0x7f8ea563be20_0 .net "ra2", 4 0, L_0x7f8ea56424b0;  1 drivers
v0x7f8ea563beb0_0 .net "rd1", 31 0, L_0x7f8ea5641c80;  alias, 1 drivers
v0x7f8ea563bf70_0 .net "rd2", 31 0, L_0x7f8ea5642280;  alias, 1 drivers
v0x7f8ea563c000 .array "rf", 0 31, 31 0;
v0x7f8ea563c090_0 .net "wa3", 4 0, L_0x7f8ea56415a0;  alias, 1 drivers
v0x7f8ea563c120_0 .net "wd3", 31 0, L_0x7f8ea5641800;  alias, 1 drivers
v0x7f8ea563c1b0_0 .net "we3", 0 0, L_0x7f8ea5640930;  alias, 1 drivers
L_0x7f8ea56418a0 .concat [ 5 27 0 0], L_0x7f8ea56423e0, L_0x7f8ea5763008;
L_0x7f8ea5641940 .cmp/ne 32, L_0x7f8ea56418a0, L_0x7f8ea5763050;
L_0x7f8ea5641a60 .array/port v0x7f8ea563c000, L_0x7f8ea5641b00;
L_0x7f8ea5641b00 .concat [ 5 2 0 0], L_0x7f8ea56423e0, L_0x7f8ea5763098;
L_0x7f8ea5641c80 .functor MUXZ 32, L_0x7f8ea57630e0, L_0x7f8ea5641a60, L_0x7f8ea5641940, C4<>;
L_0x7f8ea5641dd0 .concat [ 5 27 0 0], L_0x7f8ea56424b0, L_0x7f8ea5763128;
L_0x7f8ea5641f10 .cmp/ne 32, L_0x7f8ea5641dd0, L_0x7f8ea5763170;
L_0x7f8ea5642070 .array/port v0x7f8ea563c000, L_0x7f8ea5642110;
L_0x7f8ea5642110 .concat [ 5 2 0 0], L_0x7f8ea56424b0, L_0x7f8ea57631b8;
L_0x7f8ea5642280 .functor MUXZ 32, L_0x7f8ea5763200, L_0x7f8ea5642070, L_0x7f8ea5641f10, C4<>;
S_0x7f8ea563c320 .scope module, "signnextsignimm" "signext" 6 199, 2 44 0, S_0x7f8ea56345a0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /OUTPUT 32 "y"
v0x7f8ea563c500_0 .net *"_s1", 0 0, L_0x7f8ea5643640;  1 drivers
v0x7f8ea563c5b0_0 .net *"_s2", 15 0, L_0x7f8ea56436e0;  1 drivers
v0x7f8ea563c650_0 .net "a", 15 0, L_0x7f8ea5643bd0;  1 drivers
v0x7f8ea563c6e0_0 .net "y", 31 0, L_0x7f8ea56438d0;  alias, 1 drivers
L_0x7f8ea5643640 .part L_0x7f8ea5643bd0, 15, 1;
LS_0x7f8ea56436e0_0_0 .concat [ 1 1 1 1], L_0x7f8ea5643640, L_0x7f8ea5643640, L_0x7f8ea5643640, L_0x7f8ea5643640;
LS_0x7f8ea56436e0_0_4 .concat [ 1 1 1 1], L_0x7f8ea5643640, L_0x7f8ea5643640, L_0x7f8ea5643640, L_0x7f8ea5643640;
LS_0x7f8ea56436e0_0_8 .concat [ 1 1 1 1], L_0x7f8ea5643640, L_0x7f8ea5643640, L_0x7f8ea5643640, L_0x7f8ea5643640;
LS_0x7f8ea56436e0_0_12 .concat [ 1 1 1 1], L_0x7f8ea5643640, L_0x7f8ea5643640, L_0x7f8ea5643640, L_0x7f8ea5643640;
L_0x7f8ea56436e0 .concat [ 4 4 4 4], LS_0x7f8ea56436e0_0_0, LS_0x7f8ea56436e0_0_4, LS_0x7f8ea56436e0_0_8, LS_0x7f8ea56436e0_0_12;
L_0x7f8ea56438d0 .concat [ 16 16 0 0], L_0x7f8ea5643bd0, L_0x7f8ea56436e0;
S_0x7f8ea563c7c0 .scope module, "sl2pcjump" "sl225" 6 202, 2 40 0, S_0x7f8ea56345a0;
 .timescale 0 0;
    .port_info 0 /INPUT 26 "a"
    .port_info 1 /OUTPUT 28 "y"
L_0x7f8ea5763368 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f8ea563caa0_0 .net/2u *"_s0", 1 0, L_0x7f8ea5763368;  1 drivers
v0x7f8ea563cb60_0 .net "a", 25 0, L_0x7f8ea5643fd0;  1 drivers
v0x7f8ea563cc00_0 .net "y", 27 0, L_0x7f8ea5643eb0;  alias, 1 drivers
L_0x7f8ea5643eb0 .concat [ 2 26 0 0], L_0x7f8ea5763368, L_0x7f8ea5643fd0;
S_0x7f8ea563cc90 .scope module, "sl2signimmsh" "sl2" 6 200, 2 33 0, S_0x7f8ea56345a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /OUTPUT 32 "y"
v0x7f8ea563ce70_0 .net *"_s1", 29 0, L_0x7f8ea5643d70;  1 drivers
L_0x7f8ea57632d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f8ea563cf20_0 .net/2u *"_s2", 1 0, L_0x7f8ea57632d8;  1 drivers
v0x7f8ea563cfd0_0 .net "a", 31 0, L_0x7f8ea56438d0;  alias, 1 drivers
v0x7f8ea563d0c0_0 .net "y", 31 0, L_0x7f8ea5643e10;  alias, 1 drivers
L_0x7f8ea5643d70 .part L_0x7f8ea56438d0, 0, 30;
L_0x7f8ea5643e10 .concat [ 2 30 0 0], L_0x7f8ea57632d8, L_0x7f8ea5643d70;
    .scope S_0x7f8ea5631dc0;
T_0 ;
    %wait E_0x7f8ea5632790;
    %load/vec4 v0x7f8ea5633450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f8ea56334f0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7f8ea5632fb0_0;
    %assign/vec4 v0x7f8ea56334f0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7f8ea5631dc0;
T_1 ;
    %wait E_0x7f8ea5632750;
    %load/vec4 v0x7f8ea56334f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v0x7f8ea5632fb0_0, 0;
    %jmp T_1.13;
T_1.0 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7f8ea5632fb0_0, 0;
    %jmp T_1.13;
T_1.1 ;
    %load/vec4 v0x7f8ea5633040_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v0x7f8ea5632fb0_0, 0;
    %jmp T_1.21;
T_1.14 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7f8ea5632fb0_0, 0;
    %jmp T_1.21;
T_1.15 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7f8ea5632fb0_0, 0;
    %jmp T_1.21;
T_1.16 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7f8ea5632fb0_0, 0;
    %jmp T_1.21;
T_1.17 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x7f8ea5632fb0_0, 0;
    %jmp T_1.21;
T_1.18 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x7f8ea5632fb0_0, 0;
    %jmp T_1.21;
T_1.19 ;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x7f8ea5632fb0_0, 0;
    %jmp T_1.21;
T_1.21 ;
    %pop/vec4 1;
    %jmp T_1.13;
T_1.2 ;
    %load/vec4 v0x7f8ea5633040_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_1.22, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_1.23, 6;
    %jmp T_1.24;
T_1.22 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x7f8ea5632fb0_0, 0;
    %jmp T_1.24;
T_1.23 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x7f8ea5632fb0_0, 0;
    %jmp T_1.24;
T_1.24 ;
    %pop/vec4 1;
    %jmp T_1.13;
T_1.3 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x7f8ea5632fb0_0, 0;
    %jmp T_1.13;
T_1.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f8ea5632fb0_0, 0;
    %jmp T_1.13;
T_1.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f8ea5632fb0_0, 0;
    %jmp T_1.13;
T_1.6 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x7f8ea5632fb0_0, 0;
    %jmp T_1.13;
T_1.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f8ea5632fb0_0, 0;
    %jmp T_1.13;
T_1.8 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f8ea5632fb0_0, 0;
    %jmp T_1.13;
T_1.9 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x7f8ea5632fb0_0, 0;
    %jmp T_1.13;
T_1.10 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f8ea5632fb0_0, 0;
    %jmp T_1.13;
T_1.11 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f8ea5632fb0_0, 0;
    %jmp T_1.13;
T_1.13 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7f8ea5631dc0;
T_2 ;
    %wait E_0x7f8ea5632710;
    %load/vec4 v0x7f8ea56334f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %pushi/vec4 32767, 32767, 15;
    %assign/vec4 v0x7f8ea5632c00_0, 0;
    %jmp T_2.13;
T_2.0 ;
    %pushi/vec4 20496, 0, 15;
    %assign/vec4 v0x7f8ea5632c00_0, 0;
    %jmp T_2.13;
T_2.1 ;
    %pushi/vec4 48, 0, 15;
    %assign/vec4 v0x7f8ea5632c00_0, 0;
    %jmp T_2.13;
T_2.2 ;
    %pushi/vec4 1056, 0, 15;
    %assign/vec4 v0x7f8ea5632c00_0, 0;
    %jmp T_2.13;
T_2.3 ;
    %pushi/vec4 256, 0, 15;
    %assign/vec4 v0x7f8ea5632c00_0, 0;
    %jmp T_2.13;
T_2.4 ;
    %pushi/vec4 2176, 0, 15;
    %assign/vec4 v0x7f8ea5632c00_0, 0;
    %jmp T_2.13;
T_2.5 ;
    %pushi/vec4 8448, 0, 15;
    %assign/vec4 v0x7f8ea5632c00_0, 0;
    %jmp T_2.13;
T_2.6 ;
    %pushi/vec4 1026, 0, 15;
    %assign/vec4 v0x7f8ea5632c00_0, 0;
    %jmp T_2.13;
T_2.7 ;
    %pushi/vec4 2112, 0, 15;
    %assign/vec4 v0x7f8ea5632c00_0, 0;
    %jmp T_2.13;
T_2.8 ;
    %pushi/vec4 1541, 0, 15;
    %assign/vec4 v0x7f8ea5632c00_0, 0;
    %jmp T_2.13;
T_2.9 ;
    %pushi/vec4 1056, 0, 15;
    %assign/vec4 v0x7f8ea5632c00_0, 0;
    %jmp T_2.13;
T_2.10 ;
    %pushi/vec4 2048, 0, 15;
    %assign/vec4 v0x7f8ea5632c00_0, 0;
    %jmp T_2.13;
T_2.11 ;
    %pushi/vec4 16392, 0, 15;
    %assign/vec4 v0x7f8ea5632c00_0, 0;
    %jmp T_2.13;
T_2.13 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7f8ea56318d0;
T_3 ;
    %wait E_0x7f8ea5631af0;
    %load/vec4 v0x7f8ea5631c00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %load/vec4 v0x7f8ea5631cb0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0x7f8ea5631b40_0, 0;
    %jmp T_3.10;
T_3.4 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7f8ea5631b40_0, 0;
    %jmp T_3.10;
T_3.5 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x7f8ea5631b40_0, 0;
    %jmp T_3.10;
T_3.6 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f8ea5631b40_0, 0;
    %jmp T_3.10;
T_3.7 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7f8ea5631b40_0, 0;
    %jmp T_3.10;
T_3.8 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x7f8ea5631b40_0, 0;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
    %jmp T_3.3;
T_3.0 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7f8ea5631b40_0, 0;
    %jmp T_3.3;
T_3.1 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x7f8ea5631b40_0, 0;
    %jmp T_3.3;
T_3.3 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7f8ea563add0;
T_4 ;
    %wait E_0x7f8ea5630c80;
    %load/vec4 v0x7f8ea563c1b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x7f8ea563c120_0;
    %load/vec4 v0x7f8ea563c090_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ea563c000, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7f8ea56356c0;
T_5 ;
    %wait E_0x7f8ea5632790;
    %load/vec4 v0x7f8ea5635b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8ea5635af0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7f8ea5635a60_0;
    %assign/vec4 v0x7f8ea5635af0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7f8ea5635c40;
T_6 ;
    %wait E_0x7f8ea5632790;
    %load/vec4 v0x7f8ea5636170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8ea56360c0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7f8ea5636020_0;
    %assign/vec4 v0x7f8ea56360c0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7f8ea56349a0;
T_7 ;
    %wait E_0x7f8ea5634b80;
    %load/vec4 v0x7f8ea5634e10_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %jmp T_7.4;
T_7.0 ;
    %load/vec4 v0x7f8ea5634be0_0;
    %load/vec4 v0x7f8ea5634d50_0;
    %and;
    %assign/vec4 v0x7f8ea5634fc0_0, 0;
    %jmp T_7.4;
T_7.1 ;
    %load/vec4 v0x7f8ea5634be0_0;
    %load/vec4 v0x7f8ea5634d50_0;
    %or;
    %assign/vec4 v0x7f8ea5634fc0_0, 0;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v0x7f8ea5634ef0_0;
    %assign/vec4 v0x7f8ea5634fc0_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0x7f8ea5634ef0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %assign/vec4 v0x7f8ea5634fc0_0, 0;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7f8ea5636240;
T_8 ;
    %wait E_0x7f8ea5632790;
    %load/vec4 v0x7f8ea5636740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8ea56366b0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7f8ea5636610_0;
    %assign/vec4 v0x7f8ea56366b0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7f8ea56374f0;
T_9 ;
    %wait E_0x7f8ea5632790;
    %load/vec4 v0x7f8ea5637b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8ea5637a70_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7f8ea56379e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x7f8ea5637940_0;
    %assign/vec4 v0x7f8ea5637a70_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7f8ea5637c20;
T_10 ;
    %vpi_call 5 17 "$readmemh", "memfile.dat", v0x7f8ea5637e50, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000010001 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x7f8ea5637c20;
T_11 ;
    %wait E_0x7f8ea5630c80;
    %load/vec4 v0x7f8ea5638380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x7f8ea56382b0_0;
    %load/vec4 v0x7f8ea5638050_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ea5637e50, 0, 4;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7f8ea5636e00;
T_12 ;
    %wait E_0x7f8ea5632790;
    %load/vec4 v0x7f8ea56373c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8ea5637330_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x7f8ea5637240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x7f8ea5637180_0;
    %assign/vec4 v0x7f8ea5637330_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7f8ea5636870;
T_13 ;
    %wait E_0x7f8ea5632790;
    %load/vec4 v0x7f8ea5636d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8ea5636cc0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x7f8ea5636c20_0;
    %assign/vec4 v0x7f8ea5636cc0_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7f8ea5639fb0;
T_14 ;
    %wait E_0x7f8ea563a320;
    %load/vec4 v0x7f8ea563a600_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %jmp T_14.4;
T_14.0 ;
    %load/vec4 v0x7f8ea563a390_0;
    %assign/vec4 v0x7f8ea563a710_0, 0;
    %jmp T_14.4;
T_14.1 ;
    %load/vec4 v0x7f8ea563a440_0;
    %assign/vec4 v0x7f8ea563a710_0, 0;
    %jmp T_14.4;
T_14.2 ;
    %load/vec4 v0x7f8ea563a4e0_0;
    %assign/vec4 v0x7f8ea563a710_0, 0;
    %jmp T_14.4;
T_14.3 ;
    %load/vec4 v0x7f8ea563a570_0;
    %assign/vec4 v0x7f8ea563a710_0, 0;
    %jmp T_14.4;
T_14.4 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7f8ea5630a10;
T_15 ;
    %vpi_call 5 17 "$readmemh", "memfile.dat", v0x7f8ea5630cd0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000010001 {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x7f8ea5630a10;
T_16 ;
    %wait E_0x7f8ea5630c80;
    %load/vec4 v0x7f8ea56311c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x7f8ea5631110_0;
    %load/vec4 v0x7f8ea5630ed0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ea5630cd0, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7f8ea561d970;
T_17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8ea5640530_0, 0;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8ea5640530_0, 0;
    %end;
    .thread T_17;
    .scope S_0x7f8ea561d970;
T_18 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8ea5640380_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8ea5640380_0, 0;
    %delay 5, 0;
    %jmp T_18;
    .thread T_18;
    .scope S_0x7f8ea561d970;
T_19 ;
    %wait E_0x7f8ea5630750;
    %load/vec4 v0x7f8ea56404a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x7f8ea5640410_0;
    %pushi/vec4 84, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x7f8ea56405c0_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %vpi_call 3 35 "$display", "Simulation succeeded" {0 0 0};
    %vpi_call 3 36 "$stop" {0 0 0};
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0x7f8ea5640410_0;
    %cmpi/ne 80, 0, 32;
    %jmp/0xz  T_19.4, 6;
    %vpi_call 3 38 "$display", "Simulation failed" {0 0 0};
    %vpi_call 3 39 "$stop" {0 0 0};
T_19.4 ;
T_19.3 ;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x7f8ea561d970;
T_20 ;
    %vpi_call 3 44 "$dumpfile", "mipstest.vcd" {0 0 0};
    %vpi_call 3 45 "$dumpvars" {0 0 0};
    %end;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "mipsparts.v";
    "mipstest.v";
    "topmulti.v";
    "mipsmem.v";
    "mipsmulti_xx.v";
    "alu.v";
