

================================================================
== Vivado HLS Report for 'Conv'
================================================================
* Date:           Tue Feb  5 22:46:39 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        conv_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+-----+-------------+------------------+-----------+-----------+-----------+----------+
        |                             |      Latency      |     Iteration    |  Initiation Interval  |    Trip   |          |
        |          Loop Name          | min |     max     |      Latency     |  achieved |   target  |   Count   | Pipelined|
        +-----------------------------+-----+-------------+------------------+-----------+-----------+-----------+----------+
        |- Loop 1                     |    ?|            ?|                 ?|          -|          -| 0 ~ 65535 |    no    |
        | + Loop 1.1                  |    ?|            ?|                 ?|          -|          -|          ?|    no    |
        |  ++ Loop 1.1.1              |    ?|            ?| 21 ~ 80967115011 |          -|          -|          ?|    no    |
        |   +++ Loop 1.1.1.1          |    0|  80967114990|   3 ~ 317518098  |          -|          -|  0 ~ 255  |    no    |
        |    ++++ Loop 1.1.1.1.1      |    0|    317518095|    2 ~ 1245169   |          -|          -|  0 ~ 255  |    no    |
        |     +++++ Loop 1.1.1.1.1.1  |    0|      1245165|                19|          -|          -| 0 ~ 65535 |    no    |
        +-----------------------------+-----+-------------+------------------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      4|       -|      -|
|Expression       |        -|      6|       0|   1377|
|FIFO             |        -|      -|       -|      -|
|Instance         |        2|      5|    1750|   2314|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    588|
|Register         |        -|      -|    1932|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        2|     15|    3682|   4279|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      6|       3|      8|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Conv_AXILiteS_s_axi_U    |Conv_AXILiteS_s_axi   |        0|      0|  346|  492|
    |Conv_fadd_32ns_32bkb_U1  |Conv_fadd_32ns_32bkb  |        0|      2|  205|  390|
    |Conv_fcmp_32ns_32dEe_U3  |Conv_fcmp_32ns_32dEe  |        0|      0|   66|  239|
    |Conv_fmul_32ns_32cud_U2  |Conv_fmul_32ns_32cud  |        0|      3|  143|  321|
    |Conv_gmem_m_axi_U        |Conv_gmem_m_axi       |        2|      0|  512|  580|
    |Conv_sdiv_19s_9nseOg_U4  |Conv_sdiv_19s_9nseOg  |        0|      0|  239|  146|
    |Conv_sdiv_19s_9nseOg_U5  |Conv_sdiv_19s_9nseOg  |        0|      0|  239|  146|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        2|      5| 1750| 2314|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |Conv_mac_muladd_1g8j_U9  |Conv_mac_muladd_1g8j  | i0 + i1 * i2 |
    |Conv_mul_mul_16nsfYi_U6  |Conv_mul_mul_16nsfYi  |    i0 * i1   |
    |Conv_mul_mul_16nsfYi_U7  |Conv_mul_mul_16nsfYi  |    i0 * i1   |
    |Conv_mul_mul_16nsfYi_U8  |Conv_mul_mul_16nsfYi  |    i0 * i1   |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |ret_V_1_fu_863_p2            |     *    |      2|  0|  20|          32|          16|
    |ret_V_9_fu_945_p2            |     *    |      2|  0|  20|          32|          16|
    |tmp1_fu_1005_p2              |     *    |      2|  0|  20|          32|          16|
    |Wout_V_fu_757_p2             |     +    |      0|  0|  23|           1|          16|
    |bias6_sum_fu_820_p2          |     +    |      0|  0|  38|          31|          31|
    |cin_fu_1015_p2               |     +    |      0|  0|  23|          16|           1|
    |conv_w4_sum_fu_1071_p2       |     +    |      0|  0|  56|          49|          49|
    |cout_fu_806_p2               |     +    |      0|  0|  23|          16|           1|
    |feature_in2_sum9_fu_1034_p2  |     +    |      0|  0|  56|          49|          49|
    |feature_out8_sum_fu_1089_p2  |     +    |      0|  0|  56|          49|          49|
    |h_V_fu_914_p2                |     +    |      0|  0|  23|          16|          16|
    |i_fu_849_p2                  |     +    |      0|  0|  23|          16|           1|
    |ii_fu_904_p2                 |     +    |      0|  0|  15|           8|           1|
    |j_fu_883_p2                  |     +    |      0|  0|  23|          16|           1|
    |jj_fu_964_p2                 |     +    |      0|  0|  15|           8|           1|
    |next_mul1_fu_835_p2          |     +    |      0|  0|  23|          16|          16|
    |next_mul2_fu_868_p2          |     +    |      0|  0|  23|          16|          16|
    |next_mul3_fu_873_p2          |     +    |      0|  0|  39|          32|          32|
    |next_mul4_fu_894_p2          |     +    |      0|  0|  23|          16|          16|
    |next_mul5_fu_954_p2          |     +    |      0|  0|  31|          24|          24|
    |next_mul_fu_1049_p2          |     +    |      0|  0|  39|          32|          32|
    |ret_V_14_fu_1025_p2          |     +    |      0|  0|  55|          48|          48|
    |ret_V_1_tr_fu_560_p2         |     +    |      0|  0|  15|           2|           9|
    |ret_V_3_fu_684_p2            |     +    |      0|  0|  24|          17|          17|
    |ret_V_7_fu_664_p2            |     +    |      0|  0|  24|          17|          17|
    |ret_V_tr_fu_520_p2           |     +    |      0|  0|  15|           2|           9|
    |tmp2_fu_1054_p2              |     +    |      0|  0|  39|          32|          32|
    |tmp3_fu_928_p2               |     +    |      0|  0|  39|          32|          32|
    |tmp_23_fu_937_p2             |     +    |      0|  0|  55|          48|          48|
    |tmp_32_fu_1063_p2            |     +    |      0|  0|  55|          48|          48|
    |tmp_7_fu_767_p2              |     +    |      0|  0|  23|           1|          16|
    |tmp_fu_997_p2                |     +    |      0|  0|  39|          32|          32|
    |w_V_fu_974_p2                |     +    |      0|  0|  23|          16|          16|
    |p_neg4_fu_534_p2             |     -    |      0|  0|  15|           1|           9|
    |p_neg_fu_574_p2              |     -    |      0|  0|  15|           1|           9|
    |ret_V_4_fu_697_p2            |     -    |      0|  0|  25|          18|          18|
    |ret_V_8_fu_722_p2            |     -    |      0|  0|  25|          18|          18|
    |tmp_13_fu_600_p2             |     -    |      0|  0|  15|           1|           8|
    |tmp_16_fu_855_p2             |     -    |      0|  0|  23|          16|          16|
    |tmp_19_fu_889_p2             |     -    |      0|  0|  23|          16|          16|
    |tmp_6_fu_550_p2              |     -    |      0|  0|  15|           1|           8|
    |ap_block_state29_io          |    and   |      0|  0|   2|           1|           1|
    |or_cond8_fu_984_p2           |    and   |      0|  0|   2|           1|           1|
    |or_cond_demorgan_fu_1145_p2  |    and   |      0|  0|   2|           1|           1|
    |tmp_33_fu_1139_p2            |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_801_p2          |   icmp   |      0|  0|  13|          16|          16|
    |exitcond2_fu_844_p2          |   icmp   |      0|  0|  13|          16|          16|
    |exitcond3_fu_899_p2          |   icmp   |      0|  0|  11|           8|           8|
    |exitcond4_fu_959_p2          |   icmp   |      0|  0|  11|           8|           8|
    |exitcond5_fu_1010_p2         |   icmp   |      0|  0|  13|          16|          16|
    |exitcond_fu_878_p2           |   icmp   |      0|  0|  13|          16|          16|
    |notlhs_fu_1121_p2            |   icmp   |      0|  0|  11|           8|           2|
    |notrhs_fu_1127_p2            |   icmp   |      0|  0|  18|          23|           1|
    |tmp_25_fu_919_p2             |   icmp   |      0|  0|  13|          16|          16|
    |tmp_28_fu_979_p2             |   icmp   |      0|  0|  13|          16|          16|
    |tmp_30_fu_1133_p2            |    or    |      0|  0|   2|           1|           1|
    |p_1_fu_614_p3                |  select  |      0|  0|   8|           1|           8|
    |pad_y_V_fu_606_p3            |  select  |      0|  0|   8|           1|           8|
    |sum_4_fu_1150_p3             |  select  |      0|  0|  32|           1|           1|
    |tmp_17_fu_632_p3             |  select  |      0|  0|   8|           1|           8|
    |tmp_18_fu_640_p3             |  select  |      0|  0|   8|           1|           8|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      6|  0|1377|        1027|         979|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                    |  321|         72|    1|         72|
    |ap_sig_ioackin_gmem_ARREADY  |    9|          2|    1|          2|
    |ap_sig_ioackin_gmem_AWREADY  |    9|          2|    1|          2|
    |ap_sig_ioackin_gmem_WREADY   |    9|          2|    1|          2|
    |gmem_ARADDR                  |   21|          4|   32|        128|
    |gmem_blk_n_AR                |    9|          2|    1|          2|
    |gmem_blk_n_AW                |    9|          2|    1|          2|
    |gmem_blk_n_B                 |    9|          2|    1|          2|
    |gmem_blk_n_R                 |    9|          2|    1|          2|
    |gmem_blk_n_W                 |    9|          2|    1|          2|
    |grp_fu_461_p0                |   15|          3|   32|         96|
    |grp_fu_461_p1                |   15|          3|   32|         96|
    |i_op_assign_1_reg_289        |    9|          2|   16|         32|
    |i_op_assign_2_reg_312        |    9|          2|   16|         32|
    |i_op_assign_3_reg_358        |    9|          2|    8|         16|
    |i_op_assign_4_reg_393        |    9|          2|    8|         16|
    |i_op_assign_reg_426          |    9|          2|   16|         32|
    |i_op_assign_s_reg_278        |    9|          2|   16|         32|
    |phi_mul1_reg_300             |    9|          2|   16|         32|
    |phi_mul3_reg_335             |    9|          2|   16|         32|
    |ret_V_15_reg_369             |    9|          2|   16|         32|
    |ret_V_16_reg_404             |    9|          2|   24|         48|
    |ret_V_17_reg_437             |    9|          2|   32|         64|
    |ret_V_5_reg_323              |    9|          2|   32|         64|
    |sum_1_be_reg_448             |    9|          2|   32|         64|
    |sum_1_reg_381                |    9|          2|   32|         64|
    |sum_2_reg_415                |    9|          2|   32|         64|
    |sum_reg_346                  |    9|          2|   32|         64|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        |  588|        130|  449|       1096|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |CHin_V_read_reg_1226         |  16|   0|   16|          0|
    |CHout_V_read_reg_1207        |  16|   0|   16|          0|
    |Hin_V_read_reg_1220          |  16|   0|   16|          0|
    |Kx_V_read_reg_1200           |   8|   0|    8|          0|
    |Ky_V_read_reg_1194           |   8|   0|    8|          0|
    |Sx_V_read_reg_1189           |   8|   0|    8|          0|
    |Sy_V_read_reg_1183           |   8|   0|    8|          0|
    |Win_V_read_reg_1214          |  16|   0|   16|          0|
    |Wout_V_reg_1304              |  16|   0|   16|          0|
    |ap_CS_fsm                    |  71|   0|   71|          0|
    |ap_reg_ioackin_gmem_ARREADY  |   1|   0|    1|          0|
    |ap_reg_ioackin_gmem_AWREADY  |   1|   0|    1|          0|
    |ap_reg_ioackin_gmem_WREADY   |   1|   0|    1|          0|
    |cin_reg_1508                 |  16|   0|   16|          0|
    |cout_reg_1368                |  16|   0|   16|          0|
    |gmem_addr_1_reg_1555         |  32|   0|   32|          0|
    |gmem_addr_2_read_reg_1535    |  32|   0|   32|          0|
    |gmem_addr_2_reg_1513         |  32|   0|   32|          0|
    |gmem_addr_3_read_reg_1540    |  32|   0|   32|          0|
    |gmem_addr_3_reg_1529         |  32|   0|   32|          0|
    |gmem_addr_read_reg_1561      |  32|   0|   32|          0|
    |gmem_addr_reg_1379           |  31|   0|   32|          1|
    |i_op_assign_1_reg_289        |  16|   0|   16|          0|
    |i_op_assign_2_reg_312        |  16|   0|   16|          0|
    |i_op_assign_3_reg_358        |   8|   0|    8|          0|
    |i_op_assign_4_reg_393        |   8|   0|    8|          0|
    |i_op_assign_reg_426          |  16|   0|   16|          0|
    |i_op_assign_s_reg_278        |  16|   0|   16|          0|
    |i_reg_1393                   |  16|   0|   16|          0|
    |ii_reg_1444                  |   8|   0|    8|          0|
    |j_reg_1426                   |  16|   0|   16|          0|
    |jj_reg_1482                  |   8|   0|    8|          0|
    |next_mul1_reg_1385           |  16|   0|   16|          0|
    |next_mul2_reg_1413           |  16|   0|   16|          0|
    |next_mul3_reg_1418           |  32|   0|   32|          0|
    |next_mul4_reg_1436           |  16|   0|   16|          0|
    |next_mul5_reg_1474           |  24|   0|   24|          0|
    |next_mul_reg_1519            |  32|   0|   32|          0|
    |p_1_reg_1253                 |   8|   0|    8|          0|
    |phi_mul1_reg_300             |  16|   0|   16|          0|
    |phi_mul3_reg_335             |  16|   0|   16|          0|
    |relu_en_V_read_reg_1178      |   1|   0|    1|          0|
    |ret_V_10_reg_1469            |  32|   0|   32|          0|
    |ret_V_12_reg_1490            |  48|   0|   48|          0|
    |ret_V_13_reg_1454            |  32|   0|   32|          0|
    |ret_V_15_reg_369             |  16|   0|   16|          0|
    |ret_V_16_reg_404             |  24|   0|   24|          0|
    |ret_V_17_reg_437             |  32|   0|   32|          0|
    |ret_V_1_reg_1408             |  48|   0|   48|          0|
    |ret_V_5_reg_323              |  32|   0|   32|          0|
    |ret_V_7_reg_1259             |  17|   0|   17|          0|
    |ret_V_9_reg_1464             |  48|   0|   48|          0|
    |ret_V_reg_1398               |  32|   0|   32|          0|
    |rhs_V_10_cast_reg_1349       |  16|   0|   24|          8|
    |rhs_V_1_cast_reg_1338        |   8|   0|   16|          8|
    |rhs_V_1_reg_1333             |  16|   0|   48|         32|
    |rhs_V_6_cast_reg_1360        |  16|   0|   32|         16|
    |rhs_V_7_cast1_reg_1343       |  16|   0|   48|         32|
    |rhs_V_8_cast_reg_1354        |  16|   0|   32|         16|
    |rhs_V_reg_1326               |  16|   0|   32|         16|
    |sum_1_be_reg_448             |  32|   0|   32|          0|
    |sum_1_reg_381                |  32|   0|   32|          0|
    |sum_2_reg_415                |  32|   0|   32|          0|
    |sum_3_reg_1566               |  32|   0|   32|          0|
    |sum_4_reg_1573               |  32|   0|   32|          0|
    |sum_reg_346                  |  32|   0|   32|          0|
    |tmp1_reg_1500                |  48|   0|   48|          0|
    |tmp_10_cast_reg_1294         |  30|   0|   49|         19|
    |tmp_11_cast_reg_1299         |  30|   0|   49|         19|
    |tmp_13_cast_reg_1373         |  16|   0|   32|         16|
    |tmp_16_reg_1403              |  16|   0|   16|          0|
    |tmp_19_reg_1431              |  16|   0|   16|          0|
    |tmp_1_cast1_reg_1284         |  30|   0|   49|         19|
    |tmp_1_reg_1233               |  30|   0|   30|          0|
    |tmp_23_reg_1459              |  48|   0|   48|          0|
    |tmp_25_reg_1449              |   1|   0|    1|          0|
    |tmp_2_reg_1238               |  30|   0|   30|          0|
    |tmp_32_reg_1524              |  48|   0|   48|          0|
    |tmp_4_reg_1243               |  30|   0|   30|          0|
    |tmp_5_reg_1248               |  30|   0|   30|          0|
    |tmp_7_reg_1309               |  16|   0|   16|          0|
    |tmp_8_cast_reg_1289          |  30|   0|   31|          1|
    |tmp_9_reg_1314               |   8|   0|   16|          8|
    |tmp_reg_1495                 |  32|   0|   32|          0|
    |tmp_s_reg_1320               |   8|   0|   16|          8|
    |tp_reg_1545                  |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |1932|   0| 2151|        219|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    7|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    7|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |     Conv     | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |     Conv     | return value |
|interrupt               | out |    1| ap_ctrl_hs |     Conv     | return value |
|m_axi_gmem_AWVALID      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREADY      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWADDR       | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWID         | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLEN        | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWSIZE       | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWBURST      | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLOCK       | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWCACHE      | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWPROT       | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWQOS        | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREGION     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWUSER       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WVALID       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WREADY       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WDATA        | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WSTRB        | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WLAST        | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WID          | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WUSER        | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARVALID      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREADY      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARADDR       | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARID         | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLEN        | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARSIZE       | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARBURST      | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLOCK       | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARCACHE      | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARPROT       | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARQOS        | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREGION     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARUSER       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RVALID       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RREADY       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RDATA        |  in |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RLAST        |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RID          |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RUSER        |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RRESP        |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BVALID       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BREADY       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BRESP        |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BID          |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BUSER        |  in |    1|    m_axi   |     gmem     |    pointer   |
+------------------------+-----+-----+------------+--------------+--------------+

