- ğŸ‘‹ Hi, Iâ€™m @nikhilsingh1122
- ğŸ‘€ Iâ€™m vlsi enthusiast and passionate for electronics.
- ğŸŒ± Iâ€™m currently learning the basic of verilog
- ğŸ˜„ Pronouns: he/ him
- âš¡ Fun fact: to design a chip is not complex

<!---
nikhilsingh1122/nikhilsingh1122 is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
