// Seed: 3577089053
module module_0 (
    input tri0 id_0,
    input supply1 id_1,
    input wire id_2,
    output wire id_3,
    output wor id_4
);
  logic id_6 = 1, id_7 = id_0;
  assign module_1._id_20 = 0;
endmodule
module module_1 #(
    parameter id_20 = 32'd91,
    parameter id_21 = 32'd72,
    parameter id_22 = 32'd37
) (
    output wire id_0,
    output logic id_1,
    output wire id_2,
    input supply1 id_3,
    input wand id_4,
    output supply0 id_5,
    input supply1 id_6,
    input uwire id_7,
    input supply0 id_8,
    output supply1 id_9,
    output tri0 id_10,
    input supply1 id_11,
    input tri0 id_12,
    input wor id_13,
    output supply0 id_14[id_21 : id_20  <->  id_22],
    input wand id_15,
    input uwire id_16,
    output wor id_17,
    input uwire id_18,
    input wire id_19,
    input wand _id_20,
    input tri0 _id_21,
    input supply1 _id_22
);
  wire id_24, id_25, id_26;
  module_0 modCall_1 (
      id_19,
      id_11,
      id_19,
      id_10,
      id_2
  );
  logic id_27 = 1;
  always $signed(12);
  ;
  always_comb id_1 = -1'b0;
  nand primCall (
      id_2, id_24, id_7, id_12, id_19, id_8, id_25, id_15, id_26, id_6, id_16, id_18, id_13
  );
endmodule
