$date
	Fri Oct 12 19:47:19 2012
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Exercicio6Guia10 $end
$var wire 1 ! clock $end
$upscope $end
$scope module Exercicio6Guia10 $end
$var reg 1 " rw $end
$upscope $end
$scope module Exercicio6Guia10 $end
$var reg 1 # clr $end
$upscope $end
$scope module Exercicio6Guia10 $end
$var reg 1 $ addr $end
$upscope $end
$scope module Exercicio6Guia10 $end
$var reg 16 % entrada [15:0] $end
$upscope $end
$scope module Exercicio6Guia10 $end
$var wire 16 & saida [15:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
b10000000 %
1$
1#
1"
0!
$end
#12
b10000000 &
1!
#15
0#
#24
0!
#36
b0 &
1!
#45
0"
#48
0!
#60
1!
#72
0!
#84
1!
#85
1#
b1000100000101 %
#96
0!
#108
1!
#120
0!
#125
b1001010100000101 %
0$
#132
1!
#144
0!
#156
1!
#165
b1001000100101101 %
1$
#168
0!
#180
1!
#192
0!
#204
1!
#215
b1001000100101101 &
1"
#216
0!
#228
1!
#240
0!
#252
1!
#264
0!
#265
0"
#276
1!
#288
0!
#300
1!
#305
b0 &
b1000010101000101 %
0$
#312
0!
#324
1!
#336
0!
#345
b1001000100101101 &
1$
#348
1!
#360
0!
#372
1!
#384
0!
#385
b0 &
0$
#396
1!
#408
0!
#420
1!
#432
0!
#444
1!
#456
0!
#468
1!
#480
0!
#492
1!
#504
0!
#516
1!
#528
0!
#540
1!
#552
0!
#564
1!
#576
0!
#588
1!
#600
0!
#612
1!
#624
0!
#636
1!
#648
0!
#660
1!
#672
0!
#684
1!
#696
0!
#708
1!
#720
0!
#732
1!
#744
0!
#756
1!
#768
0!
#780
1!
#792
0!
#804
1!
#816
0!
#828
1!
#840
0!
#852
1!
#864
0!
#865
