--- verilog_synth
+++ uhdm_synth
@@ -1,6 +1,6 @@
 /* Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */
-(* top =  1  *)
 (* src = "dut.sv:3.1-49.10" *)
+(* top =  1  *)
 module case_expr_const(a, b, c, d, e, f, g, h);
 (* src = "dut.sv:5.16-5.17" *)
 output a;
@@ -27,11 +27,11 @@
 output h;
 wire h;
 assign a = 1'h1;
-assign b = 1'h1;
-assign c = 1'h1;
+assign b = 1'hx;
+assign c = 1'hx;
 assign d = 1'h1;
 assign e = 1'h1;
-assign f = 1'h1;
+assign f = 1'h0;
 assign g = 1'h1;
 assign h = 1'h1;
 endmodule
