## LIBRARY
MyLib.LIB

##RAILS

## INPUTS
1, 2
## OUTPUTS
3
## NETLIST
G1,NOT ,IN,1,OUT,4
G2,NOT,IN, 2,OUT ,5
G3, NOR_2,  IN,4,5, OUT,3
## TESTBENCH
## TEST_IN
1 ; 2
## TEST_OUT
3
## TEST_VECTORS
0 ; 0 
## SIMULATE
## TEST_VECTORS
0 ; 1 
## SIMULATE
## TEST_VECTORS
1 ; 0 
## SIMULATE
## TEST_VECTORS
1 ; 1 
## SIMULATE
## END_TEST
## END_SIMULATION

