{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695919670711 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695919670712 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 28 13:47:50 2023 " "Processing started: Thu Sep 28 13:47:50 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695919670712 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695919670712 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab_02_02 -c lab_02_02 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab_02_02 -c lab_02_02" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695919670712 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1695919670809 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1695919670809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv_HEX_7SEG_v.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conv_HEX_7SEG_v.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conv_HEX_7SEG_v-conv_HEX_7SEG_v_arch " "Found design unit 1: conv_HEX_7SEG_v-conv_HEX_7SEG_v_arch" {  } { { "conv_HEX_7SEG_v.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_02/conv_HEX_7SEG_v.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695919676284 ""} { "Info" "ISGN_ENTITY_NAME" "1 conv_HEX_7SEG_v " "Found entity 1: conv_HEX_7SEG_v" {  } { { "conv_HEX_7SEG_v.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_02/conv_HEX_7SEG_v.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695919676284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695919676284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_add_sub_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file four_bit_add_sub_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 four_bit_add_sub_b-four_bit_add_sub_b_arch " "Found design unit 1: four_bit_add_sub_b-four_bit_add_sub_b_arch" {  } { { "four_bit_add_sub_b.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_02/four_bit_add_sub_b.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695919676284 ""} { "Info" "ISGN_ENTITY_NAME" "1 four_bit_add_sub_b " "Found entity 1: four_bit_add_sub_b" {  } { { "four_bit_add_sub_b.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_02/four_bit_add_sub_b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695919676284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695919676284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_sum_seven_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file four_bit_sum_seven_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 four_bit_sum_seven_seg-four_bit_sum_seven_seg_arch " "Found design unit 1: four_bit_sum_seven_seg-four_bit_sum_seven_seg_arch" {  } { { "four_bit_sum_seven_seg.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_02/four_bit_sum_seven_seg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695919676285 ""} { "Info" "ISGN_ENTITY_NAME" "1 four_bit_sum_seven_seg " "Found entity 1: four_bit_sum_seven_seg" {  } { { "four_bit_sum_seven_seg.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_02/four_bit_sum_seven_seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695919676285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695919676285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file four_bit_add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 four_bit_add-four_bit_add_arch " "Found design unit 1: four_bit_add-four_bit_add_arch" {  } { { "four_bit_add.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_02/four_bit_add.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695919676285 ""} { "Info" "ISGN_ENTITY_NAME" "1 four_bit_add " "Found entity 1: four_bit_add" {  } { { "four_bit_add.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_02/four_bit_add.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695919676285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695919676285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_inv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file four_bit_inv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 four_bit_inv-four_bit_inv_arch " "Found design unit 1: four_bit_inv-four_bit_inv_arch" {  } { { "four_bit_inv.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_02/four_bit_inv.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695919676286 ""} { "Info" "ISGN_ENTITY_NAME" "1 four_bit_inv " "Found entity 1: four_bit_inv" {  } { { "four_bit_inv.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_02/four_bit_inv.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695919676286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695919676286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add_s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_s-arc_add " "Found design unit 1: add_s-arc_add" {  } { { "add_s.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_02/add_s.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695919676286 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_s " "Found entity 1: add_s" {  } { { "add_s.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_02/add_s.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695919676286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695919676286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switchXY.vhd 2 1 " "Found 2 design units, including 1 entities, in source file switchXY.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 switchXY-switchXY_arch " "Found design unit 1: switchXY-switchXY_arch" {  } { { "switchXY.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_02/switchXY.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695919676287 ""} { "Info" "ISGN_ENTITY_NAME" "1 switchXY " "Found entity 1: switchXY" {  } { { "switchXY.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_02/switchXY.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695919676287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695919676287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourBitRegPIPO.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fourBitRegPIPO.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fourBitRegPIPO-fourBitRegPIPO_arch " "Found design unit 1: fourBitRegPIPO-fourBitRegPIPO_arch" {  } { { "fourBitRegPIPO.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_02/fourBitRegPIPO.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695919676287 ""} { "Info" "ISGN_ENTITY_NAME" "1 fourBitRegPIPO " "Found entity 1: fourBitRegPIPO" {  } { { "fourBitRegPIPO.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_02/fourBitRegPIPO.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695919676287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695919676287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourBitRegSixSum.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fourBitRegSixSum.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fourBitRegSixSum-fourBitRegSixSum_arch " "Found design unit 1: fourBitRegSixSum-fourBitRegSixSum_arch" {  } { { "fourBitRegSixSum.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_02/fourBitRegSixSum.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695919676288 ""} { "Info" "ISGN_ENTITY_NAME" "1 fourBitRegSixSum " "Found entity 1: fourBitRegSixSum" {  } { { "fourBitRegSixSum.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_02/fourBitRegSixSum.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695919676288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695919676288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourBitSwitchXY.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fourBitSwitchXY.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fourBitSwitchXY-fourBitSwitchXY_arch " "Found design unit 1: fourBitSwitchXY-fourBitSwitchXY_arch" {  } { { "fourBitSwitchXY.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_02/fourBitSwitchXY.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695919676288 ""} { "Info" "ISGN_ENTITY_NAME" "1 fourBitSwitchXY " "Found entity 1: fourBitSwitchXY" {  } { { "fourBitSwitchXY.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_02/fourBitSwitchXY.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695919676288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695919676288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourBitRegSixSumTest.vhd 3 1 " "Found 3 design units, including 1 entities, in source file fourBitRegSixSumTest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 array_lab02_pkg " "Found design unit 1: array_lab02_pkg" {  } { { "fourBitRegSixSumTest.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_02/fourBitRegSixSumTest.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695919676289 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fourBitRegSixSumTest-fourBitRegSixSumTest_arch " "Found design unit 2: fourBitRegSixSumTest-fourBitRegSixSumTest_arch" {  } { { "fourBitRegSixSumTest.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_02/fourBitRegSixSumTest.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695919676289 ""} { "Info" "ISGN_ENTITY_NAME" "1 fourBitRegSixSumTest " "Found entity 1: fourBitRegSixSumTest" {  } { { "fourBitRegSixSumTest.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_02/fourBitRegSixSumTest.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695919676289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695919676289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_02_02.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab_02_02.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab_02_02-lab_02_02_arch " "Found design unit 1: lab_02_02-lab_02_02_arch" {  } { { "lab_02_02.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_02/lab_02_02.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695919676289 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab_02_02 " "Found entity 1: lab_02_02" {  } { { "lab_02_02.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_02/lab_02_02.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695919676289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695919676289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "array_lab02_pkg.vhd 0 0 " "Found 0 design units, including 0 entities, in source file array_lab02_pkg.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695919676290 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab_02_02 " "Elaborating entity \"lab_02_02\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1695919676328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourBitRegSixSumTest fourBitRegSixSumTest:a0 " "Elaborating entity \"fourBitRegSixSumTest\" for hierarchy \"fourBitRegSixSumTest:a0\"" {  } { { "lab_02_02.vhd" "a0" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_02/lab_02_02.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695919676337 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "Co_s_d\[3..1\] fourBitRegSixSumTest.vhd(64) " "Using initial value X (don't care) for net \"Co_s_d\[3..1\]\" at fourBitRegSixSumTest.vhd(64)" {  } { { "fourBitRegSixSumTest.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_02/fourBitRegSixSumTest.vhd" 64 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695919676339 "|lab_02_02|fourBitRegSixSumTest:a0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourBitRegPIPO fourBitRegSixSumTest:a0\|fourBitRegPIPO:\\gen00:0:gen01:a0 " "Elaborating entity \"fourBitRegPIPO\" for hierarchy \"fourBitRegSixSumTest:a0\|fourBitRegPIPO:\\gen00:0:gen01:a0\"" {  } { { "fourBitRegSixSumTest.vhd" "\\gen00:0:gen01:a0" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_02/fourBitRegSixSumTest.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695919676341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourBitSwitchXY fourBitRegSixSumTest:a0\|fourBitSwitchXY:a2 " "Elaborating entity \"fourBitSwitchXY\" for hierarchy \"fourBitRegSixSumTest:a0\|fourBitSwitchXY:a2\"" {  } { { "fourBitRegSixSumTest.vhd" "a2" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_02/fourBitRegSixSumTest.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695919676344 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_ctrl fourBitSwitchXY.vhd(23) " "Verilog HDL or VHDL warning at fourBitSwitchXY.vhd(23): object \"s_ctrl\" assigned a value but never read" {  } { { "fourBitSwitchXY.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_02/fourBitSwitchXY.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695919676344 "|lab_02_02|fourBitRegSixSumTest:a0|fourBitSwitchXY:a2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_add_sub_b fourBitRegSixSumTest:a0\|four_bit_add_sub_b:a4 " "Elaborating entity \"four_bit_add_sub_b\" for hierarchy \"fourBitRegSixSumTest:a0\|four_bit_add_sub_b:a4\"" {  } { { "fourBitRegSixSumTest.vhd" "a4" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_02/fourBitRegSixSumTest.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695919676346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_inv fourBitRegSixSumTest:a0\|four_bit_add_sub_b:a4\|four_bit_inv:action_01 " "Elaborating entity \"four_bit_inv\" for hierarchy \"fourBitRegSixSumTest:a0\|four_bit_add_sub_b:a4\|four_bit_inv:action_01\"" {  } { { "four_bit_add_sub_b.vhd" "action_01" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_02/four_bit_add_sub_b.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695919676348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_add fourBitRegSixSumTest:a0\|four_bit_add_sub_b:a4\|four_bit_add:action_02 " "Elaborating entity \"four_bit_add\" for hierarchy \"fourBitRegSixSumTest:a0\|four_bit_add_sub_b:a4\|four_bit_add:action_02\"" {  } { { "four_bit_add_sub_b.vhd" "action_02" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_02/four_bit_add_sub_b.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695919676349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_s fourBitRegSixSumTest:a0\|four_bit_add_sub_b:a4\|four_bit_add:action_02\|add_s:\\gen:0:action " "Elaborating entity \"add_s\" for hierarchy \"fourBitRegSixSumTest:a0\|four_bit_add_sub_b:a4\|four_bit_add:action_02\|add_s:\\gen:0:action\"" {  } { { "four_bit_add.vhd" "\\gen:0:action" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_02/four_bit_add.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695919676351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conv_HEX_7SEG_v conv_HEX_7SEG_v:\\gen00:0:aa1 " "Elaborating entity \"conv_HEX_7SEG_v\" for hierarchy \"conv_HEX_7SEG_v:\\gen00:0:aa1\"" {  } { { "lab_02_02.vhd" "\\gen00:0:aa1" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_02/lab_02_02.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695919676354 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DEC0\[7\] VCC " "Pin \"DEC0\[7\]\" is stuck at VCC" {  } { { "lab_02_02.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_02/lab_02_02.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695919676759 "|lab_02_02|DEC0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DEC1\[7\] VCC " "Pin \"DEC1\[7\]\" is stuck at VCC" {  } { { "lab_02_02.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_02/lab_02_02.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695919676759 "|lab_02_02|DEC1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DEC2\[7\] VCC " "Pin \"DEC2\[7\]\" is stuck at VCC" {  } { { "lab_02_02.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_02/lab_02_02.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695919676759 "|lab_02_02|DEC2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DEC3\[7\] VCC " "Pin \"DEC3\[7\]\" is stuck at VCC" {  } { { "lab_02_02.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_02/lab_02_02.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695919676759 "|lab_02_02|DEC3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DEC4\[7\] VCC " "Pin \"DEC4\[7\]\" is stuck at VCC" {  } { { "lab_02_02.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_02/lab_02_02.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695919676759 "|lab_02_02|DEC4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DEC5\[7\] VCC " "Pin \"DEC5\[7\]\" is stuck at VCC" {  } { { "lab_02_02.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_02_02/lab_02_02.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695919676759 "|lab_02_02|DEC5[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1695919676759 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1695919676812 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1695919677111 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695919677111 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "130 " "Implemented 130 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1695919677142 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1695919677142 ""} { "Info" "ICUT_CUT_TM_LCELLS" "75 " "Implemented 75 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1695919677142 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1695919677142 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1008 " "Peak virtual memory: 1008 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695919677146 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 28 13:47:57 2023 " "Processing ended: Thu Sep 28 13:47:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695919677146 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695919677146 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695919677146 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695919677146 ""}
