-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity qaoa_kernel_expectation_cost_3_Pipeline_VITIS_LOOP_177_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    state_re_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    state_re_ce0 : OUT STD_LOGIC;
    state_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    state_im_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    state_im_ce0 : OUT STD_LOGIC;
    state_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    d_load : IN STD_LOGIC_VECTOR (31 downto 0);
    d_load_1 : IN STD_LOGIC_VECTOR (31 downto 0);
    d_load_2 : IN STD_LOGIC_VECTOR (31 downto 0);
    d_load_3 : IN STD_LOGIC_VECTOR (31 downto 0);
    d_load_4 : IN STD_LOGIC_VECTOR (31 downto 0);
    d_load_5 : IN STD_LOGIC_VECTOR (31 downto 0);
    d_load_6 : IN STD_LOGIC_VECTOR (31 downto 0);
    d_load_7 : IN STD_LOGIC_VECTOR (31 downto 0);
    d_load_8 : IN STD_LOGIC_VECTOR (31 downto 0);
    result_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    result_out_ap_vld : OUT STD_LOGIC;
    argmax_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    argmax_out_ap_vld : OUT STD_LOGIC;
    grp_fu_284_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_284_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_284_p_dout0 : IN STD_LOGIC_VECTOR (51 downto 0);
    grp_fu_284_p_ce : OUT STD_LOGIC );
end;


architecture behav of qaoa_kernel_expectation_cost_3_Pipeline_VITIS_LOOP_177_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_FFF00000 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111100000000000000000000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv10_200 : STD_LOGIC_VECTOR (9 downto 0) := "1000000000";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv39_0 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000000000000000";
    constant ap_const_lv60_0 : STD_LOGIC_VECTOR (59 downto 0) := "000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv92_0 : STD_LOGIC_VECTOR (91 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv71_0 : STD_LOGIC_VECTOR (70 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv21_0 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    constant ap_const_lv32_3C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111100";
    constant ap_const_lv32_5B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv22_200000 : STD_LOGIC_VECTOR (21 downto 0) := "1000000000000000000000";
    constant ap_const_lv22_100000 : STD_LOGIC_VECTOR (21 downto 0) := "0100000000000000000000";
    constant ap_const_lv22_0 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000000";
    constant ap_const_lv20_0 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000000";
    constant ap_const_lv42_10000000000 : STD_LOGIC_VECTOR (41 downto 0) := "010000000000000000000000000000000000000000";
    constant ap_const_lv42_0 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000000000000000000000000";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv23_700000 : STD_LOGIC_VECTOR (22 downto 0) := "11100000000000000000000";
    constant ap_const_lv25_0 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000000000";
    constant ap_const_lv40_0 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000000000000000000";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv32_33 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110011";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter18 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter19 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter20 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter21 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter22 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter23 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter24 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter25 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter26 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter27 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter28 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter29 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter30 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter31 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln177_fu_315_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal s_reg_2556 : STD_LOGIC_VECTOR (9 downto 0);
    signal s_reg_2556_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal s_reg_2556_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal s_reg_2556_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal s_reg_2556_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal s_reg_2556_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal s_reg_2556_pp0_iter6_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal s_reg_2556_pp0_iter7_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal s_reg_2556_pp0_iter8_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal s_reg_2556_pp0_iter9_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal s_reg_2556_pp0_iter10_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal s_reg_2556_pp0_iter11_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal s_reg_2556_pp0_iter12_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal s_reg_2556_pp0_iter13_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal s_reg_2556_pp0_iter14_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal s_reg_2556_pp0_iter15_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal s_reg_2556_pp0_iter16_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal s_reg_2556_pp0_iter17_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal s_reg_2556_pp0_iter18_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal s_reg_2556_pp0_iter19_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal s_reg_2556_pp0_iter20_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal s_reg_2556_pp0_iter21_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal s_reg_2556_pp0_iter22_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal s_reg_2556_pp0_iter23_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln177_reg_2568 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln177_reg_2568_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln177_reg_2568_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln177_reg_2568_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln177_reg_2568_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln177_reg_2568_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln177_reg_2568_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln177_reg_2568_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln177_reg_2568_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln177_reg_2568_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln177_reg_2568_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln177_reg_2568_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln177_reg_2568_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln177_reg_2568_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln177_reg_2568_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln177_reg_2568_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln177_reg_2568_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln177_reg_2568_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln177_reg_2568_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln177_reg_2568_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln177_reg_2568_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln177_reg_2568_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln177_reg_2568_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln177_reg_2568_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln177_reg_2568_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln177_reg_2568_pp0_iter25_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln177_reg_2568_pp0_iter26_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln177_reg_2568_pp0_iter27_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln177_reg_2568_pp0_iter28_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln177_reg_2568_pp0_iter29_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln5_fu_327_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln5_reg_2572 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln5_reg_2572_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln5_reg_2572_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln5_reg_2572_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln5_reg_2572_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln5_reg_2572_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln5_reg_2572_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln5_reg_2572_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln5_reg_2572_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln5_reg_2572_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln5_reg_2572_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln5_reg_2572_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln5_reg_2572_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln5_reg_2572_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln5_reg_2572_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln5_reg_2572_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln5_reg_2572_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln5_reg_2572_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln5_reg_2572_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln5_reg_2572_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln5_reg_2572_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_37_fu_331_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_37_reg_2583 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_37_reg_2583_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_37_reg_2583_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_37_reg_2583_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_37_reg_2583_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_37_reg_2583_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_37_reg_2583_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_37_reg_2583_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_37_reg_2583_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_37_reg_2583_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_37_reg_2583_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_37_reg_2583_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_37_reg_2583_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_37_reg_2583_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_37_reg_2583_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_37_reg_2583_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_37_reg_2583_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_37_reg_2583_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_37_reg_2583_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_37_reg_2583_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_37_reg_2583_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_37_reg_2583_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_37_reg_2583_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln_fu_339_p3 : STD_LOGIC_VECTOR (70 downto 0);
    signal shl_ln_reg_2593 : STD_LOGIC_VECTOR (70 downto 0);
    signal tmp_38_fu_371_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_38_reg_2598 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_38_reg_2598_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_38_reg_2598_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_38_reg_2598_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_38_reg_2598_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_38_reg_2598_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_38_reg_2598_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_38_reg_2598_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_38_reg_2598_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_38_reg_2598_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_38_reg_2598_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_38_reg_2598_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_38_reg_2598_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_38_reg_2598_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_38_reg_2598_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_38_reg_2598_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_38_reg_2598_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_38_reg_2598_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_38_reg_2598_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_38_reg_2598_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_38_reg_2598_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_38_reg_2598_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln19_fu_403_p2 : STD_LOGIC_VECTOR (91 downto 0);
    signal add_ln19_reg_2609 : STD_LOGIC_VECTOR (91 downto 0);
    signal add_ln19_1_fu_452_p2 : STD_LOGIC_VECTOR (91 downto 0);
    signal add_ln19_1_reg_2614 : STD_LOGIC_VECTOR (91 downto 0);
    signal tmp_39_fu_475_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_39_reg_2619 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_39_reg_2619_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_39_reg_2619_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_39_reg_2619_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_39_reg_2619_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_39_reg_2619_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_39_reg_2619_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_39_reg_2619_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_39_reg_2619_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_39_reg_2619_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_39_reg_2619_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_39_reg_2619_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_39_reg_2619_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_39_reg_2619_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_39_reg_2619_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_39_reg_2619_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_39_reg_2619_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_39_reg_2619_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_39_reg_2619_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_39_reg_2619_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_39_reg_2619_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln19_4_fu_482_p3 : STD_LOGIC_VECTOR (70 downto 0);
    signal shl_ln19_4_reg_2631 : STD_LOGIC_VECTOR (70 downto 0);
    signal shl_ln19_4_reg_2631_pp0_iter3_reg : STD_LOGIC_VECTOR (70 downto 0);
    signal add_ln19_2_fu_512_p2 : STD_LOGIC_VECTOR (91 downto 0);
    signal add_ln19_2_reg_2637 : STD_LOGIC_VECTOR (91 downto 0);
    signal tmp_40_fu_535_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_40_reg_2642 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_40_reg_2642_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_40_reg_2642_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_40_reg_2642_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_40_reg_2642_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_40_reg_2642_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_40_reg_2642_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_40_reg_2642_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_40_reg_2642_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_40_reg_2642_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_40_reg_2642_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_40_reg_2642_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_40_reg_2642_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_40_reg_2642_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_40_reg_2642_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_40_reg_2642_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_40_reg_2642_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_40_reg_2642_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_40_reg_2642_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln19_3_fu_564_p2 : STD_LOGIC_VECTOR (91 downto 0);
    signal add_ln19_3_reg_2654 : STD_LOGIC_VECTOR (91 downto 0);
    signal tmp_41_fu_587_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_41_reg_2659 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_41_reg_2659_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_41_reg_2659_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_41_reg_2659_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_41_reg_2659_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_41_reg_2659_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_41_reg_2659_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_41_reg_2659_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_41_reg_2659_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_41_reg_2659_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_41_reg_2659_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_41_reg_2659_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_41_reg_2659_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_41_reg_2659_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_41_reg_2659_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_41_reg_2659_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_41_reg_2659_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_41_reg_2659_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln19_4_fu_616_p2 : STD_LOGIC_VECTOR (91 downto 0);
    signal add_ln19_4_reg_2671 : STD_LOGIC_VECTOR (91 downto 0);
    signal tmp_42_fu_639_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_reg_2676 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_reg_2676_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_reg_2676_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_reg_2676_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_reg_2676_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_reg_2676_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_reg_2676_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_reg_2676_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_reg_2676_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_reg_2676_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_reg_2676_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_reg_2676_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_reg_2676_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_reg_2676_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_reg_2676_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_reg_2676_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_reg_2676_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_reg_2676_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_reg_2676_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln19_8_fu_646_p3 : STD_LOGIC_VECTOR (70 downto 0);
    signal shl_ln19_8_reg_2687 : STD_LOGIC_VECTOR (70 downto 0);
    signal shl_ln19_8_reg_2687_pp0_iter6_reg : STD_LOGIC_VECTOR (70 downto 0);
    signal add_ln19_5_fu_676_p2 : STD_LOGIC_VECTOR (91 downto 0);
    signal add_ln19_5_reg_2693 : STD_LOGIC_VECTOR (91 downto 0);
    signal tmp_43_fu_699_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_43_reg_2698 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_43_reg_2698_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_43_reg_2698_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_43_reg_2698_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_43_reg_2698_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_43_reg_2698_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_43_reg_2698_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_43_reg_2698_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_43_reg_2698_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_43_reg_2698_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_43_reg_2698_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_43_reg_2698_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_43_reg_2698_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_43_reg_2698_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_43_reg_2698_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_43_reg_2698_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_43_reg_2698_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_43_reg_2698_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_43_reg_2698_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln19_6_fu_728_p2 : STD_LOGIC_VECTOR (91 downto 0);
    signal add_ln19_6_reg_2708 : STD_LOGIC_VECTOR (91 downto 0);
    signal tmp_44_fu_751_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_44_reg_2713 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_44_reg_2713_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_44_reg_2713_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_44_reg_2713_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_44_reg_2713_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_44_reg_2713_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_44_reg_2713_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_44_reg_2713_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_44_reg_2713_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_44_reg_2713_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_44_reg_2713_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_44_reg_2713_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_44_reg_2713_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_44_reg_2713_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_44_reg_2713_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_44_reg_2713_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_44_reg_2713_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_44_reg_2713_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln19_7_fu_780_p2 : STD_LOGIC_VECTOR (91 downto 0);
    signal add_ln19_7_reg_2725 : STD_LOGIC_VECTOR (91 downto 0);
    signal shl_ln19_10_fu_803_p3 : STD_LOGIC_VECTOR (70 downto 0);
    signal shl_ln19_10_reg_2730 : STD_LOGIC_VECTOR (70 downto 0);
    signal shl_ln19_10_reg_2730_pp0_iter9_reg : STD_LOGIC_VECTOR (70 downto 0);
    signal add_ln19_8_fu_832_p2 : STD_LOGIC_VECTOR (91 downto 0);
    signal add_ln19_8_reg_2736 : STD_LOGIC_VECTOR (91 downto 0);
    signal add_ln19_9_fu_876_p2 : STD_LOGIC_VECTOR (91 downto 0);
    signal add_ln19_9_reg_2741 : STD_LOGIC_VECTOR (91 downto 0);
    signal add_ln19_10_fu_920_p2 : STD_LOGIC_VECTOR (91 downto 0);
    signal add_ln19_10_reg_2746 : STD_LOGIC_VECTOR (91 downto 0);
    signal shl_ln19_14_fu_943_p3 : STD_LOGIC_VECTOR (70 downto 0);
    signal shl_ln19_14_reg_2751 : STD_LOGIC_VECTOR (70 downto 0);
    signal shl_ln19_14_reg_2751_pp0_iter12_reg : STD_LOGIC_VECTOR (70 downto 0);
    signal add_ln19_11_fu_972_p2 : STD_LOGIC_VECTOR (91 downto 0);
    signal add_ln19_11_reg_2757 : STD_LOGIC_VECTOR (91 downto 0);
    signal add_ln19_12_fu_1016_p2 : STD_LOGIC_VECTOR (91 downto 0);
    signal add_ln19_12_reg_2762 : STD_LOGIC_VECTOR (91 downto 0);
    signal add_ln19_13_fu_1060_p2 : STD_LOGIC_VECTOR (91 downto 0);
    signal add_ln19_13_reg_2767 : STD_LOGIC_VECTOR (91 downto 0);
    signal shl_ln19_18_fu_1083_p3 : STD_LOGIC_VECTOR (70 downto 0);
    signal shl_ln19_18_reg_2772 : STD_LOGIC_VECTOR (70 downto 0);
    signal shl_ln19_18_reg_2772_pp0_iter15_reg : STD_LOGIC_VECTOR (70 downto 0);
    signal add_ln19_14_fu_1112_p2 : STD_LOGIC_VECTOR (91 downto 0);
    signal add_ln19_14_reg_2778 : STD_LOGIC_VECTOR (91 downto 0);
    signal add_ln19_15_fu_1156_p2 : STD_LOGIC_VECTOR (91 downto 0);
    signal add_ln19_15_reg_2783 : STD_LOGIC_VECTOR (91 downto 0);
    signal add_ln19_16_fu_1200_p2 : STD_LOGIC_VECTOR (91 downto 0);
    signal add_ln19_16_reg_2788 : STD_LOGIC_VECTOR (91 downto 0);
    signal shl_ln19_22_fu_1223_p3 : STD_LOGIC_VECTOR (70 downto 0);
    signal shl_ln19_22_reg_2793 : STD_LOGIC_VECTOR (70 downto 0);
    signal shl_ln19_22_reg_2793_pp0_iter18_reg : STD_LOGIC_VECTOR (70 downto 0);
    signal add_ln19_17_fu_1252_p2 : STD_LOGIC_VECTOR (91 downto 0);
    signal add_ln19_17_reg_2799 : STD_LOGIC_VECTOR (91 downto 0);
    signal add_ln19_18_fu_1296_p2 : STD_LOGIC_VECTOR (91 downto 0);
    signal add_ln19_18_reg_2804 : STD_LOGIC_VECTOR (91 downto 0);
    signal add_ln19_19_fu_1340_p2 : STD_LOGIC_VECTOR (91 downto 0);
    signal add_ln19_19_reg_2809 : STD_LOGIC_VECTOR (91 downto 0);
    signal shl_ln19_26_fu_1363_p3 : STD_LOGIC_VECTOR (70 downto 0);
    signal shl_ln19_26_reg_2814 : STD_LOGIC_VECTOR (70 downto 0);
    signal shl_ln19_26_reg_2814_pp0_iter21_reg : STD_LOGIC_VECTOR (70 downto 0);
    signal add_ln19_20_fu_1392_p2 : STD_LOGIC_VECTOR (91 downto 0);
    signal add_ln19_20_reg_2820 : STD_LOGIC_VECTOR (91 downto 0);
    signal add_ln19_21_fu_1436_p2 : STD_LOGIC_VECTOR (91 downto 0);
    signal add_ln19_21_reg_2825 : STD_LOGIC_VECTOR (91 downto 0);
    signal tmp_24_reg_2830 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_27_reg_2835 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_31_reg_2840 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_31_reg_2840_pp0_iter22_reg : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln19_22_fu_1622_p2 : STD_LOGIC_VECTOR (91 downto 0);
    signal add_ln19_22_reg_2845 : STD_LOGIC_VECTOR (91 downto 0);
    signal add_ln32_fu_1631_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln32_reg_2850 : STD_LOGIC_VECTOR (22 downto 0);
    signal sub_ln32_fu_1661_p2 : STD_LOGIC_VECTOR (48 downto 0);
    signal sub_ln32_reg_2855 : STD_LOGIC_VECTOR (48 downto 0);
    signal add_ln32_2_fu_1670_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln32_2_reg_2860 : STD_LOGIC_VECTOR (22 downto 0);
    signal sub_ln32_1_fu_1700_p2 : STD_LOGIC_VECTOR (48 downto 0);
    signal sub_ln32_1_reg_2865 : STD_LOGIC_VECTOR (48 downto 0);
    signal tmp_29_reg_2870 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_35_reg_2875 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_35_reg_2875_pp0_iter23_reg : STD_LOGIC_VECTOR (21 downto 0);
    signal shl_ln19_30_fu_1820_p3 : STD_LOGIC_VECTOR (70 downto 0);
    signal shl_ln19_30_reg_2880 : STD_LOGIC_VECTOR (70 downto 0);
    signal shl_ln19_30_reg_2880_pp0_iter24_reg : STD_LOGIC_VECTOR (70 downto 0);
    signal add_ln19_23_fu_1849_p2 : STD_LOGIC_VECTOR (91 downto 0);
    signal add_ln19_23_reg_2886 : STD_LOGIC_VECTOR (91 downto 0);
    signal add_ln32_4_fu_1881_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln32_4_reg_2911 : STD_LOGIC_VECTOR (22 downto 0);
    signal sub_ln32_2_fu_1911_p2 : STD_LOGIC_VECTOR (48 downto 0);
    signal sub_ln32_2_reg_2916 : STD_LOGIC_VECTOR (48 downto 0);
    signal add_ln40_fu_1920_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln40_reg_2921 : STD_LOGIC_VECTOR (22 downto 0);
    signal sub_ln40_fu_1950_p2 : STD_LOGIC_VECTOR (48 downto 0);
    signal sub_ln40_reg_2926 : STD_LOGIC_VECTOR (48 downto 0);
    signal tmp_33_reg_2931 : STD_LOGIC_VECTOR (21 downto 0);
    signal s_1_fu_2006_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal s_1_reg_2946 : STD_LOGIC_VECTOR (8 downto 0);
    signal s_1_reg_2946_pp0_iter25_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal s_1_reg_2946_pp0_iter26_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal s_1_reg_2946_pp0_iter27_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal s_1_reg_2946_pp0_iter28_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln19_24_fu_2047_p2 : STD_LOGIC_VECTOR (91 downto 0);
    signal add_ln19_24_reg_2951 : STD_LOGIC_VECTOR (91 downto 0);
    signal add_ln40_2_fu_2072_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln40_2_reg_2976 : STD_LOGIC_VECTOR (22 downto 0);
    signal sub_ln40_1_fu_2102_p2 : STD_LOGIC_VECTOR (48 downto 0);
    signal sub_ln40_1_reg_2981 : STD_LOGIC_VECTOR (48 downto 0);
    signal add_ln40_4_fu_2111_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln40_4_reg_2986 : STD_LOGIC_VECTOR (22 downto 0);
    signal sub_ln40_2_fu_2141_p2 : STD_LOGIC_VECTOR (48 downto 0);
    signal sub_ln40_2_reg_2991 : STD_LOGIC_VECTOR (48 downto 0);
    signal state_re_load_reg_2996 : STD_LOGIC_VECTOR (31 downto 0);
    signal state_im_load_reg_3001 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_268_p2 : STD_LOGIC_VECTOR (67 downto 0);
    signal mul_ln32_reg_3006 : STD_LOGIC_VECTOR (67 downto 0);
    signal tmp_25_reg_3011 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_272_p2 : STD_LOGIC_VECTOR (67 downto 0);
    signal mul_ln32_1_reg_3016 : STD_LOGIC_VECTOR (67 downto 0);
    signal sext_ln181_fu_2217_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal sext_ln181_1_fu_2222_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal tmp_28_reg_3053 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_276_p2 : STD_LOGIC_VECTOR (67 downto 0);
    signal mul_ln32_2_reg_3058 : STD_LOGIC_VECTOR (67 downto 0);
    signal grp_fu_280_p2 : STD_LOGIC_VECTOR (67 downto 0);
    signal mul_ln40_reg_3063 : STD_LOGIC_VECTOR (67 downto 0);
    signal mul_ln181_reg_3068 : STD_LOGIC_VECTOR (51 downto 0);
    signal grp_fu_260_p2 : STD_LOGIC_VECTOR (51 downto 0);
    signal mul_ln181_1_reg_3073 : STD_LOGIC_VECTOR (51 downto 0);
    signal tmp_32_reg_3078 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_284_p2 : STD_LOGIC_VECTOR (67 downto 0);
    signal mul_ln40_1_reg_3083 : STD_LOGIC_VECTOR (67 downto 0);
    signal grp_fu_288_p2 : STD_LOGIC_VECTOR (67 downto 0);
    signal mul_ln40_2_reg_3088 : STD_LOGIC_VECTOR (67 downto 0);
    signal prob_reg_3093 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_reg_3100 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_264_p2 : STD_LOGIC_VECTOR (51 downto 0);
    signal mul_ln183_reg_3115 : STD_LOGIC_VECTOR (51 downto 0);
    signal zext_ln177_fu_2001_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal argmax_fu_146 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal argmax_4_fu_2429_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter11_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter12_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter13_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter14_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter15_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter16_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter17_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter18_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter19_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter20_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter21_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter22_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter23_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter24_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter25_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter26_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter27_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter28_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter29_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter30_reg : STD_LOGIC;
    signal result_fu_150 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal conv_i_i_i964_fu_154 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal select_ln185_fu_2422_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal argmax_1_fu_158 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal add_ln177_fu_321_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_sig_allocacmp_s : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal state_re_ce0_local : STD_LOGIC;
    signal state_im_ce0_local : STD_LOGIC;
    signal grp_fu_260_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_260_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln19_fu_347_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln_fu_355_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal select_ln19_2_fu_379_p3 : STD_LOGIC_VECTOR (70 downto 0);
    signal shl_ln19_2_fu_387_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal select_ln19_1_fu_363_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal select_ln19_3_fu_395_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal tmp_fu_414_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln19_4_fu_431_p3 : STD_LOGIC_VECTOR (70 downto 0);
    signal shl_ln19_3_fu_437_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal and_ln19_1_fu_423_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal select_ln19_5_fu_445_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal tmp_1_fu_458_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln19_6_fu_489_p3 : STD_LOGIC_VECTOR (70 downto 0);
    signal shl_ln19_5_fu_496_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal and_ln19_2_fu_467_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal select_ln19_7_fu_504_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal tmp_2_fu_518_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln19_8_fu_542_p3 : STD_LOGIC_VECTOR (70 downto 0);
    signal shl_ln19_6_fu_548_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal and_ln19_3_fu_527_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal select_ln19_9_fu_556_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal tmp_3_fu_570_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln19_10_fu_594_p3 : STD_LOGIC_VECTOR (70 downto 0);
    signal shl_ln19_7_fu_600_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal and_ln19_4_fu_579_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal select_ln19_11_fu_608_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal tmp_4_fu_622_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln19_12_fu_653_p3 : STD_LOGIC_VECTOR (70 downto 0);
    signal shl_ln19_9_fu_660_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal and_ln19_5_fu_631_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal select_ln19_13_fu_668_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal tmp_5_fu_682_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln19_14_fu_706_p3 : STD_LOGIC_VECTOR (70 downto 0);
    signal shl_ln19_s_fu_712_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal and_ln19_6_fu_691_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal select_ln19_15_fu_720_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal tmp_6_fu_734_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln19_16_fu_758_p3 : STD_LOGIC_VECTOR (70 downto 0);
    signal shl_ln19_1_fu_764_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal and_ln19_7_fu_743_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal select_ln19_17_fu_772_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal tmp_7_fu_786_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln19_18_fu_810_p3 : STD_LOGIC_VECTOR (70 downto 0);
    signal shl_ln19_11_fu_817_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal and_ln19_8_fu_795_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal select_ln19_19_fu_825_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal tmp_8_fu_838_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln19_20_fu_855_p3 : STD_LOGIC_VECTOR (70 downto 0);
    signal shl_ln19_12_fu_861_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal and_ln19_9_fu_847_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal select_ln19_21_fu_869_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal tmp_9_fu_882_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln19_22_fu_899_p3 : STD_LOGIC_VECTOR (70 downto 0);
    signal shl_ln19_13_fu_905_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal and_ln19_s_fu_891_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal select_ln19_23_fu_913_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal tmp_s_fu_926_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln19_24_fu_950_p3 : STD_LOGIC_VECTOR (70 downto 0);
    signal shl_ln19_15_fu_957_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal and_ln19_10_fu_935_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal select_ln19_25_fu_965_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal tmp_10_fu_978_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln19_26_fu_995_p3 : STD_LOGIC_VECTOR (70 downto 0);
    signal shl_ln19_16_fu_1001_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal and_ln19_11_fu_987_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal select_ln19_27_fu_1009_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal tmp_11_fu_1022_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln19_28_fu_1039_p3 : STD_LOGIC_VECTOR (70 downto 0);
    signal shl_ln19_17_fu_1045_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal and_ln19_12_fu_1031_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal select_ln19_29_fu_1053_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal tmp_12_fu_1066_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln19_30_fu_1090_p3 : STD_LOGIC_VECTOR (70 downto 0);
    signal shl_ln19_19_fu_1097_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal and_ln19_13_fu_1075_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal select_ln19_31_fu_1105_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal tmp_13_fu_1118_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln19_32_fu_1135_p3 : STD_LOGIC_VECTOR (70 downto 0);
    signal shl_ln19_20_fu_1141_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal and_ln19_14_fu_1127_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal select_ln19_33_fu_1149_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal tmp_14_fu_1162_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln19_34_fu_1179_p3 : STD_LOGIC_VECTOR (70 downto 0);
    signal shl_ln19_21_fu_1185_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal and_ln19_15_fu_1171_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal select_ln19_35_fu_1193_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal tmp_15_fu_1206_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln19_36_fu_1230_p3 : STD_LOGIC_VECTOR (70 downto 0);
    signal shl_ln19_23_fu_1237_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal and_ln19_16_fu_1215_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal select_ln19_37_fu_1245_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal tmp_16_fu_1258_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln19_38_fu_1275_p3 : STD_LOGIC_VECTOR (70 downto 0);
    signal shl_ln19_24_fu_1281_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal and_ln19_17_fu_1267_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal select_ln19_39_fu_1289_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal tmp_17_fu_1302_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln19_40_fu_1319_p3 : STD_LOGIC_VECTOR (70 downto 0);
    signal shl_ln19_25_fu_1325_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal and_ln19_18_fu_1311_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal select_ln19_41_fu_1333_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal tmp_18_fu_1346_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln19_42_fu_1370_p3 : STD_LOGIC_VECTOR (70 downto 0);
    signal shl_ln19_27_fu_1377_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal and_ln19_19_fu_1355_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal select_ln19_43_fu_1385_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal tmp_19_fu_1398_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln19_44_fu_1415_p3 : STD_LOGIC_VECTOR (70 downto 0);
    signal shl_ln19_28_fu_1421_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal and_ln19_20_fu_1407_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal select_ln19_45_fu_1429_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal select_ln30_fu_1442_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal select_ln30_1_fu_1449_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal select_ln30_2_fu_1456_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal shl_ln1_fu_1463_p3 : STD_LOGIC_VECTOR (41 downto 0);
    signal select_ln30_3_fu_1471_p3 : STD_LOGIC_VECTOR (41 downto 0);
    signal add_ln30_fu_1478_p2 : STD_LOGIC_VECTOR (41 downto 0);
    signal select_ln30_4_fu_1494_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal select_ln30_5_fu_1501_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal select_ln30_6_fu_1508_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal shl_ln30_1_fu_1515_p3 : STD_LOGIC_VECTOR (41 downto 0);
    signal select_ln30_7_fu_1523_p3 : STD_LOGIC_VECTOR (41 downto 0);
    signal add_ln30_1_fu_1530_p2 : STD_LOGIC_VECTOR (41 downto 0);
    signal select_ln38_fu_1553_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal shl_ln2_fu_1560_p3 : STD_LOGIC_VECTOR (41 downto 0);
    signal select_ln30_8_fu_1546_p3 : STD_LOGIC_VECTOR (41 downto 0);
    signal add_ln38_fu_1568_p2 : STD_LOGIC_VECTOR (41 downto 0);
    signal tmp_20_fu_1584_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln19_46_fu_1601_p3 : STD_LOGIC_VECTOR (70 downto 0);
    signal shl_ln19_29_fu_1607_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal and_ln19_21_fu_1593_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal select_ln19_47_fu_1615_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal zext_ln32_fu_1628_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_45_fu_1637_p3 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_46_fu_1649_p3 : STD_LOGIC_VECTOR (43 downto 0);
    signal sext_ln32_fu_1645_p1 : STD_LOGIC_VECTOR (48 downto 0);
    signal sext_ln32_4_fu_1657_p1 : STD_LOGIC_VECTOR (48 downto 0);
    signal zext_ln32_1_fu_1667_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_47_fu_1676_p3 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_48_fu_1688_p3 : STD_LOGIC_VECTOR (43 downto 0);
    signal sext_ln32_8_fu_1684_p1 : STD_LOGIC_VECTOR (48 downto 0);
    signal sext_ln32_12_fu_1696_p1 : STD_LOGIC_VECTOR (48 downto 0);
    signal select_ln30_10_fu_1706_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal select_ln30_11_fu_1713_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal select_ln30_12_fu_1720_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal shl_ln30_2_fu_1727_p3 : STD_LOGIC_VECTOR (41 downto 0);
    signal select_ln30_13_fu_1735_p3 : STD_LOGIC_VECTOR (41 downto 0);
    signal add_ln30_2_fu_1742_p2 : STD_LOGIC_VECTOR (41 downto 0);
    signal select_ln38_4_fu_1758_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal select_ln38_5_fu_1765_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal select_ln38_6_fu_1772_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal shl_ln38_2_fu_1779_p3 : STD_LOGIC_VECTOR (41 downto 0);
    signal add_ln38_2_fu_1787_p2 : STD_LOGIC_VECTOR (41 downto 0);
    signal tmp_21_fu_1803_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln19_48_fu_1827_p3 : STD_LOGIC_VECTOR (70 downto 0);
    signal shl_ln19_31_fu_1834_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal and_ln19_22_fu_1812_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal select_ln19_49_fu_1842_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal zext_ln32_2_fu_1878_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_49_fu_1887_p3 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_50_fu_1899_p3 : STD_LOGIC_VECTOR (43 downto 0);
    signal sext_ln32_13_fu_1895_p1 : STD_LOGIC_VECTOR (48 downto 0);
    signal sext_ln32_14_fu_1907_p1 : STD_LOGIC_VECTOR (48 downto 0);
    signal zext_ln40_fu_1917_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_51_fu_1926_p3 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_52_fu_1938_p3 : STD_LOGIC_VECTOR (43 downto 0);
    signal sext_ln40_fu_1934_p1 : STD_LOGIC_VECTOR (48 downto 0);
    signal sext_ln40_4_fu_1946_p1 : STD_LOGIC_VECTOR (48 downto 0);
    signal select_ln38_1_fu_1956_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal select_ln38_2_fu_1963_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal select_ln38_3_fu_1970_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal shl_ln38_1_fu_1977_p3 : STD_LOGIC_VECTOR (41 downto 0);
    signal select_ln30_9_fu_1871_p3 : STD_LOGIC_VECTOR (41 downto 0);
    signal add_ln38_1_fu_1985_p2 : STD_LOGIC_VECTOR (41 downto 0);
    signal tmp_22_fu_2009_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln19_50_fu_2026_p3 : STD_LOGIC_VECTOR (70 downto 0);
    signal shl_ln19_32_fu_2032_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal and_ln19_23_fu_2018_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal select_ln19_51_fu_2040_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal zext_ln40_1_fu_2069_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_53_fu_2078_p3 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_54_fu_2090_p3 : STD_LOGIC_VECTOR (43 downto 0);
    signal sext_ln40_8_fu_2086_p1 : STD_LOGIC_VECTOR (48 downto 0);
    signal sext_ln40_12_fu_2098_p1 : STD_LOGIC_VECTOR (48 downto 0);
    signal zext_ln40_2_fu_2108_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_55_fu_2117_p3 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_56_fu_2129_p3 : STD_LOGIC_VECTOR (43 downto 0);
    signal sext_ln40_13_fu_2125_p1 : STD_LOGIC_VECTOR (48 downto 0);
    signal sext_ln40_14_fu_2137_p1 : STD_LOGIC_VECTOR (48 downto 0);
    signal tmp_23_fu_2147_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln19_52_fu_2164_p3 : STD_LOGIC_VECTOR (70 downto 0);
    signal shl_ln19_33_fu_2170_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal and_ln19_24_fu_2156_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal select_ln19_53_fu_2178_p3 : STD_LOGIC_VECTOR (91 downto 0);
    signal add_ln19_25_fu_2185_p2 : STD_LOGIC_VECTOR (91 downto 0);
    signal and_ln1_fu_2227_p3 : STD_LOGIC_VECTOR (71 downto 0);
    signal sext_ln32_3_fu_2234_p1 : STD_LOGIC_VECTOR (71 downto 0);
    signal add_ln32_1_fu_2237_p2 : STD_LOGIC_VECTOR (71 downto 0);
    signal tmp_26_fu_2243_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln32_1_fu_2253_p3 : STD_LOGIC_VECTOR (71 downto 0);
    signal sext_ln32_7_fu_2261_p1 : STD_LOGIC_VECTOR (71 downto 0);
    signal add_ln32_3_fu_2264_p2 : STD_LOGIC_VECTOR (71 downto 0);
    signal and_ln32_2_fu_2280_p3 : STD_LOGIC_VECTOR (71 downto 0);
    signal sext_ln32_11_fu_2287_p1 : STD_LOGIC_VECTOR (71 downto 0);
    signal add_ln32_5_fu_2290_p2 : STD_LOGIC_VECTOR (71 downto 0);
    signal tmp_30_fu_2296_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln2_fu_2306_p3 : STD_LOGIC_VECTOR (71 downto 0);
    signal sext_ln40_3_fu_2314_p1 : STD_LOGIC_VECTOR (71 downto 0);
    signal add_ln40_1_fu_2317_p2 : STD_LOGIC_VECTOR (71 downto 0);
    signal add_ln181_fu_2333_p2 : STD_LOGIC_VECTOR (51 downto 0);
    signal and_ln40_1_fu_2347_p3 : STD_LOGIC_VECTOR (71 downto 0);
    signal sext_ln40_7_fu_2354_p1 : STD_LOGIC_VECTOR (71 downto 0);
    signal add_ln40_3_fu_2357_p2 : STD_LOGIC_VECTOR (71 downto 0);
    signal tmp_34_fu_2363_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln40_2_fu_2373_p3 : STD_LOGIC_VECTOR (71 downto 0);
    signal sext_ln40_11_fu_2381_p1 : STD_LOGIC_VECTOR (71 downto 0);
    signal add_ln40_5_fu_2384_p2 : STD_LOGIC_VECTOR (71 downto 0);
    signal icmp_ln185_fu_2417_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln182_fu_2406_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln3_fu_2450_p3 : STD_LOGIC_VECTOR (51 downto 0);
    signal add_ln183_fu_2458_p2 : STD_LOGIC_VECTOR (51 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component qaoa_kernel_mul_32s_32s_52_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (51 downto 0) );
    end component;


    component qaoa_kernel_mul_49s_23s_68_3_1_x IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (48 downto 0);
        din1 : IN STD_LOGIC_VECTOR (22 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (67 downto 0) );
    end component;


    component qaoa_kernel_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mul_32s_32s_52_2_1_U83 : component qaoa_kernel_mul_32s_32s_52_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 52)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_260_p0,
        din1 => grp_fu_260_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_260_p2);

    mul_32s_32s_52_2_1_U84 : component qaoa_kernel_mul_32s_32s_52_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 52)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => prob_reg_3093,
        din1 => H_reg_3100,
        ce => ap_const_logic_1,
        dout => grp_fu_264_p2);

    mul_49s_23s_68_3_1_x_U85 : component qaoa_kernel_mul_49s_23s_68_3_1_x
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 49,
        din1_WIDTH => 23,
        dout_WIDTH => 68)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sub_ln32_reg_2855,
        din1 => add_ln32_reg_2850,
        ce => ap_const_logic_1,
        dout => grp_fu_268_p2);

    mul_49s_23s_68_3_1_x_U86 : component qaoa_kernel_mul_49s_23s_68_3_1_x
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 49,
        din1_WIDTH => 23,
        dout_WIDTH => 68)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sub_ln32_1_reg_2865,
        din1 => add_ln32_2_reg_2860,
        ce => ap_const_logic_1,
        dout => grp_fu_272_p2);

    mul_49s_23s_68_3_1_x_U87 : component qaoa_kernel_mul_49s_23s_68_3_1_x
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 49,
        din1_WIDTH => 23,
        dout_WIDTH => 68)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sub_ln32_2_reg_2916,
        din1 => add_ln32_4_reg_2911,
        ce => ap_const_logic_1,
        dout => grp_fu_276_p2);

    mul_49s_23s_68_3_1_x_U88 : component qaoa_kernel_mul_49s_23s_68_3_1_x
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 49,
        din1_WIDTH => 23,
        dout_WIDTH => 68)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sub_ln40_reg_2926,
        din1 => add_ln40_reg_2921,
        ce => ap_const_logic_1,
        dout => grp_fu_280_p2);

    mul_49s_23s_68_3_1_x_U89 : component qaoa_kernel_mul_49s_23s_68_3_1_x
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 49,
        din1_WIDTH => 23,
        dout_WIDTH => 68)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sub_ln40_1_reg_2981,
        din1 => add_ln40_2_reg_2976,
        ce => ap_const_logic_1,
        dout => grp_fu_284_p2);

    mul_49s_23s_68_3_1_x_U90 : component qaoa_kernel_mul_49s_23s_68_3_1_x
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 49,
        din1_WIDTH => 23,
        dout_WIDTH => 68)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sub_ln40_2_reg_2991,
        din1 => add_ln40_4_reg_2986,
        ce => ap_const_logic_1,
        dout => grp_fu_288_p2);

    flow_control_loop_pipe_sequential_init_U : component qaoa_kernel_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter30_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter18 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter19 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter20 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter21 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter22 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter23 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter24_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter24 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter25_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter25 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter26_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter26 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter27_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter27 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter28_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter28 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter29_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter29 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter30_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter30 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter31_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter31 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    argmax_1_fu_158_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln177_fu_315_p2 = ap_const_lv1_0))) then 
                    argmax_1_fu_158 <= add_ln177_fu_321_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    argmax_1_fu_158 <= ap_const_lv10_0;
                end if;
            end if; 
        end if;
    end process;

    argmax_fu_146_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    argmax_fu_146 <= ap_const_lv32_0;
                elsif ((ap_enable_reg_pp0_iter29 = ap_const_logic_1)) then 
                    argmax_fu_146 <= argmax_4_fu_2429_p3;
                end if;
            end if; 
        end if;
    end process;

    conv_i_i_i964_fu_154_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    conv_i_i_i964_fu_154 <= ap_const_lv32_FFF00000;
                elsif ((ap_enable_reg_pp0_iter29 = ap_const_logic_1)) then 
                    conv_i_i_i964_fu_154 <= select_ln185_fu_2422_p3;
                end if;
            end if; 
        end if;
    end process;

    result_fu_150_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    result_fu_150 <= ap_const_lv32_0;
                elsif ((ap_enable_reg_pp0_iter31 = ap_const_logic_1)) then 
                    result_fu_150 <= add_ln183_fu_2458_p2(51 downto 20);
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                H_reg_3100 <= add_ln40_5_fu_2384_p2(71 downto 40);
                    add_ln19_10_reg_2746(91 downto 60) <= add_ln19_10_fu_920_p2(91 downto 60);
                    add_ln19_11_reg_2757(91 downto 60) <= add_ln19_11_fu_972_p2(91 downto 60);
                    add_ln19_12_reg_2762(91 downto 60) <= add_ln19_12_fu_1016_p2(91 downto 60);
                    add_ln19_13_reg_2767(91 downto 60) <= add_ln19_13_fu_1060_p2(91 downto 60);
                    add_ln19_14_reg_2778(91 downto 60) <= add_ln19_14_fu_1112_p2(91 downto 60);
                    add_ln19_15_reg_2783(91 downto 60) <= add_ln19_15_fu_1156_p2(91 downto 60);
                    add_ln19_16_reg_2788(91 downto 60) <= add_ln19_16_fu_1200_p2(91 downto 60);
                    add_ln19_17_reg_2799(91 downto 60) <= add_ln19_17_fu_1252_p2(91 downto 60);
                    add_ln19_18_reg_2804(91 downto 60) <= add_ln19_18_fu_1296_p2(91 downto 60);
                    add_ln19_19_reg_2809(91 downto 60) <= add_ln19_19_fu_1340_p2(91 downto 60);
                    add_ln19_20_reg_2820(91 downto 60) <= add_ln19_20_fu_1392_p2(91 downto 60);
                    add_ln19_21_reg_2825(91 downto 60) <= add_ln19_21_fu_1436_p2(91 downto 60);
                    add_ln19_22_reg_2845(91 downto 60) <= add_ln19_22_fu_1622_p2(91 downto 60);
                    add_ln19_23_reg_2886(91 downto 60) <= add_ln19_23_fu_1849_p2(91 downto 60);
                    add_ln19_24_reg_2951(91 downto 60) <= add_ln19_24_fu_2047_p2(91 downto 60);
                    add_ln19_2_reg_2637(91 downto 60) <= add_ln19_2_fu_512_p2(91 downto 60);
                    add_ln19_3_reg_2654(91 downto 60) <= add_ln19_3_fu_564_p2(91 downto 60);
                    add_ln19_4_reg_2671(91 downto 60) <= add_ln19_4_fu_616_p2(91 downto 60);
                    add_ln19_5_reg_2693(91 downto 60) <= add_ln19_5_fu_676_p2(91 downto 60);
                    add_ln19_6_reg_2708(91 downto 60) <= add_ln19_6_fu_728_p2(91 downto 60);
                    add_ln19_7_reg_2725(91 downto 60) <= add_ln19_7_fu_780_p2(91 downto 60);
                    add_ln19_8_reg_2736(91 downto 60) <= add_ln19_8_fu_832_p2(91 downto 60);
                    add_ln19_9_reg_2741(91 downto 60) <= add_ln19_9_fu_876_p2(91 downto 60);
                    add_ln32_2_reg_2860(22 downto 20) <= add_ln32_2_fu_1670_p2(22 downto 20);
                    add_ln32_4_reg_2911(22 downto 20) <= add_ln32_4_fu_1881_p2(22 downto 20);
                    add_ln32_reg_2850(22 downto 20) <= add_ln32_fu_1631_p2(22 downto 20);
                    add_ln40_2_reg_2976(22 downto 20) <= add_ln40_2_fu_2072_p2(22 downto 20);
                    add_ln40_4_reg_2986(22 downto 20) <= add_ln40_4_fu_2111_p2(22 downto 20);
                    add_ln40_reg_2921(22 downto 20) <= add_ln40_fu_1920_p2(22 downto 20);
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
                ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
                ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
                ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
                ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
                ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
                ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
                ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
                ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
                ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
                ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
                ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
                ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
                ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
                ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
                ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
                ap_loop_exit_ready_pp0_iter26_reg <= ap_loop_exit_ready_pp0_iter25_reg;
                ap_loop_exit_ready_pp0_iter27_reg <= ap_loop_exit_ready_pp0_iter26_reg;
                ap_loop_exit_ready_pp0_iter28_reg <= ap_loop_exit_ready_pp0_iter27_reg;
                ap_loop_exit_ready_pp0_iter29_reg <= ap_loop_exit_ready_pp0_iter28_reg;
                ap_loop_exit_ready_pp0_iter30_reg <= ap_loop_exit_ready_pp0_iter29_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                icmp_ln177_reg_2568_pp0_iter10_reg <= icmp_ln177_reg_2568_pp0_iter9_reg;
                icmp_ln177_reg_2568_pp0_iter11_reg <= icmp_ln177_reg_2568_pp0_iter10_reg;
                icmp_ln177_reg_2568_pp0_iter12_reg <= icmp_ln177_reg_2568_pp0_iter11_reg;
                icmp_ln177_reg_2568_pp0_iter13_reg <= icmp_ln177_reg_2568_pp0_iter12_reg;
                icmp_ln177_reg_2568_pp0_iter14_reg <= icmp_ln177_reg_2568_pp0_iter13_reg;
                icmp_ln177_reg_2568_pp0_iter15_reg <= icmp_ln177_reg_2568_pp0_iter14_reg;
                icmp_ln177_reg_2568_pp0_iter16_reg <= icmp_ln177_reg_2568_pp0_iter15_reg;
                icmp_ln177_reg_2568_pp0_iter17_reg <= icmp_ln177_reg_2568_pp0_iter16_reg;
                icmp_ln177_reg_2568_pp0_iter18_reg <= icmp_ln177_reg_2568_pp0_iter17_reg;
                icmp_ln177_reg_2568_pp0_iter19_reg <= icmp_ln177_reg_2568_pp0_iter18_reg;
                icmp_ln177_reg_2568_pp0_iter20_reg <= icmp_ln177_reg_2568_pp0_iter19_reg;
                icmp_ln177_reg_2568_pp0_iter21_reg <= icmp_ln177_reg_2568_pp0_iter20_reg;
                icmp_ln177_reg_2568_pp0_iter22_reg <= icmp_ln177_reg_2568_pp0_iter21_reg;
                icmp_ln177_reg_2568_pp0_iter23_reg <= icmp_ln177_reg_2568_pp0_iter22_reg;
                icmp_ln177_reg_2568_pp0_iter24_reg <= icmp_ln177_reg_2568_pp0_iter23_reg;
                icmp_ln177_reg_2568_pp0_iter25_reg <= icmp_ln177_reg_2568_pp0_iter24_reg;
                icmp_ln177_reg_2568_pp0_iter26_reg <= icmp_ln177_reg_2568_pp0_iter25_reg;
                icmp_ln177_reg_2568_pp0_iter27_reg <= icmp_ln177_reg_2568_pp0_iter26_reg;
                icmp_ln177_reg_2568_pp0_iter28_reg <= icmp_ln177_reg_2568_pp0_iter27_reg;
                icmp_ln177_reg_2568_pp0_iter29_reg <= icmp_ln177_reg_2568_pp0_iter28_reg;
                icmp_ln177_reg_2568_pp0_iter2_reg <= icmp_ln177_reg_2568_pp0_iter1_reg;
                icmp_ln177_reg_2568_pp0_iter3_reg <= icmp_ln177_reg_2568_pp0_iter2_reg;
                icmp_ln177_reg_2568_pp0_iter4_reg <= icmp_ln177_reg_2568_pp0_iter3_reg;
                icmp_ln177_reg_2568_pp0_iter5_reg <= icmp_ln177_reg_2568_pp0_iter4_reg;
                icmp_ln177_reg_2568_pp0_iter6_reg <= icmp_ln177_reg_2568_pp0_iter5_reg;
                icmp_ln177_reg_2568_pp0_iter7_reg <= icmp_ln177_reg_2568_pp0_iter6_reg;
                icmp_ln177_reg_2568_pp0_iter8_reg <= icmp_ln177_reg_2568_pp0_iter7_reg;
                icmp_ln177_reg_2568_pp0_iter9_reg <= icmp_ln177_reg_2568_pp0_iter8_reg;
                mul_ln181_1_reg_3073 <= grp_fu_260_p2;
                mul_ln181_reg_3068 <= grp_fu_284_p_dout0;
                mul_ln183_reg_3115 <= grp_fu_264_p2;
                mul_ln32_1_reg_3016 <= grp_fu_272_p2;
                mul_ln32_2_reg_3058 <= grp_fu_276_p2;
                mul_ln32_reg_3006 <= grp_fu_268_p2;
                mul_ln40_1_reg_3083 <= grp_fu_284_p2;
                mul_ln40_2_reg_3088 <= grp_fu_288_p2;
                mul_ln40_reg_3063 <= grp_fu_280_p2;
                prob_reg_3093 <= add_ln181_fu_2333_p2(51 downto 20);
                s_1_reg_2946 <= s_1_fu_2006_p1;
                s_1_reg_2946_pp0_iter25_reg <= s_1_reg_2946;
                s_1_reg_2946_pp0_iter26_reg <= s_1_reg_2946_pp0_iter25_reg;
                s_1_reg_2946_pp0_iter27_reg <= s_1_reg_2946_pp0_iter26_reg;
                s_1_reg_2946_pp0_iter28_reg <= s_1_reg_2946_pp0_iter27_reg;
                s_reg_2556_pp0_iter10_reg <= s_reg_2556_pp0_iter9_reg;
                s_reg_2556_pp0_iter11_reg <= s_reg_2556_pp0_iter10_reg;
                s_reg_2556_pp0_iter12_reg <= s_reg_2556_pp0_iter11_reg;
                s_reg_2556_pp0_iter13_reg <= s_reg_2556_pp0_iter12_reg;
                s_reg_2556_pp0_iter14_reg <= s_reg_2556_pp0_iter13_reg;
                s_reg_2556_pp0_iter15_reg <= s_reg_2556_pp0_iter14_reg;
                s_reg_2556_pp0_iter16_reg <= s_reg_2556_pp0_iter15_reg;
                s_reg_2556_pp0_iter17_reg <= s_reg_2556_pp0_iter16_reg;
                s_reg_2556_pp0_iter18_reg <= s_reg_2556_pp0_iter17_reg;
                s_reg_2556_pp0_iter19_reg <= s_reg_2556_pp0_iter18_reg;
                s_reg_2556_pp0_iter20_reg <= s_reg_2556_pp0_iter19_reg;
                s_reg_2556_pp0_iter21_reg <= s_reg_2556_pp0_iter20_reg;
                s_reg_2556_pp0_iter22_reg <= s_reg_2556_pp0_iter21_reg;
                s_reg_2556_pp0_iter23_reg <= s_reg_2556_pp0_iter22_reg;
                s_reg_2556_pp0_iter2_reg <= s_reg_2556_pp0_iter1_reg;
                s_reg_2556_pp0_iter3_reg <= s_reg_2556_pp0_iter2_reg;
                s_reg_2556_pp0_iter4_reg <= s_reg_2556_pp0_iter3_reg;
                s_reg_2556_pp0_iter5_reg <= s_reg_2556_pp0_iter4_reg;
                s_reg_2556_pp0_iter6_reg <= s_reg_2556_pp0_iter5_reg;
                s_reg_2556_pp0_iter7_reg <= s_reg_2556_pp0_iter6_reg;
                s_reg_2556_pp0_iter8_reg <= s_reg_2556_pp0_iter7_reg;
                s_reg_2556_pp0_iter9_reg <= s_reg_2556_pp0_iter8_reg;
                    shl_ln19_10_reg_2730(70 downto 39) <= shl_ln19_10_fu_803_p3(70 downto 39);
                    shl_ln19_10_reg_2730_pp0_iter9_reg(70 downto 39) <= shl_ln19_10_reg_2730(70 downto 39);
                    shl_ln19_14_reg_2751(70 downto 39) <= shl_ln19_14_fu_943_p3(70 downto 39);
                    shl_ln19_14_reg_2751_pp0_iter12_reg(70 downto 39) <= shl_ln19_14_reg_2751(70 downto 39);
                    shl_ln19_18_reg_2772(70 downto 39) <= shl_ln19_18_fu_1083_p3(70 downto 39);
                    shl_ln19_18_reg_2772_pp0_iter15_reg(70 downto 39) <= shl_ln19_18_reg_2772(70 downto 39);
                    shl_ln19_22_reg_2793(70 downto 39) <= shl_ln19_22_fu_1223_p3(70 downto 39);
                    shl_ln19_22_reg_2793_pp0_iter18_reg(70 downto 39) <= shl_ln19_22_reg_2793(70 downto 39);
                    shl_ln19_26_reg_2814(70 downto 39) <= shl_ln19_26_fu_1363_p3(70 downto 39);
                    shl_ln19_26_reg_2814_pp0_iter21_reg(70 downto 39) <= shl_ln19_26_reg_2814(70 downto 39);
                    shl_ln19_30_reg_2880(70 downto 39) <= shl_ln19_30_fu_1820_p3(70 downto 39);
                    shl_ln19_30_reg_2880_pp0_iter24_reg(70 downto 39) <= shl_ln19_30_reg_2880(70 downto 39);
                    shl_ln19_4_reg_2631(70 downto 39) <= shl_ln19_4_fu_482_p3(70 downto 39);
                    shl_ln19_4_reg_2631_pp0_iter3_reg(70 downto 39) <= shl_ln19_4_reg_2631(70 downto 39);
                    shl_ln19_8_reg_2687(70 downto 39) <= shl_ln19_8_fu_646_p3(70 downto 39);
                    shl_ln19_8_reg_2687_pp0_iter6_reg(70 downto 39) <= shl_ln19_8_reg_2687(70 downto 39);
                state_im_load_reg_3001 <= state_im_q0;
                state_re_load_reg_2996 <= state_re_q0;
                    sub_ln32_1_reg_2865(48 downto 41) <= sub_ln32_1_fu_1700_p2(48 downto 41);
                    sub_ln32_2_reg_2916(48 downto 41) <= sub_ln32_2_fu_1911_p2(48 downto 41);
                    sub_ln32_reg_2855(48 downto 41) <= sub_ln32_fu_1661_p2(48 downto 41);
                    sub_ln40_1_reg_2981(48 downto 41) <= sub_ln40_1_fu_2102_p2(48 downto 41);
                    sub_ln40_2_reg_2991(48 downto 41) <= sub_ln40_2_fu_2141_p2(48 downto 41);
                    sub_ln40_reg_2926(48 downto 41) <= sub_ln40_fu_1950_p2(48 downto 41);
                tmp_24_reg_2830 <= add_ln30_fu_1478_p2(41 downto 20);
                tmp_25_reg_3011 <= add_ln19_25_fu_2185_p2(91 downto 60);
                tmp_27_reg_2835 <= add_ln30_1_fu_1530_p2(41 downto 20);
                tmp_28_reg_3053 <= add_ln32_3_fu_2264_p2(71 downto 40);
                tmp_29_reg_2870 <= add_ln30_2_fu_1742_p2(41 downto 20);
                tmp_31_reg_2840 <= add_ln38_fu_1568_p2(41 downto 20);
                    tmp_31_reg_2840_pp0_iter22_reg(21 downto 20) <= tmp_31_reg_2840(21 downto 20);
                tmp_32_reg_3078 <= add_ln40_1_fu_2317_p2(71 downto 40);
                tmp_33_reg_2931 <= add_ln38_1_fu_1985_p2(41 downto 20);
                tmp_35_reg_2875 <= add_ln38_2_fu_1787_p2(41 downto 20);
                    tmp_35_reg_2875_pp0_iter23_reg(21 downto 20) <= tmp_35_reg_2875(21 downto 20);
                tmp_37_reg_2583_pp0_iter10_reg <= tmp_37_reg_2583_pp0_iter9_reg;
                tmp_37_reg_2583_pp0_iter11_reg <= tmp_37_reg_2583_pp0_iter10_reg;
                tmp_37_reg_2583_pp0_iter12_reg <= tmp_37_reg_2583_pp0_iter11_reg;
                tmp_37_reg_2583_pp0_iter13_reg <= tmp_37_reg_2583_pp0_iter12_reg;
                tmp_37_reg_2583_pp0_iter14_reg <= tmp_37_reg_2583_pp0_iter13_reg;
                tmp_37_reg_2583_pp0_iter15_reg <= tmp_37_reg_2583_pp0_iter14_reg;
                tmp_37_reg_2583_pp0_iter16_reg <= tmp_37_reg_2583_pp0_iter15_reg;
                tmp_37_reg_2583_pp0_iter17_reg <= tmp_37_reg_2583_pp0_iter16_reg;
                tmp_37_reg_2583_pp0_iter18_reg <= tmp_37_reg_2583_pp0_iter17_reg;
                tmp_37_reg_2583_pp0_iter19_reg <= tmp_37_reg_2583_pp0_iter18_reg;
                tmp_37_reg_2583_pp0_iter20_reg <= tmp_37_reg_2583_pp0_iter19_reg;
                tmp_37_reg_2583_pp0_iter21_reg <= tmp_37_reg_2583_pp0_iter20_reg;
                tmp_37_reg_2583_pp0_iter22_reg <= tmp_37_reg_2583_pp0_iter21_reg;
                tmp_37_reg_2583_pp0_iter2_reg <= tmp_37_reg_2583_pp0_iter1_reg;
                tmp_37_reg_2583_pp0_iter3_reg <= tmp_37_reg_2583_pp0_iter2_reg;
                tmp_37_reg_2583_pp0_iter4_reg <= tmp_37_reg_2583_pp0_iter3_reg;
                tmp_37_reg_2583_pp0_iter5_reg <= tmp_37_reg_2583_pp0_iter4_reg;
                tmp_37_reg_2583_pp0_iter6_reg <= tmp_37_reg_2583_pp0_iter5_reg;
                tmp_37_reg_2583_pp0_iter7_reg <= tmp_37_reg_2583_pp0_iter6_reg;
                tmp_37_reg_2583_pp0_iter8_reg <= tmp_37_reg_2583_pp0_iter7_reg;
                tmp_37_reg_2583_pp0_iter9_reg <= tmp_37_reg_2583_pp0_iter8_reg;
                tmp_38_reg_2598_pp0_iter10_reg <= tmp_38_reg_2598_pp0_iter9_reg;
                tmp_38_reg_2598_pp0_iter11_reg <= tmp_38_reg_2598_pp0_iter10_reg;
                tmp_38_reg_2598_pp0_iter12_reg <= tmp_38_reg_2598_pp0_iter11_reg;
                tmp_38_reg_2598_pp0_iter13_reg <= tmp_38_reg_2598_pp0_iter12_reg;
                tmp_38_reg_2598_pp0_iter14_reg <= tmp_38_reg_2598_pp0_iter13_reg;
                tmp_38_reg_2598_pp0_iter15_reg <= tmp_38_reg_2598_pp0_iter14_reg;
                tmp_38_reg_2598_pp0_iter16_reg <= tmp_38_reg_2598_pp0_iter15_reg;
                tmp_38_reg_2598_pp0_iter17_reg <= tmp_38_reg_2598_pp0_iter16_reg;
                tmp_38_reg_2598_pp0_iter18_reg <= tmp_38_reg_2598_pp0_iter17_reg;
                tmp_38_reg_2598_pp0_iter19_reg <= tmp_38_reg_2598_pp0_iter18_reg;
                tmp_38_reg_2598_pp0_iter20_reg <= tmp_38_reg_2598_pp0_iter19_reg;
                tmp_38_reg_2598_pp0_iter21_reg <= tmp_38_reg_2598_pp0_iter20_reg;
                tmp_38_reg_2598_pp0_iter2_reg <= tmp_38_reg_2598_pp0_iter1_reg;
                tmp_38_reg_2598_pp0_iter3_reg <= tmp_38_reg_2598_pp0_iter2_reg;
                tmp_38_reg_2598_pp0_iter4_reg <= tmp_38_reg_2598_pp0_iter3_reg;
                tmp_38_reg_2598_pp0_iter5_reg <= tmp_38_reg_2598_pp0_iter4_reg;
                tmp_38_reg_2598_pp0_iter6_reg <= tmp_38_reg_2598_pp0_iter5_reg;
                tmp_38_reg_2598_pp0_iter7_reg <= tmp_38_reg_2598_pp0_iter6_reg;
                tmp_38_reg_2598_pp0_iter8_reg <= tmp_38_reg_2598_pp0_iter7_reg;
                tmp_38_reg_2598_pp0_iter9_reg <= tmp_38_reg_2598_pp0_iter8_reg;
                tmp_39_reg_2619 <= s_reg_2556_pp0_iter1_reg(4 downto 4);
                tmp_39_reg_2619_pp0_iter10_reg <= tmp_39_reg_2619_pp0_iter9_reg;
                tmp_39_reg_2619_pp0_iter11_reg <= tmp_39_reg_2619_pp0_iter10_reg;
                tmp_39_reg_2619_pp0_iter12_reg <= tmp_39_reg_2619_pp0_iter11_reg;
                tmp_39_reg_2619_pp0_iter13_reg <= tmp_39_reg_2619_pp0_iter12_reg;
                tmp_39_reg_2619_pp0_iter14_reg <= tmp_39_reg_2619_pp0_iter13_reg;
                tmp_39_reg_2619_pp0_iter15_reg <= tmp_39_reg_2619_pp0_iter14_reg;
                tmp_39_reg_2619_pp0_iter16_reg <= tmp_39_reg_2619_pp0_iter15_reg;
                tmp_39_reg_2619_pp0_iter17_reg <= tmp_39_reg_2619_pp0_iter16_reg;
                tmp_39_reg_2619_pp0_iter18_reg <= tmp_39_reg_2619_pp0_iter17_reg;
                tmp_39_reg_2619_pp0_iter19_reg <= tmp_39_reg_2619_pp0_iter18_reg;
                tmp_39_reg_2619_pp0_iter20_reg <= tmp_39_reg_2619_pp0_iter19_reg;
                tmp_39_reg_2619_pp0_iter21_reg <= tmp_39_reg_2619_pp0_iter20_reg;
                tmp_39_reg_2619_pp0_iter22_reg <= tmp_39_reg_2619_pp0_iter21_reg;
                tmp_39_reg_2619_pp0_iter3_reg <= tmp_39_reg_2619;
                tmp_39_reg_2619_pp0_iter4_reg <= tmp_39_reg_2619_pp0_iter3_reg;
                tmp_39_reg_2619_pp0_iter5_reg <= tmp_39_reg_2619_pp0_iter4_reg;
                tmp_39_reg_2619_pp0_iter6_reg <= tmp_39_reg_2619_pp0_iter5_reg;
                tmp_39_reg_2619_pp0_iter7_reg <= tmp_39_reg_2619_pp0_iter6_reg;
                tmp_39_reg_2619_pp0_iter8_reg <= tmp_39_reg_2619_pp0_iter7_reg;
                tmp_39_reg_2619_pp0_iter9_reg <= tmp_39_reg_2619_pp0_iter8_reg;
                tmp_40_reg_2642 <= s_reg_2556_pp0_iter2_reg(7 downto 7);
                tmp_40_reg_2642_pp0_iter10_reg <= tmp_40_reg_2642_pp0_iter9_reg;
                tmp_40_reg_2642_pp0_iter11_reg <= tmp_40_reg_2642_pp0_iter10_reg;
                tmp_40_reg_2642_pp0_iter12_reg <= tmp_40_reg_2642_pp0_iter11_reg;
                tmp_40_reg_2642_pp0_iter13_reg <= tmp_40_reg_2642_pp0_iter12_reg;
                tmp_40_reg_2642_pp0_iter14_reg <= tmp_40_reg_2642_pp0_iter13_reg;
                tmp_40_reg_2642_pp0_iter15_reg <= tmp_40_reg_2642_pp0_iter14_reg;
                tmp_40_reg_2642_pp0_iter16_reg <= tmp_40_reg_2642_pp0_iter15_reg;
                tmp_40_reg_2642_pp0_iter17_reg <= tmp_40_reg_2642_pp0_iter16_reg;
                tmp_40_reg_2642_pp0_iter18_reg <= tmp_40_reg_2642_pp0_iter17_reg;
                tmp_40_reg_2642_pp0_iter19_reg <= tmp_40_reg_2642_pp0_iter18_reg;
                tmp_40_reg_2642_pp0_iter20_reg <= tmp_40_reg_2642_pp0_iter19_reg;
                tmp_40_reg_2642_pp0_iter21_reg <= tmp_40_reg_2642_pp0_iter20_reg;
                tmp_40_reg_2642_pp0_iter4_reg <= tmp_40_reg_2642;
                tmp_40_reg_2642_pp0_iter5_reg <= tmp_40_reg_2642_pp0_iter4_reg;
                tmp_40_reg_2642_pp0_iter6_reg <= tmp_40_reg_2642_pp0_iter5_reg;
                tmp_40_reg_2642_pp0_iter7_reg <= tmp_40_reg_2642_pp0_iter6_reg;
                tmp_40_reg_2642_pp0_iter8_reg <= tmp_40_reg_2642_pp0_iter7_reg;
                tmp_40_reg_2642_pp0_iter9_reg <= tmp_40_reg_2642_pp0_iter8_reg;
                tmp_41_reg_2659 <= s_reg_2556_pp0_iter3_reg(1 downto 1);
                tmp_41_reg_2659_pp0_iter10_reg <= tmp_41_reg_2659_pp0_iter9_reg;
                tmp_41_reg_2659_pp0_iter11_reg <= tmp_41_reg_2659_pp0_iter10_reg;
                tmp_41_reg_2659_pp0_iter12_reg <= tmp_41_reg_2659_pp0_iter11_reg;
                tmp_41_reg_2659_pp0_iter13_reg <= tmp_41_reg_2659_pp0_iter12_reg;
                tmp_41_reg_2659_pp0_iter14_reg <= tmp_41_reg_2659_pp0_iter13_reg;
                tmp_41_reg_2659_pp0_iter15_reg <= tmp_41_reg_2659_pp0_iter14_reg;
                tmp_41_reg_2659_pp0_iter16_reg <= tmp_41_reg_2659_pp0_iter15_reg;
                tmp_41_reg_2659_pp0_iter17_reg <= tmp_41_reg_2659_pp0_iter16_reg;
                tmp_41_reg_2659_pp0_iter18_reg <= tmp_41_reg_2659_pp0_iter17_reg;
                tmp_41_reg_2659_pp0_iter19_reg <= tmp_41_reg_2659_pp0_iter18_reg;
                tmp_41_reg_2659_pp0_iter20_reg <= tmp_41_reg_2659_pp0_iter19_reg;
                tmp_41_reg_2659_pp0_iter21_reg <= tmp_41_reg_2659_pp0_iter20_reg;
                tmp_41_reg_2659_pp0_iter5_reg <= tmp_41_reg_2659;
                tmp_41_reg_2659_pp0_iter6_reg <= tmp_41_reg_2659_pp0_iter5_reg;
                tmp_41_reg_2659_pp0_iter7_reg <= tmp_41_reg_2659_pp0_iter6_reg;
                tmp_41_reg_2659_pp0_iter8_reg <= tmp_41_reg_2659_pp0_iter7_reg;
                tmp_41_reg_2659_pp0_iter9_reg <= tmp_41_reg_2659_pp0_iter8_reg;
                tmp_42_reg_2676 <= s_reg_2556_pp0_iter4_reg(5 downto 5);
                tmp_42_reg_2676_pp0_iter10_reg <= tmp_42_reg_2676_pp0_iter9_reg;
                tmp_42_reg_2676_pp0_iter11_reg <= tmp_42_reg_2676_pp0_iter10_reg;
                tmp_42_reg_2676_pp0_iter12_reg <= tmp_42_reg_2676_pp0_iter11_reg;
                tmp_42_reg_2676_pp0_iter13_reg <= tmp_42_reg_2676_pp0_iter12_reg;
                tmp_42_reg_2676_pp0_iter14_reg <= tmp_42_reg_2676_pp0_iter13_reg;
                tmp_42_reg_2676_pp0_iter15_reg <= tmp_42_reg_2676_pp0_iter14_reg;
                tmp_42_reg_2676_pp0_iter16_reg <= tmp_42_reg_2676_pp0_iter15_reg;
                tmp_42_reg_2676_pp0_iter17_reg <= tmp_42_reg_2676_pp0_iter16_reg;
                tmp_42_reg_2676_pp0_iter18_reg <= tmp_42_reg_2676_pp0_iter17_reg;
                tmp_42_reg_2676_pp0_iter19_reg <= tmp_42_reg_2676_pp0_iter18_reg;
                tmp_42_reg_2676_pp0_iter20_reg <= tmp_42_reg_2676_pp0_iter19_reg;
                tmp_42_reg_2676_pp0_iter21_reg <= tmp_42_reg_2676_pp0_iter20_reg;
                tmp_42_reg_2676_pp0_iter22_reg <= tmp_42_reg_2676_pp0_iter21_reg;
                tmp_42_reg_2676_pp0_iter23_reg <= tmp_42_reg_2676_pp0_iter22_reg;
                tmp_42_reg_2676_pp0_iter6_reg <= tmp_42_reg_2676;
                tmp_42_reg_2676_pp0_iter7_reg <= tmp_42_reg_2676_pp0_iter6_reg;
                tmp_42_reg_2676_pp0_iter8_reg <= tmp_42_reg_2676_pp0_iter7_reg;
                tmp_42_reg_2676_pp0_iter9_reg <= tmp_42_reg_2676_pp0_iter8_reg;
                tmp_43_reg_2698 <= s_reg_2556_pp0_iter5_reg(8 downto 8);
                tmp_43_reg_2698_pp0_iter10_reg <= tmp_43_reg_2698_pp0_iter9_reg;
                tmp_43_reg_2698_pp0_iter11_reg <= tmp_43_reg_2698_pp0_iter10_reg;
                tmp_43_reg_2698_pp0_iter12_reg <= tmp_43_reg_2698_pp0_iter11_reg;
                tmp_43_reg_2698_pp0_iter13_reg <= tmp_43_reg_2698_pp0_iter12_reg;
                tmp_43_reg_2698_pp0_iter14_reg <= tmp_43_reg_2698_pp0_iter13_reg;
                tmp_43_reg_2698_pp0_iter15_reg <= tmp_43_reg_2698_pp0_iter14_reg;
                tmp_43_reg_2698_pp0_iter16_reg <= tmp_43_reg_2698_pp0_iter15_reg;
                tmp_43_reg_2698_pp0_iter17_reg <= tmp_43_reg_2698_pp0_iter16_reg;
                tmp_43_reg_2698_pp0_iter18_reg <= tmp_43_reg_2698_pp0_iter17_reg;
                tmp_43_reg_2698_pp0_iter19_reg <= tmp_43_reg_2698_pp0_iter18_reg;
                tmp_43_reg_2698_pp0_iter20_reg <= tmp_43_reg_2698_pp0_iter19_reg;
                tmp_43_reg_2698_pp0_iter21_reg <= tmp_43_reg_2698_pp0_iter20_reg;
                tmp_43_reg_2698_pp0_iter22_reg <= tmp_43_reg_2698_pp0_iter21_reg;
                tmp_43_reg_2698_pp0_iter23_reg <= tmp_43_reg_2698_pp0_iter22_reg;
                tmp_43_reg_2698_pp0_iter24_reg <= tmp_43_reg_2698_pp0_iter23_reg;
                tmp_43_reg_2698_pp0_iter7_reg <= tmp_43_reg_2698;
                tmp_43_reg_2698_pp0_iter8_reg <= tmp_43_reg_2698_pp0_iter7_reg;
                tmp_43_reg_2698_pp0_iter9_reg <= tmp_43_reg_2698_pp0_iter8_reg;
                tmp_44_reg_2713 <= s_reg_2556_pp0_iter6_reg(2 downto 2);
                tmp_44_reg_2713_pp0_iter10_reg <= tmp_44_reg_2713_pp0_iter9_reg;
                tmp_44_reg_2713_pp0_iter11_reg <= tmp_44_reg_2713_pp0_iter10_reg;
                tmp_44_reg_2713_pp0_iter12_reg <= tmp_44_reg_2713_pp0_iter11_reg;
                tmp_44_reg_2713_pp0_iter13_reg <= tmp_44_reg_2713_pp0_iter12_reg;
                tmp_44_reg_2713_pp0_iter14_reg <= tmp_44_reg_2713_pp0_iter13_reg;
                tmp_44_reg_2713_pp0_iter15_reg <= tmp_44_reg_2713_pp0_iter14_reg;
                tmp_44_reg_2713_pp0_iter16_reg <= tmp_44_reg_2713_pp0_iter15_reg;
                tmp_44_reg_2713_pp0_iter17_reg <= tmp_44_reg_2713_pp0_iter16_reg;
                tmp_44_reg_2713_pp0_iter18_reg <= tmp_44_reg_2713_pp0_iter17_reg;
                tmp_44_reg_2713_pp0_iter19_reg <= tmp_44_reg_2713_pp0_iter18_reg;
                tmp_44_reg_2713_pp0_iter20_reg <= tmp_44_reg_2713_pp0_iter19_reg;
                tmp_44_reg_2713_pp0_iter21_reg <= tmp_44_reg_2713_pp0_iter20_reg;
                tmp_44_reg_2713_pp0_iter22_reg <= tmp_44_reg_2713_pp0_iter21_reg;
                tmp_44_reg_2713_pp0_iter23_reg <= tmp_44_reg_2713_pp0_iter22_reg;
                tmp_44_reg_2713_pp0_iter24_reg <= tmp_44_reg_2713_pp0_iter23_reg;
                tmp_44_reg_2713_pp0_iter8_reg <= tmp_44_reg_2713;
                tmp_44_reg_2713_pp0_iter9_reg <= tmp_44_reg_2713_pp0_iter8_reg;
                trunc_ln5_reg_2572_pp0_iter10_reg <= trunc_ln5_reg_2572_pp0_iter9_reg;
                trunc_ln5_reg_2572_pp0_iter11_reg <= trunc_ln5_reg_2572_pp0_iter10_reg;
                trunc_ln5_reg_2572_pp0_iter12_reg <= trunc_ln5_reg_2572_pp0_iter11_reg;
                trunc_ln5_reg_2572_pp0_iter13_reg <= trunc_ln5_reg_2572_pp0_iter12_reg;
                trunc_ln5_reg_2572_pp0_iter14_reg <= trunc_ln5_reg_2572_pp0_iter13_reg;
                trunc_ln5_reg_2572_pp0_iter15_reg <= trunc_ln5_reg_2572_pp0_iter14_reg;
                trunc_ln5_reg_2572_pp0_iter16_reg <= trunc_ln5_reg_2572_pp0_iter15_reg;
                trunc_ln5_reg_2572_pp0_iter17_reg <= trunc_ln5_reg_2572_pp0_iter16_reg;
                trunc_ln5_reg_2572_pp0_iter18_reg <= trunc_ln5_reg_2572_pp0_iter17_reg;
                trunc_ln5_reg_2572_pp0_iter19_reg <= trunc_ln5_reg_2572_pp0_iter18_reg;
                trunc_ln5_reg_2572_pp0_iter20_reg <= trunc_ln5_reg_2572_pp0_iter19_reg;
                trunc_ln5_reg_2572_pp0_iter2_reg <= trunc_ln5_reg_2572_pp0_iter1_reg;
                trunc_ln5_reg_2572_pp0_iter3_reg <= trunc_ln5_reg_2572_pp0_iter2_reg;
                trunc_ln5_reg_2572_pp0_iter4_reg <= trunc_ln5_reg_2572_pp0_iter3_reg;
                trunc_ln5_reg_2572_pp0_iter5_reg <= trunc_ln5_reg_2572_pp0_iter4_reg;
                trunc_ln5_reg_2572_pp0_iter6_reg <= trunc_ln5_reg_2572_pp0_iter5_reg;
                trunc_ln5_reg_2572_pp0_iter7_reg <= trunc_ln5_reg_2572_pp0_iter6_reg;
                trunc_ln5_reg_2572_pp0_iter8_reg <= trunc_ln5_reg_2572_pp0_iter7_reg;
                trunc_ln5_reg_2572_pp0_iter9_reg <= trunc_ln5_reg_2572_pp0_iter8_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                    add_ln19_1_reg_2614(91 downto 60) <= add_ln19_1_fu_452_p2(91 downto 60);
                    add_ln19_reg_2609(91 downto 60) <= add_ln19_fu_403_p2(91 downto 60);
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                icmp_ln177_reg_2568 <= icmp_ln177_fu_315_p2;
                icmp_ln177_reg_2568_pp0_iter1_reg <= icmp_ln177_reg_2568;
                s_reg_2556 <= ap_sig_allocacmp_s;
                s_reg_2556_pp0_iter1_reg <= s_reg_2556;
                    shl_ln_reg_2593(70 downto 39) <= shl_ln_fu_339_p3(70 downto 39);
                tmp_37_reg_2583 <= ap_sig_allocacmp_s(3 downto 3);
                tmp_37_reg_2583_pp0_iter1_reg <= tmp_37_reg_2583;
                tmp_38_reg_2598 <= ap_sig_allocacmp_s(6 downto 6);
                tmp_38_reg_2598_pp0_iter1_reg <= tmp_38_reg_2598;
                trunc_ln5_reg_2572 <= trunc_ln5_fu_327_p1;
                trunc_ln5_reg_2572_pp0_iter1_reg <= trunc_ln5_reg_2572;
            end if;
        end if;
    end process;
    shl_ln_reg_2593(38 downto 0) <= "000000000000000000000000000000000000000";
    add_ln19_reg_2609(59 downto 0) <= "000000000000000000000000000000000000000000000000000000000000";
    add_ln19_1_reg_2614(59 downto 0) <= "000000000000000000000000000000000000000000000000000000000000";
    shl_ln19_4_reg_2631(38 downto 0) <= "000000000000000000000000000000000000000";
    shl_ln19_4_reg_2631_pp0_iter3_reg(38 downto 0) <= "000000000000000000000000000000000000000";
    add_ln19_2_reg_2637(59 downto 0) <= "000000000000000000000000000000000000000000000000000000000000";
    add_ln19_3_reg_2654(59 downto 0) <= "000000000000000000000000000000000000000000000000000000000000";
    add_ln19_4_reg_2671(59 downto 0) <= "000000000000000000000000000000000000000000000000000000000000";
    shl_ln19_8_reg_2687(38 downto 0) <= "000000000000000000000000000000000000000";
    shl_ln19_8_reg_2687_pp0_iter6_reg(38 downto 0) <= "000000000000000000000000000000000000000";
    add_ln19_5_reg_2693(59 downto 0) <= "000000000000000000000000000000000000000000000000000000000000";
    add_ln19_6_reg_2708(59 downto 0) <= "000000000000000000000000000000000000000000000000000000000000";
    add_ln19_7_reg_2725(59 downto 0) <= "000000000000000000000000000000000000000000000000000000000000";
    shl_ln19_10_reg_2730(38 downto 0) <= "000000000000000000000000000000000000000";
    shl_ln19_10_reg_2730_pp0_iter9_reg(38 downto 0) <= "000000000000000000000000000000000000000";
    add_ln19_8_reg_2736(59 downto 0) <= "000000000000000000000000000000000000000000000000000000000000";
    add_ln19_9_reg_2741(59 downto 0) <= "000000000000000000000000000000000000000000000000000000000000";
    add_ln19_10_reg_2746(59 downto 0) <= "000000000000000000000000000000000000000000000000000000000000";
    shl_ln19_14_reg_2751(38 downto 0) <= "000000000000000000000000000000000000000";
    shl_ln19_14_reg_2751_pp0_iter12_reg(38 downto 0) <= "000000000000000000000000000000000000000";
    add_ln19_11_reg_2757(59 downto 0) <= "000000000000000000000000000000000000000000000000000000000000";
    add_ln19_12_reg_2762(59 downto 0) <= "000000000000000000000000000000000000000000000000000000000000";
    add_ln19_13_reg_2767(59 downto 0) <= "000000000000000000000000000000000000000000000000000000000000";
    shl_ln19_18_reg_2772(38 downto 0) <= "000000000000000000000000000000000000000";
    shl_ln19_18_reg_2772_pp0_iter15_reg(38 downto 0) <= "000000000000000000000000000000000000000";
    add_ln19_14_reg_2778(59 downto 0) <= "000000000000000000000000000000000000000000000000000000000000";
    add_ln19_15_reg_2783(59 downto 0) <= "000000000000000000000000000000000000000000000000000000000000";
    add_ln19_16_reg_2788(59 downto 0) <= "000000000000000000000000000000000000000000000000000000000000";
    shl_ln19_22_reg_2793(38 downto 0) <= "000000000000000000000000000000000000000";
    shl_ln19_22_reg_2793_pp0_iter18_reg(38 downto 0) <= "000000000000000000000000000000000000000";
    add_ln19_17_reg_2799(59 downto 0) <= "000000000000000000000000000000000000000000000000000000000000";
    add_ln19_18_reg_2804(59 downto 0) <= "000000000000000000000000000000000000000000000000000000000000";
    add_ln19_19_reg_2809(59 downto 0) <= "000000000000000000000000000000000000000000000000000000000000";
    shl_ln19_26_reg_2814(38 downto 0) <= "000000000000000000000000000000000000000";
    shl_ln19_26_reg_2814_pp0_iter21_reg(38 downto 0) <= "000000000000000000000000000000000000000";
    add_ln19_20_reg_2820(59 downto 0) <= "000000000000000000000000000000000000000000000000000000000000";
    add_ln19_21_reg_2825(59 downto 0) <= "000000000000000000000000000000000000000000000000000000000000";
    tmp_31_reg_2840_pp0_iter22_reg(19 downto 0) <= "00000000000000000000";
    add_ln19_22_reg_2845(59 downto 0) <= "000000000000000000000000000000000000000000000000000000000000";
    add_ln32_reg_2850(19 downto 0) <= "00000000000000000000";
    sub_ln32_reg_2855(40 downto 0) <= "00000000000000000000000000000000000000000";
    add_ln32_2_reg_2860(19 downto 0) <= "00000000000000000000";
    sub_ln32_1_reg_2865(40 downto 0) <= "00000000000000000000000000000000000000000";
    tmp_35_reg_2875_pp0_iter23_reg(19 downto 0) <= "00000000000000000000";
    shl_ln19_30_reg_2880(38 downto 0) <= "000000000000000000000000000000000000000";
    shl_ln19_30_reg_2880_pp0_iter24_reg(38 downto 0) <= "000000000000000000000000000000000000000";
    add_ln19_23_reg_2886(59 downto 0) <= "000000000000000000000000000000000000000000000000000000000000";
    add_ln32_4_reg_2911(19 downto 0) <= "00000000000000000000";
    sub_ln32_2_reg_2916(40 downto 0) <= "00000000000000000000000000000000000000000";
    add_ln40_reg_2921(19 downto 0) <= "00000000000000000000";
    sub_ln40_reg_2926(40 downto 0) <= "00000000000000000000000000000000000000000";
    add_ln19_24_reg_2951(59 downto 0) <= "000000000000000000000000000000000000000000000000000000000000";
    add_ln40_2_reg_2976(19 downto 0) <= "00000000000000000000";
    sub_ln40_1_reg_2981(40 downto 0) <= "00000000000000000000000000000000000000000";
    add_ln40_4_reg_2986(19 downto 0) <= "00000000000000000000";
    sub_ln40_2_reg_2991(40 downto 0) <= "00000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln177_fu_321_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_s) + unsigned(ap_const_lv10_1));
    add_ln181_fu_2333_p2 <= std_logic_vector(unsigned(mul_ln181_1_reg_3073) + unsigned(mul_ln181_reg_3068));
    add_ln183_fu_2458_p2 <= std_logic_vector(unsigned(mul_ln183_reg_3115) + unsigned(shl_ln3_fu_2450_p3));
    add_ln19_10_fu_920_p2 <= std_logic_vector(unsigned(and_ln19_s_fu_891_p3) + unsigned(select_ln19_23_fu_913_p3));
    add_ln19_11_fu_972_p2 <= std_logic_vector(unsigned(and_ln19_10_fu_935_p3) + unsigned(select_ln19_25_fu_965_p3));
    add_ln19_12_fu_1016_p2 <= std_logic_vector(unsigned(and_ln19_11_fu_987_p3) + unsigned(select_ln19_27_fu_1009_p3));
    add_ln19_13_fu_1060_p2 <= std_logic_vector(unsigned(and_ln19_12_fu_1031_p3) + unsigned(select_ln19_29_fu_1053_p3));
    add_ln19_14_fu_1112_p2 <= std_logic_vector(unsigned(and_ln19_13_fu_1075_p3) + unsigned(select_ln19_31_fu_1105_p3));
    add_ln19_15_fu_1156_p2 <= std_logic_vector(unsigned(and_ln19_14_fu_1127_p3) + unsigned(select_ln19_33_fu_1149_p3));
    add_ln19_16_fu_1200_p2 <= std_logic_vector(unsigned(and_ln19_15_fu_1171_p3) + unsigned(select_ln19_35_fu_1193_p3));
    add_ln19_17_fu_1252_p2 <= std_logic_vector(unsigned(and_ln19_16_fu_1215_p3) + unsigned(select_ln19_37_fu_1245_p3));
    add_ln19_18_fu_1296_p2 <= std_logic_vector(unsigned(and_ln19_17_fu_1267_p3) + unsigned(select_ln19_39_fu_1289_p3));
    add_ln19_19_fu_1340_p2 <= std_logic_vector(unsigned(and_ln19_18_fu_1311_p3) + unsigned(select_ln19_41_fu_1333_p3));
    add_ln19_1_fu_452_p2 <= std_logic_vector(unsigned(and_ln19_1_fu_423_p3) + unsigned(select_ln19_5_fu_445_p3));
    add_ln19_20_fu_1392_p2 <= std_logic_vector(unsigned(and_ln19_19_fu_1355_p3) + unsigned(select_ln19_43_fu_1385_p3));
    add_ln19_21_fu_1436_p2 <= std_logic_vector(unsigned(and_ln19_20_fu_1407_p3) + unsigned(select_ln19_45_fu_1429_p3));
    add_ln19_22_fu_1622_p2 <= std_logic_vector(unsigned(and_ln19_21_fu_1593_p3) + unsigned(select_ln19_47_fu_1615_p3));
    add_ln19_23_fu_1849_p2 <= std_logic_vector(unsigned(and_ln19_22_fu_1812_p3) + unsigned(select_ln19_49_fu_1842_p3));
    add_ln19_24_fu_2047_p2 <= std_logic_vector(unsigned(and_ln19_23_fu_2018_p3) + unsigned(select_ln19_51_fu_2040_p3));
    add_ln19_25_fu_2185_p2 <= std_logic_vector(unsigned(and_ln19_24_fu_2156_p3) + unsigned(select_ln19_53_fu_2178_p3));
    add_ln19_2_fu_512_p2 <= std_logic_vector(unsigned(and_ln19_2_fu_467_p3) + unsigned(select_ln19_7_fu_504_p3));
    add_ln19_3_fu_564_p2 <= std_logic_vector(unsigned(and_ln19_3_fu_527_p3) + unsigned(select_ln19_9_fu_556_p3));
    add_ln19_4_fu_616_p2 <= std_logic_vector(unsigned(and_ln19_4_fu_579_p3) + unsigned(select_ln19_11_fu_608_p3));
    add_ln19_5_fu_676_p2 <= std_logic_vector(unsigned(and_ln19_5_fu_631_p3) + unsigned(select_ln19_13_fu_668_p3));
    add_ln19_6_fu_728_p2 <= std_logic_vector(unsigned(and_ln19_6_fu_691_p3) + unsigned(select_ln19_15_fu_720_p3));
    add_ln19_7_fu_780_p2 <= std_logic_vector(unsigned(and_ln19_7_fu_743_p3) + unsigned(select_ln19_17_fu_772_p3));
    add_ln19_8_fu_832_p2 <= std_logic_vector(unsigned(and_ln19_8_fu_795_p3) + unsigned(select_ln19_19_fu_825_p3));
    add_ln19_9_fu_876_p2 <= std_logic_vector(unsigned(and_ln19_9_fu_847_p3) + unsigned(select_ln19_21_fu_869_p3));
    add_ln19_fu_403_p2 <= std_logic_vector(unsigned(select_ln19_1_fu_363_p3) + unsigned(select_ln19_3_fu_395_p3));
    add_ln30_1_fu_1530_p2 <= std_logic_vector(unsigned(shl_ln30_1_fu_1515_p3) + unsigned(select_ln30_7_fu_1523_p3));
    add_ln30_2_fu_1742_p2 <= std_logic_vector(unsigned(shl_ln30_2_fu_1727_p3) + unsigned(select_ln30_13_fu_1735_p3));
    add_ln30_fu_1478_p2 <= std_logic_vector(unsigned(shl_ln1_fu_1463_p3) + unsigned(select_ln30_3_fu_1471_p3));
    add_ln32_1_fu_2237_p2 <= std_logic_vector(unsigned(and_ln1_fu_2227_p3) + unsigned(sext_ln32_3_fu_2234_p1));
    add_ln32_2_fu_1670_p2 <= std_logic_vector(unsigned(zext_ln32_1_fu_1667_p1) + unsigned(ap_const_lv23_700000));
    add_ln32_3_fu_2264_p2 <= std_logic_vector(unsigned(and_ln32_1_fu_2253_p3) + unsigned(sext_ln32_7_fu_2261_p1));
    add_ln32_4_fu_1881_p2 <= std_logic_vector(unsigned(zext_ln32_2_fu_1878_p1) + unsigned(ap_const_lv23_700000));
    add_ln32_5_fu_2290_p2 <= std_logic_vector(unsigned(and_ln32_2_fu_2280_p3) + unsigned(sext_ln32_11_fu_2287_p1));
    add_ln32_fu_1631_p2 <= std_logic_vector(unsigned(zext_ln32_fu_1628_p1) + unsigned(ap_const_lv23_700000));
    add_ln38_1_fu_1985_p2 <= std_logic_vector(unsigned(shl_ln38_1_fu_1977_p3) + unsigned(select_ln30_9_fu_1871_p3));
    add_ln38_2_fu_1787_p2 <= std_logic_vector(unsigned(shl_ln38_2_fu_1779_p3) + unsigned(select_ln30_13_fu_1735_p3));
    add_ln38_fu_1568_p2 <= std_logic_vector(unsigned(shl_ln2_fu_1560_p3) + unsigned(select_ln30_8_fu_1546_p3));
    add_ln40_1_fu_2317_p2 <= std_logic_vector(unsigned(and_ln2_fu_2306_p3) + unsigned(sext_ln40_3_fu_2314_p1));
    add_ln40_2_fu_2072_p2 <= std_logic_vector(unsigned(zext_ln40_1_fu_2069_p1) + unsigned(ap_const_lv23_700000));
    add_ln40_3_fu_2357_p2 <= std_logic_vector(unsigned(and_ln40_1_fu_2347_p3) + unsigned(sext_ln40_7_fu_2354_p1));
    add_ln40_4_fu_2111_p2 <= std_logic_vector(unsigned(zext_ln40_2_fu_2108_p1) + unsigned(ap_const_lv23_700000));
    add_ln40_5_fu_2384_p2 <= std_logic_vector(unsigned(and_ln40_2_fu_2373_p3) + unsigned(sext_ln40_11_fu_2381_p1));
    add_ln40_fu_1920_p2 <= std_logic_vector(unsigned(zext_ln40_fu_1917_p1) + unsigned(ap_const_lv23_700000));
    and_ln19_10_fu_935_p3 <= (tmp_s_fu_926_p4 & ap_const_lv60_0);
    and_ln19_11_fu_987_p3 <= (tmp_10_fu_978_p4 & ap_const_lv60_0);
    and_ln19_12_fu_1031_p3 <= (tmp_11_fu_1022_p4 & ap_const_lv60_0);
    and_ln19_13_fu_1075_p3 <= (tmp_12_fu_1066_p4 & ap_const_lv60_0);
    and_ln19_14_fu_1127_p3 <= (tmp_13_fu_1118_p4 & ap_const_lv60_0);
    and_ln19_15_fu_1171_p3 <= (tmp_14_fu_1162_p4 & ap_const_lv60_0);
    and_ln19_16_fu_1215_p3 <= (tmp_15_fu_1206_p4 & ap_const_lv60_0);
    and_ln19_17_fu_1267_p3 <= (tmp_16_fu_1258_p4 & ap_const_lv60_0);
    and_ln19_18_fu_1311_p3 <= (tmp_17_fu_1302_p4 & ap_const_lv60_0);
    and_ln19_19_fu_1355_p3 <= (tmp_18_fu_1346_p4 & ap_const_lv60_0);
    and_ln19_1_fu_423_p3 <= (tmp_fu_414_p4 & ap_const_lv60_0);
    and_ln19_20_fu_1407_p3 <= (tmp_19_fu_1398_p4 & ap_const_lv60_0);
    and_ln19_21_fu_1593_p3 <= (tmp_20_fu_1584_p4 & ap_const_lv60_0);
    and_ln19_22_fu_1812_p3 <= (tmp_21_fu_1803_p4 & ap_const_lv60_0);
    and_ln19_23_fu_2018_p3 <= (tmp_22_fu_2009_p4 & ap_const_lv60_0);
    and_ln19_24_fu_2156_p3 <= (tmp_23_fu_2147_p4 & ap_const_lv60_0);
    and_ln19_2_fu_467_p3 <= (tmp_1_fu_458_p4 & ap_const_lv60_0);
    and_ln19_3_fu_527_p3 <= (tmp_2_fu_518_p4 & ap_const_lv60_0);
    and_ln19_4_fu_579_p3 <= (tmp_3_fu_570_p4 & ap_const_lv60_0);
    and_ln19_5_fu_631_p3 <= (tmp_4_fu_622_p4 & ap_const_lv60_0);
    and_ln19_6_fu_691_p3 <= (tmp_5_fu_682_p4 & ap_const_lv60_0);
    and_ln19_7_fu_743_p3 <= (tmp_6_fu_734_p4 & ap_const_lv60_0);
    and_ln19_8_fu_795_p3 <= (tmp_7_fu_786_p4 & ap_const_lv60_0);
    and_ln19_9_fu_847_p3 <= (tmp_8_fu_838_p4 & ap_const_lv60_0);
    and_ln19_s_fu_891_p3 <= (tmp_9_fu_882_p4 & ap_const_lv60_0);
    and_ln1_fu_2227_p3 <= (tmp_25_reg_3011 & ap_const_lv40_0);
    and_ln2_fu_2306_p3 <= (tmp_30_fu_2296_p4 & ap_const_lv40_0);
    and_ln32_1_fu_2253_p3 <= (tmp_26_fu_2243_p4 & ap_const_lv40_0);
    and_ln32_2_fu_2280_p3 <= (tmp_28_reg_3053 & ap_const_lv40_0);
    and_ln40_1_fu_2347_p3 <= (tmp_32_reg_3078 & ap_const_lv40_0);
    and_ln40_2_fu_2373_p3 <= (tmp_34_fu_2363_p4 & ap_const_lv40_0);
    and_ln_fu_355_p3 <= (select_ln19_fu_347_p3 & ap_const_lv60_0);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln177_fu_315_p2)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln177_fu_315_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter30_reg, ap_done_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter30_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_idle_pp0 = ap_const_logic_1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_enable_reg_pp0_iter23, ap_enable_reg_pp0_iter24, ap_enable_reg_pp0_iter25, ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter27, ap_enable_reg_pp0_iter28, ap_enable_reg_pp0_iter29, ap_enable_reg_pp0_iter30, ap_enable_reg_pp0_iter31)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_0) and (ap_enable_reg_pp0_iter25 = ap_const_logic_0) and (ap_enable_reg_pp0_iter24 = ap_const_logic_0) and (ap_enable_reg_pp0_iter23 = ap_const_logic_0) and (ap_enable_reg_pp0_iter22 = ap_const_logic_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = 
    ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter31 = ap_const_logic_0) and (ap_enable_reg_pp0_iter30 = ap_const_logic_0) and (ap_enable_reg_pp0_iter29 = ap_const_logic_0) and (ap_enable_reg_pp0_iter28 = ap_const_logic_0) and (ap_enable_reg_pp0_iter27 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_s_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, argmax_1_fu_158)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_s <= ap_const_lv10_0;
        else 
            ap_sig_allocacmp_s <= argmax_1_fu_158;
        end if; 
    end process;

    argmax_4_fu_2429_p3 <= 
        zext_ln182_fu_2406_p1 when (icmp_ln185_fu_2417_p2(0) = '1') else 
        argmax_fu_146;
    argmax_out <= argmax_fu_146;

    argmax_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln177_reg_2568_pp0_iter29_reg, ap_loop_exit_ready_pp0_iter30_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter30_reg = ap_const_logic_1) and (icmp_ln177_reg_2568_pp0_iter29_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            argmax_out_ap_vld <= ap_const_logic_1;
        else 
            argmax_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_260_p0 <= sext_ln181_1_fu_2222_p1(32 - 1 downto 0);
    grp_fu_260_p1 <= sext_ln181_1_fu_2222_p1(32 - 1 downto 0);
    grp_fu_284_p_ce <= ap_const_logic_1;
    grp_fu_284_p_din0 <= sext_ln181_fu_2217_p1(32 - 1 downto 0);
    grp_fu_284_p_din1 <= sext_ln181_fu_2217_p1(32 - 1 downto 0);
    icmp_ln177_fu_315_p2 <= "1" when (ap_sig_allocacmp_s = ap_const_lv10_200) else "0";
    icmp_ln185_fu_2417_p2 <= "1" when (signed(prob_reg_3093) > signed(conv_i_i_i964_fu_154)) else "0";
    result_out <= result_fu_150;

    result_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln177_reg_2568_pp0_iter29_reg, ap_loop_exit_ready_pp0_iter30_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter30_reg = ap_const_logic_1) and (icmp_ln177_reg_2568_pp0_iter29_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            result_out_ap_vld <= ap_const_logic_1;
        else 
            result_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    s_1_fu_2006_p1 <= s_reg_2556_pp0_iter23_reg(9 - 1 downto 0);
    select_ln185_fu_2422_p3 <= 
        prob_reg_3093 when (icmp_ln185_fu_2417_p2(0) = '1') else 
        conv_i_i_i964_fu_154;
    select_ln19_10_fu_594_p3 <= 
        shl_ln19_4_reg_2631_pp0_iter3_reg when (tmp_38_reg_2598_pp0_iter3_reg(0) = '1') else 
        ap_const_lv71_0;
    select_ln19_11_fu_608_p3 <= 
        shl_ln19_7_fu_600_p3 when (tmp_41_fu_587_p3(0) = '1') else 
        ap_const_lv92_0;
    select_ln19_12_fu_653_p3 <= 
        shl_ln19_8_fu_646_p3 when (trunc_ln5_reg_2572_pp0_iter4_reg(0) = '1') else 
        ap_const_lv71_0;
    select_ln19_13_fu_668_p3 <= 
        shl_ln19_9_fu_660_p3 when (tmp_42_fu_639_p3(0) = '1') else 
        ap_const_lv92_0;
    select_ln19_14_fu_706_p3 <= 
        shl_ln19_8_reg_2687 when (tmp_37_reg_2583_pp0_iter5_reg(0) = '1') else 
        ap_const_lv71_0;
    select_ln19_15_fu_720_p3 <= 
        shl_ln19_s_fu_712_p3 when (tmp_43_fu_699_p3(0) = '1') else 
        ap_const_lv92_0;
    select_ln19_16_fu_758_p3 <= 
        shl_ln19_8_reg_2687_pp0_iter6_reg when (tmp_38_reg_2598_pp0_iter6_reg(0) = '1') else 
        ap_const_lv71_0;
    select_ln19_17_fu_772_p3 <= 
        shl_ln19_1_fu_764_p3 when (tmp_44_fu_751_p3(0) = '1') else 
        ap_const_lv92_0;
    select_ln19_18_fu_810_p3 <= 
        shl_ln19_10_fu_803_p3 when (tmp_41_reg_2659_pp0_iter7_reg(0) = '1') else 
        ap_const_lv71_0;
    select_ln19_19_fu_825_p3 <= 
        shl_ln19_11_fu_817_p3 when (tmp_37_reg_2583_pp0_iter7_reg(0) = '1') else 
        ap_const_lv92_0;
    select_ln19_1_fu_363_p3 <= 
        and_ln_fu_355_p3 when (tmp_37_fu_331_p3(0) = '1') else 
        ap_const_lv92_0;
    select_ln19_20_fu_855_p3 <= 
        shl_ln19_10_reg_2730 when (tmp_39_reg_2619_pp0_iter8_reg(0) = '1') else 
        ap_const_lv71_0;
    select_ln19_21_fu_869_p3 <= 
        shl_ln19_12_fu_861_p3 when (tmp_38_reg_2598_pp0_iter8_reg(0) = '1') else 
        ap_const_lv92_0;
    select_ln19_22_fu_899_p3 <= 
        shl_ln19_10_reg_2730_pp0_iter9_reg when (tmp_40_reg_2642_pp0_iter9_reg(0) = '1') else 
        ap_const_lv71_0;
    select_ln19_23_fu_913_p3 <= 
        shl_ln19_13_fu_905_p3 when (trunc_ln5_reg_2572_pp0_iter9_reg(0) = '1') else 
        ap_const_lv92_0;
    select_ln19_24_fu_950_p3 <= 
        shl_ln19_14_fu_943_p3 when (tmp_41_reg_2659_pp0_iter10_reg(0) = '1') else 
        ap_const_lv71_0;
    select_ln19_25_fu_965_p3 <= 
        shl_ln19_15_fu_957_p3 when (tmp_39_reg_2619_pp0_iter10_reg(0) = '1') else 
        ap_const_lv92_0;
    select_ln19_26_fu_995_p3 <= 
        shl_ln19_14_reg_2751 when (tmp_39_reg_2619_pp0_iter11_reg(0) = '1') else 
        ap_const_lv71_0;
    select_ln19_27_fu_1009_p3 <= 
        shl_ln19_16_fu_1001_p3 when (tmp_40_reg_2642_pp0_iter11_reg(0) = '1') else 
        ap_const_lv92_0;
    select_ln19_28_fu_1039_p3 <= 
        shl_ln19_14_reg_2751_pp0_iter12_reg when (tmp_40_reg_2642_pp0_iter12_reg(0) = '1') else 
        ap_const_lv71_0;
    select_ln19_29_fu_1053_p3 <= 
        shl_ln19_17_fu_1045_p3 when (tmp_41_reg_2659_pp0_iter12_reg(0) = '1') else 
        ap_const_lv92_0;
    select_ln19_2_fu_379_p3 <= 
        shl_ln_fu_339_p3 when (tmp_37_fu_331_p3(0) = '1') else 
        ap_const_lv71_0;
    select_ln19_30_fu_1090_p3 <= 
        shl_ln19_18_fu_1083_p3 when (tmp_41_reg_2659_pp0_iter13_reg(0) = '1') else 
        ap_const_lv71_0;
    select_ln19_31_fu_1105_p3 <= 
        shl_ln19_19_fu_1097_p3 when (tmp_42_reg_2676_pp0_iter13_reg(0) = '1') else 
        ap_const_lv92_0;
    select_ln19_32_fu_1135_p3 <= 
        shl_ln19_18_reg_2772 when (tmp_39_reg_2619_pp0_iter14_reg(0) = '1') else 
        ap_const_lv71_0;
    select_ln19_33_fu_1149_p3 <= 
        shl_ln19_20_fu_1141_p3 when (tmp_43_reg_2698_pp0_iter14_reg(0) = '1') else 
        ap_const_lv92_0;
    select_ln19_34_fu_1179_p3 <= 
        shl_ln19_18_reg_2772_pp0_iter15_reg when (tmp_40_reg_2642_pp0_iter15_reg(0) = '1') else 
        ap_const_lv71_0;
    select_ln19_35_fu_1193_p3 <= 
        shl_ln19_21_fu_1185_p3 when (tmp_44_reg_2713_pp0_iter15_reg(0) = '1') else 
        ap_const_lv92_0;
    select_ln19_36_fu_1230_p3 <= 
        shl_ln19_22_fu_1223_p3 when (tmp_44_reg_2713_pp0_iter16_reg(0) = '1') else 
        ap_const_lv71_0;
    select_ln19_37_fu_1245_p3 <= 
        shl_ln19_23_fu_1237_p3 when (tmp_37_reg_2583_pp0_iter16_reg(0) = '1') else 
        ap_const_lv92_0;
    select_ln19_38_fu_1275_p3 <= 
        shl_ln19_22_reg_2793 when (tmp_42_reg_2676_pp0_iter17_reg(0) = '1') else 
        ap_const_lv71_0;
    select_ln19_39_fu_1289_p3 <= 
        shl_ln19_24_fu_1281_p3 when (tmp_38_reg_2598_pp0_iter17_reg(0) = '1') else 
        ap_const_lv92_0;
    select_ln19_3_fu_395_p3 <= 
        shl_ln19_2_fu_387_p3 when (tmp_38_fu_371_p3(0) = '1') else 
        ap_const_lv92_0;
    select_ln19_40_fu_1319_p3 <= 
        shl_ln19_22_reg_2793_pp0_iter18_reg when (tmp_43_reg_2698_pp0_iter18_reg(0) = '1') else 
        ap_const_lv71_0;
    select_ln19_41_fu_1333_p3 <= 
        shl_ln19_25_fu_1325_p3 when (trunc_ln5_reg_2572_pp0_iter18_reg(0) = '1') else 
        ap_const_lv92_0;
    select_ln19_42_fu_1370_p3 <= 
        shl_ln19_26_fu_1363_p3 when (tmp_44_reg_2713_pp0_iter19_reg(0) = '1') else 
        ap_const_lv71_0;
    select_ln19_43_fu_1385_p3 <= 
        shl_ln19_27_fu_1377_p3 when (tmp_39_reg_2619_pp0_iter19_reg(0) = '1') else 
        ap_const_lv92_0;
    select_ln19_44_fu_1415_p3 <= 
        shl_ln19_26_reg_2814 when (tmp_42_reg_2676_pp0_iter20_reg(0) = '1') else 
        ap_const_lv71_0;
    select_ln19_45_fu_1429_p3 <= 
        shl_ln19_28_fu_1421_p3 when (tmp_40_reg_2642_pp0_iter20_reg(0) = '1') else 
        ap_const_lv92_0;
    select_ln19_46_fu_1601_p3 <= 
        shl_ln19_26_reg_2814_pp0_iter21_reg when (tmp_43_reg_2698_pp0_iter21_reg(0) = '1') else 
        ap_const_lv71_0;
    select_ln19_47_fu_1615_p3 <= 
        shl_ln19_29_fu_1607_p3 when (tmp_41_reg_2659_pp0_iter21_reg(0) = '1') else 
        ap_const_lv92_0;
    select_ln19_48_fu_1827_p3 <= 
        shl_ln19_30_fu_1820_p3 when (tmp_44_reg_2713_pp0_iter22_reg(0) = '1') else 
        ap_const_lv71_0;
    select_ln19_49_fu_1842_p3 <= 
        shl_ln19_31_fu_1834_p3 when (tmp_42_reg_2676_pp0_iter22_reg(0) = '1') else 
        ap_const_lv92_0;
    select_ln19_4_fu_431_p3 <= 
        shl_ln_reg_2593 when (tmp_38_reg_2598(0) = '1') else 
        ap_const_lv71_0;
    select_ln19_50_fu_2026_p3 <= 
        shl_ln19_30_reg_2880 when (tmp_42_reg_2676_pp0_iter23_reg(0) = '1') else 
        ap_const_lv71_0;
    select_ln19_51_fu_2040_p3 <= 
        shl_ln19_32_fu_2032_p3 when (tmp_43_reg_2698_pp0_iter23_reg(0) = '1') else 
        ap_const_lv92_0;
    select_ln19_52_fu_2164_p3 <= 
        shl_ln19_30_reg_2880_pp0_iter24_reg when (tmp_43_reg_2698_pp0_iter24_reg(0) = '1') else 
        ap_const_lv71_0;
    select_ln19_53_fu_2178_p3 <= 
        shl_ln19_33_fu_2170_p3 when (tmp_44_reg_2713_pp0_iter24_reg(0) = '1') else 
        ap_const_lv92_0;
    select_ln19_5_fu_445_p3 <= 
        shl_ln19_3_fu_437_p3 when (trunc_ln5_reg_2572(0) = '1') else 
        ap_const_lv92_0;
    select_ln19_6_fu_489_p3 <= 
        shl_ln19_4_fu_482_p3 when (trunc_ln5_reg_2572_pp0_iter1_reg(0) = '1') else 
        ap_const_lv71_0;
    select_ln19_7_fu_504_p3 <= 
        shl_ln19_5_fu_496_p3 when (tmp_39_fu_475_p3(0) = '1') else 
        ap_const_lv92_0;
    select_ln19_8_fu_542_p3 <= 
        shl_ln19_4_reg_2631 when (tmp_37_reg_2583_pp0_iter2_reg(0) = '1') else 
        ap_const_lv71_0;
    select_ln19_9_fu_556_p3 <= 
        shl_ln19_6_fu_548_p3 when (tmp_40_fu_535_p3(0) = '1') else 
        ap_const_lv92_0;
    select_ln19_fu_347_p3 <= 
        d_load when (trunc_ln5_fu_327_p1(0) = '1') else 
        ap_const_lv32_0;
    select_ln30_10_fu_1706_p3 <= 
        ap_const_lv22_200000 when (tmp_44_reg_2713_pp0_iter21_reg(0) = '1') else 
        ap_const_lv22_100000;
    select_ln30_11_fu_1713_p3 <= 
        ap_const_lv22_100000 when (tmp_44_reg_2713_pp0_iter21_reg(0) = '1') else 
        ap_const_lv22_0;
    select_ln30_12_fu_1720_p3 <= 
        select_ln30_10_fu_1706_p3 when (tmp_42_reg_2676_pp0_iter21_reg(0) = '1') else 
        select_ln30_11_fu_1713_p3;
    select_ln30_13_fu_1735_p3 <= 
        ap_const_lv42_10000000000 when (tmp_43_reg_2698_pp0_iter21_reg(0) = '1') else 
        ap_const_lv42_0;
    select_ln30_1_fu_1449_p3 <= 
        ap_const_lv22_100000 when (trunc_ln5_reg_2572_pp0_iter20_reg(0) = '1') else 
        ap_const_lv22_0;
    select_ln30_2_fu_1456_p3 <= 
        select_ln30_fu_1442_p3 when (tmp_37_reg_2583_pp0_iter20_reg(0) = '1') else 
        select_ln30_1_fu_1449_p3;
    select_ln30_3_fu_1471_p3 <= 
        ap_const_lv42_10000000000 when (tmp_38_reg_2598_pp0_iter20_reg(0) = '1') else 
        ap_const_lv42_0;
    select_ln30_4_fu_1494_p3 <= 
        ap_const_lv22_200000 when (tmp_41_reg_2659_pp0_iter20_reg(0) = '1') else 
        ap_const_lv22_100000;
    select_ln30_5_fu_1501_p3 <= 
        ap_const_lv22_100000 when (tmp_41_reg_2659_pp0_iter20_reg(0) = '1') else 
        ap_const_lv22_0;
    select_ln30_6_fu_1508_p3 <= 
        select_ln30_4_fu_1494_p3 when (tmp_39_reg_2619_pp0_iter20_reg(0) = '1') else 
        select_ln30_5_fu_1501_p3;
    select_ln30_7_fu_1523_p3 <= 
        ap_const_lv42_10000000000 when (tmp_40_reg_2642_pp0_iter20_reg(0) = '1') else 
        ap_const_lv42_0;
    select_ln30_8_fu_1546_p3 <= 
        ap_const_lv42_10000000000 when (tmp_44_reg_2713_pp0_iter20_reg(0) = '1') else 
        ap_const_lv42_0;
    select_ln30_9_fu_1871_p3 <= 
        ap_const_lv42_10000000000 when (tmp_42_reg_2676_pp0_iter22_reg(0) = '1') else 
        ap_const_lv42_0;
    select_ln30_fu_1442_p3 <= 
        ap_const_lv22_200000 when (trunc_ln5_reg_2572_pp0_iter20_reg(0) = '1') else 
        ap_const_lv22_100000;
    select_ln38_1_fu_1956_p3 <= 
        ap_const_lv22_200000 when (tmp_39_reg_2619_pp0_iter22_reg(0) = '1') else 
        ap_const_lv22_100000;
    select_ln38_2_fu_1963_p3 <= 
        ap_const_lv22_100000 when (tmp_39_reg_2619_pp0_iter22_reg(0) = '1') else 
        ap_const_lv22_0;
    select_ln38_3_fu_1970_p3 <= 
        select_ln38_1_fu_1956_p3 when (tmp_37_reg_2583_pp0_iter22_reg(0) = '1') else 
        select_ln38_2_fu_1963_p3;
    select_ln38_4_fu_1758_p3 <= 
        ap_const_lv22_200000 when (tmp_40_reg_2642_pp0_iter21_reg(0) = '1') else 
        ap_const_lv22_100000;
    select_ln38_5_fu_1765_p3 <= 
        ap_const_lv22_100000 when (tmp_40_reg_2642_pp0_iter21_reg(0) = '1') else 
        ap_const_lv22_0;
    select_ln38_6_fu_1772_p3 <= 
        select_ln38_4_fu_1758_p3 when (tmp_38_reg_2598_pp0_iter21_reg(0) = '1') else 
        select_ln38_5_fu_1765_p3;
    select_ln38_fu_1553_p3 <= 
        select_ln30_fu_1442_p3 when (tmp_41_reg_2659_pp0_iter20_reg(0) = '1') else 
        select_ln30_1_fu_1449_p3;
        sext_ln181_1_fu_2222_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(state_im_load_reg_3001),52));

        sext_ln181_fu_2217_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(state_re_load_reg_2996),52));

        sext_ln32_11_fu_2287_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln32_2_reg_3058),72));

        sext_ln32_12_fu_1696_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_48_fu_1688_p3),49));

        sext_ln32_13_fu_1895_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_49_fu_1887_p3),49));

        sext_ln32_14_fu_1907_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_50_fu_1899_p3),49));

        sext_ln32_3_fu_2234_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln32_reg_3006),72));

        sext_ln32_4_fu_1657_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_46_fu_1649_p3),49));

        sext_ln32_7_fu_2261_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln32_1_reg_3016),72));

        sext_ln32_8_fu_1684_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_47_fu_1676_p3),49));

        sext_ln32_fu_1645_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_45_fu_1637_p3),49));

        sext_ln40_11_fu_2381_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln40_2_reg_3088),72));

        sext_ln40_12_fu_2098_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_54_fu_2090_p3),49));

        sext_ln40_13_fu_2125_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_55_fu_2117_p3),49));

        sext_ln40_14_fu_2137_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_56_fu_2129_p3),49));

        sext_ln40_3_fu_2314_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln40_reg_3063),72));

        sext_ln40_4_fu_1946_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_52_fu_1938_p3),49));

        sext_ln40_7_fu_2354_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln40_1_reg_3083),72));

        sext_ln40_8_fu_2086_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_53_fu_2078_p3),49));

        sext_ln40_fu_1934_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_51_fu_1926_p3),49));

    shl_ln19_10_fu_803_p3 <= (d_load_3 & ap_const_lv39_0);
    shl_ln19_11_fu_817_p3 <= (select_ln19_18_fu_810_p3 & ap_const_lv21_0);
    shl_ln19_12_fu_861_p3 <= (select_ln19_20_fu_855_p3 & ap_const_lv21_0);
    shl_ln19_13_fu_905_p3 <= (select_ln19_22_fu_899_p3 & ap_const_lv21_0);
    shl_ln19_14_fu_943_p3 <= (d_load_4 & ap_const_lv39_0);
    shl_ln19_15_fu_957_p3 <= (select_ln19_24_fu_950_p3 & ap_const_lv21_0);
    shl_ln19_16_fu_1001_p3 <= (select_ln19_26_fu_995_p3 & ap_const_lv21_0);
    shl_ln19_17_fu_1045_p3 <= (select_ln19_28_fu_1039_p3 & ap_const_lv21_0);
    shl_ln19_18_fu_1083_p3 <= (d_load_5 & ap_const_lv39_0);
    shl_ln19_19_fu_1097_p3 <= (select_ln19_30_fu_1090_p3 & ap_const_lv21_0);
    shl_ln19_1_fu_764_p3 <= (select_ln19_16_fu_758_p3 & ap_const_lv21_0);
    shl_ln19_20_fu_1141_p3 <= (select_ln19_32_fu_1135_p3 & ap_const_lv21_0);
    shl_ln19_21_fu_1185_p3 <= (select_ln19_34_fu_1179_p3 & ap_const_lv21_0);
    shl_ln19_22_fu_1223_p3 <= (d_load_6 & ap_const_lv39_0);
    shl_ln19_23_fu_1237_p3 <= (select_ln19_36_fu_1230_p3 & ap_const_lv21_0);
    shl_ln19_24_fu_1281_p3 <= (select_ln19_38_fu_1275_p3 & ap_const_lv21_0);
    shl_ln19_25_fu_1325_p3 <= (select_ln19_40_fu_1319_p3 & ap_const_lv21_0);
    shl_ln19_26_fu_1363_p3 <= (d_load_7 & ap_const_lv39_0);
    shl_ln19_27_fu_1377_p3 <= (select_ln19_42_fu_1370_p3 & ap_const_lv21_0);
    shl_ln19_28_fu_1421_p3 <= (select_ln19_44_fu_1415_p3 & ap_const_lv21_0);
    shl_ln19_29_fu_1607_p3 <= (select_ln19_46_fu_1601_p3 & ap_const_lv21_0);
    shl_ln19_2_fu_387_p3 <= (select_ln19_2_fu_379_p3 & ap_const_lv21_0);
    shl_ln19_30_fu_1820_p3 <= (d_load_8 & ap_const_lv39_0);
    shl_ln19_31_fu_1834_p3 <= (select_ln19_48_fu_1827_p3 & ap_const_lv21_0);
    shl_ln19_32_fu_2032_p3 <= (select_ln19_50_fu_2026_p3 & ap_const_lv21_0);
    shl_ln19_33_fu_2170_p3 <= (select_ln19_52_fu_2164_p3 & ap_const_lv21_0);
    shl_ln19_3_fu_437_p3 <= (select_ln19_4_fu_431_p3 & ap_const_lv21_0);
    shl_ln19_4_fu_482_p3 <= (d_load_1 & ap_const_lv39_0);
    shl_ln19_5_fu_496_p3 <= (select_ln19_6_fu_489_p3 & ap_const_lv21_0);
    shl_ln19_6_fu_548_p3 <= (select_ln19_8_fu_542_p3 & ap_const_lv21_0);
    shl_ln19_7_fu_600_p3 <= (select_ln19_10_fu_594_p3 & ap_const_lv21_0);
    shl_ln19_8_fu_646_p3 <= (d_load_2 & ap_const_lv39_0);
    shl_ln19_9_fu_660_p3 <= (select_ln19_12_fu_653_p3 & ap_const_lv21_0);
    shl_ln19_s_fu_712_p3 <= (select_ln19_14_fu_706_p3 & ap_const_lv21_0);
    shl_ln1_fu_1463_p3 <= (select_ln30_2_fu_1456_p3 & ap_const_lv20_0);
    shl_ln2_fu_1560_p3 <= (select_ln38_fu_1553_p3 & ap_const_lv20_0);
    shl_ln30_1_fu_1515_p3 <= (select_ln30_6_fu_1508_p3 & ap_const_lv20_0);
    shl_ln30_2_fu_1727_p3 <= (select_ln30_12_fu_1720_p3 & ap_const_lv20_0);
    shl_ln38_1_fu_1977_p3 <= (select_ln38_3_fu_1970_p3 & ap_const_lv20_0);
    shl_ln38_2_fu_1779_p3 <= (select_ln38_6_fu_1772_p3 & ap_const_lv20_0);
    shl_ln3_fu_2450_p3 <= (result_fu_150 & ap_const_lv20_0);
    shl_ln_fu_339_p3 <= (d_load & ap_const_lv39_0);
    state_im_address0 <= zext_ln177_fu_2001_p1(9 - 1 downto 0);
    state_im_ce0 <= state_im_ce0_local;

    state_im_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter24, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter24 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            state_im_ce0_local <= ap_const_logic_1;
        else 
            state_im_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    state_re_address0 <= zext_ln177_fu_2001_p1(9 - 1 downto 0);
    state_re_ce0 <= state_re_ce0_local;

    state_re_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter24, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter24 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            state_re_ce0_local <= ap_const_logic_1;
        else 
            state_re_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    sub_ln32_1_fu_1700_p2 <= std_logic_vector(signed(sext_ln32_8_fu_1684_p1) - signed(sext_ln32_12_fu_1696_p1));
    sub_ln32_2_fu_1911_p2 <= std_logic_vector(signed(sext_ln32_13_fu_1895_p1) - signed(sext_ln32_14_fu_1907_p1));
    sub_ln32_fu_1661_p2 <= std_logic_vector(signed(sext_ln32_fu_1645_p1) - signed(sext_ln32_4_fu_1657_p1));
    sub_ln40_1_fu_2102_p2 <= std_logic_vector(signed(sext_ln40_8_fu_2086_p1) - signed(sext_ln40_12_fu_2098_p1));
    sub_ln40_2_fu_2141_p2 <= std_logic_vector(signed(sext_ln40_13_fu_2125_p1) - signed(sext_ln40_14_fu_2137_p1));
    sub_ln40_fu_1950_p2 <= std_logic_vector(signed(sext_ln40_fu_1934_p1) - signed(sext_ln40_4_fu_1946_p1));
    tmp_10_fu_978_p4 <= add_ln19_11_reg_2757(91 downto 60);
    tmp_11_fu_1022_p4 <= add_ln19_12_reg_2762(91 downto 60);
    tmp_12_fu_1066_p4 <= add_ln19_13_reg_2767(91 downto 60);
    tmp_13_fu_1118_p4 <= add_ln19_14_reg_2778(91 downto 60);
    tmp_14_fu_1162_p4 <= add_ln19_15_reg_2783(91 downto 60);
    tmp_15_fu_1206_p4 <= add_ln19_16_reg_2788(91 downto 60);
    tmp_16_fu_1258_p4 <= add_ln19_17_reg_2799(91 downto 60);
    tmp_17_fu_1302_p4 <= add_ln19_18_reg_2804(91 downto 60);
    tmp_18_fu_1346_p4 <= add_ln19_19_reg_2809(91 downto 60);
    tmp_19_fu_1398_p4 <= add_ln19_20_reg_2820(91 downto 60);
    tmp_1_fu_458_p4 <= add_ln19_1_reg_2614(91 downto 60);
    tmp_20_fu_1584_p4 <= add_ln19_21_reg_2825(91 downto 60);
    tmp_21_fu_1803_p4 <= add_ln19_22_reg_2845(91 downto 60);
    tmp_22_fu_2009_p4 <= add_ln19_23_reg_2886(91 downto 60);
    tmp_23_fu_2147_p4 <= add_ln19_24_reg_2951(91 downto 60);
    tmp_26_fu_2243_p4 <= add_ln32_1_fu_2237_p2(71 downto 40);
    tmp_2_fu_518_p4 <= add_ln19_2_reg_2637(91 downto 60);
    tmp_30_fu_2296_p4 <= add_ln32_5_fu_2290_p2(71 downto 40);
    tmp_34_fu_2363_p4 <= add_ln40_3_fu_2357_p2(71 downto 40);
    tmp_37_fu_331_p3 <= ap_sig_allocacmp_s(3 downto 3);
    tmp_38_fu_371_p3 <= ap_sig_allocacmp_s(6 downto 6);
    tmp_39_fu_475_p3 <= s_reg_2556_pp0_iter1_reg(4 downto 4);
    tmp_3_fu_570_p4 <= add_ln19_3_reg_2654(91 downto 60);
    tmp_40_fu_535_p3 <= s_reg_2556_pp0_iter2_reg(7 downto 7);
    tmp_41_fu_587_p3 <= s_reg_2556_pp0_iter3_reg(1 downto 1);
    tmp_42_fu_639_p3 <= s_reg_2556_pp0_iter4_reg(5 downto 5);
    tmp_43_fu_699_p3 <= s_reg_2556_pp0_iter5_reg(8 downto 8);
    tmp_44_fu_751_p3 <= s_reg_2556_pp0_iter6_reg(2 downto 2);
    tmp_45_fu_1637_p3 <= (add_ln32_fu_1631_p2 & ap_const_lv25_0);
    tmp_46_fu_1649_p3 <= (add_ln32_fu_1631_p2 & ap_const_lv21_0);
    tmp_47_fu_1676_p3 <= (add_ln32_2_fu_1670_p2 & ap_const_lv25_0);
    tmp_48_fu_1688_p3 <= (add_ln32_2_fu_1670_p2 & ap_const_lv21_0);
    tmp_49_fu_1887_p3 <= (add_ln32_4_fu_1881_p2 & ap_const_lv25_0);
    tmp_4_fu_622_p4 <= add_ln19_4_reg_2671(91 downto 60);
    tmp_50_fu_1899_p3 <= (add_ln32_4_fu_1881_p2 & ap_const_lv21_0);
    tmp_51_fu_1926_p3 <= (add_ln40_fu_1920_p2 & ap_const_lv25_0);
    tmp_52_fu_1938_p3 <= (add_ln40_fu_1920_p2 & ap_const_lv21_0);
    tmp_53_fu_2078_p3 <= (add_ln40_2_fu_2072_p2 & ap_const_lv25_0);
    tmp_54_fu_2090_p3 <= (add_ln40_2_fu_2072_p2 & ap_const_lv21_0);
    tmp_55_fu_2117_p3 <= (add_ln40_4_fu_2111_p2 & ap_const_lv25_0);
    tmp_56_fu_2129_p3 <= (add_ln40_4_fu_2111_p2 & ap_const_lv21_0);
    tmp_5_fu_682_p4 <= add_ln19_5_reg_2693(91 downto 60);
    tmp_6_fu_734_p4 <= add_ln19_6_reg_2708(91 downto 60);
    tmp_7_fu_786_p4 <= add_ln19_7_reg_2725(91 downto 60);
    tmp_8_fu_838_p4 <= add_ln19_8_reg_2736(91 downto 60);
    tmp_9_fu_882_p4 <= add_ln19_9_reg_2741(91 downto 60);
    tmp_fu_414_p4 <= add_ln19_reg_2609(91 downto 60);
    tmp_s_fu_926_p4 <= add_ln19_10_reg_2746(91 downto 60);
    trunc_ln5_fu_327_p1 <= ap_sig_allocacmp_s(1 - 1 downto 0);
    zext_ln177_fu_2001_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(s_reg_2556_pp0_iter23_reg),64));
    zext_ln182_fu_2406_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(s_1_reg_2946_pp0_iter28_reg),32));
    zext_ln32_1_fu_1667_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_27_reg_2835),23));
    zext_ln32_2_fu_1878_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_29_reg_2870),23));
    zext_ln32_fu_1628_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_24_reg_2830),23));
    zext_ln40_1_fu_2069_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_33_reg_2931),23));
    zext_ln40_2_fu_2108_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_35_reg_2875_pp0_iter23_reg),23));
    zext_ln40_fu_1917_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_31_reg_2840_pp0_iter22_reg),23));
end behav;
