Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,1473
design__instance__area,18782.7
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00007707580516580492
power__switching__total,0.000024069182472885586
power__leakage__total,7.527715979449567E-7
power__total,0.00010189775639446452
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.25701203004396816
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2571639640691851
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10127748926164505
timing__setup__ws__corner:nom_fast_1p32V_m40C,15.155450656746897
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.101277
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.26540398407984545
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2655473416319546
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6020026314506874
timing__setup__ws__corner:nom_slow_1p08V_125C,14.339587700904577
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.602003
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,Infinity
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.26029468206486833
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.26044200866440276
timing__hold__ws__corner:nom_typ_1p20V_25C,0.27778616304580367
timing__setup__ws__corner:nom_typ_1p20V_25C,14.86520015822899
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.277786
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.25701203004396816
clock__skew__worst_setup,0.2571639640691851
timing__hold__ws,0.10127748926164505
timing__setup__ws,14.339587700904577
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.101277
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,1473
design__instance__area__stdcell,18782.7
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.648988
design__instance__utilization__stdcell,0.648988
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,8
design__instance__area__class:buffer,68.9472
design__instance__count__class:inverter,43
design__instance__area__class:inverter,237.686
design__instance__count__class:sequential_cell,106
design__instance__area__class:sequential_cell,5000.49
design__instance__count__class:multi_input_combinational_cell,1186
design__instance__area__class:multi_input_combinational_cell,11960.5
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,122
design__instance__area__class:timing_repair_buffer,1453.33
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,26946.2
design__violations,0
design__instance__count__class:clock_buffer,5
design__instance__area__class:clock_buffer,45.36
design__instance__count__class:clock_inverter,3
design__instance__area__class:clock_inverter,16.3296
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,39
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1595
route__net__special,2
route__drc_errors__iter:0,1016
route__wirelength__iter:0,30725
route__drc_errors__iter:1,524
route__wirelength__iter:1,30671
route__drc_errors__iter:2,469
route__wirelength__iter:2,30574
route__drc_errors__iter:3,75
route__wirelength__iter:3,30275
route__drc_errors__iter:4,8
route__wirelength__iter:4,30274
route__drc_errors__iter:5,0
route__wirelength__iter:5,30269
route__drc_errors,0
route__wirelength,30269
route__vias,9072
route__vias__singlecut,9072
route__vias__multicut,0
design__disconnected_pin__count,17
design__critical_disconnected_pin__count,0
route__wirelength__max,159.44
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,115
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,115
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,115
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,115
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.00000339584
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000409293
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000122029
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000409293
design_powergrid__voltage__worst,0.00000409293
design_powergrid__voltage__worst__net:VPWR,1.2
design_powergrid__drop__worst,0.00000409293
design_powergrid__drop__worst__net:VPWR,0.00000339584
design_powergrid__voltage__worst__net:VGND,0.00000409293
design_powergrid__drop__worst__net:VGND,0.00000409293
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00000128999999999999993103715241471451946608794969506561756134033203125
ir__drop__worst,0.00000340000000000000005790181702158836429816801683045923709869384765625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
