Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o F:/University Classes/VHDL/In Class Ex/24-ise_delay_creator/delay_creator/delay_creator_isim_beh.exe -prj F:/University Classes/VHDL/In Class Ex/24-ise_delay_creator/delay_creator/delay_creator_beh.prj work.delay_creator work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "F:/University Classes/VHDL/In Class Ex/24-ise_delay_creator/delay_creator/delay_creator.vf" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module CB8CLE_HXILINX_delay_creator
Compiling module PULLUP
Compiling module COMP8_HXILINX_delay_creator
Compiling module FD
Compiling module INV
Compiling module delay_creator
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 Verilog Units
Built simulation executable F:/University Classes/VHDL/In Class Ex/24-ise_delay_creator/delay_creator/delay_creator_isim_beh.exe
Fuse Memory Usage: 28084 KB
Fuse CPU Usage: 687 ms
