Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Feb  7 18:34:49 2021
| Host         : Jarvis running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file tran_dut_fil_timing_summary_routed.rpt -pb tran_dut_fil_timing_summary_routed.pb -rpx tran_dut_fil_timing_summary_routed.rpx -warn_on_violation
| Design       : tran_dut_fil
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.893        0.000                      0                 7285        0.035        0.000                      0                 7285        3.000        0.000                       0                  3233  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
TCK                   {0.000 7.576}      15.152          65.998          
sysclk                {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
TCK                         5.893        0.000                      0                  941        0.092        0.000                      0                  941        6.596        0.000                       0                   506  
sysclk                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        7.611        0.000                      0                 6344        0.035        0.000                      0                 6344       18.750        0.000                       0                  2723  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  TCK
  To Clock:  TCK

Setup :            0  Failing Endpoints,  Worst Slack        5.893ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.596ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.893ns  (required time - arrival time)
  Source:                 u_jtag_mac/user_rst_assert_reg/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/data_buffer_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        8.739ns  (logic 0.580ns (6.637%)  route 8.159ns (93.363%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.381ns = ( 18.533 - 15.152 ) 
    Source Clock Delay      (SCD):    3.854ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         1.730     3.854    u_jtag_mac/TCK_BUFG
    SLICE_X75Y42         FDRE                                         r  u_jtag_mac/user_rst_assert_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y42         FDRE (Prop_fdre_C_Q)         0.456     4.310 r  u_jtag_mac/user_rst_assert_reg/Q
                         net (fo=40, routed)          2.887     7.197    u_jtag_mac/user_rst_assert
    SLICE_X52Y44         LUT2 (Prop_lut2_I0_O)        0.124     7.321 r  u_jtag_mac/u_simcycle_fifo_i_1/O
                         net (fo=2040, routed)        5.271    12.593    u_jtag_mac/chif_reset
    SLICE_X76Y47         FDRE                                         r  u_jtag_mac/data_buffer_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         1.559    18.533    u_jtag_mac/TCK_BUFG
    SLICE_X76Y47         FDRE                                         r  u_jtag_mac/data_buffer_reg[4]/C
                         clock pessimism              0.417    18.950    
                         clock uncertainty           -0.035    18.915    
    SLICE_X76Y47         FDRE (Setup_fdre_C_R)       -0.429    18.486    u_jtag_mac/data_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                         18.486    
                         arrival time                         -12.593    
  -------------------------------------------------------------------
                         slack                                  5.893    

Slack (MET) :             5.926ns  (required time - arrival time)
  Source:                 u_jtag_mac/user_rst_assert_reg/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/data_buffer_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        8.704ns  (logic 0.580ns (6.663%)  route 8.124ns (93.337%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.380ns = ( 18.532 - 15.152 ) 
    Source Clock Delay      (SCD):    3.854ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         1.730     3.854    u_jtag_mac/TCK_BUFG
    SLICE_X75Y42         FDRE                                         r  u_jtag_mac/user_rst_assert_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y42         FDRE (Prop_fdre_C_Q)         0.456     4.310 r  u_jtag_mac/user_rst_assert_reg/Q
                         net (fo=40, routed)          2.887     7.197    u_jtag_mac/user_rst_assert
    SLICE_X52Y44         LUT2 (Prop_lut2_I0_O)        0.124     7.321 r  u_jtag_mac/u_simcycle_fifo_i_1/O
                         net (fo=2040, routed)        5.237    12.558    u_jtag_mac/chif_reset
    SLICE_X78Y45         FDRE                                         r  u_jtag_mac/data_buffer_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         1.558    18.532    u_jtag_mac/TCK_BUFG
    SLICE_X78Y45         FDRE                                         r  u_jtag_mac/data_buffer_reg[15]/C
                         clock pessimism              0.417    18.949    
                         clock uncertainty           -0.035    18.914    
    SLICE_X78Y45         FDRE (Setup_fdre_C_R)       -0.429    18.485    u_jtag_mac/data_buffer_reg[15]
  -------------------------------------------------------------------
                         required time                         18.485    
                         arrival time                         -12.558    
  -------------------------------------------------------------------
                         slack                                  5.926    

Slack (MET) :             5.942ns  (required time - arrival time)
  Source:                 u_jtag_mac/user_rst_assert_reg/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/ver_output_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        8.721ns  (logic 0.580ns (6.650%)  route 8.141ns (93.350%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.378ns = ( 18.530 - 15.152 ) 
    Source Clock Delay      (SCD):    3.854ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         1.730     3.854    u_jtag_mac/TCK_BUFG
    SLICE_X75Y42         FDRE                                         r  u_jtag_mac/user_rst_assert_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y42         FDRE (Prop_fdre_C_Q)         0.456     4.310 r  u_jtag_mac/user_rst_assert_reg/Q
                         net (fo=40, routed)          2.887     7.197    u_jtag_mac/user_rst_assert
    SLICE_X52Y44         LUT2 (Prop_lut2_I0_O)        0.124     7.321 r  u_jtag_mac/u_simcycle_fifo_i_1/O
                         net (fo=2040, routed)        5.254    12.575    u_jtag_mac/chif_reset
    SLICE_X75Y44         FDRE                                         r  u_jtag_mac/ver_output_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         1.556    18.530    u_jtag_mac/TCK_BUFG
    SLICE_X75Y44         FDRE                                         r  u_jtag_mac/ver_output_reg_reg[10]/C
                         clock pessimism              0.452    18.982    
                         clock uncertainty           -0.035    18.947    
    SLICE_X75Y44         FDRE (Setup_fdre_C_R)       -0.429    18.518    u_jtag_mac/ver_output_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         18.518    
                         arrival time                         -12.575    
  -------------------------------------------------------------------
                         slack                                  5.942    

Slack (MET) :             5.942ns  (required time - arrival time)
  Source:                 u_jtag_mac/user_rst_assert_reg/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/ver_output_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        8.721ns  (logic 0.580ns (6.650%)  route 8.141ns (93.350%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.378ns = ( 18.530 - 15.152 ) 
    Source Clock Delay      (SCD):    3.854ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         1.730     3.854    u_jtag_mac/TCK_BUFG
    SLICE_X75Y42         FDRE                                         r  u_jtag_mac/user_rst_assert_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y42         FDRE (Prop_fdre_C_Q)         0.456     4.310 r  u_jtag_mac/user_rst_assert_reg/Q
                         net (fo=40, routed)          2.887     7.197    u_jtag_mac/user_rst_assert
    SLICE_X52Y44         LUT2 (Prop_lut2_I0_O)        0.124     7.321 r  u_jtag_mac/u_simcycle_fifo_i_1/O
                         net (fo=2040, routed)        5.254    12.575    u_jtag_mac/chif_reset
    SLICE_X75Y44         FDRE                                         r  u_jtag_mac/ver_output_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         1.556    18.530    u_jtag_mac/TCK_BUFG
    SLICE_X75Y44         FDRE                                         r  u_jtag_mac/ver_output_reg_reg[11]/C
                         clock pessimism              0.452    18.982    
                         clock uncertainty           -0.035    18.947    
    SLICE_X75Y44         FDRE (Setup_fdre_C_R)       -0.429    18.518    u_jtag_mac/ver_output_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         18.518    
                         arrival time                         -12.575    
  -------------------------------------------------------------------
                         slack                                  5.942    

Slack (MET) :             6.030ns  (required time - arrival time)
  Source:                 u_jtag_mac/user_rst_assert_reg/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/cs_d1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        8.600ns  (logic 0.580ns (6.744%)  route 8.020ns (93.256%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.380ns = ( 18.532 - 15.152 ) 
    Source Clock Delay      (SCD):    3.854ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         1.730     3.854    u_jtag_mac/TCK_BUFG
    SLICE_X75Y42         FDRE                                         r  u_jtag_mac/user_rst_assert_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y42         FDRE (Prop_fdre_C_Q)         0.456     4.310 r  u_jtag_mac/user_rst_assert_reg/Q
                         net (fo=40, routed)          2.887     7.197    u_jtag_mac/user_rst_assert
    SLICE_X52Y44         LUT2 (Prop_lut2_I0_O)        0.124     7.321 r  u_jtag_mac/u_simcycle_fifo_i_1/O
                         net (fo=2040, routed)        5.133    12.454    u_jtag_mac/chif_reset
    SLICE_X76Y46         FDRE                                         r  u_jtag_mac/cs_d1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         1.558    18.532    u_jtag_mac/TCK_BUFG
    SLICE_X76Y46         FDRE                                         r  u_jtag_mac/cs_d1_reg[1]/C
                         clock pessimism              0.417    18.949    
                         clock uncertainty           -0.035    18.914    
    SLICE_X76Y46         FDRE (Setup_fdre_C_R)       -0.429    18.485    u_jtag_mac/cs_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         18.485    
                         arrival time                         -12.454    
  -------------------------------------------------------------------
                         slack                                  6.030    

Slack (MET) :             6.030ns  (required time - arrival time)
  Source:                 u_jtag_mac/user_rst_assert_reg/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/cs_d2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        8.600ns  (logic 0.580ns (6.744%)  route 8.020ns (93.256%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.380ns = ( 18.532 - 15.152 ) 
    Source Clock Delay      (SCD):    3.854ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         1.730     3.854    u_jtag_mac/TCK_BUFG
    SLICE_X75Y42         FDRE                                         r  u_jtag_mac/user_rst_assert_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y42         FDRE (Prop_fdre_C_Q)         0.456     4.310 r  u_jtag_mac/user_rst_assert_reg/Q
                         net (fo=40, routed)          2.887     7.197    u_jtag_mac/user_rst_assert
    SLICE_X52Y44         LUT2 (Prop_lut2_I0_O)        0.124     7.321 r  u_jtag_mac/u_simcycle_fifo_i_1/O
                         net (fo=2040, routed)        5.133    12.454    u_jtag_mac/chif_reset
    SLICE_X76Y46         FDRE                                         r  u_jtag_mac/cs_d2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         1.558    18.532    u_jtag_mac/TCK_BUFG
    SLICE_X76Y46         FDRE                                         r  u_jtag_mac/cs_d2_reg[0]/C
                         clock pessimism              0.417    18.949    
                         clock uncertainty           -0.035    18.914    
    SLICE_X76Y46         FDRE (Setup_fdre_C_R)       -0.429    18.485    u_jtag_mac/cs_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         18.485    
                         arrival time                         -12.454    
  -------------------------------------------------------------------
                         slack                                  6.030    

Slack (MET) :             6.030ns  (required time - arrival time)
  Source:                 u_jtag_mac/user_rst_assert_reg/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/cs_d2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        8.600ns  (logic 0.580ns (6.744%)  route 8.020ns (93.256%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.380ns = ( 18.532 - 15.152 ) 
    Source Clock Delay      (SCD):    3.854ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         1.730     3.854    u_jtag_mac/TCK_BUFG
    SLICE_X75Y42         FDRE                                         r  u_jtag_mac/user_rst_assert_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y42         FDRE (Prop_fdre_C_Q)         0.456     4.310 r  u_jtag_mac/user_rst_assert_reg/Q
                         net (fo=40, routed)          2.887     7.197    u_jtag_mac/user_rst_assert
    SLICE_X52Y44         LUT2 (Prop_lut2_I0_O)        0.124     7.321 r  u_jtag_mac/u_simcycle_fifo_i_1/O
                         net (fo=2040, routed)        5.133    12.454    u_jtag_mac/chif_reset
    SLICE_X76Y46         FDRE                                         r  u_jtag_mac/cs_d2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         1.558    18.532    u_jtag_mac/TCK_BUFG
    SLICE_X76Y46         FDRE                                         r  u_jtag_mac/cs_d2_reg[1]/C
                         clock pessimism              0.417    18.949    
                         clock uncertainty           -0.035    18.914    
    SLICE_X76Y46         FDRE (Setup_fdre_C_R)       -0.429    18.485    u_jtag_mac/cs_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         18.485    
                         arrival time                         -12.454    
  -------------------------------------------------------------------
                         slack                                  6.030    

Slack (MET) :             6.030ns  (required time - arrival time)
  Source:                 u_jtag_mac/user_rst_assert_reg/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/cs_d3_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        8.600ns  (logic 0.580ns (6.744%)  route 8.020ns (93.256%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.380ns = ( 18.532 - 15.152 ) 
    Source Clock Delay      (SCD):    3.854ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         1.730     3.854    u_jtag_mac/TCK_BUFG
    SLICE_X75Y42         FDRE                                         r  u_jtag_mac/user_rst_assert_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y42         FDRE (Prop_fdre_C_Q)         0.456     4.310 r  u_jtag_mac/user_rst_assert_reg/Q
                         net (fo=40, routed)          2.887     7.197    u_jtag_mac/user_rst_assert
    SLICE_X52Y44         LUT2 (Prop_lut2_I0_O)        0.124     7.321 r  u_jtag_mac/u_simcycle_fifo_i_1/O
                         net (fo=2040, routed)        5.133    12.454    u_jtag_mac/chif_reset
    SLICE_X76Y46         FDRE                                         r  u_jtag_mac/cs_d3_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         1.558    18.532    u_jtag_mac/TCK_BUFG
    SLICE_X76Y46         FDRE                                         r  u_jtag_mac/cs_d3_reg[0]/C
                         clock pessimism              0.417    18.949    
                         clock uncertainty           -0.035    18.914    
    SLICE_X76Y46         FDRE (Setup_fdre_C_R)       -0.429    18.485    u_jtag_mac/cs_d3_reg[0]
  -------------------------------------------------------------------
                         required time                         18.485    
                         arrival time                         -12.454    
  -------------------------------------------------------------------
                         slack                                  6.030    

Slack (MET) :             6.035ns  (required time - arrival time)
  Source:                 u_jtag_mac/user_rst_assert_reg/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/cs_d1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        8.596ns  (logic 0.580ns (6.747%)  route 8.016ns (93.253%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.380ns = ( 18.532 - 15.152 ) 
    Source Clock Delay      (SCD):    3.854ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         1.730     3.854    u_jtag_mac/TCK_BUFG
    SLICE_X75Y42         FDRE                                         r  u_jtag_mac/user_rst_assert_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y42         FDRE (Prop_fdre_C_Q)         0.456     4.310 r  u_jtag_mac/user_rst_assert_reg/Q
                         net (fo=40, routed)          2.887     7.197    u_jtag_mac/user_rst_assert
    SLICE_X52Y44         LUT2 (Prop_lut2_I0_O)        0.124     7.321 r  u_jtag_mac/u_simcycle_fifo_i_1/O
                         net (fo=2040, routed)        5.128    12.450    u_jtag_mac/chif_reset
    SLICE_X77Y46         FDRE                                         r  u_jtag_mac/cs_d1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         1.558    18.532    u_jtag_mac/TCK_BUFG
    SLICE_X77Y46         FDRE                                         r  u_jtag_mac/cs_d1_reg[0]/C
                         clock pessimism              0.417    18.949    
                         clock uncertainty           -0.035    18.914    
    SLICE_X77Y46         FDRE (Setup_fdre_C_R)       -0.429    18.485    u_jtag_mac/cs_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         18.485    
                         arrival time                         -12.450    
  -------------------------------------------------------------------
                         slack                                  6.035    

Slack (MET) :             6.043ns  (required time - arrival time)
  Source:                 u_jtag_mac/user_rst_assert_reg/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/ver_output_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        8.620ns  (logic 0.580ns (6.728%)  route 8.040ns (93.272%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.378ns = ( 18.530 - 15.152 ) 
    Source Clock Delay      (SCD):    3.854ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         1.730     3.854    u_jtag_mac/TCK_BUFG
    SLICE_X75Y42         FDRE                                         r  u_jtag_mac/user_rst_assert_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y42         FDRE (Prop_fdre_C_Q)         0.456     4.310 r  u_jtag_mac/user_rst_assert_reg/Q
                         net (fo=40, routed)          2.887     7.197    u_jtag_mac/user_rst_assert
    SLICE_X52Y44         LUT2 (Prop_lut2_I0_O)        0.124     7.321 r  u_jtag_mac/u_simcycle_fifo_i_1/O
                         net (fo=2040, routed)        5.153    12.474    u_jtag_mac/chif_reset
    SLICE_X75Y46         FDRE                                         r  u_jtag_mac/ver_output_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         1.556    18.530    u_jtag_mac/TCK_BUFG
    SLICE_X75Y46         FDRE                                         r  u_jtag_mac/ver_output_reg_reg[2]/C
                         clock pessimism              0.452    18.982    
                         clock uncertainty           -0.035    18.947    
    SLICE_X75Y46         FDRE (Setup_fdre_C_R)       -0.429    18.518    u_jtag_mac/ver_output_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         18.518    
                         arrival time                         -12.474    
  -------------------------------------------------------------------
                         slack                                  6.043    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.063%)  route 0.170ns (50.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.845ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         0.579     1.409    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X54Y42         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42         FDRE (Prop_fdre_C_Q)         0.164     1.573 r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]/Q
                         net (fo=3, routed)           0.170     1.743    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[11]
    RAMB36_X3Y8          RAMB36E1                                     r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         0.890     1.845    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y8          RAMB36E1                                     r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.377     1.468    
    RAMB36_X3Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.651    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_A_reg/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.246ns (50.532%)  route 0.241ns (49.468%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.778ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         0.560     1.390    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/wr_clk
    SLICE_X46Y45         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDRE (Prop_fdre_C_Q)         0.148     1.538 r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/Q
                         net (fo=1, routed)           0.241     1.778    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/RSTA_SHFT_REG[4]
    SLICE_X50Y44         LUT2 (Prop_lut2_I1_O)        0.098     1.876 r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_A_i_1/O
                         net (fo=1, routed)           0.000     1.876    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/POR_A0
    SLICE_X50Y44         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_A_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         0.823     1.778    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/wr_clk
    SLICE_X50Y44         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
                         clock pessimism             -0.130     1.648    
    SLICE_X50Y44         FDRE (Hold_fdre_C_D)         0.121     1.769    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_A_reg
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.806ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         0.583     1.413    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X61Y45         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y45         FDRE (Prop_fdre_C_Q)         0.141     1.554 r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056     1.610    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X61Y45         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         0.851     1.806    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X61Y45         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.393     1.413    
    SLICE_X61Y45         FDRE (Hold_fdre_C_D)         0.075     1.488    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.610    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.807ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         0.584     1.414    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X61Y48         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y48         FDRE (Prop_fdre_C_Q)         0.141     1.555 r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.056     1.611    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X61Y48         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         0.852     1.807    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X61Y48         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.393     1.414    
    SLICE_X61Y48         FDRE (Hold_fdre_C_D)         0.075     1.489    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -1.489    
                         arrival time                           1.611    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.778ns
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         0.556     1.386    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X51Y44         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y44         FDRE (Prop_fdre_C_Q)         0.141     1.527 r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/Q
                         net (fo=1, routed)           0.056     1.583    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][10]
    SLICE_X51Y44         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         0.823     1.778    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X51Y44         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/C
                         clock pessimism             -0.392     1.386    
    SLICE_X51Y44         FDRE (Hold_fdre_C_D)         0.075     1.461    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           1.583    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.778ns
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         0.556     1.386    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X53Y44         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDRE (Prop_fdre_C_Q)         0.141     1.527 r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/Q
                         net (fo=1, routed)           0.056     1.583    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][11]
    SLICE_X53Y44         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         0.823     1.778    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X53Y44         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/C
                         clock pessimism             -0.392     1.386    
    SLICE_X53Y44         FDRE (Hold_fdre_C_D)         0.075     1.461    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           1.583    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.778ns
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         0.556     1.386    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X53Y43         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y43         FDRE (Prop_fdre_C_Q)         0.141     1.527 r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056     1.583    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X53Y43         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         0.823     1.778    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X53Y43         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.392     1.386    
    SLICE_X53Y43         FDRE (Hold_fdre_C_D)         0.075     1.461    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           1.583    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.804ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         0.580     1.410    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X57Y40         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.141     1.551 r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.607    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[0]
    SLICE_X57Y40         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         0.849     1.804    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X57Y40         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.394     1.410    
    SLICE_X57Y40         FDRE (Hold_fdre_C_D)         0.075     1.485    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           1.607    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.807ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         0.585     1.415    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y40         FDRE                                         r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y40         FDRE (Prop_fdre_C_Q)         0.141     1.556 r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.056     1.612    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X75Y40         FDRE                                         r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         0.852     1.807    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y40         FDRE                                         r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.392     1.415    
    SLICE_X75Y40         FDRE (Hold_fdre_C_D)         0.075     1.490    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.490    
                         arrival time                           1.612    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.807ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         0.584     1.414    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X60Y48         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDRE (Prop_fdre_C_Q)         0.141     1.555 r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.059     1.613    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X60Y48         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=505, routed)         0.852     1.807    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X60Y48         FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.393     1.414    
    SLICE_X60Y48         FDRE (Hold_fdre_C_D)         0.076     1.490    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -1.490    
                         arrival time                           1.613    
  -------------------------------------------------------------------
                         slack                                  0.124    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         TCK
Waveform(ns):       { 0.000 7.576 }
Period(ns):         15.152
Sources:            { u_BSCANE2/TCK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.152      12.576     RAMB36_X3Y9    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.152      12.576     RAMB36_X3Y8    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.152      12.576     RAMB18_X4Y18   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         15.152      12.997     BUFGCTRL_X0Y1  TCK_BUFG_inst/I
Min Period        n/a     FDSE/C              n/a            1.000         15.152      14.152     SLICE_X69Y42   u_jtag_mac/FSM_onehot_cs_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.152      14.152     SLICE_X75Y43   u_jtag_mac/FSM_onehot_cs_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.152      14.152     SLICE_X74Y43   u_jtag_mac/FSM_onehot_cs_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.152      14.152     SLICE_X74Y44   u_jtag_mac/FSM_onehot_cs_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.152      14.152     SLICE_X74Y43   u_jtag_mac/FSM_onehot_cs_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.152      14.152     SLICE_X68Y45   u_jtag_mac/FSM_onehot_cs_reg[14]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X66Y49   u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X66Y49   u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X46Y45   u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X46Y45   u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X66Y40   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X66Y40   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X66Y40   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X66Y40   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.576       7.076      SLICE_X58Y40   u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.576       7.076      SLICE_X58Y40   u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X66Y49   u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X66Y49   u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X46Y45   u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X46Y45   u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X66Y40   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X66Y40   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X66Y40   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X66Y40   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.576       7.076      SLICE_X76Y40   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.576       7.076      SLICE_X76Y40   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.611ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.611ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_controller/dut_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0/DIBDI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.683ns  (logic 21.827ns (68.893%)  route 9.856ns (31.107%))
  Logic Levels:           14  (DSP48E1=11 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2737, routed)        1.726    -0.886    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/clk_out1
    SLICE_X55Y47         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/dut_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.430 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/dut_enable_int_reg/Q
                         net (fo=760, routed)         1.504     1.074    u_mwfil_chiftop/u_dut/u_tran_dut/u_tran_dut_tc/dut_clkenb
    SLICE_X37Y38         LUT2 (Prop_lut2_I1_O)        0.124     1.198 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_tran_dut_tc/Delay12_lowered_bypass_reg_i_1/O
                         net (fo=1399, routed)        2.091     3.289    u_mwfil_chiftop/u_dut/u_tran_dut/u_bit_mapping/enb_1_8_1
    SLICE_X73Y36         LUT4 (Prop_lut4_I2_O)        0.124     3.413 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bit_mapping/product_10_i_12/O
                         net (fo=18, routed)          2.999     6.412    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/A[24]
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[27]_PCOUT[47])
                                                      4.036    10.448 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/product_10/PCOUT[47]
                         net (fo=1, routed)           0.056    10.504    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/product_10_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.217 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp/PCOUT[47]
                         net (fo=1, routed)           0.002    12.219    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    13.932 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.934    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_1_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    15.647 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_2/PCOUT[47]
                         net (fo=1, routed)           0.002    15.649    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_2_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.362 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_3/PCOUT[47]
                         net (fo=1, routed)           0.002    17.364    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_3_n_106
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    19.077 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_4/PCOUT[47]
                         net (fo=1, routed)           0.002    19.079    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_4_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.792 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_5/PCOUT[47]
                         net (fo=1, routed)           0.002    20.794    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_5_n_106
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.507 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_6/PCOUT[47]
                         net (fo=1, routed)           0.002    22.509    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_6_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.222 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_7/PCOUT[47]
                         net (fo=1, routed)           0.002    24.224    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_7_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    25.937 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_8/PCOUT[47]
                         net (fo=1, routed)           0.002    25.939    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_8_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[43])
                                                      1.518    27.457 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_9/P[43]
                         net (fo=2, routed)           2.362    29.819    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_9_n_62
    SLICE_X50Y50         LUT3 (Prop_lut3_I0_O)        0.152    29.971 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/mem_reg_0_i_50/O
                         net (fo=1, routed)           0.826    30.797    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_1_2[43]
    RAMB36_X3Y10         RAMB36E1                                     r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2737, routed)        1.582    38.508    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/clk_out1
    RAMB36_X3Y10         RAMB36E1                                     r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.462    38.971    
                         clock uncertainty           -0.098    38.873    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[11])
                                                     -0.465    38.408    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         38.408    
                         arrival time                         -30.797    
  -------------------------------------------------------------------
                         slack                                  7.611    

Slack (MET) :             7.625ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_controller/dut_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.668ns  (logic 21.827ns (68.924%)  route 9.841ns (31.076%))
  Logic Levels:           14  (DSP48E1=11 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2737, routed)        1.726    -0.886    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/clk_out1
    SLICE_X55Y47         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/dut_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.430 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/dut_enable_int_reg/Q
                         net (fo=760, routed)         1.504     1.074    u_mwfil_chiftop/u_dut/u_tran_dut/u_tran_dut_tc/dut_clkenb
    SLICE_X37Y38         LUT2 (Prop_lut2_I1_O)        0.124     1.198 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_tran_dut_tc/Delay12_lowered_bypass_reg_i_1/O
                         net (fo=1399, routed)        2.091     3.289    u_mwfil_chiftop/u_dut/u_tran_dut/u_bit_mapping/enb_1_8_1
    SLICE_X73Y36         LUT4 (Prop_lut4_I2_O)        0.124     3.413 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bit_mapping/product_10_i_12/O
                         net (fo=18, routed)          2.999     6.412    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/A[24]
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[27]_PCOUT[47])
                                                      4.036    10.448 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/product_10/PCOUT[47]
                         net (fo=1, routed)           0.056    10.504    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/product_10_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.217 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp/PCOUT[47]
                         net (fo=1, routed)           0.002    12.219    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    13.932 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.934    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_1_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    15.647 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_2/PCOUT[47]
                         net (fo=1, routed)           0.002    15.649    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_2_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.362 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_3/PCOUT[47]
                         net (fo=1, routed)           0.002    17.364    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_3_n_106
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    19.077 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_4/PCOUT[47]
                         net (fo=1, routed)           0.002    19.079    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_4_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.792 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_5/PCOUT[47]
                         net (fo=1, routed)           0.002    20.794    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_5_n_106
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.507 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_6/PCOUT[47]
                         net (fo=1, routed)           0.002    22.509    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_6_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.222 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_7/PCOUT[47]
                         net (fo=1, routed)           0.002    24.224    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_7_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    25.937 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_8/PCOUT[47]
                         net (fo=1, routed)           0.002    25.939    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_8_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    27.457 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_9/P[7]
                         net (fo=2, routed)           2.873    30.330    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_9_n_98
    SLICE_X54Y53         LUT3 (Prop_lut3_I0_O)        0.152    30.482 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/mem_reg_0_i_25/O
                         net (fo=1, routed)           0.301    30.783    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_1_2[7]
    RAMB36_X3Y10         RAMB36E1                                     r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2737, routed)        1.582    38.508    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/clk_out1
    RAMB36_X3Y10         RAMB36E1                                     r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.462    38.971    
                         clock uncertainty           -0.098    38.873    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[7])
                                                     -0.465    38.408    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         38.408    
                         arrival time                         -30.783    
  -------------------------------------------------------------------
                         slack                                  7.625    

Slack (MET) :             7.646ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_controller/dut_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0/DIBDI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.668ns  (logic 21.825ns (68.918%)  route 9.843ns (31.082%))
  Logic Levels:           14  (DSP48E1=11 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2737, routed)        1.726    -0.886    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/clk_out1
    SLICE_X55Y47         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/dut_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.430 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/dut_enable_int_reg/Q
                         net (fo=760, routed)         1.504     1.074    u_mwfil_chiftop/u_dut/u_tran_dut/u_tran_dut_tc/dut_clkenb
    SLICE_X37Y38         LUT2 (Prop_lut2_I1_O)        0.124     1.198 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_tran_dut_tc/Delay12_lowered_bypass_reg_i_1/O
                         net (fo=1399, routed)        2.091     3.289    u_mwfil_chiftop/u_dut/u_tran_dut/u_bit_mapping/enb_1_8_1
    SLICE_X73Y36         LUT4 (Prop_lut4_I2_O)        0.124     3.413 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bit_mapping/product_10_i_12/O
                         net (fo=18, routed)          2.999     6.412    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/A[24]
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[27]_PCOUT[47])
                                                      4.036    10.448 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/product_10/PCOUT[47]
                         net (fo=1, routed)           0.056    10.504    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/product_10_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.217 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp/PCOUT[47]
                         net (fo=1, routed)           0.002    12.219    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    13.932 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.934    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_1_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    15.647 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_2/PCOUT[47]
                         net (fo=1, routed)           0.002    15.649    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_2_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.362 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_3/PCOUT[47]
                         net (fo=1, routed)           0.002    17.364    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_3_n_106
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    19.077 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_4/PCOUT[47]
                         net (fo=1, routed)           0.002    19.079    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_4_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.792 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_5/PCOUT[47]
                         net (fo=1, routed)           0.002    20.794    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_5_n_106
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.507 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_6/PCOUT[47]
                         net (fo=1, routed)           0.002    22.509    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_6_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.222 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_7/PCOUT[47]
                         net (fo=1, routed)           0.002    24.224    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_7_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    25.937 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_8/PCOUT[47]
                         net (fo=1, routed)           0.002    25.939    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_8_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[44])
                                                      1.518    27.457 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_9/P[44]
                         net (fo=2, routed)           2.721    30.178    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_9_n_61
    SLICE_X54Y53         LUT3 (Prop_lut3_I0_O)        0.150    30.328 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/mem_reg_0_i_49/O
                         net (fo=1, routed)           0.454    30.783    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_1_2[44]
    RAMB36_X3Y10         RAMB36E1                                     r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2737, routed)        1.582    38.508    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/clk_out1
    RAMB36_X3Y10         RAMB36E1                                     r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.462    38.971    
                         clock uncertainty           -0.098    38.873    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[12])
                                                     -0.445    38.428    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         38.428    
                         arrival time                         -30.783    
  -------------------------------------------------------------------
                         slack                                  7.646    

Slack (MET) :             7.665ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_controller/dut_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.649ns  (logic 21.821ns (68.947%)  route 9.828ns (31.053%))
  Logic Levels:           14  (DSP48E1=11 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2737, routed)        1.726    -0.886    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/clk_out1
    SLICE_X55Y47         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/dut_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.430 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/dut_enable_int_reg/Q
                         net (fo=760, routed)         1.504     1.074    u_mwfil_chiftop/u_dut/u_tran_dut/u_tran_dut_tc/dut_clkenb
    SLICE_X37Y38         LUT2 (Prop_lut2_I1_O)        0.124     1.198 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_tran_dut_tc/Delay12_lowered_bypass_reg_i_1/O
                         net (fo=1399, routed)        2.091     3.289    u_mwfil_chiftop/u_dut/u_tran_dut/u_bit_mapping/enb_1_8_1
    SLICE_X73Y36         LUT4 (Prop_lut4_I2_O)        0.124     3.413 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bit_mapping/product_10_i_12/O
                         net (fo=18, routed)          2.999     6.412    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/A[24]
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[27]_PCOUT[47])
                                                      4.036    10.448 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/product_10/PCOUT[47]
                         net (fo=1, routed)           0.056    10.504    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/product_10_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.217 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp/PCOUT[47]
                         net (fo=1, routed)           0.002    12.219    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    13.932 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.934    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_1_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    15.647 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_2/PCOUT[47]
                         net (fo=1, routed)           0.002    15.649    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_2_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.362 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_3/PCOUT[47]
                         net (fo=1, routed)           0.002    17.364    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_3_n_106
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    19.077 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_4/PCOUT[47]
                         net (fo=1, routed)           0.002    19.079    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_4_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.792 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_5/PCOUT[47]
                         net (fo=1, routed)           0.002    20.794    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_5_n_106
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.507 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_6/PCOUT[47]
                         net (fo=1, routed)           0.002    22.509    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_6_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.222 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_7/PCOUT[47]
                         net (fo=1, routed)           0.002    24.224    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_7_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    25.937 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_8/PCOUT[47]
                         net (fo=1, routed)           0.002    25.939    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_8_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    27.457 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_9/P[3]
                         net (fo=2, routed)           2.374    29.831    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_9_n_102
    SLICE_X50Y50         LUT3 (Prop_lut3_I0_O)        0.146    29.977 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/mem_reg_0_i_29/O
                         net (fo=1, routed)           0.787    30.763    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_1_2[3]
    RAMB36_X3Y10         RAMB36E1                                     r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2737, routed)        1.582    38.508    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/clk_out1
    RAMB36_X3Y10         RAMB36E1                                     r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.462    38.971    
                         clock uncertainty           -0.098    38.873    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[3])
                                                     -0.445    38.428    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         38.428    
                         arrival time                         -30.763    
  -------------------------------------------------------------------
                         slack                                  7.665    

Slack (MET) :             7.789ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_controller/dut_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.526ns  (logic 21.827ns (69.234%)  route 9.699ns (30.766%))
  Logic Levels:           14  (DSP48E1=11 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2737, routed)        1.726    -0.886    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/clk_out1
    SLICE_X55Y47         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/dut_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.430 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/dut_enable_int_reg/Q
                         net (fo=760, routed)         1.504     1.074    u_mwfil_chiftop/u_dut/u_tran_dut/u_tran_dut_tc/dut_clkenb
    SLICE_X37Y38         LUT2 (Prop_lut2_I1_O)        0.124     1.198 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_tran_dut_tc/Delay12_lowered_bypass_reg_i_1/O
                         net (fo=1399, routed)        2.091     3.289    u_mwfil_chiftop/u_dut/u_tran_dut/u_bit_mapping/enb_1_8_1
    SLICE_X73Y36         LUT4 (Prop_lut4_I2_O)        0.124     3.413 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bit_mapping/product_10_i_12/O
                         net (fo=18, routed)          2.999     6.412    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/A[24]
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[27]_PCOUT[47])
                                                      4.036    10.448 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/product_10/PCOUT[47]
                         net (fo=1, routed)           0.056    10.504    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/product_10_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.217 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp/PCOUT[47]
                         net (fo=1, routed)           0.002    12.219    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    13.932 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.934    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_1_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    15.647 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_2/PCOUT[47]
                         net (fo=1, routed)           0.002    15.649    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_2_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.362 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_3/PCOUT[47]
                         net (fo=1, routed)           0.002    17.364    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_3_n_106
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    19.077 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_4/PCOUT[47]
                         net (fo=1, routed)           0.002    19.079    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_4_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.792 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_5/PCOUT[47]
                         net (fo=1, routed)           0.002    20.794    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_5_n_106
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.507 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_6/PCOUT[47]
                         net (fo=1, routed)           0.002    22.509    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_6_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.222 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_7/PCOUT[47]
                         net (fo=1, routed)           0.002    24.224    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_7_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    25.937 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_8/PCOUT[47]
                         net (fo=1, routed)           0.002    25.939    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_8_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    27.457 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_9/P[6]
                         net (fo=2, routed)           2.434    29.891    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_9_n_99
    SLICE_X53Y49         LUT3 (Prop_lut3_I0_O)        0.152    30.043 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/mem_reg_0_i_26/O
                         net (fo=1, routed)           0.598    30.641    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_1_2[6]
    RAMB36_X3Y10         RAMB36E1                                     r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2737, routed)        1.582    38.508    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/clk_out1
    RAMB36_X3Y10         RAMB36E1                                     r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.462    38.971    
                         clock uncertainty           -0.098    38.873    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[6])
                                                     -0.443    38.430    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         38.430    
                         arrival time                         -30.641    
  -------------------------------------------------------------------
                         slack                                  7.789    

Slack (MET) :             7.846ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_controller/dut_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0/DIADI[22]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.469ns  (logic 21.825ns (69.353%)  route 9.644ns (30.647%))
  Logic Levels:           14  (DSP48E1=11 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2737, routed)        1.726    -0.886    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/clk_out1
    SLICE_X55Y47         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/dut_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.430 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/dut_enable_int_reg/Q
                         net (fo=760, routed)         1.504     1.074    u_mwfil_chiftop/u_dut/u_tran_dut/u_tran_dut_tc/dut_clkenb
    SLICE_X37Y38         LUT2 (Prop_lut2_I1_O)        0.124     1.198 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_tran_dut_tc/Delay12_lowered_bypass_reg_i_1/O
                         net (fo=1399, routed)        2.091     3.289    u_mwfil_chiftop/u_dut/u_tran_dut/u_bit_mapping/enb_1_8_1
    SLICE_X73Y36         LUT4 (Prop_lut4_I2_O)        0.124     3.413 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bit_mapping/product_10_i_12/O
                         net (fo=18, routed)          2.999     6.412    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/A[24]
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[27]_PCOUT[47])
                                                      4.036    10.448 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/product_10/PCOUT[47]
                         net (fo=1, routed)           0.056    10.504    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/product_10_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.217 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp/PCOUT[47]
                         net (fo=1, routed)           0.002    12.219    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    13.932 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.934    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_1_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    15.647 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_2/PCOUT[47]
                         net (fo=1, routed)           0.002    15.649    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_2_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.362 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_3/PCOUT[47]
                         net (fo=1, routed)           0.002    17.364    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_3_n_106
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    19.077 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_4/PCOUT[47]
                         net (fo=1, routed)           0.002    19.079    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_4_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.792 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_5/PCOUT[47]
                         net (fo=1, routed)           0.002    20.794    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_5_n_106
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.507 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_6/PCOUT[47]
                         net (fo=1, routed)           0.002    22.509    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_6_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.222 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_7/PCOUT[47]
                         net (fo=1, routed)           0.002    24.224    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_7_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    25.937 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_8/PCOUT[47]
                         net (fo=1, routed)           0.002    25.939    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_8_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.518    27.457 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_9/P[22]
                         net (fo=2, routed)           2.309    29.765    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_9_n_83
    SLICE_X52Y48         LUT3 (Prop_lut3_I0_O)        0.150    29.915 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/mem_reg_0_i_10/O
                         net (fo=1, routed)           0.668    30.584    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_1_2[22]
    RAMB36_X3Y10         RAMB36E1                                     r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0/DIADI[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2737, routed)        1.582    38.508    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/clk_out1
    RAMB36_X3Y10         RAMB36E1                                     r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.462    38.971    
                         clock uncertainty           -0.098    38.873    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[22])
                                                     -0.443    38.430    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         38.430    
                         arrival time                         -30.584    
  -------------------------------------------------------------------
                         slack                                  7.846    

Slack (MET) :             7.877ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_controller/dut_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0/DIBDI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.432ns  (logic 21.827ns (69.441%)  route 9.605ns (30.559%))
  Logic Levels:           14  (DSP48E1=11 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2737, routed)        1.726    -0.886    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/clk_out1
    SLICE_X55Y47         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/dut_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.430 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/dut_enable_int_reg/Q
                         net (fo=760, routed)         1.504     1.074    u_mwfil_chiftop/u_dut/u_tran_dut/u_tran_dut_tc/dut_clkenb
    SLICE_X37Y38         LUT2 (Prop_lut2_I1_O)        0.124     1.198 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_tran_dut_tc/Delay12_lowered_bypass_reg_i_1/O
                         net (fo=1399, routed)        2.091     3.289    u_mwfil_chiftop/u_dut/u_tran_dut/u_bit_mapping/enb_1_8_1
    SLICE_X73Y36         LUT4 (Prop_lut4_I2_O)        0.124     3.413 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bit_mapping/product_10_i_12/O
                         net (fo=18, routed)          2.999     6.412    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/A[24]
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[27]_PCOUT[47])
                                                      4.036    10.448 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/product_10/PCOUT[47]
                         net (fo=1, routed)           0.056    10.504    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/product_10_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.217 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp/PCOUT[47]
                         net (fo=1, routed)           0.002    12.219    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    13.932 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.934    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_1_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    15.647 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_2/PCOUT[47]
                         net (fo=1, routed)           0.002    15.649    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_2_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.362 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_3/PCOUT[47]
                         net (fo=1, routed)           0.002    17.364    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_3_n_106
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    19.077 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_4/PCOUT[47]
                         net (fo=1, routed)           0.002    19.079    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_4_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.792 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_5/PCOUT[47]
                         net (fo=1, routed)           0.002    20.794    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_5_n_106
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.507 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_6/PCOUT[47]
                         net (fo=1, routed)           0.002    22.509    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_6_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.222 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_7/PCOUT[47]
                         net (fo=1, routed)           0.002    24.224    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_7_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    25.937 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_8/PCOUT[47]
                         net (fo=1, routed)           0.002    25.939    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_8_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[38])
                                                      1.518    27.457 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_9/P[38]
                         net (fo=2, routed)           2.385    29.842    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_9_n_67
    SLICE_X52Y50         LUT3 (Prop_lut3_I0_O)        0.152    29.994 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/mem_reg_0_i_55/O
                         net (fo=1, routed)           0.553    30.547    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_1_2[38]
    RAMB36_X3Y10         RAMB36E1                                     r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2737, routed)        1.582    38.508    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/clk_out1
    RAMB36_X3Y10         RAMB36E1                                     r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.462    38.971    
                         clock uncertainty           -0.098    38.873    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[6])
                                                     -0.449    38.424    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         38.424    
                         arrival time                         -30.547    
  -------------------------------------------------------------------
                         slack                                  7.877    

Slack (MET) :             7.892ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_controller/dut_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0/DIBDI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.417ns  (logic 21.827ns (69.474%)  route 9.590ns (30.526%))
  Logic Levels:           14  (DSP48E1=11 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2737, routed)        1.726    -0.886    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/clk_out1
    SLICE_X55Y47         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/dut_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.430 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/dut_enable_int_reg/Q
                         net (fo=760, routed)         1.504     1.074    u_mwfil_chiftop/u_dut/u_tran_dut/u_tran_dut_tc/dut_clkenb
    SLICE_X37Y38         LUT2 (Prop_lut2_I1_O)        0.124     1.198 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_tran_dut_tc/Delay12_lowered_bypass_reg_i_1/O
                         net (fo=1399, routed)        2.091     3.289    u_mwfil_chiftop/u_dut/u_tran_dut/u_bit_mapping/enb_1_8_1
    SLICE_X73Y36         LUT4 (Prop_lut4_I2_O)        0.124     3.413 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bit_mapping/product_10_i_12/O
                         net (fo=18, routed)          2.999     6.412    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/A[24]
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[27]_PCOUT[47])
                                                      4.036    10.448 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/product_10/PCOUT[47]
                         net (fo=1, routed)           0.056    10.504    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/product_10_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.217 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp/PCOUT[47]
                         net (fo=1, routed)           0.002    12.219    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    13.932 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.934    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_1_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    15.647 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_2/PCOUT[47]
                         net (fo=1, routed)           0.002    15.649    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_2_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.362 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_3/PCOUT[47]
                         net (fo=1, routed)           0.002    17.364    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_3_n_106
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    19.077 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_4/PCOUT[47]
                         net (fo=1, routed)           0.002    19.079    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_4_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.792 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_5/PCOUT[47]
                         net (fo=1, routed)           0.002    20.794    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_5_n_106
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.507 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_6/PCOUT[47]
                         net (fo=1, routed)           0.002    22.509    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_6_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.222 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_7/PCOUT[47]
                         net (fo=1, routed)           0.002    24.224    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_7_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    25.937 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_8/PCOUT[47]
                         net (fo=1, routed)           0.002    25.939    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_8_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[35])
                                                      1.518    27.457 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_9/P[35]
                         net (fo=2, routed)           2.242    29.698    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_9_n_70
    SLICE_X51Y52         LUT3 (Prop_lut3_I0_O)        0.152    29.850 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/mem_reg_0_i_58/O
                         net (fo=1, routed)           0.681    30.532    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_1_2[35]
    RAMB36_X3Y10         RAMB36E1                                     r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2737, routed)        1.582    38.508    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/clk_out1
    RAMB36_X3Y10         RAMB36E1                                     r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.462    38.971    
                         clock uncertainty           -0.098    38.873    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[3])
                                                     -0.449    38.424    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         38.424    
                         arrival time                         -30.532    
  -------------------------------------------------------------------
                         slack                                  7.892    

Slack (MET) :             7.940ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_controller/dut_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.578ns  (logic 21.799ns (69.032%)  route 9.779ns (30.968%))
  Logic Levels:           14  (DSP48E1=11 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2737, routed)        1.726    -0.886    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/clk_out1
    SLICE_X55Y47         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/dut_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.430 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/dut_enable_int_reg/Q
                         net (fo=760, routed)         1.504     1.074    u_mwfil_chiftop/u_dut/u_tran_dut/u_tran_dut_tc/dut_clkenb
    SLICE_X37Y38         LUT2 (Prop_lut2_I1_O)        0.124     1.198 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_tran_dut_tc/Delay12_lowered_bypass_reg_i_1/O
                         net (fo=1399, routed)        2.091     3.289    u_mwfil_chiftop/u_dut/u_tran_dut/u_bit_mapping/enb_1_8_1
    SLICE_X73Y36         LUT4 (Prop_lut4_I2_O)        0.124     3.413 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bit_mapping/product_10_i_12/O
                         net (fo=18, routed)          2.999     6.412    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/A[24]
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[27]_PCOUT[47])
                                                      4.036    10.448 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/product_10/PCOUT[47]
                         net (fo=1, routed)           0.056    10.504    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/product_10_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.217 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp/PCOUT[47]
                         net (fo=1, routed)           0.002    12.219    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    13.932 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.934    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_1_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    15.647 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_2/PCOUT[47]
                         net (fo=1, routed)           0.002    15.649    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_2_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.362 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_3/PCOUT[47]
                         net (fo=1, routed)           0.002    17.364    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_3_n_106
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    19.077 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_4/PCOUT[47]
                         net (fo=1, routed)           0.002    19.079    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_4_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.792 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_5/PCOUT[47]
                         net (fo=1, routed)           0.002    20.794    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_5_n_106
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.507 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_6/PCOUT[47]
                         net (fo=1, routed)           0.002    22.509    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_6_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.222 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_7/PCOUT[47]
                         net (fo=1, routed)           0.002    24.224    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_7_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    25.937 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_8/PCOUT[47]
                         net (fo=1, routed)           0.002    25.939    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_8_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518    27.457 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_9/P[15]
                         net (fo=2, routed)           2.660    30.117    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_9_n_90
    SLICE_X54Y53         LUT3 (Prop_lut3_I0_O)        0.124    30.241 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/mem_reg_0_i_17/O
                         net (fo=1, routed)           0.451    30.693    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_1_2[15]
    RAMB36_X3Y10         RAMB36E1                                     r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2737, routed)        1.582    38.508    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/clk_out1
    RAMB36_X3Y10         RAMB36E1                                     r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.462    38.971    
                         clock uncertainty           -0.098    38.873    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[15])
                                                     -0.241    38.632    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         38.632    
                         arrival time                         -30.693    
  -------------------------------------------------------------------
                         slack                                  7.940    

Slack (MET) :             7.957ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_controller/dut_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0/DIADI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        31.561ns  (logic 21.799ns (69.070%)  route 9.762ns (30.930%))
  Logic Levels:           14  (DSP48E1=11 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2737, routed)        1.726    -0.886    u_mwfil_chiftop/u_mwfil_chifcore/u_controller/clk_out1
    SLICE_X55Y47         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/dut_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.430 r  u_mwfil_chiftop/u_mwfil_chifcore/u_controller/dut_enable_int_reg/Q
                         net (fo=760, routed)         1.504     1.074    u_mwfil_chiftop/u_dut/u_tran_dut/u_tran_dut_tc/dut_clkenb
    SLICE_X37Y38         LUT2 (Prop_lut2_I1_O)        0.124     1.198 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_tran_dut_tc/Delay12_lowered_bypass_reg_i_1/O
                         net (fo=1399, routed)        2.091     3.289    u_mwfil_chiftop/u_dut/u_tran_dut/u_bit_mapping/enb_1_8_1
    SLICE_X73Y36         LUT4 (Prop_lut4_I2_O)        0.124     3.413 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bit_mapping/product_10_i_12/O
                         net (fo=18, routed)          2.999     6.412    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/A[24]
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[27]_PCOUT[47])
                                                      4.036    10.448 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/product_10/PCOUT[47]
                         net (fo=1, routed)           0.056    10.504    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/product_10_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.217 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp/PCOUT[47]
                         net (fo=1, routed)           0.002    12.219    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    13.932 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.934    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_1_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    15.647 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_2/PCOUT[47]
                         net (fo=1, routed)           0.002    15.649    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_2_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.362 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_3/PCOUT[47]
                         net (fo=1, routed)           0.002    17.364    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_3_n_106
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    19.077 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_4/PCOUT[47]
                         net (fo=1, routed)           0.002    19.079    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_4_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.792 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_5/PCOUT[47]
                         net (fo=1, routed)           0.002    20.794    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_5_n_106
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.507 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_6/PCOUT[47]
                         net (fo=1, routed)           0.002    22.509    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_6_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.222 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_7/PCOUT[47]
                         net (fo=1, routed)           0.002    24.224    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_7_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    25.937 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_8/PCOUT[47]
                         net (fo=1, routed)           0.002    25.939    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_8_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.518    27.457 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_9/P[30]
                         net (fo=2, routed)           2.555    30.012    u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_9_n_75
    SLICE_X53Y52         LUT3 (Prop_lut3_I0_O)        0.124    30.136 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/mem_reg_0_i_2/O
                         net (fo=1, routed)           0.539    30.675    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_1_2[30]
    RAMB36_X3Y10         RAMB36E1                                     r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0/DIADI[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2737, routed)        1.582    38.508    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/clk_out1
    RAMB36_X3Y10         RAMB36E1                                     r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.462    38.971    
                         clock uncertainty           -0.098    38.873    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[30])
                                                     -0.241    38.632    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         38.632    
                         arrival time                         -30.675    
  -------------------------------------------------------------------
                         slack                                  7.957    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/reg_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_dut2bus/dout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.115%)  route 0.209ns (52.885%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2737, routed)        0.582    -0.597    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/clk_out1
    SLICE_X57Y49         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/reg_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/reg_out_reg[4]/Q
                         net (fo=2, routed)           0.209    -0.247    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Q[4]
    SLICE_X57Y50         LUT6 (Prop_lut6_I0_O)        0.045    -0.202 r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/dout[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    u_mwfil_chiftop/u_mwfil_chifcore/u_dut2bus/D[4]
    SLICE_X57Y50         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_dut2bus/dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2737, routed)        0.850    -0.835    u_mwfil_chiftop/u_mwfil_chifcore/u_dut2bus/clk_out1
    SLICE_X57Y50         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/u_dut2bus/dout_reg[4]/C
                         clock pessimism              0.507    -0.328    
    SLICE_X57Y50         FDRE (Hold_fdre_C_D)         0.091    -0.237    u_mwfil_chiftop/u_mwfil_chifcore/u_dut2bus/dout_reg[4]
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_dut/u_tran_dut/u_interleaver_dut/row_counter_out1_1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_dut/u_tran_dut/u_interleaver_dut/u_Single_Port_RAM1/ram_reg/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.203%)  route 0.158ns (52.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2737, routed)        0.558    -0.621    u_mwfil_chiftop/u_dut/u_tran_dut/u_interleaver_dut/clk_out1
    SLICE_X33Y13         FDRE                                         r  u_mwfil_chiftop/u_dut/u_tran_dut/u_interleaver_dut/row_counter_out1_1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_interleaver_dut/row_counter_out1_1_reg[14]/Q
                         net (fo=2, routed)           0.158    -0.322    u_mwfil_chiftop/u_dut/u_tran_dut/u_interleaver_dut/u_Single_Port_RAM1/Q[14]
    RAMB36_X2Y2          RAMB36E1                                     r  u_mwfil_chiftop/u_dut/u_tran_dut/u_interleaver_dut/u_Single_Port_RAM1/ram_reg/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2737, routed)        0.865    -0.819    u_mwfil_chiftop/u_dut/u_tran_dut/u_interleaver_dut/u_Single_Port_RAM1/clk_out1
    RAMB36_X2Y2          RAMB36E1                                     r  u_mwfil_chiftop/u_dut/u_tran_dut/u_interleaver_dut/u_Single_Port_RAM1/ram_reg/CLKARDCLK
                         clock pessimism              0.256    -0.563    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183    -0.380    u_mwfil_chiftop/u_dut/u_tran_dut/u_interleaver_dut/u_Single_Port_RAM1/ram_reg
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_dut/u_tran_dut/u_interleaver_dut/row_counter_out1_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_dut/u_tran_dut/u_interleaver_dut/u_Single_Port_RAM1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.454%)  route 0.156ns (52.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2737, routed)        0.560    -0.619    u_mwfil_chiftop/u_dut/u_tran_dut/u_interleaver_dut/clk_out1
    SLICE_X33Y10         FDRE                                         r  u_mwfil_chiftop/u_dut/u_tran_dut/u_interleaver_dut/row_counter_out1_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_interleaver_dut/row_counter_out1_1_reg[1]/Q
                         net (fo=2, routed)           0.156    -0.322    u_mwfil_chiftop/u_dut/u_tran_dut/u_interleaver_dut/u_Single_Port_RAM1/Q[1]
    RAMB36_X2Y2          RAMB36E1                                     r  u_mwfil_chiftop/u_dut/u_tran_dut/u_interleaver_dut/u_Single_Port_RAM1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2737, routed)        0.865    -0.819    u_mwfil_chiftop/u_dut/u_tran_dut/u_interleaver_dut/u_Single_Port_RAM1/clk_out1
    RAMB36_X2Y2          RAMB36E1                                     r  u_mwfil_chiftop/u_dut/u_tran_dut/u_interleaver_dut/u_Single_Port_RAM1/ram_reg/CLKARDCLK
                         clock pessimism              0.256    -0.563    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183    -0.380    u_mwfil_chiftop/u_dut/u_tran_dut/u_interleaver_dut/u_Single_Port_RAM1/ram_reg
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_dut/u_tran_dut/u_interleaver_dut/row_counter_out1_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_dut/u_tran_dut/u_interleaver_dut/u_Single_Port_RAM1/ram_reg/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.136%)  route 0.158ns (52.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2737, routed)        0.560    -0.619    u_mwfil_chiftop/u_dut/u_tran_dut/u_interleaver_dut/clk_out1
    SLICE_X33Y10         FDRE                                         r  u_mwfil_chiftop/u_dut/u_tran_dut/u_interleaver_dut/row_counter_out1_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  u_mwfil_chiftop/u_dut/u_tran_dut/u_interleaver_dut/row_counter_out1_1_reg[2]/Q
                         net (fo=2, routed)           0.158    -0.320    u_mwfil_chiftop/u_dut/u_tran_dut/u_interleaver_dut/u_Single_Port_RAM1/Q[2]
    RAMB36_X2Y2          RAMB36E1                                     r  u_mwfil_chiftop/u_dut/u_tran_dut/u_interleaver_dut/u_Single_Port_RAM1/ram_reg/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2737, routed)        0.865    -0.819    u_mwfil_chiftop/u_dut/u_tran_dut/u_interleaver_dut/u_Single_Port_RAM1/clk_out1
    RAMB36_X2Y2          RAMB36E1                                     r  u_mwfil_chiftop/u_dut/u_tran_dut/u_interleaver_dut/u_Single_Port_RAM1/ram_reg/CLKARDCLK
                         clock pessimism              0.256    -0.563    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183    -0.380    u_mwfil_chiftop/u_dut/u_tran_dut/u_interleaver_dut/u_Single_Port_RAM1/ram_reg
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_30_35/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.508%)  route 0.268ns (65.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2737, routed)        0.556    -0.623    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/clk_out1
    SLICE_X49Y37         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[0]/Q
                         net (fo=48, routed)          0.268    -0.214    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_30_35/ADDRD0
    SLICE_X46Y38         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_30_35/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2737, routed)        0.825    -0.860    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_30_35/WCLK
    SLICE_X46Y38         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_30_35/RAMA/CLK
                         clock pessimism              0.273    -0.587    
    SLICE_X46Y38         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.277    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_30_35/RAMA
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_30_35/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.508%)  route 0.268ns (65.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2737, routed)        0.556    -0.623    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/clk_out1
    SLICE_X49Y37         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[0]/Q
                         net (fo=48, routed)          0.268    -0.214    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_30_35/ADDRD0
    SLICE_X46Y38         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_30_35/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2737, routed)        0.825    -0.860    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_30_35/WCLK
    SLICE_X46Y38         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_30_35/RAMA_D1/CLK
                         clock pessimism              0.273    -0.587    
    SLICE_X46Y38         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.277    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_30_35/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_30_35/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.508%)  route 0.268ns (65.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2737, routed)        0.556    -0.623    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/clk_out1
    SLICE_X49Y37         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[0]/Q
                         net (fo=48, routed)          0.268    -0.214    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_30_35/ADDRD0
    SLICE_X46Y38         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_30_35/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2737, routed)        0.825    -0.860    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_30_35/WCLK
    SLICE_X46Y38         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_30_35/RAMB/CLK
                         clock pessimism              0.273    -0.587    
    SLICE_X46Y38         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.277    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_30_35/RAMB
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_30_35/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.508%)  route 0.268ns (65.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2737, routed)        0.556    -0.623    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/clk_out1
    SLICE_X49Y37         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[0]/Q
                         net (fo=48, routed)          0.268    -0.214    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_30_35/ADDRD0
    SLICE_X46Y38         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_30_35/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2737, routed)        0.825    -0.860    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_30_35/WCLK
    SLICE_X46Y38         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_30_35/RAMB_D1/CLK
                         clock pessimism              0.273    -0.587    
    SLICE_X46Y38         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.277    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_30_35/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_30_35/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.508%)  route 0.268ns (65.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2737, routed)        0.556    -0.623    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/clk_out1
    SLICE_X49Y37         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[0]/Q
                         net (fo=48, routed)          0.268    -0.214    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_30_35/ADDRD0
    SLICE_X46Y38         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_30_35/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2737, routed)        0.825    -0.860    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_30_35/WCLK
    SLICE_X46Y38         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_30_35/RAMC/CLK
                         clock pessimism              0.273    -0.587    
    SLICE_X46Y38         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.277    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_30_35/RAMC
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_30_35/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.508%)  route 0.268ns (65.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2737, routed)        0.556    -0.623    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/clk_out1
    SLICE_X49Y37         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_reg[0]/Q
                         net (fo=48, routed)          0.268    -0.214    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_30_35/ADDRD0
    SLICE_X46Y38         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_30_35/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2737, routed)        0.825    -0.860    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_30_35/WCLK
    SLICE_X46Y38         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_30_35/RAMC_D1/CLK
                         clock pessimism              0.273    -0.587    
    SLICE_X46Y38         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.277    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_30_35/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.063    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         40.000      36.116     DSP48_X2Y8       u_mwfil_chiftop/u_dut/u_tran_dut/u_bit_mapping/Product1_out1_1_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         40.000      36.116     DSP48_X3Y14      u_mwfil_chiftop/u_dut/u_tran_dut/u_bit_mapping/Product_out1_1_reg/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X1Y16     u_mwfil_chiftop/u_dut/u_tran_dut/u_ldpc_encoder/u_ram_bank/u_ram_repeat/u_Dual_Port_RAM/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X1Y10     u_mwfil_chiftop/u_dut/u_tran_dut/u_ldpc_encoder/u_ram_bank/u_ram_repeat1/u_Dual_Port_RAM/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X0Y14     u_mwfil_chiftop/u_dut/u_tran_dut/u_ldpc_encoder/u_ram_bank/u_ram_repeat10/u_Dual_Port_RAM/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X1Y6      u_mwfil_chiftop/u_dut/u_tran_dut/u_ldpc_encoder/u_ram_bank/u_ram_repeat11/u_Dual_Port_RAM/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X2Y14     u_mwfil_chiftop/u_dut/u_tran_dut/u_ldpc_encoder/u_ram_bank/u_ram_repeat2/u_Dual_Port_RAM/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X0Y16     u_mwfil_chiftop/u_dut/u_tran_dut/u_ldpc_encoder/u_ram_bank/u_ram_repeat3/u_Dual_Port_RAM/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X2Y22     u_mwfil_chiftop/u_dut/u_tran_dut/u_ldpc_encoder/u_ram_bank/u_ram_repeat4/u_Dual_Port_RAM/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X0Y17     u_mwfil_chiftop/u_dut/u_tran_dut/u_ldpc_encoder/u_ram_bank/u_ram_repeat5/u_Dual_Port_RAM/ram_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X50Y37     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X50Y37     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X50Y37     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X50Y37     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X50Y37     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X50Y37     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X50Y37     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X50Y37     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X46Y37     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_24_29/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X46Y37     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_24_29/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X50Y36     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X50Y36     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X50Y36     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X50Y36     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X50Y36     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X50Y36     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X50Y36     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X50Y36     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X50Y36     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X50Y36     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    u_clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



