m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/nguyen/intelFPGA/17.0/modelsim_ase/linuxaloem
vCombine
Z0 !s110 1578112573
!i10b 1
!s100 =bYURc99jGN6af=4z^2mj2
I@6fz0Mz[zBU>JEm40EFOh1
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 d/home/nguyen/Documents/VLSI
w1578106719
8/home/nguyen/Documents/VLSI/Combine.v
F/home/nguyen/Documents/VLSI/Combine.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1578112573.000000
!s107 /home/nguyen/Documents/VLSI/Combine.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/nguyen/Documents/VLSI/Combine.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
n@combine
vDemodulate
R0
!i10b 1
!s100 ncmheXBH6K>83Vf4];?X[2
I>[n_>fKzALo`:Yg^lId>k3
R1
R2
w1578112476
8/home/nguyen/Documents/VLSI/Demodulate.v
F/home/nguyen/Documents/VLSI/Demodulate.v
L0 1
R3
r1
!s85 0
31
R4
!s107 /home/nguyen/Documents/VLSI/Demodulate.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/nguyen/Documents/VLSI/Demodulate.v|
!i113 1
R5
R6
n@demodulate
vFilter
R0
!i10b 1
!s100 kXQ6^@LoE;hZhDEe8WAOO0
IK80hz4hN51`:NgRF0MW4F1
R1
R2
w1576981964
8/home/nguyen/Documents/VLSI/Filter.v
F/home/nguyen/Documents/VLSI/Filter.v
L0 1
R3
r1
!s85 0
31
R4
!s107 /home/nguyen/Documents/VLSI/Filter.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/nguyen/Documents/VLSI/Filter.v|
!i113 1
R5
R6
n@filter
vGenerateInput
R0
!i10b 1
!s100 ZFQVUmlX7j?`lSVhf@_n^3
IS9[Y1PH]l`8mo3AET[Vjd1
R1
R2
w1578106867
8/home/nguyen/Documents/VLSI/GenerateInput.v
F/home/nguyen/Documents/VLSI/GenerateInput.v
L0 1
R3
r1
!s85 0
31
R4
!s107 /home/nguyen/Documents/VLSI/GenerateInput.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/nguyen/Documents/VLSI/GenerateInput.v|
!i113 1
R5
R6
n@generate@input
vGetIAndQ
R0
!i10b 1
!s100 D;YBV5W7`fAd6J3:>ZMni0
I8NFQ8Fk5gL7i>?6ToK5mV1
R1
R2
w1576982673
8/home/nguyen/Documents/VLSI/GetIAndQ.v
F/home/nguyen/Documents/VLSI/GetIAndQ.v
L0 1
R3
r1
!s85 0
31
R4
!s107 /home/nguyen/Documents/VLSI/GetIAndQ.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/nguyen/Documents/VLSI/GetIAndQ.v|
!i113 1
R5
R6
n@get@i@and@q
vGetOriginIAndQ
R0
!i10b 1
!s100 S2_`>keKU@@jmdSd5>g803
I5`P;BU5JOj_VcC<JhYDBV0
R1
R2
w1578107409
8/home/nguyen/Documents/VLSI/GetOriginIAndQ.v
F/home/nguyen/Documents/VLSI/GetOriginIAndQ.v
L0 1
R3
r1
!s85 0
31
R4
!s107 /home/nguyen/Documents/VLSI/GetOriginIAndQ.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/nguyen/Documents/VLSI/GetOriginIAndQ.v|
!i113 1
R5
R6
n@get@origin@i@and@q
vlo_cos
R0
!i10b 1
!s100 6KUQIShSVf5A65FjcGCJ:1
I=z1iE3MJLhN<0A9og>oKm3
R1
R2
w1577090151
8/home/nguyen/Documents/VLSI/lo_cos.v
F/home/nguyen/Documents/VLSI/lo_cos.v
L0 1
R3
r1
!s85 0
31
R4
!s107 /home/nguyen/Documents/VLSI/lo_cos.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/nguyen/Documents/VLSI/lo_cos.v|
!i113 1
R5
R6
vlo_sin
R0
!i10b 1
!s100 Ij>e7QWfiZBXEil^h1DV[3
IoDinY782QXoTW4dYGgJ:I2
R1
R2
w1577090188
8/home/nguyen/Documents/VLSI/lo_sin.v
F/home/nguyen/Documents/VLSI/lo_sin.v
L0 1
R3
r1
!s85 0
31
R4
!s107 /home/nguyen/Documents/VLSI/lo_sin.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/nguyen/Documents/VLSI/lo_sin.v|
!i113 1
R5
R6
vMix
R0
!i10b 1
!s100 g>AK8XlQZfQebEA4g=<<?3
I0md_^0k[7?SZE4QmDM9GX2
R1
R2
w1578107767
8/home/nguyen/Documents/VLSI/Mix.v
F/home/nguyen/Documents/VLSI/Mix.v
L0 1
R3
r1
!s85 0
31
R4
!s107 /home/nguyen/Documents/VLSI/Mix.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/nguyen/Documents/VLSI/Mix.v|
!i113 1
R5
R6
n@mix
vModulate
R0
!i10b 1
!s100 7zZUZa^KUgkBKW>C10;>N1
IfKUcdbfZ]4:cZK<771:1K3
R1
R2
w1578112535
8/home/nguyen/Documents/VLSI/Modulate.v
F/home/nguyen/Documents/VLSI/Modulate.v
L0 1
R3
r1
!s85 0
31
R4
!s107 /home/nguyen/Documents/VLSI/Modulate.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/nguyen/Documents/VLSI/Modulate.v|
!i113 1
R5
R6
n@modulate
vSplit
R0
!i10b 1
!s100 8@mC;LC<KZMTj=V=c5n[:3
IJ9gRlBRV@n@;?N;zK3VE13
R1
R2
w1578105691
8/home/nguyen/Documents/VLSI/Split.v
F/home/nguyen/Documents/VLSI/Split.v
L0 1
R3
r1
!s85 0
31
R4
!s107 /home/nguyen/Documents/VLSI/Split.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/nguyen/Documents/VLSI/Split.v|
!i113 1
R5
R6
n@split
vtop
R0
!i10b 1
!s100 [8@Yod7QDPQRMN@em>lOo0
Ig?bMFYVUWYW7K>M7d8PiS3
R1
R2
w1578112407
8/home/nguyen/Documents/VLSI/top.v
F/home/nguyen/Documents/VLSI/top.v
L0 1
R3
r1
!s85 0
31
R4
!s107 /home/nguyen/Documents/VLSI/top.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/nguyen/Documents/VLSI/top.v|
!i113 1
R5
R6
