# Week 0 – Tool Installation

### Tools Installed
- [Yosys](github.com/nehalchaure/rtl2gds-vlsi-tools/blob/main/week0/yosys_installation.png) ✅
- [Icarus Verilog](github.com/nehalchaure/rtl2gds-vlsi-tools/blob/main/week0/iverilog_installation.png) ✅
- [GTKWave](https://github.com/nehalchaure/rtl2gds-vlsi-tools/blob/main/week0/gtkwave_installation.png) ✅
- [Ngspice](https://github.com/nehalchaure/rtl2gds-vlsi-tools/blob/main/week0/ngspice_installation.png) ✅
- [Magic](https://github.com/nehalchaure/rtl2gds-vlsi-tools/blob/main/week0/magic_installation.png) ✅
- [OpenLANE]() + [Docker](https://github.com/nehalchaure/rtl2gds-vlsi-tools/blob/main/week0/docker_installation.png) ✅

### Snapshots
See images in [this folder](https://github.com/nehalchaure/rtl2gds-vlsi-tools/tree/main/week0) for tool installation proof.

### System Config
- Ubuntu 20.04 (VirtualBox)
- 4 CPUs, 4 GB RAM
- 50 GB storage

### Summary
# Week 0 Summary

- Installed open-source EDA tools (Yosys, Icarus Verilog, GTKWave, Ngspice, Magic, OpenLANE).
- Verified installation with snapshots (see images in repo).
- System setup: Ubuntu 20.04, 4 CPUs, 4GB RAM (VirtualBox).
- Ready to begin Verilog practice and RTL-to-GDS flow from Week 1.

All open-source EDA tools installed successfully. Environment ready for Verilog design and RTL-to-GDS flow in Week 1.

