Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Dec 11 11:20:23 2024
| Host         : eecs-digital-18 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Physopt postPlace
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.011ns  (required time - arrival time)
  Source:                 ball/ball_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            coll/dist_ball_pin_reg[5][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_cw_hdmi rise@13.468ns - clk_pixel_cw_hdmi rise@0.000ns)
  Data Path Delay:        13.296ns  (logic 8.056ns (60.590%)  route 5.240ns (39.410%))
  Logic Levels:           14  (CARRY4=9 DSP48E1=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.881ns = ( 11.587 - 13.468 ) 
    Source Clock Delay      (SCD):    -2.322ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.414ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        1.253     2.735    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.654    -5.919 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.713    -4.206    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.110 r  wizard_migcam/clkout1_buf/O
                         net (fo=1, estimated)        1.893    -2.217    wizard_hdmi/sysclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.009    -6.226 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        2.018    -4.208    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.112 r  wizard_hdmi/clkout1_buf/O
                         net (fo=67965, estimated)    1.790    -2.322    ball/clk_pixel
    SLICE_X43Y24         FDRE                                         r  ball/ball_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDRE (Prop_fdre_C_Q)         0.456    -1.866 r  ball/ball_x_reg[0]/Q
                         net (fo=73, estimated)       1.847    -0.019    ball/Q[0]
    SLICE_X74Y28         LUT2 (Prop_lut2_I0_O)        0.124     0.105 r  ball/p_40_in_i_14/O
                         net (fo=1, routed)           0.000     0.105    ball/p_40_in_i_14_n_0
    SLICE_X74Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.618 r  ball/p_40_in_i_3/CO[3]
                         net (fo=1, estimated)        0.000     0.618    ball/p_40_in_i_3_n_0
    SLICE_X74Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.735 r  ball/p_40_in_i_2/CO[3]
                         net (fo=1, estimated)        0.000     0.735    ball/p_40_in_i_2_n_0
    SLICE_X74Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.050 r  ball/p_40_in_i_1/O[3]
                         net (fo=20, estimated)       1.045     2.095    coll/p_40_in_3[11]
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[19]_P[0])
                                                      4.024     6.119 r  coll/p_40_in/P[0]
                         net (fo=3, estimated)        1.340     7.459    coll/p_40_in__1[0]
    SLICE_X77Y24         LUT2 (Prop_lut2_I0_O)        0.124     7.583 r  coll/dist_ball_pin[5][3]_i_28/O
                         net (fo=1, routed)           0.000     7.583    coll/dist_ball_pin[5][3]_i_28_n_0
    SLICE_X77Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.115 r  coll/dist_ball_pin_reg[5][3]_i_16/CO[3]
                         net (fo=1, estimated)        0.009     8.124    coll/dist_ball_pin_reg[5][3]_i_16_n_0
    SLICE_X77Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.458 r  coll/dist_ball_pin_reg[5][7]_i_16/O[1]
                         net (fo=1, estimated)        0.562     9.020    coll/p_41_out[5]
    SLICE_X73Y25         LUT6 (Prop_lut6_I5_O)        0.303     9.323 r  coll/dist_ball_pin[5][7]_i_12/O
                         net (fo=1, estimated)        0.437     9.760    coll/dist_ball_pin[5][7]_i_12_n_0
    SLICE_X76Y25         LUT5 (Prop_lut5_I4_O)        0.124     9.884 r  coll/dist_ball_pin[5][7]_i_8/O
                         net (fo=1, routed)           0.000     9.884    ball/dist_ball_pin_reg[5][7][1]
    SLICE_X76Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.417 r  ball/dist_ball_pin_reg[5][7]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    10.417    ball/dist_ball_pin_reg[5][7]_i_1_n_0
    SLICE_X76Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.534 r  ball/dist_ball_pin_reg[5][11]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    10.534    ball/dist_ball_pin_reg[5][11]_i_1_n_0
    SLICE_X76Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.651 r  ball/dist_ball_pin_reg[5][15]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    10.651    ball/dist_ball_pin_reg[5][15]_i_1_n_0
    SLICE_X76Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.974 r  ball/dist_ball_pin_reg[5][19]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.974    coll/dist_ball_pin_reg[5][19]_1[17]
    SLICE_X76Y28         FDRE                                         r  coll/dist_ball_pin_reg[5][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_cw_hdmi rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    wizard_migcam/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        1.190    16.070    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.915     8.154 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.627     9.782    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.873 r  wizard_migcam/clkout1_buf/O
                         net (fo=1, estimated)        1.766    11.639    wizard_hdmi/sysclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.774     7.864 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.917     9.782    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.873 r  wizard_hdmi/clkout1_buf/O
                         net (fo=67965, estimated)    1.714    11.587    coll/clk_pixel
    SLICE_X76Y28         FDRE                                         r  coll/dist_ball_pin_reg[5][17]/C
                         clock pessimism             -0.501    11.086    
                         clock uncertainty           -0.210    10.876    
    SLICE_X76Y28         FDRE (Setup_fdre_C_D)        0.109    10.985    coll/dist_ball_pin_reg[5][17]
  -------------------------------------------------------------------
                         required time                         10.985    
                         arrival time                         -10.974    
  -------------------------------------------------------------------
                         slack                                  0.011    




