From f0dd715141bd3f3cb6485c9304c50d31c01fc494 Mon Sep 17 00:00:00 2001
From: Haibo Chen <haibo.chen@freescale.com>
Date: Thu, 19 Mar 2015 15:37:09 +0800
Subject: [PATCH 0554/1594] MLK-10444 ARM: imx7: set usdhc3 clock rate as
 400MHz

commit 3751affe90edeb088739f57870c2403048b99e76 from
git://git.freescale.com/imx/linux-2.6-imx.git

For i.MX7D, only the usdhc3 support HS400 mode, this is because
HS400 mode need addtional pad: strobe. This pad is used for HS400
read clock reference. And only usdhc3 has this strobe pad on i.MX7D.

HS400 is in DDR mode, the clock will default divide 2 if the usdhc in
DDR mode, so that to make HS400 work at 200MHz, we need to set the
usdhc3 root clock rate at 400MHz at least.

Signed-off-by: Haibo Chen <haibo.chen@freescale.com>
---
 arch/arm/mach-imx/clk-imx7d.c |    3 +++
 1 files changed, 3 insertions(+), 0 deletions(-)

diff --git a/arch/arm/mach-imx/clk-imx7d.c b/arch/arm/mach-imx/clk-imx7d.c
index 2ca35f1..a423bcb 100644
--- a/arch/arm/mach-imx/clk-imx7d.c
+++ b/arch/arm/mach-imx/clk-imx7d.c
@@ -897,6 +897,9 @@ static void __init imx7d_clocks_init(struct device_node *ccm_node)
 	/* set lcdif pixel root clock source to get the required 33Mhz clock */
 	imx_clk_set_parent(clks[IMX7D_LCDIF_PIXEL_ROOT_SRC], clks[IMX7D_PLL_SYS_PFD5_CLK]);
 
+	/* set usdhc3 root clock to 400MHz, to support HS400 mode */
+	imx_clk_set_rate(clks[IMX7D_USDHC3_ROOT_CLK], 400000000);
+
 	for (i = 0; i < ARRAY_SIZE(clks_init_on); i++)
 		clk_prepare_enable(clks[clks_init_on[i]]);
 
-- 
1.7.5.4

