Microchip MPLAB XC8 Compiler V2.32

Linker command line:

-W-3 --edf=C:\Program Files\Microchip\xc8\v2.32\pic\dat\en_msgs.txt -cn \
  -h+dist/default/production\prueba_motores.X.production.sym \
  --cmf=dist/default/production\prueba_motores.X.production.cmf -z -Q16F887 \
  -oC:\Users\ANDYBO~1\AppData\Local\Temp\xcAs5dc.4 --defsym=__MPLAB_BUILD=1 \
  -Mdist/default/production/prueba_motores.X.production.map -E1 \
  -ver=XC8 Compiler --acfsm=1493 -ASTACK=0110h-016Fh -pstack=STACK \
  -ACODE=00h-07FFhx4 -ASTRCODE=00h-01FFFh -ASTRING=00h-0FFhx32 \
  -ACONST=00h-0FFhx32 -AENTRY=00h-0FFhx32 -ACOMMON=070h-07Fh \
  -ABANK0=020h-06Fh -ABANK1=0A0h-0EFh -ABANK2=0110h-016Fh \
  -ABANK3=0190h-01EFh -ARAM=020h-06Fh,0A0h-0EFh,0110h-016Fh,0190h-01EFh \
  -AABS1=020h-07Fh,0A0h-0EFh,0110h-016Fh,0190h-01EFh -ASFR0=00h-01Fh \
  -ASFR1=080h-09Fh -ASFR2=0100h-010Fh -ASFR3=0180h-018Fh \
  -ACONFIG=02007h-02008h -DCONFIG=2 -AIDLOC=02000h-02003h -DIDLOC=2 \
  -AEEDATA=00h-0FFh/02100h -peeprom_data=EEDATA -DEEDATA=2 -DCODE=2 \
  -DSTRCODE=2 -DSTRING=2 -DCONST=2 -DENTRY=2 \
  -preset_vec=00h,intentry=04h,init,end_init -ppowerup=CODE -pcinit=CODE \
  -pfunctab=ENTRY -k C:\Users\ANDYBO~1\AppData\Local\Temp\xcAs5dc.o \
  dist/default/production\prueba_motores.X.production.o 

Object code version is 3.11

Machine type is 16F887



                Name                               Link     Load   Length Selector   Space Scale
C:\Users\ANDYBO~1\AppData\Local\Temp\xcAs5dc.o
                end_init                              E        E        3        8       0
                reset_vec                             0        0        3        0       0
                config                             2007     2007        2        0       4
dist/default/production\prueba_motores.X.production.o
                cinit                                11       11        8        8       0
                intentry                              4        4        A        8       0
                config                             2007     2007        2        0       4
                text3                                19       19       55        8       0
                text2                                6E       6E       37        8       0
                text1                                A5       A5       2A        8       0
                maintext                             CF       CF       24        8       0
                cstackCOMMON                         70       70        9       70       1
                bssCOMMON                            79       79        4       70       1

TOTAL           Name                               Link     Load   Length     Space
        CLASS   STACK          

        CLASS   CODE           
                end_init                              E        E        3         0
                cinit                                11       11        8         0
                intentry                              4        4        A         0
                reset_vec                             0        0        3         0
                text3                                19       19       55         0
                text2                                6E       6E       37         0
                text1                                A5       A5       2A         0
                maintext                             CF       CF       24         0

        CLASS   STRCODE        

        CLASS   STRING         

        CLASS   CONST          

        CLASS   ENTRY          

        CLASS   COMMON         
                cstackCOMMON                         70       70        9         1
                bssCOMMON                            79       79        4         1

        CLASS   BANK0          

        CLASS   BANK1          

        CLASS   BANK2          

        CLASS   BANK3          

        CLASS   RAM            

        CLASS   ABS1           
                abs_s1                               7E       7E        2         1

        CLASS   SFR0           

        CLASS   SFR1           

        CLASS   SFR2           

        CLASS   SFR3           

        CLASS   CONFIG         
                config                             2007     2007        2         4

        CLASS   IDLOC          

        CLASS   EEDATA         



SEGMENTS        Name                           Load    Length   Top    Selector   Space  Class     Delta

                reset_vec                      000000  000003  000003         0       0  CODE        2
                intentry                       000004  0000EF  0000F3         8       0  CODE        2
                cstackCOMMON                   000070  00000D  00007D        70       1  COMMON      1


UNUSED ADDRESS RANGES

        Name                Unused          Largest block    Delta
        BANK0            0020-006F             50           1
        BANK1            00A0-00EF             50           1
        BANK2            0110-016F             60           1
        BANK3            0190-01EF             60           1
        CODE             0003-0003              1           2
                         00F3-1FFF            800
        COMMON           007D-007D              1           1
        CONST            0003-0003              1           2
                         00F3-1FFF            100
        EEDATA           2100-21FF            100           2
        ENTRY            0003-0003              1           2
                         00F3-1FFF            100
        IDLOC            2000-2003              4           2
        RAM              0020-006F             50           1
                         00A0-00EF             50
                         0110-016F             60
                         0190-01EF             60
        SFR0             0000-001F             20           1
        SFR1             0080-009F             20           1
        SFR2             0100-010F             10           1
        SFR3             0180-018F             10           1
        STACK            0110-016F             60           1
        STRCODE          0003-0003              1           2
                         00F3-1FFF           1F0D
        STRING           0003-0003              1           2
                         00F3-1FFF            100

                                  Symbol Table

_ADCON0bits              (abs)        001F
_ADCON1bits              (abs)        009F
_ANSEL                   (abs)        0188
_ANSELH                  (abs)        0189
_INTCONbits              (abs)        000B
_IOCBbits                (abs)        0096
_OPTION_REGbits          (abs)        0081
_OSCCONbits              (abs)        008F
_PORTB                   (abs)        0006
_PORTBbits               (abs)        0006
_PORTD                   (abs)        0008
_PORTE                   (abs)        0009
_PORTEbits               (abs)        0009
_T0IF                    (abs)        005A
_TMR0                    (abs)        0001
_TRISBbits               (abs)        0086
_TRISD                   (abs)        0088
_TRISEbits               (abs)        0089
_WPUBbits                (abs)        0095
__Habs1                  abs1         0000
__Hbank0                 bank0        0000
__Hbank1                 bank1        0000
__Hbank2                 bank2        0000
__Hbank3                 bank3        0000
__HbssCOMMON             bssCOMMON    0000
__Hcinit                 cinit        0019
__Hclrtext               clrtext      0000
__Hcode                  code         0000
__Hcommon                common       0000
__Hconfig                config       2009
__HcstackCOMMON          cstackCOMMON 0000
__Heeprom_data           eeprom_data  0000
__Hend_init              end_init     0011
__Hfunctab               functab      0000
__Hinit                  init         000E
__Hintentry              intentry     000E
__Hmaintext              maintext     0000
__Hpowerup               powerup      0000
__Hram                   ram          0000
__Hreset_vec             reset_vec    0003
__Hsfr0                  sfr0         0000
__Hsfr1                  sfr1         0000
__Hsfr2                  sfr2         0000
__Hsfr3                  sfr3         0000
__Hspace_0               (abs)        00F3
__Hspace_1               (abs)        007D
__Hspace_2               (abs)        0000
__Hspace_3               (abs)        0000
__Hspace_4               (abs)        4010
__Hstack                 stack        0000
__Hstrings               strings      0000
__Htext                  text         0000
__Labs1                  abs1         0000
__Lbank0                 bank0        0000
__Lbank1                 bank1        0000
__Lbank2                 bank2        0000
__Lbank3                 bank3        0000
__LbssCOMMON             bssCOMMON    0000
__Lcinit                 cinit        0011
__Lclrtext               clrtext      0000
__Lcode                  code         0000
__Lcommon                common       0000
__Lconfig                config       0000
__LcstackCOMMON          cstackCOMMON 0000
__Leeprom_data           eeprom_data  0000
__Lend_init              end_init     000E
__Lfunctab               functab      0000
__Linit                  init         000E
__Lintentry              intentry     0004
__Lmaintext              maintext     0000
__Lpowerup               powerup      0000
__Lram                   ram          0000
__Lreset_vec             reset_vec    0000
__Lsfr0                  sfr0         0000
__Lsfr1                  sfr1         0000
__Lsfr2                  sfr2         0000
__Lsfr3                  sfr3         0000
__Lspace_0               (abs)        0000
__Lspace_1               (abs)        0000
__Lspace_2               (abs)        0000
__Lspace_3               (abs)        0000
__Lspace_4               (abs)        0000
__Lstack                 stack        0000
__Lstrings               strings      0000
__Ltext                  text         0000
__S0                     (abs)        00F3
__S1                     (abs)        007D
__S2                     (abs)        0000
__S3                     (abs)        0000
___int_sp                stack        0000
___latbits               (abs)        0002
___sp                    stack        0000
___stackhi               (abs)        0000
___stacklo               (abs)        0000
__end_of__initialization cinit        0015
__end_of_isr             text3        006E
__end_of_main            maintext     00F3
__end_of_osc_config      text2        00A5
__end_of_setup           text1        00CF
__initialization         cinit        0011
__pbssCOMMON             bssCOMMON    0079
__pcstackCOMMON          cstackCOMMON 0070
__pintentry              intentry     0004
__pmaintext              maintext     00CF
__ptext1                 text1        00A5
__ptext2                 text2        006E
__ptext3                 text3        0019
__size_of_isr            (abs)        0000
__size_of_main           (abs)        0000
__size_of_osc_config     (abs)        0000
__size_of_setup          (abs)        0000
_antirrebote             bssCOMMON    007A
_botonazos               bssCOMMON    0079
_isr                     text3        0019
_main                    maintext     00CF
_osc_config              text2        006E
_setup                   text1        00A5
btemp                    (abs)        007E
end_of_initialization    cinit        0015
interrupt_function       intentry     0004
intlevel0                functab      0000
intlevel1                functab      0000
intlevel2                functab      0000
intlevel3                functab      0000
intlevel4                functab      0000
intlevel5                functab      0000
osc_config@freq          cstackCOMMON 0077
reset_vec                reset_vec    0000
saved_w                  (abs)        007E
start                    init         000E
start_initialization     cinit        0011
wtemp0                   (abs)        007E


MODULE INFORMATION

Module		Function		Class		Link	Load	Size
C:/Users/Andy Bonilla/Documents/GitHub/ED2/pruebaMaster/prueba_motores.X/Osc_config.c
		_osc_config    		CODE           	006E	0000	55

C:/Users/Andy Bonilla/Documents/GitHub/ED2/pruebaMaster/prueba_motores.X/Osc_config.c estimated size: 55

C:/Users/Andy Bonilla/Documents/GitHub/ED2/pruebaMaster/prueba_motores.X/mainPruebaMotores.c
		_main          		CODE           	00CF	0000	36
		_isr           		CODE           	0019	0000	85
		_setup         		CODE           	00A5	0000	42

C:/Users/Andy Bonilla/Documents/GitHub/ED2/pruebaMaster/prueba_motores.X/mainPruebaMotores.c estimated size: 163

shared
		__initialization		CODE           	0011	0000	4

shared estimated size: 4

