/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* Rx */
#define Rx__0__INTTYPE CYREG_PICU2_INTTYPE6
#define Rx__0__MASK 0x40u
#define Rx__0__PC CYREG_PRT2_PC6
#define Rx__0__PORT 2u
#define Rx__0__SHIFT 6u
#define Rx__AG CYREG_PRT2_AG
#define Rx__AMUX CYREG_PRT2_AMUX
#define Rx__BIE CYREG_PRT2_BIE
#define Rx__BIT_MASK CYREG_PRT2_BIT_MASK
#define Rx__BYP CYREG_PRT2_BYP
#define Rx__CTL CYREG_PRT2_CTL
#define Rx__DM0 CYREG_PRT2_DM0
#define Rx__DM1 CYREG_PRT2_DM1
#define Rx__DM2 CYREG_PRT2_DM2
#define Rx__DR CYREG_PRT2_DR
#define Rx__INP_DIS CYREG_PRT2_INP_DIS
#define Rx__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Rx__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Rx__LCD_EN CYREG_PRT2_LCD_EN
#define Rx__MASK 0x40u
#define Rx__PORT 2u
#define Rx__PRT CYREG_PRT2_PRT
#define Rx__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Rx__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Rx__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Rx__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Rx__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Rx__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Rx__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Rx__PS CYREG_PRT2_PS
#define Rx__SHIFT 6u
#define Rx__SLW CYREG_PRT2_SLW

/* Tx */
#define Tx__0__INTTYPE CYREG_PICU12_INTTYPE6
#define Tx__0__MASK 0x40u
#define Tx__0__PC CYREG_PRT12_PC6
#define Tx__0__PORT 12u
#define Tx__0__SHIFT 6u
#define Tx__AG CYREG_PRT12_AG
#define Tx__BIE CYREG_PRT12_BIE
#define Tx__BIT_MASK CYREG_PRT12_BIT_MASK
#define Tx__BYP CYREG_PRT12_BYP
#define Tx__DM0 CYREG_PRT12_DM0
#define Tx__DM1 CYREG_PRT12_DM1
#define Tx__DM2 CYREG_PRT12_DM2
#define Tx__DR CYREG_PRT12_DR
#define Tx__INP_DIS CYREG_PRT12_INP_DIS
#define Tx__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Tx__MASK 0x40u
#define Tx__PORT 12u
#define Tx__PRT CYREG_PRT12_PRT
#define Tx__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Tx__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Tx__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Tx__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Tx__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Tx__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Tx__PS CYREG_PRT12_PS
#define Tx__SHIFT 6u
#define Tx__SIO_CFG CYREG_PRT12_SIO_CFG
#define Tx__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Tx__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Tx__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Tx__SLW CYREG_PRT12_SLW

/* UART */
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB10_11_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB10_11_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB10_11_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB10_11_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB10_CTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB10_ST_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB10_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB10_ST_CTL
#define UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB10_MSK
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB10_11_ST
#define UART_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB10_MSK
#define UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB10_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB10_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB10_ST
#define UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB12_13_A0
#define UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB12_13_A1
#define UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB12_13_D0
#define UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB12_13_D1
#define UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB12_13_F0
#define UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB12_13_F1
#define UART_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB12_A0_A1
#define UART_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB12_A0
#define UART_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB12_A1
#define UART_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB12_D0_D1
#define UART_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB12_D0
#define UART_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB12_D1
#define UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define UART_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB12_F0_F1
#define UART_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB12_F0
#define UART_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB12_F1
#define UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define UART_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB11_12_ST
#define UART_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_BUART_sRX_RxSts__3__POS 3
#define UART_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_BUART_sRX_RxSts__4__POS 4
#define UART_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_BUART_sRX_RxSts__5__POS 5
#define UART_BUART_sRX_RxSts__MASK 0x38u
#define UART_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB11_MSK
#define UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define UART_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB11_ST
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB09_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB09_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB09_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB09_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB09_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB09_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define UART_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define UART_BUART_sTX_TxShifter_u0__A0_REG CYREG_B1_UDB09_A0
#define UART_BUART_sTX_TxShifter_u0__A1_REG CYREG_B1_UDB09_A1
#define UART_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define UART_BUART_sTX_TxShifter_u0__D0_REG CYREG_B1_UDB09_D0
#define UART_BUART_sTX_TxShifter_u0__D1_REG CYREG_B1_UDB09_D1
#define UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define UART_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define UART_BUART_sTX_TxShifter_u0__F0_REG CYREG_B1_UDB09_F0
#define UART_BUART_sTX_TxShifter_u0__F1_REG CYREG_B1_UDB09_F1
#define UART_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_BUART_sTX_TxSts__0__POS 0
#define UART_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_BUART_sTX_TxSts__1__POS 1
#define UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define UART_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B1_UDB09_10_ST
#define UART_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_BUART_sTX_TxSts__2__POS 2
#define UART_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_BUART_sTX_TxSts__3__POS 3
#define UART_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_BUART_sTX_TxSts__MASK_REG CYREG_B1_UDB09_MSK
#define UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define UART_BUART_sTX_TxSts__STATUS_REG CYREG_B1_UDB09_ST
#define UART_IntClock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define UART_IntClock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define UART_IntClock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define UART_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_IntClock__INDEX 0x00u
#define UART_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_IntClock__PM_ACT_MSK 0x01u
#define UART_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_IntClock__PM_STBY_MSK 0x01u
#define UART_RXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UART_RXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UART_RXInternalInterrupt__INTC_MASK 0x01u
#define UART_RXInternalInterrupt__INTC_NUMBER 0u
#define UART_RXInternalInterrupt__INTC_PRIOR_NUM 7u
#define UART_RXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define UART_RXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UART_RXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define UART_TXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UART_TXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UART_TXInternalInterrupt__INTC_MASK 0x02u
#define UART_TXInternalInterrupt__INTC_NUMBER 1u
#define UART_TXInternalInterrupt__INTC_PRIOR_NUM 7u
#define UART_TXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define UART_TXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UART_TXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Pin_A */
#define Pin_A__0__INTTYPE CYREG_PICU0_INTTYPE0
#define Pin_A__0__MASK 0x01u
#define Pin_A__0__PC CYREG_PRT0_PC0
#define Pin_A__0__PORT 0u
#define Pin_A__0__SHIFT 0u
#define Pin_A__AG CYREG_PRT0_AG
#define Pin_A__AMUX CYREG_PRT0_AMUX
#define Pin_A__BIE CYREG_PRT0_BIE
#define Pin_A__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin_A__BYP CYREG_PRT0_BYP
#define Pin_A__CTL CYREG_PRT0_CTL
#define Pin_A__DM0 CYREG_PRT0_DM0
#define Pin_A__DM1 CYREG_PRT0_DM1
#define Pin_A__DM2 CYREG_PRT0_DM2
#define Pin_A__DR CYREG_PRT0_DR
#define Pin_A__INP_DIS CYREG_PRT0_INP_DIS
#define Pin_A__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Pin_A__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin_A__LCD_EN CYREG_PRT0_LCD_EN
#define Pin_A__MASK 0x01u
#define Pin_A__PORT 0u
#define Pin_A__PRT CYREG_PRT0_PRT
#define Pin_A__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin_A__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin_A__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin_A__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin_A__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin_A__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin_A__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin_A__PS CYREG_PRT0_PS
#define Pin_A__SHIFT 0u
#define Pin_A__SLW CYREG_PRT0_SLW

/* Pin_X */
#define Pin_X__0__INTTYPE CYREG_PICU0_INTTYPE3
#define Pin_X__0__MASK 0x08u
#define Pin_X__0__PC CYREG_PRT0_PC3
#define Pin_X__0__PORT 0u
#define Pin_X__0__SHIFT 3u
#define Pin_X__AG CYREG_PRT0_AG
#define Pin_X__AMUX CYREG_PRT0_AMUX
#define Pin_X__BIE CYREG_PRT0_BIE
#define Pin_X__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin_X__BYP CYREG_PRT0_BYP
#define Pin_X__CTL CYREG_PRT0_CTL
#define Pin_X__DM0 CYREG_PRT0_DM0
#define Pin_X__DM1 CYREG_PRT0_DM1
#define Pin_X__DM2 CYREG_PRT0_DM2
#define Pin_X__DR CYREG_PRT0_DR
#define Pin_X__INP_DIS CYREG_PRT0_INP_DIS
#define Pin_X__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Pin_X__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin_X__LCD_EN CYREG_PRT0_LCD_EN
#define Pin_X__MASK 0x08u
#define Pin_X__PORT 0u
#define Pin_X__PRT CYREG_PRT0_PRT
#define Pin_X__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin_X__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin_X__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin_X__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin_X__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin_X__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin_X__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin_X__PS CYREG_PRT0_PS
#define Pin_X__SHIFT 3u
#define Pin_X__SLW CYREG_PRT0_SLW

/* Pin_Y */
#define Pin_Y__0__INTTYPE CYREG_PICU0_INTTYPE2
#define Pin_Y__0__MASK 0x04u
#define Pin_Y__0__PC CYREG_PRT0_PC2
#define Pin_Y__0__PORT 0u
#define Pin_Y__0__SHIFT 2u
#define Pin_Y__AG CYREG_PRT0_AG
#define Pin_Y__AMUX CYREG_PRT0_AMUX
#define Pin_Y__BIE CYREG_PRT0_BIE
#define Pin_Y__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin_Y__BYP CYREG_PRT0_BYP
#define Pin_Y__CTL CYREG_PRT0_CTL
#define Pin_Y__DM0 CYREG_PRT0_DM0
#define Pin_Y__DM1 CYREG_PRT0_DM1
#define Pin_Y__DM2 CYREG_PRT0_DM2
#define Pin_Y__DR CYREG_PRT0_DR
#define Pin_Y__INP_DIS CYREG_PRT0_INP_DIS
#define Pin_Y__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Pin_Y__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin_Y__LCD_EN CYREG_PRT0_LCD_EN
#define Pin_Y__MASK 0x04u
#define Pin_Y__PORT 0u
#define Pin_Y__PRT CYREG_PRT0_PRT
#define Pin_Y__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin_Y__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin_Y__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin_Y__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin_Y__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin_Y__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin_Y__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin_Y__PS CYREG_PRT0_PS
#define Pin_Y__SHIFT 2u
#define Pin_Y__SLW CYREG_PRT0_SLW

/* Pin_Z */
#define Pin_Z__0__INTTYPE CYREG_PICU0_INTTYPE1
#define Pin_Z__0__MASK 0x02u
#define Pin_Z__0__PC CYREG_PRT0_PC1
#define Pin_Z__0__PORT 0u
#define Pin_Z__0__SHIFT 1u
#define Pin_Z__AG CYREG_PRT0_AG
#define Pin_Z__AMUX CYREG_PRT0_AMUX
#define Pin_Z__BIE CYREG_PRT0_BIE
#define Pin_Z__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin_Z__BYP CYREG_PRT0_BYP
#define Pin_Z__CTL CYREG_PRT0_CTL
#define Pin_Z__DM0 CYREG_PRT0_DM0
#define Pin_Z__DM1 CYREG_PRT0_DM1
#define Pin_Z__DM2 CYREG_PRT0_DM2
#define Pin_Z__DR CYREG_PRT0_DR
#define Pin_Z__INP_DIS CYREG_PRT0_INP_DIS
#define Pin_Z__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Pin_Z__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin_Z__LCD_EN CYREG_PRT0_LCD_EN
#define Pin_Z__MASK 0x02u
#define Pin_Z__PORT 0u
#define Pin_Z__PRT CYREG_PRT0_PRT
#define Pin_Z__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin_Z__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin_Z__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin_Z__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin_Z__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin_Z__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin_Z__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin_Z__PS CYREG_PRT0_PS
#define Pin_Z__SHIFT 1u
#define Pin_Z__SLW CYREG_PRT0_SLW

/* TX_EN */
#define TX_EN__0__INTTYPE CYREG_PICU2_INTTYPE7
#define TX_EN__0__MASK 0x80u
#define TX_EN__0__PC CYREG_PRT2_PC7
#define TX_EN__0__PORT 2u
#define TX_EN__0__SHIFT 7u
#define TX_EN__AG CYREG_PRT2_AG
#define TX_EN__AMUX CYREG_PRT2_AMUX
#define TX_EN__BIE CYREG_PRT2_BIE
#define TX_EN__BIT_MASK CYREG_PRT2_BIT_MASK
#define TX_EN__BYP CYREG_PRT2_BYP
#define TX_EN__CTL CYREG_PRT2_CTL
#define TX_EN__DM0 CYREG_PRT2_DM0
#define TX_EN__DM1 CYREG_PRT2_DM1
#define TX_EN__DM2 CYREG_PRT2_DM2
#define TX_EN__DR CYREG_PRT2_DR
#define TX_EN__INP_DIS CYREG_PRT2_INP_DIS
#define TX_EN__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define TX_EN__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define TX_EN__LCD_EN CYREG_PRT2_LCD_EN
#define TX_EN__MASK 0x80u
#define TX_EN__PORT 2u
#define TX_EN__PRT CYREG_PRT2_PRT
#define TX_EN__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define TX_EN__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define TX_EN__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define TX_EN__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define TX_EN__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define TX_EN__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define TX_EN__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define TX_EN__PS CYREG_PRT2_PS
#define TX_EN__SHIFT 7u
#define TX_EN__SLW CYREG_PRT2_SLW

/* Pin_X1 */
#define Pin_X1__0__INTTYPE CYREG_PICU3_INTTYPE2
#define Pin_X1__0__MASK 0x04u
#define Pin_X1__0__PC CYREG_PRT3_PC2
#define Pin_X1__0__PORT 3u
#define Pin_X1__0__SHIFT 2u
#define Pin_X1__AG CYREG_PRT3_AG
#define Pin_X1__AMUX CYREG_PRT3_AMUX
#define Pin_X1__BIE CYREG_PRT3_BIE
#define Pin_X1__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_X1__BYP CYREG_PRT3_BYP
#define Pin_X1__CTL CYREG_PRT3_CTL
#define Pin_X1__DM0 CYREG_PRT3_DM0
#define Pin_X1__DM1 CYREG_PRT3_DM1
#define Pin_X1__DM2 CYREG_PRT3_DM2
#define Pin_X1__DR CYREG_PRT3_DR
#define Pin_X1__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_X1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Pin_X1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_X1__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_X1__MASK 0x04u
#define Pin_X1__PORT 3u
#define Pin_X1__PRT CYREG_PRT3_PRT
#define Pin_X1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_X1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_X1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_X1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_X1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_X1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_X1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_X1__PS CYREG_PRT3_PS
#define Pin_X1__SHIFT 2u
#define Pin_X1__SLW CYREG_PRT3_SLW

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x01u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x02u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x02u

/* Pin_LED */
#define Pin_LED__0__INTTYPE CYREG_PICU3_INTTYPE3
#define Pin_LED__0__MASK 0x08u
#define Pin_LED__0__PC CYREG_PRT3_PC3
#define Pin_LED__0__PORT 3u
#define Pin_LED__0__SHIFT 3u
#define Pin_LED__AG CYREG_PRT3_AG
#define Pin_LED__AMUX CYREG_PRT3_AMUX
#define Pin_LED__BIE CYREG_PRT3_BIE
#define Pin_LED__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_LED__BYP CYREG_PRT3_BYP
#define Pin_LED__CTL CYREG_PRT3_CTL
#define Pin_LED__DM0 CYREG_PRT3_DM0
#define Pin_LED__DM1 CYREG_PRT3_DM1
#define Pin_LED__DM2 CYREG_PRT3_DM2
#define Pin_LED__DR CYREG_PRT3_DR
#define Pin_LED__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_LED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Pin_LED__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_LED__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_LED__MASK 0x08u
#define Pin_LED__PORT 3u
#define Pin_LED__PRT CYREG_PRT3_PRT
#define Pin_LED__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_LED__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_LED__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_LED__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_LED__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_LED__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_LED__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_LED__PS CYREG_PRT3_PS
#define Pin_LED__SHIFT 3u
#define Pin_LED__SLW CYREG_PRT3_SLW

/* Pin_SW1 */
#define Pin_SW1__0__INTTYPE CYREG_PICU2_INTTYPE3
#define Pin_SW1__0__MASK 0x08u
#define Pin_SW1__0__PC CYREG_PRT2_PC3
#define Pin_SW1__0__PORT 2u
#define Pin_SW1__0__SHIFT 3u
#define Pin_SW1__AG CYREG_PRT2_AG
#define Pin_SW1__AMUX CYREG_PRT2_AMUX
#define Pin_SW1__BIE CYREG_PRT2_BIE
#define Pin_SW1__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_SW1__BYP CYREG_PRT2_BYP
#define Pin_SW1__CTL CYREG_PRT2_CTL
#define Pin_SW1__DM0 CYREG_PRT2_DM0
#define Pin_SW1__DM1 CYREG_PRT2_DM1
#define Pin_SW1__DM2 CYREG_PRT2_DM2
#define Pin_SW1__DR CYREG_PRT2_DR
#define Pin_SW1__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_SW1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Pin_SW1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_SW1__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_SW1__MASK 0x08u
#define Pin_SW1__PORT 2u
#define Pin_SW1__PRT CYREG_PRT2_PRT
#define Pin_SW1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_SW1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_SW1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_SW1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_SW1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_SW1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_SW1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_SW1__PS CYREG_PRT2_PS
#define Pin_SW1__SHIFT 3u
#define Pin_SW1__SLW CYREG_PRT2_SLW

/* Pin_SW2 */
#define Pin_SW2__0__INTTYPE CYREG_PICU2_INTTYPE2
#define Pin_SW2__0__MASK 0x04u
#define Pin_SW2__0__PC CYREG_PRT2_PC2
#define Pin_SW2__0__PORT 2u
#define Pin_SW2__0__SHIFT 2u
#define Pin_SW2__AG CYREG_PRT2_AG
#define Pin_SW2__AMUX CYREG_PRT2_AMUX
#define Pin_SW2__BIE CYREG_PRT2_BIE
#define Pin_SW2__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_SW2__BYP CYREG_PRT2_BYP
#define Pin_SW2__CTL CYREG_PRT2_CTL
#define Pin_SW2__DM0 CYREG_PRT2_DM0
#define Pin_SW2__DM1 CYREG_PRT2_DM1
#define Pin_SW2__DM2 CYREG_PRT2_DM2
#define Pin_SW2__DR CYREG_PRT2_DR
#define Pin_SW2__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_SW2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Pin_SW2__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_SW2__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_SW2__MASK 0x04u
#define Pin_SW2__PORT 2u
#define Pin_SW2__PRT CYREG_PRT2_PRT
#define Pin_SW2__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_SW2__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_SW2__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_SW2__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_SW2__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_SW2__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_SW2__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_SW2__PS CYREG_PRT2_PS
#define Pin_SW2__SHIFT 2u
#define Pin_SW2__SLW CYREG_PRT2_SLW

/* Pin_TP5 */
#define Pin_TP5__0__INTTYPE CYREG_PICU2_INTTYPE1
#define Pin_TP5__0__MASK 0x02u
#define Pin_TP5__0__PC CYREG_PRT2_PC1
#define Pin_TP5__0__PORT 2u
#define Pin_TP5__0__SHIFT 1u
#define Pin_TP5__AG CYREG_PRT2_AG
#define Pin_TP5__AMUX CYREG_PRT2_AMUX
#define Pin_TP5__BIE CYREG_PRT2_BIE
#define Pin_TP5__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_TP5__BYP CYREG_PRT2_BYP
#define Pin_TP5__CTL CYREG_PRT2_CTL
#define Pin_TP5__DM0 CYREG_PRT2_DM0
#define Pin_TP5__DM1 CYREG_PRT2_DM1
#define Pin_TP5__DM2 CYREG_PRT2_DM2
#define Pin_TP5__DR CYREG_PRT2_DR
#define Pin_TP5__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_TP5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Pin_TP5__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_TP5__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_TP5__MASK 0x02u
#define Pin_TP5__PORT 2u
#define Pin_TP5__PRT CYREG_PRT2_PRT
#define Pin_TP5__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_TP5__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_TP5__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_TP5__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_TP5__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_TP5__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_TP5__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_TP5__PS CYREG_PRT2_PS
#define Pin_TP5__SHIFT 1u
#define Pin_TP5__SLW CYREG_PRT2_SLW

/* Pin_TP6 */
#define Pin_TP6__0__INTTYPE CYREG_PICU2_INTTYPE0
#define Pin_TP6__0__MASK 0x01u
#define Pin_TP6__0__PC CYREG_PRT2_PC0
#define Pin_TP6__0__PORT 2u
#define Pin_TP6__0__SHIFT 0u
#define Pin_TP6__AG CYREG_PRT2_AG
#define Pin_TP6__AMUX CYREG_PRT2_AMUX
#define Pin_TP6__BIE CYREG_PRT2_BIE
#define Pin_TP6__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_TP6__BYP CYREG_PRT2_BYP
#define Pin_TP6__CTL CYREG_PRT2_CTL
#define Pin_TP6__DM0 CYREG_PRT2_DM0
#define Pin_TP6__DM1 CYREG_PRT2_DM1
#define Pin_TP6__DM2 CYREG_PRT2_DM2
#define Pin_TP6__DR CYREG_PRT2_DR
#define Pin_TP6__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_TP6__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Pin_TP6__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_TP6__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_TP6__MASK 0x01u
#define Pin_TP6__PORT 2u
#define Pin_TP6__PRT CYREG_PRT2_PRT
#define Pin_TP6__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_TP6__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_TP6__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_TP6__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_TP6__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_TP6__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_TP6__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_TP6__PS CYREG_PRT2_PS
#define Pin_TP6__SHIFT 0u
#define Pin_TP6__SLW CYREG_PRT2_SLW

/* Pin_TP7 */
#define Pin_TP7__0__INTTYPE CYREG_PICU0_INTTYPE7
#define Pin_TP7__0__MASK 0x80u
#define Pin_TP7__0__PC CYREG_PRT0_PC7
#define Pin_TP7__0__PORT 0u
#define Pin_TP7__0__SHIFT 7u
#define Pin_TP7__AG CYREG_PRT0_AG
#define Pin_TP7__AMUX CYREG_PRT0_AMUX
#define Pin_TP7__BIE CYREG_PRT0_BIE
#define Pin_TP7__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin_TP7__BYP CYREG_PRT0_BYP
#define Pin_TP7__CTL CYREG_PRT0_CTL
#define Pin_TP7__DM0 CYREG_PRT0_DM0
#define Pin_TP7__DM1 CYREG_PRT0_DM1
#define Pin_TP7__DM2 CYREG_PRT0_DM2
#define Pin_TP7__DR CYREG_PRT0_DR
#define Pin_TP7__INP_DIS CYREG_PRT0_INP_DIS
#define Pin_TP7__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Pin_TP7__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin_TP7__LCD_EN CYREG_PRT0_LCD_EN
#define Pin_TP7__MASK 0x80u
#define Pin_TP7__PORT 0u
#define Pin_TP7__PRT CYREG_PRT0_PRT
#define Pin_TP7__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin_TP7__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin_TP7__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin_TP7__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin_TP7__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin_TP7__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin_TP7__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin_TP7__PS CYREG_PRT0_PS
#define Pin_TP7__SHIFT 7u
#define Pin_TP7__SLW CYREG_PRT0_SLW

/* Pin_X10 */
#define Pin_X10__0__INTTYPE CYREG_PICU3_INTTYPE1
#define Pin_X10__0__MASK 0x02u
#define Pin_X10__0__PC CYREG_PRT3_PC1
#define Pin_X10__0__PORT 3u
#define Pin_X10__0__SHIFT 1u
#define Pin_X10__AG CYREG_PRT3_AG
#define Pin_X10__AMUX CYREG_PRT3_AMUX
#define Pin_X10__BIE CYREG_PRT3_BIE
#define Pin_X10__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_X10__BYP CYREG_PRT3_BYP
#define Pin_X10__CTL CYREG_PRT3_CTL
#define Pin_X10__DM0 CYREG_PRT3_DM0
#define Pin_X10__DM1 CYREG_PRT3_DM1
#define Pin_X10__DM2 CYREG_PRT3_DM2
#define Pin_X10__DR CYREG_PRT3_DR
#define Pin_X10__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_X10__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Pin_X10__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_X10__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_X10__MASK 0x02u
#define Pin_X10__PORT 3u
#define Pin_X10__PRT CYREG_PRT3_PRT
#define Pin_X10__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_X10__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_X10__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_X10__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_X10__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_X10__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_X10__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_X10__PS CYREG_PRT3_PS
#define Pin_X10__SHIFT 1u
#define Pin_X10__SLW CYREG_PRT3_SLW

/* USBUART */
#define USBUART_arb_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_arb_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_arb_int__INTC_MASK 0x400000u
#define USBUART_arb_int__INTC_NUMBER 22u
#define USBUART_arb_int__INTC_PRIOR_NUM 7u
#define USBUART_arb_int__INTC_PRIOR_REG CYREG_NVIC_PRI_22
#define USBUART_arb_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_arb_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_bus_reset__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_bus_reset__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_bus_reset__INTC_MASK 0x800000u
#define USBUART_bus_reset__INTC_NUMBER 23u
#define USBUART_bus_reset__INTC_PRIOR_NUM 7u
#define USBUART_bus_reset__INTC_PRIOR_REG CYREG_NVIC_PRI_23
#define USBUART_bus_reset__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_bus_reset__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_Dm__0__INTTYPE CYREG_PICU15_INTTYPE7
#define USBUART_Dm__0__MASK 0x80u
#define USBUART_Dm__0__PC CYREG_IO_PC_PRT15_7_6_PC1
#define USBUART_Dm__0__PORT 15u
#define USBUART_Dm__0__SHIFT 7u
#define USBUART_Dm__AG CYREG_PRT15_AG
#define USBUART_Dm__AMUX CYREG_PRT15_AMUX
#define USBUART_Dm__BIE CYREG_PRT15_BIE
#define USBUART_Dm__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBUART_Dm__BYP CYREG_PRT15_BYP
#define USBUART_Dm__CTL CYREG_PRT15_CTL
#define USBUART_Dm__DM0 CYREG_PRT15_DM0
#define USBUART_Dm__DM1 CYREG_PRT15_DM1
#define USBUART_Dm__DM2 CYREG_PRT15_DM2
#define USBUART_Dm__DR CYREG_PRT15_DR
#define USBUART_Dm__INP_DIS CYREG_PRT15_INP_DIS
#define USBUART_Dm__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USBUART_Dm__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBUART_Dm__LCD_EN CYREG_PRT15_LCD_EN
#define USBUART_Dm__MASK 0x80u
#define USBUART_Dm__PORT 15u
#define USBUART_Dm__PRT CYREG_PRT15_PRT
#define USBUART_Dm__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBUART_Dm__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBUART_Dm__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBUART_Dm__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBUART_Dm__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBUART_Dm__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBUART_Dm__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBUART_Dm__PS CYREG_PRT15_PS
#define USBUART_Dm__SHIFT 7u
#define USBUART_Dm__SLW CYREG_PRT15_SLW
#define USBUART_Dp__0__INTTYPE CYREG_PICU15_INTTYPE6
#define USBUART_Dp__0__MASK 0x40u
#define USBUART_Dp__0__PC CYREG_IO_PC_PRT15_7_6_PC0
#define USBUART_Dp__0__PORT 15u
#define USBUART_Dp__0__SHIFT 6u
#define USBUART_Dp__AG CYREG_PRT15_AG
#define USBUART_Dp__AMUX CYREG_PRT15_AMUX
#define USBUART_Dp__BIE CYREG_PRT15_BIE
#define USBUART_Dp__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBUART_Dp__BYP CYREG_PRT15_BYP
#define USBUART_Dp__CTL CYREG_PRT15_CTL
#define USBUART_Dp__DM0 CYREG_PRT15_DM0
#define USBUART_Dp__DM1 CYREG_PRT15_DM1
#define USBUART_Dp__DM2 CYREG_PRT15_DM2
#define USBUART_Dp__DR CYREG_PRT15_DR
#define USBUART_Dp__INP_DIS CYREG_PRT15_INP_DIS
#define USBUART_Dp__INTSTAT CYREG_PICU15_INTSTAT
#define USBUART_Dp__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USBUART_Dp__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBUART_Dp__LCD_EN CYREG_PRT15_LCD_EN
#define USBUART_Dp__MASK 0x40u
#define USBUART_Dp__PORT 15u
#define USBUART_Dp__PRT CYREG_PRT15_PRT
#define USBUART_Dp__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBUART_Dp__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBUART_Dp__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBUART_Dp__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBUART_Dp__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBUART_Dp__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBUART_Dp__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBUART_Dp__PS CYREG_PRT15_PS
#define USBUART_Dp__SHIFT 6u
#define USBUART_Dp__SLW CYREG_PRT15_SLW
#define USBUART_Dp__SNAP CYREG_PICU_15_SNAP_15
#define USBUART_dp_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_dp_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_dp_int__INTC_MASK 0x1000u
#define USBUART_dp_int__INTC_NUMBER 12u
#define USBUART_dp_int__INTC_PRIOR_NUM 7u
#define USBUART_dp_int__INTC_PRIOR_REG CYREG_NVIC_PRI_12
#define USBUART_dp_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_dp_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_ep_0__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ep_0__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ep_0__INTC_MASK 0x1000000u
#define USBUART_ep_0__INTC_NUMBER 24u
#define USBUART_ep_0__INTC_PRIOR_NUM 7u
#define USBUART_ep_0__INTC_PRIOR_REG CYREG_NVIC_PRI_24
#define USBUART_ep_0__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ep_0__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_ep_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ep_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ep_1__INTC_MASK 0x04u
#define USBUART_ep_1__INTC_NUMBER 2u
#define USBUART_ep_1__INTC_PRIOR_NUM 7u
#define USBUART_ep_1__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define USBUART_ep_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ep_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_ep_2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ep_2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ep_2__INTC_MASK 0x08u
#define USBUART_ep_2__INTC_NUMBER 3u
#define USBUART_ep_2__INTC_PRIOR_NUM 7u
#define USBUART_ep_2__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define USBUART_ep_2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ep_2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_ep_3__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ep_3__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ep_3__INTC_MASK 0x10u
#define USBUART_ep_3__INTC_NUMBER 4u
#define USBUART_ep_3__INTC_PRIOR_NUM 7u
#define USBUART_ep_3__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define USBUART_ep_3__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ep_3__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_sof_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_sof_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_sof_int__INTC_MASK 0x200000u
#define USBUART_sof_int__INTC_NUMBER 21u
#define USBUART_sof_int__INTC_PRIOR_NUM 7u
#define USBUART_sof_int__INTC_PRIOR_REG CYREG_NVIC_PRI_21
#define USBUART_sof_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_sof_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_USB__ARB_CFG CYREG_USB_ARB_CFG
#define USBUART_USB__ARB_EP1_CFG CYREG_USB_ARB_EP1_CFG
#define USBUART_USB__ARB_EP1_INT_EN CYREG_USB_ARB_EP1_INT_EN
#define USBUART_USB__ARB_EP1_SR CYREG_USB_ARB_EP1_SR
#define USBUART_USB__ARB_EP2_CFG CYREG_USB_ARB_EP2_CFG
#define USBUART_USB__ARB_EP2_INT_EN CYREG_USB_ARB_EP2_INT_EN
#define USBUART_USB__ARB_EP2_SR CYREG_USB_ARB_EP2_SR
#define USBUART_USB__ARB_EP3_CFG CYREG_USB_ARB_EP3_CFG
#define USBUART_USB__ARB_EP3_INT_EN CYREG_USB_ARB_EP3_INT_EN
#define USBUART_USB__ARB_EP3_SR CYREG_USB_ARB_EP3_SR
#define USBUART_USB__ARB_EP4_CFG CYREG_USB_ARB_EP4_CFG
#define USBUART_USB__ARB_EP4_INT_EN CYREG_USB_ARB_EP4_INT_EN
#define USBUART_USB__ARB_EP4_SR CYREG_USB_ARB_EP4_SR
#define USBUART_USB__ARB_EP5_CFG CYREG_USB_ARB_EP5_CFG
#define USBUART_USB__ARB_EP5_INT_EN CYREG_USB_ARB_EP5_INT_EN
#define USBUART_USB__ARB_EP5_SR CYREG_USB_ARB_EP5_SR
#define USBUART_USB__ARB_EP6_CFG CYREG_USB_ARB_EP6_CFG
#define USBUART_USB__ARB_EP6_INT_EN CYREG_USB_ARB_EP6_INT_EN
#define USBUART_USB__ARB_EP6_SR CYREG_USB_ARB_EP6_SR
#define USBUART_USB__ARB_EP7_CFG CYREG_USB_ARB_EP7_CFG
#define USBUART_USB__ARB_EP7_INT_EN CYREG_USB_ARB_EP7_INT_EN
#define USBUART_USB__ARB_EP7_SR CYREG_USB_ARB_EP7_SR
#define USBUART_USB__ARB_EP8_CFG CYREG_USB_ARB_EP8_CFG
#define USBUART_USB__ARB_EP8_INT_EN CYREG_USB_ARB_EP8_INT_EN
#define USBUART_USB__ARB_EP8_SR CYREG_USB_ARB_EP8_SR
#define USBUART_USB__ARB_INT_EN CYREG_USB_ARB_INT_EN
#define USBUART_USB__ARB_INT_SR CYREG_USB_ARB_INT_SR
#define USBUART_USB__ARB_RW1_DR CYREG_USB_ARB_RW1_DR
#define USBUART_USB__ARB_RW1_RA CYREG_USB_ARB_RW1_RA
#define USBUART_USB__ARB_RW1_RA_MSB CYREG_USB_ARB_RW1_RA_MSB
#define USBUART_USB__ARB_RW1_WA CYREG_USB_ARB_RW1_WA
#define USBUART_USB__ARB_RW1_WA_MSB CYREG_USB_ARB_RW1_WA_MSB
#define USBUART_USB__ARB_RW2_DR CYREG_USB_ARB_RW2_DR
#define USBUART_USB__ARB_RW2_RA CYREG_USB_ARB_RW2_RA
#define USBUART_USB__ARB_RW2_RA_MSB CYREG_USB_ARB_RW2_RA_MSB
#define USBUART_USB__ARB_RW2_WA CYREG_USB_ARB_RW2_WA
#define USBUART_USB__ARB_RW2_WA_MSB CYREG_USB_ARB_RW2_WA_MSB
#define USBUART_USB__ARB_RW3_DR CYREG_USB_ARB_RW3_DR
#define USBUART_USB__ARB_RW3_RA CYREG_USB_ARB_RW3_RA
#define USBUART_USB__ARB_RW3_RA_MSB CYREG_USB_ARB_RW3_RA_MSB
#define USBUART_USB__ARB_RW3_WA CYREG_USB_ARB_RW3_WA
#define USBUART_USB__ARB_RW3_WA_MSB CYREG_USB_ARB_RW3_WA_MSB
#define USBUART_USB__ARB_RW4_DR CYREG_USB_ARB_RW4_DR
#define USBUART_USB__ARB_RW4_RA CYREG_USB_ARB_RW4_RA
#define USBUART_USB__ARB_RW4_RA_MSB CYREG_USB_ARB_RW4_RA_MSB
#define USBUART_USB__ARB_RW4_WA CYREG_USB_ARB_RW4_WA
#define USBUART_USB__ARB_RW4_WA_MSB CYREG_USB_ARB_RW4_WA_MSB
#define USBUART_USB__ARB_RW5_DR CYREG_USB_ARB_RW5_DR
#define USBUART_USB__ARB_RW5_RA CYREG_USB_ARB_RW5_RA
#define USBUART_USB__ARB_RW5_RA_MSB CYREG_USB_ARB_RW5_RA_MSB
#define USBUART_USB__ARB_RW5_WA CYREG_USB_ARB_RW5_WA
#define USBUART_USB__ARB_RW5_WA_MSB CYREG_USB_ARB_RW5_WA_MSB
#define USBUART_USB__ARB_RW6_DR CYREG_USB_ARB_RW6_DR
#define USBUART_USB__ARB_RW6_RA CYREG_USB_ARB_RW6_RA
#define USBUART_USB__ARB_RW6_RA_MSB CYREG_USB_ARB_RW6_RA_MSB
#define USBUART_USB__ARB_RW6_WA CYREG_USB_ARB_RW6_WA
#define USBUART_USB__ARB_RW6_WA_MSB CYREG_USB_ARB_RW6_WA_MSB
#define USBUART_USB__ARB_RW7_DR CYREG_USB_ARB_RW7_DR
#define USBUART_USB__ARB_RW7_RA CYREG_USB_ARB_RW7_RA
#define USBUART_USB__ARB_RW7_RA_MSB CYREG_USB_ARB_RW7_RA_MSB
#define USBUART_USB__ARB_RW7_WA CYREG_USB_ARB_RW7_WA
#define USBUART_USB__ARB_RW7_WA_MSB CYREG_USB_ARB_RW7_WA_MSB
#define USBUART_USB__ARB_RW8_DR CYREG_USB_ARB_RW8_DR
#define USBUART_USB__ARB_RW8_RA CYREG_USB_ARB_RW8_RA
#define USBUART_USB__ARB_RW8_RA_MSB CYREG_USB_ARB_RW8_RA_MSB
#define USBUART_USB__ARB_RW8_WA CYREG_USB_ARB_RW8_WA
#define USBUART_USB__ARB_RW8_WA_MSB CYREG_USB_ARB_RW8_WA_MSB
#define USBUART_USB__BUF_SIZE CYREG_USB_BUF_SIZE
#define USBUART_USB__BUS_RST_CNT CYREG_USB_BUS_RST_CNT
#define USBUART_USB__CR0 CYREG_USB_CR0
#define USBUART_USB__CR1 CYREG_USB_CR1
#define USBUART_USB__CWA CYREG_USB_CWA
#define USBUART_USB__CWA_MSB CYREG_USB_CWA_MSB
#define USBUART_USB__DMA_THRES CYREG_USB_DMA_THRES
#define USBUART_USB__DMA_THRES_MSB CYREG_USB_DMA_THRES_MSB
#define USBUART_USB__DYN_RECONFIG CYREG_USB_DYN_RECONFIG
#define USBUART_USB__EP_ACTIVE CYREG_USB_EP_ACTIVE
#define USBUART_USB__EP_TYPE CYREG_USB_EP_TYPE
#define USBUART_USB__EP0_CNT CYREG_USB_EP0_CNT
#define USBUART_USB__EP0_CR CYREG_USB_EP0_CR
#define USBUART_USB__EP0_DR0 CYREG_USB_EP0_DR0
#define USBUART_USB__EP0_DR1 CYREG_USB_EP0_DR1
#define USBUART_USB__EP0_DR2 CYREG_USB_EP0_DR2
#define USBUART_USB__EP0_DR3 CYREG_USB_EP0_DR3
#define USBUART_USB__EP0_DR4 CYREG_USB_EP0_DR4
#define USBUART_USB__EP0_DR5 CYREG_USB_EP0_DR5
#define USBUART_USB__EP0_DR6 CYREG_USB_EP0_DR6
#define USBUART_USB__EP0_DR7 CYREG_USB_EP0_DR7
#define USBUART_USB__MEM_DATA CYREG_USB_MEM_DATA_MBASE
#define USBUART_USB__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define USBUART_USB__PM_ACT_MSK 0x01u
#define USBUART_USB__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define USBUART_USB__PM_STBY_MSK 0x01u
#define USBUART_USB__SIE_EP_INT_EN CYREG_USB_SIE_EP_INT_EN
#define USBUART_USB__SIE_EP_INT_SR CYREG_USB_SIE_EP_INT_SR
#define USBUART_USB__SIE_EP1_CNT0 CYREG_USB_SIE_EP1_CNT0
#define USBUART_USB__SIE_EP1_CNT1 CYREG_USB_SIE_EP1_CNT1
#define USBUART_USB__SIE_EP1_CR0 CYREG_USB_SIE_EP1_CR0
#define USBUART_USB__SIE_EP2_CNT0 CYREG_USB_SIE_EP2_CNT0
#define USBUART_USB__SIE_EP2_CNT1 CYREG_USB_SIE_EP2_CNT1
#define USBUART_USB__SIE_EP2_CR0 CYREG_USB_SIE_EP2_CR0
#define USBUART_USB__SIE_EP3_CNT0 CYREG_USB_SIE_EP3_CNT0
#define USBUART_USB__SIE_EP3_CNT1 CYREG_USB_SIE_EP3_CNT1
#define USBUART_USB__SIE_EP3_CR0 CYREG_USB_SIE_EP3_CR0
#define USBUART_USB__SIE_EP4_CNT0 CYREG_USB_SIE_EP4_CNT0
#define USBUART_USB__SIE_EP4_CNT1 CYREG_USB_SIE_EP4_CNT1
#define USBUART_USB__SIE_EP4_CR0 CYREG_USB_SIE_EP4_CR0
#define USBUART_USB__SIE_EP5_CNT0 CYREG_USB_SIE_EP5_CNT0
#define USBUART_USB__SIE_EP5_CNT1 CYREG_USB_SIE_EP5_CNT1
#define USBUART_USB__SIE_EP5_CR0 CYREG_USB_SIE_EP5_CR0
#define USBUART_USB__SIE_EP6_CNT0 CYREG_USB_SIE_EP6_CNT0
#define USBUART_USB__SIE_EP6_CNT1 CYREG_USB_SIE_EP6_CNT1
#define USBUART_USB__SIE_EP6_CR0 CYREG_USB_SIE_EP6_CR0
#define USBUART_USB__SIE_EP7_CNT0 CYREG_USB_SIE_EP7_CNT0
#define USBUART_USB__SIE_EP7_CNT1 CYREG_USB_SIE_EP7_CNT1
#define USBUART_USB__SIE_EP7_CR0 CYREG_USB_SIE_EP7_CR0
#define USBUART_USB__SIE_EP8_CNT0 CYREG_USB_SIE_EP8_CNT0
#define USBUART_USB__SIE_EP8_CNT1 CYREG_USB_SIE_EP8_CNT1
#define USBUART_USB__SIE_EP8_CR0 CYREG_USB_SIE_EP8_CR0
#define USBUART_USB__SOF0 CYREG_USB_SOF0
#define USBUART_USB__SOF1 CYREG_USB_SOF1
#define USBUART_USB__USB_CLK_EN CYREG_USB_USB_CLK_EN
#define USBUART_USB__USBIO_CR0 CYREG_USB_USBIO_CR0
#define USBUART_USB__USBIO_CR1 CYREG_USB_USBIO_CR1

/* Pin_X100 */
#define Pin_X100__0__INTTYPE CYREG_PICU3_INTTYPE0
#define Pin_X100__0__MASK 0x01u
#define Pin_X100__0__PC CYREG_PRT3_PC0
#define Pin_X100__0__PORT 3u
#define Pin_X100__0__SHIFT 0u
#define Pin_X100__AG CYREG_PRT3_AG
#define Pin_X100__AMUX CYREG_PRT3_AMUX
#define Pin_X100__BIE CYREG_PRT3_BIE
#define Pin_X100__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_X100__BYP CYREG_PRT3_BYP
#define Pin_X100__CTL CYREG_PRT3_CTL
#define Pin_X100__DM0 CYREG_PRT3_DM0
#define Pin_X100__DM1 CYREG_PRT3_DM1
#define Pin_X100__DM2 CYREG_PRT3_DM2
#define Pin_X100__DR CYREG_PRT3_DR
#define Pin_X100__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_X100__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Pin_X100__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_X100__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_X100__MASK 0x01u
#define Pin_X100__PORT 3u
#define Pin_X100__PRT CYREG_PRT3_PRT
#define Pin_X100__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_X100__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_X100__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_X100__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_X100__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_X100__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_X100__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_X100__PS CYREG_PRT3_PS
#define Pin_X100__SHIFT 0u
#define Pin_X100__SLW CYREG_PRT3_SLW

/* Pin_EN_SW */
#define Pin_EN_SW__0__INTTYPE CYREG_PICU0_INTTYPE4
#define Pin_EN_SW__0__MASK 0x10u
#define Pin_EN_SW__0__PC CYREG_PRT0_PC4
#define Pin_EN_SW__0__PORT 0u
#define Pin_EN_SW__0__SHIFT 4u
#define Pin_EN_SW__AG CYREG_PRT0_AG
#define Pin_EN_SW__AMUX CYREG_PRT0_AMUX
#define Pin_EN_SW__BIE CYREG_PRT0_BIE
#define Pin_EN_SW__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin_EN_SW__BYP CYREG_PRT0_BYP
#define Pin_EN_SW__CTL CYREG_PRT0_CTL
#define Pin_EN_SW__DM0 CYREG_PRT0_DM0
#define Pin_EN_SW__DM1 CYREG_PRT0_DM1
#define Pin_EN_SW__DM2 CYREG_PRT0_DM2
#define Pin_EN_SW__DR CYREG_PRT0_DR
#define Pin_EN_SW__INP_DIS CYREG_PRT0_INP_DIS
#define Pin_EN_SW__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Pin_EN_SW__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin_EN_SW__LCD_EN CYREG_PRT0_LCD_EN
#define Pin_EN_SW__MASK 0x10u
#define Pin_EN_SW__PORT 0u
#define Pin_EN_SW__PRT CYREG_PRT0_PRT
#define Pin_EN_SW__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin_EN_SW__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin_EN_SW__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin_EN_SW__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin_EN_SW__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin_EN_SW__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin_EN_SW__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin_EN_SW__PS CYREG_PRT0_PS
#define Pin_EN_SW__SHIFT 4u
#define Pin_EN_SW__SLW CYREG_PRT0_SLW

/* Pin_ESTOP */
#define Pin_ESTOP__0__INTTYPE CYREG_PICU3_INTTYPE7
#define Pin_ESTOP__0__MASK 0x80u
#define Pin_ESTOP__0__PC CYREG_PRT3_PC7
#define Pin_ESTOP__0__PORT 3u
#define Pin_ESTOP__0__SHIFT 7u
#define Pin_ESTOP__AG CYREG_PRT3_AG
#define Pin_ESTOP__AMUX CYREG_PRT3_AMUX
#define Pin_ESTOP__BIE CYREG_PRT3_BIE
#define Pin_ESTOP__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_ESTOP__BYP CYREG_PRT3_BYP
#define Pin_ESTOP__CTL CYREG_PRT3_CTL
#define Pin_ESTOP__DM0 CYREG_PRT3_DM0
#define Pin_ESTOP__DM1 CYREG_PRT3_DM1
#define Pin_ESTOP__DM2 CYREG_PRT3_DM2
#define Pin_ESTOP__DR CYREG_PRT3_DR
#define Pin_ESTOP__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_ESTOP__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Pin_ESTOP__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_ESTOP__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_ESTOP__MASK 0x80u
#define Pin_ESTOP__PORT 3u
#define Pin_ESTOP__PRT CYREG_PRT3_PRT
#define Pin_ESTOP__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_ESTOP__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_ESTOP__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_ESTOP__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_ESTOP__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_ESTOP__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_ESTOP__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_ESTOP__PS CYREG_PRT3_PS
#define Pin_ESTOP__SHIFT 7u
#define Pin_ESTOP__SLW CYREG_PRT3_SLW

/* Pin_MPG_An */
#define Pin_MPG_An__0__INTTYPE CYREG_PICU1_INTTYPE3
#define Pin_MPG_An__0__MASK 0x08u
#define Pin_MPG_An__0__PC CYREG_PRT1_PC3
#define Pin_MPG_An__0__PORT 1u
#define Pin_MPG_An__0__SHIFT 3u
#define Pin_MPG_An__AG CYREG_PRT1_AG
#define Pin_MPG_An__AMUX CYREG_PRT1_AMUX
#define Pin_MPG_An__BIE CYREG_PRT1_BIE
#define Pin_MPG_An__BIT_MASK CYREG_PRT1_BIT_MASK
#define Pin_MPG_An__BYP CYREG_PRT1_BYP
#define Pin_MPG_An__CTL CYREG_PRT1_CTL
#define Pin_MPG_An__DM0 CYREG_PRT1_DM0
#define Pin_MPG_An__DM1 CYREG_PRT1_DM1
#define Pin_MPG_An__DM2 CYREG_PRT1_DM2
#define Pin_MPG_An__DR CYREG_PRT1_DR
#define Pin_MPG_An__INP_DIS CYREG_PRT1_INP_DIS
#define Pin_MPG_An__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Pin_MPG_An__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Pin_MPG_An__LCD_EN CYREG_PRT1_LCD_EN
#define Pin_MPG_An__MASK 0x08u
#define Pin_MPG_An__PORT 1u
#define Pin_MPG_An__PRT CYREG_PRT1_PRT
#define Pin_MPG_An__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Pin_MPG_An__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Pin_MPG_An__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Pin_MPG_An__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Pin_MPG_An__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Pin_MPG_An__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Pin_MPG_An__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Pin_MPG_An__PS CYREG_PRT1_PS
#define Pin_MPG_An__SHIFT 3u
#define Pin_MPG_An__SLW CYREG_PRT1_SLW

/* Pin_MPG_Ap */
#define Pin_MPG_Ap__0__INTTYPE CYREG_PICU1_INTTYPE2
#define Pin_MPG_Ap__0__MASK 0x04u
#define Pin_MPG_Ap__0__PC CYREG_PRT1_PC2
#define Pin_MPG_Ap__0__PORT 1u
#define Pin_MPG_Ap__0__SHIFT 2u
#define Pin_MPG_Ap__AG CYREG_PRT1_AG
#define Pin_MPG_Ap__AMUX CYREG_PRT1_AMUX
#define Pin_MPG_Ap__BIE CYREG_PRT1_BIE
#define Pin_MPG_Ap__BIT_MASK CYREG_PRT1_BIT_MASK
#define Pin_MPG_Ap__BYP CYREG_PRT1_BYP
#define Pin_MPG_Ap__CTL CYREG_PRT1_CTL
#define Pin_MPG_Ap__DM0 CYREG_PRT1_DM0
#define Pin_MPG_Ap__DM1 CYREG_PRT1_DM1
#define Pin_MPG_Ap__DM2 CYREG_PRT1_DM2
#define Pin_MPG_Ap__DR CYREG_PRT1_DR
#define Pin_MPG_Ap__INP_DIS CYREG_PRT1_INP_DIS
#define Pin_MPG_Ap__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Pin_MPG_Ap__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Pin_MPG_Ap__LCD_EN CYREG_PRT1_LCD_EN
#define Pin_MPG_Ap__MASK 0x04u
#define Pin_MPG_Ap__PORT 1u
#define Pin_MPG_Ap__PRT CYREG_PRT1_PRT
#define Pin_MPG_Ap__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Pin_MPG_Ap__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Pin_MPG_Ap__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Pin_MPG_Ap__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Pin_MPG_Ap__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Pin_MPG_Ap__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Pin_MPG_Ap__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Pin_MPG_Ap__PS CYREG_PRT1_PS
#define Pin_MPG_Ap__SHIFT 2u
#define Pin_MPG_Ap__SLW CYREG_PRT1_SLW

/* Pin_MPG_Bn */
#define Pin_MPG_Bn__0__INTTYPE CYREG_PICU1_INTTYPE5
#define Pin_MPG_Bn__0__MASK 0x20u
#define Pin_MPG_Bn__0__PC CYREG_PRT1_PC5
#define Pin_MPG_Bn__0__PORT 1u
#define Pin_MPG_Bn__0__SHIFT 5u
#define Pin_MPG_Bn__AG CYREG_PRT1_AG
#define Pin_MPG_Bn__AMUX CYREG_PRT1_AMUX
#define Pin_MPG_Bn__BIE CYREG_PRT1_BIE
#define Pin_MPG_Bn__BIT_MASK CYREG_PRT1_BIT_MASK
#define Pin_MPG_Bn__BYP CYREG_PRT1_BYP
#define Pin_MPG_Bn__CTL CYREG_PRT1_CTL
#define Pin_MPG_Bn__DM0 CYREG_PRT1_DM0
#define Pin_MPG_Bn__DM1 CYREG_PRT1_DM1
#define Pin_MPG_Bn__DM2 CYREG_PRT1_DM2
#define Pin_MPG_Bn__DR CYREG_PRT1_DR
#define Pin_MPG_Bn__INP_DIS CYREG_PRT1_INP_DIS
#define Pin_MPG_Bn__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Pin_MPG_Bn__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Pin_MPG_Bn__LCD_EN CYREG_PRT1_LCD_EN
#define Pin_MPG_Bn__MASK 0x20u
#define Pin_MPG_Bn__PORT 1u
#define Pin_MPG_Bn__PRT CYREG_PRT1_PRT
#define Pin_MPG_Bn__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Pin_MPG_Bn__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Pin_MPG_Bn__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Pin_MPG_Bn__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Pin_MPG_Bn__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Pin_MPG_Bn__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Pin_MPG_Bn__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Pin_MPG_Bn__PS CYREG_PRT1_PS
#define Pin_MPG_Bn__SHIFT 5u
#define Pin_MPG_Bn__SLW CYREG_PRT1_SLW

/* Pin_MPG_Bp */
#define Pin_MPG_Bp__0__INTTYPE CYREG_PICU1_INTTYPE4
#define Pin_MPG_Bp__0__MASK 0x10u
#define Pin_MPG_Bp__0__PC CYREG_PRT1_PC4
#define Pin_MPG_Bp__0__PORT 1u
#define Pin_MPG_Bp__0__SHIFT 4u
#define Pin_MPG_Bp__AG CYREG_PRT1_AG
#define Pin_MPG_Bp__AMUX CYREG_PRT1_AMUX
#define Pin_MPG_Bp__BIE CYREG_PRT1_BIE
#define Pin_MPG_Bp__BIT_MASK CYREG_PRT1_BIT_MASK
#define Pin_MPG_Bp__BYP CYREG_PRT1_BYP
#define Pin_MPG_Bp__CTL CYREG_PRT1_CTL
#define Pin_MPG_Bp__DM0 CYREG_PRT1_DM0
#define Pin_MPG_Bp__DM1 CYREG_PRT1_DM1
#define Pin_MPG_Bp__DM2 CYREG_PRT1_DM2
#define Pin_MPG_Bp__DR CYREG_PRT1_DR
#define Pin_MPG_Bp__INP_DIS CYREG_PRT1_INP_DIS
#define Pin_MPG_Bp__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Pin_MPG_Bp__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Pin_MPG_Bp__LCD_EN CYREG_PRT1_LCD_EN
#define Pin_MPG_Bp__MASK 0x10u
#define Pin_MPG_Bp__PORT 1u
#define Pin_MPG_Bp__PRT CYREG_PRT1_PRT
#define Pin_MPG_Bp__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Pin_MPG_Bp__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Pin_MPG_Bp__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Pin_MPG_Bp__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Pin_MPG_Bp__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Pin_MPG_Bp__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Pin_MPG_Bp__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Pin_MPG_Bp__PS CYREG_PRT1_PS
#define Pin_MPG_Bp__SHIFT 4u
#define Pin_MPG_Bp__SLW CYREG_PRT1_SLW

/* isr_Loc_Dec */
#define isr_Loc_Dec__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_Loc_Dec__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_Loc_Dec__INTC_MASK 0x20u
#define isr_Loc_Dec__INTC_NUMBER 5u
#define isr_Loc_Dec__INTC_PRIOR_NUM 7u
#define isr_Loc_Dec__INTC_PRIOR_REG CYREG_NVIC_PRI_5
#define isr_Loc_Dec__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_Loc_Dec__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_Loc_Inc */
#define isr_Loc_Inc__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_Loc_Inc__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_Loc_Inc__INTC_MASK 0x40u
#define isr_Loc_Inc__INTC_NUMBER 6u
#define isr_Loc_Inc__INTC_PRIOR_NUM 7u
#define isr_Loc_Inc__INTC_PRIOR_REG CYREG_NVIC_PRI_6
#define isr_Loc_Inc__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_Loc_Inc__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_Rem_Dec */
#define isr_Rem_Dec__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_Rem_Dec__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_Rem_Dec__INTC_MASK 0x80u
#define isr_Rem_Dec__INTC_NUMBER 7u
#define isr_Rem_Dec__INTC_PRIOR_NUM 7u
#define isr_Rem_Dec__INTC_PRIOR_REG CYREG_NVIC_PRI_7
#define isr_Rem_Dec__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_Rem_Dec__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_Rem_Inc */
#define isr_Rem_Inc__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_Rem_Inc__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_Rem_Inc__INTC_MASK 0x100u
#define isr_Rem_Inc__INTC_NUMBER 8u
#define isr_Rem_Inc__INTC_PRIOR_NUM 7u
#define isr_Rem_Inc__INTC_PRIOR_REG CYREG_NVIC_PRI_8
#define isr_Rem_Inc__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_Rem_Inc__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Pin_LocMPG_A */
#define Pin_LocMPG_A__0__INTTYPE CYREG_PICU2_INTTYPE5
#define Pin_LocMPG_A__0__MASK 0x20u
#define Pin_LocMPG_A__0__PC CYREG_PRT2_PC5
#define Pin_LocMPG_A__0__PORT 2u
#define Pin_LocMPG_A__0__SHIFT 5u
#define Pin_LocMPG_A__AG CYREG_PRT2_AG
#define Pin_LocMPG_A__AMUX CYREG_PRT2_AMUX
#define Pin_LocMPG_A__BIE CYREG_PRT2_BIE
#define Pin_LocMPG_A__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_LocMPG_A__BYP CYREG_PRT2_BYP
#define Pin_LocMPG_A__CTL CYREG_PRT2_CTL
#define Pin_LocMPG_A__DM0 CYREG_PRT2_DM0
#define Pin_LocMPG_A__DM1 CYREG_PRT2_DM1
#define Pin_LocMPG_A__DM2 CYREG_PRT2_DM2
#define Pin_LocMPG_A__DR CYREG_PRT2_DR
#define Pin_LocMPG_A__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_LocMPG_A__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Pin_LocMPG_A__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_LocMPG_A__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_LocMPG_A__MASK 0x20u
#define Pin_LocMPG_A__PORT 2u
#define Pin_LocMPG_A__PRT CYREG_PRT2_PRT
#define Pin_LocMPG_A__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_LocMPG_A__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_LocMPG_A__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_LocMPG_A__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_LocMPG_A__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_LocMPG_A__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_LocMPG_A__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_LocMPG_A__PS CYREG_PRT2_PS
#define Pin_LocMPG_A__SHIFT 5u
#define Pin_LocMPG_A__SLW CYREG_PRT2_SLW

/* Pin_LocMPG_B */
#define Pin_LocMPG_B__0__INTTYPE CYREG_PICU2_INTTYPE4
#define Pin_LocMPG_B__0__MASK 0x10u
#define Pin_LocMPG_B__0__PC CYREG_PRT2_PC4
#define Pin_LocMPG_B__0__PORT 2u
#define Pin_LocMPG_B__0__SHIFT 4u
#define Pin_LocMPG_B__AG CYREG_PRT2_AG
#define Pin_LocMPG_B__AMUX CYREG_PRT2_AMUX
#define Pin_LocMPG_B__BIE CYREG_PRT2_BIE
#define Pin_LocMPG_B__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_LocMPG_B__BYP CYREG_PRT2_BYP
#define Pin_LocMPG_B__CTL CYREG_PRT2_CTL
#define Pin_LocMPG_B__DM0 CYREG_PRT2_DM0
#define Pin_LocMPG_B__DM1 CYREG_PRT2_DM1
#define Pin_LocMPG_B__DM2 CYREG_PRT2_DM2
#define Pin_LocMPG_B__DR CYREG_PRT2_DR
#define Pin_LocMPG_B__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_LocMPG_B__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Pin_LocMPG_B__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_LocMPG_B__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_LocMPG_B__MASK 0x10u
#define Pin_LocMPG_B__PORT 2u
#define Pin_LocMPG_B__PRT CYREG_PRT2_PRT
#define Pin_LocMPG_B__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_LocMPG_B__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_LocMPG_B__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_LocMPG_B__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_LocMPG_B__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_LocMPG_B__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_LocMPG_B__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_LocMPG_B__PS CYREG_PRT2_PS
#define Pin_LocMPG_B__SHIFT 4u
#define Pin_LocMPG_B__SLW CYREG_PRT2_SLW

/* Pin_RemMPG_Ap */
#define Pin_RemMPG_Ap__0__INTTYPE CYREG_PICU0_INTTYPE6
#define Pin_RemMPG_Ap__0__MASK 0x40u
#define Pin_RemMPG_Ap__0__PC CYREG_PRT0_PC6
#define Pin_RemMPG_Ap__0__PORT 0u
#define Pin_RemMPG_Ap__0__SHIFT 6u
#define Pin_RemMPG_Ap__AG CYREG_PRT0_AG
#define Pin_RemMPG_Ap__AMUX CYREG_PRT0_AMUX
#define Pin_RemMPG_Ap__BIE CYREG_PRT0_BIE
#define Pin_RemMPG_Ap__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin_RemMPG_Ap__BYP CYREG_PRT0_BYP
#define Pin_RemMPG_Ap__CTL CYREG_PRT0_CTL
#define Pin_RemMPG_Ap__DM0 CYREG_PRT0_DM0
#define Pin_RemMPG_Ap__DM1 CYREG_PRT0_DM1
#define Pin_RemMPG_Ap__DM2 CYREG_PRT0_DM2
#define Pin_RemMPG_Ap__DR CYREG_PRT0_DR
#define Pin_RemMPG_Ap__INP_DIS CYREG_PRT0_INP_DIS
#define Pin_RemMPG_Ap__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Pin_RemMPG_Ap__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin_RemMPG_Ap__LCD_EN CYREG_PRT0_LCD_EN
#define Pin_RemMPG_Ap__MASK 0x40u
#define Pin_RemMPG_Ap__PORT 0u
#define Pin_RemMPG_Ap__PRT CYREG_PRT0_PRT
#define Pin_RemMPG_Ap__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin_RemMPG_Ap__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin_RemMPG_Ap__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin_RemMPG_Ap__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin_RemMPG_Ap__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin_RemMPG_Ap__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin_RemMPG_Ap__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin_RemMPG_Ap__PS CYREG_PRT0_PS
#define Pin_RemMPG_Ap__SHIFT 6u
#define Pin_RemMPG_Ap__SLW CYREG_PRT0_SLW

/* Pin_RemMPG_Bp */
#define Pin_RemMPG_Bp__0__INTTYPE CYREG_PICU0_INTTYPE5
#define Pin_RemMPG_Bp__0__MASK 0x20u
#define Pin_RemMPG_Bp__0__PC CYREG_PRT0_PC5
#define Pin_RemMPG_Bp__0__PORT 0u
#define Pin_RemMPG_Bp__0__SHIFT 5u
#define Pin_RemMPG_Bp__AG CYREG_PRT0_AG
#define Pin_RemMPG_Bp__AMUX CYREG_PRT0_AMUX
#define Pin_RemMPG_Bp__BIE CYREG_PRT0_BIE
#define Pin_RemMPG_Bp__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin_RemMPG_Bp__BYP CYREG_PRT0_BYP
#define Pin_RemMPG_Bp__CTL CYREG_PRT0_CTL
#define Pin_RemMPG_Bp__DM0 CYREG_PRT0_DM0
#define Pin_RemMPG_Bp__DM1 CYREG_PRT0_DM1
#define Pin_RemMPG_Bp__DM2 CYREG_PRT0_DM2
#define Pin_RemMPG_Bp__DR CYREG_PRT0_DR
#define Pin_RemMPG_Bp__INP_DIS CYREG_PRT0_INP_DIS
#define Pin_RemMPG_Bp__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Pin_RemMPG_Bp__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin_RemMPG_Bp__LCD_EN CYREG_PRT0_LCD_EN
#define Pin_RemMPG_Bp__MASK 0x20u
#define Pin_RemMPG_Bp__PORT 0u
#define Pin_RemMPG_Bp__PRT CYREG_PRT0_PRT
#define Pin_RemMPG_Bp__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin_RemMPG_Bp__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin_RemMPG_Bp__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin_RemMPG_Bp__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin_RemMPG_Bp__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin_RemMPG_Bp__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin_RemMPG_Bp__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin_RemMPG_Bp__PS CYREG_PRT0_PS
#define Pin_RemMPG_Bp__SHIFT 5u
#define Pin_RemMPG_Bp__SLW CYREG_PRT0_SLW

/* Control_Reg_MPG */
#define Control_Reg_MPG_Sync_ctrl_reg__0__MASK 0x01u
#define Control_Reg_MPG_Sync_ctrl_reg__0__POS 0
#define Control_Reg_MPG_Sync_ctrl_reg__1__MASK 0x02u
#define Control_Reg_MPG_Sync_ctrl_reg__1__POS 1
#define Control_Reg_MPG_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define Control_Reg_MPG_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define Control_Reg_MPG_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB09_10_CTL
#define Control_Reg_MPG_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define Control_Reg_MPG_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB09_10_CTL
#define Control_Reg_MPG_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB09_10_MSK
#define Control_Reg_MPG_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define Control_Reg_MPG_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB09_10_MSK
#define Control_Reg_MPG_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define Control_Reg_MPG_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define Control_Reg_MPG_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB09_CTL
#define Control_Reg_MPG_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB09_ST_CTL
#define Control_Reg_MPG_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB09_CTL
#define Control_Reg_MPG_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB09_ST_CTL
#define Control_Reg_MPG_Sync_ctrl_reg__MASK 0x03u
#define Control_Reg_MPG_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define Control_Reg_MPG_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define Control_Reg_MPG_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB09_MSK

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "MPG_PSoC"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 21u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E126069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 21u
#define CYDEV_CHIP_MEMBER_4D 16u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 22u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 20u
#define CYDEV_CHIP_MEMBER_4I 26u
#define CYDEV_CHIP_MEMBER_4J 17u
#define CYDEV_CHIP_MEMBER_4K 18u
#define CYDEV_CHIP_MEMBER_4L 25u
#define CYDEV_CHIP_MEMBER_4M 24u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 23u
#define CYDEV_CHIP_MEMBER_4Q 14u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 19u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 15u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 27u
#define CYDEV_CHIP_MEMBER_FM3 31u
#define CYDEV_CHIP_MEMBER_FM4 32u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 28u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 30u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x000001E3u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 2
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP 
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
