INFO: [VRFC 10-163] Analyzing VHDL file "H:/EGRE426/lab3/lab3.srcs/sources_1/new/aluDesign.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU'
WARNING: [VRFC 10-3093] actual for formal port 'b' is neither a static name nor a globally static expression [H:/EGRE426/lab3/lab3.srcs/sources_1/new/aluDesign.vhd:75]
INFO: [VRFC 10-163] Analyzing VHDL file "H:/EGRE426/lab3/lab3.srcs/sim_1/new/ALUTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALUTB'
