lib_name: demo_templates
cell_name: diffamp
pins: [ "VDD", "outm", "inp", "idc", "vbias", "bias_casc", "clk_sw", "enable", "VSS", "outp", "inm", "vddn" ]
instances:
  XGM:
    lib_name: bag_serdes_ec
    cell_name: gm
    instpins:
      vddn:
        direction: inputOutput
        net_name: "vddn"
        num_bits: 1
      inp:
        direction: input
        net_name: "inp"
        num_bits: 1
      bias_casc:
        direction: input
        net_name: "bias_casc"
        num_bits: 1
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      inn:
        direction: input
        net_name: "inm"
        num_bits: 1
      bias_tail:
        direction: input
        net_name: "idc"
        num_bits: 1
      enable:
        direction: input
        net_name: "enable"
        num_bits: 1
      clk_sw:
        direction: input
        net_name: "clk_sw"
        num_bits: 1
      outp:
        direction: inputOutput
        net_name: "outp"
        num_bits: 1
      outn:
        direction: inputOutput
        net_name: "outm"
        num_bits: 1
  XLOAD:
    lib_name: bag_serdes_ec
    cell_name: load_pmos
    instpins:
      bias:
        direction: input
        net_name: "vbias"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      outp:
        direction: inputOutput
        net_name: "outp"
        num_bits: 1
      outn:
        direction: inputOutput
        net_name: "outm"
        num_bits: 1
  PIN11:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN10:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN9:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN1:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN0:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN8:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN7:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN6:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN5:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN4:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN3:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN2:
    lib_name: basic
    cell_name: ipin
    instpins: {}
