===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 17.8817 seconds

  ----User Time----  ----Wall Time----  ----Name----
    4.2907 ( 18.8%)    4.2907 ( 24.0%)  FIR Parser
   10.7233 ( 47.0%)    7.2817 ( 40.7%)  'firrtl.circuit' Pipeline
    2.1306 (  9.3%)    1.0667 (  6.0%)    'firrtl.module' Pipeline
    1.8904 (  8.3%)    0.9517 (  5.3%)      CSE
    0.0012 (  0.0%)    0.0006 (  0.0%)        (A) DominanceInfo
    0.2353 (  1.0%)    0.1257 (  0.7%)      LowerCHIRRTL
    0.1187 (  0.5%)    0.1187 (  0.7%)    InferWidths
    0.7931 (  3.5%)    0.7931 (  4.4%)    InferResets
    0.0417 (  0.2%)    0.0417 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0820 (  0.4%)    0.0820 (  0.5%)    PrefixModules
    0.0409 (  0.2%)    0.0409 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.7127 (  3.1%)    0.7127 (  4.0%)    LowerFIRRTLTypes
    3.1846 ( 14.0%)    1.5966 (  8.9%)    'firrtl.module' Pipeline
    1.2325 (  5.4%)    0.6206 (  3.5%)      ExpandWhens
    1.9466 (  8.5%)    0.9734 (  5.4%)      Canonicalizer
    0.5286 (  2.3%)    0.5286 (  3.0%)    Inliner
    1.5980 (  7.0%)    1.5980 (  8.9%)    IMConstProp
    0.0385 (  0.2%)    0.0385 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0003 (  0.0%)    0.0003 (  0.0%)    BlackBoxReader
    1.5534 (  6.8%)    0.7783 (  4.4%)    'firrtl.module' Pipeline
    1.5508 (  6.8%)    0.7768 (  4.3%)      Canonicalizer
    1.0345 (  4.5%)    1.0345 (  5.8%)  LowerFIRRTLToHW
    0.2179 (  1.0%)    0.2179 (  1.2%)  HWMemSimImpl
    2.5588 ( 11.2%)    1.2798 (  7.2%)  'hw.module' Pipeline
    0.0570 (  0.2%)    0.0319 (  0.2%)    HWCleanup
    0.8079 (  3.5%)    0.4199 (  2.3%)    CSE
    0.0016 (  0.0%)    0.0008 (  0.0%)      (A) DominanceInfo
    1.6707 (  7.3%)    0.8470 (  4.7%)    Canonicalizer
    0.0125 (  0.1%)    0.0065 (  0.0%)    HWLegalizeModules
    0.3865 (  1.7%)    0.3865 (  2.2%)  HWLegalizeNames
    0.4390 (  1.9%)    0.2202 (  1.2%)  'hw.module' Pipeline
    0.4349 (  1.9%)    0.2184 (  1.2%)    PrettifyVerilog
    3.1594 ( 13.8%)    3.1594 ( 17.7%)  ExportVerilog emission
    0.0058 (  0.0%)    0.0058 (  0.0%)  Rest
   22.8217 (100.0%)   17.8817 (100.0%)  Total

{
  totalTime: 17.919,
  maxMemory: 897511424
}
