/* Generated by Yosys 0.18+29 (git sha1 b2408df31, gcc 10.3.0-1ubuntu1~20.04 -fPIC -Os) */

module adder8(\in1[0] , \in1[1] , \in1[2] , \in1[3] , \in1[4] , \in1[5] , \in1[6] , \in1[7] , \in2[0] , \in2[1] , \in2[2] , \in2[3] , \in2[4] , \in2[5] , \in2[6] , \in2[7] , \res[0] , \res[1] , \res[2] , \res[3] , \res[4] 
, \res[5] , \res[6] , \res[7] , \res[8] );
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  wire _24_;
  wire _25_;
  wire _26_;
  wire _27_;
  wire _28_;
  wire _29_;
  wire _30_;
  wire _31_;
  wire _32_;
  wire _33_;
  wire _34_;
  wire _35_;
  wire _36_;
  wire _37_;
  wire _38_;
  wire _39_;
  wire _40_;
  wire _41_;
  wire _42_;
  wire _43_;
  wire _44_;
  input \in1[0] ;
  wire \in1[0] ;
  input \in1[1] ;
  wire \in1[1] ;
  input \in1[2] ;
  wire \in1[2] ;
  input \in1[3] ;
  wire \in1[3] ;
  input \in1[4] ;
  wire \in1[4] ;
  input \in1[5] ;
  wire \in1[5] ;
  input \in1[6] ;
  wire \in1[6] ;
  input \in1[7] ;
  wire \in1[7] ;
  input \in2[0] ;
  wire \in2[0] ;
  input \in2[1] ;
  wire \in2[1] ;
  input \in2[2] ;
  wire \in2[2] ;
  input \in2[3] ;
  wire \in2[3] ;
  input \in2[4] ;
  wire \in2[4] ;
  input \in2[5] ;
  wire \in2[5] ;
  input \in2[6] ;
  wire \in2[6] ;
  input \in2[7] ;
  wire \in2[7] ;
  output \res[0] ;
  wire \res[0] ;
  output \res[1] ;
  wire \res[1] ;
  output \res[2] ;
  wire \res[2] ;
  output \res[3] ;
  wire \res[3] ;
  output \res[4] ;
  wire \res[4] ;
  output \res[5] ;
  wire \res[5] ;
  output \res[6] ;
  wire \res[6] ;
  output \res[7] ;
  wire \res[7] ;
  output \res[8] ;
  wire \res[8] ;
  assign _00_ = ~(\in1[2]  & \in2[2] );
  assign _01_ = \in1[2]  | \in2[2] ;
  assign _02_ = ~(_01_ & _00_);
  assign _03_ = ~(\in1[0]  & \in2[0] );
  assign _04_ = \in1[1]  | \in2[1] ;
  assign _05_ = _03_ | ~(_04_);
  assign _06_ = \in1[1]  & \in2[1] ;
  assign _07_ = _05_ & ~(_06_);
  assign _08_ = _02_ & ~(_07_);
  assign _09_ = \in1[2]  ^ \in2[2] ;
  assign _10_ = _03_ & ~(_06_);
  assign _11_ = _04_ & ~(_10_);
  assign _12_ = _09_ & ~(_11_);
  assign \res[2]  = _12_ | _08_;
  assign _13_ = ~(\in2[7]  ^ \in1[7] );
  assign _14_ = ~\in1[5] ;
  assign _15_ = \res[2]  & ~(\in2[5] );
  assign _16_ = _15_ | _14_;
  assign _17_ = \in2[5]  & ~(\res[2] );
  assign _18_ = _16_ & ~(_17_);
  assign _19_ = ~(\in1[6]  | \in2[6] );
  assign _20_ = _19_ | _18_;
  assign _21_ = \in1[6]  & \in2[6] ;
  assign _22_ = _20_ & ~(_21_);
  assign _23_ = _22_ | _13_;
  assign _24_ = _14_ & ~(_17_);
  assign _25_ = _24_ | _15_;
  assign _26_ = _25_ & ~(_21_);
  assign _27_ = \in2[7]  ^ \in1[7] ;
  assign _28_ = _26_ & ~(_27_);
  assign _29_ = _23_ & ~(_28_);
  assign _30_ = _19_ & ~(_27_);
  assign \res[7]  = _29_ & ~(_30_);
  assign _31_ = ~(\in1[6]  ^ \in2[6] );
  assign _32_ = _31_ | _18_;
  assign _33_ = ~(_21_ | _19_);
  assign _34_ = _25_ & ~(_33_);
  assign \res[6]  = _32_ & ~(_34_);
  assign _35_ = ~(\in1[5]  ^ \in2[5] );
  assign \res[5]  = _35_ ^ \res[2] ;
  assign _36_ = ~(\in2[3]  ^ \in1[3] );
  assign _37_ = _01_ & ~(_07_);
  assign _38_ = _00_ & ~(_37_);
  assign _39_ = _38_ | _36_;
  assign _40_ = _00_ & ~(_11_);
  assign _41_ = _01_ & ~(_40_);
  assign _42_ = _36_ & ~(_41_);
  assign \res[3]  = _39_ & ~(_42_);
  assign _43_ = ~(\in1[1]  ^ \in2[1] );
  assign _44_ = _04_ & ~(_06_);
  assign \res[1]  = _03_ ? _44_ : _43_;
  assign \res[0]  = \in1[0]  ^ \in2[0] ;
  assign \res[4]  = 1'h0;
  assign \res[8]  = 1'h1;
endmodule
