
*** Running vivado
    with args -log top_debugger.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_debugger.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source top_debugger.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Users/DrSnadi/debugger/debugger.srcs/utils_1/imports/synth_1/top_debugger.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/DrSnadi/debugger/debugger.srcs/utils_1/imports/synth_1/top_debugger.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top_debugger -part xc7a50tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50t'
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9348
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1260.898 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_debugger' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/top_debugger.vhd:48]
INFO: [Synth 8-3491] module 'main_state_machine' declared at 'C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/main_state_machine.vhd:14' bound to instance 'msm' of component 'main_state_machine' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/top_debugger.vhd:128]
INFO: [Synth 8-638] synthesizing module 'main_state_machine' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/main_state_machine.vhd:30]
WARNING: [Synth 8-614] signal 'recv' is read in the process but is not in the sensitivity list [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/main_state_machine.vhd:50]
WARNING: [Synth 8-614] signal 'args_vudu_doll' is read in the process but is not in the sensitivity list [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/main_state_machine.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element break_addr_reg was removed.  [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/main_state_machine.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'main_state_machine' (1#1) [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/main_state_machine.vhd:30]
INFO: [Synth 8-3491] module 'uart_top' declared at 'C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/uart/uart_top.vhd:6' bound to instance 'uart' of component 'uart_top' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/top_debugger.vhd:140]
INFO: [Synth 8-638] synthesizing module 'uart_top' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/uart/uart_top.vhd:22]
INFO: [Synth 8-3491] module 'uart_baudgen' declared at 'C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/uart/uart_baudgen.vhd:6' bound to instance 'Inst_uart_baudgen' of component 'uart_baudgen' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/uart/uart_top.vhd:91]
INFO: [Synth 8-638] synthesizing module 'uart_baudgen' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/uart/uart_baudgen.vhd:17]
INFO: [Synth 8-3491] module 'uart_clk16' declared at 'C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/uart/uart_clk16.vhd:6' bound to instance 'Inst_uart_clk16' of component 'uart_clk16' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/uart/uart_baudgen.vhd:57]
INFO: [Synth 8-638] synthesizing module 'uart_clk16' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/uart/uart_clk16.vhd:15]
INFO: [Synth 8-226] default block is never used [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/uart/uart_clk16.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'uart_clk16' (2#1) [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/uart/uart_clk16.vhd:15]
INFO: [Synth 8-3491] module 'uart_RxClk' declared at 'C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/uart/uart_RxClk.vhd:6' bound to instance 'Inst_uart_RxClk' of component 'uart_RxClk' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/uart/uart_baudgen.vhd:64]
INFO: [Synth 8-638] synthesizing module 'uart_RxClk' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/uart/uart_RxClk.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'uart_RxClk' (3#1) [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/uart/uart_RxClk.vhd:16]
INFO: [Synth 8-3491] module 'uart_TxClk' declared at 'C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/uart/uart_TxClk.vhd:6' bound to instance 'Inst_uart_TxClk' of component 'uart_TxClk' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/uart/uart_baudgen.vhd:72]
INFO: [Synth 8-638] synthesizing module 'uart_TxClk' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/uart/uart_TxClk.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'uart_TxClk' (4#1) [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/uart/uart_TxClk.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'uart_baudgen' (5#1) [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/uart/uart_baudgen.vhd:17]
INFO: [Synth 8-3491] module 'uart_Tx' declared at 'C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/uart/uart_Tx.vhd:6' bound to instance 'Inst_uart_Tx' of component 'uart_Tx' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/uart/uart_top.vhd:101]
INFO: [Synth 8-638] synthesizing module 'uart_Tx' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/uart/uart_Tx.vhd:19]
INFO: [Synth 8-3491] module 'uart_Tx_cu' declared at 'C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/uart/uart_Tx_cu.vhd:6' bound to instance 'Inst_uart_Tx_cu' of component 'uart_Tx_cu' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/uart/uart_Tx.vhd:59]
INFO: [Synth 8-638] synthesizing module 'uart_Tx_cu' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/uart/uart_Tx_cu.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'uart_Tx_cu' (6#1) [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/uart/uart_Tx_cu.vhd:18]
INFO: [Synth 8-3491] module 'uart_piso_reg' declared at 'C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/uart/uart_piso_reg.vhd:6' bound to instance 'Inst_uart_piso_reg' of component 'uart_piso_reg' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/uart/uart_Tx.vhd:70]
INFO: [Synth 8-638] synthesizing module 'uart_piso_reg' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/uart/uart_piso_reg.vhd:20]
WARNING: [Synth 8-614] signal 'q' is read in the process but is not in the sensitivity list [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/uart/uart_piso_reg.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'uart_piso_reg' (7#1) [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/uart/uart_piso_reg.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'uart_Tx' (8#1) [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/uart/uart_Tx.vhd:19]
INFO: [Synth 8-3491] module 'uart_Rx' declared at 'C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/uart/uart_Rx.vhd:6' bound to instance 'Inst_uart_Rx' of component 'uart_Rx' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/uart/uart_top.vhd:113]
INFO: [Synth 8-638] synthesizing module 'uart_Rx' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/uart/uart_Rx.vhd:18]
INFO: [Synth 8-3491] module 'uart_rx_cu' declared at 'C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/uart/uart_rx_cu.vhd:6' bound to instance 'Inst_uart_rx_cu' of component 'uart_rx_cu' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/uart/uart_Rx.vhd:54]
INFO: [Synth 8-638] synthesizing module 'uart_rx_cu' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/uart/uart_rx_cu.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'uart_rx_cu' (9#1) [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/uart/uart_rx_cu.vhd:18]
INFO: [Synth 8-3491] module 'uart_sipo_reg' declared at 'C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/uart/uart_sipo_reg.vhd:6' bound to instance 'Inst_uart_sipo_reg' of component 'uart_sipo_reg' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/uart/uart_Rx.vhd:64]
INFO: [Synth 8-638] synthesizing module 'uart_sipo_reg' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/uart/uart_sipo_reg.vhd:19]
WARNING: [Synth 8-614] signal 'q' is read in the process but is not in the sensitivity list [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/uart/uart_sipo_reg.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'uart_sipo_reg' (10#1) [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/uart/uart_sipo_reg.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'uart_Rx' (11#1) [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/uart/uart_Rx.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'uart_top' (12#1) [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/uart/uart_top.vhd:22]
INFO: [Synth 8-3491] module 'input_decode' declared at 'C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/input_decode.vhd:14' bound to instance 'id' of component 'input_decode' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/top_debugger.vhd:155]
INFO: [Synth 8-638] synthesizing module 'input_decode' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/input_decode.vhd:23]
WARNING: [Synth 8-614] signal 'clk' is read in the process but is not in the sensitivity list [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/input_decode.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'input_decode' (13#1) [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/input_decode.vhd:23]
INFO: [Synth 8-3491] module 'read_registers' declared at 'C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/read_registers_write.vhd:5' bound to instance 'rr' of component 'read_registers' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/top_debugger.vhd:167]
INFO: [Synth 8-638] synthesizing module 'read_registers' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/read_registers_write.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'read_registers' (14#1) [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/read_registers_write.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'top_debugger' (15#1) [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/top_debugger.vhd:48]
WARNING: [Synth 8-7129] Port txbusy_i in module read_registers is either unconnected or has no load
WARNING: [Synth 8-7129] Port baud_i[1] in module uart_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port baud_i[0] in module uart_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module main_state_machine is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[31] in module main_state_machine is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[30] in module main_state_machine is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[29] in module main_state_machine is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[28] in module main_state_machine is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[27] in module main_state_machine is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[26] in module main_state_machine is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[25] in module main_state_machine is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[24] in module main_state_machine is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[23] in module main_state_machine is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[22] in module main_state_machine is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[21] in module main_state_machine is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[20] in module main_state_machine is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[19] in module main_state_machine is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[18] in module main_state_machine is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[17] in module main_state_machine is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[16] in module main_state_machine is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[15] in module main_state_machine is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[14] in module main_state_machine is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[13] in module main_state_machine is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[12] in module main_state_machine is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[11] in module main_state_machine is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[10] in module main_state_machine is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[9] in module main_state_machine is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[8] in module main_state_machine is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[7] in module main_state_machine is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[6] in module main_state_machine is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[5] in module main_state_machine is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[4] in module main_state_machine is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[3] in module main_state_machine is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[2] in module main_state_machine is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[1] in module main_state_machine is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[0] in module main_state_machine is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1260.898 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1260.898 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1260.898 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a50tcsg324-1
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_Tx_cu'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx_cu'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'input_decode'
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg_reg' in module 'read_registers'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                st0_idle |                             0000 |                             0000
               st1_start |                             0001 |                             0001
                st2_bit0 |                             0010 |                             0010
                st3_bit1 |                             0011 |                             0011
                st4_bit2 |                             0100 |                             0100
                st5_bit3 |                             0101 |                             0101
                st6_bit4 |                             0110 |                             0110
                st7_bit5 |                             0111 |                             0111
                st8_bit6 |                             1000 |                             1000
                st9_bit7 |                             1001 |                             1001
               st10_stop |                             1010 |                             1010
               st11_wait |                             1011 |                             1011
                  iSTATE |                             1100 |                             1111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_Tx_cu'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_idle |                      00000000001 |                             0000
                st_start |                      00000000010 |                             0001
                 st_bit0 |                      00000000100 |                             0010
                 st_bit1 |                      00000001000 |                             0011
                 st_bit2 |                      00000010000 |                             0100
                 st_bit3 |                      00000100000 |                             0101
                 st_bit4 |                      00001000000 |                             0110
                 st_bit5 |                      00010000000 |                             0111
                 st_bit6 |                      00100000000 |                             1000
                 st_bit7 |                      01000000000 |                             1001
                 st_stop |                      10000000000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'uart_rx_cu'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
                     arg |                              010 |                               01
                    send |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'input_decode'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               01
                 iSTATE1 |                              010 |                               10
                 iSTATE0 |                              100 |                               00
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg_reg' using encoding 'one-hot' in module 'read_registers'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1260.898 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   3 Input   32 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---Multipliers : 
	               5x32  Multipliers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 2     
	   4 Input   12 Bit        Muxes := 1     
	  11 Input   11 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	   6 Input    5 Bit        Muxes := 1     
	  13 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   8 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 42    
	   4 Input    1 Bit        Muxes := 4     
	   5 Input    1 Bit        Muxes := 1     
	  13 Input    1 Bit        Muxes := 4     
	  11 Input    1 Bit        Muxes := 5     
	   3 Input    1 Bit        Muxes := 6     
	   6 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1260.898 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1260.898 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1260.898 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1260.898 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1260.898 ; gain = 0.000
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin msm/command_integer[31] with 1st driver pin 'msm/command_integer_reg[31]__0/Q' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/main_state_machine.vhd:45]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin msm/command_integer[31] with 2nd driver pin 'msm/command_integer_reg[31]/Q' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/main_state_machine.vhd:69]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin msm/command_integer[30] with 1st driver pin 'msm/command_integer_reg[30]__0/Q' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/main_state_machine.vhd:45]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin msm/command_integer[30] with 2nd driver pin 'msm/command_integer_reg[30]/Q' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/main_state_machine.vhd:69]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin msm/command_integer[29] with 1st driver pin 'msm/command_integer_reg[29]__0/Q' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/main_state_machine.vhd:45]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin msm/command_integer[29] with 2nd driver pin 'msm/command_integer_reg[29]/Q' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/main_state_machine.vhd:69]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin msm/command_integer[28] with 1st driver pin 'msm/command_integer_reg[28]__0/Q' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/main_state_machine.vhd:45]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin msm/command_integer[28] with 2nd driver pin 'msm/command_integer_reg[28]/Q' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/main_state_machine.vhd:69]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin msm/command_integer[27] with 1st driver pin 'msm/command_integer_reg[27]__0/Q' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/main_state_machine.vhd:45]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin msm/command_integer[27] with 2nd driver pin 'msm/command_integer_reg[27]/Q' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/main_state_machine.vhd:69]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin msm/command_integer[26] with 1st driver pin 'msm/command_integer_reg[26]__0/Q' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/main_state_machine.vhd:45]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin msm/command_integer[26] with 2nd driver pin 'msm/command_integer_reg[26]/Q' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/main_state_machine.vhd:69]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin msm/command_integer[25] with 1st driver pin 'msm/command_integer_reg[25]__0/Q' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/main_state_machine.vhd:45]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin msm/command_integer[25] with 2nd driver pin 'msm/command_integer_reg[25]/Q' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/main_state_machine.vhd:69]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin msm/command_integer[24] with 1st driver pin 'msm/command_integer_reg[24]__0/Q' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/main_state_machine.vhd:45]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin msm/command_integer[24] with 2nd driver pin 'msm/command_integer_reg[24]/Q' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/main_state_machine.vhd:69]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin msm/command_integer[23] with 1st driver pin 'msm/command_integer_reg[23]__0/Q' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/main_state_machine.vhd:45]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin msm/command_integer[23] with 2nd driver pin 'msm/command_integer_reg[23]/Q' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/main_state_machine.vhd:69]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin msm/command_integer[22] with 1st driver pin 'msm/command_integer_reg[22]__0/Q' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/main_state_machine.vhd:45]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin msm/command_integer[22] with 2nd driver pin 'msm/command_integer_reg[22]/Q' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/main_state_machine.vhd:69]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin msm/command_integer[21] with 1st driver pin 'msm/command_integer_reg[21]__0/Q' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/main_state_machine.vhd:45]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin msm/command_integer[21] with 2nd driver pin 'msm/command_integer_reg[21]/Q' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/main_state_machine.vhd:69]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin msm/command_integer[20] with 1st driver pin 'msm/command_integer_reg[20]__0/Q' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/main_state_machine.vhd:45]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin msm/command_integer[20] with 2nd driver pin 'msm/command_integer_reg[20]/Q' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/main_state_machine.vhd:69]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin msm/command_integer[19] with 1st driver pin 'msm/command_integer_reg[19]__0/Q' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/main_state_machine.vhd:45]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin msm/command_integer[19] with 2nd driver pin 'msm/command_integer_reg[19]/Q' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/main_state_machine.vhd:69]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin msm/command_integer[18] with 1st driver pin 'msm/command_integer_reg[18]__0/Q' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/main_state_machine.vhd:45]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin msm/command_integer[18] with 2nd driver pin 'msm/command_integer_reg[18]/Q' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/main_state_machine.vhd:69]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin msm/command_integer[17] with 1st driver pin 'msm/command_integer_reg[17]__0/Q' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/main_state_machine.vhd:45]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin msm/command_integer[17] with 2nd driver pin 'msm/command_integer_reg[17]/Q' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/main_state_machine.vhd:69]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin msm/command_integer[16] with 1st driver pin 'msm/command_integer_reg[16]__0/Q' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/main_state_machine.vhd:45]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin msm/command_integer[16] with 2nd driver pin 'msm/command_integer_reg[16]/Q' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/main_state_machine.vhd:69]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin msm/command_integer[15] with 1st driver pin 'msm/command_integer_reg[15]__0/Q' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/main_state_machine.vhd:45]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin msm/command_integer[15] with 2nd driver pin 'msm/command_integer_reg[15]/Q' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/main_state_machine.vhd:69]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin msm/command_integer[14] with 1st driver pin 'msm/command_integer_reg[14]__0/Q' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/main_state_machine.vhd:45]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin msm/command_integer[14] with 2nd driver pin 'msm/command_integer_reg[14]/Q' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/main_state_machine.vhd:69]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin msm/command_integer[13] with 1st driver pin 'msm/command_integer_reg[13]__0/Q' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/main_state_machine.vhd:45]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin msm/command_integer[13] with 2nd driver pin 'msm/command_integer_reg[13]/Q' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/main_state_machine.vhd:69]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin msm/command_integer[12] with 1st driver pin 'msm/command_integer_reg[12]__0/Q' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/main_state_machine.vhd:45]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin msm/command_integer[12] with 2nd driver pin 'msm/command_integer_reg[12]/Q' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/main_state_machine.vhd:69]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin msm/command_integer[11] with 1st driver pin 'msm/command_integer_reg[11]__0/Q' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/main_state_machine.vhd:45]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin msm/command_integer[11] with 2nd driver pin 'msm/command_integer_reg[11]/Q' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/main_state_machine.vhd:69]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin msm/command_integer[10] with 1st driver pin 'msm/command_integer_reg[10]__0/Q' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/main_state_machine.vhd:45]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin msm/command_integer[10] with 2nd driver pin 'msm/command_integer_reg[10]/Q' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/main_state_machine.vhd:69]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin msm/command_integer[9] with 1st driver pin 'msm/command_integer_reg[9]__0/Q' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/main_state_machine.vhd:45]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin msm/command_integer[9] with 2nd driver pin 'msm/command_integer_reg[9]/Q' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/main_state_machine.vhd:69]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin msm/command_integer[8] with 1st driver pin 'msm/command_integer_reg[8]__0/Q' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/main_state_machine.vhd:45]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin msm/command_integer[8] with 2nd driver pin 'msm/command_integer_reg[8]/Q' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/main_state_machine.vhd:69]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin msm/command_integer[7] with 1st driver pin 'msm/command_integer_reg[7]__0/Q' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/main_state_machine.vhd:45]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin msm/command_integer[7] with 2nd driver pin 'msm/command_integer_reg[7]/Q' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/main_state_machine.vhd:69]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin msm/command_integer[6] with 1st driver pin 'msm/command_integer_reg[6]__0/Q' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/main_state_machine.vhd:45]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin msm/command_integer[6] with 2nd driver pin 'msm/command_integer_reg[6]/Q' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/main_state_machine.vhd:69]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin msm/command_integer[5] with 1st driver pin 'msm/command_integer_reg[5]__0/Q' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/main_state_machine.vhd:45]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin msm/command_integer[5] with 2nd driver pin 'msm/command_integer_reg[5]/Q' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/main_state_machine.vhd:69]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin msm/command_integer[4] with 1st driver pin 'msm/command_integer_reg[4]__0/Q' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/main_state_machine.vhd:45]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin msm/command_integer[4] with 2nd driver pin 'msm/command_integer_reg[4]/Q' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/main_state_machine.vhd:69]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin msm/command_integer[3] with 1st driver pin 'msm/command_integer_reg[3]__0/Q' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/main_state_machine.vhd:45]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin msm/command_integer[3] with 2nd driver pin 'msm/command_integer_reg[3]/Q' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/main_state_machine.vhd:69]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin msm/command_integer[2] with 1st driver pin 'msm/command_integer_reg[2]__0/Q' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/main_state_machine.vhd:45]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin msm/command_integer[2] with 2nd driver pin 'msm/command_integer_reg[2]/Q' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/main_state_machine.vhd:69]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin msm/command_integer[1] with 1st driver pin 'msm/command_integer_reg[1]__0/Q' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/main_state_machine.vhd:45]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin msm/command_integer[1] with 2nd driver pin 'msm/command_integer_reg[1]/Q' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/main_state_machine.vhd:69]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin msm/command_integer[0] with 1st driver pin 'msm/command_integer_reg[0]__0/Q' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/main_state_machine.vhd:45]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin msm/command_integer[0] with 2nd driver pin 'msm/command_integer_reg[0]/Q' [C:/Users/DrSnadi/debugger/debugger.srcs/sources_1/new/main_state_machine.vhd:69]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|       32|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1260.898 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1260.898 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1260.898 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1260.898 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |   127|
|3     |LUT1   |   165|
|4     |LUT2   |   353|
|5     |LUT3   |    63|
|6     |LUT4   |    32|
|7     |LUT5   |    29|
|8     |LUT6   |    62|
|9     |FDRE   |   500|
|10    |FDSE   |    29|
|11    |IBUF   |    41|
|12    |OBUF   |     7|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------+-------------------+------+
|      |Instance                 |Module             |Cells |
+------+-------------------------+-------------------+------+
|1     |top                      |                   |  1410|
|2     |  id                     |input_decode       |   228|
|3     |  msm                    |main_state_machine |   261|
|4     |  rr                     |read_registers     |   720|
|5     |  uart                   |uart_top           |   151|
|6     |    Inst_uart_Rx         |uart_Rx            |    47|
|7     |      Inst_uart_rx_cu    |uart_rx_cu         |    26|
|8     |      Inst_uart_sipo_reg |uart_sipo_reg      |    21|
|9     |    Inst_uart_Tx         |uart_Tx            |    27|
|10    |      Inst_uart_Tx_cu    |uart_Tx_cu         |    15|
|11    |      Inst_uart_piso_reg |uart_piso_reg      |    12|
|12    |    Inst_uart_baudgen    |uart_baudgen       |    76|
|13    |      Inst_uart_RxClk    |uart_RxClk         |     8|
|14    |      Inst_uart_TxClk    |uart_TxClk         |    11|
|15    |      Inst_uart_clk16    |uart_clk16         |    57|
+------+-------------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1260.898 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 64 critical warnings and 43 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1260.898 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1260.898 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1260.898 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 127 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1260.898 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: f7f84a85
INFO: [Common 17-83] Releasing license: Synthesis
68 Infos, 44 Warnings, 64 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1260.898 ; gain = 0.000
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/DrSnadi/debugger/debugger.runs/synth_1/top_debugger.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_debugger_utilization_synth.rpt -pb top_debugger_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Aug 22 20:13:49 2022...
