<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="C:/Users/dkhoury/OneDrive/Documents/SourceTree-Masters/Verilog/ASICTesterVerilog/FF_REG_TB_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="FF_REG_TB" />
            <top_module name="glbl" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="14" />
   <wvobject fp_name="/FF_REG_TB/Q" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">Q</obj_property>
      <obj_property name="ObjectShortName">Q</obj_property>
   </wvobject>
   <wvobject fp_name="/FF_REG_TB/CLK" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">CLK</obj_property>
      <obj_property name="ObjectShortName">CLK</obj_property>
   </wvobject>
   <wvobject fp_name="/FF_REG_TB/RST" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">RST</obj_property>
      <obj_property name="ObjectShortName">RST</obj_property>
   </wvobject>
   <wvobject fp_name="/FF_REG_TB/EN" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">EN</obj_property>
      <obj_property name="ObjectShortName">EN</obj_property>
   </wvobject>
   <wvobject fp_name="/FF_REG_TB/LEADING_EDGE" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">LEADING_EDGE[6:0]</obj_property>
      <obj_property name="ObjectShortName">LEADING_EDGE[6:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/FF_REG_TB/TRAILING_EDGE" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">TRAILING_EDGE[6:0]</obj_property>
      <obj_property name="ObjectShortName">TRAILING_EDGE[6:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/FF_REG_TB/CYCLE_LENGTH" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">CYCLE_LENGTH[7:0]</obj_property>
      <obj_property name="ObjectShortName">CYCLE_LENGTH[7:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/FF_REG_TB/D" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">D</obj_property>
      <obj_property name="ObjectShortName">D</obj_property>
   </wvobject>
   <wvobject fp_name="/FF_REG_TB/FF" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">FF[1:0]</obj_property>
      <obj_property name="ObjectShortName">FF[1:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/FF_REG_TB/uut/cycle_counter" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">cycle_counter[7:0]</obj_property>
      <obj_property name="ObjectShortName">cycle_counter[7:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/FF_REG_TB/uut/L_reg" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">L_reg</obj_property>
      <obj_property name="ObjectShortName">L_reg</obj_property>
   </wvobject>
   <wvobject fp_name="/FF_REG_TB/uut/T_reg" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">T_reg</obj_property>
      <obj_property name="ObjectShortName">T_reg</obj_property>
   </wvobject>
   <wvobject fp_name="/FF_REG_TB/uut/r0_val" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">r0_val</obj_property>
      <obj_property name="ObjectShortName">r0_val</obj_property>
   </wvobject>
   <wvobject fp_name="/FF_REG_TB/uut/r1_val" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">r1_val</obj_property>
      <obj_property name="ObjectShortName">r1_val</obj_property>
   </wvobject>
</wave_config>
