<!-- HTML header for doxygen 1.9.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Zephyr API Documentation: include/drivers/pcie/controller.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="doxygen-awesome-darkmode-toggle.js"></script>
<script type="text/javascript" src="doxygen-awesome-zephyr.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only-darkmode-toggle.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-zephyr.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="logo.svg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Zephyr API Documentation
   &#160;<span id="projectnumber">3.0.99</span>
   </div>
   <div id="projectbrief">A Scalable Open Source RTOS</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('drivers_2pcie_2controller_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle"><div class="title">controller.h</div></div>
</div><!--header-->
<div class="contents">
<a href="drivers_2pcie_2controller_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span> </div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">/*</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment"> * Copyright (c) 2021 BayLibre, SAS</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment"> *</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment"> * SPDX-License-Identifier: Apache-2.0</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment"> */</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="preprocessor">#ifndef ZEPHYR_INCLUDE_DRIVERS_PCIE_CONTROLLERS_H_</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="preprocessor">#define ZEPHYR_INCLUDE_DRIVERS_PCIE_CONTROLLERS_H_</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span> </div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="preprocessor">#include &lt;<a class="code" href="include_2zephyr_2types_8h.html">zephyr/types.h</a>&gt;</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="preprocessor">#include &lt;device.h&gt;</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span> </div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span> </div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno"><a class="line" href="group__pcie__controller__interface.html#gac3d0f7e90bcc30996ce23324d2d7356a">   40</a></span><span class="keyword">typedef</span> <a class="code hl_typedef" href="stdint_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a> (*<a class="code hl_typedef" href="group__pcie__controller__interface.html#gac3d0f7e90bcc30996ce23324d2d7356a">pcie_ctrl_conf_read_t</a>)(<span class="keyword">const</span> <span class="keyword">struct </span><a class="code hl_struct" href="structdevice.html">device</a> *dev, <a class="code hl_typedef" href="drivers_2pcie_2pcie_8h.html#a84bb3c734945ebaee0e9801495eebe90">pcie_bdf_t</a> bdf,</div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span>                                          <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code hl_variable" href="mem__heap_2shared__multi__heap_2src_2main_8c.html#a698b4ae5d990c4030b61afb7e057cb03">reg</a>);</div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span> </div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="group__pcie__controller__interface.html#ga3241acc7de4af2b73cf3f47a25349109">   54</a></span><span class="keyword">typedef</span> void (*<a class="code hl_typedef" href="group__pcie__controller__interface.html#ga3241acc7de4af2b73cf3f47a25349109">pcie_ctrl_conf_write_t</a>)(<span class="keyword">const</span> <span class="keyword">struct </span><a class="code hl_struct" href="structdevice.html">device</a> *dev, <a class="code hl_typedef" href="drivers_2pcie_2pcie_8h.html#a84bb3c734945ebaee0e9801495eebe90">pcie_bdf_t</a> bdf,</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span>                                          <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code hl_variable" href="mem__heap_2shared__multi__heap_2src_2main_8c.html#a698b4ae5d990c4030b61afb7e057cb03">reg</a>, <a class="code hl_typedef" href="stdint_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a> <a class="code hl_variable" href="test__fifo__contexts_8c.html#a8b1feab52ee372b1ee1297129329eaad">data</a>);</div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span> </div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="group__pcie__controller__interface.html#ga62ce18e7495256c148168b773eabd37d">   74</a></span><span class="keyword">typedef</span> <a class="code hl_define" href="stdbool_8h.html#abb452686968e48b67397da5f97445f5b">bool</a> (*<a class="code hl_typedef" href="group__pcie__controller__interface.html#ga62ce18e7495256c148168b773eabd37d">pcie_ctrl_region_allocate_t</a>)(<span class="keyword">const</span> <span class="keyword">struct </span><a class="code hl_struct" href="structdevice.html">device</a> *dev, <a class="code hl_typedef" href="drivers_2pcie_2pcie_8h.html#a84bb3c734945ebaee0e9801495eebe90">pcie_bdf_t</a> bdf,</div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>                                            <span class="keywordtype">bool</span> mem, <span class="keywordtype">bool</span> mem64, <span class="keywordtype">size_t</span> bar_size,</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>                                            <a class="code hl_typedef" href="stdint_8h.html#a4788399d1d0b37ccf098a7da82254808">uintptr_t</a> *bar_bus_addr);</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span> </div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="group__pcie__controller__interface.html#gaa9d5bd27c841e36f65e65dec0b057e9a">   93</a></span><span class="keyword">typedef</span> <a class="code hl_define" href="stdbool_8h.html#abb452686968e48b67397da5f97445f5b">bool</a> (*<a class="code hl_typedef" href="group__pcie__controller__interface.html#gaa9d5bd27c841e36f65e65dec0b057e9a">pcie_ctrl_region_get_allocate_base_t</a>)(<span class="keyword">const</span> <span class="keyword">struct </span><a class="code hl_struct" href="structdevice.html">device</a> *dev, <a class="code hl_typedef" href="drivers_2pcie_2pcie_8h.html#a84bb3c734945ebaee0e9801495eebe90">pcie_bdf_t</a> bdf,</div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>                                                     <span class="keywordtype">bool</span> mem, <span class="keywordtype">bool</span> mem64, <span class="keywordtype">size_t</span> align,</div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>                                                     <a class="code hl_typedef" href="stdint_8h.html#a4788399d1d0b37ccf098a7da82254808">uintptr_t</a> *bar_base_addr);</div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span> </div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="group__pcie__controller__interface.html#gab144356b1c3ec3754aae0008634f2d2f">  116</a></span><span class="keyword">typedef</span> <a class="code hl_define" href="stdbool_8h.html#abb452686968e48b67397da5f97445f5b">bool</a> (*<a class="code hl_typedef" href="group__pcie__controller__interface.html#gab144356b1c3ec3754aae0008634f2d2f">pcie_ctrl_region_translate_t</a>)(<span class="keyword">const</span> <span class="keyword">struct </span><a class="code hl_struct" href="structdevice.html">device</a> *dev, <a class="code hl_typedef" href="drivers_2pcie_2pcie_8h.html#a84bb3c734945ebaee0e9801495eebe90">pcie_bdf_t</a> bdf,</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>                                             <span class="keywordtype">bool</span> mem, <span class="keywordtype">bool</span> mem64, <a class="code hl_typedef" href="stdint_8h.html#a4788399d1d0b37ccf098a7da82254808">uintptr_t</a> bar_bus_addr,</div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span>                                             <a class="code hl_typedef" href="stdint_8h.html#a4788399d1d0b37ccf098a7da82254808">uintptr_t</a> *bar_addr);</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span> </div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="group__pcie__controller__interface.html#gaa16b59c39f273a654b72d9e209f3ba2e">  132</a></span><a class="code hl_typedef" href="stdint_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a> <a class="code hl_function" href="group__pcie__controller__interface.html#gaa16b59c39f273a654b72d9e209f3ba2e">pcie_generic_ctrl_conf_read</a>(<a class="code hl_typedef" href="sys_2sys__io_8h.html#a7bcfa789a44940bccc5b9b98642744b0">mm_reg_t</a> cfg_addr, <a class="code hl_typedef" href="drivers_2pcie_2pcie_8h.html#a84bb3c734945ebaee0e9801495eebe90">pcie_bdf_t</a> bdf, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code hl_variable" href="mem__heap_2shared__multi__heap_2src_2main_8c.html#a698b4ae5d990c4030b61afb7e057cb03">reg</a>);</div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span> </div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span> </div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno"><a class="line" href="group__pcie__controller__interface.html#ga709ecedbd0585b4eb17fc2f5923a8f61">  147</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__pcie__controller__interface.html#ga709ecedbd0585b4eb17fc2f5923a8f61">pcie_generic_ctrl_conf_write</a>(<a class="code hl_typedef" href="sys_2sys__io_8h.html#a7bcfa789a44940bccc5b9b98642744b0">mm_reg_t</a> cfg_addr, <a class="code hl_typedef" href="drivers_2pcie_2pcie_8h.html#a84bb3c734945ebaee0e9801495eebe90">pcie_bdf_t</a> bdf,</div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span>                                  <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code hl_variable" href="mem__heap_2shared__multi__heap_2src_2main_8c.html#a698b4ae5d990c4030b61afb7e057cb03">reg</a>, <a class="code hl_typedef" href="stdint_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a> <a class="code hl_variable" href="test__fifo__contexts_8c.html#a8b1feab52ee372b1ee1297129329eaad">data</a>);</div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span> </div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="group__pcie__controller__interface.html#ga75910ea4255a740b57e35a596a90b7bb">  160</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__pcie__controller__interface.html#ga75910ea4255a740b57e35a596a90b7bb">pcie_generic_ctrl_enumerate</a>(<span class="keyword">const</span> <span class="keyword">struct</span> <a class="code hl_struct" href="structdevice.html">device</a> *dev, <a class="code hl_typedef" href="drivers_2pcie_2pcie_8h.html#a84bb3c734945ebaee0e9801495eebe90">pcie_bdf_t</a> bdf_start);</div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span> </div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="structpcie__ctrl__driver__api.html">  165</a></span>__subsystem <span class="keyword">struct </span><a class="code hl_struct" href="structpcie__ctrl__driver__api.html">pcie_ctrl_driver_api</a> {</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno"><a class="line" href="structpcie__ctrl__driver__api.html#a20c1faf02c71e88da165c889550a76ae">  166</a></span>        <a class="code hl_typedef" href="group__pcie__controller__interface.html#gac3d0f7e90bcc30996ce23324d2d7356a">pcie_ctrl_conf_read_t</a> <a class="code hl_variable" href="structpcie__ctrl__driver__api.html#a20c1faf02c71e88da165c889550a76ae">conf_read</a>;</div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="structpcie__ctrl__driver__api.html#a46fa0fd3a759fe2dc960546b49c53979">  167</a></span>        <a class="code hl_typedef" href="group__pcie__controller__interface.html#ga3241acc7de4af2b73cf3f47a25349109">pcie_ctrl_conf_write_t</a> <a class="code hl_variable" href="structpcie__ctrl__driver__api.html#a46fa0fd3a759fe2dc960546b49c53979">conf_write</a>;</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno"><a class="line" href="structpcie__ctrl__driver__api.html#a46191bf9aad7ab7ac1319918873b8b29">  168</a></span>        <a class="code hl_typedef" href="group__pcie__controller__interface.html#ga62ce18e7495256c148168b773eabd37d">pcie_ctrl_region_allocate_t</a> <a class="code hl_variable" href="structpcie__ctrl__driver__api.html#a46191bf9aad7ab7ac1319918873b8b29">region_allocate</a>;</div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="structpcie__ctrl__driver__api.html#a5d7687cd738bd86a785fc281781d2759">  169</a></span>        <a class="code hl_typedef" href="group__pcie__controller__interface.html#gaa9d5bd27c841e36f65e65dec0b057e9a">pcie_ctrl_region_get_allocate_base_t</a> <a class="code hl_variable" href="structpcie__ctrl__driver__api.html#a5d7687cd738bd86a785fc281781d2759">region_get_allocate_base</a>;</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="structpcie__ctrl__driver__api.html#a71a4d13492bb3098bdb2c0e0ff7b94cf">  170</a></span>        <a class="code hl_typedef" href="group__pcie__controller__interface.html#gab144356b1c3ec3754aae0008634f2d2f">pcie_ctrl_region_translate_t</a> <a class="code hl_variable" href="structpcie__ctrl__driver__api.html#a71a4d13492bb3098bdb2c0e0ff7b94cf">region_translate</a>;</div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span>};</div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span> </div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno"><a class="line" href="group__pcie__controller__interface.html#ga1d978b8075191d6e571349684c731a43">  184</a></span><span class="keyword">static</span> <span class="keyword">inline</span> <a class="code hl_typedef" href="stdint_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a> <a class="code hl_function" href="group__pcie__controller__interface.html#ga1d978b8075191d6e571349684c731a43">pcie_ctrl_conf_read</a>(<span class="keyword">const</span> <span class="keyword">struct</span> <a class="code hl_struct" href="structdevice.html">device</a> *dev, <a class="code hl_typedef" href="drivers_2pcie_2pcie_8h.html#a84bb3c734945ebaee0e9801495eebe90">pcie_bdf_t</a> bdf,</div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span>                                           <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code hl_variable" href="mem__heap_2shared__multi__heap_2src_2main_8c.html#a698b4ae5d990c4030b61afb7e057cb03">reg</a>)</div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span>{</div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span>        <span class="keyword">const</span> <span class="keyword">struct </span><a class="code hl_struct" href="structpcie__ctrl__driver__api.html">pcie_ctrl_driver_api</a> *api =</div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>                (<span class="keyword">const</span> <span class="keyword">struct </span><a class="code hl_struct" href="structpcie__ctrl__driver__api.html">pcie_ctrl_driver_api</a> *)dev-&gt;<a class="code hl_variable" href="structdevice.html#a4a2e6a2cfeb6efed7d5383c33458f46d">api</a>;</div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span> </div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>        <span class="keywordflow">return</span> api-&gt;<a class="code hl_variable" href="structpcie__ctrl__driver__api.html#a20c1faf02c71e88da165c889550a76ae">conf_read</a>(dev, bdf, <a class="code hl_variable" href="mem__heap_2shared__multi__heap_2src_2main_8c.html#a698b4ae5d990c4030b61afb7e057cb03">reg</a>);</div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>}</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span> </div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno"><a class="line" href="group__pcie__controller__interface.html#ga5cfe01762e5af8dc0cc5fbd550ff7e74">  204</a></span><span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code hl_function" href="group__pcie__controller__interface.html#ga5cfe01762e5af8dc0cc5fbd550ff7e74">pcie_ctrl_conf_write</a>(<span class="keyword">const</span> <span class="keyword">struct</span> <a class="code hl_struct" href="structdevice.html">device</a> *dev, <a class="code hl_typedef" href="drivers_2pcie_2pcie_8h.html#a84bb3c734945ebaee0e9801495eebe90">pcie_bdf_t</a> bdf,</div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span>                                        <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code hl_variable" href="mem__heap_2shared__multi__heap_2src_2main_8c.html#a698b4ae5d990c4030b61afb7e057cb03">reg</a>, <a class="code hl_typedef" href="stdint_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a> <a class="code hl_variable" href="test__fifo__contexts_8c.html#a8b1feab52ee372b1ee1297129329eaad">data</a>)</div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span>{</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>        <span class="keyword">const</span> <span class="keyword">struct </span><a class="code hl_struct" href="structpcie__ctrl__driver__api.html">pcie_ctrl_driver_api</a> *api =</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span>                (<span class="keyword">const</span> <span class="keyword">struct </span><a class="code hl_struct" href="structpcie__ctrl__driver__api.html">pcie_ctrl_driver_api</a> *)dev-&gt;<a class="code hl_variable" href="structdevice.html#a4a2e6a2cfeb6efed7d5383c33458f46d">api</a>;</div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span> </div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span>        api-&gt;<a class="code hl_variable" href="structpcie__ctrl__driver__api.html#a46fa0fd3a759fe2dc960546b49c53979">conf_write</a>(dev, bdf, <a class="code hl_variable" href="mem__heap_2shared__multi__heap_2src_2main_8c.html#a698b4ae5d990c4030b61afb7e057cb03">reg</a>, <a class="code hl_variable" href="test__fifo__contexts_8c.html#a8b1feab52ee372b1ee1297129329eaad">data</a>);</div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span>}</div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span> </div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno"><a class="line" href="group__pcie__controller__interface.html#ga1de030e2e8b07509d75de5a348297f42">  230</a></span><span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="group__pcie__controller__interface.html#ga1de030e2e8b07509d75de5a348297f42">pcie_ctrl_region_allocate</a>(<span class="keyword">const</span> <span class="keyword">struct</span> <a class="code hl_struct" href="structdevice.html">device</a> *dev, <a class="code hl_typedef" href="drivers_2pcie_2pcie_8h.html#a84bb3c734945ebaee0e9801495eebe90">pcie_bdf_t</a> bdf,</div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span>                                             <span class="keywordtype">bool</span> mem, <span class="keywordtype">bool</span> mem64, <span class="keywordtype">size_t</span> bar_size,</div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span>                                             <a class="code hl_typedef" href="stdint_8h.html#a4788399d1d0b37ccf098a7da82254808">uintptr_t</a> *bar_bus_addr)</div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>{</div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span>        <span class="keyword">const</span> <span class="keyword">struct </span><a class="code hl_struct" href="structpcie__ctrl__driver__api.html">pcie_ctrl_driver_api</a> *api =</div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span>                (<span class="keyword">const</span> <span class="keyword">struct </span><a class="code hl_struct" href="structpcie__ctrl__driver__api.html">pcie_ctrl_driver_api</a> *)dev-&gt;<a class="code hl_variable" href="structdevice.html#a4a2e6a2cfeb6efed7d5383c33458f46d">api</a>;</div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span> </div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span>        <span class="keywordflow">return</span> api-&gt;<a class="code hl_variable" href="structpcie__ctrl__driver__api.html#a46191bf9aad7ab7ac1319918873b8b29">region_allocate</a>(dev, bdf, mem, mem64, bar_size, bar_bus_addr);</div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>}</div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span> </div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno"><a class="line" href="group__pcie__controller__interface.html#gae7c109ca138adfd906fef5b6f3dca385">  255</a></span><span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="group__pcie__controller__interface.html#gae7c109ca138adfd906fef5b6f3dca385">pcie_ctrl_region_get_allocate_base</a>(<span class="keyword">const</span> <span class="keyword">struct</span> <a class="code hl_struct" href="structdevice.html">device</a> *dev, <a class="code hl_typedef" href="drivers_2pcie_2pcie_8h.html#a84bb3c734945ebaee0e9801495eebe90">pcie_bdf_t</a> bdf,</div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span>                                                      <span class="keywordtype">bool</span> mem, <span class="keywordtype">bool</span> mem64, <span class="keywordtype">size_t</span> align,</div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span>                                                      <a class="code hl_typedef" href="stdint_8h.html#a4788399d1d0b37ccf098a7da82254808">uintptr_t</a> *bar_base_addr)</div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span>{</div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span>        <span class="keyword">const</span> <span class="keyword">struct </span><a class="code hl_struct" href="structpcie__ctrl__driver__api.html">pcie_ctrl_driver_api</a> *api =</div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span>                (<span class="keyword">const</span> <span class="keyword">struct </span><a class="code hl_struct" href="structpcie__ctrl__driver__api.html">pcie_ctrl_driver_api</a> *)dev-&gt;<a class="code hl_variable" href="structdevice.html#a4a2e6a2cfeb6efed7d5383c33458f46d">api</a>;</div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span> </div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span>        <span class="keywordflow">return</span> api-&gt;<a class="code hl_variable" href="structpcie__ctrl__driver__api.html#a5d7687cd738bd86a785fc281781d2759">region_get_allocate_base</a>(dev, bdf, mem, mem64, align, bar_base_addr);</div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span>}</div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span> </div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno"><a class="line" href="group__pcie__controller__interface.html#gae6fa104ea2cc85912ebb1cfe0a1a3ddf">  283</a></span><span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="group__pcie__controller__interface.html#gae6fa104ea2cc85912ebb1cfe0a1a3ddf">pcie_ctrl_region_translate</a>(<span class="keyword">const</span> <span class="keyword">struct</span> <a class="code hl_struct" href="structdevice.html">device</a> *dev, <a class="code hl_typedef" href="drivers_2pcie_2pcie_8h.html#a84bb3c734945ebaee0e9801495eebe90">pcie_bdf_t</a> bdf,</div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span>                                          <span class="keywordtype">bool</span> mem, <span class="keywordtype">bool</span> mem64, <a class="code hl_typedef" href="stdint_8h.html#a4788399d1d0b37ccf098a7da82254808">uintptr_t</a> bar_bus_addr,</div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span>                                          <a class="code hl_typedef" href="stdint_8h.html#a4788399d1d0b37ccf098a7da82254808">uintptr_t</a> *bar_addr)</div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span>{</div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span>        <span class="keyword">const</span> <span class="keyword">struct </span><a class="code hl_struct" href="structpcie__ctrl__driver__api.html">pcie_ctrl_driver_api</a> *api =</div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span>                (<span class="keyword">const</span> <span class="keyword">struct </span><a class="code hl_struct" href="structpcie__ctrl__driver__api.html">pcie_ctrl_driver_api</a> *)dev-&gt;<a class="code hl_variable" href="structdevice.html#a4a2e6a2cfeb6efed7d5383c33458f46d">api</a>;</div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span> </div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span>        if (!api-&gt;<a class="code hl_variable" href="structpcie__ctrl__driver__api.html#a71a4d13492bb3098bdb2c0e0ff7b94cf">region_translate</a>) {</div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span>                *bar_addr = bar_bus_addr;</div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span>                <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span>        } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span>                <span class="keywordflow">return</span> api-&gt;<a class="code hl_variable" href="structpcie__ctrl__driver__api.html#a71a4d13492bb3098bdb2c0e0ff7b94cf">region_translate</a>(dev, bdf, mem, mem64, bar_bus_addr, bar_addr);</div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span>        }</div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span>}</div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span> </div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno"><a class="line" href="structpcie__ctrl__config.html">  300</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structpcie__ctrl__config.html">pcie_ctrl_config</a> {</div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span>        <span class="comment">/* Configuration space physical address */</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno"><a class="line" href="structpcie__ctrl__config.html#a3de0f32aaf3ddb377897974dfdfe67bd">  302</a></span>        <a class="code hl_typedef" href="stdint_8h.html#a4788399d1d0b37ccf098a7da82254808">uintptr_t</a> <a class="code hl_variable" href="structpcie__ctrl__config.html#a3de0f32aaf3ddb377897974dfdfe67bd">cfg_addr</a>;</div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span>        <span class="comment">/* Configuration space physical size */</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno"><a class="line" href="structpcie__ctrl__config.html#adb1b8ed76f3f994f2da72c8e8b40d4f0">  304</a></span>        <span class="keywordtype">size_t</span> <a class="code hl_variable" href="structpcie__ctrl__config.html#adb1b8ed76f3f994f2da72c8e8b40d4f0">cfg_size</a>;</div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span>        <span class="comment">/* BAR regions translation ranges count */</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno"><a class="line" href="structpcie__ctrl__config.html#a4a620f03546490b65ba4d097329928e8">  306</a></span>        <span class="keywordtype">size_t</span> <a class="code hl_variable" href="structpcie__ctrl__config.html#a4a620f03546490b65ba4d097329928e8">ranges_count</a>;</div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span>        <span class="comment">/* BAR regions translation ranges table */</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span>        <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span>                <span class="comment">/* Flags as defined in the PCI Bus Binding to IEEE Std 1275-1994 */</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno"><a class="line" href="structpcie__ctrl__config.html#a90e48aaca78a8284caa449ee3972d87b">  310</a></span>                <a class="code hl_typedef" href="stdint_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a> <a class="code hl_variable" href="structpcie__ctrl__config.html#a90e48aaca78a8284caa449ee3972d87b">flags</a>;</div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span>                <span class="comment">/* bus-centric offset from the start of the region */</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno"><a class="line" href="structpcie__ctrl__config.html#a45f9fa1124aa64bbfd7ff2c5519cbb4b">  312</a></span>                <a class="code hl_typedef" href="stdint_8h.html#a4788399d1d0b37ccf098a7da82254808">uintptr_t</a> <a class="code hl_variable" href="structpcie__ctrl__config.html#a45f9fa1124aa64bbfd7ff2c5519cbb4b">pcie_bus_addr</a>;</div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span>                <span class="comment">/* CPU-centric offset from the start of the region */</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno"><a class="line" href="structpcie__ctrl__config.html#ace0b3505edc0aff3678a91b630244963">  314</a></span>                <a class="code hl_typedef" href="stdint_8h.html#a4788399d1d0b37ccf098a7da82254808">uintptr_t</a> <a class="code hl_variable" href="structpcie__ctrl__config.html#ace0b3505edc0aff3678a91b630244963">host_map_addr</a>;</div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span>                <span class="comment">/* region size */</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno"><a class="line" href="structpcie__ctrl__config.html#ae3dd8d3d72a1597ee135b49e46e31bec">  316</a></span>                <span class="keywordtype">size_t</span> <a class="code hl_variable" href="structpcie__ctrl__config.html#ae3dd8d3d72a1597ee135b49e46e31bec">map_length</a>;</div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno"><a class="line" href="structpcie__ctrl__config.html#a927f6a04995fae5f265638cac90bf0b6">  317</a></span>        } <a class="code hl_variable" href="structpcie__ctrl__config.html#a927f6a04995fae5f265638cac90bf0b6">ranges</a>[];</div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span>};</div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span> </div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span><span class="comment">/*</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="comment"> * Fills the pcie_ctrl_config.ranges table from DT</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="comment"> */</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno"><a class="line" href="group__pcie__controller__interface.html#ga91525130b94b07187633abd1e017aa61">  323</a></span><span class="preprocessor">#define PCIE_RANGE_FORMAT(node_id, idx)                                                 \</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span><span class="preprocessor">{                                                                                       \</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span><span class="preprocessor">        .flags = DT_RANGES_CHILD_BUS_FLAGS_BY_IDX(node_id, idx),                        \</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span><span class="preprocessor">        .pcie_bus_addr = DT_RANGES_CHILD_BUS_ADDRESS_BY_IDX(node_id, idx),              \</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span><span class="preprocessor">        .host_map_addr = DT_RANGES_PARENT_BUS_ADDRESS_BY_IDX(node_id, idx),             \</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><span class="preprocessor">        .map_length = DT_RANGES_LENGTH_BY_IDX(node_id, idx),                            \</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span><span class="preprocessor">},</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span> </div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span>}</div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span> </div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span><span class="preprocessor">#endif </span><span class="comment">/* ZEPHYR_INCLUDE_DRIVERS_PCIE_CONTROLLERS_H_ */</span><span class="preprocessor"></span></div>
<div class="ttc" id="adrivers_2pcie_2pcie_8h_html_a84bb3c734945ebaee0e9801495eebe90"><div class="ttname"><a href="drivers_2pcie_2pcie_8h.html#a84bb3c734945ebaee0e9801495eebe90">pcie_bdf_t</a></div><div class="ttdeci">uint32_t pcie_bdf_t</div><div class="ttdoc">A unique PCI(e) endpoint (bus, device, function).</div><div class="ttdef"><b>Definition:</b> pcie.h:27</div></div>
<div class="ttc" id="agroup__pcie__controller__interface_html_ga1d978b8075191d6e571349684c731a43"><div class="ttname"><a href="group__pcie__controller__interface.html#ga1d978b8075191d6e571349684c731a43">pcie_ctrl_conf_read</a></div><div class="ttdeci">static uint32_t pcie_ctrl_conf_read(const struct device *dev, pcie_bdf_t bdf, unsigned int reg)</div><div class="ttdoc">Read a 32-bit word from an endpoint's configuration space.</div><div class="ttdef"><b>Definition:</b> controller.h:184</div></div>
<div class="ttc" id="agroup__pcie__controller__interface_html_ga1de030e2e8b07509d75de5a348297f42"><div class="ttname"><a href="group__pcie__controller__interface.html#ga1de030e2e8b07509d75de5a348297f42">pcie_ctrl_region_allocate</a></div><div class="ttdeci">static bool pcie_ctrl_region_allocate(const struct device *dev, pcie_bdf_t bdf, bool mem, bool mem64, size_t bar_size, uintptr_t *bar_bus_addr)</div><div class="ttdoc">Allocate a memory region subset for an endpoint Base Address Register.</div><div class="ttdef"><b>Definition:</b> controller.h:230</div></div>
<div class="ttc" id="agroup__pcie__controller__interface_html_ga3241acc7de4af2b73cf3f47a25349109"><div class="ttname"><a href="group__pcie__controller__interface.html#ga3241acc7de4af2b73cf3f47a25349109">pcie_ctrl_conf_write_t</a></div><div class="ttdeci">void(* pcie_ctrl_conf_write_t)(const struct device *dev, pcie_bdf_t bdf, unsigned int reg, uint32_t data)</div><div class="ttdoc">Function called to write a 32-bit word to an endpoint's configuration space.</div><div class="ttdef"><b>Definition:</b> controller.h:54</div></div>
<div class="ttc" id="agroup__pcie__controller__interface_html_ga5cfe01762e5af8dc0cc5fbd550ff7e74"><div class="ttname"><a href="group__pcie__controller__interface.html#ga5cfe01762e5af8dc0cc5fbd550ff7e74">pcie_ctrl_conf_write</a></div><div class="ttdeci">static void pcie_ctrl_conf_write(const struct device *dev, pcie_bdf_t bdf, unsigned int reg, uint32_t data)</div><div class="ttdoc">Write a 32-bit word to an endpoint's configuration space.</div><div class="ttdef"><b>Definition:</b> controller.h:204</div></div>
<div class="ttc" id="agroup__pcie__controller__interface_html_ga62ce18e7495256c148168b773eabd37d"><div class="ttname"><a href="group__pcie__controller__interface.html#ga62ce18e7495256c148168b773eabd37d">pcie_ctrl_region_allocate_t</a></div><div class="ttdeci">bool(* pcie_ctrl_region_allocate_t)(const struct device *dev, pcie_bdf_t bdf, bool mem, bool mem64, size_t bar_size, uintptr_t *bar_bus_addr)</div><div class="ttdoc">Function called to allocate a memory region subset for an endpoint Base Address Register.</div><div class="ttdef"><b>Definition:</b> controller.h:74</div></div>
<div class="ttc" id="agroup__pcie__controller__interface_html_ga709ecedbd0585b4eb17fc2f5923a8f61"><div class="ttname"><a href="group__pcie__controller__interface.html#ga709ecedbd0585b4eb17fc2f5923a8f61">pcie_generic_ctrl_conf_write</a></div><div class="ttdeci">void pcie_generic_ctrl_conf_write(mm_reg_t cfg_addr, pcie_bdf_t bdf, unsigned int reg, uint32_t data)</div><div class="ttdoc">Write a 32-bit word to a Memory-Mapped endpoint's configuration space.</div></div>
<div class="ttc" id="agroup__pcie__controller__interface_html_ga75910ea4255a740b57e35a596a90b7bb"><div class="ttname"><a href="group__pcie__controller__interface.html#ga75910ea4255a740b57e35a596a90b7bb">pcie_generic_ctrl_enumerate</a></div><div class="ttdeci">void pcie_generic_ctrl_enumerate(const struct device *dev, pcie_bdf_t bdf_start)</div><div class="ttdoc">Start PCIe Endpoints enumeration.</div></div>
<div class="ttc" id="agroup__pcie__controller__interface_html_gaa16b59c39f273a654b72d9e209f3ba2e"><div class="ttname"><a href="group__pcie__controller__interface.html#gaa16b59c39f273a654b72d9e209f3ba2e">pcie_generic_ctrl_conf_read</a></div><div class="ttdeci">uint32_t pcie_generic_ctrl_conf_read(mm_reg_t cfg_addr, pcie_bdf_t bdf, unsigned int reg)</div><div class="ttdoc">Read a 32-bit word from a Memory-Mapped endpoint's configuration space.</div></div>
<div class="ttc" id="agroup__pcie__controller__interface_html_gaa9d5bd27c841e36f65e65dec0b057e9a"><div class="ttname"><a href="group__pcie__controller__interface.html#gaa9d5bd27c841e36f65e65dec0b057e9a">pcie_ctrl_region_get_allocate_base_t</a></div><div class="ttdeci">bool(* pcie_ctrl_region_get_allocate_base_t)(const struct device *dev, pcie_bdf_t bdf, bool mem, bool mem64, size_t align, uintptr_t *bar_base_addr)</div><div class="ttdoc">Function called to get the current allocation base of a memory region subset for an endpoint Base Add...</div><div class="ttdef"><b>Definition:</b> controller.h:93</div></div>
<div class="ttc" id="agroup__pcie__controller__interface_html_gab144356b1c3ec3754aae0008634f2d2f"><div class="ttname"><a href="group__pcie__controller__interface.html#gab144356b1c3ec3754aae0008634f2d2f">pcie_ctrl_region_translate_t</a></div><div class="ttdeci">bool(* pcie_ctrl_region_translate_t)(const struct device *dev, pcie_bdf_t bdf, bool mem, bool mem64, uintptr_t bar_bus_addr, uintptr_t *bar_addr)</div><div class="ttdoc">Function called to translate an endpoint Base Address Register bus-centric address into Physical addr...</div><div class="ttdef"><b>Definition:</b> controller.h:116</div></div>
<div class="ttc" id="agroup__pcie__controller__interface_html_gac3d0f7e90bcc30996ce23324d2d7356a"><div class="ttname"><a href="group__pcie__controller__interface.html#gac3d0f7e90bcc30996ce23324d2d7356a">pcie_ctrl_conf_read_t</a></div><div class="ttdeci">uint32_t(* pcie_ctrl_conf_read_t)(const struct device *dev, pcie_bdf_t bdf, unsigned int reg)</div><div class="ttdoc">Function called to read a 32-bit word from an endpoint's configuration space.</div><div class="ttdef"><b>Definition:</b> controller.h:40</div></div>
<div class="ttc" id="agroup__pcie__controller__interface_html_gae6fa104ea2cc85912ebb1cfe0a1a3ddf"><div class="ttname"><a href="group__pcie__controller__interface.html#gae6fa104ea2cc85912ebb1cfe0a1a3ddf">pcie_ctrl_region_translate</a></div><div class="ttdeci">static bool pcie_ctrl_region_translate(const struct device *dev, pcie_bdf_t bdf, bool mem, bool mem64, uintptr_t bar_bus_addr, uintptr_t *bar_addr)</div><div class="ttdoc">Translate an endpoint Base Address Register bus-centric address into Physical address.</div><div class="ttdef"><b>Definition:</b> controller.h:283</div></div>
<div class="ttc" id="agroup__pcie__controller__interface_html_gae7c109ca138adfd906fef5b6f3dca385"><div class="ttname"><a href="group__pcie__controller__interface.html#gae7c109ca138adfd906fef5b6f3dca385">pcie_ctrl_region_get_allocate_base</a></div><div class="ttdeci">static bool pcie_ctrl_region_get_allocate_base(const struct device *dev, pcie_bdf_t bdf, bool mem, bool mem64, size_t align, uintptr_t *bar_base_addr)</div><div class="ttdoc">Function called to get the current allocation base of a memory region subset for an endpoint Base Add...</div><div class="ttdef"><b>Definition:</b> controller.h:255</div></div>
<div class="ttc" id="ainclude_2zephyr_2types_8h_html"><div class="ttname"><a href="include_2zephyr_2types_8h.html">types.h</a></div></div>
<div class="ttc" id="amem__heap_2shared__multi__heap_2src_2main_8c_html_a698b4ae5d990c4030b61afb7e057cb03"><div class="ttname"><a href="mem__heap_2shared__multi__heap_2src_2main_8c.html#a698b4ae5d990c4030b61afb7e057cb03">reg</a></div><div class="ttdeci">struct shared_multi_heap_region * reg</div><div class="ttdef"><b>Definition:</b> main.c:17</div></div>
<div class="ttc" id="astdbool_8h_html_abb452686968e48b67397da5f97445f5b"><div class="ttname"><a href="stdbool_8h.html#abb452686968e48b67397da5f97445f5b">bool</a></div><div class="ttdeci">#define bool</div><div class="ttdef"><b>Definition:</b> stdbool.h:13</div></div>
<div class="ttc" id="astdint_8h_html_a0a8582351ac627ee8bde2973c825e47f"><div class="ttname"><a href="stdint_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></div><div class="ttdeci">__UINT32_TYPE__ uint32_t</div><div class="ttdef"><b>Definition:</b> stdint.h:60</div></div>
<div class="ttc" id="astdint_8h_html_a4788399d1d0b37ccf098a7da82254808"><div class="ttname"><a href="stdint_8h.html#a4788399d1d0b37ccf098a7da82254808">uintptr_t</a></div><div class="ttdeci">__UINTPTR_TYPE__ uintptr_t</div><div class="ttdef"><b>Definition:</b> stdint.h:75</div></div>
<div class="ttc" id="astructdevice_html"><div class="ttname"><a href="structdevice.html">device</a></div><div class="ttdoc">Runtime device structure (in ROM) per driver instance.</div><div class="ttdef"><b>Definition:</b> device.h:450</div></div>
<div class="ttc" id="astructdevice_html_a4a2e6a2cfeb6efed7d5383c33458f46d"><div class="ttname"><a href="structdevice.html#a4a2e6a2cfeb6efed7d5383c33458f46d">device::api</a></div><div class="ttdeci">const void * api</div><div class="ttdef"><b>Definition:</b> device.h:456</div></div>
<div class="ttc" id="astructpcie__ctrl__config_html"><div class="ttname"><a href="structpcie__ctrl__config.html">pcie_ctrl_config</a></div><div class="ttdoc">Structure describing a device that supports the PCI Express Controller API.</div><div class="ttdef"><b>Definition:</b> controller.h:300</div></div>
<div class="ttc" id="astructpcie__ctrl__config_html_a3de0f32aaf3ddb377897974dfdfe67bd"><div class="ttname"><a href="structpcie__ctrl__config.html#a3de0f32aaf3ddb377897974dfdfe67bd">pcie_ctrl_config::cfg_addr</a></div><div class="ttdeci">uintptr_t cfg_addr</div><div class="ttdef"><b>Definition:</b> controller.h:302</div></div>
<div class="ttc" id="astructpcie__ctrl__config_html_a45f9fa1124aa64bbfd7ff2c5519cbb4b"><div class="ttname"><a href="structpcie__ctrl__config.html#a45f9fa1124aa64bbfd7ff2c5519cbb4b">pcie_ctrl_config::pcie_bus_addr</a></div><div class="ttdeci">uintptr_t pcie_bus_addr</div><div class="ttdef"><b>Definition:</b> controller.h:312</div></div>
<div class="ttc" id="astructpcie__ctrl__config_html_a4a620f03546490b65ba4d097329928e8"><div class="ttname"><a href="structpcie__ctrl__config.html#a4a620f03546490b65ba4d097329928e8">pcie_ctrl_config::ranges_count</a></div><div class="ttdeci">size_t ranges_count</div><div class="ttdef"><b>Definition:</b> controller.h:306</div></div>
<div class="ttc" id="astructpcie__ctrl__config_html_a90e48aaca78a8284caa449ee3972d87b"><div class="ttname"><a href="structpcie__ctrl__config.html#a90e48aaca78a8284caa449ee3972d87b">pcie_ctrl_config::flags</a></div><div class="ttdeci">uint32_t flags</div><div class="ttdef"><b>Definition:</b> controller.h:310</div></div>
<div class="ttc" id="astructpcie__ctrl__config_html_a927f6a04995fae5f265638cac90bf0b6"><div class="ttname"><a href="structpcie__ctrl__config.html#a927f6a04995fae5f265638cac90bf0b6">pcie_ctrl_config::ranges</a></div><div class="ttdeci">struct pcie_ctrl_config::@113 ranges[]</div></div>
<div class="ttc" id="astructpcie__ctrl__config_html_ace0b3505edc0aff3678a91b630244963"><div class="ttname"><a href="structpcie__ctrl__config.html#ace0b3505edc0aff3678a91b630244963">pcie_ctrl_config::host_map_addr</a></div><div class="ttdeci">uintptr_t host_map_addr</div><div class="ttdef"><b>Definition:</b> controller.h:314</div></div>
<div class="ttc" id="astructpcie__ctrl__config_html_adb1b8ed76f3f994f2da72c8e8b40d4f0"><div class="ttname"><a href="structpcie__ctrl__config.html#adb1b8ed76f3f994f2da72c8e8b40d4f0">pcie_ctrl_config::cfg_size</a></div><div class="ttdeci">size_t cfg_size</div><div class="ttdef"><b>Definition:</b> controller.h:304</div></div>
<div class="ttc" id="astructpcie__ctrl__config_html_ae3dd8d3d72a1597ee135b49e46e31bec"><div class="ttname"><a href="structpcie__ctrl__config.html#ae3dd8d3d72a1597ee135b49e46e31bec">pcie_ctrl_config::map_length</a></div><div class="ttdeci">size_t map_length</div><div class="ttdef"><b>Definition:</b> controller.h:316</div></div>
<div class="ttc" id="astructpcie__ctrl__driver__api_html"><div class="ttname"><a href="structpcie__ctrl__driver__api.html">pcie_ctrl_driver_api</a></div><div class="ttdoc">Structure providing callbacks to be implemented for devices that supports the PCI Express Controller ...</div><div class="ttdef"><b>Definition:</b> controller.h:165</div></div>
<div class="ttc" id="astructpcie__ctrl__driver__api_html_a20c1faf02c71e88da165c889550a76ae"><div class="ttname"><a href="structpcie__ctrl__driver__api.html#a20c1faf02c71e88da165c889550a76ae">pcie_ctrl_driver_api::conf_read</a></div><div class="ttdeci">pcie_ctrl_conf_read_t conf_read</div><div class="ttdef"><b>Definition:</b> controller.h:166</div></div>
<div class="ttc" id="astructpcie__ctrl__driver__api_html_a46191bf9aad7ab7ac1319918873b8b29"><div class="ttname"><a href="structpcie__ctrl__driver__api.html#a46191bf9aad7ab7ac1319918873b8b29">pcie_ctrl_driver_api::region_allocate</a></div><div class="ttdeci">pcie_ctrl_region_allocate_t region_allocate</div><div class="ttdef"><b>Definition:</b> controller.h:168</div></div>
<div class="ttc" id="astructpcie__ctrl__driver__api_html_a46fa0fd3a759fe2dc960546b49c53979"><div class="ttname"><a href="structpcie__ctrl__driver__api.html#a46fa0fd3a759fe2dc960546b49c53979">pcie_ctrl_driver_api::conf_write</a></div><div class="ttdeci">pcie_ctrl_conf_write_t conf_write</div><div class="ttdef"><b>Definition:</b> controller.h:167</div></div>
<div class="ttc" id="astructpcie__ctrl__driver__api_html_a5d7687cd738bd86a785fc281781d2759"><div class="ttname"><a href="structpcie__ctrl__driver__api.html#a5d7687cd738bd86a785fc281781d2759">pcie_ctrl_driver_api::region_get_allocate_base</a></div><div class="ttdeci">pcie_ctrl_region_get_allocate_base_t region_get_allocate_base</div><div class="ttdef"><b>Definition:</b> controller.h:169</div></div>
<div class="ttc" id="astructpcie__ctrl__driver__api_html_a71a4d13492bb3098bdb2c0e0ff7b94cf"><div class="ttname"><a href="structpcie__ctrl__driver__api.html#a71a4d13492bb3098bdb2c0e0ff7b94cf">pcie_ctrl_driver_api::region_translate</a></div><div class="ttdeci">pcie_ctrl_region_translate_t region_translate</div><div class="ttdef"><b>Definition:</b> controller.h:170</div></div>
<div class="ttc" id="asys_2sys__io_8h_html_a7bcfa789a44940bccc5b9b98642744b0"><div class="ttname"><a href="sys_2sys__io_8h.html#a7bcfa789a44940bccc5b9b98642744b0">mm_reg_t</a></div><div class="ttdeci">uintptr_t mm_reg_t</div><div class="ttdef"><b>Definition:</b> sys_io.h:20</div></div>
<div class="ttc" id="atest__fifo__contexts_8c_html_a8b1feab52ee372b1ee1297129329eaad"><div class="ttname"><a href="test__fifo__contexts_8c.html#a8b1feab52ee372b1ee1297129329eaad">data</a></div><div class="ttdeci">static fdata_t data[2]</div><div class="ttdef"><b>Definition:</b> test_fifo_contexts.c:15</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.9.1-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_4fe5cf12322eb0f9892753dc20f1484c.html">drivers</a></li><li class="navelem"><a class="el" href="dir_c53ab2a99d211ceb14df6f4f5cbc32f7.html">pcie</a></li><li class="navelem"><a class="el" href="drivers_2pcie_2controller_8h.html">controller.h</a></li>
    <li class="footer">Generated on Sat Mar 5 2022 05:00:44 for Zephyr API Documentation by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.2 </li>
  </ul>
</div>
<script type="text/javascript">
  $(function() {
    toggleButton = document.createElement('doxygen-awesome-dark-mode-toggle')
    toggleButton.title = "Toggle Light/Dark Mode"
    $(document).ready(function(){
      document.getElementById("MSearchBox").parentNode.appendChild(toggleButton)
    })
    // every resize will remove the button, which is why it has to be added again:
    $(window).resize(function(){
      document.getElementById("MSearchBox").parentNode.appendChild(toggleButton)
    })
  })
</script>
</body>
</html>
