ARM GAS  /tmp/ccCbwQS3.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	MX_GPIO_Init:
  26              	.LFB243:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** #include "main.h"
   2:Core/Src/main.c **** 
   3:Core/Src/main.c **** ADC_HandleTypeDef  hadc1;
   4:Core/Src/main.c **** DMA_HandleTypeDef  hdma_adc1;
   5:Core/Src/main.c **** DAC_HandleTypeDef  hdac;
   6:Core/Src/main.c **** DMA_HandleTypeDef  hdma_dac1;
   7:Core/Src/main.c **** TIM_HandleTypeDef  htim2;
   8:Core/Src/main.c **** UART_HandleTypeDef huart2;
   9:Core/Src/main.c **** 
  10:Core/Src/main.c **** void SystemClock_Config(void);
  11:Core/Src/main.c **** static void MX_GPIO_Init(void);
  12:Core/Src/main.c **** static void MX_DMA_Init(void);
  13:Core/Src/main.c **** static void MX_ADC1_Init(void);
  14:Core/Src/main.c **** static void MX_USART2_UART_Init(void);
  15:Core/Src/main.c **** static void MX_DAC_Init(void);
  16:Core/Src/main.c **** static void MX_TIM2_Init(void);
  17:Core/Src/main.c **** 
  18:Core/Src/main.c **** 
  19:Core/Src/main.c **** //#define DEBUG        // Define this if debugging with a LED connected to DAC Out
  20:Core/Src/main.c **** 
  21:Core/Src/main.c **** #ifdef DEBUG
  22:Core/Src/main.c ****   #define RAMP_FREQUENCY 1 // Hz
  23:Core/Src/main.c **** #else
  24:Core/Src/main.c ****   #define RAMP_FREQUENCY 20 // Hz
  25:Core/Src/main.c **** #endif
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** #define NS 4096
  28:Core/Src/main.c **** uint16_t Wave_LUT[NS];
  29:Core/Src/main.c **** uint32_t adc_val[2*NS];
  30:Core/Src/main.c **** uint16_t rampMin = 0;
  31:Core/Src/main.c **** uint16_t rampMax = 4095;
ARM GAS  /tmp/ccCbwQS3.s 			page 2


  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** 
  34:Core/Src/main.c **** void
  35:Core/Src/main.c **** buildRamp(int16_t np, uint16_t min, uint16_t max, uint16_t* pRamp) {
  36:Core/Src/main.c ****     float factor = (float)(max-min)/(float)np;
  37:Core/Src/main.c ****     for(int16_t i=0; i<np; i++) {
  38:Core/Src/main.c ****         pRamp[i] = (uint16_t)(min+factor*i);
  39:Core/Src/main.c ****     }
  40:Core/Src/main.c **** }
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** int 
  44:Core/Src/main.c **** main(void) {
  45:Core/Src/main.c ****     #ifdef DEBUG
  46:Core/Src/main.c ****         for(int32_t i=0; i<NS/2; i++) {
  47:Core/Src/main.c ****             Wave_LUT[i] = 4095;
  48:Core/Src/main.c ****             Wave_LUT[NS/2+i] = 0;
  49:Core/Src/main.c ****         }
  50:Core/Src/main.c ****     #else
  51:Core/Src/main.c ****         buildRamp(NS, rampMin, rampMax, Wave_LUT);
  52:Core/Src/main.c ****     #endif
  53:Core/Src/main.c **** 
  54:Core/Src/main.c ****     HAL_Init();
  55:Core/Src/main.c ****     SystemClock_Config();
  56:Core/Src/main.c **** 
  57:Core/Src/main.c ****     MX_GPIO_Init();
  58:Core/Src/main.c ****     MX_DMA_Init();
  59:Core/Src/main.c ****     MX_ADC1_Init();
  60:Core/Src/main.c ****     MX_USART2_UART_Init();
  61:Core/Src/main.c ****     MX_DAC_Init();
  62:Core/Src/main.c ****     MX_TIM2_Init();
  63:Core/Src/main.c **** 
  64:Core/Src/main.c ****     if(HAL_DAC_Start_DMA(&hdac, DAC_CHANNEL_1, (uint32_t*)Wave_LUT, NS, DAC_ALIGN_12B_R)) {
  65:Core/Src/main.c ****         Error_Handler(); 
  66:Core/Src/main.c ****     }
  67:Core/Src/main.c ****     if(HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&adc_val, 2*NS) != HAL_OK) {
  68:Core/Src/main.c ****         Error_Handler(); 
  69:Core/Src/main.c ****     }
  70:Core/Src/main.c ****     if(HAL_TIM_Base_Start(&htim2) != HAL_OK) {
  71:Core/Src/main.c ****         Error_Handler();
  72:Core/Src/main.c ****     }
  73:Core/Src/main.c ****     // start pwm generation
  74:Core/Src/main.c ****     if(HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1) != HAL_OK)
  75:Core/Src/main.c ****         Error_Handler();
  76:Core/Src/main.c **** 
  77:Core/Src/main.c ****     while (1) {
  78:Core/Src/main.c ****     }
  79:Core/Src/main.c **** }
  80:Core/Src/main.c **** 
  81:Core/Src/main.c **** 
  82:Core/Src/main.c **** void 
  83:Core/Src/main.c **** SystemClock_Config(void) {
  84:Core/Src/main.c ****     RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  85:Core/Src/main.c ****     RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  86:Core/Src/main.c **** 
  87:Core/Src/main.c ****     __HAL_RCC_PWR_CLK_ENABLE();
  88:Core/Src/main.c ****     __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
ARM GAS  /tmp/ccCbwQS3.s 			page 3


  89:Core/Src/main.c **** 
  90:Core/Src/main.c ****     RCC_OscInitStruct.OscillatorType      = RCC_OSCILLATORTYPE_HSI;
  91:Core/Src/main.c ****     RCC_OscInitStruct.HSIState            = RCC_HSI_ON;
  92:Core/Src/main.c ****     RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  93:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLState        = RCC_PLL_ON;
  94:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLSource       = RCC_PLLSOURCE_HSI;
  95:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLM            = 16;
  96:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLN            = 336;
  97:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLP            = RCC_PLLP_DIV4;
  98:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLQ            = 2;
  99:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLR            = 2;
 100:Core/Src/main.c ****     if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 101:Core/Src/main.c ****         Error_Handler();
 102:Core/Src/main.c ****     }
 103:Core/Src/main.c **** 
 104:Core/Src/main.c ****     RCC_ClkInitStruct.ClockType      = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK|
 105:Core/Src/main.c ****                                       RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 106:Core/Src/main.c ****     RCC_ClkInitStruct.SYSCLKSource   = RCC_SYSCLKSOURCE_PLLCLK;
 107:Core/Src/main.c ****     RCC_ClkInitStruct.AHBCLKDivider  = RCC_SYSCLK_DIV1;
 108:Core/Src/main.c ****     RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 109:Core/Src/main.c ****     RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 110:Core/Src/main.c **** 
 111:Core/Src/main.c ****     if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 112:Core/Src/main.c ****         Error_Handler();
 113:Core/Src/main.c ****     }
 114:Core/Src/main.c **** }
 115:Core/Src/main.c **** 
 116:Core/Src/main.c **** 
 117:Core/Src/main.c **** static void
 118:Core/Src/main.c **** MX_ADC1_Init(void) {
 119:Core/Src/main.c ****     ADC_ChannelConfTypeDef sConfig = {0};
 120:Core/Src/main.c **** 
 121:Core/Src/main.c ****     hadc1.Instance = ADC1;
 122:Core/Src/main.c ****     hadc1.Init.ClockPrescaler        = ADC_CLOCK_SYNC_PCLK_DIV4;
 123:Core/Src/main.c ****     hadc1.Init.Resolution            = ADC_RESOLUTION_12B;
 124:Core/Src/main.c ****     hadc1.Init.ScanConvMode          = DISABLE;
 125:Core/Src/main.c ****     hadc1.Init.ContinuousConvMode    = DISABLE;
 126:Core/Src/main.c ****     hadc1.Init.DiscontinuousConvMode = DISABLE;
 127:Core/Src/main.c ****     hadc1.Init.ExternalTrigConvEdge  = ADC_EXTERNALTRIGCONVEDGE_RISING;
 128:Core/Src/main.c ****     hadc1.Init.ExternalTrigConv      = ADC_EXTERNALTRIGCONV_T2_TRGO;
 129:Core/Src/main.c ****     hadc1.Init.DataAlign             = ADC_DATAALIGN_RIGHT;
 130:Core/Src/main.c ****     hadc1.Init.NbrOfConversion       = 1;
 131:Core/Src/main.c ****     hadc1.Init.DMAContinuousRequests = ENABLE;
 132:Core/Src/main.c ****     hadc1.Init.EOCSelection          = ADC_EOC_SINGLE_CONV;
 133:Core/Src/main.c ****     if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 134:Core/Src/main.c ****         Error_Handler();
 135:Core/Src/main.c ****     }
 136:Core/Src/main.c ****     sConfig.Channel      = ADC_CHANNEL_0;
 137:Core/Src/main.c ****     sConfig.Rank         = 1;
 138:Core/Src/main.c ****     sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 139:Core/Src/main.c ****     if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 140:Core/Src/main.c ****         Error_Handler();
 141:Core/Src/main.c ****     }
 142:Core/Src/main.c **** }
 143:Core/Src/main.c **** 
 144:Core/Src/main.c **** 
 145:Core/Src/main.c **** static void
ARM GAS  /tmp/ccCbwQS3.s 			page 4


 146:Core/Src/main.c **** MX_DAC_Init(void) {
 147:Core/Src/main.c ****     DAC_ChannelConfTypeDef sConfig = {0};
 148:Core/Src/main.c ****     hdac.Instance = DAC;
 149:Core/Src/main.c ****     if (HAL_DAC_Init(&hdac) != HAL_OK) {
 150:Core/Src/main.c ****         Error_Handler();
 151:Core/Src/main.c ****     }
 152:Core/Src/main.c ****     sConfig.DAC_Trigger      = DAC_TRIGGER_T2_TRGO;
 153:Core/Src/main.c ****     sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 154:Core/Src/main.c ****     if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK) {
 155:Core/Src/main.c ****         Error_Handler();
 156:Core/Src/main.c ****     }
 157:Core/Src/main.c **** }
 158:Core/Src/main.c **** 
 159:Core/Src/main.c **** 
 160:Core/Src/main.c **** static void
 161:Core/Src/main.c **** MX_TIM2_Init(void) {
 162:Core/Src/main.c ****     uint32_t periodValue = (uint32_t)((SystemCoreClock)/(RAMP_FREQUENCY*NS));
 163:Core/Src/main.c ****     if(periodValue < 2) {
 164:Core/Src/main.c ****         Error_Handler();
 165:Core/Src/main.c ****     }
 166:Core/Src/main.c ****     periodValue -= 1;
 167:Core/Src/main.c ****     uint32_t prescalerValue = 0;
 168:Core/Src/main.c **** 
 169:Core/Src/main.c ****     TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 170:Core/Src/main.c ****     TIM_MasterConfigTypeDef sMasterConfig = {0};
 171:Core/Src/main.c ****     TIM_OC_InitTypeDef sConfigOC = {0};
 172:Core/Src/main.c **** 
 173:Core/Src/main.c ****     htim2.Instance = TIM2;
 174:Core/Src/main.c ****     htim2.Init.Prescaler         = prescalerValue;
 175:Core/Src/main.c ****     htim2.Init.CounterMode       = TIM_COUNTERMODE_UP;
 176:Core/Src/main.c ****     htim2.Init.Period            = periodValue;
 177:Core/Src/main.c ****     htim2.Init.ClockDivision     = TIM_CLOCKDIVISION_DIV1;
 178:Core/Src/main.c ****     htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 179:Core/Src/main.c ****     if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 180:Core/Src/main.c ****         Error_Handler();
 181:Core/Src/main.c ****     }
 182:Core/Src/main.c ****     sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 183:Core/Src/main.c ****     if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 184:Core/Src/main.c ****         Error_Handler();
 185:Core/Src/main.c ****     }
 186:Core/Src/main.c ****     // Serve ?
 187:Core/Src/main.c ****     if (HAL_TIM_PWM_Init(&htim2) != HAL_OK) {
 188:Core/Src/main.c ****         Error_Handler();
 189:Core/Src/main.c ****     }
 190:Core/Src/main.c ****     sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 191:Core/Src/main.c ****     sMasterConfig.MasterSlaveMode     = TIM_MASTERSLAVEMODE_DISABLE;
 192:Core/Src/main.c ****     if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK) {
 193:Core/Src/main.c ****         Error_Handler();
 194:Core/Src/main.c ****     }
 195:Core/Src/main.c ****     sConfigOC.OCMode     = TIM_OCMODE_PWM1;
 196:Core/Src/main.c ****     sConfigOC.Pulse      = 0;
 197:Core/Src/main.c ****     sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 198:Core/Src/main.c ****     sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 199:Core/Src/main.c ****     if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK) {
 200:Core/Src/main.c ****         Error_Handler();
 201:Core/Src/main.c ****     }
 202:Core/Src/main.c **** }
ARM GAS  /tmp/ccCbwQS3.s 			page 5


 203:Core/Src/main.c **** 
 204:Core/Src/main.c **** 
 205:Core/Src/main.c **** static void 
 206:Core/Src/main.c **** MX_USART2_UART_Init(void) {
 207:Core/Src/main.c ****     huart2.Instance = USART2;
 208:Core/Src/main.c ****     huart2.Init.BaudRate     = 115200;
 209:Core/Src/main.c ****     huart2.Init.WordLength   = UART_WORDLENGTH_8B;
 210:Core/Src/main.c ****     huart2.Init.StopBits     = UART_STOPBITS_1;
 211:Core/Src/main.c ****     huart2.Init.Parity       = UART_PARITY_NONE;
 212:Core/Src/main.c ****     huart2.Init.Mode         = UART_MODE_TX_RX;
 213:Core/Src/main.c ****     huart2.Init.HwFlowCtl    = UART_HWCONTROL_NONE;
 214:Core/Src/main.c ****     huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 215:Core/Src/main.c ****     if (HAL_UART_Init(&huart2) != HAL_OK) {
 216:Core/Src/main.c ****         Error_Handler();
 217:Core/Src/main.c ****     }
 218:Core/Src/main.c **** }
 219:Core/Src/main.c **** 
 220:Core/Src/main.c **** static void 
 221:Core/Src/main.c **** MX_DMA_Init(void) {
 222:Core/Src/main.c ****     __HAL_RCC_DMA2_CLK_ENABLE();
 223:Core/Src/main.c ****     __HAL_RCC_DMA1_CLK_ENABLE();
 224:Core/Src/main.c **** 
 225:Core/Src/main.c ****     /* DMA1_Stream5_IRQn interrupt configuration */
 226:Core/Src/main.c ****     HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 227:Core/Src/main.c ****     HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 228:Core/Src/main.c ****     /* DMA2_Stream0_IRQn interrupt configuration */
 229:Core/Src/main.c ****     HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 230:Core/Src/main.c ****     HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 231:Core/Src/main.c **** }
 232:Core/Src/main.c **** 
 233:Core/Src/main.c **** 
 234:Core/Src/main.c **** static void
 235:Core/Src/main.c **** MX_GPIO_Init(void) {
  28              		.loc 1 235 20 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 40
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 30B5     		push	{r4, r5, lr}
  33              		.cfi_def_cfa_offset 12
  34              		.cfi_offset 4, -12
  35              		.cfi_offset 5, -8
  36              		.cfi_offset 14, -4
  37 0002 8BB0     		sub	sp, sp, #44
  38              		.cfi_def_cfa_offset 56
 236:Core/Src/main.c ****     GPIO_InitTypeDef GPIO_InitStruct = {0};
  39              		.loc 1 236 5 view .LVU1
  40              		.loc 1 236 22 is_stmt 0 view .LVU2
  41 0004 0024     		movs	r4, #0
  42 0006 0594     		str	r4, [sp, #20]
  43 0008 0694     		str	r4, [sp, #24]
  44 000a 0794     		str	r4, [sp, #28]
  45 000c 0894     		str	r4, [sp, #32]
  46 000e 0994     		str	r4, [sp, #36]
 237:Core/Src/main.c **** 
 238:Core/Src/main.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
  47              		.loc 1 238 5 is_stmt 1 view .LVU3
  48              	.LBB4:
ARM GAS  /tmp/ccCbwQS3.s 			page 6


  49              		.loc 1 238 5 view .LVU4
  50 0010 0194     		str	r4, [sp, #4]
  51              		.loc 1 238 5 view .LVU5
  52 0012 224B     		ldr	r3, .L3
  53 0014 1A6B     		ldr	r2, [r3, #48]
  54 0016 42F00402 		orr	r2, r2, #4
  55 001a 1A63     		str	r2, [r3, #48]
  56              		.loc 1 238 5 view .LVU6
  57 001c 1A6B     		ldr	r2, [r3, #48]
  58 001e 02F00402 		and	r2, r2, #4
  59 0022 0192     		str	r2, [sp, #4]
  60              		.loc 1 238 5 view .LVU7
  61 0024 019A     		ldr	r2, [sp, #4]
  62              	.LBE4:
  63              		.loc 1 238 5 view .LVU8
 239:Core/Src/main.c ****     __HAL_RCC_GPIOH_CLK_ENABLE();
  64              		.loc 1 239 5 view .LVU9
  65              	.LBB5:
  66              		.loc 1 239 5 view .LVU10
  67 0026 0294     		str	r4, [sp, #8]
  68              		.loc 1 239 5 view .LVU11
  69 0028 1A6B     		ldr	r2, [r3, #48]
  70 002a 42F08002 		orr	r2, r2, #128
  71 002e 1A63     		str	r2, [r3, #48]
  72              		.loc 1 239 5 view .LVU12
  73 0030 1A6B     		ldr	r2, [r3, #48]
  74 0032 02F08002 		and	r2, r2, #128
  75 0036 0292     		str	r2, [sp, #8]
  76              		.loc 1 239 5 view .LVU13
  77 0038 029A     		ldr	r2, [sp, #8]
  78              	.LBE5:
  79              		.loc 1 239 5 view .LVU14
 240:Core/Src/main.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  80              		.loc 1 240 5 view .LVU15
  81              	.LBB6:
  82              		.loc 1 240 5 view .LVU16
  83 003a 0394     		str	r4, [sp, #12]
  84              		.loc 1 240 5 view .LVU17
  85 003c 1A6B     		ldr	r2, [r3, #48]
  86 003e 42F00102 		orr	r2, r2, #1
  87 0042 1A63     		str	r2, [r3, #48]
  88              		.loc 1 240 5 view .LVU18
  89 0044 1A6B     		ldr	r2, [r3, #48]
  90 0046 02F00102 		and	r2, r2, #1
  91 004a 0392     		str	r2, [sp, #12]
  92              		.loc 1 240 5 view .LVU19
  93 004c 039A     		ldr	r2, [sp, #12]
  94              	.LBE6:
  95              		.loc 1 240 5 view .LVU20
 241:Core/Src/main.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
  96              		.loc 1 241 5 view .LVU21
  97              	.LBB7:
  98              		.loc 1 241 5 view .LVU22
  99 004e 0494     		str	r4, [sp, #16]
 100              		.loc 1 241 5 view .LVU23
 101 0050 1A6B     		ldr	r2, [r3, #48]
 102 0052 42F00202 		orr	r2, r2, #2
ARM GAS  /tmp/ccCbwQS3.s 			page 7


 103 0056 1A63     		str	r2, [r3, #48]
 104              		.loc 1 241 5 view .LVU24
 105 0058 1B6B     		ldr	r3, [r3, #48]
 106 005a 03F00203 		and	r3, r3, #2
 107 005e 0493     		str	r3, [sp, #16]
 108              		.loc 1 241 5 view .LVU25
 109 0060 049B     		ldr	r3, [sp, #16]
 110              	.LBE7:
 111              		.loc 1 241 5 view .LVU26
 242:Core/Src/main.c **** 
 243:Core/Src/main.c ****     HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 112              		.loc 1 243 5 view .LVU27
 113 0062 0F4D     		ldr	r5, .L3+4
 114 0064 2246     		mov	r2, r4
 115 0066 2021     		movs	r1, #32
 116 0068 2846     		mov	r0, r5
 117 006a FFF7FEFF 		bl	HAL_GPIO_WritePin
 118              	.LVL0:
 244:Core/Src/main.c **** 
 245:Core/Src/main.c ****     GPIO_InitStruct.Pin  = B1_Pin;
 119              		.loc 1 245 5 view .LVU28
 120              		.loc 1 245 26 is_stmt 0 view .LVU29
 121 006e 4FF40053 		mov	r3, #8192
 122 0072 0593     		str	r3, [sp, #20]
 246:Core/Src/main.c ****     GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 123              		.loc 1 246 5 is_stmt 1 view .LVU30
 124              		.loc 1 246 26 is_stmt 0 view .LVU31
 125 0074 4FF40413 		mov	r3, #2162688
 126 0078 0693     		str	r3, [sp, #24]
 247:Core/Src/main.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 127              		.loc 1 247 5 is_stmt 1 view .LVU32
 128              		.loc 1 247 26 is_stmt 0 view .LVU33
 129 007a 0794     		str	r4, [sp, #28]
 248:Core/Src/main.c ****     HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 130              		.loc 1 248 5 is_stmt 1 view .LVU34
 131 007c 05A9     		add	r1, sp, #20
 132 007e 0948     		ldr	r0, .L3+8
 133 0080 FFF7FEFF 		bl	HAL_GPIO_Init
 134              	.LVL1:
 249:Core/Src/main.c **** 
 250:Core/Src/main.c ****     GPIO_InitStruct.Pin   = LD2_Pin;
 135              		.loc 1 250 5 view .LVU35
 136              		.loc 1 250 27 is_stmt 0 view .LVU36
 137 0084 2023     		movs	r3, #32
 138 0086 0593     		str	r3, [sp, #20]
 251:Core/Src/main.c ****     GPIO_InitStruct.Mode  = GPIO_MODE_OUTPUT_PP;
 139              		.loc 1 251 5 is_stmt 1 view .LVU37
 140              		.loc 1 251 27 is_stmt 0 view .LVU38
 141 0088 0123     		movs	r3, #1
 142 008a 0693     		str	r3, [sp, #24]
 252:Core/Src/main.c ****     GPIO_InitStruct.Pull  = GPIO_NOPULL;
 143              		.loc 1 252 5 is_stmt 1 view .LVU39
 144              		.loc 1 252 27 is_stmt 0 view .LVU40
 145 008c 0794     		str	r4, [sp, #28]
 253:Core/Src/main.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 146              		.loc 1 253 5 is_stmt 1 view .LVU41
 147              		.loc 1 253 27 is_stmt 0 view .LVU42
ARM GAS  /tmp/ccCbwQS3.s 			page 8


 148 008e 0894     		str	r4, [sp, #32]
 254:Core/Src/main.c ****     HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 149              		.loc 1 254 5 is_stmt 1 view .LVU43
 150 0090 05A9     		add	r1, sp, #20
 151 0092 2846     		mov	r0, r5
 152 0094 FFF7FEFF 		bl	HAL_GPIO_Init
 153              	.LVL2:
 255:Core/Src/main.c **** }
 154              		.loc 1 255 1 is_stmt 0 view .LVU44
 155 0098 0BB0     		add	sp, sp, #44
 156              		.cfi_def_cfa_offset 12
 157              		@ sp needed
 158 009a 30BD     		pop	{r4, r5, pc}
 159              	.L4:
 160              		.align	2
 161              	.L3:
 162 009c 00380240 		.word	1073887232
 163 00a0 00000240 		.word	1073872896
 164 00a4 00080240 		.word	1073874944
 165              		.cfi_endproc
 166              	.LFE243:
 168              		.section	.text.MX_DMA_Init,"ax",%progbits
 169              		.align	1
 170              		.syntax unified
 171              		.thumb
 172              		.thumb_func
 173              		.fpu fpv4-sp-d16
 175              	MX_DMA_Init:
 176              	.LFB242:
 221:Core/Src/main.c ****     __HAL_RCC_DMA2_CLK_ENABLE();
 177              		.loc 1 221 19 is_stmt 1 view -0
 178              		.cfi_startproc
 179              		@ args = 0, pretend = 0, frame = 8
 180              		@ frame_needed = 0, uses_anonymous_args = 0
 181 0000 10B5     		push	{r4, lr}
 182              		.cfi_def_cfa_offset 8
 183              		.cfi_offset 4, -8
 184              		.cfi_offset 14, -4
 185 0002 82B0     		sub	sp, sp, #8
 186              		.cfi_def_cfa_offset 16
 222:Core/Src/main.c ****     __HAL_RCC_DMA1_CLK_ENABLE();
 187              		.loc 1 222 5 view .LVU46
 188              	.LBB8:
 222:Core/Src/main.c ****     __HAL_RCC_DMA1_CLK_ENABLE();
 189              		.loc 1 222 5 view .LVU47
 190 0004 0024     		movs	r4, #0
 191 0006 0094     		str	r4, [sp]
 222:Core/Src/main.c ****     __HAL_RCC_DMA1_CLK_ENABLE();
 192              		.loc 1 222 5 view .LVU48
 193 0008 124B     		ldr	r3, .L7
 194 000a 1A6B     		ldr	r2, [r3, #48]
 195 000c 42F48002 		orr	r2, r2, #4194304
 196 0010 1A63     		str	r2, [r3, #48]
 222:Core/Src/main.c ****     __HAL_RCC_DMA1_CLK_ENABLE();
 197              		.loc 1 222 5 view .LVU49
 198 0012 1A6B     		ldr	r2, [r3, #48]
 199 0014 02F48002 		and	r2, r2, #4194304
ARM GAS  /tmp/ccCbwQS3.s 			page 9


 200 0018 0092     		str	r2, [sp]
 222:Core/Src/main.c ****     __HAL_RCC_DMA1_CLK_ENABLE();
 201              		.loc 1 222 5 view .LVU50
 202 001a 009A     		ldr	r2, [sp]
 203              	.LBE8:
 222:Core/Src/main.c ****     __HAL_RCC_DMA1_CLK_ENABLE();
 204              		.loc 1 222 5 view .LVU51
 223:Core/Src/main.c **** 
 205              		.loc 1 223 5 view .LVU52
 206              	.LBB9:
 223:Core/Src/main.c **** 
 207              		.loc 1 223 5 view .LVU53
 208 001c 0194     		str	r4, [sp, #4]
 223:Core/Src/main.c **** 
 209              		.loc 1 223 5 view .LVU54
 210 001e 1A6B     		ldr	r2, [r3, #48]
 211 0020 42F40012 		orr	r2, r2, #2097152
 212 0024 1A63     		str	r2, [r3, #48]
 223:Core/Src/main.c **** 
 213              		.loc 1 223 5 view .LVU55
 214 0026 1B6B     		ldr	r3, [r3, #48]
 215 0028 03F40013 		and	r3, r3, #2097152
 216 002c 0193     		str	r3, [sp, #4]
 223:Core/Src/main.c **** 
 217              		.loc 1 223 5 view .LVU56
 218 002e 019B     		ldr	r3, [sp, #4]
 219              	.LBE9:
 223:Core/Src/main.c **** 
 220              		.loc 1 223 5 view .LVU57
 226:Core/Src/main.c ****     HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 221              		.loc 1 226 5 view .LVU58
 222 0030 2246     		mov	r2, r4
 223 0032 2146     		mov	r1, r4
 224 0034 1020     		movs	r0, #16
 225 0036 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 226              	.LVL3:
 227:Core/Src/main.c ****     /* DMA2_Stream0_IRQn interrupt configuration */
 227              		.loc 1 227 5 view .LVU59
 228 003a 1020     		movs	r0, #16
 229 003c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 230              	.LVL4:
 229:Core/Src/main.c ****     HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 231              		.loc 1 229 5 view .LVU60
 232 0040 2246     		mov	r2, r4
 233 0042 2146     		mov	r1, r4
 234 0044 3820     		movs	r0, #56
 235 0046 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 236              	.LVL5:
 230:Core/Src/main.c **** }
 237              		.loc 1 230 5 view .LVU61
 238 004a 3820     		movs	r0, #56
 239 004c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 240              	.LVL6:
 231:Core/Src/main.c **** 
 241              		.loc 1 231 1 is_stmt 0 view .LVU62
 242 0050 02B0     		add	sp, sp, #8
 243              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/ccCbwQS3.s 			page 10


 244              		@ sp needed
 245 0052 10BD     		pop	{r4, pc}
 246              	.L8:
 247              		.align	2
 248              	.L7:
 249 0054 00380240 		.word	1073887232
 250              		.cfi_endproc
 251              	.LFE242:
 253              		.section	.text.buildRamp,"ax",%progbits
 254              		.align	1
 255              		.global	buildRamp
 256              		.syntax unified
 257              		.thumb
 258              		.thumb_func
 259              		.fpu fpv4-sp-d16
 261              	buildRamp:
 262              	.LVL7:
 263              	.LFB235:
  35:Core/Src/main.c ****     float factor = (float)(max-min)/(float)np;
 264              		.loc 1 35 68 is_stmt 1 view -0
 265              		.cfi_startproc
 266              		@ args = 0, pretend = 0, frame = 0
 267              		@ frame_needed = 0, uses_anonymous_args = 0
 268              		@ link register save eliminated.
  35:Core/Src/main.c ****     float factor = (float)(max-min)/(float)np;
 269              		.loc 1 35 68 is_stmt 0 view .LVU64
 270 0000 06EE901A 		vmov	s13, r1	@ int
  36:Core/Src/main.c ****     for(int16_t i=0; i<np; i++) {
 271              		.loc 1 36 5 is_stmt 1 view .LVU65
  36:Core/Src/main.c ****     for(int16_t i=0; i<np; i++) {
 272              		.loc 1 36 31 is_stmt 0 view .LVU66
 273 0004 521A     		subs	r2, r2, r1
 274              	.LVL8:
  36:Core/Src/main.c ****     for(int16_t i=0; i<np; i++) {
 275              		.loc 1 36 20 view .LVU67
 276 0006 07EE902A 		vmov	s15, r2	@ int
 277 000a F8EEE77A 		vcvt.f32.s32	s15, s15
  36:Core/Src/main.c ****     for(int16_t i=0; i<np; i++) {
 278              		.loc 1 36 37 view .LVU68
 279 000e 07EE100A 		vmov	s14, r0	@ int
 280 0012 B8EEC77A 		vcvt.f32.s32	s14, s14
  36:Core/Src/main.c ****     for(int16_t i=0; i<np; i++) {
 281              		.loc 1 36 11 view .LVU69
 282 0016 87EE876A 		vdiv.f32	s12, s15, s14
 283              	.LVL9:
  37:Core/Src/main.c ****         pRamp[i] = (uint16_t)(min+factor*i);
 284              		.loc 1 37 5 is_stmt 1 view .LVU70
 285              	.LBB10:
  37:Core/Src/main.c ****         pRamp[i] = (uint16_t)(min+factor*i);
 286              		.loc 1 37 9 view .LVU71
  37:Core/Src/main.c ****         pRamp[i] = (uint16_t)(min+factor*i);
 287              		.loc 1 37 17 is_stmt 0 view .LVU72
 288 001a 0022     		movs	r2, #0
  37:Core/Src/main.c ****         pRamp[i] = (uint16_t)(min+factor*i);
 289              		.loc 1 37 5 view .LVU73
 290 001c 11E0     		b	.L10
 291              	.LVL10:
ARM GAS  /tmp/ccCbwQS3.s 			page 11


 292              	.L11:
  38:Core/Src/main.c ****     }
 293              		.loc 1 38 9 is_stmt 1 discriminator 3 view .LVU74
  38:Core/Src/main.c ****     }
 294              		.loc 1 38 41 is_stmt 0 discriminator 3 view .LVU75
 295 001e 07EE902A 		vmov	s15, r2	@ int
 296 0022 F8EEE77A 		vcvt.f32.s32	s15, s15
 297 0026 27EE867A 		vmul.f32	s14, s15, s12
  38:Core/Src/main.c ****     }
 298              		.loc 1 38 34 discriminator 3 view .LVU76
 299 002a F8EEE67A 		vcvt.f32.s32	s15, s13
 300 002e 77EE877A 		vadd.f32	s15, s15, s14
  38:Core/Src/main.c ****     }
 301              		.loc 1 38 20 discriminator 3 view .LVU77
 302 0032 FCEEE77A 		vcvt.u32.f32	s15, s15
  38:Core/Src/main.c ****     }
 303              		.loc 1 38 18 discriminator 3 view .LVU78
 304 0036 17EE901A 		vmov	r1, s15	@ int
 305 003a 23F81210 		strh	r1, [r3, r2, lsl #1]	@ movhi
  37:Core/Src/main.c ****         pRamp[i] = (uint16_t)(min+factor*i);
 306              		.loc 1 37 28 is_stmt 1 discriminator 3 view .LVU79
  37:Core/Src/main.c ****         pRamp[i] = (uint16_t)(min+factor*i);
 307              		.loc 1 37 29 is_stmt 0 discriminator 3 view .LVU80
 308 003e 0132     		adds	r2, r2, #1
 309              	.LVL11:
  37:Core/Src/main.c ****         pRamp[i] = (uint16_t)(min+factor*i);
 310              		.loc 1 37 29 discriminator 3 view .LVU81
 311 0040 12B2     		sxth	r2, r2
 312              	.LVL12:
 313              	.L10:
  37:Core/Src/main.c ****         pRamp[i] = (uint16_t)(min+factor*i);
 314              		.loc 1 37 22 is_stmt 1 discriminator 1 view .LVU82
  37:Core/Src/main.c ****         pRamp[i] = (uint16_t)(min+factor*i);
 315              		.loc 1 37 5 is_stmt 0 discriminator 1 view .LVU83
 316 0042 8242     		cmp	r2, r0
 317 0044 EBDB     		blt	.L11
 318              	.LBE10:
  40:Core/Src/main.c **** 
 319              		.loc 1 40 1 view .LVU84
 320 0046 7047     		bx	lr
 321              		.cfi_endproc
 322              	.LFE235:
 324              		.section	.text.Error_Handler,"ax",%progbits
 325              		.align	1
 326              		.global	Error_Handler
 327              		.syntax unified
 328              		.thumb
 329              		.thumb_func
 330              		.fpu fpv4-sp-d16
 332              	Error_Handler:
 333              	.LFB244:
 256:Core/Src/main.c **** 
 257:Core/Src/main.c **** 
 258:Core/Src/main.c **** void 
 259:Core/Src/main.c **** Error_Handler(void) {
 334              		.loc 1 259 21 is_stmt 1 view -0
 335              		.cfi_startproc
ARM GAS  /tmp/ccCbwQS3.s 			page 12


 336              		@ Volatile: function does not return.
 337              		@ args = 0, pretend = 0, frame = 0
 338              		@ frame_needed = 0, uses_anonymous_args = 0
 339              		@ link register save eliminated.
 260:Core/Src/main.c ****     __disable_irq();
 340              		.loc 1 260 5 view .LVU86
 341              	.LBB11:
 342              	.LBI11:
 343              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/ccCbwQS3.s 			page 13


  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
ARM GAS  /tmp/ccCbwQS3.s 			page 14


 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 344              		.loc 2 140 27 view .LVU87
 345              	.LBB12:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 346              		.loc 2 142 3 view .LVU88
 347              		.syntax unified
 348              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 349 0000 72B6     		cpsid i
 350              	@ 0 "" 2
 351              		.thumb
 352              		.syntax unified
 353              	.L13:
 354              	.LBE12:
 355              	.LBE11:
 261:Core/Src/main.c ****     while (1) {
 356              		.loc 1 261 5 discriminator 1 view .LVU89
 262:Core/Src/main.c ****     }
 357              		.loc 1 262 5 discriminator 1 view .LVU90
 261:Core/Src/main.c ****     while (1) {
 358              		.loc 1 261 11 discriminator 1 view .LVU91
 359 0002 FEE7     		b	.L13
 360              		.cfi_endproc
ARM GAS  /tmp/ccCbwQS3.s 			page 15


 361              	.LFE244:
 363              		.section	.text.MX_ADC1_Init,"ax",%progbits
 364              		.align	1
 365              		.syntax unified
 366              		.thumb
 367              		.thumb_func
 368              		.fpu fpv4-sp-d16
 370              	MX_ADC1_Init:
 371              	.LFB238:
 118:Core/Src/main.c ****     ADC_ChannelConfTypeDef sConfig = {0};
 372              		.loc 1 118 20 view -0
 373              		.cfi_startproc
 374              		@ args = 0, pretend = 0, frame = 16
 375              		@ frame_needed = 0, uses_anonymous_args = 0
 376 0000 00B5     		push	{lr}
 377              		.cfi_def_cfa_offset 4
 378              		.cfi_offset 14, -4
 379 0002 85B0     		sub	sp, sp, #20
 380              		.cfi_def_cfa_offset 24
 119:Core/Src/main.c **** 
 381              		.loc 1 119 5 view .LVU93
 119:Core/Src/main.c **** 
 382              		.loc 1 119 28 is_stmt 0 view .LVU94
 383 0004 0023     		movs	r3, #0
 384 0006 0093     		str	r3, [sp]
 385 0008 0193     		str	r3, [sp, #4]
 386 000a 0293     		str	r3, [sp, #8]
 387 000c 0393     		str	r3, [sp, #12]
 121:Core/Src/main.c ****     hadc1.Init.ClockPrescaler        = ADC_CLOCK_SYNC_PCLK_DIV4;
 388              		.loc 1 121 5 is_stmt 1 view .LVU95
 121:Core/Src/main.c ****     hadc1.Init.ClockPrescaler        = ADC_CLOCK_SYNC_PCLK_DIV4;
 389              		.loc 1 121 20 is_stmt 0 view .LVU96
 390 000e 1548     		ldr	r0, .L20
 391 0010 154A     		ldr	r2, .L20+4
 392 0012 0260     		str	r2, [r0]
 122:Core/Src/main.c ****     hadc1.Init.Resolution            = ADC_RESOLUTION_12B;
 393              		.loc 1 122 5 is_stmt 1 view .LVU97
 122:Core/Src/main.c ****     hadc1.Init.Resolution            = ADC_RESOLUTION_12B;
 394              		.loc 1 122 38 is_stmt 0 view .LVU98
 395 0014 4FF48032 		mov	r2, #65536
 396 0018 4260     		str	r2, [r0, #4]
 123:Core/Src/main.c ****     hadc1.Init.ScanConvMode          = DISABLE;
 397              		.loc 1 123 5 is_stmt 1 view .LVU99
 123:Core/Src/main.c ****     hadc1.Init.ScanConvMode          = DISABLE;
 398              		.loc 1 123 38 is_stmt 0 view .LVU100
 399 001a 8360     		str	r3, [r0, #8]
 124:Core/Src/main.c ****     hadc1.Init.ContinuousConvMode    = DISABLE;
 400              		.loc 1 124 5 is_stmt 1 view .LVU101
 124:Core/Src/main.c ****     hadc1.Init.ContinuousConvMode    = DISABLE;
 401              		.loc 1 124 38 is_stmt 0 view .LVU102
 402 001c 0361     		str	r3, [r0, #16]
 125:Core/Src/main.c ****     hadc1.Init.DiscontinuousConvMode = DISABLE;
 403              		.loc 1 125 5 is_stmt 1 view .LVU103
 125:Core/Src/main.c ****     hadc1.Init.DiscontinuousConvMode = DISABLE;
 404              		.loc 1 125 38 is_stmt 0 view .LVU104
 405 001e 0376     		strb	r3, [r0, #24]
 126:Core/Src/main.c ****     hadc1.Init.ExternalTrigConvEdge  = ADC_EXTERNALTRIGCONVEDGE_RISING;
ARM GAS  /tmp/ccCbwQS3.s 			page 16


 406              		.loc 1 126 5 is_stmt 1 view .LVU105
 126:Core/Src/main.c ****     hadc1.Init.ExternalTrigConvEdge  = ADC_EXTERNALTRIGCONVEDGE_RISING;
 407              		.loc 1 126 38 is_stmt 0 view .LVU106
 408 0020 80F82030 		strb	r3, [r0, #32]
 127:Core/Src/main.c ****     hadc1.Init.ExternalTrigConv      = ADC_EXTERNALTRIGCONV_T2_TRGO;
 409              		.loc 1 127 5 is_stmt 1 view .LVU107
 127:Core/Src/main.c ****     hadc1.Init.ExternalTrigConv      = ADC_EXTERNALTRIGCONV_T2_TRGO;
 410              		.loc 1 127 38 is_stmt 0 view .LVU108
 411 0024 4FF08052 		mov	r2, #268435456
 412 0028 C262     		str	r2, [r0, #44]
 128:Core/Src/main.c ****     hadc1.Init.DataAlign             = ADC_DATAALIGN_RIGHT;
 413              		.loc 1 128 5 is_stmt 1 view .LVU109
 128:Core/Src/main.c ****     hadc1.Init.DataAlign             = ADC_DATAALIGN_RIGHT;
 414              		.loc 1 128 38 is_stmt 0 view .LVU110
 415 002a 4FF0C062 		mov	r2, #100663296
 416 002e 8262     		str	r2, [r0, #40]
 129:Core/Src/main.c ****     hadc1.Init.NbrOfConversion       = 1;
 417              		.loc 1 129 5 is_stmt 1 view .LVU111
 129:Core/Src/main.c ****     hadc1.Init.NbrOfConversion       = 1;
 418              		.loc 1 129 38 is_stmt 0 view .LVU112
 419 0030 C360     		str	r3, [r0, #12]
 130:Core/Src/main.c ****     hadc1.Init.DMAContinuousRequests = ENABLE;
 420              		.loc 1 130 5 is_stmt 1 view .LVU113
 130:Core/Src/main.c ****     hadc1.Init.DMAContinuousRequests = ENABLE;
 421              		.loc 1 130 38 is_stmt 0 view .LVU114
 422 0032 0123     		movs	r3, #1
 423 0034 C361     		str	r3, [r0, #28]
 131:Core/Src/main.c ****     hadc1.Init.EOCSelection          = ADC_EOC_SINGLE_CONV;
 424              		.loc 1 131 5 is_stmt 1 view .LVU115
 131:Core/Src/main.c ****     hadc1.Init.EOCSelection          = ADC_EOC_SINGLE_CONV;
 425              		.loc 1 131 38 is_stmt 0 view .LVU116
 426 0036 80F83030 		strb	r3, [r0, #48]
 132:Core/Src/main.c ****     if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 427              		.loc 1 132 5 is_stmt 1 view .LVU117
 132:Core/Src/main.c ****     if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 428              		.loc 1 132 38 is_stmt 0 view .LVU118
 429 003a 4361     		str	r3, [r0, #20]
 133:Core/Src/main.c ****         Error_Handler();
 430              		.loc 1 133 5 is_stmt 1 view .LVU119
 133:Core/Src/main.c ****         Error_Handler();
 431              		.loc 1 133 9 is_stmt 0 view .LVU120
 432 003c FFF7FEFF 		bl	HAL_ADC_Init
 433              	.LVL13:
 133:Core/Src/main.c ****         Error_Handler();
 434              		.loc 1 133 8 view .LVU121
 435 0040 60B9     		cbnz	r0, .L18
 136:Core/Src/main.c ****     sConfig.Rank         = 1;
 436              		.loc 1 136 5 is_stmt 1 view .LVU122
 136:Core/Src/main.c ****     sConfig.Rank         = 1;
 437              		.loc 1 136 26 is_stmt 0 view .LVU123
 438 0042 0023     		movs	r3, #0
 439 0044 0093     		str	r3, [sp]
 137:Core/Src/main.c ****     sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 440              		.loc 1 137 5 is_stmt 1 view .LVU124
 137:Core/Src/main.c ****     sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 441              		.loc 1 137 26 is_stmt 0 view .LVU125
 442 0046 0122     		movs	r2, #1
ARM GAS  /tmp/ccCbwQS3.s 			page 17


 443 0048 0192     		str	r2, [sp, #4]
 138:Core/Src/main.c ****     if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 444              		.loc 1 138 5 is_stmt 1 view .LVU126
 138:Core/Src/main.c ****     if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 445              		.loc 1 138 26 is_stmt 0 view .LVU127
 446 004a 0293     		str	r3, [sp, #8]
 139:Core/Src/main.c ****         Error_Handler();
 447              		.loc 1 139 5 is_stmt 1 view .LVU128
 139:Core/Src/main.c ****         Error_Handler();
 448              		.loc 1 139 9 is_stmt 0 view .LVU129
 449 004c 6946     		mov	r1, sp
 450 004e 0548     		ldr	r0, .L20
 451 0050 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 452              	.LVL14:
 139:Core/Src/main.c ****         Error_Handler();
 453              		.loc 1 139 8 view .LVU130
 454 0054 20B9     		cbnz	r0, .L19
 142:Core/Src/main.c **** 
 455              		.loc 1 142 1 view .LVU131
 456 0056 05B0     		add	sp, sp, #20
 457              		.cfi_remember_state
 458              		.cfi_def_cfa_offset 4
 459              		@ sp needed
 460 0058 5DF804FB 		ldr	pc, [sp], #4
 461              	.L18:
 462              		.cfi_restore_state
 134:Core/Src/main.c ****     }
 463              		.loc 1 134 9 is_stmt 1 view .LVU132
 464 005c FFF7FEFF 		bl	Error_Handler
 465              	.LVL15:
 466              	.L19:
 140:Core/Src/main.c ****     }
 467              		.loc 1 140 9 view .LVU133
 468 0060 FFF7FEFF 		bl	Error_Handler
 469              	.LVL16:
 470              	.L21:
 471              		.align	2
 472              	.L20:
 473 0064 00000000 		.word	.LANCHOR0
 474 0068 00200140 		.word	1073815552
 475              		.cfi_endproc
 476              	.LFE238:
 478              		.section	.text.MX_USART2_UART_Init,"ax",%progbits
 479              		.align	1
 480              		.syntax unified
 481              		.thumb
 482              		.thumb_func
 483              		.fpu fpv4-sp-d16
 485              	MX_USART2_UART_Init:
 486              	.LFB241:
 206:Core/Src/main.c ****     huart2.Instance = USART2;
 487              		.loc 1 206 27 view -0
 488              		.cfi_startproc
 489              		@ args = 0, pretend = 0, frame = 0
 490              		@ frame_needed = 0, uses_anonymous_args = 0
 491 0000 08B5     		push	{r3, lr}
 492              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/ccCbwQS3.s 			page 18


 493              		.cfi_offset 3, -8
 494              		.cfi_offset 14, -4
 207:Core/Src/main.c ****     huart2.Init.BaudRate     = 115200;
 495              		.loc 1 207 5 view .LVU135
 207:Core/Src/main.c ****     huart2.Init.BaudRate     = 115200;
 496              		.loc 1 207 21 is_stmt 0 view .LVU136
 497 0002 0A48     		ldr	r0, .L26
 498 0004 0A4B     		ldr	r3, .L26+4
 499 0006 0360     		str	r3, [r0]
 208:Core/Src/main.c ****     huart2.Init.WordLength   = UART_WORDLENGTH_8B;
 500              		.loc 1 208 5 is_stmt 1 view .LVU137
 208:Core/Src/main.c ****     huart2.Init.WordLength   = UART_WORDLENGTH_8B;
 501              		.loc 1 208 30 is_stmt 0 view .LVU138
 502 0008 4FF4E133 		mov	r3, #115200
 503 000c 4360     		str	r3, [r0, #4]
 209:Core/Src/main.c ****     huart2.Init.StopBits     = UART_STOPBITS_1;
 504              		.loc 1 209 5 is_stmt 1 view .LVU139
 209:Core/Src/main.c ****     huart2.Init.StopBits     = UART_STOPBITS_1;
 505              		.loc 1 209 30 is_stmt 0 view .LVU140
 506 000e 0023     		movs	r3, #0
 507 0010 8360     		str	r3, [r0, #8]
 210:Core/Src/main.c ****     huart2.Init.Parity       = UART_PARITY_NONE;
 508              		.loc 1 210 5 is_stmt 1 view .LVU141
 210:Core/Src/main.c ****     huart2.Init.Parity       = UART_PARITY_NONE;
 509              		.loc 1 210 30 is_stmt 0 view .LVU142
 510 0012 C360     		str	r3, [r0, #12]
 211:Core/Src/main.c ****     huart2.Init.Mode         = UART_MODE_TX_RX;
 511              		.loc 1 211 5 is_stmt 1 view .LVU143
 211:Core/Src/main.c ****     huart2.Init.Mode         = UART_MODE_TX_RX;
 512              		.loc 1 211 30 is_stmt 0 view .LVU144
 513 0014 0361     		str	r3, [r0, #16]
 212:Core/Src/main.c ****     huart2.Init.HwFlowCtl    = UART_HWCONTROL_NONE;
 514              		.loc 1 212 5 is_stmt 1 view .LVU145
 212:Core/Src/main.c ****     huart2.Init.HwFlowCtl    = UART_HWCONTROL_NONE;
 515              		.loc 1 212 30 is_stmt 0 view .LVU146
 516 0016 0C22     		movs	r2, #12
 517 0018 4261     		str	r2, [r0, #20]
 213:Core/Src/main.c ****     huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 518              		.loc 1 213 5 is_stmt 1 view .LVU147
 213:Core/Src/main.c ****     huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 519              		.loc 1 213 30 is_stmt 0 view .LVU148
 520 001a 8361     		str	r3, [r0, #24]
 214:Core/Src/main.c ****     if (HAL_UART_Init(&huart2) != HAL_OK) {
 521              		.loc 1 214 5 is_stmt 1 view .LVU149
 214:Core/Src/main.c ****     if (HAL_UART_Init(&huart2) != HAL_OK) {
 522              		.loc 1 214 30 is_stmt 0 view .LVU150
 523 001c C361     		str	r3, [r0, #28]
 215:Core/Src/main.c ****         Error_Handler();
 524              		.loc 1 215 5 is_stmt 1 view .LVU151
 215:Core/Src/main.c ****         Error_Handler();
 525              		.loc 1 215 9 is_stmt 0 view .LVU152
 526 001e FFF7FEFF 		bl	HAL_UART_Init
 527              	.LVL17:
 215:Core/Src/main.c ****         Error_Handler();
 528              		.loc 1 215 8 view .LVU153
 529 0022 00B9     		cbnz	r0, .L25
 218:Core/Src/main.c **** 
ARM GAS  /tmp/ccCbwQS3.s 			page 19


 530              		.loc 1 218 1 view .LVU154
 531 0024 08BD     		pop	{r3, pc}
 532              	.L25:
 216:Core/Src/main.c ****     }
 533              		.loc 1 216 9 is_stmt 1 view .LVU155
 534 0026 FFF7FEFF 		bl	Error_Handler
 535              	.LVL18:
 536              	.L27:
 537 002a 00BF     		.align	2
 538              	.L26:
 539 002c 00000000 		.word	.LANCHOR1
 540 0030 00440040 		.word	1073759232
 541              		.cfi_endproc
 542              	.LFE241:
 544              		.section	.text.MX_DAC_Init,"ax",%progbits
 545              		.align	1
 546              		.syntax unified
 547              		.thumb
 548              		.thumb_func
 549              		.fpu fpv4-sp-d16
 551              	MX_DAC_Init:
 552              	.LFB239:
 146:Core/Src/main.c ****     DAC_ChannelConfTypeDef sConfig = {0};
 553              		.loc 1 146 19 view -0
 554              		.cfi_startproc
 555              		@ args = 0, pretend = 0, frame = 8
 556              		@ frame_needed = 0, uses_anonymous_args = 0
 557 0000 00B5     		push	{lr}
 558              		.cfi_def_cfa_offset 4
 559              		.cfi_offset 14, -4
 560 0002 83B0     		sub	sp, sp, #12
 561              		.cfi_def_cfa_offset 16
 147:Core/Src/main.c ****     hdac.Instance = DAC;
 562              		.loc 1 147 5 view .LVU157
 147:Core/Src/main.c ****     hdac.Instance = DAC;
 563              		.loc 1 147 28 is_stmt 0 view .LVU158
 564 0004 0023     		movs	r3, #0
 565 0006 0093     		str	r3, [sp]
 566 0008 0193     		str	r3, [sp, #4]
 148:Core/Src/main.c ****     if (HAL_DAC_Init(&hdac) != HAL_OK) {
 567              		.loc 1 148 5 is_stmt 1 view .LVU159
 148:Core/Src/main.c ****     if (HAL_DAC_Init(&hdac) != HAL_OK) {
 568              		.loc 1 148 19 is_stmt 0 view .LVU160
 569 000a 0B48     		ldr	r0, .L34
 570 000c 0B4B     		ldr	r3, .L34+4
 571 000e 0360     		str	r3, [r0]
 149:Core/Src/main.c ****         Error_Handler();
 572              		.loc 1 149 5 is_stmt 1 view .LVU161
 149:Core/Src/main.c ****         Error_Handler();
 573              		.loc 1 149 9 is_stmt 0 view .LVU162
 574 0010 FFF7FEFF 		bl	HAL_DAC_Init
 575              	.LVL19:
 149:Core/Src/main.c ****         Error_Handler();
 576              		.loc 1 149 8 view .LVU163
 577 0014 58B9     		cbnz	r0, .L32
 152:Core/Src/main.c ****     sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 578              		.loc 1 152 5 is_stmt 1 view .LVU164
ARM GAS  /tmp/ccCbwQS3.s 			page 20


 152:Core/Src/main.c ****     sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 579              		.loc 1 152 30 is_stmt 0 view .LVU165
 580 0016 2423     		movs	r3, #36
 581 0018 0093     		str	r3, [sp]
 153:Core/Src/main.c ****     if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK) {
 582              		.loc 1 153 5 is_stmt 1 view .LVU166
 153:Core/Src/main.c ****     if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK) {
 583              		.loc 1 153 30 is_stmt 0 view .LVU167
 584 001a 0022     		movs	r2, #0
 585 001c 0192     		str	r2, [sp, #4]
 154:Core/Src/main.c ****         Error_Handler();
 586              		.loc 1 154 5 is_stmt 1 view .LVU168
 154:Core/Src/main.c ****         Error_Handler();
 587              		.loc 1 154 9 is_stmt 0 view .LVU169
 588 001e 6946     		mov	r1, sp
 589 0020 0548     		ldr	r0, .L34
 590 0022 FFF7FEFF 		bl	HAL_DAC_ConfigChannel
 591              	.LVL20:
 154:Core/Src/main.c ****         Error_Handler();
 592              		.loc 1 154 8 view .LVU170
 593 0026 20B9     		cbnz	r0, .L33
 157:Core/Src/main.c **** 
 594              		.loc 1 157 1 view .LVU171
 595 0028 03B0     		add	sp, sp, #12
 596              		.cfi_remember_state
 597              		.cfi_def_cfa_offset 4
 598              		@ sp needed
 599 002a 5DF804FB 		ldr	pc, [sp], #4
 600              	.L32:
 601              		.cfi_restore_state
 150:Core/Src/main.c ****     }
 602              		.loc 1 150 9 is_stmt 1 view .LVU172
 603 002e FFF7FEFF 		bl	Error_Handler
 604              	.LVL21:
 605              	.L33:
 155:Core/Src/main.c ****     }
 606              		.loc 1 155 9 view .LVU173
 607 0032 FFF7FEFF 		bl	Error_Handler
 608              	.LVL22:
 609              	.L35:
 610 0036 00BF     		.align	2
 611              	.L34:
 612 0038 00000000 		.word	.LANCHOR2
 613 003c 00740040 		.word	1073771520
 614              		.cfi_endproc
 615              	.LFE239:
 617              		.section	.text.MX_TIM2_Init,"ax",%progbits
 618              		.align	1
 619              		.syntax unified
 620              		.thumb
 621              		.thumb_func
 622              		.fpu fpv4-sp-d16
 624              	MX_TIM2_Init:
 625              	.LFB240:
 161:Core/Src/main.c ****     uint32_t periodValue = (uint32_t)((SystemCoreClock)/(RAMP_FREQUENCY*NS));
 626              		.loc 1 161 20 view -0
 627              		.cfi_startproc
ARM GAS  /tmp/ccCbwQS3.s 			page 21


 628              		@ args = 0, pretend = 0, frame = 56
 629              		@ frame_needed = 0, uses_anonymous_args = 0
 630 0000 00B5     		push	{lr}
 631              		.cfi_def_cfa_offset 4
 632              		.cfi_offset 14, -4
 633 0002 8FB0     		sub	sp, sp, #60
 634              		.cfi_def_cfa_offset 64
 162:Core/Src/main.c ****     if(periodValue < 2) {
 635              		.loc 1 162 5 view .LVU175
 162:Core/Src/main.c ****     if(periodValue < 2) {
 636              		.loc 1 162 28 is_stmt 0 view .LVU176
 637 0004 294B     		ldr	r3, .L50
 638 0006 1A68     		ldr	r2, [r3]
 162:Core/Src/main.c ****     if(periodValue < 2) {
 639              		.loc 1 162 14 view .LVU177
 640 0008 294B     		ldr	r3, .L50+4
 641 000a A3FB0213 		umull	r1, r3, r3, r2
 642              	.LVL23:
 163:Core/Src/main.c ****         Error_Handler();
 643              		.loc 1 163 5 is_stmt 1 view .LVU178
 163:Core/Src/main.c ****         Error_Handler();
 644              		.loc 1 163 7 is_stmt 0 view .LVU179
 645 000e B2F5203F 		cmp	r2, #163840
 646 0012 3ED3     		bcc	.L44
 647 0014 1B0C     		lsrs	r3, r3, #16
 648              	.LVL24:
 166:Core/Src/main.c ****     uint32_t prescalerValue = 0;
 649              		.loc 1 166 5 is_stmt 1 view .LVU180
 166:Core/Src/main.c ****     uint32_t prescalerValue = 0;
 650              		.loc 1 166 17 is_stmt 0 view .LVU181
 651 0016 5A1E     		subs	r2, r3, #1
 652              	.LVL25:
 167:Core/Src/main.c **** 
 653              		.loc 1 167 5 is_stmt 1 view .LVU182
 169:Core/Src/main.c ****     TIM_MasterConfigTypeDef sMasterConfig = {0};
 654              		.loc 1 169 5 view .LVU183
 169:Core/Src/main.c ****     TIM_MasterConfigTypeDef sMasterConfig = {0};
 655              		.loc 1 169 28 is_stmt 0 view .LVU184
 656 0018 0023     		movs	r3, #0
 657 001a 0A93     		str	r3, [sp, #40]
 658 001c 0B93     		str	r3, [sp, #44]
 659 001e 0C93     		str	r3, [sp, #48]
 660 0020 0D93     		str	r3, [sp, #52]
 170:Core/Src/main.c ****     TIM_OC_InitTypeDef sConfigOC = {0};
 661              		.loc 1 170 5 is_stmt 1 view .LVU185
 170:Core/Src/main.c ****     TIM_OC_InitTypeDef sConfigOC = {0};
 662              		.loc 1 170 29 is_stmt 0 view .LVU186
 663 0022 0893     		str	r3, [sp, #32]
 664 0024 0993     		str	r3, [sp, #36]
 171:Core/Src/main.c **** 
 665              		.loc 1 171 5 is_stmt 1 view .LVU187
 171:Core/Src/main.c **** 
 666              		.loc 1 171 24 is_stmt 0 view .LVU188
 667 0026 0193     		str	r3, [sp, #4]
 668 0028 0293     		str	r3, [sp, #8]
 669 002a 0393     		str	r3, [sp, #12]
 670 002c 0493     		str	r3, [sp, #16]
ARM GAS  /tmp/ccCbwQS3.s 			page 22


 671 002e 0593     		str	r3, [sp, #20]
 672 0030 0693     		str	r3, [sp, #24]
 673 0032 0793     		str	r3, [sp, #28]
 173:Core/Src/main.c ****     htim2.Init.Prescaler         = prescalerValue;
 674              		.loc 1 173 5 is_stmt 1 view .LVU189
 173:Core/Src/main.c ****     htim2.Init.Prescaler         = prescalerValue;
 675              		.loc 1 173 20 is_stmt 0 view .LVU190
 676 0034 1F48     		ldr	r0, .L50+8
 677 0036 4FF08041 		mov	r1, #1073741824
 678 003a 0160     		str	r1, [r0]
 174:Core/Src/main.c ****     htim2.Init.CounterMode       = TIM_COUNTERMODE_UP;
 679              		.loc 1 174 5 is_stmt 1 view .LVU191
 174:Core/Src/main.c ****     htim2.Init.CounterMode       = TIM_COUNTERMODE_UP;
 680              		.loc 1 174 34 is_stmt 0 view .LVU192
 681 003c 4360     		str	r3, [r0, #4]
 175:Core/Src/main.c ****     htim2.Init.Period            = periodValue;
 682              		.loc 1 175 5 is_stmt 1 view .LVU193
 175:Core/Src/main.c ****     htim2.Init.Period            = periodValue;
 683              		.loc 1 175 34 is_stmt 0 view .LVU194
 684 003e 8360     		str	r3, [r0, #8]
 176:Core/Src/main.c ****     htim2.Init.ClockDivision     = TIM_CLOCKDIVISION_DIV1;
 685              		.loc 1 176 5 is_stmt 1 view .LVU195
 176:Core/Src/main.c ****     htim2.Init.ClockDivision     = TIM_CLOCKDIVISION_DIV1;
 686              		.loc 1 176 34 is_stmt 0 view .LVU196
 687 0040 C260     		str	r2, [r0, #12]
 177:Core/Src/main.c ****     htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 688              		.loc 1 177 5 is_stmt 1 view .LVU197
 177:Core/Src/main.c ****     htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 689              		.loc 1 177 34 is_stmt 0 view .LVU198
 690 0042 0361     		str	r3, [r0, #16]
 178:Core/Src/main.c ****     if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 691              		.loc 1 178 5 is_stmt 1 view .LVU199
 178:Core/Src/main.c ****     if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 692              		.loc 1 178 34 is_stmt 0 view .LVU200
 693 0044 8361     		str	r3, [r0, #24]
 179:Core/Src/main.c ****         Error_Handler();
 694              		.loc 1 179 5 is_stmt 1 view .LVU201
 179:Core/Src/main.c ****         Error_Handler();
 695              		.loc 1 179 9 is_stmt 0 view .LVU202
 696 0046 FFF7FEFF 		bl	HAL_TIM_Base_Init
 697              	.LVL26:
 179:Core/Src/main.c ****         Error_Handler();
 698              		.loc 1 179 8 view .LVU203
 699 004a 20BB     		cbnz	r0, .L45
 182:Core/Src/main.c ****     if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 700              		.loc 1 182 5 is_stmt 1 view .LVU204
 182:Core/Src/main.c ****     if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 701              		.loc 1 182 36 is_stmt 0 view .LVU205
 702 004c 4FF48053 		mov	r3, #4096
 703 0050 0A93     		str	r3, [sp, #40]
 183:Core/Src/main.c ****         Error_Handler();
 704              		.loc 1 183 5 is_stmt 1 view .LVU206
 183:Core/Src/main.c ****         Error_Handler();
 705              		.loc 1 183 9 is_stmt 0 view .LVU207
 706 0052 0AA9     		add	r1, sp, #40
 707 0054 1748     		ldr	r0, .L50+8
 708 0056 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
ARM GAS  /tmp/ccCbwQS3.s 			page 23


 709              	.LVL27:
 183:Core/Src/main.c ****         Error_Handler();
 710              		.loc 1 183 8 view .LVU208
 711 005a F0B9     		cbnz	r0, .L46
 187:Core/Src/main.c ****         Error_Handler();
 712              		.loc 1 187 5 is_stmt 1 view .LVU209
 187:Core/Src/main.c ****         Error_Handler();
 713              		.loc 1 187 9 is_stmt 0 view .LVU210
 714 005c 1548     		ldr	r0, .L50+8
 715 005e FFF7FEFF 		bl	HAL_TIM_PWM_Init
 716              	.LVL28:
 187:Core/Src/main.c ****         Error_Handler();
 717              		.loc 1 187 8 view .LVU211
 718 0062 E0B9     		cbnz	r0, .L47
 190:Core/Src/main.c ****     sMasterConfig.MasterSlaveMode     = TIM_MASTERSLAVEMODE_DISABLE;
 719              		.loc 1 190 5 is_stmt 1 view .LVU212
 190:Core/Src/main.c ****     sMasterConfig.MasterSlaveMode     = TIM_MASTERSLAVEMODE_DISABLE;
 720              		.loc 1 190 39 is_stmt 0 view .LVU213
 721 0064 2023     		movs	r3, #32
 722 0066 0893     		str	r3, [sp, #32]
 191:Core/Src/main.c ****     if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK) {
 723              		.loc 1 191 5 is_stmt 1 view .LVU214
 191:Core/Src/main.c ****     if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK) {
 724              		.loc 1 191 39 is_stmt 0 view .LVU215
 725 0068 0023     		movs	r3, #0
 726 006a 0993     		str	r3, [sp, #36]
 192:Core/Src/main.c ****         Error_Handler();
 727              		.loc 1 192 5 is_stmt 1 view .LVU216
 192:Core/Src/main.c ****         Error_Handler();
 728              		.loc 1 192 9 is_stmt 0 view .LVU217
 729 006c 08A9     		add	r1, sp, #32
 730 006e 1148     		ldr	r0, .L50+8
 731 0070 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 732              	.LVL29:
 192:Core/Src/main.c ****         Error_Handler();
 733              		.loc 1 192 8 view .LVU218
 734 0074 A8B9     		cbnz	r0, .L48
 195:Core/Src/main.c ****     sConfigOC.Pulse      = 0;
 735              		.loc 1 195 5 is_stmt 1 view .LVU219
 195:Core/Src/main.c ****     sConfigOC.Pulse      = 0;
 736              		.loc 1 195 26 is_stmt 0 view .LVU220
 737 0076 6023     		movs	r3, #96
 738 0078 0193     		str	r3, [sp, #4]
 196:Core/Src/main.c ****     sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 739              		.loc 1 196 5 is_stmt 1 view .LVU221
 196:Core/Src/main.c ****     sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 740              		.loc 1 196 26 is_stmt 0 view .LVU222
 741 007a 0022     		movs	r2, #0
 742 007c 0292     		str	r2, [sp, #8]
 197:Core/Src/main.c ****     sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 743              		.loc 1 197 5 is_stmt 1 view .LVU223
 197:Core/Src/main.c ****     sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 744              		.loc 1 197 26 is_stmt 0 view .LVU224
 745 007e 0392     		str	r2, [sp, #12]
 198:Core/Src/main.c ****     if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK) {
 746              		.loc 1 198 5 is_stmt 1 view .LVU225
 198:Core/Src/main.c ****     if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK) {
ARM GAS  /tmp/ccCbwQS3.s 			page 24


 747              		.loc 1 198 26 is_stmt 0 view .LVU226
 748 0080 0592     		str	r2, [sp, #20]
 199:Core/Src/main.c ****         Error_Handler();
 749              		.loc 1 199 5 is_stmt 1 view .LVU227
 199:Core/Src/main.c ****         Error_Handler();
 750              		.loc 1 199 9 is_stmt 0 view .LVU228
 751 0082 01A9     		add	r1, sp, #4
 752 0084 0B48     		ldr	r0, .L50+8
 753 0086 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 754              	.LVL30:
 199:Core/Src/main.c ****         Error_Handler();
 755              		.loc 1 199 8 view .LVU229
 756 008a 60B9     		cbnz	r0, .L49
 202:Core/Src/main.c **** 
 757              		.loc 1 202 1 view .LVU230
 758 008c 0FB0     		add	sp, sp, #60
 759              		.cfi_remember_state
 760              		.cfi_def_cfa_offset 4
 761              		@ sp needed
 762 008e 5DF804FB 		ldr	pc, [sp], #4
 763              	.LVL31:
 764              	.L44:
 765              		.cfi_restore_state
 164:Core/Src/main.c ****     }
 766              		.loc 1 164 9 is_stmt 1 view .LVU231
 767 0092 FFF7FEFF 		bl	Error_Handler
 768              	.LVL32:
 769              	.L45:
 180:Core/Src/main.c ****     }
 770              		.loc 1 180 9 view .LVU232
 771 0096 FFF7FEFF 		bl	Error_Handler
 772              	.LVL33:
 773              	.L46:
 184:Core/Src/main.c ****     }
 774              		.loc 1 184 9 view .LVU233
 775 009a FFF7FEFF 		bl	Error_Handler
 776              	.LVL34:
 777              	.L47:
 188:Core/Src/main.c ****     }
 778              		.loc 1 188 9 view .LVU234
 779 009e FFF7FEFF 		bl	Error_Handler
 780              	.LVL35:
 781              	.L48:
 193:Core/Src/main.c ****     }
 782              		.loc 1 193 9 view .LVU235
 783 00a2 FFF7FEFF 		bl	Error_Handler
 784              	.LVL36:
 785              	.L49:
 200:Core/Src/main.c ****     }
 786              		.loc 1 200 9 view .LVU236
 787 00a6 FFF7FEFF 		bl	Error_Handler
 788              	.LVL37:
 789              	.L51:
 790 00aa 00BF     		.align	2
 791              	.L50:
 792 00ac 00000000 		.word	SystemCoreClock
 793 00b0 CDCCCCCC 		.word	-858993459
ARM GAS  /tmp/ccCbwQS3.s 			page 25


 794 00b4 00000000 		.word	.LANCHOR3
 795              		.cfi_endproc
 796              	.LFE240:
 798              		.section	.text.SystemClock_Config,"ax",%progbits
 799              		.align	1
 800              		.global	SystemClock_Config
 801              		.syntax unified
 802              		.thumb
 803              		.thumb_func
 804              		.fpu fpv4-sp-d16
 806              	SystemClock_Config:
 807              	.LFB237:
  83:Core/Src/main.c ****     RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 808              		.loc 1 83 26 view -0
 809              		.cfi_startproc
 810              		@ args = 0, pretend = 0, frame = 80
 811              		@ frame_needed = 0, uses_anonymous_args = 0
 812 0000 00B5     		push	{lr}
 813              		.cfi_def_cfa_offset 4
 814              		.cfi_offset 14, -4
 815 0002 95B0     		sub	sp, sp, #84
 816              		.cfi_def_cfa_offset 88
  84:Core/Src/main.c ****     RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 817              		.loc 1 84 5 view .LVU238
  84:Core/Src/main.c ****     RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 818              		.loc 1 84 24 is_stmt 0 view .LVU239
 819 0004 3422     		movs	r2, #52
 820 0006 0021     		movs	r1, #0
 821 0008 07A8     		add	r0, sp, #28
 822 000a FFF7FEFF 		bl	memset
 823              	.LVL38:
  85:Core/Src/main.c **** 
 824              		.loc 1 85 5 is_stmt 1 view .LVU240
  85:Core/Src/main.c **** 
 825              		.loc 1 85 24 is_stmt 0 view .LVU241
 826 000e 0023     		movs	r3, #0
 827 0010 0293     		str	r3, [sp, #8]
 828 0012 0393     		str	r3, [sp, #12]
 829 0014 0493     		str	r3, [sp, #16]
 830 0016 0593     		str	r3, [sp, #20]
 831 0018 0693     		str	r3, [sp, #24]
  87:Core/Src/main.c ****     __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 832              		.loc 1 87 5 is_stmt 1 view .LVU242
 833              	.LBB13:
  87:Core/Src/main.c ****     __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 834              		.loc 1 87 5 view .LVU243
 835 001a 0093     		str	r3, [sp]
  87:Core/Src/main.c ****     __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 836              		.loc 1 87 5 view .LVU244
 837 001c 1F4A     		ldr	r2, .L58
 838 001e 116C     		ldr	r1, [r2, #64]
 839 0020 41F08051 		orr	r1, r1, #268435456
 840 0024 1164     		str	r1, [r2, #64]
  87:Core/Src/main.c ****     __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 841              		.loc 1 87 5 view .LVU245
 842 0026 126C     		ldr	r2, [r2, #64]
 843 0028 02F08052 		and	r2, r2, #268435456
ARM GAS  /tmp/ccCbwQS3.s 			page 26


 844 002c 0092     		str	r2, [sp]
  87:Core/Src/main.c ****     __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 845              		.loc 1 87 5 view .LVU246
 846 002e 009A     		ldr	r2, [sp]
 847              	.LBE13:
  87:Core/Src/main.c ****     __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 848              		.loc 1 87 5 view .LVU247
  88:Core/Src/main.c **** 
 849              		.loc 1 88 5 view .LVU248
 850              	.LBB14:
  88:Core/Src/main.c **** 
 851              		.loc 1 88 5 view .LVU249
 852 0030 0193     		str	r3, [sp, #4]
  88:Core/Src/main.c **** 
 853              		.loc 1 88 5 view .LVU250
 854 0032 1B49     		ldr	r1, .L58+4
 855 0034 0A68     		ldr	r2, [r1]
 856 0036 22F44042 		bic	r2, r2, #49152
 857 003a 42F48042 		orr	r2, r2, #16384
 858 003e 0A60     		str	r2, [r1]
  88:Core/Src/main.c **** 
 859              		.loc 1 88 5 view .LVU251
 860 0040 0A68     		ldr	r2, [r1]
 861 0042 02F44042 		and	r2, r2, #49152
 862 0046 0192     		str	r2, [sp, #4]
  88:Core/Src/main.c **** 
 863              		.loc 1 88 5 view .LVU252
 864 0048 019A     		ldr	r2, [sp, #4]
 865              	.LBE14:
  88:Core/Src/main.c **** 
 866              		.loc 1 88 5 view .LVU253
  90:Core/Src/main.c ****     RCC_OscInitStruct.HSIState            = RCC_HSI_ON;
 867              		.loc 1 90 5 view .LVU254
  90:Core/Src/main.c ****     RCC_OscInitStruct.HSIState            = RCC_HSI_ON;
 868              		.loc 1 90 43 is_stmt 0 view .LVU255
 869 004a 0222     		movs	r2, #2
 870 004c 0792     		str	r2, [sp, #28]
  91:Core/Src/main.c ****     RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 871              		.loc 1 91 5 is_stmt 1 view .LVU256
  91:Core/Src/main.c ****     RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 872              		.loc 1 91 43 is_stmt 0 view .LVU257
 873 004e 0121     		movs	r1, #1
 874 0050 0A91     		str	r1, [sp, #40]
  92:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLState        = RCC_PLL_ON;
 875              		.loc 1 92 5 is_stmt 1 view .LVU258
  92:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLState        = RCC_PLL_ON;
 876              		.loc 1 92 43 is_stmt 0 view .LVU259
 877 0052 1021     		movs	r1, #16
 878 0054 0B91     		str	r1, [sp, #44]
  93:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLSource       = RCC_PLLSOURCE_HSI;
 879              		.loc 1 93 5 is_stmt 1 view .LVU260
  93:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLSource       = RCC_PLLSOURCE_HSI;
 880              		.loc 1 93 43 is_stmt 0 view .LVU261
 881 0056 0D92     		str	r2, [sp, #52]
  94:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLM            = 16;
 882              		.loc 1 94 5 is_stmt 1 view .LVU262
  94:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLM            = 16;
ARM GAS  /tmp/ccCbwQS3.s 			page 27


 883              		.loc 1 94 43 is_stmt 0 view .LVU263
 884 0058 0E93     		str	r3, [sp, #56]
  95:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLN            = 336;
 885              		.loc 1 95 5 is_stmt 1 view .LVU264
  95:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLN            = 336;
 886              		.loc 1 95 43 is_stmt 0 view .LVU265
 887 005a 0F91     		str	r1, [sp, #60]
  96:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLP            = RCC_PLLP_DIV4;
 888              		.loc 1 96 5 is_stmt 1 view .LVU266
  96:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLP            = RCC_PLLP_DIV4;
 889              		.loc 1 96 43 is_stmt 0 view .LVU267
 890 005c 4FF4A873 		mov	r3, #336
 891 0060 1093     		str	r3, [sp, #64]
  97:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLQ            = 2;
 892              		.loc 1 97 5 is_stmt 1 view .LVU268
  97:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLQ            = 2;
 893              		.loc 1 97 43 is_stmt 0 view .LVU269
 894 0062 0423     		movs	r3, #4
 895 0064 1193     		str	r3, [sp, #68]
  98:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLR            = 2;
 896              		.loc 1 98 5 is_stmt 1 view .LVU270
  98:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLR            = 2;
 897              		.loc 1 98 43 is_stmt 0 view .LVU271
 898 0066 1292     		str	r2, [sp, #72]
  99:Core/Src/main.c ****     if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 899              		.loc 1 99 5 is_stmt 1 view .LVU272
  99:Core/Src/main.c ****     if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 900              		.loc 1 99 43 is_stmt 0 view .LVU273
 901 0068 1392     		str	r2, [sp, #76]
 100:Core/Src/main.c ****         Error_Handler();
 902              		.loc 1 100 5 is_stmt 1 view .LVU274
 100:Core/Src/main.c ****         Error_Handler();
 903              		.loc 1 100 9 is_stmt 0 view .LVU275
 904 006a 07A8     		add	r0, sp, #28
 905 006c FFF7FEFF 		bl	HAL_RCC_OscConfig
 906              	.LVL39:
 100:Core/Src/main.c ****         Error_Handler();
 907              		.loc 1 100 8 view .LVU276
 908 0070 80B9     		cbnz	r0, .L56
 104:Core/Src/main.c ****                                       RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 909              		.loc 1 104 5 is_stmt 1 view .LVU277
 104:Core/Src/main.c ****                                       RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 910              		.loc 1 104 38 is_stmt 0 view .LVU278
 911 0072 0F23     		movs	r3, #15
 912 0074 0293     		str	r3, [sp, #8]
 106:Core/Src/main.c ****     RCC_ClkInitStruct.AHBCLKDivider  = RCC_SYSCLK_DIV1;
 913              		.loc 1 106 5 is_stmt 1 view .LVU279
 106:Core/Src/main.c ****     RCC_ClkInitStruct.AHBCLKDivider  = RCC_SYSCLK_DIV1;
 914              		.loc 1 106 38 is_stmt 0 view .LVU280
 915 0076 0221     		movs	r1, #2
 916 0078 0391     		str	r1, [sp, #12]
 107:Core/Src/main.c ****     RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 917              		.loc 1 107 5 is_stmt 1 view .LVU281
 107:Core/Src/main.c ****     RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 918              		.loc 1 107 38 is_stmt 0 view .LVU282
 919 007a 0023     		movs	r3, #0
 920 007c 0493     		str	r3, [sp, #16]
ARM GAS  /tmp/ccCbwQS3.s 			page 28


 108:Core/Src/main.c ****     RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 921              		.loc 1 108 5 is_stmt 1 view .LVU283
 108:Core/Src/main.c ****     RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 922              		.loc 1 108 38 is_stmt 0 view .LVU284
 923 007e 4FF48052 		mov	r2, #4096
 924 0082 0592     		str	r2, [sp, #20]
 109:Core/Src/main.c **** 
 925              		.loc 1 109 5 is_stmt 1 view .LVU285
 109:Core/Src/main.c **** 
 926              		.loc 1 109 38 is_stmt 0 view .LVU286
 927 0084 0693     		str	r3, [sp, #24]
 111:Core/Src/main.c ****         Error_Handler();
 928              		.loc 1 111 5 is_stmt 1 view .LVU287
 111:Core/Src/main.c ****         Error_Handler();
 929              		.loc 1 111 9 is_stmt 0 view .LVU288
 930 0086 02A8     		add	r0, sp, #8
 931 0088 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 932              	.LVL40:
 111:Core/Src/main.c ****         Error_Handler();
 933              		.loc 1 111 8 view .LVU289
 934 008c 20B9     		cbnz	r0, .L57
 114:Core/Src/main.c **** 
 935              		.loc 1 114 1 view .LVU290
 936 008e 15B0     		add	sp, sp, #84
 937              		.cfi_remember_state
 938              		.cfi_def_cfa_offset 4
 939              		@ sp needed
 940 0090 5DF804FB 		ldr	pc, [sp], #4
 941              	.L56:
 942              		.cfi_restore_state
 101:Core/Src/main.c ****     }
 943              		.loc 1 101 9 is_stmt 1 view .LVU291
 944 0094 FFF7FEFF 		bl	Error_Handler
 945              	.LVL41:
 946              	.L57:
 112:Core/Src/main.c ****     }
 947              		.loc 1 112 9 view .LVU292
 948 0098 FFF7FEFF 		bl	Error_Handler
 949              	.LVL42:
 950              	.L59:
 951              		.align	2
 952              	.L58:
 953 009c 00380240 		.word	1073887232
 954 00a0 00700040 		.word	1073770496
 955              		.cfi_endproc
 956              	.LFE237:
 958              		.section	.text.main,"ax",%progbits
 959              		.align	1
 960              		.global	main
 961              		.syntax unified
 962              		.thumb
 963              		.thumb_func
 964              		.fpu fpv4-sp-d16
 966              	main:
 967              	.LFB236:
  44:Core/Src/main.c ****     #ifdef DEBUG
 968              		.loc 1 44 12 view -0
ARM GAS  /tmp/ccCbwQS3.s 			page 29


 969              		.cfi_startproc
 970              		@ Volatile: function does not return.
 971              		@ args = 0, pretend = 0, frame = 0
 972              		@ frame_needed = 0, uses_anonymous_args = 0
 973 0000 00B5     		push	{lr}
 974              		.cfi_def_cfa_offset 4
 975              		.cfi_offset 14, -4
 976 0002 83B0     		sub	sp, sp, #12
 977              		.cfi_def_cfa_offset 16
  51:Core/Src/main.c ****     #endif
 978              		.loc 1 51 9 view .LVU294
 979 0004 1D4C     		ldr	r4, .L67
 980 0006 2346     		mov	r3, r4
 981 0008 1D4A     		ldr	r2, .L67+4
 982 000a 1288     		ldrh	r2, [r2]
 983 000c 1D49     		ldr	r1, .L67+8
 984 000e 0988     		ldrh	r1, [r1]
 985 0010 4FF48050 		mov	r0, #4096
 986 0014 FFF7FEFF 		bl	buildRamp
 987              	.LVL43:
  54:Core/Src/main.c ****     SystemClock_Config();
 988              		.loc 1 54 5 view .LVU295
 989 0018 FFF7FEFF 		bl	HAL_Init
 990              	.LVL44:
  55:Core/Src/main.c **** 
 991              		.loc 1 55 5 view .LVU296
 992 001c FFF7FEFF 		bl	SystemClock_Config
 993              	.LVL45:
  57:Core/Src/main.c ****     MX_DMA_Init();
 994              		.loc 1 57 5 view .LVU297
 995 0020 FFF7FEFF 		bl	MX_GPIO_Init
 996              	.LVL46:
  58:Core/Src/main.c ****     MX_ADC1_Init();
 997              		.loc 1 58 5 view .LVU298
 998 0024 FFF7FEFF 		bl	MX_DMA_Init
 999              	.LVL47:
  59:Core/Src/main.c ****     MX_USART2_UART_Init();
 1000              		.loc 1 59 5 view .LVU299
 1001 0028 FFF7FEFF 		bl	MX_ADC1_Init
 1002              	.LVL48:
  60:Core/Src/main.c ****     MX_DAC_Init();
 1003              		.loc 1 60 5 view .LVU300
 1004 002c FFF7FEFF 		bl	MX_USART2_UART_Init
 1005              	.LVL49:
  61:Core/Src/main.c ****     MX_TIM2_Init();
 1006              		.loc 1 61 5 view .LVU301
 1007 0030 FFF7FEFF 		bl	MX_DAC_Init
 1008              	.LVL50:
  62:Core/Src/main.c **** 
 1009              		.loc 1 62 5 view .LVU302
 1010 0034 FFF7FEFF 		bl	MX_TIM2_Init
 1011              	.LVL51:
  64:Core/Src/main.c ****         Error_Handler(); 
 1012              		.loc 1 64 5 view .LVU303
  64:Core/Src/main.c ****         Error_Handler(); 
 1013              		.loc 1 64 8 is_stmt 0 view .LVU304
 1014 0038 0021     		movs	r1, #0
ARM GAS  /tmp/ccCbwQS3.s 			page 30


 1015 003a 0091     		str	r1, [sp]
 1016 003c 4FF48053 		mov	r3, #4096
 1017 0040 2246     		mov	r2, r4
 1018 0042 1148     		ldr	r0, .L67+12
 1019 0044 FFF7FEFF 		bl	HAL_DAC_Start_DMA
 1020              	.LVL52:
  64:Core/Src/main.c ****         Error_Handler(); 
 1021              		.loc 1 64 7 view .LVU305
 1022 0048 08B1     		cbz	r0, .L61
  65:Core/Src/main.c ****     }
 1023              		.loc 1 65 9 is_stmt 1 view .LVU306
 1024 004a FFF7FEFF 		bl	Error_Handler
 1025              	.LVL53:
 1026              	.L61:
  67:Core/Src/main.c ****         Error_Handler(); 
 1027              		.loc 1 67 5 view .LVU307
  67:Core/Src/main.c ****         Error_Handler(); 
 1028              		.loc 1 67 8 is_stmt 0 view .LVU308
 1029 004e 4FF40052 		mov	r2, #8192
 1030 0052 0E49     		ldr	r1, .L67+16
 1031 0054 0E48     		ldr	r0, .L67+20
 1032 0056 FFF7FEFF 		bl	HAL_ADC_Start_DMA
 1033              	.LVL54:
  67:Core/Src/main.c ****         Error_Handler(); 
 1034              		.loc 1 67 7 view .LVU309
 1035 005a 08B1     		cbz	r0, .L62
  68:Core/Src/main.c ****     }
 1036              		.loc 1 68 9 is_stmt 1 view .LVU310
 1037 005c FFF7FEFF 		bl	Error_Handler
 1038              	.LVL55:
 1039              	.L62:
  70:Core/Src/main.c ****         Error_Handler();
 1040              		.loc 1 70 5 view .LVU311
  70:Core/Src/main.c ****         Error_Handler();
 1041              		.loc 1 70 8 is_stmt 0 view .LVU312
 1042 0060 0C48     		ldr	r0, .L67+24
 1043 0062 FFF7FEFF 		bl	HAL_TIM_Base_Start
 1044              	.LVL56:
  70:Core/Src/main.c ****         Error_Handler();
 1045              		.loc 1 70 7 view .LVU313
 1046 0066 08B1     		cbz	r0, .L63
  71:Core/Src/main.c ****     }
 1047              		.loc 1 71 9 is_stmt 1 view .LVU314
 1048 0068 FFF7FEFF 		bl	Error_Handler
 1049              	.LVL57:
 1050              	.L63:
  74:Core/Src/main.c ****         Error_Handler();
 1051              		.loc 1 74 5 view .LVU315
  74:Core/Src/main.c ****         Error_Handler();
 1052              		.loc 1 74 8 is_stmt 0 view .LVU316
 1053 006c 0021     		movs	r1, #0
 1054 006e 0948     		ldr	r0, .L67+24
 1055 0070 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 1056              	.LVL58:
  74:Core/Src/main.c ****         Error_Handler();
 1057              		.loc 1 74 7 view .LVU317
 1058 0074 00B9     		cbnz	r0, .L66
ARM GAS  /tmp/ccCbwQS3.s 			page 31


 1059              	.L64:
  77:Core/Src/main.c ****     }
 1060              		.loc 1 77 5 is_stmt 1 discriminator 1 view .LVU318
  78:Core/Src/main.c **** }
 1061              		.loc 1 78 5 discriminator 1 view .LVU319
  77:Core/Src/main.c ****     }
 1062              		.loc 1 77 11 discriminator 1 view .LVU320
 1063 0076 FEE7     		b	.L64
 1064              	.L66:
  75:Core/Src/main.c **** 
 1065              		.loc 1 75 9 view .LVU321
 1066 0078 FFF7FEFF 		bl	Error_Handler
 1067              	.LVL59:
 1068              	.L68:
 1069              		.align	2
 1070              	.L67:
 1071 007c 00000000 		.word	Wave_LUT
 1072 0080 00000000 		.word	.LANCHOR4
 1073 0084 00000000 		.word	.LANCHOR5
 1074 0088 00000000 		.word	.LANCHOR2
 1075 008c 00000000 		.word	adc_val
 1076 0090 00000000 		.word	.LANCHOR0
 1077 0094 00000000 		.word	.LANCHOR3
 1078              		.cfi_endproc
 1079              	.LFE236:
 1081              		.global	rampMax
 1082              		.global	rampMin
 1083              		.global	adc_val
 1084              		.global	Wave_LUT
 1085              		.global	huart2
 1086              		.global	htim2
 1087              		.global	hdma_dac1
 1088              		.global	hdac
 1089              		.global	hdma_adc1
 1090              		.global	hadc1
 1091              		.section	.bss.Wave_LUT,"aw",%nobits
 1092              		.align	2
 1095              	Wave_LUT:
 1096 0000 00000000 		.space	8192
 1096      00000000 
 1096      00000000 
 1096      00000000 
 1096      00000000 
 1097              		.section	.bss.adc_val,"aw",%nobits
 1098              		.align	2
 1101              	adc_val:
 1102 0000 00000000 		.space	32768
 1102      00000000 
 1102      00000000 
 1102      00000000 
 1102      00000000 
 1103              		.section	.bss.hadc1,"aw",%nobits
 1104              		.align	2
 1105              		.set	.LANCHOR0,. + 0
 1108              	hadc1:
 1109 0000 00000000 		.space	72
 1109      00000000 
ARM GAS  /tmp/ccCbwQS3.s 			page 32


 1109      00000000 
 1109      00000000 
 1109      00000000 
 1110              		.section	.bss.hdac,"aw",%nobits
 1111              		.align	2
 1112              		.set	.LANCHOR2,. + 0
 1115              	hdac:
 1116 0000 00000000 		.space	20
 1116      00000000 
 1116      00000000 
 1116      00000000 
 1116      00000000 
 1117              		.section	.bss.hdma_adc1,"aw",%nobits
 1118              		.align	2
 1121              	hdma_adc1:
 1122 0000 00000000 		.space	96
 1122      00000000 
 1122      00000000 
 1122      00000000 
 1122      00000000 
 1123              		.section	.bss.hdma_dac1,"aw",%nobits
 1124              		.align	2
 1127              	hdma_dac1:
 1128 0000 00000000 		.space	96
 1128      00000000 
 1128      00000000 
 1128      00000000 
 1128      00000000 
 1129              		.section	.bss.htim2,"aw",%nobits
 1130              		.align	2
 1131              		.set	.LANCHOR3,. + 0
 1134              	htim2:
 1135 0000 00000000 		.space	72
 1135      00000000 
 1135      00000000 
 1135      00000000 
 1135      00000000 
 1136              		.section	.bss.huart2,"aw",%nobits
 1137              		.align	2
 1138              		.set	.LANCHOR1,. + 0
 1141              	huart2:
 1142 0000 00000000 		.space	68
 1142      00000000 
 1142      00000000 
 1142      00000000 
 1142      00000000 
 1143              		.section	.bss.rampMin,"aw",%nobits
 1144              		.align	1
 1145              		.set	.LANCHOR5,. + 0
 1148              	rampMin:
 1149 0000 0000     		.space	2
 1150              		.section	.data.rampMax,"aw"
 1151              		.align	1
 1152              		.set	.LANCHOR4,. + 0
 1155              	rampMax:
 1156 0000 FF0F     		.short	4095
 1157              		.text
ARM GAS  /tmp/ccCbwQS3.s 			page 33


 1158              	.Letext0:
 1159              		.file 3 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 1160              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f446xx.h"
 1161              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 1162              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1163              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 1164              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 1165              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1166              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1167              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc.h"
 1168              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dac.h"
 1169              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 1170              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 1171              		.file 15 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 1172              		.file 16 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 1173              		.file 17 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 1174              		.file 18 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 1175              		.file 19 "<built-in>"
ARM GAS  /tmp/ccCbwQS3.s 			page 34


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/ccCbwQS3.s:18     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/ccCbwQS3.s:25     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/ccCbwQS3.s:162    .text.MX_GPIO_Init:000000000000009c $d
     /tmp/ccCbwQS3.s:169    .text.MX_DMA_Init:0000000000000000 $t
     /tmp/ccCbwQS3.s:175    .text.MX_DMA_Init:0000000000000000 MX_DMA_Init
     /tmp/ccCbwQS3.s:249    .text.MX_DMA_Init:0000000000000054 $d
     /tmp/ccCbwQS3.s:254    .text.buildRamp:0000000000000000 $t
     /tmp/ccCbwQS3.s:261    .text.buildRamp:0000000000000000 buildRamp
     /tmp/ccCbwQS3.s:325    .text.Error_Handler:0000000000000000 $t
     /tmp/ccCbwQS3.s:332    .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/ccCbwQS3.s:364    .text.MX_ADC1_Init:0000000000000000 $t
     /tmp/ccCbwQS3.s:370    .text.MX_ADC1_Init:0000000000000000 MX_ADC1_Init
     /tmp/ccCbwQS3.s:473    .text.MX_ADC1_Init:0000000000000064 $d
     /tmp/ccCbwQS3.s:479    .text.MX_USART2_UART_Init:0000000000000000 $t
     /tmp/ccCbwQS3.s:485    .text.MX_USART2_UART_Init:0000000000000000 MX_USART2_UART_Init
     /tmp/ccCbwQS3.s:539    .text.MX_USART2_UART_Init:000000000000002c $d
     /tmp/ccCbwQS3.s:545    .text.MX_DAC_Init:0000000000000000 $t
     /tmp/ccCbwQS3.s:551    .text.MX_DAC_Init:0000000000000000 MX_DAC_Init
     /tmp/ccCbwQS3.s:612    .text.MX_DAC_Init:0000000000000038 $d
     /tmp/ccCbwQS3.s:618    .text.MX_TIM2_Init:0000000000000000 $t
     /tmp/ccCbwQS3.s:624    .text.MX_TIM2_Init:0000000000000000 MX_TIM2_Init
     /tmp/ccCbwQS3.s:792    .text.MX_TIM2_Init:00000000000000ac $d
     /tmp/ccCbwQS3.s:799    .text.SystemClock_Config:0000000000000000 $t
     /tmp/ccCbwQS3.s:806    .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/ccCbwQS3.s:953    .text.SystemClock_Config:000000000000009c $d
     /tmp/ccCbwQS3.s:959    .text.main:0000000000000000 $t
     /tmp/ccCbwQS3.s:966    .text.main:0000000000000000 main
     /tmp/ccCbwQS3.s:1071   .text.main:000000000000007c $d
     /tmp/ccCbwQS3.s:1095   .bss.Wave_LUT:0000000000000000 Wave_LUT
     /tmp/ccCbwQS3.s:1101   .bss.adc_val:0000000000000000 adc_val
     /tmp/ccCbwQS3.s:1155   .data.rampMax:0000000000000000 rampMax
     /tmp/ccCbwQS3.s:1148   .bss.rampMin:0000000000000000 rampMin
     /tmp/ccCbwQS3.s:1141   .bss.huart2:0000000000000000 huart2
     /tmp/ccCbwQS3.s:1134   .bss.htim2:0000000000000000 htim2
     /tmp/ccCbwQS3.s:1127   .bss.hdma_dac1:0000000000000000 hdma_dac1
     /tmp/ccCbwQS3.s:1115   .bss.hdac:0000000000000000 hdac
     /tmp/ccCbwQS3.s:1121   .bss.hdma_adc1:0000000000000000 hdma_adc1
     /tmp/ccCbwQS3.s:1108   .bss.hadc1:0000000000000000 hadc1
     /tmp/ccCbwQS3.s:1092   .bss.Wave_LUT:0000000000000000 $d
     /tmp/ccCbwQS3.s:1098   .bss.adc_val:0000000000000000 $d
     /tmp/ccCbwQS3.s:1104   .bss.hadc1:0000000000000000 $d
     /tmp/ccCbwQS3.s:1111   .bss.hdac:0000000000000000 $d
     /tmp/ccCbwQS3.s:1118   .bss.hdma_adc1:0000000000000000 $d
     /tmp/ccCbwQS3.s:1124   .bss.hdma_dac1:0000000000000000 $d
     /tmp/ccCbwQS3.s:1130   .bss.htim2:0000000000000000 $d
     /tmp/ccCbwQS3.s:1137   .bss.huart2:0000000000000000 $d
     /tmp/ccCbwQS3.s:1144   .bss.rampMin:0000000000000000 $d
     /tmp/ccCbwQS3.s:1151   .data.rampMax:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_ADC_Init
ARM GAS  /tmp/ccCbwQS3.s 			page 35


HAL_ADC_ConfigChannel
HAL_UART_Init
HAL_DAC_Init
HAL_DAC_ConfigChannel
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
SystemCoreClock
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
HAL_DAC_Start_DMA
HAL_ADC_Start_DMA
HAL_TIM_Base_Start
HAL_TIM_PWM_Start
