<?xml version="1.0" encoding="UTF-8"?>
<!-- This is derived from revision 15071 of the TivaWare Library. -->
<module id="PECI0" HW_revision="" XML_version="1.0" description="PECI register addresses" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="setup_parser.xsd">
    <register acronym="PECI_CTL" width="32" description="PECI Control" id="PECI_CTL" offset="0x00000000" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Enable Microprocessor 0 and Domain 0" id="PECI_CTL_M0D0EN" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="Enable Microprocessor 0 and Domain 1" id="PECI_CTL_M0D1EN" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="Enable Microprocessor 1 and Domain 0" id="PECI_CTL_M1D0EN" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="Enable Microprocessor 1 and Domain 1" id="PECI_CTL_M1D1EN" resetval="" >
        </bitfield>
        <bitfield range="" begin="10" width="1" end="10" rwaccess="RW" description="Invert PECI RX Input" id="PECI_CTL_RXINV" resetval="" >
        </bitfield>
        <bitfield range="" begin="11" width="1" end="11" rwaccess="RW" description="Timing Negotiation Error Bypass" id="PECI_CTL_BYERR" resetval="" >
        </bitfield>
        <bitfield range="" begin="14" width="3" end="12" rwaccess="RW" description="Number of Controller Retries" id="PECI_CTL_CRETRY" resetval="" >
        </bitfield>
        <bitfield range="" begin="31" width="16" end="16" rwaccess="RW" description="Offset Value" id="PECI_CTL_OFFSET" resetval="" >
        </bitfield>
    </register>
    <register acronym="PECI_DIV" width="32" description="PECI Poll-Rate Divider" id="PECI_DIV" offset="0x00000004" >
        <bitfield range="" begin="15" width="16" end="0" rwaccess="RW" description="Counter for Inter-Poll Delay" id="PECI_DIV_POLL" resetval="" >
        </bitfield>
        <bitfield range="" begin="31" width="16" end="16" rwaccess="RW" description="Baud Rate" id="PECI_DIV_BAUD" resetval="" >
        </bitfield>
    </register>
    <register acronym="PECI_M0D0C" width="32" description="PECI Microprocessor 0 / Domain 0 Control" id="PECI_M0D0C" offset="0x00000010" >
        <bitfield range="" begin="15" width="16" end="0" rwaccess="RW" description="Low Threshold" id="PECI_M0D0C_LOTHR" resetval="" >
        </bitfield>
        <bitfield range="" begin="31" width="16" end="16" rwaccess="RW" description="High Threshold" id="PECI_M0D0C_HITHR" resetval="" >
        </bitfield>
    </register>
    <register acronym="PECI_M0D1C" width="32" description="PECI Microprocessor 0 / Domain 1 Control" id="PECI_M0D1C" offset="0x00000014" >
        <bitfield range="" begin="15" width="16" end="0" rwaccess="RW" description="Low Threshold" id="PECI_M0D1C_LOTHR" resetval="" >
        </bitfield>
        <bitfield range="" begin="31" width="16" end="16" rwaccess="RW" description="High Threshold" id="PECI_M0D1C_HITHR" resetval="" >
        </bitfield>
    </register>
    <register acronym="PECI_M1D0C" width="32" description="PECI Microprocessor 1 / Domain 0 Control" id="PECI_M1D0C" offset="0x00000018" >
        <bitfield range="" begin="15" width="16" end="0" rwaccess="RW" description="Low Threshold" id="PECI_M1D0C_LOTHR" resetval="" >
        </bitfield>
        <bitfield range="" begin="31" width="16" end="16" rwaccess="RW" description="High Threshold" id="PECI_M1D0C_HITHR" resetval="" >
        </bitfield>
    </register>
    <register acronym="PECI_M1D1C" width="32" description="PECI Microprocessor 1 / Domain 1 Control" id="PECI_M1D1C" offset="0x0000001C" >
        <bitfield range="" begin="15" width="16" end="0" rwaccess="RW" description="Low Threshold" id="PECI_M1D1C_LOTHR" resetval="" >
        </bitfield>
        <bitfield range="" begin="31" width="16" end="16" rwaccess="RW" description="High Threshold" id="PECI_M1D1C_HITHR" resetval="" >
        </bitfield>
    </register>
    <register acronym="PECI_M0D0" width="32" description="PECI Microprocessor 0 / Domain 0 Value" id="PECI_M0D0" offset="0x00000040" >
        <bitfield range="" begin="15" width="16" end="0" rwaccess="RW" description="Last Value Read" id="PECI_M0D0_VALUE" resetval="" >
            <bitenum id="PECI_M0D0_VALUE_MCRCTX" value="0x000081F9" token="" description="Microprocessor abort CRC error on transmitted data"/>
            <bitenum id="PECI_M0D0_VALUE_CRCRX" value="0x000081FA" token="" description="CRC error on received data"/>
            <bitenum id="PECI_M0D0_VALUE_CRCTX" value="0x000081FB" token="" description="CRC error on transmitted data"/>
            <bitenum id="PECI_M0D0_VALUE_NEG" value="0x000081FC" token="" description="Negotiation error"/>
            <bitenum id="PECI_M0D0_VALUE_TO" value="0x000081FD" token="" description="Timeout error"/>
        </bitfield>
        <bitfield range="" begin="31" width="16" end="16" rwaccess="RW" description="Highest Value Read" id="PECI_M0D0_MAXREAD" resetval="" >
        </bitfield>
    </register>
    <register acronym="PECI_M0D1" width="32" description="PECI Microprocessor 0 / Domain 1 Value" id="PECI_M0D1" offset="0x00000044" >
        <bitfield range="" begin="15" width="16" end="0" rwaccess="RW" description="Last Value Read" id="PECI_M0D1_VALUE" resetval="" >
            <bitenum id="PECI_M0D1_VALUE_MCRCTX" value="0x000081F9" token="" description="Microprocessor abort CRC error on transmitted data"/>
            <bitenum id="PECI_M0D1_VALUE_CRCRX" value="0x000081FA" token="" description="CRC error on received data"/>
            <bitenum id="PECI_M0D1_VALUE_CRCTX" value="0x000081FB" token="" description="CRC error on transmitted data"/>
            <bitenum id="PECI_M0D1_VALUE_NEG" value="0x000081FC" token="" description="Negotiation error"/>
            <bitenum id="PECI_M0D1_VALUE_TO" value="0x000081FD" token="" description="Timeout error"/>
        </bitfield>
        <bitfield range="" begin="31" width="16" end="16" rwaccess="RW" description="Highest Value Read" id="PECI_M0D1_MAXREAD" resetval="" >
        </bitfield>
    </register>
    <register acronym="PECI_M1D0" width="32" description="PECI Microprocessor 1 / Domain 0 Value" id="PECI_M1D0" offset="0x00000048" >
        <bitfield range="" begin="15" width="16" end="0" rwaccess="RW" description="Last Value Read" id="PECI_M1D0_VALUE" resetval="" >
            <bitenum id="PECI_M1D0_VALUE_MCRCTX" value="0x000081F9" token="" description="Microprocessor abort CRC error on transmitted data"/>
            <bitenum id="PECI_M1D0_VALUE_CRCRX" value="0x000081FA" token="" description="CRC error on received data"/>
            <bitenum id="PECI_M1D0_VALUE_CRCTX" value="0x000081FB" token="" description="CRC error on transmitted data"/>
            <bitenum id="PECI_M1D0_VALUE_NEG" value="0x000081FC" token="" description="Negotiation error"/>
            <bitenum id="PECI_M1D0_VALUE_TO" value="0x000081FD" token="" description="Timeout error"/>
        </bitfield>
        <bitfield range="" begin="31" width="16" end="16" rwaccess="RW" description="Highest Value Read" id="PECI_M1D0_MAXREAD" resetval="" >
        </bitfield>
    </register>
    <register acronym="PECI_M1D1" width="32" description="PECI Microprocessor 1 / Domain 1 Value" id="PECI_M1D1" offset="0x0000004C" >
        <bitfield range="" begin="15" width="16" end="0" rwaccess="RW" description="Last Value Read" id="PECI_M1D1_VALUE" resetval="" >
            <bitenum id="PECI_M1D1_VALUE_MCRCTX" value="0x000081F9" token="" description="Microprocessor abort CRC error on transmitted data"/>
            <bitenum id="PECI_M1D1_VALUE_CRCRX" value="0x000081FA" token="" description="CRC error on received data"/>
            <bitenum id="PECI_M1D1_VALUE_CRCTX" value="0x000081FB" token="" description="CRC error on transmitted data"/>
            <bitenum id="PECI_M1D1_VALUE_NEG" value="0x000081FC" token="" description="Negotiation error"/>
            <bitenum id="PECI_M1D1_VALUE_TO" value="0x000081FD" token="" description="Timeout error"/>
        </bitfield>
        <bitfield range="" begin="31" width="16" end="16" rwaccess="RW" description="Highest Value Read" id="PECI_M1D1_MAXREAD" resetval="" >
        </bitfield>
    </register>
    <register acronym="PECI_IM" width="32" description="PECI Interrupt Mask" id="PECI_IM" offset="0x00000080" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Poll Completed Interrupt Mask" id="PECI_IM_POLLIM" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="Polling Error Detected Interrupt Mask" id="PECI_IM_ERRIM" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="Advanced Command Interrupt Mask" id="PECI_IM_ACIM" resetval="" >
        </bitfield>
        <bitfield range="" begin="17" width="2" end="16" rwaccess="RW" description="Microprocessor 0 and Domain 0 Interrupt Mode" id="PECI_IM_M0D0IM" resetval="" >
        </bitfield>
        <bitfield range="" begin="19" width="2" end="18" rwaccess="RW" description="Microprocessor 0 and Domain 1 Interrupt Mode" id="PECI_IM_M0D1IM" resetval="" >
        </bitfield>
        <bitfield range="" begin="21" width="2" end="20" rwaccess="RW" description="Microprocessor 1 and Domain 0 Interrupt Mode" id="PECI_IM_M1D0IM" resetval="" >
        </bitfield>
        <bitfield range="" begin="23" width="2" end="22" rwaccess="RW" description="Microprocessor 1 and Domain 1 Interrupt Mode" id="PECI_IM_M1D1IM" resetval="" >
            <bitenum id="PECI_IM_M1D1IM_HIGH" value="0x00400000" token="" description="Interrupt when crossing above high threshold"/>
            <bitenum id="PECI_IM_M1D1IM_CROSSUP" value="0x00800000" token="" description="Interrupt when crossing above either threshold"/>
            <bitenum id="PECI_IM_M1D1IM_CROSSANY" value="0x00C00000" token="" description="Interrupt when crossing either threshold in either direction"/>
        </bitfield>
    </register>
    <register acronym="PECI_RIS" width="32" description="PECI Raw Interrupt Status" id="PECI_RIS" offset="0x00000084" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="R" description="Poll Completed Raw Interrupt Status" id="PECI_RIS_POLLRIS" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="R" description="Polling Error Detected Raw Interrupt Status" id="PECI_RIS_ERRRIS" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="1" end="2" rwaccess="R" description="Advanced Command Raw Interrupt Status" id="PECI_RIS_ACRIS" resetval="" >
        </bitfield>
        <bitfield range="" begin="17" width="2" end="16" rwaccess="R" description="Microprocessor 0 and Domain 0 Raw Interrupt Status" id="PECI_RIS_M0D0RIS" resetval="" >
        </bitfield>
        <bitfield range="" begin="19" width="2" end="18" rwaccess="R" description="Microprocessor 0 and Domain 1 Raw Interrupt Status" id="PECI_RIS_M0D1RIS" resetval="" >
        </bitfield>
        <bitfield range="" begin="21" width="2" end="20" rwaccess="R" description="Microprocessor 1 and Domain 0 Raw Interrupt Status" id="PECI_RIS_M1D0RIS" resetval="" >
        </bitfield>
        <bitfield range="" begin="23" width="2" end="22" rwaccess="R" description="Microprocessor 1 and Domain 1 Raw Interrupt Status" id="PECI_RIS_M1D1RIS" resetval="" >
        </bitfield>
    </register>
    <register acronym="PECI_MIS" width="32" description="PECI Masked Interrupt Status" id="PECI_MIS" offset="0x00000088" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="R" description="Poll Completed Masked Interrupt Status" id="PECI_MIS_POLLMIS" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="R" description="Polling Error Detected Masked Interrupt Status" id="PECI_MIS_ERRMIS" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="1" end="2" rwaccess="R" description="Advanced Command Masked Interrupt Status" id="PECI_MIS_ACMIS" resetval="" >
        </bitfield>
        <bitfield range="" begin="17" width="2" end="16" rwaccess="R" description="Microprocessor 0 and Domain 0 Masked Interrupt Status" id="PECI_MIS_M0D0MIS" resetval="" >
        </bitfield>
        <bitfield range="" begin="19" width="2" end="18" rwaccess="R" description="Microprocessor 0 and Domain 1 Masked Interrupt Status" id="PECI_MIS_M0D1MIS" resetval="" >
        </bitfield>
        <bitfield range="" begin="21" width="2" end="20" rwaccess="R" description="Microprocessor 1 and Domain 0 Masked Interrupt Status" id="PECI_MIS_M1D0MIS" resetval="" >
        </bitfield>
        <bitfield range="" begin="23" width="2" end="22" rwaccess="R" description="Microprocessor 1 and Domain 1 Masked Interrupt Status" id="PECI_MIS_M1D1MIS" resetval="" >
        </bitfield>
    </register>
    <register acronym="PECI_IC" width="32" description="PECI Interrupt Clear" id="PECI_IC" offset="0x0000008C" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="W" description="Poll Completed Interrupt Clear" id="PECI_IC_POLLIC" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="W" description="Polling Error Detected Interrupt Clear" id="PECI_IC_ERRIC" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="1" end="2" rwaccess="W" description="Advanced Command Interrupt Clear" id="PECI_IC_ACIC" resetval="" >
        </bitfield>
        <bitfield range="" begin="17" width="2" end="16" rwaccess="W" description="Microprocessor 0 and Domain 0 Interrupt Clear" id="PECI_IC_M0D0IC" resetval="" >
        </bitfield>
        <bitfield range="" begin="19" width="2" end="18" rwaccess="W" description="Microprocessor 0 and Domain 1 Interrupt Clear" id="PECI_IC_M0D1IC" resetval="" >
        </bitfield>
        <bitfield range="" begin="21" width="2" end="20" rwaccess="W" description="Microprocessor 1 and Domain 0 Interrupt Clear" id="PECI_IC_M1D0IC" resetval="" >
        </bitfield>
        <bitfield range="" begin="23" width="2" end="22" rwaccess="W" description="Microprocessor 1 and Domain 1 Interrupt Clear" id="PECI_IC_M1D1IC" resetval="" >
        </bitfield>
    </register>
    <register acronym="PECI_ACADDR" width="32" description="PECI Advanced Command Address" id="PECI_ACADDR" offset="0x00000100" >
        <bitfield range="" begin="7" width="8" end="0" rwaccess="RW" description="Processor Address" id="PECI_ACADDR_PROCADD" resetval="" >
        </bitfield>
        <bitfield range="" begin="15" width="8" end="8" rwaccess="RW" description="Domain Select" id="PECI_ACADDR_DOMAIN" resetval="" >
        </bitfield>
        <bitfield range="" begin="23" width="8" end="16" rwaccess="RW" description="Data Size" id="PECI_ACADDR_SIZE" resetval="" >
        </bitfield>
        <bitfield range="" begin="31" width="8" end="24" rwaccess="RW" description="HostID and Retry" id="PECI_ACADDR_HIDRE" resetval="" >
        </bitfield>
    </register>
    <register acronym="PECI_ACARG" width="32" description="PECI Advanced Command Argument" id="PECI_ACARG" offset="0x00000104" >
        <bitfield range="" begin="7" width="8" end="0" rwaccess="RW" description="Argument 0" id="PECI_ACARG_ARG0" resetval="" >
        </bitfield>
        <bitfield range="" begin="15" width="8" end="8" rwaccess="RW" description="Argument 1" id="PECI_ACARG_ARG1" resetval="" >
        </bitfield>
        <bitfield range="" begin="23" width="8" end="16" rwaccess="RW" description="Argument 2" id="PECI_ACARG_ARG2" resetval="" >
        </bitfield>
        <bitfield range="" begin="31" width="8" end="24" rwaccess="RW" description="Argument 3" id="PECI_ACARG_ARG3" resetval="" >
        </bitfield>
    </register>
    <register acronym="PECI_ACRDWR0" width="32" description="PECI Advanced Command Data 0" id="PECI_ACRDWR0" offset="0x00000108" >
        <bitfield range="" begin="7" width="8" end="0" rwaccess="RW" description="Data 0" id="PECI_ACRDWR0_D0" resetval="" >
        </bitfield>
        <bitfield range="" begin="15" width="8" end="8" rwaccess="RW" description="Data 1" id="PECI_ACRDWR0_D1" resetval="" >
        </bitfield>
        <bitfield range="" begin="23" width="8" end="16" rwaccess="RW" description="Data 2" id="PECI_ACRDWR0_D2" resetval="" >
        </bitfield>
        <bitfield range="" begin="31" width="8" end="24" rwaccess="RW" description="Data 3" id="PECI_ACRDWR0_D3" resetval="" >
        </bitfield>
    </register>
    <register acronym="PECI_ACRDWR1" width="32" description="PECI Advanced Command Data 1" id="PECI_ACRDWR1" offset="0x0000010C" >
        <bitfield range="" begin="7" width="8" end="0" rwaccess="RW" description="Data 0" id="PECI_ACRDWR1_D0" resetval="" >
        </bitfield>
        <bitfield range="" begin="15" width="8" end="8" rwaccess="RW" description="Data 1" id="PECI_ACRDWR1_D1" resetval="" >
        </bitfield>
        <bitfield range="" begin="23" width="8" end="16" rwaccess="RW" description="Data 2" id="PECI_ACRDWR1_D2" resetval="" >
        </bitfield>
        <bitfield range="" begin="31" width="8" end="24" rwaccess="RW" description="Data 3" id="PECI_ACRDWR1_D3" resetval="" >
        </bitfield>
    </register>
    <register acronym="PECI_ACCMD" width="32" description="PECI Advanced Command" id="PECI_ACCMD" offset="0x00000110" >
        <bitfield range="" begin="7" width="8" end="0" rwaccess="RW" description="Base Command" id="PECI_ACCMD_CMD" resetval="" >
        </bitfield>
    </register>
    <register acronym="PECI_ACCODE" width="32" description="PECI Advanced Command Completion Code" id="PECI_ACCODE" offset="0x00000114" >
        <bitfield range="" begin="31" width="32" end="0" rwaccess="R" description="Signed Completion Code" id="PECI_ACCODE_CODE" resetval="" >
        </bitfield>
    </register>
</module>
