# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:15 on Jan 18,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 16:07:15 on Jan 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:15 on Jan 18,2022
# vlog -reportprogress 300 ./decoder3_8.sv 
# -- Compiling module decoder3_8
# -- Compiling module decoder3_8_testbench
# 
# Top level modules:
# 	decoder3_8_testbench
# End time: 16:07:15 on Jan 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:15 on Jan 18,2022
# vlog -reportprogress 300 ./decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder2_4_testbench
# 
# Top level modules:
# 	decoder2_4_testbench
# End time: 16:07:15 on Jan 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:15 on Jan 18,2022
# vlog -reportprogress 300 ./mux_32_1.sv 
# -- Compiling module mux_32_1
# -- Compiling module Mux2_1
# -- Compiling module mux4_1
# -- Compiling module mux_32_1_testbench
# 
# Top level modules:
# 	mux_32_1_testbench
# End time: 16:07:15 on Jan 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:15 on Jan 18,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module D_FF
# 
# Top level modules:
# 	register
# End time: 16:07:15 on Jan 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:15 on Jan 18,2022
# vlog -reportprogress 300 ./mux_64x32_1.sv 
# -- Compiling module mux_64x32_1
# -- Compiling module mux_64x32_1_testbench
# 
# Top level modules:
# 	mux_64x32_1_testbench
# End time: 16:07:15 on Jan 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:15 on Jan 18,2022
# vlog -reportprogress 300 ./regstim.sv 
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 16:07:15 on Jan 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work regstim 
# Start time: 16:07:16 on Jan 18,2022
# Loading sv_std.std
# Loading work.regstim
# Loading work.regfile
# Loading work.decoder2_4
# Loading work.decoder3_8
# Loading work.register
# Loading work.mux_64x32_1
# Loading work.Mux2_1
# Loading work.D_FF
# Loading work.mux_32_1
# Loading work.mux4_1
# ** Warning: Design size of 5673 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    2.50 ns Attempting overwrite of register 31, which should always be 0
#    7.50 ns Writing pattern to all registers.
#  317.50 ns Checking pattern.
# ** Note: $stop    : ./regstim.sv(69)
#    Time: 477500 ps  Iteration: 1  Instance: /regstim
# Break in Module regstim at ./regstim.sv line 69
# End time: 09:30:36 on Jan 19,2022, Elapsed time: 17:23:20
# Errors: 0, Warnings: 1
