# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do BB_SYSTEM_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/USUARIO\ WINDOWS/Desktop/Proyecto\ de\ Grado/Test_fixedpoint/rtl {C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/Test_fixedpoint/rtl/qmults.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:36 on Aug 04,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/Test_fixedpoint/rtl" C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/Test_fixedpoint/rtl/qmults.v 
# -- Compiling module qmults
# 
# Top level modules:
# 	qmults
# End time: 11:20:36 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/USUARIO\ WINDOWS/Desktop/Proyecto\ de\ Grado/Test_fixedpoint/rtl {C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/Test_fixedpoint/rtl/qdiv.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:36 on Aug 04,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/Test_fixedpoint/rtl" C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/Test_fixedpoint/rtl/qdiv.v 
# -- Compiling module qdiv
# 
# Top level modules:
# 	qdiv
# End time: 11:20:36 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/USUARIO\ WINDOWS/Desktop/Proyecto\ de\ Grado/Test_fixedpoint/rtl {C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/Test_fixedpoint/rtl/qadd.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:36 on Aug 04,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/Test_fixedpoint/rtl" C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/Test_fixedpoint/rtl/qadd.v 
# -- Compiling module qadd
# 
# Top level modules:
# 	qadd
# End time: 11:20:36 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/USUARIO\ WINDOWS/Desktop/Proyecto\ de\ Grado/Test_fixedpoint {C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/Test_fixedpoint/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:36 on Aug 04,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/Test_fixedpoint" C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/Test_fixedpoint/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 11:20:36 on Aug 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/USUARIO\ WINDOWS/Desktop/Proyecto\ de\ Grado/Test_fixedpoint/simulation/modelsim {C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/Test_fixedpoint/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:36 on Aug 04,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/Test_fixedpoint/simulation/modelsim" C:/Users/USUARIO WINDOWS/Desktop/Proyecto de Grado/Test_fixedpoint/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 11:20:37 on Aug 04,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 11:20:38 on Aug 04,2021
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.qadd
# Loading work.qmults
# Loading work.qdiv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
add wave -position end sim:/TB_SYSTEM/u1/my_divider_u0/*
restart
run
# Running testbench
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# End time: 11:31:34 on Aug 04,2021, Elapsed time: 0:10:56
# Errors: 0, Warnings: 0
