Analysis & Synthesis report for ReactionGame
Sat Jun  1 11:08:23 2024
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Sat Jun  1 11:08:23 2024              ;
; Quartus Prime Version              ; 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Revision Name                      ; ReactionGame                                   ;
; Top-level Entity Name              ; ReactionGame_Demo                              ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; N/A until Partition Merge                      ;
;     Total combinational functions  ; N/A until Partition Merge                      ;
;     Dedicated logic registers      ; N/A until Partition Merge                      ;
; Total registers                    ; N/A until Partition Merge                      ;
; Total pins                         ; N/A until Partition Merge                      ;
; Total virtual pins                 ; N/A until Partition Merge                      ;
; Total memory bits                  ; N/A until Partition Merge                      ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                      ;
; Total PLLs                         ; N/A until Partition Merge                      ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; ReactionGame_Demo  ; ReactionGame       ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Processing started: Sat Jun  1 11:08:17 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ReactionGame -c ReactionGame
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file SystemFSM.vhd
    Info (12022): Found design unit 1: SystemFSM-Behavioral File: /home/penacho/LSD/LSD-final-project/Fase5/SystemFSM.vhd Line: 17
    Info (12023): Found entity 1: SystemFSM File: /home/penacho/LSD/LSD-final-project/Fase5/SystemFSM.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file TimerAuxFSM.vhd
    Info (12022): Found design unit 1: TimerAuxFSM-Behavioral File: /home/penacho/LSD/LSD-final-project/Fase5/TimerAuxFSM.vhd Line: 13
    Info (12023): Found entity 1: TimerAuxFSM File: /home/penacho/LSD/LSD-final-project/Fase5/TimerAuxFSM.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ReactionGame_Demo.vhd
    Info (12022): Found design unit 1: ReactionGame_Demo-Structural File: /home/penacho/LSD/LSD-final-project/Fase5/ReactionGame_Demo.vhd Line: 22
    Info (12023): Found entity 1: ReactionGame_Demo File: /home/penacho/LSD/LSD-final-project/Fase5/ReactionGame_Demo.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file Debouncer.vhd
    Info (12022): Found design unit 1: Debouncer-Behavioral File: /home/penacho/LSD/LSD-final-project/Fase5/Debouncer.vhd Line: 15
    Info (12023): Found entity 1: Debouncer File: /home/penacho/LSD/LSD-final-project/Fase5/Debouncer.vhd Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file top_level_schematic.bdf
    Info (12023): Found entity 1: top_level_schematic
Info (12021): Found 2 design units, including 1 entities, in source file SingleTurnFSM.vhd
    Info (12022): Found design unit 1: SingleTurnFSM-Behavioral File: /home/penacho/LSD/LSD-final-project/Fase5/SingleTurnFSM.vhd Line: 22
    Info (12023): Found entity 1: SingleTurnFSM File: /home/penacho/LSD/LSD-final-project/Fase5/SingleTurnFSM.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file CounterNBits.vhd
    Info (12022): Found design unit 1: CounterNBits-Behavioral File: /home/penacho/LSD/LSD-final-project/Fase5/CounterNBits.vhd Line: 22
    Info (12023): Found entity 1: CounterNBits File: /home/penacho/LSD/LSD-final-project/Fase5/CounterNBits.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ConfigurationUnit.vhd
    Info (12022): Found design unit 1: ConfigurationUnit-Structural File: /home/penacho/LSD/LSD-final-project/Fase5/ConfigurationUnit.vhd Line: 18
    Info (12023): Found entity 1: ConfigurationUnit File: /home/penacho/LSD/LSD-final-project/Fase5/ConfigurationUnit.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file PulseGen.vhd
    Info (12022): Found design unit 1: PulseGen-Behavioral File: /home/penacho/LSD/LSD-final-project/Fase5/PulseGen.vhd Line: 13
    Info (12023): Found entity 1: PulseGen File: /home/penacho/LSD/LSD-final-project/Fase5/PulseGen.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file BlinkGen.vhd
    Info (12022): Found design unit 1: BlinkGen-Behavioral File: /home/penacho/LSD/LSD-final-project/Fase5/BlinkGen.vhd Line: 13
    Info (12023): Found entity 1: BlinkGen File: /home/penacho/LSD/LSD-final-project/Fase5/BlinkGen.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ScoreDisplay.vhd
    Info (12022): Found design unit 1: ScoreDisplay-Structural File: /home/penacho/LSD/LSD-final-project/Fase5/ScoreDisplay.vhd Line: 14
    Info (12023): Found entity 1: ScoreDisplay File: /home/penacho/LSD/LSD-final-project/Fase5/ScoreDisplay.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file Bin7SegDecoder.vhd
    Info (12022): Found design unit 1: Bin7SegDecoder-Behavioral File: /home/penacho/LSD/LSD-final-project/Fase5/Bin7SegDecoder.vhd Line: 10
    Info (12023): Found entity 1: Bin7SegDecoder File: /home/penacho/LSD/LSD-final-project/Fase5/Bin7SegDecoder.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file Bin2BCD.vhd
    Info (12022): Found design unit 1: Bin2BCD-Behavioral File: /home/penacho/LSD/LSD-final-project/Fase5/Bin2BCD.vhd Line: 13
    Info (12023): Found entity 1: Bin2BCD File: /home/penacho/LSD/LSD-final-project/Fase5/Bin2BCD.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file GameUnit.vhd
    Info (12022): Found design unit 1: GameUnit-Structural File: /home/penacho/LSD/LSD-final-project/Fase5/GameUnit.vhd Line: 21
    Info (12023): Found entity 1: GameUnit File: /home/penacho/LSD/LSD-final-project/Fase5/GameUnit.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ScoreCounter.vhd
    Info (12022): Found design unit 1: ScoreCounter-Behavioral File: /home/penacho/LSD/LSD-final-project/Fase5/ScoreCounter.vhd Line: 16
    Info (12023): Found entity 1: ScoreCounter File: /home/penacho/LSD/LSD-final-project/Fase5/ScoreCounter.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ScoreUnit.vhd
    Info (12022): Found design unit 1: ScoreUnit-Structural File: /home/penacho/LSD/LSD-final-project/Fase5/ScoreUnit.vhd Line: 21
    Info (12023): Found entity 1: ScoreUnit File: /home/penacho/LSD/LSD-final-project/Fase5/ScoreUnit.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ScoreCounter_tb.vhd
    Info (12022): Found design unit 1: ScoreCounter_tb-Stimulus File: /home/penacho/LSD/LSD-final-project/Fase5/ScoreCounter_tb.vhd Line: 8
    Info (12023): Found entity 1: ScoreCounter_tb File: /home/penacho/LSD/LSD-final-project/Fase5/ScoreCounter_tb.vhd Line: 5
Info (12127): Elaborating entity "ReactionGame_Demo" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at ReactionGame_Demo.vhd(99): object "s_victoryA" assigned a value but never read File: /home/penacho/LSD/LSD-final-project/Fase5/ReactionGame_Demo.vhd Line: 99
Warning (10036): Verilog HDL or VHDL warning at ReactionGame_Demo.vhd(100): object "s_victoryB" assigned a value but never read File: /home/penacho/LSD/LSD-final-project/Fase5/ReactionGame_Demo.vhd Line: 100
Warning (10873): Using initial value X (don't care) for net "LEDG[8]" at ReactionGame_Demo.vhd(9) File: /home/penacho/LSD/LSD-final-project/Fase5/ReactionGame_Demo.vhd Line: 9
Warning (10873): Using initial value X (don't care) for net "LEDR[8..5]" at ReactionGame_Demo.vhd(10) File: /home/penacho/LSD/LSD-final-project/Fase5/ReactionGame_Demo.vhd Line: 10
Info (12129): Elaborating entity "BlinkGen" using architecture "A:behavioral" for hierarchy "BlinkGen:one_sec_blinker" File: /home/penacho/LSD/LSD-final-project/Fase5/ReactionGame_Demo.vhd Line: 118
Info (12129): Elaborating entity "Debouncer" using architecture "A:behavioral" for hierarchy "Debouncer:debounce0" File: /home/penacho/LSD/LSD-final-project/Fase5/ReactionGame_Demo.vhd Line: 125
Info (12129): Elaborating entity "Debouncer" using architecture "A:behavioral" for hierarchy "Debouncer:debounce2" File: /home/penacho/LSD/LSD-final-project/Fase5/ReactionGame_Demo.vhd Line: 138
Info (12129): Elaborating entity "SystemFSM" using architecture "A:behavioral" for hierarchy "SystemFSM:systemFSM" File: /home/penacho/LSD/LSD-final-project/Fase5/ReactionGame_Demo.vhd Line: 164
Info (12129): Elaborating entity "TimerAuxFSM" using architecture "A:behavioral" for hierarchy "TimerAuxFSM:timer_fsm" File: /home/penacho/LSD/LSD-final-project/Fase5/ReactionGame_Demo.vhd Line: 176
Info (12129): Elaborating entity "GameUnit" using architecture "A:structural" for hierarchy "GameUnit:game_unit" File: /home/penacho/LSD/LSD-final-project/Fase5/ReactionGame_Demo.vhd Line: 185
Info (12129): Elaborating entity "CounterNBits" using architecture "A:behavioral" for hierarchy "GameUnit:game_unit|CounterNBits:rand_counter" File: /home/penacho/LSD/LSD-final-project/Fase5/GameUnit.vhd Line: 24
Info (12129): Elaborating entity "SingleTurnFSM" using architecture "A:behavioral" for hierarchy "GameUnit:game_unit|SingleTurnFSM:single_turn_fsm" File: /home/penacho/LSD/LSD-final-project/Fase5/GameUnit.vhd Line: 40
Warning (10036): Verilog HDL or VHDL warning at SingleTurnFSM.vhd(26): object "s_winA" assigned a value but never read File: /home/penacho/LSD/LSD-final-project/Fase5/SingleTurnFSM.vhd Line: 26
Warning (10036): Verilog HDL or VHDL warning at SingleTurnFSM.vhd(27): object "s_winB" assigned a value but never read File: /home/penacho/LSD/LSD-final-project/Fase5/SingleTurnFSM.vhd Line: 27
Warning (10036): Verilog HDL or VHDL warning at SingleTurnFSM.vhd(28): object "s_draw" assigned a value but never read File: /home/penacho/LSD/LSD-final-project/Fase5/SingleTurnFSM.vhd Line: 28
Error (10626): VHDL error at SingleTurnFSM.vhd(81): can't implement clock enable condition specified using binary operator "or" File: /home/penacho/LSD/LSD-final-project/Fase5/SingleTurnFSM.vhd Line: 81
Error (10658): VHDL Operator error at SingleTurnFSM.vhd(81): failed to evaluate call to operator ""or"" File: /home/penacho/LSD/LSD-final-project/Fase5/SingleTurnFSM.vhd Line: 81
Error (12152): Can't elaborate user hierarchy "GameUnit:game_unit|SingleTurnFSM:single_turn_fsm" File: /home/penacho/LSD/LSD-final-project/Fase5/GameUnit.vhd Line: 40
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 8 warnings
    Error: Peak virtual memory: 419 megabytes
    Error: Processing ended: Sat Jun  1 11:08:23 2024
    Error: Elapsed time: 00:00:06
    Error: Total CPU time (on all processors): 00:00:16


