// Seed: 1570895307
module module_0 (
    output wire id_0,
    output supply1 id_1,
    input wire id_2
    , id_13,
    input tri1 id_3,
    output supply1 id_4,
    input tri1 id_5,
    input tri id_6,
    input tri id_7,
    input tri id_8,
    input supply0 id_9,
    input uwire id_10,
    output uwire id_11
);
  uwire id_14 = 1;
  assign id_1 = 1 >= id_10;
endmodule
module module_1 (
    output wand id_0,
    input wire id_1,
    input wor id_2,
    input supply0 id_3,
    inout supply1 id_4
);
  assign id_4 = id_3 ? 1 : 1;
  assign id_4 = 1;
  module_0(
      id_0, id_0, id_4, id_3, id_0, id_1, id_2, id_4, id_3, id_4, id_2, id_4
  );
endmodule
