<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `/home/runner/.cargo/registry/src/github.com-1ecc6299db9ec823/cranelift-codegen-0.69.0/src/isa/x86/enc_tables.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>enc_tables.rs - source</title><link rel="stylesheet" type="text/css" href="../../../../normalize.css"><link rel="stylesheet" type="text/css" href="../../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../../../light.css"  id="themeStyle"><link rel="stylesheet" type="text/css" href="../../../../dark.css" disabled ><link rel="stylesheet" type="text/css" href="../../../../ayu.css" disabled ><script id="default-settings"></script><script src="../../../../storage.js"></script><script src="../../../../crates.js"></script><noscript><link rel="stylesheet" href="../../../../noscript.css"></noscript><link rel="icon" type="image/svg+xml" href="../../../../favicon.svg">
<link rel="alternate icon" type="image/png" href="../../../../favicon-16x16.png">
<link rel="alternate icon" type="image/png" href="../../../../favicon-32x32.png"><style type="text/css">#crate-search{background-image:url("../../../../down-arrow.svg");}</style></head><body class="rustdoc source"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="sidebar-menu" role="button">&#9776;</div><a href='../../../../cranelift_codegen/index.html'><div class='logo-container rust-logo'><img src='../../../../rust-logo.png' alt='logo'></div></a></nav><div class="theme-picker"><button id="theme-picker" aria-label="Pick another theme!" aria-haspopup="menu"><img src="../../../../brush.svg" width="18" height="18" alt="Pick another theme!"></button><div id="theme-choices" role="menu"></div></div><nav class="sub"><form class="search-form"><div class="search-container"><div><select id="crate-search"><option value="All crates">All crates</option></select><input class="search-input" name="search" disabled autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"></div><button type="button" class="help-button">?</button>
                <a id="settings-menu" href="../../../../settings.html"><img src="../../../../wheel.svg" width="18" height="18" alt="Change settings"></a></div></form></nav><section id="main" class="content"><pre class="line-numbers"><span id="1">   1</span>
<span id="2">   2</span>
<span id="3">   3</span>
<span id="4">   4</span>
<span id="5">   5</span>
<span id="6">   6</span>
<span id="7">   7</span>
<span id="8">   8</span>
<span id="9">   9</span>
<span id="10">  10</span>
<span id="11">  11</span>
<span id="12">  12</span>
<span id="13">  13</span>
<span id="14">  14</span>
<span id="15">  15</span>
<span id="16">  16</span>
<span id="17">  17</span>
<span id="18">  18</span>
<span id="19">  19</span>
<span id="20">  20</span>
<span id="21">  21</span>
<span id="22">  22</span>
<span id="23">  23</span>
<span id="24">  24</span>
<span id="25">  25</span>
<span id="26">  26</span>
<span id="27">  27</span>
<span id="28">  28</span>
<span id="29">  29</span>
<span id="30">  30</span>
<span id="31">  31</span>
<span id="32">  32</span>
<span id="33">  33</span>
<span id="34">  34</span>
<span id="35">  35</span>
<span id="36">  36</span>
<span id="37">  37</span>
<span id="38">  38</span>
<span id="39">  39</span>
<span id="40">  40</span>
<span id="41">  41</span>
<span id="42">  42</span>
<span id="43">  43</span>
<span id="44">  44</span>
<span id="45">  45</span>
<span id="46">  46</span>
<span id="47">  47</span>
<span id="48">  48</span>
<span id="49">  49</span>
<span id="50">  50</span>
<span id="51">  51</span>
<span id="52">  52</span>
<span id="53">  53</span>
<span id="54">  54</span>
<span id="55">  55</span>
<span id="56">  56</span>
<span id="57">  57</span>
<span id="58">  58</span>
<span id="59">  59</span>
<span id="60">  60</span>
<span id="61">  61</span>
<span id="62">  62</span>
<span id="63">  63</span>
<span id="64">  64</span>
<span id="65">  65</span>
<span id="66">  66</span>
<span id="67">  67</span>
<span id="68">  68</span>
<span id="69">  69</span>
<span id="70">  70</span>
<span id="71">  71</span>
<span id="72">  72</span>
<span id="73">  73</span>
<span id="74">  74</span>
<span id="75">  75</span>
<span id="76">  76</span>
<span id="77">  77</span>
<span id="78">  78</span>
<span id="79">  79</span>
<span id="80">  80</span>
<span id="81">  81</span>
<span id="82">  82</span>
<span id="83">  83</span>
<span id="84">  84</span>
<span id="85">  85</span>
<span id="86">  86</span>
<span id="87">  87</span>
<span id="88">  88</span>
<span id="89">  89</span>
<span id="90">  90</span>
<span id="91">  91</span>
<span id="92">  92</span>
<span id="93">  93</span>
<span id="94">  94</span>
<span id="95">  95</span>
<span id="96">  96</span>
<span id="97">  97</span>
<span id="98">  98</span>
<span id="99">  99</span>
<span id="100"> 100</span>
<span id="101"> 101</span>
<span id="102"> 102</span>
<span id="103"> 103</span>
<span id="104"> 104</span>
<span id="105"> 105</span>
<span id="106"> 106</span>
<span id="107"> 107</span>
<span id="108"> 108</span>
<span id="109"> 109</span>
<span id="110"> 110</span>
<span id="111"> 111</span>
<span id="112"> 112</span>
<span id="113"> 113</span>
<span id="114"> 114</span>
<span id="115"> 115</span>
<span id="116"> 116</span>
<span id="117"> 117</span>
<span id="118"> 118</span>
<span id="119"> 119</span>
<span id="120"> 120</span>
<span id="121"> 121</span>
<span id="122"> 122</span>
<span id="123"> 123</span>
<span id="124"> 124</span>
<span id="125"> 125</span>
<span id="126"> 126</span>
<span id="127"> 127</span>
<span id="128"> 128</span>
<span id="129"> 129</span>
<span id="130"> 130</span>
<span id="131"> 131</span>
<span id="132"> 132</span>
<span id="133"> 133</span>
<span id="134"> 134</span>
<span id="135"> 135</span>
<span id="136"> 136</span>
<span id="137"> 137</span>
<span id="138"> 138</span>
<span id="139"> 139</span>
<span id="140"> 140</span>
<span id="141"> 141</span>
<span id="142"> 142</span>
<span id="143"> 143</span>
<span id="144"> 144</span>
<span id="145"> 145</span>
<span id="146"> 146</span>
<span id="147"> 147</span>
<span id="148"> 148</span>
<span id="149"> 149</span>
<span id="150"> 150</span>
<span id="151"> 151</span>
<span id="152"> 152</span>
<span id="153"> 153</span>
<span id="154"> 154</span>
<span id="155"> 155</span>
<span id="156"> 156</span>
<span id="157"> 157</span>
<span id="158"> 158</span>
<span id="159"> 159</span>
<span id="160"> 160</span>
<span id="161"> 161</span>
<span id="162"> 162</span>
<span id="163"> 163</span>
<span id="164"> 164</span>
<span id="165"> 165</span>
<span id="166"> 166</span>
<span id="167"> 167</span>
<span id="168"> 168</span>
<span id="169"> 169</span>
<span id="170"> 170</span>
<span id="171"> 171</span>
<span id="172"> 172</span>
<span id="173"> 173</span>
<span id="174"> 174</span>
<span id="175"> 175</span>
<span id="176"> 176</span>
<span id="177"> 177</span>
<span id="178"> 178</span>
<span id="179"> 179</span>
<span id="180"> 180</span>
<span id="181"> 181</span>
<span id="182"> 182</span>
<span id="183"> 183</span>
<span id="184"> 184</span>
<span id="185"> 185</span>
<span id="186"> 186</span>
<span id="187"> 187</span>
<span id="188"> 188</span>
<span id="189"> 189</span>
<span id="190"> 190</span>
<span id="191"> 191</span>
<span id="192"> 192</span>
<span id="193"> 193</span>
<span id="194"> 194</span>
<span id="195"> 195</span>
<span id="196"> 196</span>
<span id="197"> 197</span>
<span id="198"> 198</span>
<span id="199"> 199</span>
<span id="200"> 200</span>
<span id="201"> 201</span>
<span id="202"> 202</span>
<span id="203"> 203</span>
<span id="204"> 204</span>
<span id="205"> 205</span>
<span id="206"> 206</span>
<span id="207"> 207</span>
<span id="208"> 208</span>
<span id="209"> 209</span>
<span id="210"> 210</span>
<span id="211"> 211</span>
<span id="212"> 212</span>
<span id="213"> 213</span>
<span id="214"> 214</span>
<span id="215"> 215</span>
<span id="216"> 216</span>
<span id="217"> 217</span>
<span id="218"> 218</span>
<span id="219"> 219</span>
<span id="220"> 220</span>
<span id="221"> 221</span>
<span id="222"> 222</span>
<span id="223"> 223</span>
<span id="224"> 224</span>
<span id="225"> 225</span>
<span id="226"> 226</span>
<span id="227"> 227</span>
<span id="228"> 228</span>
<span id="229"> 229</span>
<span id="230"> 230</span>
<span id="231"> 231</span>
<span id="232"> 232</span>
<span id="233"> 233</span>
<span id="234"> 234</span>
<span id="235"> 235</span>
<span id="236"> 236</span>
<span id="237"> 237</span>
<span id="238"> 238</span>
<span id="239"> 239</span>
<span id="240"> 240</span>
<span id="241"> 241</span>
<span id="242"> 242</span>
<span id="243"> 243</span>
<span id="244"> 244</span>
<span id="245"> 245</span>
<span id="246"> 246</span>
<span id="247"> 247</span>
<span id="248"> 248</span>
<span id="249"> 249</span>
<span id="250"> 250</span>
<span id="251"> 251</span>
<span id="252"> 252</span>
<span id="253"> 253</span>
<span id="254"> 254</span>
<span id="255"> 255</span>
<span id="256"> 256</span>
<span id="257"> 257</span>
<span id="258"> 258</span>
<span id="259"> 259</span>
<span id="260"> 260</span>
<span id="261"> 261</span>
<span id="262"> 262</span>
<span id="263"> 263</span>
<span id="264"> 264</span>
<span id="265"> 265</span>
<span id="266"> 266</span>
<span id="267"> 267</span>
<span id="268"> 268</span>
<span id="269"> 269</span>
<span id="270"> 270</span>
<span id="271"> 271</span>
<span id="272"> 272</span>
<span id="273"> 273</span>
<span id="274"> 274</span>
<span id="275"> 275</span>
<span id="276"> 276</span>
<span id="277"> 277</span>
<span id="278"> 278</span>
<span id="279"> 279</span>
<span id="280"> 280</span>
<span id="281"> 281</span>
<span id="282"> 282</span>
<span id="283"> 283</span>
<span id="284"> 284</span>
<span id="285"> 285</span>
<span id="286"> 286</span>
<span id="287"> 287</span>
<span id="288"> 288</span>
<span id="289"> 289</span>
<span id="290"> 290</span>
<span id="291"> 291</span>
<span id="292"> 292</span>
<span id="293"> 293</span>
<span id="294"> 294</span>
<span id="295"> 295</span>
<span id="296"> 296</span>
<span id="297"> 297</span>
<span id="298"> 298</span>
<span id="299"> 299</span>
<span id="300"> 300</span>
<span id="301"> 301</span>
<span id="302"> 302</span>
<span id="303"> 303</span>
<span id="304"> 304</span>
<span id="305"> 305</span>
<span id="306"> 306</span>
<span id="307"> 307</span>
<span id="308"> 308</span>
<span id="309"> 309</span>
<span id="310"> 310</span>
<span id="311"> 311</span>
<span id="312"> 312</span>
<span id="313"> 313</span>
<span id="314"> 314</span>
<span id="315"> 315</span>
<span id="316"> 316</span>
<span id="317"> 317</span>
<span id="318"> 318</span>
<span id="319"> 319</span>
<span id="320"> 320</span>
<span id="321"> 321</span>
<span id="322"> 322</span>
<span id="323"> 323</span>
<span id="324"> 324</span>
<span id="325"> 325</span>
<span id="326"> 326</span>
<span id="327"> 327</span>
<span id="328"> 328</span>
<span id="329"> 329</span>
<span id="330"> 330</span>
<span id="331"> 331</span>
<span id="332"> 332</span>
<span id="333"> 333</span>
<span id="334"> 334</span>
<span id="335"> 335</span>
<span id="336"> 336</span>
<span id="337"> 337</span>
<span id="338"> 338</span>
<span id="339"> 339</span>
<span id="340"> 340</span>
<span id="341"> 341</span>
<span id="342"> 342</span>
<span id="343"> 343</span>
<span id="344"> 344</span>
<span id="345"> 345</span>
<span id="346"> 346</span>
<span id="347"> 347</span>
<span id="348"> 348</span>
<span id="349"> 349</span>
<span id="350"> 350</span>
<span id="351"> 351</span>
<span id="352"> 352</span>
<span id="353"> 353</span>
<span id="354"> 354</span>
<span id="355"> 355</span>
<span id="356"> 356</span>
<span id="357"> 357</span>
<span id="358"> 358</span>
<span id="359"> 359</span>
<span id="360"> 360</span>
<span id="361"> 361</span>
<span id="362"> 362</span>
<span id="363"> 363</span>
<span id="364"> 364</span>
<span id="365"> 365</span>
<span id="366"> 366</span>
<span id="367"> 367</span>
<span id="368"> 368</span>
<span id="369"> 369</span>
<span id="370"> 370</span>
<span id="371"> 371</span>
<span id="372"> 372</span>
<span id="373"> 373</span>
<span id="374"> 374</span>
<span id="375"> 375</span>
<span id="376"> 376</span>
<span id="377"> 377</span>
<span id="378"> 378</span>
<span id="379"> 379</span>
<span id="380"> 380</span>
<span id="381"> 381</span>
<span id="382"> 382</span>
<span id="383"> 383</span>
<span id="384"> 384</span>
<span id="385"> 385</span>
<span id="386"> 386</span>
<span id="387"> 387</span>
<span id="388"> 388</span>
<span id="389"> 389</span>
<span id="390"> 390</span>
<span id="391"> 391</span>
<span id="392"> 392</span>
<span id="393"> 393</span>
<span id="394"> 394</span>
<span id="395"> 395</span>
<span id="396"> 396</span>
<span id="397"> 397</span>
<span id="398"> 398</span>
<span id="399"> 399</span>
<span id="400"> 400</span>
<span id="401"> 401</span>
<span id="402"> 402</span>
<span id="403"> 403</span>
<span id="404"> 404</span>
<span id="405"> 405</span>
<span id="406"> 406</span>
<span id="407"> 407</span>
<span id="408"> 408</span>
<span id="409"> 409</span>
<span id="410"> 410</span>
<span id="411"> 411</span>
<span id="412"> 412</span>
<span id="413"> 413</span>
<span id="414"> 414</span>
<span id="415"> 415</span>
<span id="416"> 416</span>
<span id="417"> 417</span>
<span id="418"> 418</span>
<span id="419"> 419</span>
<span id="420"> 420</span>
<span id="421"> 421</span>
<span id="422"> 422</span>
<span id="423"> 423</span>
<span id="424"> 424</span>
<span id="425"> 425</span>
<span id="426"> 426</span>
<span id="427"> 427</span>
<span id="428"> 428</span>
<span id="429"> 429</span>
<span id="430"> 430</span>
<span id="431"> 431</span>
<span id="432"> 432</span>
<span id="433"> 433</span>
<span id="434"> 434</span>
<span id="435"> 435</span>
<span id="436"> 436</span>
<span id="437"> 437</span>
<span id="438"> 438</span>
<span id="439"> 439</span>
<span id="440"> 440</span>
<span id="441"> 441</span>
<span id="442"> 442</span>
<span id="443"> 443</span>
<span id="444"> 444</span>
<span id="445"> 445</span>
<span id="446"> 446</span>
<span id="447"> 447</span>
<span id="448"> 448</span>
<span id="449"> 449</span>
<span id="450"> 450</span>
<span id="451"> 451</span>
<span id="452"> 452</span>
<span id="453"> 453</span>
<span id="454"> 454</span>
<span id="455"> 455</span>
<span id="456"> 456</span>
<span id="457"> 457</span>
<span id="458"> 458</span>
<span id="459"> 459</span>
<span id="460"> 460</span>
<span id="461"> 461</span>
<span id="462"> 462</span>
<span id="463"> 463</span>
<span id="464"> 464</span>
<span id="465"> 465</span>
<span id="466"> 466</span>
<span id="467"> 467</span>
<span id="468"> 468</span>
<span id="469"> 469</span>
<span id="470"> 470</span>
<span id="471"> 471</span>
<span id="472"> 472</span>
<span id="473"> 473</span>
<span id="474"> 474</span>
<span id="475"> 475</span>
<span id="476"> 476</span>
<span id="477"> 477</span>
<span id="478"> 478</span>
<span id="479"> 479</span>
<span id="480"> 480</span>
<span id="481"> 481</span>
<span id="482"> 482</span>
<span id="483"> 483</span>
<span id="484"> 484</span>
<span id="485"> 485</span>
<span id="486"> 486</span>
<span id="487"> 487</span>
<span id="488"> 488</span>
<span id="489"> 489</span>
<span id="490"> 490</span>
<span id="491"> 491</span>
<span id="492"> 492</span>
<span id="493"> 493</span>
<span id="494"> 494</span>
<span id="495"> 495</span>
<span id="496"> 496</span>
<span id="497"> 497</span>
<span id="498"> 498</span>
<span id="499"> 499</span>
<span id="500"> 500</span>
<span id="501"> 501</span>
<span id="502"> 502</span>
<span id="503"> 503</span>
<span id="504"> 504</span>
<span id="505"> 505</span>
<span id="506"> 506</span>
<span id="507"> 507</span>
<span id="508"> 508</span>
<span id="509"> 509</span>
<span id="510"> 510</span>
<span id="511"> 511</span>
<span id="512"> 512</span>
<span id="513"> 513</span>
<span id="514"> 514</span>
<span id="515"> 515</span>
<span id="516"> 516</span>
<span id="517"> 517</span>
<span id="518"> 518</span>
<span id="519"> 519</span>
<span id="520"> 520</span>
<span id="521"> 521</span>
<span id="522"> 522</span>
<span id="523"> 523</span>
<span id="524"> 524</span>
<span id="525"> 525</span>
<span id="526"> 526</span>
<span id="527"> 527</span>
<span id="528"> 528</span>
<span id="529"> 529</span>
<span id="530"> 530</span>
<span id="531"> 531</span>
<span id="532"> 532</span>
<span id="533"> 533</span>
<span id="534"> 534</span>
<span id="535"> 535</span>
<span id="536"> 536</span>
<span id="537"> 537</span>
<span id="538"> 538</span>
<span id="539"> 539</span>
<span id="540"> 540</span>
<span id="541"> 541</span>
<span id="542"> 542</span>
<span id="543"> 543</span>
<span id="544"> 544</span>
<span id="545"> 545</span>
<span id="546"> 546</span>
<span id="547"> 547</span>
<span id="548"> 548</span>
<span id="549"> 549</span>
<span id="550"> 550</span>
<span id="551"> 551</span>
<span id="552"> 552</span>
<span id="553"> 553</span>
<span id="554"> 554</span>
<span id="555"> 555</span>
<span id="556"> 556</span>
<span id="557"> 557</span>
<span id="558"> 558</span>
<span id="559"> 559</span>
<span id="560"> 560</span>
<span id="561"> 561</span>
<span id="562"> 562</span>
<span id="563"> 563</span>
<span id="564"> 564</span>
<span id="565"> 565</span>
<span id="566"> 566</span>
<span id="567"> 567</span>
<span id="568"> 568</span>
<span id="569"> 569</span>
<span id="570"> 570</span>
<span id="571"> 571</span>
<span id="572"> 572</span>
<span id="573"> 573</span>
<span id="574"> 574</span>
<span id="575"> 575</span>
<span id="576"> 576</span>
<span id="577"> 577</span>
<span id="578"> 578</span>
<span id="579"> 579</span>
<span id="580"> 580</span>
<span id="581"> 581</span>
<span id="582"> 582</span>
<span id="583"> 583</span>
<span id="584"> 584</span>
<span id="585"> 585</span>
<span id="586"> 586</span>
<span id="587"> 587</span>
<span id="588"> 588</span>
<span id="589"> 589</span>
<span id="590"> 590</span>
<span id="591"> 591</span>
<span id="592"> 592</span>
<span id="593"> 593</span>
<span id="594"> 594</span>
<span id="595"> 595</span>
<span id="596"> 596</span>
<span id="597"> 597</span>
<span id="598"> 598</span>
<span id="599"> 599</span>
<span id="600"> 600</span>
<span id="601"> 601</span>
<span id="602"> 602</span>
<span id="603"> 603</span>
<span id="604"> 604</span>
<span id="605"> 605</span>
<span id="606"> 606</span>
<span id="607"> 607</span>
<span id="608"> 608</span>
<span id="609"> 609</span>
<span id="610"> 610</span>
<span id="611"> 611</span>
<span id="612"> 612</span>
<span id="613"> 613</span>
<span id="614"> 614</span>
<span id="615"> 615</span>
<span id="616"> 616</span>
<span id="617"> 617</span>
<span id="618"> 618</span>
<span id="619"> 619</span>
<span id="620"> 620</span>
<span id="621"> 621</span>
<span id="622"> 622</span>
<span id="623"> 623</span>
<span id="624"> 624</span>
<span id="625"> 625</span>
<span id="626"> 626</span>
<span id="627"> 627</span>
<span id="628"> 628</span>
<span id="629"> 629</span>
<span id="630"> 630</span>
<span id="631"> 631</span>
<span id="632"> 632</span>
<span id="633"> 633</span>
<span id="634"> 634</span>
<span id="635"> 635</span>
<span id="636"> 636</span>
<span id="637"> 637</span>
<span id="638"> 638</span>
<span id="639"> 639</span>
<span id="640"> 640</span>
<span id="641"> 641</span>
<span id="642"> 642</span>
<span id="643"> 643</span>
<span id="644"> 644</span>
<span id="645"> 645</span>
<span id="646"> 646</span>
<span id="647"> 647</span>
<span id="648"> 648</span>
<span id="649"> 649</span>
<span id="650"> 650</span>
<span id="651"> 651</span>
<span id="652"> 652</span>
<span id="653"> 653</span>
<span id="654"> 654</span>
<span id="655"> 655</span>
<span id="656"> 656</span>
<span id="657"> 657</span>
<span id="658"> 658</span>
<span id="659"> 659</span>
<span id="660"> 660</span>
<span id="661"> 661</span>
<span id="662"> 662</span>
<span id="663"> 663</span>
<span id="664"> 664</span>
<span id="665"> 665</span>
<span id="666"> 666</span>
<span id="667"> 667</span>
<span id="668"> 668</span>
<span id="669"> 669</span>
<span id="670"> 670</span>
<span id="671"> 671</span>
<span id="672"> 672</span>
<span id="673"> 673</span>
<span id="674"> 674</span>
<span id="675"> 675</span>
<span id="676"> 676</span>
<span id="677"> 677</span>
<span id="678"> 678</span>
<span id="679"> 679</span>
<span id="680"> 680</span>
<span id="681"> 681</span>
<span id="682"> 682</span>
<span id="683"> 683</span>
<span id="684"> 684</span>
<span id="685"> 685</span>
<span id="686"> 686</span>
<span id="687"> 687</span>
<span id="688"> 688</span>
<span id="689"> 689</span>
<span id="690"> 690</span>
<span id="691"> 691</span>
<span id="692"> 692</span>
<span id="693"> 693</span>
<span id="694"> 694</span>
<span id="695"> 695</span>
<span id="696"> 696</span>
<span id="697"> 697</span>
<span id="698"> 698</span>
<span id="699"> 699</span>
<span id="700"> 700</span>
<span id="701"> 701</span>
<span id="702"> 702</span>
<span id="703"> 703</span>
<span id="704"> 704</span>
<span id="705"> 705</span>
<span id="706"> 706</span>
<span id="707"> 707</span>
<span id="708"> 708</span>
<span id="709"> 709</span>
<span id="710"> 710</span>
<span id="711"> 711</span>
<span id="712"> 712</span>
<span id="713"> 713</span>
<span id="714"> 714</span>
<span id="715"> 715</span>
<span id="716"> 716</span>
<span id="717"> 717</span>
<span id="718"> 718</span>
<span id="719"> 719</span>
<span id="720"> 720</span>
<span id="721"> 721</span>
<span id="722"> 722</span>
<span id="723"> 723</span>
<span id="724"> 724</span>
<span id="725"> 725</span>
<span id="726"> 726</span>
<span id="727"> 727</span>
<span id="728"> 728</span>
<span id="729"> 729</span>
<span id="730"> 730</span>
<span id="731"> 731</span>
<span id="732"> 732</span>
<span id="733"> 733</span>
<span id="734"> 734</span>
<span id="735"> 735</span>
<span id="736"> 736</span>
<span id="737"> 737</span>
<span id="738"> 738</span>
<span id="739"> 739</span>
<span id="740"> 740</span>
<span id="741"> 741</span>
<span id="742"> 742</span>
<span id="743"> 743</span>
<span id="744"> 744</span>
<span id="745"> 745</span>
<span id="746"> 746</span>
<span id="747"> 747</span>
<span id="748"> 748</span>
<span id="749"> 749</span>
<span id="750"> 750</span>
<span id="751"> 751</span>
<span id="752"> 752</span>
<span id="753"> 753</span>
<span id="754"> 754</span>
<span id="755"> 755</span>
<span id="756"> 756</span>
<span id="757"> 757</span>
<span id="758"> 758</span>
<span id="759"> 759</span>
<span id="760"> 760</span>
<span id="761"> 761</span>
<span id="762"> 762</span>
<span id="763"> 763</span>
<span id="764"> 764</span>
<span id="765"> 765</span>
<span id="766"> 766</span>
<span id="767"> 767</span>
<span id="768"> 768</span>
<span id="769"> 769</span>
<span id="770"> 770</span>
<span id="771"> 771</span>
<span id="772"> 772</span>
<span id="773"> 773</span>
<span id="774"> 774</span>
<span id="775"> 775</span>
<span id="776"> 776</span>
<span id="777"> 777</span>
<span id="778"> 778</span>
<span id="779"> 779</span>
<span id="780"> 780</span>
<span id="781"> 781</span>
<span id="782"> 782</span>
<span id="783"> 783</span>
<span id="784"> 784</span>
<span id="785"> 785</span>
<span id="786"> 786</span>
<span id="787"> 787</span>
<span id="788"> 788</span>
<span id="789"> 789</span>
<span id="790"> 790</span>
<span id="791"> 791</span>
<span id="792"> 792</span>
<span id="793"> 793</span>
<span id="794"> 794</span>
<span id="795"> 795</span>
<span id="796"> 796</span>
<span id="797"> 797</span>
<span id="798"> 798</span>
<span id="799"> 799</span>
<span id="800"> 800</span>
<span id="801"> 801</span>
<span id="802"> 802</span>
<span id="803"> 803</span>
<span id="804"> 804</span>
<span id="805"> 805</span>
<span id="806"> 806</span>
<span id="807"> 807</span>
<span id="808"> 808</span>
<span id="809"> 809</span>
<span id="810"> 810</span>
<span id="811"> 811</span>
<span id="812"> 812</span>
<span id="813"> 813</span>
<span id="814"> 814</span>
<span id="815"> 815</span>
<span id="816"> 816</span>
<span id="817"> 817</span>
<span id="818"> 818</span>
<span id="819"> 819</span>
<span id="820"> 820</span>
<span id="821"> 821</span>
<span id="822"> 822</span>
<span id="823"> 823</span>
<span id="824"> 824</span>
<span id="825"> 825</span>
<span id="826"> 826</span>
<span id="827"> 827</span>
<span id="828"> 828</span>
<span id="829"> 829</span>
<span id="830"> 830</span>
<span id="831"> 831</span>
<span id="832"> 832</span>
<span id="833"> 833</span>
<span id="834"> 834</span>
<span id="835"> 835</span>
<span id="836"> 836</span>
<span id="837"> 837</span>
<span id="838"> 838</span>
<span id="839"> 839</span>
<span id="840"> 840</span>
<span id="841"> 841</span>
<span id="842"> 842</span>
<span id="843"> 843</span>
<span id="844"> 844</span>
<span id="845"> 845</span>
<span id="846"> 846</span>
<span id="847"> 847</span>
<span id="848"> 848</span>
<span id="849"> 849</span>
<span id="850"> 850</span>
<span id="851"> 851</span>
<span id="852"> 852</span>
<span id="853"> 853</span>
<span id="854"> 854</span>
<span id="855"> 855</span>
<span id="856"> 856</span>
<span id="857"> 857</span>
<span id="858"> 858</span>
<span id="859"> 859</span>
<span id="860"> 860</span>
<span id="861"> 861</span>
<span id="862"> 862</span>
<span id="863"> 863</span>
<span id="864"> 864</span>
<span id="865"> 865</span>
<span id="866"> 866</span>
<span id="867"> 867</span>
<span id="868"> 868</span>
<span id="869"> 869</span>
<span id="870"> 870</span>
<span id="871"> 871</span>
<span id="872"> 872</span>
<span id="873"> 873</span>
<span id="874"> 874</span>
<span id="875"> 875</span>
<span id="876"> 876</span>
<span id="877"> 877</span>
<span id="878"> 878</span>
<span id="879"> 879</span>
<span id="880"> 880</span>
<span id="881"> 881</span>
<span id="882"> 882</span>
<span id="883"> 883</span>
<span id="884"> 884</span>
<span id="885"> 885</span>
<span id="886"> 886</span>
<span id="887"> 887</span>
<span id="888"> 888</span>
<span id="889"> 889</span>
<span id="890"> 890</span>
<span id="891"> 891</span>
<span id="892"> 892</span>
<span id="893"> 893</span>
<span id="894"> 894</span>
<span id="895"> 895</span>
<span id="896"> 896</span>
<span id="897"> 897</span>
<span id="898"> 898</span>
<span id="899"> 899</span>
<span id="900"> 900</span>
<span id="901"> 901</span>
<span id="902"> 902</span>
<span id="903"> 903</span>
<span id="904"> 904</span>
<span id="905"> 905</span>
<span id="906"> 906</span>
<span id="907"> 907</span>
<span id="908"> 908</span>
<span id="909"> 909</span>
<span id="910"> 910</span>
<span id="911"> 911</span>
<span id="912"> 912</span>
<span id="913"> 913</span>
<span id="914"> 914</span>
<span id="915"> 915</span>
<span id="916"> 916</span>
<span id="917"> 917</span>
<span id="918"> 918</span>
<span id="919"> 919</span>
<span id="920"> 920</span>
<span id="921"> 921</span>
<span id="922"> 922</span>
<span id="923"> 923</span>
<span id="924"> 924</span>
<span id="925"> 925</span>
<span id="926"> 926</span>
<span id="927"> 927</span>
<span id="928"> 928</span>
<span id="929"> 929</span>
<span id="930"> 930</span>
<span id="931"> 931</span>
<span id="932"> 932</span>
<span id="933"> 933</span>
<span id="934"> 934</span>
<span id="935"> 935</span>
<span id="936"> 936</span>
<span id="937"> 937</span>
<span id="938"> 938</span>
<span id="939"> 939</span>
<span id="940"> 940</span>
<span id="941"> 941</span>
<span id="942"> 942</span>
<span id="943"> 943</span>
<span id="944"> 944</span>
<span id="945"> 945</span>
<span id="946"> 946</span>
<span id="947"> 947</span>
<span id="948"> 948</span>
<span id="949"> 949</span>
<span id="950"> 950</span>
<span id="951"> 951</span>
<span id="952"> 952</span>
<span id="953"> 953</span>
<span id="954"> 954</span>
<span id="955"> 955</span>
<span id="956"> 956</span>
<span id="957"> 957</span>
<span id="958"> 958</span>
<span id="959"> 959</span>
<span id="960"> 960</span>
<span id="961"> 961</span>
<span id="962"> 962</span>
<span id="963"> 963</span>
<span id="964"> 964</span>
<span id="965"> 965</span>
<span id="966"> 966</span>
<span id="967"> 967</span>
<span id="968"> 968</span>
<span id="969"> 969</span>
<span id="970"> 970</span>
<span id="971"> 971</span>
<span id="972"> 972</span>
<span id="973"> 973</span>
<span id="974"> 974</span>
<span id="975"> 975</span>
<span id="976"> 976</span>
<span id="977"> 977</span>
<span id="978"> 978</span>
<span id="979"> 979</span>
<span id="980"> 980</span>
<span id="981"> 981</span>
<span id="982"> 982</span>
<span id="983"> 983</span>
<span id="984"> 984</span>
<span id="985"> 985</span>
<span id="986"> 986</span>
<span id="987"> 987</span>
<span id="988"> 988</span>
<span id="989"> 989</span>
<span id="990"> 990</span>
<span id="991"> 991</span>
<span id="992"> 992</span>
<span id="993"> 993</span>
<span id="994"> 994</span>
<span id="995"> 995</span>
<span id="996"> 996</span>
<span id="997"> 997</span>
<span id="998"> 998</span>
<span id="999"> 999</span>
<span id="1000">1000</span>
<span id="1001">1001</span>
<span id="1002">1002</span>
<span id="1003">1003</span>
<span id="1004">1004</span>
<span id="1005">1005</span>
<span id="1006">1006</span>
<span id="1007">1007</span>
<span id="1008">1008</span>
<span id="1009">1009</span>
<span id="1010">1010</span>
<span id="1011">1011</span>
<span id="1012">1012</span>
<span id="1013">1013</span>
<span id="1014">1014</span>
<span id="1015">1015</span>
<span id="1016">1016</span>
<span id="1017">1017</span>
<span id="1018">1018</span>
<span id="1019">1019</span>
<span id="1020">1020</span>
<span id="1021">1021</span>
<span id="1022">1022</span>
<span id="1023">1023</span>
<span id="1024">1024</span>
<span id="1025">1025</span>
<span id="1026">1026</span>
<span id="1027">1027</span>
<span id="1028">1028</span>
<span id="1029">1029</span>
<span id="1030">1030</span>
<span id="1031">1031</span>
<span id="1032">1032</span>
<span id="1033">1033</span>
<span id="1034">1034</span>
<span id="1035">1035</span>
<span id="1036">1036</span>
<span id="1037">1037</span>
<span id="1038">1038</span>
<span id="1039">1039</span>
<span id="1040">1040</span>
<span id="1041">1041</span>
<span id="1042">1042</span>
<span id="1043">1043</span>
<span id="1044">1044</span>
<span id="1045">1045</span>
<span id="1046">1046</span>
<span id="1047">1047</span>
<span id="1048">1048</span>
<span id="1049">1049</span>
<span id="1050">1050</span>
<span id="1051">1051</span>
<span id="1052">1052</span>
<span id="1053">1053</span>
<span id="1054">1054</span>
<span id="1055">1055</span>
<span id="1056">1056</span>
<span id="1057">1057</span>
<span id="1058">1058</span>
<span id="1059">1059</span>
<span id="1060">1060</span>
<span id="1061">1061</span>
<span id="1062">1062</span>
<span id="1063">1063</span>
<span id="1064">1064</span>
<span id="1065">1065</span>
<span id="1066">1066</span>
<span id="1067">1067</span>
<span id="1068">1068</span>
<span id="1069">1069</span>
<span id="1070">1070</span>
<span id="1071">1071</span>
<span id="1072">1072</span>
<span id="1073">1073</span>
<span id="1074">1074</span>
<span id="1075">1075</span>
<span id="1076">1076</span>
<span id="1077">1077</span>
<span id="1078">1078</span>
<span id="1079">1079</span>
<span id="1080">1080</span>
<span id="1081">1081</span>
<span id="1082">1082</span>
<span id="1083">1083</span>
<span id="1084">1084</span>
<span id="1085">1085</span>
<span id="1086">1086</span>
<span id="1087">1087</span>
<span id="1088">1088</span>
<span id="1089">1089</span>
<span id="1090">1090</span>
<span id="1091">1091</span>
<span id="1092">1092</span>
<span id="1093">1093</span>
<span id="1094">1094</span>
<span id="1095">1095</span>
<span id="1096">1096</span>
<span id="1097">1097</span>
<span id="1098">1098</span>
<span id="1099">1099</span>
<span id="1100">1100</span>
<span id="1101">1101</span>
<span id="1102">1102</span>
<span id="1103">1103</span>
<span id="1104">1104</span>
<span id="1105">1105</span>
<span id="1106">1106</span>
<span id="1107">1107</span>
<span id="1108">1108</span>
<span id="1109">1109</span>
<span id="1110">1110</span>
<span id="1111">1111</span>
<span id="1112">1112</span>
<span id="1113">1113</span>
<span id="1114">1114</span>
<span id="1115">1115</span>
<span id="1116">1116</span>
<span id="1117">1117</span>
<span id="1118">1118</span>
<span id="1119">1119</span>
<span id="1120">1120</span>
<span id="1121">1121</span>
<span id="1122">1122</span>
<span id="1123">1123</span>
<span id="1124">1124</span>
<span id="1125">1125</span>
<span id="1126">1126</span>
<span id="1127">1127</span>
<span id="1128">1128</span>
<span id="1129">1129</span>
<span id="1130">1130</span>
<span id="1131">1131</span>
<span id="1132">1132</span>
<span id="1133">1133</span>
<span id="1134">1134</span>
<span id="1135">1135</span>
<span id="1136">1136</span>
<span id="1137">1137</span>
<span id="1138">1138</span>
<span id="1139">1139</span>
<span id="1140">1140</span>
<span id="1141">1141</span>
<span id="1142">1142</span>
<span id="1143">1143</span>
<span id="1144">1144</span>
<span id="1145">1145</span>
<span id="1146">1146</span>
<span id="1147">1147</span>
<span id="1148">1148</span>
<span id="1149">1149</span>
<span id="1150">1150</span>
<span id="1151">1151</span>
<span id="1152">1152</span>
<span id="1153">1153</span>
<span id="1154">1154</span>
<span id="1155">1155</span>
<span id="1156">1156</span>
<span id="1157">1157</span>
<span id="1158">1158</span>
<span id="1159">1159</span>
<span id="1160">1160</span>
<span id="1161">1161</span>
<span id="1162">1162</span>
<span id="1163">1163</span>
<span id="1164">1164</span>
<span id="1165">1165</span>
<span id="1166">1166</span>
<span id="1167">1167</span>
<span id="1168">1168</span>
<span id="1169">1169</span>
<span id="1170">1170</span>
<span id="1171">1171</span>
<span id="1172">1172</span>
<span id="1173">1173</span>
<span id="1174">1174</span>
<span id="1175">1175</span>
<span id="1176">1176</span>
<span id="1177">1177</span>
<span id="1178">1178</span>
<span id="1179">1179</span>
<span id="1180">1180</span>
<span id="1181">1181</span>
<span id="1182">1182</span>
<span id="1183">1183</span>
<span id="1184">1184</span>
<span id="1185">1185</span>
<span id="1186">1186</span>
<span id="1187">1187</span>
<span id="1188">1188</span>
<span id="1189">1189</span>
<span id="1190">1190</span>
<span id="1191">1191</span>
<span id="1192">1192</span>
<span id="1193">1193</span>
<span id="1194">1194</span>
<span id="1195">1195</span>
<span id="1196">1196</span>
<span id="1197">1197</span>
<span id="1198">1198</span>
<span id="1199">1199</span>
<span id="1200">1200</span>
<span id="1201">1201</span>
<span id="1202">1202</span>
<span id="1203">1203</span>
<span id="1204">1204</span>
<span id="1205">1205</span>
<span id="1206">1206</span>
<span id="1207">1207</span>
<span id="1208">1208</span>
<span id="1209">1209</span>
<span id="1210">1210</span>
<span id="1211">1211</span>
<span id="1212">1212</span>
<span id="1213">1213</span>
<span id="1214">1214</span>
<span id="1215">1215</span>
<span id="1216">1216</span>
<span id="1217">1217</span>
<span id="1218">1218</span>
<span id="1219">1219</span>
<span id="1220">1220</span>
<span id="1221">1221</span>
<span id="1222">1222</span>
<span id="1223">1223</span>
<span id="1224">1224</span>
<span id="1225">1225</span>
<span id="1226">1226</span>
<span id="1227">1227</span>
<span id="1228">1228</span>
<span id="1229">1229</span>
<span id="1230">1230</span>
<span id="1231">1231</span>
<span id="1232">1232</span>
<span id="1233">1233</span>
<span id="1234">1234</span>
<span id="1235">1235</span>
<span id="1236">1236</span>
<span id="1237">1237</span>
<span id="1238">1238</span>
<span id="1239">1239</span>
<span id="1240">1240</span>
<span id="1241">1241</span>
<span id="1242">1242</span>
<span id="1243">1243</span>
<span id="1244">1244</span>
<span id="1245">1245</span>
<span id="1246">1246</span>
<span id="1247">1247</span>
<span id="1248">1248</span>
<span id="1249">1249</span>
<span id="1250">1250</span>
<span id="1251">1251</span>
<span id="1252">1252</span>
<span id="1253">1253</span>
<span id="1254">1254</span>
<span id="1255">1255</span>
<span id="1256">1256</span>
<span id="1257">1257</span>
<span id="1258">1258</span>
<span id="1259">1259</span>
<span id="1260">1260</span>
<span id="1261">1261</span>
<span id="1262">1262</span>
<span id="1263">1263</span>
<span id="1264">1264</span>
<span id="1265">1265</span>
<span id="1266">1266</span>
<span id="1267">1267</span>
<span id="1268">1268</span>
<span id="1269">1269</span>
<span id="1270">1270</span>
<span id="1271">1271</span>
<span id="1272">1272</span>
<span id="1273">1273</span>
<span id="1274">1274</span>
<span id="1275">1275</span>
<span id="1276">1276</span>
<span id="1277">1277</span>
<span id="1278">1278</span>
<span id="1279">1279</span>
<span id="1280">1280</span>
<span id="1281">1281</span>
<span id="1282">1282</span>
<span id="1283">1283</span>
<span id="1284">1284</span>
<span id="1285">1285</span>
<span id="1286">1286</span>
<span id="1287">1287</span>
<span id="1288">1288</span>
<span id="1289">1289</span>
<span id="1290">1290</span>
<span id="1291">1291</span>
<span id="1292">1292</span>
<span id="1293">1293</span>
<span id="1294">1294</span>
<span id="1295">1295</span>
<span id="1296">1296</span>
<span id="1297">1297</span>
<span id="1298">1298</span>
<span id="1299">1299</span>
<span id="1300">1300</span>
<span id="1301">1301</span>
<span id="1302">1302</span>
<span id="1303">1303</span>
<span id="1304">1304</span>
<span id="1305">1305</span>
<span id="1306">1306</span>
<span id="1307">1307</span>
<span id="1308">1308</span>
<span id="1309">1309</span>
<span id="1310">1310</span>
<span id="1311">1311</span>
<span id="1312">1312</span>
<span id="1313">1313</span>
<span id="1314">1314</span>
<span id="1315">1315</span>
<span id="1316">1316</span>
<span id="1317">1317</span>
<span id="1318">1318</span>
<span id="1319">1319</span>
<span id="1320">1320</span>
<span id="1321">1321</span>
<span id="1322">1322</span>
<span id="1323">1323</span>
<span id="1324">1324</span>
<span id="1325">1325</span>
<span id="1326">1326</span>
<span id="1327">1327</span>
<span id="1328">1328</span>
<span id="1329">1329</span>
<span id="1330">1330</span>
<span id="1331">1331</span>
<span id="1332">1332</span>
<span id="1333">1333</span>
<span id="1334">1334</span>
<span id="1335">1335</span>
<span id="1336">1336</span>
<span id="1337">1337</span>
<span id="1338">1338</span>
<span id="1339">1339</span>
<span id="1340">1340</span>
<span id="1341">1341</span>
<span id="1342">1342</span>
<span id="1343">1343</span>
<span id="1344">1344</span>
<span id="1345">1345</span>
<span id="1346">1346</span>
<span id="1347">1347</span>
<span id="1348">1348</span>
<span id="1349">1349</span>
<span id="1350">1350</span>
<span id="1351">1351</span>
<span id="1352">1352</span>
<span id="1353">1353</span>
<span id="1354">1354</span>
<span id="1355">1355</span>
<span id="1356">1356</span>
<span id="1357">1357</span>
<span id="1358">1358</span>
<span id="1359">1359</span>
<span id="1360">1360</span>
<span id="1361">1361</span>
<span id="1362">1362</span>
<span id="1363">1363</span>
<span id="1364">1364</span>
<span id="1365">1365</span>
<span id="1366">1366</span>
<span id="1367">1367</span>
<span id="1368">1368</span>
<span id="1369">1369</span>
<span id="1370">1370</span>
<span id="1371">1371</span>
<span id="1372">1372</span>
<span id="1373">1373</span>
<span id="1374">1374</span>
<span id="1375">1375</span>
<span id="1376">1376</span>
<span id="1377">1377</span>
<span id="1378">1378</span>
<span id="1379">1379</span>
<span id="1380">1380</span>
<span id="1381">1381</span>
<span id="1382">1382</span>
<span id="1383">1383</span>
<span id="1384">1384</span>
<span id="1385">1385</span>
<span id="1386">1386</span>
<span id="1387">1387</span>
<span id="1388">1388</span>
<span id="1389">1389</span>
<span id="1390">1390</span>
<span id="1391">1391</span>
<span id="1392">1392</span>
<span id="1393">1393</span>
<span id="1394">1394</span>
<span id="1395">1395</span>
<span id="1396">1396</span>
<span id="1397">1397</span>
<span id="1398">1398</span>
<span id="1399">1399</span>
<span id="1400">1400</span>
<span id="1401">1401</span>
<span id="1402">1402</span>
<span id="1403">1403</span>
<span id="1404">1404</span>
<span id="1405">1405</span>
<span id="1406">1406</span>
<span id="1407">1407</span>
<span id="1408">1408</span>
<span id="1409">1409</span>
<span id="1410">1410</span>
<span id="1411">1411</span>
<span id="1412">1412</span>
<span id="1413">1413</span>
<span id="1414">1414</span>
<span id="1415">1415</span>
<span id="1416">1416</span>
<span id="1417">1417</span>
<span id="1418">1418</span>
<span id="1419">1419</span>
<span id="1420">1420</span>
<span id="1421">1421</span>
<span id="1422">1422</span>
<span id="1423">1423</span>
<span id="1424">1424</span>
<span id="1425">1425</span>
<span id="1426">1426</span>
<span id="1427">1427</span>
<span id="1428">1428</span>
<span id="1429">1429</span>
<span id="1430">1430</span>
<span id="1431">1431</span>
<span id="1432">1432</span>
<span id="1433">1433</span>
<span id="1434">1434</span>
<span id="1435">1435</span>
<span id="1436">1436</span>
<span id="1437">1437</span>
<span id="1438">1438</span>
<span id="1439">1439</span>
<span id="1440">1440</span>
<span id="1441">1441</span>
<span id="1442">1442</span>
<span id="1443">1443</span>
<span id="1444">1444</span>
<span id="1445">1445</span>
<span id="1446">1446</span>
<span id="1447">1447</span>
<span id="1448">1448</span>
<span id="1449">1449</span>
<span id="1450">1450</span>
<span id="1451">1451</span>
<span id="1452">1452</span>
<span id="1453">1453</span>
<span id="1454">1454</span>
<span id="1455">1455</span>
<span id="1456">1456</span>
<span id="1457">1457</span>
<span id="1458">1458</span>
<span id="1459">1459</span>
<span id="1460">1460</span>
<span id="1461">1461</span>
<span id="1462">1462</span>
<span id="1463">1463</span>
<span id="1464">1464</span>
<span id="1465">1465</span>
<span id="1466">1466</span>
<span id="1467">1467</span>
<span id="1468">1468</span>
<span id="1469">1469</span>
<span id="1470">1470</span>
<span id="1471">1471</span>
<span id="1472">1472</span>
<span id="1473">1473</span>
<span id="1474">1474</span>
<span id="1475">1475</span>
<span id="1476">1476</span>
<span id="1477">1477</span>
<span id="1478">1478</span>
<span id="1479">1479</span>
<span id="1480">1480</span>
<span id="1481">1481</span>
<span id="1482">1482</span>
<span id="1483">1483</span>
<span id="1484">1484</span>
<span id="1485">1485</span>
<span id="1486">1486</span>
<span id="1487">1487</span>
<span id="1488">1488</span>
<span id="1489">1489</span>
<span id="1490">1490</span>
<span id="1491">1491</span>
<span id="1492">1492</span>
<span id="1493">1493</span>
<span id="1494">1494</span>
<span id="1495">1495</span>
<span id="1496">1496</span>
<span id="1497">1497</span>
<span id="1498">1498</span>
<span id="1499">1499</span>
<span id="1500">1500</span>
<span id="1501">1501</span>
<span id="1502">1502</span>
<span id="1503">1503</span>
<span id="1504">1504</span>
<span id="1505">1505</span>
<span id="1506">1506</span>
<span id="1507">1507</span>
<span id="1508">1508</span>
<span id="1509">1509</span>
<span id="1510">1510</span>
<span id="1511">1511</span>
<span id="1512">1512</span>
<span id="1513">1513</span>
<span id="1514">1514</span>
<span id="1515">1515</span>
<span id="1516">1516</span>
<span id="1517">1517</span>
<span id="1518">1518</span>
<span id="1519">1519</span>
<span id="1520">1520</span>
<span id="1521">1521</span>
<span id="1522">1522</span>
<span id="1523">1523</span>
<span id="1524">1524</span>
<span id="1525">1525</span>
<span id="1526">1526</span>
<span id="1527">1527</span>
<span id="1528">1528</span>
<span id="1529">1529</span>
<span id="1530">1530</span>
<span id="1531">1531</span>
<span id="1532">1532</span>
<span id="1533">1533</span>
<span id="1534">1534</span>
<span id="1535">1535</span>
<span id="1536">1536</span>
<span id="1537">1537</span>
<span id="1538">1538</span>
<span id="1539">1539</span>
<span id="1540">1540</span>
<span id="1541">1541</span>
<span id="1542">1542</span>
<span id="1543">1543</span>
<span id="1544">1544</span>
<span id="1545">1545</span>
<span id="1546">1546</span>
<span id="1547">1547</span>
<span id="1548">1548</span>
<span id="1549">1549</span>
<span id="1550">1550</span>
<span id="1551">1551</span>
<span id="1552">1552</span>
<span id="1553">1553</span>
<span id="1554">1554</span>
<span id="1555">1555</span>
<span id="1556">1556</span>
<span id="1557">1557</span>
<span id="1558">1558</span>
<span id="1559">1559</span>
<span id="1560">1560</span>
<span id="1561">1561</span>
<span id="1562">1562</span>
<span id="1563">1563</span>
<span id="1564">1564</span>
<span id="1565">1565</span>
<span id="1566">1566</span>
<span id="1567">1567</span>
<span id="1568">1568</span>
<span id="1569">1569</span>
<span id="1570">1570</span>
<span id="1571">1571</span>
<span id="1572">1572</span>
<span id="1573">1573</span>
<span id="1574">1574</span>
<span id="1575">1575</span>
<span id="1576">1576</span>
<span id="1577">1577</span>
<span id="1578">1578</span>
<span id="1579">1579</span>
<span id="1580">1580</span>
<span id="1581">1581</span>
<span id="1582">1582</span>
<span id="1583">1583</span>
<span id="1584">1584</span>
<span id="1585">1585</span>
<span id="1586">1586</span>
<span id="1587">1587</span>
<span id="1588">1588</span>
<span id="1589">1589</span>
<span id="1590">1590</span>
<span id="1591">1591</span>
<span id="1592">1592</span>
<span id="1593">1593</span>
<span id="1594">1594</span>
<span id="1595">1595</span>
<span id="1596">1596</span>
<span id="1597">1597</span>
<span id="1598">1598</span>
<span id="1599">1599</span>
<span id="1600">1600</span>
<span id="1601">1601</span>
<span id="1602">1602</span>
<span id="1603">1603</span>
<span id="1604">1604</span>
<span id="1605">1605</span>
<span id="1606">1606</span>
<span id="1607">1607</span>
<span id="1608">1608</span>
<span id="1609">1609</span>
<span id="1610">1610</span>
<span id="1611">1611</span>
<span id="1612">1612</span>
<span id="1613">1613</span>
<span id="1614">1614</span>
<span id="1615">1615</span>
<span id="1616">1616</span>
<span id="1617">1617</span>
<span id="1618">1618</span>
<span id="1619">1619</span>
<span id="1620">1620</span>
<span id="1621">1621</span>
<span id="1622">1622</span>
<span id="1623">1623</span>
<span id="1624">1624</span>
<span id="1625">1625</span>
<span id="1626">1626</span>
<span id="1627">1627</span>
<span id="1628">1628</span>
<span id="1629">1629</span>
<span id="1630">1630</span>
<span id="1631">1631</span>
<span id="1632">1632</span>
<span id="1633">1633</span>
<span id="1634">1634</span>
<span id="1635">1635</span>
<span id="1636">1636</span>
<span id="1637">1637</span>
<span id="1638">1638</span>
<span id="1639">1639</span>
<span id="1640">1640</span>
<span id="1641">1641</span>
<span id="1642">1642</span>
<span id="1643">1643</span>
<span id="1644">1644</span>
<span id="1645">1645</span>
<span id="1646">1646</span>
<span id="1647">1647</span>
<span id="1648">1648</span>
<span id="1649">1649</span>
<span id="1650">1650</span>
<span id="1651">1651</span>
<span id="1652">1652</span>
<span id="1653">1653</span>
<span id="1654">1654</span>
<span id="1655">1655</span>
<span id="1656">1656</span>
<span id="1657">1657</span>
<span id="1658">1658</span>
<span id="1659">1659</span>
<span id="1660">1660</span>
<span id="1661">1661</span>
<span id="1662">1662</span>
<span id="1663">1663</span>
<span id="1664">1664</span>
<span id="1665">1665</span>
<span id="1666">1666</span>
<span id="1667">1667</span>
<span id="1668">1668</span>
<span id="1669">1669</span>
<span id="1670">1670</span>
<span id="1671">1671</span>
<span id="1672">1672</span>
<span id="1673">1673</span>
<span id="1674">1674</span>
<span id="1675">1675</span>
<span id="1676">1676</span>
<span id="1677">1677</span>
<span id="1678">1678</span>
<span id="1679">1679</span>
<span id="1680">1680</span>
<span id="1681">1681</span>
<span id="1682">1682</span>
<span id="1683">1683</span>
<span id="1684">1684</span>
<span id="1685">1685</span>
<span id="1686">1686</span>
<span id="1687">1687</span>
<span id="1688">1688</span>
<span id="1689">1689</span>
<span id="1690">1690</span>
<span id="1691">1691</span>
<span id="1692">1692</span>
<span id="1693">1693</span>
<span id="1694">1694</span>
<span id="1695">1695</span>
<span id="1696">1696</span>
<span id="1697">1697</span>
<span id="1698">1698</span>
<span id="1699">1699</span>
<span id="1700">1700</span>
<span id="1701">1701</span>
<span id="1702">1702</span>
<span id="1703">1703</span>
<span id="1704">1704</span>
<span id="1705">1705</span>
<span id="1706">1706</span>
<span id="1707">1707</span>
<span id="1708">1708</span>
<span id="1709">1709</span>
<span id="1710">1710</span>
<span id="1711">1711</span>
<span id="1712">1712</span>
<span id="1713">1713</span>
<span id="1714">1714</span>
<span id="1715">1715</span>
<span id="1716">1716</span>
<span id="1717">1717</span>
<span id="1718">1718</span>
<span id="1719">1719</span>
<span id="1720">1720</span>
<span id="1721">1721</span>
<span id="1722">1722</span>
<span id="1723">1723</span>
<span id="1724">1724</span>
<span id="1725">1725</span>
<span id="1726">1726</span>
<span id="1727">1727</span>
<span id="1728">1728</span>
<span id="1729">1729</span>
<span id="1730">1730</span>
<span id="1731">1731</span>
<span id="1732">1732</span>
<span id="1733">1733</span>
<span id="1734">1734</span>
<span id="1735">1735</span>
<span id="1736">1736</span>
<span id="1737">1737</span>
<span id="1738">1738</span>
<span id="1739">1739</span>
<span id="1740">1740</span>
<span id="1741">1741</span>
<span id="1742">1742</span>
<span id="1743">1743</span>
<span id="1744">1744</span>
<span id="1745">1745</span>
<span id="1746">1746</span>
<span id="1747">1747</span>
<span id="1748">1748</span>
<span id="1749">1749</span>
<span id="1750">1750</span>
<span id="1751">1751</span>
<span id="1752">1752</span>
<span id="1753">1753</span>
<span id="1754">1754</span>
<span id="1755">1755</span>
<span id="1756">1756</span>
<span id="1757">1757</span>
<span id="1758">1758</span>
<span id="1759">1759</span>
<span id="1760">1760</span>
<span id="1761">1761</span>
<span id="1762">1762</span>
<span id="1763">1763</span>
<span id="1764">1764</span>
<span id="1765">1765</span>
<span id="1766">1766</span>
<span id="1767">1767</span>
<span id="1768">1768</span>
<span id="1769">1769</span>
<span id="1770">1770</span>
<span id="1771">1771</span>
<span id="1772">1772</span>
<span id="1773">1773</span>
<span id="1774">1774</span>
<span id="1775">1775</span>
<span id="1776">1776</span>
<span id="1777">1777</span>
<span id="1778">1778</span>
<span id="1779">1779</span>
<span id="1780">1780</span>
<span id="1781">1781</span>
<span id="1782">1782</span>
<span id="1783">1783</span>
<span id="1784">1784</span>
<span id="1785">1785</span>
<span id="1786">1786</span>
<span id="1787">1787</span>
<span id="1788">1788</span>
<span id="1789">1789</span>
<span id="1790">1790</span>
<span id="1791">1791</span>
<span id="1792">1792</span>
<span id="1793">1793</span>
<span id="1794">1794</span>
<span id="1795">1795</span>
<span id="1796">1796</span>
<span id="1797">1797</span>
<span id="1798">1798</span>
<span id="1799">1799</span>
<span id="1800">1800</span>
<span id="1801">1801</span>
<span id="1802">1802</span>
<span id="1803">1803</span>
<span id="1804">1804</span>
<span id="1805">1805</span>
<span id="1806">1806</span>
<span id="1807">1807</span>
<span id="1808">1808</span>
<span id="1809">1809</span>
<span id="1810">1810</span>
<span id="1811">1811</span>
<span id="1812">1812</span>
<span id="1813">1813</span>
<span id="1814">1814</span>
<span id="1815">1815</span>
<span id="1816">1816</span>
<span id="1817">1817</span>
<span id="1818">1818</span>
<span id="1819">1819</span>
<span id="1820">1820</span>
<span id="1821">1821</span>
<span id="1822">1822</span>
<span id="1823">1823</span>
<span id="1824">1824</span>
<span id="1825">1825</span>
<span id="1826">1826</span>
<span id="1827">1827</span>
<span id="1828">1828</span>
<span id="1829">1829</span>
<span id="1830">1830</span>
<span id="1831">1831</span>
<span id="1832">1832</span>
<span id="1833">1833</span>
<span id="1834">1834</span>
<span id="1835">1835</span>
<span id="1836">1836</span>
<span id="1837">1837</span>
<span id="1838">1838</span>
<span id="1839">1839</span>
<span id="1840">1840</span>
<span id="1841">1841</span>
<span id="1842">1842</span>
<span id="1843">1843</span>
<span id="1844">1844</span>
<span id="1845">1845</span>
<span id="1846">1846</span>
<span id="1847">1847</span>
<span id="1848">1848</span>
<span id="1849">1849</span>
<span id="1850">1850</span>
<span id="1851">1851</span>
<span id="1852">1852</span>
<span id="1853">1853</span>
<span id="1854">1854</span>
<span id="1855">1855</span>
<span id="1856">1856</span>
<span id="1857">1857</span>
<span id="1858">1858</span>
<span id="1859">1859</span>
<span id="1860">1860</span>
<span id="1861">1861</span>
<span id="1862">1862</span>
<span id="1863">1863</span>
<span id="1864">1864</span>
<span id="1865">1865</span>
<span id="1866">1866</span>
<span id="1867">1867</span>
<span id="1868">1868</span>
<span id="1869">1869</span>
<span id="1870">1870</span>
<span id="1871">1871</span>
<span id="1872">1872</span>
<span id="1873">1873</span>
<span id="1874">1874</span>
<span id="1875">1875</span>
<span id="1876">1876</span>
<span id="1877">1877</span>
<span id="1878">1878</span>
<span id="1879">1879</span>
<span id="1880">1880</span>
<span id="1881">1881</span>
<span id="1882">1882</span>
<span id="1883">1883</span>
<span id="1884">1884</span>
<span id="1885">1885</span>
<span id="1886">1886</span>
<span id="1887">1887</span>
<span id="1888">1888</span>
<span id="1889">1889</span>
<span id="1890">1890</span>
<span id="1891">1891</span>
<span id="1892">1892</span>
<span id="1893">1893</span>
<span id="1894">1894</span>
</pre><div class="example-wrap"><pre class="rust ">
<span class="doccomment">//! Encoding tables for x86 ISAs.</span>

<span class="kw">use</span> <span class="kw">super</span><span class="ident">::registers</span>::<span class="kw-2">*</span>;
<span class="kw">use</span> <span class="kw">crate</span><span class="ident">::bitset::BitSet</span>;
<span class="kw">use</span> <span class="kw">crate</span><span class="ident">::cursor</span>::{<span class="ident">Cursor</span>, <span class="ident">FuncCursor</span>};
<span class="kw">use</span> <span class="kw">crate</span><span class="ident">::flowgraph::ControlFlowGraph</span>;
<span class="kw">use</span> <span class="kw">crate</span><span class="ident">::ir::condcodes</span>::{<span class="ident">FloatCC</span>, <span class="ident">IntCC</span>};
<span class="kw">use</span> <span class="kw">crate</span><span class="ident">::ir::types</span>::<span class="kw-2">*</span>;
<span class="kw">use</span> <span class="kw">crate</span><span class="ident">::ir</span>::{<span class="self">self</span>, <span class="ident">Function</span>, <span class="ident">Inst</span>, <span class="ident">InstBuilder</span>, <span class="ident">MemFlags</span>};
<span class="kw">use</span> <span class="kw">crate</span><span class="ident">::isa::constraints</span>::<span class="kw-2">*</span>;
<span class="kw">use</span> <span class="kw">crate</span><span class="ident">::isa::enc_tables</span>::<span class="kw-2">*</span>;
<span class="kw">use</span> <span class="kw">crate</span><span class="ident">::isa::encoding::base_size</span>;
<span class="kw">use</span> <span class="kw">crate</span><span class="ident">::isa::encoding</span>::{<span class="ident">Encoding</span>, <span class="ident">RecipeSizing</span>};
<span class="kw">use</span> <span class="kw">crate</span><span class="ident">::isa::RegUnit</span>;
<span class="kw">use</span> <span class="kw">crate</span><span class="ident">::isa</span>::{<span class="self">self</span>, <span class="ident">TargetIsa</span>};
<span class="kw">use</span> <span class="kw">crate</span><span class="ident">::legalizer::expand_as_libcall</span>;
<span class="kw">use</span> <span class="kw">crate</span><span class="ident">::predicates</span>;
<span class="kw">use</span> <span class="kw">crate</span><span class="ident">::regalloc::RegDiversions</span>;

<span class="macro">include!</span>(<span class="macro">concat!</span>(<span class="macro">env!</span>(<span class="string">&quot;OUT_DIR&quot;</span>), <span class="string">&quot;/encoding-x86.rs&quot;</span>));
<span class="macro">include!</span>(<span class="macro">concat!</span>(<span class="macro">env!</span>(<span class="string">&quot;OUT_DIR&quot;</span>), <span class="string">&quot;/legalize-x86.rs&quot;</span>));

<span class="doccomment">/// Whether the REX prefix is needed for encoding extended registers (via REX.RXB).</span>
<span class="doccomment">///</span>
<span class="doccomment">/// Normal x86 instructions have only 3 bits for encoding a register.</span>
<span class="doccomment">/// The REX prefix adds REX.R, REX,X, and REX.B bits, interpreted as fourth bits.</span>
<span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">is_extended_reg</span>(<span class="ident">reg</span>: <span class="ident">RegUnit</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">bool</span> {
    <span class="comment">// Extended registers have the fourth bit set.</span>
    <span class="ident">reg</span> <span class="kw">as</span> <span class="ident">u8</span> <span class="op">&amp;</span> <span class="number">0b1000</span> <span class="op">!</span><span class="op">=</span> <span class="number">0</span>
}

<span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">needs_sib_byte</span>(<span class="ident">reg</span>: <span class="ident">RegUnit</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">bool</span> {
    <span class="ident">reg</span> <span class="op">=</span><span class="op">=</span> <span class="ident">RU::r12</span> <span class="kw">as</span> <span class="ident">RegUnit</span> <span class="op">|</span><span class="op">|</span> <span class="ident">reg</span> <span class="op">=</span><span class="op">=</span> <span class="ident">RU::rsp</span> <span class="kw">as</span> <span class="ident">RegUnit</span>
}
<span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">needs_offset</span>(<span class="ident">reg</span>: <span class="ident">RegUnit</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">bool</span> {
    <span class="ident">reg</span> <span class="op">=</span><span class="op">=</span> <span class="ident">RU::r13</span> <span class="kw">as</span> <span class="ident">RegUnit</span> <span class="op">|</span><span class="op">|</span> <span class="ident">reg</span> <span class="op">=</span><span class="op">=</span> <span class="ident">RU::rbp</span> <span class="kw">as</span> <span class="ident">RegUnit</span>
}
<span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">needs_sib_byte_or_offset</span>(<span class="ident">reg</span>: <span class="ident">RegUnit</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">bool</span> {
    <span class="ident">needs_sib_byte</span>(<span class="ident">reg</span>) <span class="op">|</span><span class="op">|</span> <span class="ident">needs_offset</span>(<span class="ident">reg</span>)
}

<span class="kw">fn</span> <span class="ident">test_input</span>(
    <span class="ident">op_index</span>: <span class="ident">usize</span>,
    <span class="ident">inst</span>: <span class="ident">Inst</span>,
    <span class="ident">divert</span>: <span class="kw-2">&amp;</span><span class="ident">RegDiversions</span>,
    <span class="ident">func</span>: <span class="kw-2">&amp;</span><span class="ident">Function</span>,
    <span class="ident">condition_func</span>: <span class="kw">fn</span>(<span class="ident">RegUnit</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">bool</span>,
) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">bool</span> {
    <span class="kw">let</span> <span class="ident">in_reg</span> <span class="op">=</span> <span class="ident">divert</span>.<span class="ident">reg</span>(<span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">inst_args</span>(<span class="ident">inst</span>)[<span class="ident">op_index</span>], <span class="kw-2">&amp;</span><span class="ident">func</span>.<span class="ident">locations</span>);
    <span class="ident">condition_func</span>(<span class="ident">in_reg</span>)
}

<span class="kw">fn</span> <span class="ident">test_result</span>(
    <span class="ident">result_index</span>: <span class="ident">usize</span>,
    <span class="ident">inst</span>: <span class="ident">Inst</span>,
    <span class="ident">divert</span>: <span class="kw-2">&amp;</span><span class="ident">RegDiversions</span>,
    <span class="ident">func</span>: <span class="kw-2">&amp;</span><span class="ident">Function</span>,
    <span class="ident">condition_func</span>: <span class="kw">fn</span>(<span class="ident">RegUnit</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">bool</span>,
) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">bool</span> {
    <span class="kw">let</span> <span class="ident">out_reg</span> <span class="op">=</span> <span class="ident">divert</span>.<span class="ident">reg</span>(<span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">inst_results</span>(<span class="ident">inst</span>)[<span class="ident">result_index</span>], <span class="kw-2">&amp;</span><span class="ident">func</span>.<span class="ident">locations</span>);
    <span class="ident">condition_func</span>(<span class="ident">out_reg</span>)
}

<span class="kw">fn</span> <span class="ident">size_plus_maybe_offset_for_inreg_0</span>(
    <span class="ident">sizing</span>: <span class="kw-2">&amp;</span><span class="ident">RecipeSizing</span>,
    <span class="ident">_enc</span>: <span class="ident">Encoding</span>,
    <span class="ident">inst</span>: <span class="ident">Inst</span>,
    <span class="ident">divert</span>: <span class="kw-2">&amp;</span><span class="ident">RegDiversions</span>,
    <span class="ident">func</span>: <span class="kw-2">&amp;</span><span class="ident">Function</span>,
) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">u8</span> {
    <span class="kw">let</span> <span class="ident">needs_offset</span> <span class="op">=</span> <span class="ident">test_input</span>(<span class="number">0</span>, <span class="ident">inst</span>, <span class="ident">divert</span>, <span class="ident">func</span>, <span class="ident">needs_offset</span>);
    <span class="ident">sizing</span>.<span class="ident">base_size</span> <span class="op">+</span> <span class="kw">if</span> <span class="ident">needs_offset</span> { <span class="number">1</span> } <span class="kw">else</span> { <span class="number">0</span> }
}
<span class="kw">fn</span> <span class="ident">size_plus_maybe_offset_for_inreg_1</span>(
    <span class="ident">sizing</span>: <span class="kw-2">&amp;</span><span class="ident">RecipeSizing</span>,
    <span class="ident">_enc</span>: <span class="ident">Encoding</span>,
    <span class="ident">inst</span>: <span class="ident">Inst</span>,
    <span class="ident">divert</span>: <span class="kw-2">&amp;</span><span class="ident">RegDiversions</span>,
    <span class="ident">func</span>: <span class="kw-2">&amp;</span><span class="ident">Function</span>,
) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">u8</span> {
    <span class="kw">let</span> <span class="ident">needs_offset</span> <span class="op">=</span> <span class="ident">test_input</span>(<span class="number">1</span>, <span class="ident">inst</span>, <span class="ident">divert</span>, <span class="ident">func</span>, <span class="ident">needs_offset</span>);
    <span class="ident">sizing</span>.<span class="ident">base_size</span> <span class="op">+</span> <span class="kw">if</span> <span class="ident">needs_offset</span> { <span class="number">1</span> } <span class="kw">else</span> { <span class="number">0</span> }
}
<span class="kw">fn</span> <span class="ident">size_plus_maybe_sib_for_inreg_0</span>(
    <span class="ident">sizing</span>: <span class="kw-2">&amp;</span><span class="ident">RecipeSizing</span>,
    <span class="ident">_enc</span>: <span class="ident">Encoding</span>,
    <span class="ident">inst</span>: <span class="ident">Inst</span>,
    <span class="ident">divert</span>: <span class="kw-2">&amp;</span><span class="ident">RegDiversions</span>,
    <span class="ident">func</span>: <span class="kw-2">&amp;</span><span class="ident">Function</span>,
) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">u8</span> {
    <span class="kw">let</span> <span class="ident">needs_sib</span> <span class="op">=</span> <span class="ident">test_input</span>(<span class="number">0</span>, <span class="ident">inst</span>, <span class="ident">divert</span>, <span class="ident">func</span>, <span class="ident">needs_sib_byte</span>);
    <span class="ident">sizing</span>.<span class="ident">base_size</span> <span class="op">+</span> <span class="kw">if</span> <span class="ident">needs_sib</span> { <span class="number">1</span> } <span class="kw">else</span> { <span class="number">0</span> }
}
<span class="kw">fn</span> <span class="ident">size_plus_maybe_sib_for_inreg_1</span>(
    <span class="ident">sizing</span>: <span class="kw-2">&amp;</span><span class="ident">RecipeSizing</span>,
    <span class="ident">_enc</span>: <span class="ident">Encoding</span>,
    <span class="ident">inst</span>: <span class="ident">Inst</span>,
    <span class="ident">divert</span>: <span class="kw-2">&amp;</span><span class="ident">RegDiversions</span>,
    <span class="ident">func</span>: <span class="kw-2">&amp;</span><span class="ident">Function</span>,
) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">u8</span> {
    <span class="kw">let</span> <span class="ident">needs_sib</span> <span class="op">=</span> <span class="ident">test_input</span>(<span class="number">1</span>, <span class="ident">inst</span>, <span class="ident">divert</span>, <span class="ident">func</span>, <span class="ident">needs_sib_byte</span>);
    <span class="ident">sizing</span>.<span class="ident">base_size</span> <span class="op">+</span> <span class="kw">if</span> <span class="ident">needs_sib</span> { <span class="number">1</span> } <span class="kw">else</span> { <span class="number">0</span> }
}
<span class="kw">fn</span> <span class="ident">size_plus_maybe_sib_or_offset_for_inreg_0</span>(
    <span class="ident">sizing</span>: <span class="kw-2">&amp;</span><span class="ident">RecipeSizing</span>,
    <span class="ident">_enc</span>: <span class="ident">Encoding</span>,
    <span class="ident">inst</span>: <span class="ident">Inst</span>,
    <span class="ident">divert</span>: <span class="kw-2">&amp;</span><span class="ident">RegDiversions</span>,
    <span class="ident">func</span>: <span class="kw-2">&amp;</span><span class="ident">Function</span>,
) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">u8</span> {
    <span class="kw">let</span> <span class="ident">needs_sib_or_offset</span> <span class="op">=</span> <span class="ident">test_input</span>(<span class="number">0</span>, <span class="ident">inst</span>, <span class="ident">divert</span>, <span class="ident">func</span>, <span class="ident">needs_sib_byte_or_offset</span>);
    <span class="ident">sizing</span>.<span class="ident">base_size</span> <span class="op">+</span> <span class="kw">if</span> <span class="ident">needs_sib_or_offset</span> { <span class="number">1</span> } <span class="kw">else</span> { <span class="number">0</span> }
}
<span class="kw">fn</span> <span class="ident">size_plus_maybe_sib_or_offset_for_inreg_1</span>(
    <span class="ident">sizing</span>: <span class="kw-2">&amp;</span><span class="ident">RecipeSizing</span>,
    <span class="ident">_enc</span>: <span class="ident">Encoding</span>,
    <span class="ident">inst</span>: <span class="ident">Inst</span>,
    <span class="ident">divert</span>: <span class="kw-2">&amp;</span><span class="ident">RegDiversions</span>,
    <span class="ident">func</span>: <span class="kw-2">&amp;</span><span class="ident">Function</span>,
) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">u8</span> {
    <span class="kw">let</span> <span class="ident">needs_sib_or_offset</span> <span class="op">=</span> <span class="ident">test_input</span>(<span class="number">1</span>, <span class="ident">inst</span>, <span class="ident">divert</span>, <span class="ident">func</span>, <span class="ident">needs_sib_byte_or_offset</span>);
    <span class="ident">sizing</span>.<span class="ident">base_size</span> <span class="op">+</span> <span class="kw">if</span> <span class="ident">needs_sib_or_offset</span> { <span class="number">1</span> } <span class="kw">else</span> { <span class="number">0</span> }
}

<span class="doccomment">/// Calculates the size while inferring if the first and second input registers (inreg0, inreg1)</span>
<span class="doccomment">/// require a dynamic REX prefix and if the second input register (inreg1) requires a SIB or offset.</span>
<span class="kw">fn</span> <span class="ident">size_plus_maybe_sib_or_offset_inreg1_plus_rex_prefix_for_inreg0_inreg1</span>(
    <span class="ident">sizing</span>: <span class="kw-2">&amp;</span><span class="ident">RecipeSizing</span>,
    <span class="ident">enc</span>: <span class="ident">Encoding</span>,
    <span class="ident">inst</span>: <span class="ident">Inst</span>,
    <span class="ident">divert</span>: <span class="kw-2">&amp;</span><span class="ident">RegDiversions</span>,
    <span class="ident">func</span>: <span class="kw-2">&amp;</span><span class="ident">Function</span>,
) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">u8</span> {
    <span class="comment">// No need to check for REX.W in `needs_rex` because `infer_rex().w()` is not allowed.</span>
    <span class="kw">let</span> <span class="ident">needs_rex</span> <span class="op">=</span> <span class="ident">test_input</span>(<span class="number">0</span>, <span class="ident">inst</span>, <span class="ident">divert</span>, <span class="ident">func</span>, <span class="ident">is_extended_reg</span>)
        <span class="op">|</span><span class="op">|</span> <span class="ident">test_input</span>(<span class="number">1</span>, <span class="ident">inst</span>, <span class="ident">divert</span>, <span class="ident">func</span>, <span class="ident">is_extended_reg</span>);
    <span class="ident">size_plus_maybe_sib_or_offset_for_inreg_1</span>(<span class="ident">sizing</span>, <span class="ident">enc</span>, <span class="ident">inst</span>, <span class="ident">divert</span>, <span class="ident">func</span>)
        <span class="op">+</span> <span class="kw">if</span> <span class="ident">needs_rex</span> { <span class="number">1</span> } <span class="kw">else</span> { <span class="number">0</span> }
}

<span class="doccomment">/// Calculates the size while inferring if the first and second input registers (inreg0, inreg1)</span>
<span class="doccomment">/// require a dynamic REX prefix and if the second input register (inreg1) requires a SIB.</span>
<span class="kw">fn</span> <span class="ident">size_plus_maybe_sib_inreg1_plus_rex_prefix_for_inreg0_inreg1</span>(
    <span class="ident">sizing</span>: <span class="kw-2">&amp;</span><span class="ident">RecipeSizing</span>,
    <span class="ident">enc</span>: <span class="ident">Encoding</span>,
    <span class="ident">inst</span>: <span class="ident">Inst</span>,
    <span class="ident">divert</span>: <span class="kw-2">&amp;</span><span class="ident">RegDiversions</span>,
    <span class="ident">func</span>: <span class="kw-2">&amp;</span><span class="ident">Function</span>,
) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">u8</span> {
    <span class="comment">// No need to check for REX.W in `needs_rex` because `infer_rex().w()` is not allowed.</span>
    <span class="kw">let</span> <span class="ident">needs_rex</span> <span class="op">=</span> <span class="ident">test_input</span>(<span class="number">0</span>, <span class="ident">inst</span>, <span class="ident">divert</span>, <span class="ident">func</span>, <span class="ident">is_extended_reg</span>)
        <span class="op">|</span><span class="op">|</span> <span class="ident">test_input</span>(<span class="number">1</span>, <span class="ident">inst</span>, <span class="ident">divert</span>, <span class="ident">func</span>, <span class="ident">is_extended_reg</span>);
    <span class="ident">size_plus_maybe_sib_for_inreg_1</span>(<span class="ident">sizing</span>, <span class="ident">enc</span>, <span class="ident">inst</span>, <span class="ident">divert</span>, <span class="ident">func</span>) <span class="op">+</span> <span class="kw">if</span> <span class="ident">needs_rex</span> { <span class="number">1</span> } <span class="kw">else</span> { <span class="number">0</span> }
}

<span class="doccomment">/// Calculates the size while inferring if the first input register (inreg0) and first output</span>
<span class="doccomment">/// register (outreg0) require a dynamic REX and if the first input register (inreg0) requires a</span>
<span class="doccomment">/// SIB or offset.</span>
<span class="kw">fn</span> <span class="ident">size_plus_maybe_sib_or_offset_for_inreg_0_plus_rex_prefix_for_inreg0_outreg0</span>(
    <span class="ident">sizing</span>: <span class="kw-2">&amp;</span><span class="ident">RecipeSizing</span>,
    <span class="ident">enc</span>: <span class="ident">Encoding</span>,
    <span class="ident">inst</span>: <span class="ident">Inst</span>,
    <span class="ident">divert</span>: <span class="kw-2">&amp;</span><span class="ident">RegDiversions</span>,
    <span class="ident">func</span>: <span class="kw-2">&amp;</span><span class="ident">Function</span>,
) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">u8</span> {
    <span class="comment">// No need to check for REX.W in `needs_rex` because `infer_rex().w()` is not allowed.</span>
    <span class="kw">let</span> <span class="ident">needs_rex</span> <span class="op">=</span> <span class="ident">test_input</span>(<span class="number">0</span>, <span class="ident">inst</span>, <span class="ident">divert</span>, <span class="ident">func</span>, <span class="ident">is_extended_reg</span>)
        <span class="op">|</span><span class="op">|</span> <span class="ident">test_result</span>(<span class="number">0</span>, <span class="ident">inst</span>, <span class="ident">divert</span>, <span class="ident">func</span>, <span class="ident">is_extended_reg</span>);
    <span class="ident">size_plus_maybe_sib_or_offset_for_inreg_0</span>(<span class="ident">sizing</span>, <span class="ident">enc</span>, <span class="ident">inst</span>, <span class="ident">divert</span>, <span class="ident">func</span>)
        <span class="op">+</span> <span class="kw">if</span> <span class="ident">needs_rex</span> { <span class="number">1</span> } <span class="kw">else</span> { <span class="number">0</span> }
}

<span class="doccomment">/// Calculates the size while inferring if the first input register (inreg0) and first output</span>
<span class="doccomment">/// register (outreg0) require a dynamic REX and if the first input register (inreg0) requires a</span>
<span class="doccomment">/// SIB.</span>
<span class="kw">fn</span> <span class="ident">size_plus_maybe_sib_for_inreg_0_plus_rex_prefix_for_inreg0_outreg0</span>(
    <span class="ident">sizing</span>: <span class="kw-2">&amp;</span><span class="ident">RecipeSizing</span>,
    <span class="ident">enc</span>: <span class="ident">Encoding</span>,
    <span class="ident">inst</span>: <span class="ident">Inst</span>,
    <span class="ident">divert</span>: <span class="kw-2">&amp;</span><span class="ident">RegDiversions</span>,
    <span class="ident">func</span>: <span class="kw-2">&amp;</span><span class="ident">Function</span>,
) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">u8</span> {
    <span class="comment">// No need to check for REX.W in `needs_rex` because `infer_rex().w()` is not allowed.</span>
    <span class="kw">let</span> <span class="ident">needs_rex</span> <span class="op">=</span> <span class="ident">test_input</span>(<span class="number">0</span>, <span class="ident">inst</span>, <span class="ident">divert</span>, <span class="ident">func</span>, <span class="ident">is_extended_reg</span>)
        <span class="op">|</span><span class="op">|</span> <span class="ident">test_result</span>(<span class="number">0</span>, <span class="ident">inst</span>, <span class="ident">divert</span>, <span class="ident">func</span>, <span class="ident">is_extended_reg</span>);
    <span class="ident">size_plus_maybe_sib_for_inreg_0</span>(<span class="ident">sizing</span>, <span class="ident">enc</span>, <span class="ident">inst</span>, <span class="ident">divert</span>, <span class="ident">func</span>) <span class="op">+</span> <span class="kw">if</span> <span class="ident">needs_rex</span> { <span class="number">1</span> } <span class="kw">else</span> { <span class="number">0</span> }
}

<span class="doccomment">/// Infers whether a dynamic REX prefix will be emitted, for use with one input reg.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// A REX prefix is known to be emitted if either:</span>
<span class="doccomment">///  1. The EncodingBits specify that REX.W is to be set.</span>
<span class="doccomment">///  2. Registers are used that require REX.R or REX.B bits for encoding.</span>
<span class="kw">fn</span> <span class="ident">size_with_inferred_rex_for_inreg0</span>(
    <span class="ident">sizing</span>: <span class="kw-2">&amp;</span><span class="ident">RecipeSizing</span>,
    <span class="ident">_enc</span>: <span class="ident">Encoding</span>,
    <span class="ident">inst</span>: <span class="ident">Inst</span>,
    <span class="ident">divert</span>: <span class="kw-2">&amp;</span><span class="ident">RegDiversions</span>,
    <span class="ident">func</span>: <span class="kw-2">&amp;</span><span class="ident">Function</span>,
) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">u8</span> {
    <span class="comment">// No need to check for REX.W in `needs_rex` because `infer_rex().w()` is not allowed.</span>
    <span class="kw">let</span> <span class="ident">needs_rex</span> <span class="op">=</span> <span class="ident">test_input</span>(<span class="number">0</span>, <span class="ident">inst</span>, <span class="ident">divert</span>, <span class="ident">func</span>, <span class="ident">is_extended_reg</span>);
    <span class="ident">sizing</span>.<span class="ident">base_size</span> <span class="op">+</span> <span class="kw">if</span> <span class="ident">needs_rex</span> { <span class="number">1</span> } <span class="kw">else</span> { <span class="number">0</span> }
}

<span class="doccomment">/// Infers whether a dynamic REX prefix will be emitted, based on the second operand.</span>
<span class="kw">fn</span> <span class="ident">size_with_inferred_rex_for_inreg1</span>(
    <span class="ident">sizing</span>: <span class="kw-2">&amp;</span><span class="ident">RecipeSizing</span>,
    <span class="ident">_enc</span>: <span class="ident">Encoding</span>,
    <span class="ident">inst</span>: <span class="ident">Inst</span>,
    <span class="ident">divert</span>: <span class="kw-2">&amp;</span><span class="ident">RegDiversions</span>,
    <span class="ident">func</span>: <span class="kw-2">&amp;</span><span class="ident">Function</span>,
) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">u8</span> {
    <span class="comment">// No need to check for REX.W in `needs_rex` because `infer_rex().w()` is not allowed.</span>
    <span class="kw">let</span> <span class="ident">needs_rex</span> <span class="op">=</span> <span class="ident">test_input</span>(<span class="number">1</span>, <span class="ident">inst</span>, <span class="ident">divert</span>, <span class="ident">func</span>, <span class="ident">is_extended_reg</span>);
    <span class="ident">sizing</span>.<span class="ident">base_size</span> <span class="op">+</span> <span class="kw">if</span> <span class="ident">needs_rex</span> { <span class="number">1</span> } <span class="kw">else</span> { <span class="number">0</span> }
}

<span class="doccomment">/// Infers whether a dynamic REX prefix will be emitted, based on the third operand.</span>
<span class="kw">fn</span> <span class="ident">size_with_inferred_rex_for_inreg2</span>(
    <span class="ident">sizing</span>: <span class="kw-2">&amp;</span><span class="ident">RecipeSizing</span>,
    <span class="kw">_</span>: <span class="ident">Encoding</span>,
    <span class="ident">inst</span>: <span class="ident">Inst</span>,
    <span class="ident">divert</span>: <span class="kw-2">&amp;</span><span class="ident">RegDiversions</span>,
    <span class="ident">func</span>: <span class="kw-2">&amp;</span><span class="ident">Function</span>,
) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">u8</span> {
    <span class="comment">// No need to check for REX.W in `needs_rex` because `infer_rex().w()` is not allowed.</span>
    <span class="kw">let</span> <span class="ident">needs_rex</span> <span class="op">=</span> <span class="ident">test_input</span>(<span class="number">2</span>, <span class="ident">inst</span>, <span class="ident">divert</span>, <span class="ident">func</span>, <span class="ident">is_extended_reg</span>);
    <span class="ident">sizing</span>.<span class="ident">base_size</span> <span class="op">+</span> <span class="kw">if</span> <span class="ident">needs_rex</span> { <span class="number">1</span> } <span class="kw">else</span> { <span class="number">0</span> }
}

<span class="doccomment">/// Infers whether a dynamic REX prefix will be emitted, for use with two input registers.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// A REX prefix is known to be emitted if either:</span>
<span class="doccomment">///  1. The EncodingBits specify that REX.W is to be set.</span>
<span class="doccomment">///  2. Registers are used that require REX.R or REX.B bits for encoding.</span>
<span class="kw">fn</span> <span class="ident">size_with_inferred_rex_for_inreg0_inreg1</span>(
    <span class="ident">sizing</span>: <span class="kw-2">&amp;</span><span class="ident">RecipeSizing</span>,
    <span class="ident">_enc</span>: <span class="ident">Encoding</span>,
    <span class="ident">inst</span>: <span class="ident">Inst</span>,
    <span class="ident">divert</span>: <span class="kw-2">&amp;</span><span class="ident">RegDiversions</span>,
    <span class="ident">func</span>: <span class="kw-2">&amp;</span><span class="ident">Function</span>,
) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">u8</span> {
    <span class="comment">// No need to check for REX.W in `needs_rex` because `infer_rex().w()` is not allowed.</span>
    <span class="kw">let</span> <span class="ident">needs_rex</span> <span class="op">=</span> <span class="ident">test_input</span>(<span class="number">0</span>, <span class="ident">inst</span>, <span class="ident">divert</span>, <span class="ident">func</span>, <span class="ident">is_extended_reg</span>)
        <span class="op">|</span><span class="op">|</span> <span class="ident">test_input</span>(<span class="number">1</span>, <span class="ident">inst</span>, <span class="ident">divert</span>, <span class="ident">func</span>, <span class="ident">is_extended_reg</span>);
    <span class="ident">sizing</span>.<span class="ident">base_size</span> <span class="op">+</span> <span class="kw">if</span> <span class="ident">needs_rex</span> { <span class="number">1</span> } <span class="kw">else</span> { <span class="number">0</span> }
}

<span class="doccomment">/// Infers whether a dynamic REX prefix will be emitted, based on second and third operand.</span>
<span class="kw">fn</span> <span class="ident">size_with_inferred_rex_for_inreg1_inreg2</span>(
    <span class="ident">sizing</span>: <span class="kw-2">&amp;</span><span class="ident">RecipeSizing</span>,
    <span class="ident">_enc</span>: <span class="ident">Encoding</span>,
    <span class="ident">inst</span>: <span class="ident">Inst</span>,
    <span class="ident">divert</span>: <span class="kw-2">&amp;</span><span class="ident">RegDiversions</span>,
    <span class="ident">func</span>: <span class="kw-2">&amp;</span><span class="ident">Function</span>,
) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">u8</span> {
    <span class="comment">// No need to check for REX.W in `needs_rex` because `infer_rex().w()` is not allowed.</span>
    <span class="kw">let</span> <span class="ident">needs_rex</span> <span class="op">=</span> <span class="ident">test_input</span>(<span class="number">1</span>, <span class="ident">inst</span>, <span class="ident">divert</span>, <span class="ident">func</span>, <span class="ident">is_extended_reg</span>)
        <span class="op">|</span><span class="op">|</span> <span class="ident">test_input</span>(<span class="number">2</span>, <span class="ident">inst</span>, <span class="ident">divert</span>, <span class="ident">func</span>, <span class="ident">is_extended_reg</span>);
    <span class="ident">sizing</span>.<span class="ident">base_size</span> <span class="op">+</span> <span class="kw">if</span> <span class="ident">needs_rex</span> { <span class="number">1</span> } <span class="kw">else</span> { <span class="number">0</span> }
}

<span class="doccomment">/// Infers whether a dynamic REX prefix will be emitted, based on a single</span>
<span class="doccomment">/// input register and a single output register.</span>
<span class="kw">fn</span> <span class="ident">size_with_inferred_rex_for_inreg0_outreg0</span>(
    <span class="ident">sizing</span>: <span class="kw-2">&amp;</span><span class="ident">RecipeSizing</span>,
    <span class="ident">_enc</span>: <span class="ident">Encoding</span>,
    <span class="ident">inst</span>: <span class="ident">Inst</span>,
    <span class="ident">divert</span>: <span class="kw-2">&amp;</span><span class="ident">RegDiversions</span>,
    <span class="ident">func</span>: <span class="kw-2">&amp;</span><span class="ident">Function</span>,
) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">u8</span> {
    <span class="comment">// No need to check for REX.W in `needs_rex` because `infer_rex().w()` is not allowed.</span>
    <span class="kw">let</span> <span class="ident">needs_rex</span> <span class="op">=</span> <span class="ident">test_input</span>(<span class="number">0</span>, <span class="ident">inst</span>, <span class="ident">divert</span>, <span class="ident">func</span>, <span class="ident">is_extended_reg</span>)
        <span class="op">|</span><span class="op">|</span> <span class="ident">test_result</span>(<span class="number">0</span>, <span class="ident">inst</span>, <span class="ident">divert</span>, <span class="ident">func</span>, <span class="ident">is_extended_reg</span>);
    <span class="ident">sizing</span>.<span class="ident">base_size</span> <span class="op">+</span> <span class="kw">if</span> <span class="ident">needs_rex</span> { <span class="number">1</span> } <span class="kw">else</span> { <span class="number">0</span> }
}

<span class="doccomment">/// Infers whether a dynamic REX prefix will be emitted, based on a single output register.</span>
<span class="kw">fn</span> <span class="ident">size_with_inferred_rex_for_outreg0</span>(
    <span class="ident">sizing</span>: <span class="kw-2">&amp;</span><span class="ident">RecipeSizing</span>,
    <span class="ident">_enc</span>: <span class="ident">Encoding</span>,
    <span class="ident">inst</span>: <span class="ident">Inst</span>,
    <span class="ident">divert</span>: <span class="kw-2">&amp;</span><span class="ident">RegDiversions</span>,
    <span class="ident">func</span>: <span class="kw-2">&amp;</span><span class="ident">Function</span>,
) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">u8</span> {
    <span class="comment">// No need to check for REX.W in `needs_rex` because `infer_rex().w()` is not allowed.</span>
    <span class="kw">let</span> <span class="ident">needs_rex</span> <span class="op">=</span> <span class="ident">test_result</span>(<span class="number">0</span>, <span class="ident">inst</span>, <span class="ident">divert</span>, <span class="ident">func</span>, <span class="ident">is_extended_reg</span>);
    <span class="ident">sizing</span>.<span class="ident">base_size</span> <span class="op">+</span> <span class="kw">if</span> <span class="ident">needs_rex</span> { <span class="number">1</span> } <span class="kw">else</span> { <span class="number">0</span> }
}

<span class="doccomment">/// Infers whether a dynamic REX prefix will be emitted, for use with CMOV.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// CMOV uses 3 inputs, with the REX is inferred from reg1 and reg2.</span>
<span class="kw">fn</span> <span class="ident">size_with_inferred_rex_for_cmov</span>(
    <span class="ident">sizing</span>: <span class="kw-2">&amp;</span><span class="ident">RecipeSizing</span>,
    <span class="ident">_enc</span>: <span class="ident">Encoding</span>,
    <span class="ident">inst</span>: <span class="ident">Inst</span>,
    <span class="ident">divert</span>: <span class="kw-2">&amp;</span><span class="ident">RegDiversions</span>,
    <span class="ident">func</span>: <span class="kw-2">&amp;</span><span class="ident">Function</span>,
) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">u8</span> {
    <span class="comment">// No need to check for REX.W in `needs_rex` because `infer_rex().w()` is not allowed.</span>
    <span class="kw">let</span> <span class="ident">needs_rex</span> <span class="op">=</span> <span class="ident">test_input</span>(<span class="number">1</span>, <span class="ident">inst</span>, <span class="ident">divert</span>, <span class="ident">func</span>, <span class="ident">is_extended_reg</span>)
        <span class="op">|</span><span class="op">|</span> <span class="ident">test_input</span>(<span class="number">2</span>, <span class="ident">inst</span>, <span class="ident">divert</span>, <span class="ident">func</span>, <span class="ident">is_extended_reg</span>);
    <span class="ident">sizing</span>.<span class="ident">base_size</span> <span class="op">+</span> <span class="kw">if</span> <span class="ident">needs_rex</span> { <span class="number">1</span> } <span class="kw">else</span> { <span class="number">0</span> }
}

<span class="doccomment">/// If the value&#39;s definition is a constant immediate, returns its unpacked value, or None</span>
<span class="doccomment">/// otherwise.</span>
<span class="kw">fn</span> <span class="ident">maybe_iconst_imm</span>(<span class="ident">pos</span>: <span class="kw-2">&amp;</span><span class="ident">FuncCursor</span>, <span class="ident">value</span>: <span class="ident">ir::Value</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="prelude-ty">Option</span><span class="op">&lt;</span><span class="ident">i64</span><span class="op">&gt;</span> {
    <span class="kw">if</span> <span class="kw">let</span> <span class="ident">ir::ValueDef::Result</span>(<span class="ident">inst</span>, <span class="kw">_</span>) <span class="op">=</span> <span class="kw-2">&amp;</span><span class="ident">pos</span>.<span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">value_def</span>(<span class="ident">value</span>) {
        <span class="kw">if</span> <span class="kw">let</span> <span class="ident">ir::InstructionData::UnaryImm</span> {
            <span class="ident">opcode</span>: <span class="ident">ir::Opcode::Iconst</span>,
            <span class="ident">imm</span>,
        } <span class="op">=</span> <span class="kw-2">&amp;</span><span class="ident">pos</span>.<span class="ident">func</span>.<span class="ident">dfg</span>[<span class="kw-2">*</span><span class="ident">inst</span>]
        {
            <span class="kw">let</span> <span class="ident">value</span>: <span class="ident">i64</span> <span class="op">=</span> (<span class="kw-2">*</span><span class="ident">imm</span>).<span class="ident">into</span>();
            <span class="prelude-val">Some</span>(<span class="ident">value</span>)
        } <span class="kw">else</span> {
            <span class="prelude-val">None</span>
        }
    } <span class="kw">else</span> {
        <span class="prelude-val">None</span>
    }
}

<span class="doccomment">/// Expand the `sdiv` and `srem` instructions using `x86_sdivmodx`.</span>
<span class="kw">fn</span> <span class="ident">expand_sdivrem</span>(
    <span class="ident">inst</span>: <span class="ident">ir::Inst</span>,
    <span class="ident">func</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">ir::Function</span>,
    <span class="ident">cfg</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">ControlFlowGraph</span>,
    <span class="ident">isa</span>: <span class="kw-2">&amp;</span><span class="kw">dyn</span> <span class="ident">TargetIsa</span>,
) {
    <span class="kw">let</span> (<span class="ident">x</span>, <span class="ident">y</span>, <span class="ident">is_srem</span>) <span class="op">=</span> <span class="kw">match</span> <span class="ident">func</span>.<span class="ident">dfg</span>[<span class="ident">inst</span>] {
        <span class="ident">ir::InstructionData::Binary</span> {
            <span class="ident">opcode</span>: <span class="ident">ir::Opcode::Sdiv</span>,
            <span class="ident">args</span>,
        } <span class="op">=</span><span class="op">&gt;</span> (<span class="ident">args</span>[<span class="number">0</span>], <span class="ident">args</span>[<span class="number">1</span>], <span class="bool-val">false</span>),
        <span class="ident">ir::InstructionData::Binary</span> {
            <span class="ident">opcode</span>: <span class="ident">ir::Opcode::Srem</span>,
            <span class="ident">args</span>,
        } <span class="op">=</span><span class="op">&gt;</span> (<span class="ident">args</span>[<span class="number">0</span>], <span class="ident">args</span>[<span class="number">1</span>], <span class="bool-val">true</span>),
        <span class="kw">_</span> <span class="op">=</span><span class="op">&gt;</span> <span class="macro">panic!</span>(<span class="string">&quot;Need sdiv/srem: {}&quot;</span>, <span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">display_inst</span>(<span class="ident">inst</span>, <span class="prelude-val">None</span>)),
    };

    <span class="kw">let</span> <span class="ident">old_block</span> <span class="op">=</span> <span class="ident">func</span>.<span class="ident">layout</span>.<span class="ident">pp_block</span>(<span class="ident">inst</span>);
    <span class="kw">let</span> <span class="ident">result</span> <span class="op">=</span> <span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">first_result</span>(<span class="ident">inst</span>);
    <span class="kw">let</span> <span class="ident">ty</span> <span class="op">=</span> <span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">value_type</span>(<span class="ident">result</span>);

    <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">pos</span> <span class="op">=</span> <span class="ident">FuncCursor::new</span>(<span class="ident">func</span>).<span class="ident">at_inst</span>(<span class="ident">inst</span>);
    <span class="ident">pos</span>.<span class="ident">use_srcloc</span>(<span class="ident">inst</span>);
    <span class="ident">pos</span>.<span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">clear_results</span>(<span class="ident">inst</span>);

    <span class="kw">let</span> <span class="ident">avoid_div_traps</span> <span class="op">=</span> <span class="ident">isa</span>.<span class="ident">flags</span>().<span class="ident">avoid_div_traps</span>();

    <span class="comment">// If we can tolerate native division traps, sdiv doesn&#39;t need branching.</span>
    <span class="kw">if</span> <span class="op">!</span><span class="ident">avoid_div_traps</span> <span class="op">&amp;&amp;</span> <span class="op">!</span><span class="ident">is_srem</span> {
        <span class="kw">let</span> <span class="ident">xhi</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">sshr_imm</span>(<span class="ident">x</span>, <span class="ident">i64::from</span>(<span class="ident">ty</span>.<span class="ident">lane_bits</span>()) <span class="op">-</span> <span class="number">1</span>);
        <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">with_result</span>(<span class="ident">result</span>).<span class="ident">x86_sdivmodx</span>(<span class="ident">x</span>, <span class="ident">xhi</span>, <span class="ident">y</span>);
        <span class="ident">pos</span>.<span class="ident">remove_inst</span>();
        <span class="kw">return</span>;
    }

    <span class="comment">// Try to remove checks if the input value is an immediate other than 0 or -1. For these two</span>
    <span class="comment">// immediates, we&#39;d ideally replace conditional traps by traps, but this requires more</span>
    <span class="comment">// manipulation of the dfg/cfg, which is out of scope here.</span>
    <span class="kw">let</span> (<span class="ident">could_be_zero</span>, <span class="ident">could_be_minus_one</span>) <span class="op">=</span> <span class="kw">if</span> <span class="kw">let</span> <span class="prelude-val">Some</span>(<span class="ident">imm</span>) <span class="op">=</span> <span class="ident">maybe_iconst_imm</span>(<span class="kw-2">&amp;</span><span class="ident">pos</span>, <span class="ident">y</span>) {
        (<span class="ident">imm</span> <span class="op">=</span><span class="op">=</span> <span class="number">0</span>, <span class="ident">imm</span> <span class="op">=</span><span class="op">=</span> <span class="op">-</span><span class="number">1</span>)
    } <span class="kw">else</span> {
        (<span class="bool-val">true</span>, <span class="bool-val">true</span>)
    };

    <span class="comment">// Put in an explicit division-by-zero trap if the environment requires it.</span>
    <span class="kw">if</span> <span class="ident">avoid_div_traps</span> <span class="op">&amp;&amp;</span> <span class="ident">could_be_zero</span> {
        <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">trapz</span>(<span class="ident">y</span>, <span class="ident">ir::TrapCode::IntegerDivisionByZero</span>);
    }

    <span class="kw">if</span> <span class="op">!</span><span class="ident">could_be_minus_one</span> {
        <span class="kw">let</span> <span class="ident">xhi</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">sshr_imm</span>(<span class="ident">x</span>, <span class="ident">i64::from</span>(<span class="ident">ty</span>.<span class="ident">lane_bits</span>()) <span class="op">-</span> <span class="number">1</span>);
        <span class="kw">let</span> <span class="ident">reuse</span> <span class="op">=</span> <span class="kw">if</span> <span class="ident">is_srem</span> {
            [<span class="prelude-val">None</span>, <span class="prelude-val">Some</span>(<span class="ident">result</span>)]
        } <span class="kw">else</span> {
            [<span class="prelude-val">Some</span>(<span class="ident">result</span>), <span class="prelude-val">None</span>]
        };
        <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">with_results</span>(<span class="ident">reuse</span>).<span class="ident">x86_sdivmodx</span>(<span class="ident">x</span>, <span class="ident">xhi</span>, <span class="ident">y</span>);
        <span class="ident">pos</span>.<span class="ident">remove_inst</span>();
        <span class="kw">return</span>;
    }

    <span class="comment">// block handling the nominal case.</span>
    <span class="kw">let</span> <span class="ident">nominal</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">make_block</span>();

    <span class="comment">// block handling the -1 divisor case.</span>
    <span class="kw">let</span> <span class="ident">minus_one</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">make_block</span>();

    <span class="comment">// Final block with one argument representing the final result value.</span>
    <span class="kw">let</span> <span class="ident">done</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">make_block</span>();

    <span class="comment">// Move the `inst` result value onto the `done` block.</span>
    <span class="ident">pos</span>.<span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">attach_block_param</span>(<span class="ident">done</span>, <span class="ident">result</span>);

    <span class="comment">// Start by checking for a -1 divisor which needs to be handled specially.</span>
    <span class="kw">let</span> <span class="ident">is_m1</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">ifcmp_imm</span>(<span class="ident">y</span>, <span class="op">-</span><span class="number">1</span>);
    <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">brif</span>(<span class="ident">IntCC::Equal</span>, <span class="ident">is_m1</span>, <span class="ident">minus_one</span>, <span class="kw-2">&amp;</span>[]);
    <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">jump</span>(<span class="ident">nominal</span>, <span class="kw-2">&amp;</span>[]);

    <span class="comment">// Now it is safe to execute the `x86_sdivmodx` instruction which will still trap on division</span>
    <span class="comment">// by zero.</span>
    <span class="ident">pos</span>.<span class="ident">insert_block</span>(<span class="ident">nominal</span>);
    <span class="kw">let</span> <span class="ident">xhi</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">sshr_imm</span>(<span class="ident">x</span>, <span class="ident">i64::from</span>(<span class="ident">ty</span>.<span class="ident">lane_bits</span>()) <span class="op">-</span> <span class="number">1</span>);
    <span class="kw">let</span> (<span class="ident">quot</span>, <span class="ident">rem</span>) <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">x86_sdivmodx</span>(<span class="ident">x</span>, <span class="ident">xhi</span>, <span class="ident">y</span>);
    <span class="kw">let</span> <span class="ident">divres</span> <span class="op">=</span> <span class="kw">if</span> <span class="ident">is_srem</span> { <span class="ident">rem</span> } <span class="kw">else</span> { <span class="ident">quot</span> };
    <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">jump</span>(<span class="ident">done</span>, <span class="kw-2">&amp;</span>[<span class="ident">divres</span>]);

    <span class="comment">// Now deal with the -1 divisor case.</span>
    <span class="ident">pos</span>.<span class="ident">insert_block</span>(<span class="ident">minus_one</span>);
    <span class="kw">let</span> <span class="ident">m1_result</span> <span class="op">=</span> <span class="kw">if</span> <span class="ident">is_srem</span> {
        <span class="comment">// x % -1 = 0.</span>
        <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">iconst</span>(<span class="ident">ty</span>, <span class="number">0</span>)
    } <span class="kw">else</span> {
        <span class="comment">// Explicitly check for overflow: Trap when x == INT_MIN.</span>
        <span class="macro">debug_assert!</span>(<span class="ident">avoid_div_traps</span>, <span class="string">&quot;Native trapping divide handled above&quot;</span>);
        <span class="kw">let</span> <span class="ident">f</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">ifcmp_imm</span>(<span class="ident">x</span>, <span class="op">-</span><span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> (<span class="ident">ty</span>.<span class="ident">lane_bits</span>() <span class="op">-</span> <span class="number">1</span>));
        <span class="ident">pos</span>.<span class="ident">ins</span>()
            .<span class="ident">trapif</span>(<span class="ident">IntCC::Equal</span>, <span class="ident">f</span>, <span class="ident">ir::TrapCode::IntegerOverflow</span>);
        <span class="comment">// x / -1 = -x.</span>
        <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">irsub_imm</span>(<span class="ident">x</span>, <span class="number">0</span>)
    };

    <span class="comment">// Recycle the original instruction as a jump.</span>
    <span class="ident">pos</span>.<span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">replace</span>(<span class="ident">inst</span>).<span class="ident">jump</span>(<span class="ident">done</span>, <span class="kw-2">&amp;</span>[<span class="ident">m1_result</span>]);

    <span class="comment">// Finally insert a label for the completion.</span>
    <span class="ident">pos</span>.<span class="ident">next_inst</span>();
    <span class="ident">pos</span>.<span class="ident">insert_block</span>(<span class="ident">done</span>);

    <span class="ident">cfg</span>.<span class="ident">recompute_block</span>(<span class="ident">pos</span>.<span class="ident">func</span>, <span class="ident">old_block</span>);
    <span class="ident">cfg</span>.<span class="ident">recompute_block</span>(<span class="ident">pos</span>.<span class="ident">func</span>, <span class="ident">nominal</span>);
    <span class="ident">cfg</span>.<span class="ident">recompute_block</span>(<span class="ident">pos</span>.<span class="ident">func</span>, <span class="ident">minus_one</span>);
    <span class="ident">cfg</span>.<span class="ident">recompute_block</span>(<span class="ident">pos</span>.<span class="ident">func</span>, <span class="ident">done</span>);
}

<span class="doccomment">/// Expand the `udiv` and `urem` instructions using `x86_udivmodx`.</span>
<span class="kw">fn</span> <span class="ident">expand_udivrem</span>(
    <span class="ident">inst</span>: <span class="ident">ir::Inst</span>,
    <span class="ident">func</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">ir::Function</span>,
    <span class="ident">_cfg</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">ControlFlowGraph</span>,
    <span class="ident">isa</span>: <span class="kw-2">&amp;</span><span class="kw">dyn</span> <span class="ident">TargetIsa</span>,
) {
    <span class="kw">let</span> (<span class="ident">x</span>, <span class="ident">y</span>, <span class="ident">is_urem</span>) <span class="op">=</span> <span class="kw">match</span> <span class="ident">func</span>.<span class="ident">dfg</span>[<span class="ident">inst</span>] {
        <span class="ident">ir::InstructionData::Binary</span> {
            <span class="ident">opcode</span>: <span class="ident">ir::Opcode::Udiv</span>,
            <span class="ident">args</span>,
        } <span class="op">=</span><span class="op">&gt;</span> (<span class="ident">args</span>[<span class="number">0</span>], <span class="ident">args</span>[<span class="number">1</span>], <span class="bool-val">false</span>),
        <span class="ident">ir::InstructionData::Binary</span> {
            <span class="ident">opcode</span>: <span class="ident">ir::Opcode::Urem</span>,
            <span class="ident">args</span>,
        } <span class="op">=</span><span class="op">&gt;</span> (<span class="ident">args</span>[<span class="number">0</span>], <span class="ident">args</span>[<span class="number">1</span>], <span class="bool-val">true</span>),
        <span class="kw">_</span> <span class="op">=</span><span class="op">&gt;</span> <span class="macro">panic!</span>(<span class="string">&quot;Need udiv/urem: {}&quot;</span>, <span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">display_inst</span>(<span class="ident">inst</span>, <span class="prelude-val">None</span>)),
    };
    <span class="kw">let</span> <span class="ident">avoid_div_traps</span> <span class="op">=</span> <span class="ident">isa</span>.<span class="ident">flags</span>().<span class="ident">avoid_div_traps</span>();
    <span class="kw">let</span> <span class="ident">result</span> <span class="op">=</span> <span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">first_result</span>(<span class="ident">inst</span>);
    <span class="kw">let</span> <span class="ident">ty</span> <span class="op">=</span> <span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">value_type</span>(<span class="ident">result</span>);

    <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">pos</span> <span class="op">=</span> <span class="ident">FuncCursor::new</span>(<span class="ident">func</span>).<span class="ident">at_inst</span>(<span class="ident">inst</span>);
    <span class="ident">pos</span>.<span class="ident">use_srcloc</span>(<span class="ident">inst</span>);
    <span class="ident">pos</span>.<span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">clear_results</span>(<span class="ident">inst</span>);

    <span class="comment">// Put in an explicit division-by-zero trap if the environment requires it.</span>
    <span class="kw">if</span> <span class="ident">avoid_div_traps</span> {
        <span class="kw">let</span> <span class="ident">zero_check</span> <span class="op">=</span> <span class="kw">if</span> <span class="kw">let</span> <span class="prelude-val">Some</span>(<span class="ident">imm</span>) <span class="op">=</span> <span class="ident">maybe_iconst_imm</span>(<span class="kw-2">&amp;</span><span class="ident">pos</span>, <span class="ident">y</span>) {
            <span class="comment">// Ideally, we&#39;d just replace the conditional trap with a trap when the immediate is</span>
            <span class="comment">// zero, but this requires more manipulation of the dfg/cfg, which is out of scope</span>
            <span class="comment">// here.</span>
            <span class="ident">imm</span> <span class="op">=</span><span class="op">=</span> <span class="number">0</span>
        } <span class="kw">else</span> {
            <span class="bool-val">true</span>
        };
        <span class="kw">if</span> <span class="ident">zero_check</span> {
            <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">trapz</span>(<span class="ident">y</span>, <span class="ident">ir::TrapCode::IntegerDivisionByZero</span>);
        }
    }

    <span class="comment">// Now it is safe to execute the `x86_udivmodx` instruction.</span>
    <span class="kw">let</span> <span class="ident">xhi</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">iconst</span>(<span class="ident">ty</span>, <span class="number">0</span>);
    <span class="kw">let</span> <span class="ident">reuse</span> <span class="op">=</span> <span class="kw">if</span> <span class="ident">is_urem</span> {
        [<span class="prelude-val">None</span>, <span class="prelude-val">Some</span>(<span class="ident">result</span>)]
    } <span class="kw">else</span> {
        [<span class="prelude-val">Some</span>(<span class="ident">result</span>), <span class="prelude-val">None</span>]
    };
    <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">with_results</span>(<span class="ident">reuse</span>).<span class="ident">x86_udivmodx</span>(<span class="ident">x</span>, <span class="ident">xhi</span>, <span class="ident">y</span>);
    <span class="ident">pos</span>.<span class="ident">remove_inst</span>();
}

<span class="doccomment">/// Expand the `fmin` and `fmax` instructions using the x86 `x86_fmin` and `x86_fmax`</span>
<span class="doccomment">/// instructions.</span>
<span class="kw">fn</span> <span class="ident">expand_minmax</span>(
    <span class="ident">inst</span>: <span class="ident">ir::Inst</span>,
    <span class="ident">func</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">ir::Function</span>,
    <span class="ident">cfg</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">ControlFlowGraph</span>,
    <span class="ident">_isa</span>: <span class="kw-2">&amp;</span><span class="kw">dyn</span> <span class="ident">TargetIsa</span>,
) {
    <span class="kw">let</span> (<span class="ident">x</span>, <span class="ident">y</span>, <span class="ident">x86_opc</span>, <span class="ident">bitwise_opc</span>) <span class="op">=</span> <span class="kw">match</span> <span class="ident">func</span>.<span class="ident">dfg</span>[<span class="ident">inst</span>] {
        <span class="ident">ir::InstructionData::Binary</span> {
            <span class="ident">opcode</span>: <span class="ident">ir::Opcode::Fmin</span>,
            <span class="ident">args</span>,
        } <span class="op">=</span><span class="op">&gt;</span> (<span class="ident">args</span>[<span class="number">0</span>], <span class="ident">args</span>[<span class="number">1</span>], <span class="ident">ir::Opcode::X86Fmin</span>, <span class="ident">ir::Opcode::Bor</span>),
        <span class="ident">ir::InstructionData::Binary</span> {
            <span class="ident">opcode</span>: <span class="ident">ir::Opcode::Fmax</span>,
            <span class="ident">args</span>,
        } <span class="op">=</span><span class="op">&gt;</span> (<span class="ident">args</span>[<span class="number">0</span>], <span class="ident">args</span>[<span class="number">1</span>], <span class="ident">ir::Opcode::X86Fmax</span>, <span class="ident">ir::Opcode::Band</span>),
        <span class="kw">_</span> <span class="op">=</span><span class="op">&gt;</span> <span class="macro">panic!</span>(<span class="string">&quot;Expected fmin/fmax: {}&quot;</span>, <span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">display_inst</span>(<span class="ident">inst</span>, <span class="prelude-val">None</span>)),
    };
    <span class="kw">let</span> <span class="ident">old_block</span> <span class="op">=</span> <span class="ident">func</span>.<span class="ident">layout</span>.<span class="ident">pp_block</span>(<span class="ident">inst</span>);

    <span class="comment">// We need to handle the following conditions, depending on how x and y compare:</span>
    <span class="comment">//</span>
    <span class="comment">// 1. LT or GT: The native `x86_opc` min/max instruction does what we need.</span>
    <span class="comment">// 2. EQ: We need to use `bitwise_opc` to make sure that</span>
    <span class="comment">//    fmin(0.0, -0.0) -&gt; -0.0 and fmax(0.0, -0.0) -&gt; 0.0.</span>
    <span class="comment">// 3. UN: We need to produce a quiet NaN that is canonical if the inputs are canonical.</span>

    <span class="comment">// block handling case 1) where operands are ordered but not equal.</span>
    <span class="kw">let</span> <span class="ident">one_block</span> <span class="op">=</span> <span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">make_block</span>();

    <span class="comment">// block handling case 3) where one operand is NaN.</span>
    <span class="kw">let</span> <span class="ident">uno_block</span> <span class="op">=</span> <span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">make_block</span>();

    <span class="comment">// block that handles the unordered or equal cases 2) and 3).</span>
    <span class="kw">let</span> <span class="ident">ueq_block</span> <span class="op">=</span> <span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">make_block</span>();

    <span class="comment">// block handling case 2) where operands are ordered and equal.</span>
    <span class="kw">let</span> <span class="ident">eq_block</span> <span class="op">=</span> <span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">make_block</span>();

    <span class="comment">// Final block with one argument representing the final result value.</span>
    <span class="kw">let</span> <span class="ident">done</span> <span class="op">=</span> <span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">make_block</span>();

    <span class="comment">// The basic blocks are laid out to minimize branching for the common cases:</span>
    <span class="comment">//</span>
    <span class="comment">// 1) One branch not taken, one jump.</span>
    <span class="comment">// 2) One branch taken.</span>
    <span class="comment">// 3) Two branches taken, one jump.</span>

    <span class="comment">// Move the `inst` result value onto the `done` block.</span>
    <span class="kw">let</span> <span class="ident">result</span> <span class="op">=</span> <span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">first_result</span>(<span class="ident">inst</span>);
    <span class="kw">let</span> <span class="ident">ty</span> <span class="op">=</span> <span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">value_type</span>(<span class="ident">result</span>);
    <span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">clear_results</span>(<span class="ident">inst</span>);
    <span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">attach_block_param</span>(<span class="ident">done</span>, <span class="ident">result</span>);

    <span class="comment">// Test for case 1) ordered and not equal.</span>
    <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">pos</span> <span class="op">=</span> <span class="ident">FuncCursor::new</span>(<span class="ident">func</span>).<span class="ident">at_inst</span>(<span class="ident">inst</span>);
    <span class="ident">pos</span>.<span class="ident">use_srcloc</span>(<span class="ident">inst</span>);
    <span class="kw">let</span> <span class="ident">cmp_ueq</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">fcmp</span>(<span class="ident">FloatCC::UnorderedOrEqual</span>, <span class="ident">x</span>, <span class="ident">y</span>);
    <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">brnz</span>(<span class="ident">cmp_ueq</span>, <span class="ident">ueq_block</span>, <span class="kw-2">&amp;</span>[]);
    <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">jump</span>(<span class="ident">one_block</span>, <span class="kw-2">&amp;</span>[]);

    <span class="comment">// Handle the common ordered, not equal (LT|GT) case.</span>
    <span class="ident">pos</span>.<span class="ident">insert_block</span>(<span class="ident">one_block</span>);
    <span class="kw">let</span> <span class="ident">one_inst</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">Binary</span>(<span class="ident">x86_opc</span>, <span class="ident">ty</span>, <span class="ident">x</span>, <span class="ident">y</span>).<span class="number">0</span>;
    <span class="kw">let</span> <span class="ident">one_result</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">first_result</span>(<span class="ident">one_inst</span>);
    <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">jump</span>(<span class="ident">done</span>, <span class="kw-2">&amp;</span>[<span class="ident">one_result</span>]);

    <span class="comment">// Case 3) Unordered.</span>
    <span class="comment">// We know that at least one operand is a NaN that needs to be propagated. We simply use an</span>
    <span class="comment">// `fadd` instruction which has the same NaN propagation semantics.</span>
    <span class="ident">pos</span>.<span class="ident">insert_block</span>(<span class="ident">uno_block</span>);
    <span class="kw">let</span> <span class="ident">uno_result</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">fadd</span>(<span class="ident">x</span>, <span class="ident">y</span>);
    <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">jump</span>(<span class="ident">done</span>, <span class="kw-2">&amp;</span>[<span class="ident">uno_result</span>]);

    <span class="comment">// Case 2) or 3).</span>
    <span class="ident">pos</span>.<span class="ident">insert_block</span>(<span class="ident">ueq_block</span>);
    <span class="comment">// Test for case 3) (UN) one value is NaN.</span>
    <span class="comment">// TODO: When we get support for flag values, we can reuse the above comparison.</span>
    <span class="kw">let</span> <span class="ident">cmp_uno</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">fcmp</span>(<span class="ident">FloatCC::Unordered</span>, <span class="ident">x</span>, <span class="ident">y</span>);
    <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">brnz</span>(<span class="ident">cmp_uno</span>, <span class="ident">uno_block</span>, <span class="kw-2">&amp;</span>[]);
    <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">jump</span>(<span class="ident">eq_block</span>, <span class="kw-2">&amp;</span>[]);

    <span class="comment">// We are now in case 2) where x and y compare EQ.</span>
    <span class="comment">// We need a bitwise operation to get the sign right.</span>
    <span class="ident">pos</span>.<span class="ident">insert_block</span>(<span class="ident">eq_block</span>);
    <span class="kw">let</span> <span class="ident">bw_inst</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">Binary</span>(<span class="ident">bitwise_opc</span>, <span class="ident">ty</span>, <span class="ident">x</span>, <span class="ident">y</span>).<span class="number">0</span>;
    <span class="kw">let</span> <span class="ident">bw_result</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">first_result</span>(<span class="ident">bw_inst</span>);
    <span class="comment">// This should become a fall-through for this second most common case.</span>
    <span class="comment">// Recycle the original instruction as a jump.</span>
    <span class="ident">pos</span>.<span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">replace</span>(<span class="ident">inst</span>).<span class="ident">jump</span>(<span class="ident">done</span>, <span class="kw-2">&amp;</span>[<span class="ident">bw_result</span>]);

    <span class="comment">// Finally insert a label for the completion.</span>
    <span class="ident">pos</span>.<span class="ident">next_inst</span>();
    <span class="ident">pos</span>.<span class="ident">insert_block</span>(<span class="ident">done</span>);

    <span class="ident">cfg</span>.<span class="ident">recompute_block</span>(<span class="ident">pos</span>.<span class="ident">func</span>, <span class="ident">old_block</span>);
    <span class="ident">cfg</span>.<span class="ident">recompute_block</span>(<span class="ident">pos</span>.<span class="ident">func</span>, <span class="ident">one_block</span>);
    <span class="ident">cfg</span>.<span class="ident">recompute_block</span>(<span class="ident">pos</span>.<span class="ident">func</span>, <span class="ident">uno_block</span>);
    <span class="ident">cfg</span>.<span class="ident">recompute_block</span>(<span class="ident">pos</span>.<span class="ident">func</span>, <span class="ident">ueq_block</span>);
    <span class="ident">cfg</span>.<span class="ident">recompute_block</span>(<span class="ident">pos</span>.<span class="ident">func</span>, <span class="ident">eq_block</span>);
    <span class="ident">cfg</span>.<span class="ident">recompute_block</span>(<span class="ident">pos</span>.<span class="ident">func</span>, <span class="ident">done</span>);
}

<span class="doccomment">/// This legalization converts a minimum/maximum operation into a sequence that matches the</span>
<span class="doccomment">/// non-x86-friendly WebAssembly semantics of NaN handling. This logic is kept separate from</span>
<span class="doccomment">/// [expand_minmax] above (the scalar version) for code clarity.</span>
<span class="kw">fn</span> <span class="ident">expand_minmax_vector</span>(
    <span class="ident">inst</span>: <span class="ident">ir::Inst</span>,
    <span class="ident">func</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">ir::Function</span>,
    <span class="ident">_cfg</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">ControlFlowGraph</span>,
    <span class="ident">_isa</span>: <span class="kw-2">&amp;</span><span class="kw">dyn</span> <span class="ident">TargetIsa</span>,
) {
    <span class="kw">let</span> <span class="ident">ty</span> <span class="op">=</span> <span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">ctrl_typevar</span>(<span class="ident">inst</span>);
    <span class="macro">debug_assert!</span>(<span class="ident">ty</span>.<span class="ident">is_vector</span>());
    <span class="kw">let</span> (<span class="ident">x</span>, <span class="ident">y</span>, <span class="ident">x86_opcode</span>, <span class="ident">is_max</span>) <span class="op">=</span> <span class="kw">match</span> <span class="ident">func</span>.<span class="ident">dfg</span>[<span class="ident">inst</span>] {
        <span class="ident">ir::InstructionData::Binary</span> {
            <span class="ident">opcode</span>: <span class="ident">ir::Opcode::Fmin</span>,
            <span class="ident">args</span>,
        } <span class="op">=</span><span class="op">&gt;</span> (<span class="ident">args</span>[<span class="number">0</span>], <span class="ident">args</span>[<span class="number">1</span>], <span class="ident">ir::Opcode::X86Fmin</span>, <span class="bool-val">false</span>),
        <span class="ident">ir::InstructionData::Binary</span> {
            <span class="ident">opcode</span>: <span class="ident">ir::Opcode::Fmax</span>,
            <span class="ident">args</span>,
        } <span class="op">=</span><span class="op">&gt;</span> (<span class="ident">args</span>[<span class="number">0</span>], <span class="ident">args</span>[<span class="number">1</span>], <span class="ident">ir::Opcode::X86Fmax</span>, <span class="bool-val">true</span>),
        <span class="kw">_</span> <span class="op">=</span><span class="op">&gt;</span> <span class="macro">panic!</span>(<span class="string">&quot;Expected fmin/fmax: {}&quot;</span>, <span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">display_inst</span>(<span class="ident">inst</span>, <span class="prelude-val">None</span>)),
    };

    <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">pos</span> <span class="op">=</span> <span class="ident">FuncCursor::new</span>(<span class="ident">func</span>).<span class="ident">at_inst</span>(<span class="ident">inst</span>);
    <span class="ident">pos</span>.<span class="ident">use_srcloc</span>(<span class="ident">inst</span>);

    <span class="comment">// This sequence is complex due to how x86 handles NaNs and +0/-0. If x86 finds a NaN in</span>
    <span class="comment">// either lane it returns the second operand; likewise, if both operands are in {+0.0, -0.0}</span>
    <span class="comment">// it returns the second operand. To match the behavior of &quot;return the minimum of the</span>
    <span class="comment">// operands or a canonical NaN if either operand is NaN,&quot; we must compare in both</span>
    <span class="comment">// directions.</span>
    <span class="kw">let</span> (<span class="ident">forward_inst</span>, <span class="ident">dfg</span>) <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">Binary</span>(<span class="ident">x86_opcode</span>, <span class="ident">ty</span>, <span class="ident">x</span>, <span class="ident">y</span>);
    <span class="kw">let</span> <span class="ident">forward</span> <span class="op">=</span> <span class="ident">dfg</span>.<span class="ident">first_result</span>(<span class="ident">forward_inst</span>);
    <span class="kw">let</span> (<span class="ident">backward_inst</span>, <span class="ident">dfg</span>) <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">Binary</span>(<span class="ident">x86_opcode</span>, <span class="ident">ty</span>, <span class="ident">y</span>, <span class="ident">x</span>);
    <span class="kw">let</span> <span class="ident">backward</span> <span class="op">=</span> <span class="ident">dfg</span>.<span class="ident">first_result</span>(<span class="ident">backward_inst</span>);

    <span class="kw">let</span> (<span class="ident">value</span>, <span class="ident">mask</span>) <span class="op">=</span> <span class="kw">if</span> <span class="ident">is_max</span> {
        <span class="comment">// For maximum:</span>
        <span class="comment">// Find any differences between the forward and backward `max` operation.</span>
        <span class="kw">let</span> <span class="ident">difference</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">bxor</span>(<span class="ident">forward</span>, <span class="ident">backward</span>);
        <span class="comment">// Merge in the differences.</span>
        <span class="kw">let</span> <span class="ident">propagate_nans_and_plus_zero</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">bor</span>(<span class="ident">backward</span>, <span class="ident">difference</span>);
        <span class="kw">let</span> <span class="ident">value</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">fsub</span>(<span class="ident">propagate_nans_and_plus_zero</span>, <span class="ident">difference</span>);
        <span class="comment">// Discover which lanes have NaNs in them.</span>
        <span class="kw">let</span> <span class="ident">find_nan_lanes_mask</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">fcmp</span>(<span class="ident">FloatCC::Unordered</span>, <span class="ident">difference</span>, <span class="ident">value</span>);
        (<span class="ident">value</span>, <span class="ident">find_nan_lanes_mask</span>)
    } <span class="kw">else</span> {
        <span class="comment">// For minimum:</span>
        <span class="comment">// If either lane is a NaN, we want to use these bits, not the second operand bits.</span>
        <span class="kw">let</span> <span class="ident">propagate_nans</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">bor</span>(<span class="ident">backward</span>, <span class="ident">forward</span>);
        <span class="comment">// Find which lanes contain a NaN with an unordered comparison, filling the mask with</span>
        <span class="comment">// 1s.</span>
        <span class="kw">let</span> <span class="ident">find_nan_lanes_mask</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">fcmp</span>(<span class="ident">FloatCC::Unordered</span>, <span class="ident">forward</span>, <span class="ident">propagate_nans</span>);
        <span class="kw">let</span> <span class="ident">bitcast_find_nan_lanes_mask</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">raw_bitcast</span>(<span class="ident">ty</span>, <span class="ident">find_nan_lanes_mask</span>);
        <span class="comment">// Then flood the value lane with all 1s if that lane is a NaN. This causes all NaNs</span>
        <span class="comment">// along this code path to be quieted and negative: after the upcoming shift and and_not,</span>
        <span class="comment">// all upper bits (sign, exponent, and payload MSB) will be 1s.</span>
        <span class="kw">let</span> <span class="ident">tmp</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">bor</span>(<span class="ident">propagate_nans</span>, <span class="ident">bitcast_find_nan_lanes_mask</span>);
        (<span class="ident">tmp</span>, <span class="ident">bitcast_find_nan_lanes_mask</span>)
    };

    <span class="comment">// During this lowering we will need to know how many bits to shift by and what type to</span>
    <span class="comment">// convert to when using an integer shift. Recall that an IEEE754 number looks like:</span>
    <span class="comment">// `[sign bit] [exponent bits] [significand bits]`</span>
    <span class="comment">// A quiet NaN has all exponent bits set to 1 and the most significant bit of the</span>
    <span class="comment">// significand set to 1; a signaling NaN has the same exponent but the MSB of the</span>
    <span class="comment">// significand is set to 0. The payload of the NaN is the remaining significand bits, and</span>
    <span class="comment">// WebAssembly assumes a canonical NaN is quiet and has 0s in its payload. To compute this</span>
    <span class="comment">// canonical NaN, we create a mask for the top 10 bits on F32X4 (1 sign + 8 exp. + 1 MSB</span>
    <span class="comment">// sig.) and the top 13 bits on F64X2 (1 sign + 11 exp. + 1 MSB sig.). This means that all</span>
    <span class="comment">// NaNs produced with the mask will be negative (`-NaN`) which is allowed by the sign</span>
    <span class="comment">// non-determinism in the spec: https://webassembly.github.io/spec/core/bikeshed/index.html#nan-propagation%E2%91%A0</span>
    <span class="kw">let</span> (<span class="ident">shift_by</span>, <span class="ident">ty_as_int</span>) <span class="op">=</span> <span class="kw">match</span> <span class="ident">ty</span> {
        <span class="ident">F32X4</span> <span class="op">=</span><span class="op">&gt;</span> (<span class="number">10</span>, <span class="ident">I32X4</span>),
        <span class="ident">F64X2</span> <span class="op">=</span><span class="op">&gt;</span> (<span class="number">13</span>, <span class="ident">I64X2</span>),
        <span class="kw">_</span> <span class="op">=</span><span class="op">&gt;</span> <span class="macro">unimplemented!</span>(<span class="string">&quot;this legalization only understands 128-bit floating point types&quot;</span>),
    };

    <span class="comment">// In order to clear the NaN payload for canonical NaNs, we shift right the NaN lanes (all</span>
    <span class="comment">// 1s) leaving 0s in the top bits. Remember that non-NaN lanes are all 0s so this has</span>
    <span class="comment">// little effect.</span>
    <span class="kw">let</span> <span class="ident">mask_as_int</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">raw_bitcast</span>(<span class="ident">ty_as_int</span>, <span class="ident">mask</span>);
    <span class="kw">let</span> <span class="ident">shift_mask</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">ushr_imm</span>(<span class="ident">mask_as_int</span>, <span class="ident">shift_by</span>);
    <span class="kw">let</span> <span class="ident">shift_mask_as_float</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">raw_bitcast</span>(<span class="ident">ty</span>, <span class="ident">shift_mask</span>);

    <span class="comment">// Finally, we replace the value with `value &amp; ~shift_mask`. For non-NaN lanes, this is</span>
    <span class="comment">// equivalent to `... &amp; 1111...` but for NaN lanes this will only have 1s in the top bits,</span>
    <span class="comment">// clearing the payload.</span>
    <span class="ident">pos</span>.<span class="ident">func</span>
        .<span class="ident">dfg</span>
        .<span class="ident">replace</span>(<span class="ident">inst</span>)
        .<span class="ident">band_not</span>(<span class="ident">value</span>, <span class="ident">shift_mask_as_float</span>);
}

<span class="doccomment">/// x86 has no unsigned-to-float conversions. We handle the easy case of zero-extending i32 to</span>
<span class="doccomment">/// i64 with a pattern, the rest needs more code.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// Note that this is the scalar implementation; for the vector implemenation see</span>
<span class="doccomment">/// [expand_fcvt_from_uint_vector].</span>
<span class="kw">fn</span> <span class="ident">expand_fcvt_from_uint</span>(
    <span class="ident">inst</span>: <span class="ident">ir::Inst</span>,
    <span class="ident">func</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">ir::Function</span>,
    <span class="ident">cfg</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">ControlFlowGraph</span>,
    <span class="ident">_isa</span>: <span class="kw-2">&amp;</span><span class="kw">dyn</span> <span class="ident">TargetIsa</span>,
) {
    <span class="kw">let</span> <span class="ident">x</span>;
    <span class="kw">match</span> <span class="ident">func</span>.<span class="ident">dfg</span>[<span class="ident">inst</span>] {
        <span class="ident">ir::InstructionData::Unary</span> {
            <span class="ident">opcode</span>: <span class="ident">ir::Opcode::FcvtFromUint</span>,
            <span class="ident">arg</span>,
        } <span class="op">=</span><span class="op">&gt;</span> <span class="ident">x</span> <span class="op">=</span> <span class="ident">arg</span>,
        <span class="kw">_</span> <span class="op">=</span><span class="op">&gt;</span> <span class="macro">panic!</span>(<span class="string">&quot;Need fcvt_from_uint: {}&quot;</span>, <span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">display_inst</span>(<span class="ident">inst</span>, <span class="prelude-val">None</span>)),
    }
    <span class="kw">let</span> <span class="ident">xty</span> <span class="op">=</span> <span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">value_type</span>(<span class="ident">x</span>);
    <span class="kw">let</span> <span class="ident">result</span> <span class="op">=</span> <span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">first_result</span>(<span class="ident">inst</span>);
    <span class="kw">let</span> <span class="ident">ty</span> <span class="op">=</span> <span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">value_type</span>(<span class="ident">result</span>);
    <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">pos</span> <span class="op">=</span> <span class="ident">FuncCursor::new</span>(<span class="ident">func</span>).<span class="ident">at_inst</span>(<span class="ident">inst</span>);
    <span class="ident">pos</span>.<span class="ident">use_srcloc</span>(<span class="ident">inst</span>);

    <span class="comment">// Conversion from an unsigned int smaller than 64bit is easy on x86-64.</span>
    <span class="kw">match</span> <span class="ident">xty</span> {
        <span class="ident">ir::types::I8</span> <span class="op">|</span> <span class="ident">ir::types::I16</span> <span class="op">|</span> <span class="ident">ir::types::I32</span> <span class="op">=</span><span class="op">&gt;</span> {
            <span class="comment">// TODO: This should be guarded by an ISA check.</span>
            <span class="kw">let</span> <span class="ident">wide</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">uextend</span>(<span class="ident">ir::types::I64</span>, <span class="ident">x</span>);
            <span class="ident">pos</span>.<span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">replace</span>(<span class="ident">inst</span>).<span class="ident">fcvt_from_sint</span>(<span class="ident">ty</span>, <span class="ident">wide</span>);
            <span class="kw">return</span>;
        }
        <span class="ident">ir::types::I64</span> <span class="op">=</span><span class="op">&gt;</span> {}
        <span class="kw">_</span> <span class="op">=</span><span class="op">&gt;</span> <span class="macro">unimplemented!</span>(),
    }

    <span class="kw">let</span> <span class="ident">old_block</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">func</span>.<span class="ident">layout</span>.<span class="ident">pp_block</span>(<span class="ident">inst</span>);

    <span class="comment">// block handling the case where x &gt;= 0.</span>
    <span class="kw">let</span> <span class="ident">poszero_block</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">make_block</span>();

    <span class="comment">// block handling the case where x &lt; 0.</span>
    <span class="kw">let</span> <span class="ident">neg_block</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">make_block</span>();

    <span class="comment">// Final block with one argument representing the final result value.</span>
    <span class="kw">let</span> <span class="ident">done</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">make_block</span>();

    <span class="comment">// Move the `inst` result value onto the `done` block.</span>
    <span class="ident">pos</span>.<span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">clear_results</span>(<span class="ident">inst</span>);
    <span class="ident">pos</span>.<span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">attach_block_param</span>(<span class="ident">done</span>, <span class="ident">result</span>);

    <span class="comment">// If x as a signed int is not negative, we can use the existing `fcvt_from_sint` instruction.</span>
    <span class="kw">let</span> <span class="ident">is_neg</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">icmp_imm</span>(<span class="ident">IntCC::SignedLessThan</span>, <span class="ident">x</span>, <span class="number">0</span>);
    <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">brnz</span>(<span class="ident">is_neg</span>, <span class="ident">neg_block</span>, <span class="kw-2">&amp;</span>[]);
    <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">jump</span>(<span class="ident">poszero_block</span>, <span class="kw-2">&amp;</span>[]);

    <span class="comment">// Easy case: just use a signed conversion.</span>
    <span class="ident">pos</span>.<span class="ident">insert_block</span>(<span class="ident">poszero_block</span>);
    <span class="kw">let</span> <span class="ident">posres</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">fcvt_from_sint</span>(<span class="ident">ty</span>, <span class="ident">x</span>);
    <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">jump</span>(<span class="ident">done</span>, <span class="kw-2">&amp;</span>[<span class="ident">posres</span>]);

    <span class="comment">// Now handle the negative case.</span>
    <span class="ident">pos</span>.<span class="ident">insert_block</span>(<span class="ident">neg_block</span>);

    <span class="comment">// Divide x by two to get it in range for the signed conversion, keep the LSB, and scale it</span>
    <span class="comment">// back up on the FP side.</span>
    <span class="kw">let</span> <span class="ident">ihalf</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">ushr_imm</span>(<span class="ident">x</span>, <span class="number">1</span>);
    <span class="kw">let</span> <span class="ident">lsb</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">band_imm</span>(<span class="ident">x</span>, <span class="number">1</span>);
    <span class="kw">let</span> <span class="ident">ifinal</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">bor</span>(<span class="ident">ihalf</span>, <span class="ident">lsb</span>);
    <span class="kw">let</span> <span class="ident">fhalf</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">fcvt_from_sint</span>(<span class="ident">ty</span>, <span class="ident">ifinal</span>);
    <span class="kw">let</span> <span class="ident">negres</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">fadd</span>(<span class="ident">fhalf</span>, <span class="ident">fhalf</span>);

    <span class="comment">// Recycle the original instruction as a jump.</span>
    <span class="ident">pos</span>.<span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">replace</span>(<span class="ident">inst</span>).<span class="ident">jump</span>(<span class="ident">done</span>, <span class="kw-2">&amp;</span>[<span class="ident">negres</span>]);

    <span class="comment">// Finally insert a label for the completion.</span>
    <span class="ident">pos</span>.<span class="ident">next_inst</span>();
    <span class="ident">pos</span>.<span class="ident">insert_block</span>(<span class="ident">done</span>);

    <span class="ident">cfg</span>.<span class="ident">recompute_block</span>(<span class="ident">pos</span>.<span class="ident">func</span>, <span class="ident">old_block</span>);
    <span class="ident">cfg</span>.<span class="ident">recompute_block</span>(<span class="ident">pos</span>.<span class="ident">func</span>, <span class="ident">poszero_block</span>);
    <span class="ident">cfg</span>.<span class="ident">recompute_block</span>(<span class="ident">pos</span>.<span class="ident">func</span>, <span class="ident">neg_block</span>);
    <span class="ident">cfg</span>.<span class="ident">recompute_block</span>(<span class="ident">pos</span>.<span class="ident">func</span>, <span class="ident">done</span>);
}

<span class="doccomment">/// To convert packed unsigned integers to their float equivalents, we must legalize to a special</span>
<span class="doccomment">/// AVX512 instruction (using MCSR rounding) or use a long sequence of instructions. This logic is</span>
<span class="doccomment">/// separate from [expand_fcvt_from_uint] above (the scalar version), only due to how the transform</span>
<span class="doccomment">/// groups are set up; TODO if we change the SIMD legalization groups, then this logic could be</span>
<span class="doccomment">/// merged into [expand_fcvt_from_uint] (see https://github.com/bytecodealliance/wasmtime/issues/1745).</span>
<span class="kw">fn</span> <span class="ident">expand_fcvt_from_uint_vector</span>(
    <span class="ident">inst</span>: <span class="ident">ir::Inst</span>,
    <span class="ident">func</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">ir::Function</span>,
    <span class="ident">_cfg</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">ControlFlowGraph</span>,
    <span class="ident">isa</span>: <span class="kw-2">&amp;</span><span class="kw">dyn</span> <span class="ident">TargetIsa</span>,
) {
    <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">pos</span> <span class="op">=</span> <span class="ident">FuncCursor::new</span>(<span class="ident">func</span>).<span class="ident">at_inst</span>(<span class="ident">inst</span>);
    <span class="ident">pos</span>.<span class="ident">use_srcloc</span>(<span class="ident">inst</span>);

    <span class="kw">if</span> <span class="kw">let</span> <span class="ident">ir::InstructionData::Unary</span> {
        <span class="ident">opcode</span>: <span class="ident">ir::Opcode::FcvtFromUint</span>,
        <span class="ident">arg</span>,
    } <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">func</span>.<span class="ident">dfg</span>[<span class="ident">inst</span>]
    {
        <span class="kw">let</span> <span class="ident">controlling_type</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">ctrl_typevar</span>(<span class="ident">inst</span>);
        <span class="kw">if</span> <span class="ident">controlling_type</span> <span class="op">=</span><span class="op">=</span> <span class="ident">F32X4</span> {
            <span class="macro">debug_assert_eq!</span>(<span class="ident">pos</span>.<span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">value_type</span>(<span class="ident">arg</span>), <span class="ident">I32X4</span>);
            <span class="kw">let</span> <span class="ident">x86_isa</span> <span class="op">=</span> <span class="ident">isa</span>
                .<span class="ident">as_any</span>()
                .<span class="ident">downcast_ref</span>::<span class="op">&lt;</span><span class="ident">isa::x86::Isa</span><span class="op">&gt;</span>()
                .<span class="ident">expect</span>(<span class="string">&quot;the target ISA must be x86 at this point&quot;</span>);
            <span class="kw">if</span> <span class="ident">x86_isa</span>.<span class="ident">isa_flags</span>.<span class="ident">use_avx512vl_simd</span>() <span class="op">|</span><span class="op">|</span> <span class="ident">x86_isa</span>.<span class="ident">isa_flags</span>.<span class="ident">use_avx512f_simd</span>() {
                <span class="comment">// If we have certain AVX512 features, we can lower this instruction simply.</span>
                <span class="ident">pos</span>.<span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">replace</span>(<span class="ident">inst</span>).<span class="ident">x86_vcvtudq2ps</span>(<span class="ident">arg</span>);
            } <span class="kw">else</span> {
                <span class="comment">// Otherwise, we default to a very lengthy SSE4.1-compatible sequence: PXOR,</span>
                <span class="comment">// PBLENDW, PSUB, CVTDQ2PS, PSRLD, CVTDQ2PS, ADDPS, ADDPS</span>
                <span class="kw">let</span> <span class="ident">bitcast_arg</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">raw_bitcast</span>(<span class="ident">I16X8</span>, <span class="ident">arg</span>);
                <span class="kw">let</span> <span class="ident">zero_constant</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">constants</span>.<span class="ident">insert</span>(<span class="macro">vec!</span>[<span class="number">0</span>; <span class="number">16</span>].<span class="ident">into</span>());
                <span class="kw">let</span> <span class="ident">zero</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">vconst</span>(<span class="ident">I16X8</span>, <span class="ident">zero_constant</span>);
                <span class="kw">let</span> <span class="ident">low</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">x86_pblendw</span>(<span class="ident">zero</span>, <span class="ident">bitcast_arg</span>, <span class="number">0x55</span>);
                <span class="kw">let</span> <span class="ident">bitcast_low</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">raw_bitcast</span>(<span class="ident">I32X4</span>, <span class="ident">low</span>);
                <span class="kw">let</span> <span class="ident">high</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">isub</span>(<span class="ident">arg</span>, <span class="ident">bitcast_low</span>);
                <span class="kw">let</span> <span class="ident">convert_low</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">fcvt_from_sint</span>(<span class="ident">F32X4</span>, <span class="ident">bitcast_low</span>);
                <span class="kw">let</span> <span class="ident">shift_high</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">ushr_imm</span>(<span class="ident">high</span>, <span class="number">1</span>);
                <span class="kw">let</span> <span class="ident">convert_high</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">fcvt_from_sint</span>(<span class="ident">F32X4</span>, <span class="ident">shift_high</span>);
                <span class="kw">let</span> <span class="ident">double_high</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">fadd</span>(<span class="ident">convert_high</span>, <span class="ident">convert_high</span>);
                <span class="ident">pos</span>.<span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">replace</span>(<span class="ident">inst</span>).<span class="ident">fadd</span>(<span class="ident">double_high</span>, <span class="ident">convert_low</span>);
            }
        } <span class="kw">else</span> {
            <span class="macro">unimplemented!</span>(<span class="string">&quot;cannot legalize {}&quot;</span>, <span class="ident">pos</span>.<span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">display_inst</span>(<span class="ident">inst</span>, <span class="prelude-val">None</span>))
        }
    }
}

<span class="kw">fn</span> <span class="ident">expand_fcvt_to_sint</span>(
    <span class="ident">inst</span>: <span class="ident">ir::Inst</span>,
    <span class="ident">func</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">ir::Function</span>,
    <span class="ident">cfg</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">ControlFlowGraph</span>,
    <span class="ident">_isa</span>: <span class="kw-2">&amp;</span><span class="kw">dyn</span> <span class="ident">TargetIsa</span>,
) {
    <span class="kw">use</span> <span class="kw">crate</span><span class="ident">::ir::immediates</span>::{<span class="ident">Ieee32</span>, <span class="ident">Ieee64</span>};

    <span class="kw">let</span> <span class="ident">x</span> <span class="op">=</span> <span class="kw">match</span> <span class="ident">func</span>.<span class="ident">dfg</span>[<span class="ident">inst</span>] {
        <span class="ident">ir::InstructionData::Unary</span> {
            <span class="ident">opcode</span>: <span class="ident">ir::Opcode::FcvtToSint</span>,
            <span class="ident">arg</span>,
        } <span class="op">=</span><span class="op">&gt;</span> <span class="ident">arg</span>,
        <span class="kw">_</span> <span class="op">=</span><span class="op">&gt;</span> <span class="macro">panic!</span>(<span class="string">&quot;Need fcvt_to_sint: {}&quot;</span>, <span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">display_inst</span>(<span class="ident">inst</span>, <span class="prelude-val">None</span>)),
    };
    <span class="kw">let</span> <span class="ident">old_block</span> <span class="op">=</span> <span class="ident">func</span>.<span class="ident">layout</span>.<span class="ident">pp_block</span>(<span class="ident">inst</span>);
    <span class="kw">let</span> <span class="ident">xty</span> <span class="op">=</span> <span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">value_type</span>(<span class="ident">x</span>);
    <span class="kw">let</span> <span class="ident">result</span> <span class="op">=</span> <span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">first_result</span>(<span class="ident">inst</span>);
    <span class="kw">let</span> <span class="ident">ty</span> <span class="op">=</span> <span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">value_type</span>(<span class="ident">result</span>);

    <span class="comment">// Final block after the bad value checks.</span>
    <span class="kw">let</span> <span class="ident">done</span> <span class="op">=</span> <span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">make_block</span>();

    <span class="comment">// block for checking failure cases.</span>
    <span class="kw">let</span> <span class="ident">maybe_trap_block</span> <span class="op">=</span> <span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">make_block</span>();

    <span class="comment">// The `x86_cvtt2si` performs the desired conversion, but it doesn&#39;t trap on NaN or overflow.</span>
    <span class="comment">// It produces an INT_MIN result instead.</span>
    <span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">replace</span>(<span class="ident">inst</span>).<span class="ident">x86_cvtt2si</span>(<span class="ident">ty</span>, <span class="ident">x</span>);

    <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">pos</span> <span class="op">=</span> <span class="ident">FuncCursor::new</span>(<span class="ident">func</span>).<span class="ident">after_inst</span>(<span class="ident">inst</span>);
    <span class="ident">pos</span>.<span class="ident">use_srcloc</span>(<span class="ident">inst</span>);

    <span class="kw">let</span> <span class="ident">is_done</span> <span class="op">=</span> <span class="ident">pos</span>
        .<span class="ident">ins</span>()
        .<span class="ident">icmp_imm</span>(<span class="ident">IntCC::NotEqual</span>, <span class="ident">result</span>, <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> (<span class="ident">ty</span>.<span class="ident">lane_bits</span>() <span class="op">-</span> <span class="number">1</span>));
    <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">brnz</span>(<span class="ident">is_done</span>, <span class="ident">done</span>, <span class="kw-2">&amp;</span>[]);
    <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">jump</span>(<span class="ident">maybe_trap_block</span>, <span class="kw-2">&amp;</span>[]);

    <span class="comment">// We now have the following possibilities:</span>
    <span class="comment">//</span>
    <span class="comment">// 1. INT_MIN was actually the correct conversion result.</span>
    <span class="comment">// 2. The input was NaN -&gt; trap bad_toint</span>
    <span class="comment">// 3. The input was out of range -&gt; trap int_ovf</span>
    <span class="comment">//</span>
    <span class="ident">pos</span>.<span class="ident">insert_block</span>(<span class="ident">maybe_trap_block</span>);

    <span class="comment">// Check for NaN.</span>
    <span class="kw">let</span> <span class="ident">is_nan</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">fcmp</span>(<span class="ident">FloatCC::Unordered</span>, <span class="ident">x</span>, <span class="ident">x</span>);
    <span class="ident">pos</span>.<span class="ident">ins</span>()
        .<span class="ident">trapnz</span>(<span class="ident">is_nan</span>, <span class="ident">ir::TrapCode::BadConversionToInteger</span>);

    <span class="comment">// Check for case 1: INT_MIN is the correct result.</span>
    <span class="comment">// Determine the smallest floating point number that would convert to INT_MIN.</span>
    <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">overflow_cc</span> <span class="op">=</span> <span class="ident">FloatCC::LessThan</span>;
    <span class="kw">let</span> <span class="ident">output_bits</span> <span class="op">=</span> <span class="ident">ty</span>.<span class="ident">lane_bits</span>();
    <span class="kw">let</span> <span class="ident">flimit</span> <span class="op">=</span> <span class="kw">match</span> <span class="ident">xty</span> {
        <span class="ident">ir::types::F32</span> <span class="op">=</span><span class="op">&gt;</span>
        <span class="comment">// An f32 can represent `i16::min_value() - 1` exactly with precision to spare, so</span>
        <span class="comment">// there are values less than -2^(N-1) that convert correctly to INT_MIN.</span>
        {
            <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">f32const</span>(<span class="kw">if</span> <span class="ident">output_bits</span> <span class="op">&lt;</span> <span class="number">32</span> {
                <span class="ident">overflow_cc</span> <span class="op">=</span> <span class="ident">FloatCC::LessThanOrEqual</span>;
                <span class="ident">Ieee32::fcvt_to_sint_negative_overflow</span>(<span class="ident">output_bits</span>)
            } <span class="kw">else</span> {
                <span class="ident">Ieee32::pow2</span>(<span class="ident">output_bits</span> <span class="op">-</span> <span class="number">1</span>).<span class="ident">neg</span>()
            })
        }
        <span class="ident">ir::types::F64</span> <span class="op">=</span><span class="op">&gt;</span>
        <span class="comment">// An f64 can represent `i32::min_value() - 1` exactly with precision to spare, so</span>
        <span class="comment">// there are values less than -2^(N-1) that convert correctly to INT_MIN.</span>
        {
            <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">f64const</span>(<span class="kw">if</span> <span class="ident">output_bits</span> <span class="op">&lt;</span> <span class="number">64</span> {
                <span class="ident">overflow_cc</span> <span class="op">=</span> <span class="ident">FloatCC::LessThanOrEqual</span>;
                <span class="ident">Ieee64::fcvt_to_sint_negative_overflow</span>(<span class="ident">output_bits</span>)
            } <span class="kw">else</span> {
                <span class="ident">Ieee64::pow2</span>(<span class="ident">output_bits</span> <span class="op">-</span> <span class="number">1</span>).<span class="ident">neg</span>()
            })
        }
        <span class="kw">_</span> <span class="op">=</span><span class="op">&gt;</span> <span class="macro">panic!</span>(<span class="string">&quot;Can&#39;t convert {}&quot;</span>, <span class="ident">xty</span>),
    };
    <span class="kw">let</span> <span class="ident">overflow</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">fcmp</span>(<span class="ident">overflow_cc</span>, <span class="ident">x</span>, <span class="ident">flimit</span>);
    <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">trapnz</span>(<span class="ident">overflow</span>, <span class="ident">ir::TrapCode::IntegerOverflow</span>);

    <span class="comment">// Finally, we could have a positive value that is too large.</span>
    <span class="kw">let</span> <span class="ident">fzero</span> <span class="op">=</span> <span class="kw">match</span> <span class="ident">xty</span> {
        <span class="ident">ir::types::F32</span> <span class="op">=</span><span class="op">&gt;</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">f32const</span>(<span class="ident">Ieee32::with_bits</span>(<span class="number">0</span>)),
        <span class="ident">ir::types::F64</span> <span class="op">=</span><span class="op">&gt;</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">f64const</span>(<span class="ident">Ieee64::with_bits</span>(<span class="number">0</span>)),
        <span class="kw">_</span> <span class="op">=</span><span class="op">&gt;</span> <span class="macro">panic!</span>(<span class="string">&quot;Can&#39;t convert {}&quot;</span>, <span class="ident">xty</span>),
    };
    <span class="kw">let</span> <span class="ident">overflow</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">fcmp</span>(<span class="ident">FloatCC::GreaterThanOrEqual</span>, <span class="ident">x</span>, <span class="ident">fzero</span>);
    <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">trapnz</span>(<span class="ident">overflow</span>, <span class="ident">ir::TrapCode::IntegerOverflow</span>);

    <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">jump</span>(<span class="ident">done</span>, <span class="kw-2">&amp;</span>[]);
    <span class="ident">pos</span>.<span class="ident">insert_block</span>(<span class="ident">done</span>);

    <span class="ident">cfg</span>.<span class="ident">recompute_block</span>(<span class="ident">pos</span>.<span class="ident">func</span>, <span class="ident">old_block</span>);
    <span class="ident">cfg</span>.<span class="ident">recompute_block</span>(<span class="ident">pos</span>.<span class="ident">func</span>, <span class="ident">maybe_trap_block</span>);
    <span class="ident">cfg</span>.<span class="ident">recompute_block</span>(<span class="ident">pos</span>.<span class="ident">func</span>, <span class="ident">done</span>);
}

<span class="kw">fn</span> <span class="ident">expand_fcvt_to_sint_sat</span>(
    <span class="ident">inst</span>: <span class="ident">ir::Inst</span>,
    <span class="ident">func</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">ir::Function</span>,
    <span class="ident">cfg</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">ControlFlowGraph</span>,
    <span class="ident">_isa</span>: <span class="kw-2">&amp;</span><span class="kw">dyn</span> <span class="ident">TargetIsa</span>,
) {
    <span class="kw">use</span> <span class="kw">crate</span><span class="ident">::ir::immediates</span>::{<span class="ident">Ieee32</span>, <span class="ident">Ieee64</span>};

    <span class="kw">let</span> <span class="ident">x</span> <span class="op">=</span> <span class="kw">match</span> <span class="ident">func</span>.<span class="ident">dfg</span>[<span class="ident">inst</span>] {
        <span class="ident">ir::InstructionData::Unary</span> {
            <span class="ident">opcode</span>: <span class="ident">ir::Opcode::FcvtToSintSat</span>,
            <span class="ident">arg</span>,
        } <span class="op">=</span><span class="op">&gt;</span> <span class="ident">arg</span>,
        <span class="kw">_</span> <span class="op">=</span><span class="op">&gt;</span> <span class="macro">panic!</span>(
            <span class="string">&quot;Need fcvt_to_sint_sat: {}&quot;</span>,
            <span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">display_inst</span>(<span class="ident">inst</span>, <span class="prelude-val">None</span>)
        ),
    };

    <span class="kw">let</span> <span class="ident">old_block</span> <span class="op">=</span> <span class="ident">func</span>.<span class="ident">layout</span>.<span class="ident">pp_block</span>(<span class="ident">inst</span>);
    <span class="kw">let</span> <span class="ident">xty</span> <span class="op">=</span> <span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">value_type</span>(<span class="ident">x</span>);
    <span class="kw">let</span> <span class="ident">result</span> <span class="op">=</span> <span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">first_result</span>(<span class="ident">inst</span>);
    <span class="kw">let</span> <span class="ident">ty</span> <span class="op">=</span> <span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">value_type</span>(<span class="ident">result</span>);

    <span class="comment">// Final block after the bad value checks.</span>
    <span class="kw">let</span> <span class="ident">done_block</span> <span class="op">=</span> <span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">make_block</span>();
    <span class="kw">let</span> <span class="ident">intmin_block</span> <span class="op">=</span> <span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">make_block</span>();
    <span class="kw">let</span> <span class="ident">minsat_block</span> <span class="op">=</span> <span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">make_block</span>();
    <span class="kw">let</span> <span class="ident">maxsat_block</span> <span class="op">=</span> <span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">make_block</span>();
    <span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">clear_results</span>(<span class="ident">inst</span>);
    <span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">attach_block_param</span>(<span class="ident">done_block</span>, <span class="ident">result</span>);

    <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">pos</span> <span class="op">=</span> <span class="ident">FuncCursor::new</span>(<span class="ident">func</span>).<span class="ident">at_inst</span>(<span class="ident">inst</span>);
    <span class="ident">pos</span>.<span class="ident">use_srcloc</span>(<span class="ident">inst</span>);

    <span class="comment">// The `x86_cvtt2si` performs the desired conversion, but it doesn&#39;t trap on NaN or</span>
    <span class="comment">// overflow. It produces an INT_MIN result instead.</span>
    <span class="kw">let</span> <span class="ident">cvtt2si</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">x86_cvtt2si</span>(<span class="ident">ty</span>, <span class="ident">x</span>);

    <span class="kw">let</span> <span class="ident">is_done</span> <span class="op">=</span> <span class="ident">pos</span>
        .<span class="ident">ins</span>()
        .<span class="ident">icmp_imm</span>(<span class="ident">IntCC::NotEqual</span>, <span class="ident">cvtt2si</span>, <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> (<span class="ident">ty</span>.<span class="ident">lane_bits</span>() <span class="op">-</span> <span class="number">1</span>));
    <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">brnz</span>(<span class="ident">is_done</span>, <span class="ident">done_block</span>, <span class="kw-2">&amp;</span>[<span class="ident">cvtt2si</span>]);
    <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">jump</span>(<span class="ident">intmin_block</span>, <span class="kw-2">&amp;</span>[]);

    <span class="comment">// We now have the following possibilities:</span>
    <span class="comment">//</span>
    <span class="comment">// 1. INT_MIN was actually the correct conversion result.</span>
    <span class="comment">// 2. The input was NaN -&gt; replace the result value with 0.</span>
    <span class="comment">// 3. The input was out of range -&gt; saturate the result to the min/max value.</span>
    <span class="ident">pos</span>.<span class="ident">insert_block</span>(<span class="ident">intmin_block</span>);

    <span class="comment">// Check for NaN, which is truncated to 0.</span>
    <span class="kw">let</span> <span class="ident">zero</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">iconst</span>(<span class="ident">ty</span>, <span class="number">0</span>);
    <span class="kw">let</span> <span class="ident">is_nan</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">fcmp</span>(<span class="ident">FloatCC::Unordered</span>, <span class="ident">x</span>, <span class="ident">x</span>);
    <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">brnz</span>(<span class="ident">is_nan</span>, <span class="ident">done_block</span>, <span class="kw-2">&amp;</span>[<span class="ident">zero</span>]);
    <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">jump</span>(<span class="ident">minsat_block</span>, <span class="kw-2">&amp;</span>[]);

    <span class="comment">// Check for case 1: INT_MIN is the correct result.</span>
    <span class="comment">// Determine the smallest floating point number that would convert to INT_MIN.</span>
    <span class="ident">pos</span>.<span class="ident">insert_block</span>(<span class="ident">minsat_block</span>);
    <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">overflow_cc</span> <span class="op">=</span> <span class="ident">FloatCC::LessThan</span>;
    <span class="kw">let</span> <span class="ident">output_bits</span> <span class="op">=</span> <span class="ident">ty</span>.<span class="ident">lane_bits</span>();
    <span class="kw">let</span> <span class="ident">flimit</span> <span class="op">=</span> <span class="kw">match</span> <span class="ident">xty</span> {
        <span class="ident">ir::types::F32</span> <span class="op">=</span><span class="op">&gt;</span>
        <span class="comment">// An f32 can represent `i16::min_value() - 1` exactly with precision to spare, so</span>
        <span class="comment">// there are values less than -2^(N-1) that convert correctly to INT_MIN.</span>
        {
            <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">f32const</span>(<span class="kw">if</span> <span class="ident">output_bits</span> <span class="op">&lt;</span> <span class="number">32</span> {
                <span class="ident">overflow_cc</span> <span class="op">=</span> <span class="ident">FloatCC::LessThanOrEqual</span>;
                <span class="ident">Ieee32::fcvt_to_sint_negative_overflow</span>(<span class="ident">output_bits</span>)
            } <span class="kw">else</span> {
                <span class="ident">Ieee32::pow2</span>(<span class="ident">output_bits</span> <span class="op">-</span> <span class="number">1</span>).<span class="ident">neg</span>()
            })
        }
        <span class="ident">ir::types::F64</span> <span class="op">=</span><span class="op">&gt;</span>
        <span class="comment">// An f64 can represent `i32::min_value() - 1` exactly with precision to spare, so</span>
        <span class="comment">// there are values less than -2^(N-1) that convert correctly to INT_MIN.</span>
        {
            <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">f64const</span>(<span class="kw">if</span> <span class="ident">output_bits</span> <span class="op">&lt;</span> <span class="number">64</span> {
                <span class="ident">overflow_cc</span> <span class="op">=</span> <span class="ident">FloatCC::LessThanOrEqual</span>;
                <span class="ident">Ieee64::fcvt_to_sint_negative_overflow</span>(<span class="ident">output_bits</span>)
            } <span class="kw">else</span> {
                <span class="ident">Ieee64::pow2</span>(<span class="ident">output_bits</span> <span class="op">-</span> <span class="number">1</span>).<span class="ident">neg</span>()
            })
        }
        <span class="kw">_</span> <span class="op">=</span><span class="op">&gt;</span> <span class="macro">panic!</span>(<span class="string">&quot;Can&#39;t convert {}&quot;</span>, <span class="ident">xty</span>),
    };

    <span class="kw">let</span> <span class="ident">overflow</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">fcmp</span>(<span class="ident">overflow_cc</span>, <span class="ident">x</span>, <span class="ident">flimit</span>);
    <span class="kw">let</span> <span class="ident">min_imm</span> <span class="op">=</span> <span class="kw">match</span> <span class="ident">ty</span> {
        <span class="ident">ir::types::I32</span> <span class="op">=</span><span class="op">&gt;</span> <span class="ident">i32::min_value</span>() <span class="kw">as</span> <span class="ident">i64</span>,
        <span class="ident">ir::types::I64</span> <span class="op">=</span><span class="op">&gt;</span> <span class="ident">i64::min_value</span>(),
        <span class="kw">_</span> <span class="op">=</span><span class="op">&gt;</span> <span class="macro">panic!</span>(<span class="string">&quot;Don&#39;t know the min value for {}&quot;</span>, <span class="ident">ty</span>),
    };
    <span class="kw">let</span> <span class="ident">min_value</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">iconst</span>(<span class="ident">ty</span>, <span class="ident">min_imm</span>);
    <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">brnz</span>(<span class="ident">overflow</span>, <span class="ident">done_block</span>, <span class="kw-2">&amp;</span>[<span class="ident">min_value</span>]);
    <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">jump</span>(<span class="ident">maxsat_block</span>, <span class="kw-2">&amp;</span>[]);

    <span class="comment">// Finally, we could have a positive value that is too large.</span>
    <span class="ident">pos</span>.<span class="ident">insert_block</span>(<span class="ident">maxsat_block</span>);
    <span class="kw">let</span> <span class="ident">fzero</span> <span class="op">=</span> <span class="kw">match</span> <span class="ident">xty</span> {
        <span class="ident">ir::types::F32</span> <span class="op">=</span><span class="op">&gt;</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">f32const</span>(<span class="ident">Ieee32::with_bits</span>(<span class="number">0</span>)),
        <span class="ident">ir::types::F64</span> <span class="op">=</span><span class="op">&gt;</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">f64const</span>(<span class="ident">Ieee64::with_bits</span>(<span class="number">0</span>)),
        <span class="kw">_</span> <span class="op">=</span><span class="op">&gt;</span> <span class="macro">panic!</span>(<span class="string">&quot;Can&#39;t convert {}&quot;</span>, <span class="ident">xty</span>),
    };

    <span class="kw">let</span> <span class="ident">max_imm</span> <span class="op">=</span> <span class="kw">match</span> <span class="ident">ty</span> {
        <span class="ident">ir::types::I32</span> <span class="op">=</span><span class="op">&gt;</span> <span class="ident">i32::max_value</span>() <span class="kw">as</span> <span class="ident">i64</span>,
        <span class="ident">ir::types::I64</span> <span class="op">=</span><span class="op">&gt;</span> <span class="ident">i64::max_value</span>(),
        <span class="kw">_</span> <span class="op">=</span><span class="op">&gt;</span> <span class="macro">panic!</span>(<span class="string">&quot;Don&#39;t know the max value for {}&quot;</span>, <span class="ident">ty</span>),
    };
    <span class="kw">let</span> <span class="ident">max_value</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">iconst</span>(<span class="ident">ty</span>, <span class="ident">max_imm</span>);

    <span class="kw">let</span> <span class="ident">overflow</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">fcmp</span>(<span class="ident">FloatCC::GreaterThanOrEqual</span>, <span class="ident">x</span>, <span class="ident">fzero</span>);
    <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">brnz</span>(<span class="ident">overflow</span>, <span class="ident">done_block</span>, <span class="kw-2">&amp;</span>[<span class="ident">max_value</span>]);

    <span class="comment">// Recycle the original instruction.</span>
    <span class="ident">pos</span>.<span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">replace</span>(<span class="ident">inst</span>).<span class="ident">jump</span>(<span class="ident">done_block</span>, <span class="kw-2">&amp;</span>[<span class="ident">cvtt2si</span>]);

    <span class="comment">// Finally insert a label for the completion.</span>
    <span class="ident">pos</span>.<span class="ident">next_inst</span>();
    <span class="ident">pos</span>.<span class="ident">insert_block</span>(<span class="ident">done_block</span>);

    <span class="ident">cfg</span>.<span class="ident">recompute_block</span>(<span class="ident">pos</span>.<span class="ident">func</span>, <span class="ident">old_block</span>);
    <span class="ident">cfg</span>.<span class="ident">recompute_block</span>(<span class="ident">pos</span>.<span class="ident">func</span>, <span class="ident">intmin_block</span>);
    <span class="ident">cfg</span>.<span class="ident">recompute_block</span>(<span class="ident">pos</span>.<span class="ident">func</span>, <span class="ident">minsat_block</span>);
    <span class="ident">cfg</span>.<span class="ident">recompute_block</span>(<span class="ident">pos</span>.<span class="ident">func</span>, <span class="ident">maxsat_block</span>);
    <span class="ident">cfg</span>.<span class="ident">recompute_block</span>(<span class="ident">pos</span>.<span class="ident">func</span>, <span class="ident">done_block</span>);
}

<span class="doccomment">/// This legalization converts a vector of 32-bit floating point lanes to signed integer lanes</span>
<span class="doccomment">/// using CVTTPS2DQ (see encoding of `x86_cvtt2si`). This logic is separate from [expand_fcvt_to_sint_sat]</span>
<span class="doccomment">/// above (the scalar version), only due to how the transform groups are set up; TODO if we change</span>
<span class="doccomment">/// the SIMD legalization groups, then this logic could be merged into [expand_fcvt_to_sint_sat]</span>
<span class="doccomment">/// (see https://github.com/bytecodealliance/wasmtime/issues/1745).</span>
<span class="kw">fn</span> <span class="ident">expand_fcvt_to_sint_sat_vector</span>(
    <span class="ident">inst</span>: <span class="ident">ir::Inst</span>,
    <span class="ident">func</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">ir::Function</span>,
    <span class="ident">_cfg</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">ControlFlowGraph</span>,
    <span class="ident">_isa</span>: <span class="kw-2">&amp;</span><span class="kw">dyn</span> <span class="ident">TargetIsa</span>,
) {
    <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">pos</span> <span class="op">=</span> <span class="ident">FuncCursor::new</span>(<span class="ident">func</span>).<span class="ident">at_inst</span>(<span class="ident">inst</span>);
    <span class="ident">pos</span>.<span class="ident">use_srcloc</span>(<span class="ident">inst</span>);

    <span class="kw">if</span> <span class="kw">let</span> <span class="ident">ir::InstructionData::Unary</span> {
        <span class="ident">opcode</span>: <span class="ident">ir::Opcode::FcvtToSintSat</span>,
        <span class="ident">arg</span>,
    } <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">func</span>.<span class="ident">dfg</span>[<span class="ident">inst</span>]
    {
        <span class="kw">let</span> <span class="ident">controlling_type</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">ctrl_typevar</span>(<span class="ident">inst</span>);
        <span class="kw">if</span> <span class="ident">controlling_type</span> <span class="op">=</span><span class="op">=</span> <span class="ident">I32X4</span> {
            <span class="macro">debug_assert_eq!</span>(<span class="ident">pos</span>.<span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">value_type</span>(<span class="ident">arg</span>), <span class="ident">F32X4</span>);
            <span class="comment">// We must both quiet any NaNs--setting that lane to 0--and saturate any</span>
            <span class="comment">// lanes that might overflow during conversion to the highest/lowest signed integer</span>
            <span class="comment">// allowed in that lane.</span>

            <span class="comment">// Saturate NaNs: `fcmp eq` will not match if a lane contains a NaN. We use ANDPS to</span>
            <span class="comment">// avoid doing the comparison twice (we need the zeroed lanes to find differences).</span>
            <span class="kw">let</span> <span class="ident">zeroed_nans</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">fcmp</span>(<span class="ident">FloatCC::Equal</span>, <span class="ident">arg</span>, <span class="ident">arg</span>);
            <span class="kw">let</span> <span class="ident">zeroed_nans_bitcast</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">raw_bitcast</span>(<span class="ident">F32X4</span>, <span class="ident">zeroed_nans</span>);
            <span class="kw">let</span> <span class="ident">zeroed_nans_copy</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">band</span>(<span class="ident">arg</span>, <span class="ident">zeroed_nans_bitcast</span>);

            <span class="comment">// Find differences with the zeroed lanes (we will only use the MSB: 1 if positive or</span>
            <span class="comment">// NaN, 0 otherwise).</span>
            <span class="kw">let</span> <span class="ident">differences</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">bxor</span>(<span class="ident">zeroed_nans_bitcast</span>, <span class="ident">arg</span>);
            <span class="kw">let</span> <span class="ident">differences_bitcast</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">raw_bitcast</span>(<span class="ident">I32X4</span>, <span class="ident">differences</span>);

            <span class="comment">// Convert the numeric lanes. CVTTPS2DQ will mark overflows with 0x80000000 (MSB set).</span>
            <span class="kw">let</span> <span class="ident">converted</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">x86_cvtt2si</span>(<span class="ident">I32X4</span>, <span class="ident">zeroed_nans_copy</span>);

            <span class="comment">// Create a mask of all 1s only on positive overflow, 0s otherwise. This uses the MSB</span>
            <span class="comment">// of `differences` (1 when positive or NaN) and the MSB of `converted` (1 on positive</span>
            <span class="comment">// overflow).</span>
            <span class="kw">let</span> <span class="ident">tmp</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">band</span>(<span class="ident">differences_bitcast</span>, <span class="ident">converted</span>);
            <span class="kw">let</span> <span class="ident">mask</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">sshr_imm</span>(<span class="ident">tmp</span>, <span class="number">31</span>);

            <span class="comment">// Apply the mask to create 0x7FFFFFFF for positive overflow. XOR of all 0s (all other</span>
            <span class="comment">// cases) has no effect.</span>
            <span class="ident">pos</span>.<span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">replace</span>(<span class="ident">inst</span>).<span class="ident">bxor</span>(<span class="ident">converted</span>, <span class="ident">mask</span>);
        } <span class="kw">else</span> {
            <span class="macro">unimplemented!</span>(<span class="string">&quot;cannot legalize {}&quot;</span>, <span class="ident">pos</span>.<span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">display_inst</span>(<span class="ident">inst</span>, <span class="prelude-val">None</span>))
        }
    }
}

<span class="kw">fn</span> <span class="ident">expand_fcvt_to_uint</span>(
    <span class="ident">inst</span>: <span class="ident">ir::Inst</span>,
    <span class="ident">func</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">ir::Function</span>,
    <span class="ident">cfg</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">ControlFlowGraph</span>,
    <span class="ident">_isa</span>: <span class="kw-2">&amp;</span><span class="kw">dyn</span> <span class="ident">TargetIsa</span>,
) {
    <span class="kw">use</span> <span class="kw">crate</span><span class="ident">::ir::immediates</span>::{<span class="ident">Ieee32</span>, <span class="ident">Ieee64</span>};

    <span class="kw">let</span> <span class="ident">x</span> <span class="op">=</span> <span class="kw">match</span> <span class="ident">func</span>.<span class="ident">dfg</span>[<span class="ident">inst</span>] {
        <span class="ident">ir::InstructionData::Unary</span> {
            <span class="ident">opcode</span>: <span class="ident">ir::Opcode::FcvtToUint</span>,
            <span class="ident">arg</span>,
        } <span class="op">=</span><span class="op">&gt;</span> <span class="ident">arg</span>,
        <span class="kw">_</span> <span class="op">=</span><span class="op">&gt;</span> <span class="macro">panic!</span>(<span class="string">&quot;Need fcvt_to_uint: {}&quot;</span>, <span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">display_inst</span>(<span class="ident">inst</span>, <span class="prelude-val">None</span>)),
    };

    <span class="kw">let</span> <span class="ident">old_block</span> <span class="op">=</span> <span class="ident">func</span>.<span class="ident">layout</span>.<span class="ident">pp_block</span>(<span class="ident">inst</span>);
    <span class="kw">let</span> <span class="ident">xty</span> <span class="op">=</span> <span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">value_type</span>(<span class="ident">x</span>);
    <span class="kw">let</span> <span class="ident">result</span> <span class="op">=</span> <span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">first_result</span>(<span class="ident">inst</span>);
    <span class="kw">let</span> <span class="ident">ty</span> <span class="op">=</span> <span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">value_type</span>(<span class="ident">result</span>);

    <span class="comment">// block handle numbers &lt; 2^(N-1).</span>
    <span class="kw">let</span> <span class="ident">below_uint_max_block</span> <span class="op">=</span> <span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">make_block</span>();

    <span class="comment">// block handle numbers &lt; 0.</span>
    <span class="kw">let</span> <span class="ident">below_zero_block</span> <span class="op">=</span> <span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">make_block</span>();

    <span class="comment">// block handling numbers &gt;= 2^(N-1).</span>
    <span class="kw">let</span> <span class="ident">large</span> <span class="op">=</span> <span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">make_block</span>();

    <span class="comment">// Final block after the bad value checks.</span>
    <span class="kw">let</span> <span class="ident">done</span> <span class="op">=</span> <span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">make_block</span>();

    <span class="comment">// Move the `inst` result value onto the `done` block.</span>
    <span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">clear_results</span>(<span class="ident">inst</span>);
    <span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">attach_block_param</span>(<span class="ident">done</span>, <span class="ident">result</span>);

    <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">pos</span> <span class="op">=</span> <span class="ident">FuncCursor::new</span>(<span class="ident">func</span>).<span class="ident">at_inst</span>(<span class="ident">inst</span>);
    <span class="ident">pos</span>.<span class="ident">use_srcloc</span>(<span class="ident">inst</span>);

    <span class="comment">// Start by materializing the floating point constant 2^(N-1) where N is the number of bits in</span>
    <span class="comment">// the destination integer type.</span>
    <span class="kw">let</span> <span class="ident">pow2nm1</span> <span class="op">=</span> <span class="kw">match</span> <span class="ident">xty</span> {
        <span class="ident">ir::types::F32</span> <span class="op">=</span><span class="op">&gt;</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">f32const</span>(<span class="ident">Ieee32::pow2</span>(<span class="ident">ty</span>.<span class="ident">lane_bits</span>() <span class="op">-</span> <span class="number">1</span>)),
        <span class="ident">ir::types::F64</span> <span class="op">=</span><span class="op">&gt;</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">f64const</span>(<span class="ident">Ieee64::pow2</span>(<span class="ident">ty</span>.<span class="ident">lane_bits</span>() <span class="op">-</span> <span class="number">1</span>)),
        <span class="kw">_</span> <span class="op">=</span><span class="op">&gt;</span> <span class="macro">panic!</span>(<span class="string">&quot;Can&#39;t convert {}&quot;</span>, <span class="ident">xty</span>),
    };
    <span class="kw">let</span> <span class="ident">is_large</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">ffcmp</span>(<span class="ident">x</span>, <span class="ident">pow2nm1</span>);
    <span class="ident">pos</span>.<span class="ident">ins</span>()
        .<span class="ident">brff</span>(<span class="ident">FloatCC::GreaterThanOrEqual</span>, <span class="ident">is_large</span>, <span class="ident">large</span>, <span class="kw-2">&amp;</span>[]);
    <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">jump</span>(<span class="ident">below_uint_max_block</span>, <span class="kw-2">&amp;</span>[]);

    <span class="comment">// We need to generate a specific trap code when `x` is NaN, so reuse the flags from the</span>
    <span class="comment">// previous comparison.</span>
    <span class="ident">pos</span>.<span class="ident">insert_block</span>(<span class="ident">below_uint_max_block</span>);
    <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">trapff</span>(
        <span class="ident">FloatCC::Unordered</span>,
        <span class="ident">is_large</span>,
        <span class="ident">ir::TrapCode::BadConversionToInteger</span>,
    );

    <span class="comment">// Now we know that x &lt; 2^(N-1) and not NaN.</span>
    <span class="kw">let</span> <span class="ident">sres</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">x86_cvtt2si</span>(<span class="ident">ty</span>, <span class="ident">x</span>);
    <span class="kw">let</span> <span class="ident">is_neg</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">ifcmp_imm</span>(<span class="ident">sres</span>, <span class="number">0</span>);
    <span class="ident">pos</span>.<span class="ident">ins</span>()
        .<span class="ident">brif</span>(<span class="ident">IntCC::SignedGreaterThanOrEqual</span>, <span class="ident">is_neg</span>, <span class="ident">done</span>, <span class="kw-2">&amp;</span>[<span class="ident">sres</span>]);
    <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">jump</span>(<span class="ident">below_zero_block</span>, <span class="kw-2">&amp;</span>[]);

    <span class="ident">pos</span>.<span class="ident">insert_block</span>(<span class="ident">below_zero_block</span>);
    <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">trap</span>(<span class="ident">ir::TrapCode::IntegerOverflow</span>);

    <span class="comment">// Handle the case where x &gt;= 2^(N-1) and not NaN.</span>
    <span class="ident">pos</span>.<span class="ident">insert_block</span>(<span class="ident">large</span>);
    <span class="kw">let</span> <span class="ident">adjx</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">fsub</span>(<span class="ident">x</span>, <span class="ident">pow2nm1</span>);
    <span class="kw">let</span> <span class="ident">lres</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">x86_cvtt2si</span>(<span class="ident">ty</span>, <span class="ident">adjx</span>);
    <span class="kw">let</span> <span class="ident">is_neg</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">ifcmp_imm</span>(<span class="ident">lres</span>, <span class="number">0</span>);
    <span class="ident">pos</span>.<span class="ident">ins</span>()
        .<span class="ident">trapif</span>(<span class="ident">IntCC::SignedLessThan</span>, <span class="ident">is_neg</span>, <span class="ident">ir::TrapCode::IntegerOverflow</span>);
    <span class="kw">let</span> <span class="ident">lfinal</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">iadd_imm</span>(<span class="ident">lres</span>, <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> (<span class="ident">ty</span>.<span class="ident">lane_bits</span>() <span class="op">-</span> <span class="number">1</span>));

    <span class="comment">// Recycle the original instruction as a jump.</span>
    <span class="ident">pos</span>.<span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">replace</span>(<span class="ident">inst</span>).<span class="ident">jump</span>(<span class="ident">done</span>, <span class="kw-2">&amp;</span>[<span class="ident">lfinal</span>]);

    <span class="comment">// Finally insert a label for the completion.</span>
    <span class="ident">pos</span>.<span class="ident">next_inst</span>();
    <span class="ident">pos</span>.<span class="ident">insert_block</span>(<span class="ident">done</span>);

    <span class="ident">cfg</span>.<span class="ident">recompute_block</span>(<span class="ident">pos</span>.<span class="ident">func</span>, <span class="ident">old_block</span>);
    <span class="ident">cfg</span>.<span class="ident">recompute_block</span>(<span class="ident">pos</span>.<span class="ident">func</span>, <span class="ident">below_uint_max_block</span>);
    <span class="ident">cfg</span>.<span class="ident">recompute_block</span>(<span class="ident">pos</span>.<span class="ident">func</span>, <span class="ident">below_zero_block</span>);
    <span class="ident">cfg</span>.<span class="ident">recompute_block</span>(<span class="ident">pos</span>.<span class="ident">func</span>, <span class="ident">large</span>);
    <span class="ident">cfg</span>.<span class="ident">recompute_block</span>(<span class="ident">pos</span>.<span class="ident">func</span>, <span class="ident">done</span>);
}

<span class="kw">fn</span> <span class="ident">expand_fcvt_to_uint_sat</span>(
    <span class="ident">inst</span>: <span class="ident">ir::Inst</span>,
    <span class="ident">func</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">ir::Function</span>,
    <span class="ident">cfg</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">ControlFlowGraph</span>,
    <span class="ident">_isa</span>: <span class="kw-2">&amp;</span><span class="kw">dyn</span> <span class="ident">TargetIsa</span>,
) {
    <span class="kw">use</span> <span class="kw">crate</span><span class="ident">::ir::immediates</span>::{<span class="ident">Ieee32</span>, <span class="ident">Ieee64</span>};

    <span class="kw">let</span> <span class="ident">x</span> <span class="op">=</span> <span class="kw">match</span> <span class="ident">func</span>.<span class="ident">dfg</span>[<span class="ident">inst</span>] {
        <span class="ident">ir::InstructionData::Unary</span> {
            <span class="ident">opcode</span>: <span class="ident">ir::Opcode::FcvtToUintSat</span>,
            <span class="ident">arg</span>,
        } <span class="op">=</span><span class="op">&gt;</span> <span class="ident">arg</span>,
        <span class="kw">_</span> <span class="op">=</span><span class="op">&gt;</span> <span class="macro">panic!</span>(
            <span class="string">&quot;Need fcvt_to_uint_sat: {}&quot;</span>,
            <span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">display_inst</span>(<span class="ident">inst</span>, <span class="prelude-val">None</span>)
        ),
    };

    <span class="kw">let</span> <span class="ident">old_block</span> <span class="op">=</span> <span class="ident">func</span>.<span class="ident">layout</span>.<span class="ident">pp_block</span>(<span class="ident">inst</span>);
    <span class="kw">let</span> <span class="ident">xty</span> <span class="op">=</span> <span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">value_type</span>(<span class="ident">x</span>);
    <span class="kw">let</span> <span class="ident">result</span> <span class="op">=</span> <span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">first_result</span>(<span class="ident">inst</span>);
    <span class="kw">let</span> <span class="ident">ty</span> <span class="op">=</span> <span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">value_type</span>(<span class="ident">result</span>);

    <span class="comment">// block handle numbers &lt; 2^(N-1).</span>
    <span class="kw">let</span> <span class="ident">below_pow2nm1_or_nan_block</span> <span class="op">=</span> <span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">make_block</span>();
    <span class="kw">let</span> <span class="ident">below_pow2nm1_block</span> <span class="op">=</span> <span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">make_block</span>();

    <span class="comment">// block handling numbers &gt;= 2^(N-1).</span>
    <span class="kw">let</span> <span class="ident">large</span> <span class="op">=</span> <span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">make_block</span>();

    <span class="comment">// block handling numbers &lt; 2^N.</span>
    <span class="kw">let</span> <span class="ident">uint_large_block</span> <span class="op">=</span> <span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">make_block</span>();

    <span class="comment">// Final block after the bad value checks.</span>
    <span class="kw">let</span> <span class="ident">done</span> <span class="op">=</span> <span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">make_block</span>();

    <span class="comment">// Move the `inst` result value onto the `done` block.</span>
    <span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">clear_results</span>(<span class="ident">inst</span>);
    <span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">attach_block_param</span>(<span class="ident">done</span>, <span class="ident">result</span>);

    <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">pos</span> <span class="op">=</span> <span class="ident">FuncCursor::new</span>(<span class="ident">func</span>).<span class="ident">at_inst</span>(<span class="ident">inst</span>);
    <span class="ident">pos</span>.<span class="ident">use_srcloc</span>(<span class="ident">inst</span>);

    <span class="comment">// Start by materializing the floating point constant 2^(N-1) where N is the number of bits in</span>
    <span class="comment">// the destination integer type.</span>
    <span class="kw">let</span> <span class="ident">pow2nm1</span> <span class="op">=</span> <span class="kw">match</span> <span class="ident">xty</span> {
        <span class="ident">ir::types::F32</span> <span class="op">=</span><span class="op">&gt;</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">f32const</span>(<span class="ident">Ieee32::pow2</span>(<span class="ident">ty</span>.<span class="ident">lane_bits</span>() <span class="op">-</span> <span class="number">1</span>)),
        <span class="ident">ir::types::F64</span> <span class="op">=</span><span class="op">&gt;</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">f64const</span>(<span class="ident">Ieee64::pow2</span>(<span class="ident">ty</span>.<span class="ident">lane_bits</span>() <span class="op">-</span> <span class="number">1</span>)),
        <span class="kw">_</span> <span class="op">=</span><span class="op">&gt;</span> <span class="macro">panic!</span>(<span class="string">&quot;Can&#39;t convert {}&quot;</span>, <span class="ident">xty</span>),
    };
    <span class="kw">let</span> <span class="ident">zero</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">iconst</span>(<span class="ident">ty</span>, <span class="number">0</span>);
    <span class="kw">let</span> <span class="ident">is_large</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">ffcmp</span>(<span class="ident">x</span>, <span class="ident">pow2nm1</span>);
    <span class="ident">pos</span>.<span class="ident">ins</span>()
        .<span class="ident">brff</span>(<span class="ident">FloatCC::GreaterThanOrEqual</span>, <span class="ident">is_large</span>, <span class="ident">large</span>, <span class="kw-2">&amp;</span>[]);
    <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">jump</span>(<span class="ident">below_pow2nm1_or_nan_block</span>, <span class="kw-2">&amp;</span>[]);

    <span class="comment">// We need to generate zero when `x` is NaN, so reuse the flags from the previous comparison.</span>
    <span class="ident">pos</span>.<span class="ident">insert_block</span>(<span class="ident">below_pow2nm1_or_nan_block</span>);
    <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">brff</span>(<span class="ident">FloatCC::Unordered</span>, <span class="ident">is_large</span>, <span class="ident">done</span>, <span class="kw-2">&amp;</span>[<span class="ident">zero</span>]);
    <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">jump</span>(<span class="ident">below_pow2nm1_block</span>, <span class="kw-2">&amp;</span>[]);

    <span class="comment">// Now we know that x &lt; 2^(N-1) and not NaN. If the result of the cvtt2si is positive, we&#39;re</span>
    <span class="comment">// done; otherwise saturate to the minimum unsigned value, that is 0.</span>
    <span class="ident">pos</span>.<span class="ident">insert_block</span>(<span class="ident">below_pow2nm1_block</span>);
    <span class="kw">let</span> <span class="ident">sres</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">x86_cvtt2si</span>(<span class="ident">ty</span>, <span class="ident">x</span>);
    <span class="kw">let</span> <span class="ident">is_neg</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">ifcmp_imm</span>(<span class="ident">sres</span>, <span class="number">0</span>);
    <span class="ident">pos</span>.<span class="ident">ins</span>()
        .<span class="ident">brif</span>(<span class="ident">IntCC::SignedGreaterThanOrEqual</span>, <span class="ident">is_neg</span>, <span class="ident">done</span>, <span class="kw-2">&amp;</span>[<span class="ident">sres</span>]);
    <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">jump</span>(<span class="ident">done</span>, <span class="kw-2">&amp;</span>[<span class="ident">zero</span>]);

    <span class="comment">// Handle the case where x &gt;= 2^(N-1) and not NaN.</span>
    <span class="ident">pos</span>.<span class="ident">insert_block</span>(<span class="ident">large</span>);
    <span class="kw">let</span> <span class="ident">adjx</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">fsub</span>(<span class="ident">x</span>, <span class="ident">pow2nm1</span>);
    <span class="kw">let</span> <span class="ident">lres</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">x86_cvtt2si</span>(<span class="ident">ty</span>, <span class="ident">adjx</span>);
    <span class="kw">let</span> <span class="ident">max_value</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">iconst</span>(
        <span class="ident">ty</span>,
        <span class="kw">match</span> <span class="ident">ty</span> {
            <span class="ident">ir::types::I32</span> <span class="op">=</span><span class="op">&gt;</span> <span class="ident">u32::max_value</span>() <span class="kw">as</span> <span class="ident">i64</span>,
            <span class="ident">ir::types::I64</span> <span class="op">=</span><span class="op">&gt;</span> <span class="ident">u64::max_value</span>() <span class="kw">as</span> <span class="ident">i64</span>,
            <span class="kw">_</span> <span class="op">=</span><span class="op">&gt;</span> <span class="macro">panic!</span>(<span class="string">&quot;Can&#39;t convert {}&quot;</span>, <span class="ident">ty</span>),
        },
    );
    <span class="kw">let</span> <span class="ident">is_neg</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">ifcmp_imm</span>(<span class="ident">lres</span>, <span class="number">0</span>);
    <span class="ident">pos</span>.<span class="ident">ins</span>()
        .<span class="ident">brif</span>(<span class="ident">IntCC::SignedLessThan</span>, <span class="ident">is_neg</span>, <span class="ident">done</span>, <span class="kw-2">&amp;</span>[<span class="ident">max_value</span>]);
    <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">jump</span>(<span class="ident">uint_large_block</span>, <span class="kw-2">&amp;</span>[]);

    <span class="ident">pos</span>.<span class="ident">insert_block</span>(<span class="ident">uint_large_block</span>);
    <span class="kw">let</span> <span class="ident">lfinal</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">iadd_imm</span>(<span class="ident">lres</span>, <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> (<span class="ident">ty</span>.<span class="ident">lane_bits</span>() <span class="op">-</span> <span class="number">1</span>));

    <span class="comment">// Recycle the original instruction as a jump.</span>
    <span class="ident">pos</span>.<span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">replace</span>(<span class="ident">inst</span>).<span class="ident">jump</span>(<span class="ident">done</span>, <span class="kw-2">&amp;</span>[<span class="ident">lfinal</span>]);

    <span class="comment">// Finally insert a label for the completion.</span>
    <span class="ident">pos</span>.<span class="ident">next_inst</span>();
    <span class="ident">pos</span>.<span class="ident">insert_block</span>(<span class="ident">done</span>);

    <span class="ident">cfg</span>.<span class="ident">recompute_block</span>(<span class="ident">pos</span>.<span class="ident">func</span>, <span class="ident">old_block</span>);
    <span class="ident">cfg</span>.<span class="ident">recompute_block</span>(<span class="ident">pos</span>.<span class="ident">func</span>, <span class="ident">below_pow2nm1_or_nan_block</span>);
    <span class="ident">cfg</span>.<span class="ident">recompute_block</span>(<span class="ident">pos</span>.<span class="ident">func</span>, <span class="ident">below_pow2nm1_block</span>);
    <span class="ident">cfg</span>.<span class="ident">recompute_block</span>(<span class="ident">pos</span>.<span class="ident">func</span>, <span class="ident">large</span>);
    <span class="ident">cfg</span>.<span class="ident">recompute_block</span>(<span class="ident">pos</span>.<span class="ident">func</span>, <span class="ident">uint_large_block</span>);
    <span class="ident">cfg</span>.<span class="ident">recompute_block</span>(<span class="ident">pos</span>.<span class="ident">func</span>, <span class="ident">done</span>);
}

<span class="comment">// Lanes of an I32x4 filled with the max signed integer values converted to an F32x4.</span>
<span class="kw">static</span> <span class="ident">MAX_SIGNED_I32X4S_AS_F32X4S</span>: [<span class="ident">u8</span>; <span class="number">16</span>] <span class="op">=</span> [
    <span class="number">0x00</span>, <span class="number">0x00</span>, <span class="number">0x00</span>, <span class="number">0x4f</span>, <span class="number">0x00</span>, <span class="number">0x00</span>, <span class="number">0x00</span>, <span class="number">0x4f</span>, <span class="number">0x00</span>, <span class="number">0x00</span>, <span class="number">0x00</span>, <span class="number">0x4f</span>, <span class="number">0x00</span>, <span class="number">0x00</span>, <span class="number">0x00</span>, <span class="number">0x4f</span>,
];

<span class="doccomment">/// This legalization converts a vector of 32-bit floating point lanes to unsigned integer lanes</span>
<span class="doccomment">/// using a long sequence of NaN quieting and truncation. This logic is separate from</span>
<span class="doccomment">/// [expand_fcvt_to_uint_sat] above (the scalar version), only due to how the transform groups are</span>
<span class="doccomment">/// set up; TODO if we change the SIMD legalization groups, then this logic could be merged into</span>
<span class="doccomment">/// [expand_fcvt_to_uint_sat] (see https://github.com/bytecodealliance/wasmtime/issues/1745).</span>
<span class="kw">fn</span> <span class="ident">expand_fcvt_to_uint_sat_vector</span>(
    <span class="ident">inst</span>: <span class="ident">ir::Inst</span>,
    <span class="ident">func</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">ir::Function</span>,
    <span class="ident">_cfg</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">ControlFlowGraph</span>,
    <span class="ident">_isa</span>: <span class="kw-2">&amp;</span><span class="kw">dyn</span> <span class="ident">TargetIsa</span>,
) {
    <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">pos</span> <span class="op">=</span> <span class="ident">FuncCursor::new</span>(<span class="ident">func</span>).<span class="ident">at_inst</span>(<span class="ident">inst</span>);
    <span class="ident">pos</span>.<span class="ident">use_srcloc</span>(<span class="ident">inst</span>);

    <span class="kw">if</span> <span class="kw">let</span> <span class="ident">ir::InstructionData::Unary</span> {
        <span class="ident">opcode</span>: <span class="ident">ir::Opcode::FcvtToUintSat</span>,
        <span class="ident">arg</span>,
    } <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">func</span>.<span class="ident">dfg</span>[<span class="ident">inst</span>]
    {
        <span class="kw">let</span> <span class="ident">controlling_type</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">ctrl_typevar</span>(<span class="ident">inst</span>);
        <span class="kw">if</span> <span class="ident">controlling_type</span> <span class="op">=</span><span class="op">=</span> <span class="ident">I32X4</span> {
            <span class="macro">debug_assert_eq!</span>(<span class="ident">pos</span>.<span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">value_type</span>(<span class="ident">arg</span>), <span class="ident">F32X4</span>);
            <span class="comment">// We must both quiet any NaNs--setting that lane to 0--and saturate any</span>
            <span class="comment">// lanes that might overflow during conversion to the highest/lowest integer</span>
            <span class="comment">// allowed in that lane.</span>
            <span class="kw">let</span> <span class="ident">zeroes_constant</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">constants</span>.<span class="ident">insert</span>(<span class="macro">vec!</span>[<span class="number">0x00</span>; <span class="number">16</span>].<span class="ident">into</span>());
            <span class="kw">let</span> <span class="ident">max_signed_constant</span> <span class="op">=</span> <span class="ident">pos</span>
                .<span class="ident">func</span>
                .<span class="ident">dfg</span>
                .<span class="ident">constants</span>
                .<span class="ident">insert</span>(<span class="ident">MAX_SIGNED_I32X4S_AS_F32X4S</span>.<span class="ident">as_ref</span>().<span class="ident">into</span>());
            <span class="kw">let</span> <span class="ident">zeroes</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">vconst</span>(<span class="ident">F32X4</span>, <span class="ident">zeroes_constant</span>);
            <span class="kw">let</span> <span class="ident">max_signed</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">vconst</span>(<span class="ident">F32X4</span>, <span class="ident">max_signed_constant</span>);
            <span class="comment">// Clamp the input to 0 for negative floating point numbers. TODO we need to</span>
            <span class="comment">// convert NaNs to 0 but this doesn&#39;t do that?</span>
            <span class="kw">let</span> <span class="ident">ge_zero</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">x86_fmax</span>(<span class="ident">arg</span>, <span class="ident">zeroes</span>);
            <span class="comment">// Find lanes that exceed the max signed value that CVTTPS2DQ knows how to convert.</span>
            <span class="comment">// For floating point numbers above this, CVTTPS2DQ returns the undefined value</span>
            <span class="comment">// 0x80000000.</span>
            <span class="kw">let</span> <span class="ident">minus_max_signed</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">fsub</span>(<span class="ident">ge_zero</span>, <span class="ident">max_signed</span>);
            <span class="kw">let</span> <span class="ident">le_max_signed</span> <span class="op">=</span>
                <span class="ident">pos</span>.<span class="ident">ins</span>()
                    .<span class="ident">fcmp</span>(<span class="ident">FloatCC::LessThanOrEqual</span>, <span class="ident">max_signed</span>, <span class="ident">minus_max_signed</span>);
            <span class="comment">// Identify lanes that have minus_max_signed &gt; max_signed || minus_max_signed &lt; 0.</span>
            <span class="comment">// These lanes have the MSB set to 1 after the XOR. We are trying to calculate a</span>
            <span class="comment">// valid, in-range addend.</span>
            <span class="kw">let</span> <span class="ident">minus_max_signed_as_int</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">x86_cvtt2si</span>(<span class="ident">I32X4</span>, <span class="ident">minus_max_signed</span>);
            <span class="kw">let</span> <span class="ident">le_max_signed_as_int</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">raw_bitcast</span>(<span class="ident">I32X4</span>, <span class="ident">le_max_signed</span>);
            <span class="kw">let</span> <span class="ident">difference</span> <span class="op">=</span> <span class="ident">pos</span>
                .<span class="ident">ins</span>()
                .<span class="ident">bxor</span>(<span class="ident">minus_max_signed_as_int</span>, <span class="ident">le_max_signed_as_int</span>);
            <span class="comment">// Calculate amount to add above 0x7FFFFFF, zeroing out any lanes identified</span>
            <span class="comment">// previously (MSB set to 1).</span>
            <span class="kw">let</span> <span class="ident">zeroes_as_int</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">raw_bitcast</span>(<span class="ident">I32X4</span>, <span class="ident">zeroes</span>);
            <span class="kw">let</span> <span class="ident">addend</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">x86_pmaxs</span>(<span class="ident">difference</span>, <span class="ident">zeroes_as_int</span>);
            <span class="comment">// Convert the original clamped number to an integer and add back in the addend</span>
            <span class="comment">// (the part of the value above 0x7FFFFFF, since CVTTPS2DQ overflows with these).</span>
            <span class="kw">let</span> <span class="ident">converted</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">x86_cvtt2si</span>(<span class="ident">I32X4</span>, <span class="ident">ge_zero</span>);
            <span class="ident">pos</span>.<span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">replace</span>(<span class="ident">inst</span>).<span class="ident">iadd</span>(<span class="ident">converted</span>, <span class="ident">addend</span>);
        } <span class="kw">else</span> {
            <span class="macro">unreachable!</span>(
                <span class="string">&quot;{} should not be legalized in expand_fcvt_to_uint_sat_vector&quot;</span>,
                <span class="ident">pos</span>.<span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">display_inst</span>(<span class="ident">inst</span>, <span class="prelude-val">None</span>)
            )
        }
    }
}

<span class="doccomment">/// Convert shuffle instructions.</span>
<span class="kw">fn</span> <span class="ident">convert_shuffle</span>(
    <span class="ident">inst</span>: <span class="ident">ir::Inst</span>,
    <span class="ident">func</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">ir::Function</span>,
    <span class="ident">_cfg</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">ControlFlowGraph</span>,
    <span class="ident">_isa</span>: <span class="kw-2">&amp;</span><span class="kw">dyn</span> <span class="ident">TargetIsa</span>,
) {
    <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">pos</span> <span class="op">=</span> <span class="ident">FuncCursor::new</span>(<span class="ident">func</span>).<span class="ident">at_inst</span>(<span class="ident">inst</span>);
    <span class="ident">pos</span>.<span class="ident">use_srcloc</span>(<span class="ident">inst</span>);

    <span class="kw">if</span> <span class="kw">let</span> <span class="ident">ir::InstructionData::Shuffle</span> { <span class="ident">args</span>, <span class="ident">mask</span>, .. } <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">func</span>.<span class="ident">dfg</span>[<span class="ident">inst</span>] {
        <span class="comment">// A mask-building helper: in 128-bit SIMD, 0-15 indicate which lane to read from and a 1</span>
        <span class="comment">// in the most significant position zeroes the lane.</span>
        <span class="kw">let</span> <span class="ident">zero_unknown_lane_index</span> <span class="op">=</span> <span class="op">|</span><span class="ident">b</span>: <span class="ident">u8</span><span class="op">|</span> <span class="kw">if</span> <span class="ident">b</span> <span class="op">&gt;</span> <span class="number">15</span> { <span class="number">0b10000000</span> } <span class="kw">else</span> { <span class="ident">b</span> };

        <span class="comment">// We only have to worry about aliasing here because copies will be introduced later (in</span>
        <span class="comment">// regalloc).</span>
        <span class="kw">let</span> <span class="ident">a</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">resolve_aliases</span>(<span class="ident">args</span>[<span class="number">0</span>]);
        <span class="kw">let</span> <span class="ident">b</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">resolve_aliases</span>(<span class="ident">args</span>[<span class="number">1</span>]);
        <span class="kw">let</span> <span class="ident">mask</span> <span class="op">=</span> <span class="ident">pos</span>
            .<span class="ident">func</span>
            .<span class="ident">dfg</span>
            .<span class="ident">immediates</span>
            .<span class="ident">get</span>(<span class="ident">mask</span>)
            .<span class="ident">expect</span>(<span class="string">&quot;The shuffle immediate should have been recorded before this point&quot;</span>)
            .<span class="ident">clone</span>();
        <span class="kw">if</span> <span class="ident">a</span> <span class="op">=</span><span class="op">=</span> <span class="ident">b</span> {
            <span class="comment">// PSHUFB the first argument (since it is the same as the second).</span>
            <span class="kw">let</span> <span class="ident">constructed_mask</span> <span class="op">=</span> <span class="ident">mask</span>
                .<span class="ident">iter</span>()
                <span class="comment">// If the mask is greater than 15 it still may be referring to a lane in b.</span>
                .<span class="ident">map</span>(<span class="op">|</span><span class="kw-2">&amp;</span><span class="ident">b</span><span class="op">|</span> <span class="kw">if</span> <span class="ident">b</span> <span class="op">&gt;</span> <span class="number">15</span> { <span class="ident">b</span>.<span class="ident">wrapping_sub</span>(<span class="number">16</span>) } <span class="kw">else</span> { <span class="ident">b</span> })
                .<span class="ident">map</span>(<span class="ident">zero_unknown_lane_index</span>)
                .<span class="ident">collect</span>();
            <span class="kw">let</span> <span class="ident">handle</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">constants</span>.<span class="ident">insert</span>(<span class="ident">constructed_mask</span>);
            <span class="comment">// Move the built mask into another XMM register.</span>
            <span class="kw">let</span> <span class="ident">a_type</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">value_type</span>(<span class="ident">a</span>);
            <span class="kw">let</span> <span class="ident">mask_value</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">vconst</span>(<span class="ident">a_type</span>, <span class="ident">handle</span>);
            <span class="comment">// Shuffle the single incoming argument.</span>
            <span class="ident">pos</span>.<span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">replace</span>(<span class="ident">inst</span>).<span class="ident">x86_pshufb</span>(<span class="ident">a</span>, <span class="ident">mask_value</span>);
        } <span class="kw">else</span> {
            <span class="comment">// PSHUFB the first argument, placing zeroes for unused lanes.</span>
            <span class="kw">let</span> <span class="ident">constructed_mask</span> <span class="op">=</span> <span class="ident">mask</span>.<span class="ident">iter</span>().<span class="ident">cloned</span>().<span class="ident">map</span>(<span class="ident">zero_unknown_lane_index</span>).<span class="ident">collect</span>();
            <span class="kw">let</span> <span class="ident">handle</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">constants</span>.<span class="ident">insert</span>(<span class="ident">constructed_mask</span>);
            <span class="comment">// Move the built mask into another XMM register.</span>
            <span class="kw">let</span> <span class="ident">a_type</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">value_type</span>(<span class="ident">a</span>);
            <span class="kw">let</span> <span class="ident">mask_value</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">vconst</span>(<span class="ident">a_type</span>, <span class="ident">handle</span>);
            <span class="comment">// Shuffle the first argument.</span>
            <span class="kw">let</span> <span class="ident">shuffled_first_arg</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">x86_pshufb</span>(<span class="ident">a</span>, <span class="ident">mask_value</span>);

            <span class="comment">// PSHUFB the second argument, placing zeroes for unused lanes.</span>
            <span class="kw">let</span> <span class="ident">constructed_mask</span> <span class="op">=</span> <span class="ident">mask</span>
                .<span class="ident">iter</span>()
                .<span class="ident">map</span>(<span class="op">|</span><span class="ident">b</span><span class="op">|</span> <span class="ident">b</span>.<span class="ident">wrapping_sub</span>(<span class="number">16</span>))
                .<span class="ident">map</span>(<span class="ident">zero_unknown_lane_index</span>)
                .<span class="ident">collect</span>();
            <span class="kw">let</span> <span class="ident">handle</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">constants</span>.<span class="ident">insert</span>(<span class="ident">constructed_mask</span>);
            <span class="comment">// Move the built mask into another XMM register.</span>
            <span class="kw">let</span> <span class="ident">b_type</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">value_type</span>(<span class="ident">b</span>);
            <span class="kw">let</span> <span class="ident">mask_value</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">vconst</span>(<span class="ident">b_type</span>, <span class="ident">handle</span>);
            <span class="comment">// Shuffle the second argument.</span>
            <span class="kw">let</span> <span class="ident">shuffled_second_arg</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">x86_pshufb</span>(<span class="ident">b</span>, <span class="ident">mask_value</span>);

            <span class="comment">// OR the vectors together to form the final shuffled value.</span>
            <span class="ident">pos</span>.<span class="ident">func</span>
                .<span class="ident">dfg</span>
                .<span class="ident">replace</span>(<span class="ident">inst</span>)
                .<span class="ident">bor</span>(<span class="ident">shuffled_first_arg</span>, <span class="ident">shuffled_second_arg</span>);

            <span class="comment">// TODO when AVX512 is enabled we should replace this sequence with a single VPERMB</span>
        };
    }
}

<span class="doccomment">/// Because floats already exist in XMM registers, we can keep them there when executing a CLIF</span>
<span class="doccomment">/// extractlane instruction</span>
<span class="kw">fn</span> <span class="ident">convert_extractlane</span>(
    <span class="ident">inst</span>: <span class="ident">ir::Inst</span>,
    <span class="ident">func</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">ir::Function</span>,
    <span class="ident">_cfg</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">ControlFlowGraph</span>,
    <span class="ident">_isa</span>: <span class="kw-2">&amp;</span><span class="kw">dyn</span> <span class="ident">TargetIsa</span>,
) {
    <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">pos</span> <span class="op">=</span> <span class="ident">FuncCursor::new</span>(<span class="ident">func</span>).<span class="ident">at_inst</span>(<span class="ident">inst</span>);
    <span class="ident">pos</span>.<span class="ident">use_srcloc</span>(<span class="ident">inst</span>);

    <span class="kw">if</span> <span class="kw">let</span> <span class="ident">ir::InstructionData::BinaryImm8</span> {
        <span class="ident">opcode</span>: <span class="ident">ir::Opcode::Extractlane</span>,
        <span class="ident">arg</span>,
        <span class="ident">imm</span>: <span class="ident">lane</span>,
    } <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">func</span>.<span class="ident">dfg</span>[<span class="ident">inst</span>]
    {
        <span class="comment">// NOTE: the following legalization assumes that the upper bits of the XMM register do</span>
        <span class="comment">// not need to be zeroed during extractlane.</span>
        <span class="kw">let</span> <span class="ident">value_type</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">value_type</span>(<span class="ident">arg</span>);
        <span class="kw">if</span> <span class="ident">value_type</span>.<span class="ident">lane_type</span>().<span class="ident">is_float</span>() {
            <span class="comment">// Floats are already in XMM registers and can stay there.</span>
            <span class="kw">let</span> <span class="ident">shuffled</span> <span class="op">=</span> <span class="kw">if</span> <span class="ident">lane</span> <span class="op">!</span><span class="op">=</span> <span class="number">0</span> {
                <span class="comment">// Replace the extractlane with a PSHUFD to get the float in the right place.</span>
                <span class="kw">match</span> <span class="ident">value_type</span> {
                    <span class="ident">F32X4</span> <span class="op">=</span><span class="op">&gt;</span> {
                        <span class="comment">// Move the selected lane to the 0 lane.</span>
                        <span class="kw">let</span> <span class="ident">shuffle_mask</span>: <span class="ident">u8</span> <span class="op">=</span> <span class="number">0b00_00_00_00</span> <span class="op">|</span> <span class="ident">lane</span>;
                        <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">x86_pshufd</span>(<span class="ident">arg</span>, <span class="ident">shuffle_mask</span>)
                    }
                    <span class="ident">F64X2</span> <span class="op">=</span><span class="op">&gt;</span> {
                        <span class="macro">assert_eq!</span>(<span class="ident">lane</span>, <span class="number">1</span>);
                        <span class="comment">// Because we know the lane == 1, we move the upper 64 bits to the lower</span>
                        <span class="comment">// 64 bits, leaving the top 64 bits as-is.</span>
                        <span class="kw">let</span> <span class="ident">shuffle_mask</span> <span class="op">=</span> <span class="number">0b11_10_11_10</span>;
                        <span class="kw">let</span> <span class="ident">bitcast</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">raw_bitcast</span>(<span class="ident">F32X4</span>, <span class="ident">arg</span>);
                        <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">x86_pshufd</span>(<span class="ident">bitcast</span>, <span class="ident">shuffle_mask</span>)
                    }
                    <span class="kw">_</span> <span class="op">=</span><span class="op">&gt;</span> <span class="macro">unreachable!</span>(),
                }
            } <span class="kw">else</span> {
                <span class="comment">// Remove the extractlane instruction, leaving the float where it is.</span>
                <span class="ident">arg</span>
            };
            <span class="comment">// Then we must bitcast to the right type.</span>
            <span class="ident">pos</span>.<span class="ident">func</span>
                .<span class="ident">dfg</span>
                .<span class="ident">replace</span>(<span class="ident">inst</span>)
                .<span class="ident">raw_bitcast</span>(<span class="ident">value_type</span>.<span class="ident">lane_type</span>(), <span class="ident">shuffled</span>);
        } <span class="kw">else</span> {
            <span class="comment">// For non-floats, lower with the usual PEXTR* instruction.</span>
            <span class="ident">pos</span>.<span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">replace</span>(<span class="ident">inst</span>).<span class="ident">x86_pextr</span>(<span class="ident">arg</span>, <span class="ident">lane</span>);
        }
    }
}

<span class="doccomment">/// Because floats exist in XMM registers, we can keep them there when executing a CLIF</span>
<span class="doccomment">/// insertlane instruction</span>
<span class="kw">fn</span> <span class="ident">convert_insertlane</span>(
    <span class="ident">inst</span>: <span class="ident">ir::Inst</span>,
    <span class="ident">func</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">ir::Function</span>,
    <span class="ident">_cfg</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">ControlFlowGraph</span>,
    <span class="ident">_isa</span>: <span class="kw-2">&amp;</span><span class="kw">dyn</span> <span class="ident">TargetIsa</span>,
) {
    <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">pos</span> <span class="op">=</span> <span class="ident">FuncCursor::new</span>(<span class="ident">func</span>).<span class="ident">at_inst</span>(<span class="ident">inst</span>);
    <span class="ident">pos</span>.<span class="ident">use_srcloc</span>(<span class="ident">inst</span>);

    <span class="kw">if</span> <span class="kw">let</span> <span class="ident">ir::InstructionData::TernaryImm8</span> {
        <span class="ident">opcode</span>: <span class="ident">ir::Opcode::Insertlane</span>,
        <span class="ident">args</span>: [<span class="ident">vector</span>, <span class="ident">replacement</span>],
        <span class="ident">imm</span>: <span class="ident">lane</span>,
    } <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">func</span>.<span class="ident">dfg</span>[<span class="ident">inst</span>]
    {
        <span class="kw">let</span> <span class="ident">value_type</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">value_type</span>(<span class="ident">vector</span>);
        <span class="kw">if</span> <span class="ident">value_type</span>.<span class="ident">lane_type</span>().<span class="ident">is_float</span>() {
            <span class="comment">// Floats are already in XMM registers and can stay there.</span>
            <span class="kw">match</span> <span class="ident">value_type</span> {
                <span class="ident">F32X4</span> <span class="op">=</span><span class="op">&gt;</span> {
                    <span class="macro">assert!</span>(<span class="ident">lane</span> <span class="op">&lt;</span><span class="op">=</span> <span class="number">3</span>);
                    <span class="kw">let</span> <span class="ident">immediate</span> <span class="op">=</span> <span class="number">0b00_00_00_00</span> <span class="op">|</span> <span class="ident">lane</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">4</span>;
                    <span class="comment">// Insert 32-bits from replacement (at index 00, bits 7:8) to vector (lane</span>
                    <span class="comment">// shifted into bits 5:6).</span>
                    <span class="ident">pos</span>.<span class="ident">func</span>
                        .<span class="ident">dfg</span>
                        .<span class="ident">replace</span>(<span class="ident">inst</span>)
                        .<span class="ident">x86_insertps</span>(<span class="ident">vector</span>, <span class="ident">replacement</span>, <span class="ident">immediate</span>)
                }
                <span class="ident">F64X2</span> <span class="op">=</span><span class="op">&gt;</span> {
                    <span class="kw">let</span> <span class="ident">replacement_as_vector</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">raw_bitcast</span>(<span class="ident">F64X2</span>, <span class="ident">replacement</span>); <span class="comment">// only necessary due to SSA types</span>
                    <span class="kw">if</span> <span class="ident">lane</span> <span class="op">=</span><span class="op">=</span> <span class="number">0</span> {
                        <span class="comment">// Move the lowest quadword in replacement to vector without changing</span>
                        <span class="comment">// the upper bits.</span>
                        <span class="ident">pos</span>.<span class="ident">func</span>
                            .<span class="ident">dfg</span>
                            .<span class="ident">replace</span>(<span class="ident">inst</span>)
                            .<span class="ident">x86_movsd</span>(<span class="ident">vector</span>, <span class="ident">replacement_as_vector</span>)
                    } <span class="kw">else</span> {
                        <span class="macro">assert_eq!</span>(<span class="ident">lane</span>, <span class="number">1</span>);
                        <span class="comment">// Move the low 64 bits of replacement vector to the high 64 bits of the</span>
                        <span class="comment">// vector.</span>
                        <span class="ident">pos</span>.<span class="ident">func</span>
                            .<span class="ident">dfg</span>
                            .<span class="ident">replace</span>(<span class="ident">inst</span>)
                            .<span class="ident">x86_movlhps</span>(<span class="ident">vector</span>, <span class="ident">replacement_as_vector</span>)
                    }
                }
                <span class="kw">_</span> <span class="op">=</span><span class="op">&gt;</span> <span class="macro">unreachable!</span>(),
            };
        } <span class="kw">else</span> {
            <span class="comment">// For non-floats, lower with the usual PINSR* instruction.</span>
            <span class="ident">pos</span>.<span class="ident">func</span>
                .<span class="ident">dfg</span>
                .<span class="ident">replace</span>(<span class="ident">inst</span>)
                .<span class="ident">x86_pinsr</span>(<span class="ident">vector</span>, <span class="ident">replacement</span>, <span class="ident">lane</span>);
        }
    }
}

<span class="doccomment">/// For SIMD or scalar integer negation, convert `ineg` to `vconst + isub` or `iconst + isub`.</span>
<span class="kw">fn</span> <span class="ident">convert_ineg</span>(
    <span class="ident">inst</span>: <span class="ident">ir::Inst</span>,
    <span class="ident">func</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">ir::Function</span>,
    <span class="ident">_cfg</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">ControlFlowGraph</span>,
    <span class="ident">_isa</span>: <span class="kw-2">&amp;</span><span class="kw">dyn</span> <span class="ident">TargetIsa</span>,
) {
    <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">pos</span> <span class="op">=</span> <span class="ident">FuncCursor::new</span>(<span class="ident">func</span>).<span class="ident">at_inst</span>(<span class="ident">inst</span>);
    <span class="ident">pos</span>.<span class="ident">use_srcloc</span>(<span class="ident">inst</span>);

    <span class="kw">if</span> <span class="kw">let</span> <span class="ident">ir::InstructionData::Unary</span> {
        <span class="ident">opcode</span>: <span class="ident">ir::Opcode::Ineg</span>,
        <span class="ident">arg</span>,
    } <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">func</span>.<span class="ident">dfg</span>[<span class="ident">inst</span>]
    {
        <span class="kw">let</span> <span class="ident">value_type</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">value_type</span>(<span class="ident">arg</span>);
        <span class="kw">let</span> <span class="ident">zero_value</span> <span class="op">=</span> <span class="kw">if</span> <span class="ident">value_type</span>.<span class="ident">is_vector</span>() <span class="op">&amp;&amp;</span> <span class="ident">value_type</span>.<span class="ident">lane_type</span>().<span class="ident">is_int</span>() {
            <span class="kw">let</span> <span class="ident">zero_immediate</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">constants</span>.<span class="ident">insert</span>(<span class="macro">vec!</span>[<span class="number">0</span>; <span class="number">16</span>].<span class="ident">into</span>());
            <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">vconst</span>(<span class="ident">value_type</span>, <span class="ident">zero_immediate</span>) <span class="comment">// this should be legalized to a PXOR</span>
        } <span class="kw">else</span> <span class="kw">if</span> <span class="ident">value_type</span>.<span class="ident">is_int</span>() {
            <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">iconst</span>(<span class="ident">value_type</span>, <span class="number">0</span>)
        } <span class="kw">else</span> {
            <span class="macro">panic!</span>(<span class="string">&quot;Can&#39;t convert ineg of type {}&quot;</span>, <span class="ident">value_type</span>)
        };
        <span class="ident">pos</span>.<span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">replace</span>(<span class="ident">inst</span>).<span class="ident">isub</span>(<span class="ident">zero_value</span>, <span class="ident">arg</span>);
    } <span class="kw">else</span> {
        <span class="macro">unreachable!</span>()
    }
}

<span class="kw">fn</span> <span class="ident">expand_dword_to_xmm</span><span class="op">&lt;</span><span class="lifetime">&#39;f</span><span class="op">&gt;</span>(
    <span class="ident">pos</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">FuncCursor</span><span class="op">&lt;</span><span class="lifetime">&#39;_</span><span class="op">&gt;</span>,
    <span class="ident">arg</span>: <span class="ident">ir::Value</span>,
    <span class="ident">arg_type</span>: <span class="ident">ir::Type</span>,
) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">ir::Value</span> {
    <span class="kw">if</span> <span class="ident">arg_type</span> <span class="op">=</span><span class="op">=</span> <span class="ident">I64</span> {
        <span class="kw">let</span> (<span class="ident">arg_lo</span>, <span class="ident">arg_hi</span>) <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">isplit</span>(<span class="ident">arg</span>);
        <span class="kw">let</span> <span class="ident">arg</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">scalar_to_vector</span>(<span class="ident">I32X4</span>, <span class="ident">arg_lo</span>);
        <span class="kw">let</span> <span class="ident">arg</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">insertlane</span>(<span class="ident">arg</span>, <span class="ident">arg_hi</span>, <span class="number">1</span>);
        <span class="kw">let</span> <span class="ident">arg</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">raw_bitcast</span>(<span class="ident">I64X2</span>, <span class="ident">arg</span>);
        <span class="ident">arg</span>
    } <span class="kw">else</span> {
        <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">bitcast</span>(<span class="ident">I64X2</span>, <span class="ident">arg</span>)
    }
}

<span class="kw">fn</span> <span class="ident">contract_dword_from_xmm</span><span class="op">&lt;</span><span class="lifetime">&#39;f</span><span class="op">&gt;</span>(
    <span class="ident">pos</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">FuncCursor</span><span class="op">&lt;</span><span class="lifetime">&#39;f</span><span class="op">&gt;</span>,
    <span class="ident">inst</span>: <span class="ident">ir::Inst</span>,
    <span class="ident">ret</span>: <span class="ident">ir::Value</span>,
    <span class="ident">ret_type</span>: <span class="ident">ir::Type</span>,
) {
    <span class="kw">if</span> <span class="ident">ret_type</span> <span class="op">=</span><span class="op">=</span> <span class="ident">I64</span> {
        <span class="kw">let</span> <span class="ident">ret</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">raw_bitcast</span>(<span class="ident">I32X4</span>, <span class="ident">ret</span>);
        <span class="kw">let</span> <span class="ident">ret_lo</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">extractlane</span>(<span class="ident">ret</span>, <span class="number">0</span>);
        <span class="kw">let</span> <span class="ident">ret_hi</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">extractlane</span>(<span class="ident">ret</span>, <span class="number">1</span>);
        <span class="ident">pos</span>.<span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">replace</span>(<span class="ident">inst</span>).<span class="ident">iconcat</span>(<span class="ident">ret_lo</span>, <span class="ident">ret_hi</span>);
    } <span class="kw">else</span> {
        <span class="kw">let</span> <span class="ident">ret</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">extractlane</span>(<span class="ident">ret</span>, <span class="number">0</span>);
        <span class="ident">pos</span>.<span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">replace</span>(<span class="ident">inst</span>).<span class="ident">ireduce</span>(<span class="ident">ret_type</span>, <span class="ident">ret</span>);
    }
}

<span class="comment">// Masks for i8x16 unsigned right shift.</span>
<span class="kw">static</span> <span class="ident">USHR_MASKS</span>: [<span class="ident">u8</span>; <span class="number">128</span>] <span class="op">=</span> [
    <span class="number">0xff</span>, <span class="number">0xff</span>, <span class="number">0xff</span>, <span class="number">0xff</span>, <span class="number">0xff</span>, <span class="number">0xff</span>, <span class="number">0xff</span>, <span class="number">0xff</span>, <span class="number">0xff</span>, <span class="number">0xff</span>, <span class="number">0xff</span>, <span class="number">0xff</span>, <span class="number">0xff</span>, <span class="number">0xff</span>, <span class="number">0xff</span>, <span class="number">0xff</span>,
    <span class="number">0x7f</span>, <span class="number">0x7f</span>, <span class="number">0x7f</span>, <span class="number">0x7f</span>, <span class="number">0x7f</span>, <span class="number">0x7f</span>, <span class="number">0x7f</span>, <span class="number">0x7f</span>, <span class="number">0x7f</span>, <span class="number">0x7f</span>, <span class="number">0x7f</span>, <span class="number">0x7f</span>, <span class="number">0x7f</span>, <span class="number">0x7f</span>, <span class="number">0x7f</span>, <span class="number">0x7f</span>,
    <span class="number">0x3f</span>, <span class="number">0x3f</span>, <span class="number">0x3f</span>, <span class="number">0x3f</span>, <span class="number">0x3f</span>, <span class="number">0x3f</span>, <span class="number">0x3f</span>, <span class="number">0x3f</span>, <span class="number">0x3f</span>, <span class="number">0x3f</span>, <span class="number">0x3f</span>, <span class="number">0x3f</span>, <span class="number">0x3f</span>, <span class="number">0x3f</span>, <span class="number">0x3f</span>, <span class="number">0x3f</span>,
    <span class="number">0x1f</span>, <span class="number">0x1f</span>, <span class="number">0x1f</span>, <span class="number">0x1f</span>, <span class="number">0x1f</span>, <span class="number">0x1f</span>, <span class="number">0x1f</span>, <span class="number">0x1f</span>, <span class="number">0x1f</span>, <span class="number">0x1f</span>, <span class="number">0x1f</span>, <span class="number">0x1f</span>, <span class="number">0x1f</span>, <span class="number">0x1f</span>, <span class="number">0x1f</span>, <span class="number">0x1f</span>,
    <span class="number">0x0f</span>, <span class="number">0x0f</span>, <span class="number">0x0f</span>, <span class="number">0x0f</span>, <span class="number">0x0f</span>, <span class="number">0x0f</span>, <span class="number">0x0f</span>, <span class="number">0x0f</span>, <span class="number">0x0f</span>, <span class="number">0x0f</span>, <span class="number">0x0f</span>, <span class="number">0x0f</span>, <span class="number">0x0f</span>, <span class="number">0x0f</span>, <span class="number">0x0f</span>, <span class="number">0x0f</span>,
    <span class="number">0x07</span>, <span class="number">0x07</span>, <span class="number">0x07</span>, <span class="number">0x07</span>, <span class="number">0x07</span>, <span class="number">0x07</span>, <span class="number">0x07</span>, <span class="number">0x07</span>, <span class="number">0x07</span>, <span class="number">0x07</span>, <span class="number">0x07</span>, <span class="number">0x07</span>, <span class="number">0x07</span>, <span class="number">0x07</span>, <span class="number">0x07</span>, <span class="number">0x07</span>,
    <span class="number">0x03</span>, <span class="number">0x03</span>, <span class="number">0x03</span>, <span class="number">0x03</span>, <span class="number">0x03</span>, <span class="number">0x03</span>, <span class="number">0x03</span>, <span class="number">0x03</span>, <span class="number">0x03</span>, <span class="number">0x03</span>, <span class="number">0x03</span>, <span class="number">0x03</span>, <span class="number">0x03</span>, <span class="number">0x03</span>, <span class="number">0x03</span>, <span class="number">0x03</span>,
    <span class="number">0x01</span>, <span class="number">0x01</span>, <span class="number">0x01</span>, <span class="number">0x01</span>, <span class="number">0x01</span>, <span class="number">0x01</span>, <span class="number">0x01</span>, <span class="number">0x01</span>, <span class="number">0x01</span>, <span class="number">0x01</span>, <span class="number">0x01</span>, <span class="number">0x01</span>, <span class="number">0x01</span>, <span class="number">0x01</span>, <span class="number">0x01</span>, <span class="number">0x01</span>,
];

<span class="comment">// Convert a vector unsigned right shift. x86 has implementations for i16x8 and up (see `x86_pslr`),</span>
<span class="comment">// but for i8x16 we translate the shift to a i16x8 shift and mask off the upper bits. This same</span>
<span class="comment">// conversion could be provided in the CDSL if we could use varargs there (TODO); i.e. `load_complex`</span>
<span class="comment">// has a varargs field that we can&#39;t modify with the CDSL in legalize.rs.</span>
<span class="kw">fn</span> <span class="ident">convert_ushr</span>(
    <span class="ident">inst</span>: <span class="ident">ir::Inst</span>,
    <span class="ident">func</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">ir::Function</span>,
    <span class="ident">_cfg</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">ControlFlowGraph</span>,
    <span class="ident">isa</span>: <span class="kw-2">&amp;</span><span class="kw">dyn</span> <span class="ident">TargetIsa</span>,
) {
    <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">pos</span> <span class="op">=</span> <span class="ident">FuncCursor::new</span>(<span class="ident">func</span>).<span class="ident">at_inst</span>(<span class="ident">inst</span>);
    <span class="ident">pos</span>.<span class="ident">use_srcloc</span>(<span class="ident">inst</span>);

    <span class="kw">if</span> <span class="kw">let</span> <span class="ident">ir::InstructionData::Binary</span> {
        <span class="ident">opcode</span>: <span class="ident">ir::Opcode::Ushr</span>,
        <span class="ident">args</span>: [<span class="ident">arg0</span>, <span class="ident">arg1</span>],
    } <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">func</span>.<span class="ident">dfg</span>[<span class="ident">inst</span>]
    {
        <span class="comment">// Note that for Wasm, the bounding of the shift index has happened during translation</span>
        <span class="kw">let</span> <span class="ident">arg0_type</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">value_type</span>(<span class="ident">arg0</span>);
        <span class="kw">let</span> <span class="ident">arg1_type</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">value_type</span>(<span class="ident">arg1</span>);
        <span class="macro">assert!</span>(<span class="op">!</span><span class="ident">arg1_type</span>.<span class="ident">is_vector</span>() <span class="op">&amp;&amp;</span> <span class="ident">arg1_type</span>.<span class="ident">is_int</span>());

        <span class="comment">// TODO it may be more clear to use scalar_to_vector here; the current issue is that</span>
        <span class="comment">// scalar_to_vector has the restriction that the vector produced has a matching lane size</span>
        <span class="comment">// (e.g. i32 -&gt; i32x4) whereas bitcast allows moving any-to-any conversions (e.g. i32 -&gt;</span>
        <span class="comment">// i64x2). This matters because for some reason x86_psrl only allows i64x2 as the shift</span>
        <span class="comment">// index type--this could be relaxed since it is not really meaningful.</span>
        <span class="kw">let</span> <span class="ident">shift_index</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">bitcast</span>(<span class="ident">I64X2</span>, <span class="ident">arg1</span>);

        <span class="kw">if</span> <span class="ident">arg0_type</span> <span class="op">=</span><span class="op">=</span> <span class="ident">I8X16</span> {
            <span class="comment">// First, shift the vector using an I16X8 shift.</span>
            <span class="kw">let</span> <span class="ident">bitcasted</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">raw_bitcast</span>(<span class="ident">I16X8</span>, <span class="ident">arg0</span>);
            <span class="kw">let</span> <span class="ident">shifted</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">x86_psrl</span>(<span class="ident">bitcasted</span>, <span class="ident">shift_index</span>);
            <span class="kw">let</span> <span class="ident">shifted</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">raw_bitcast</span>(<span class="ident">I8X16</span>, <span class="ident">shifted</span>);

            <span class="comment">// Then, fixup the even lanes that have incorrect upper bits. This uses the 128 mask</span>
            <span class="comment">// bytes as a table that we index into. It is a substantial code-size increase but</span>
            <span class="comment">// reduces the instruction count slightly.</span>
            <span class="kw">let</span> <span class="ident">masks</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">constants</span>.<span class="ident">insert</span>(<span class="ident">USHR_MASKS</span>.<span class="ident">as_ref</span>().<span class="ident">into</span>());
            <span class="kw">let</span> <span class="ident">mask_address</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">const_addr</span>(<span class="ident">isa</span>.<span class="ident">pointer_type</span>(), <span class="ident">masks</span>);
            <span class="kw">let</span> <span class="ident">mask_offset</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">ishl_imm</span>(<span class="ident">arg1</span>, <span class="number">4</span>);
            <span class="kw">let</span> <span class="ident">mask</span> <span class="op">=</span>
                <span class="ident">pos</span>.<span class="ident">ins</span>()
                    .<span class="ident">load_complex</span>(<span class="ident">arg0_type</span>, <span class="ident">MemFlags::new</span>(), <span class="kw-2">&amp;</span>[<span class="ident">mask_address</span>, <span class="ident">mask_offset</span>], <span class="number">0</span>);
            <span class="ident">pos</span>.<span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">replace</span>(<span class="ident">inst</span>).<span class="ident">band</span>(<span class="ident">shifted</span>, <span class="ident">mask</span>);
        } <span class="kw">else</span> <span class="kw">if</span> <span class="ident">arg0_type</span>.<span class="ident">is_vector</span>() {
            <span class="comment">// x86 has encodings for these shifts.</span>
            <span class="ident">pos</span>.<span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">replace</span>(<span class="ident">inst</span>).<span class="ident">x86_psrl</span>(<span class="ident">arg0</span>, <span class="ident">shift_index</span>);
        } <span class="kw">else</span> <span class="kw">if</span> <span class="ident">arg0_type</span> <span class="op">=</span><span class="op">=</span> <span class="ident">I64</span> {
            <span class="comment">// 64 bit shifts need to be legalized on x86_32.</span>
            <span class="kw">let</span> <span class="ident">x86_isa</span> <span class="op">=</span> <span class="ident">isa</span>
                .<span class="ident">as_any</span>()
                .<span class="ident">downcast_ref</span>::<span class="op">&lt;</span><span class="ident">isa::x86::Isa</span><span class="op">&gt;</span>()
                .<span class="ident">expect</span>(<span class="string">&quot;the target ISA must be x86 at this point&quot;</span>);
            <span class="kw">if</span> <span class="ident">x86_isa</span>.<span class="ident">isa_flags</span>.<span class="ident">has_sse41</span>() {
                <span class="comment">// if we have pinstrq/pextrq (SSE 4.1), legalize to that</span>
                <span class="kw">let</span> <span class="ident">value</span> <span class="op">=</span> <span class="ident">expand_dword_to_xmm</span>(<span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">pos</span>, <span class="ident">arg0</span>, <span class="ident">arg0_type</span>);
                <span class="kw">let</span> <span class="ident">amount</span> <span class="op">=</span> <span class="ident">expand_dword_to_xmm</span>(<span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">pos</span>, <span class="ident">arg1</span>, <span class="ident">arg1_type</span>);
                <span class="kw">let</span> <span class="ident">shifted</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">x86_psrl</span>(<span class="ident">value</span>, <span class="ident">amount</span>);
                <span class="ident">contract_dword_from_xmm</span>(<span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">pos</span>, <span class="ident">inst</span>, <span class="ident">shifted</span>, <span class="ident">arg0_type</span>);
            } <span class="kw">else</span> {
                <span class="comment">// otherwise legalize to libcall</span>
                <span class="ident">expand_as_libcall</span>(<span class="ident">inst</span>, <span class="ident">func</span>, <span class="ident">isa</span>);
            }
        } <span class="kw">else</span> {
            <span class="comment">// Everything else should be already legal.</span>
            <span class="macro">unreachable!</span>()
        }
    }
}

<span class="comment">// Masks for i8x16 left shift.</span>
<span class="kw">static</span> <span class="ident">SHL_MASKS</span>: [<span class="ident">u8</span>; <span class="number">128</span>] <span class="op">=</span> [
    <span class="number">0xff</span>, <span class="number">0xff</span>, <span class="number">0xff</span>, <span class="number">0xff</span>, <span class="number">0xff</span>, <span class="number">0xff</span>, <span class="number">0xff</span>, <span class="number">0xff</span>, <span class="number">0xff</span>, <span class="number">0xff</span>, <span class="number">0xff</span>, <span class="number">0xff</span>, <span class="number">0xff</span>, <span class="number">0xff</span>, <span class="number">0xff</span>, <span class="number">0xff</span>,
    <span class="number">0xfe</span>, <span class="number">0xfe</span>, <span class="number">0xfe</span>, <span class="number">0xfe</span>, <span class="number">0xfe</span>, <span class="number">0xfe</span>, <span class="number">0xfe</span>, <span class="number">0xfe</span>, <span class="number">0xfe</span>, <span class="number">0xfe</span>, <span class="number">0xfe</span>, <span class="number">0xfe</span>, <span class="number">0xfe</span>, <span class="number">0xfe</span>, <span class="number">0xfe</span>, <span class="number">0xfe</span>,
    <span class="number">0xfc</span>, <span class="number">0xfc</span>, <span class="number">0xfc</span>, <span class="number">0xfc</span>, <span class="number">0xfc</span>, <span class="number">0xfc</span>, <span class="number">0xfc</span>, <span class="number">0xfc</span>, <span class="number">0xfc</span>, <span class="number">0xfc</span>, <span class="number">0xfc</span>, <span class="number">0xfc</span>, <span class="number">0xfc</span>, <span class="number">0xfc</span>, <span class="number">0xfc</span>, <span class="number">0xfc</span>,
    <span class="number">0xf8</span>, <span class="number">0xf8</span>, <span class="number">0xf8</span>, <span class="number">0xf8</span>, <span class="number">0xf8</span>, <span class="number">0xf8</span>, <span class="number">0xf8</span>, <span class="number">0xf8</span>, <span class="number">0xf8</span>, <span class="number">0xf8</span>, <span class="number">0xf8</span>, <span class="number">0xf8</span>, <span class="number">0xf8</span>, <span class="number">0xf8</span>, <span class="number">0xf8</span>, <span class="number">0xf8</span>,
    <span class="number">0xf0</span>, <span class="number">0xf0</span>, <span class="number">0xf0</span>, <span class="number">0xf0</span>, <span class="number">0xf0</span>, <span class="number">0xf0</span>, <span class="number">0xf0</span>, <span class="number">0xf0</span>, <span class="number">0xf0</span>, <span class="number">0xf0</span>, <span class="number">0xf0</span>, <span class="number">0xf0</span>, <span class="number">0xf0</span>, <span class="number">0xf0</span>, <span class="number">0xf0</span>, <span class="number">0xf0</span>,
    <span class="number">0xe0</span>, <span class="number">0xe0</span>, <span class="number">0xe0</span>, <span class="number">0xe0</span>, <span class="number">0xe0</span>, <span class="number">0xe0</span>, <span class="number">0xe0</span>, <span class="number">0xe0</span>, <span class="number">0xe0</span>, <span class="number">0xe0</span>, <span class="number">0xe0</span>, <span class="number">0xe0</span>, <span class="number">0xe0</span>, <span class="number">0xe0</span>, <span class="number">0xe0</span>, <span class="number">0xe0</span>,
    <span class="number">0xc0</span>, <span class="number">0xc0</span>, <span class="number">0xc0</span>, <span class="number">0xc0</span>, <span class="number">0xc0</span>, <span class="number">0xc0</span>, <span class="number">0xc0</span>, <span class="number">0xc0</span>, <span class="number">0xc0</span>, <span class="number">0xc0</span>, <span class="number">0xc0</span>, <span class="number">0xc0</span>, <span class="number">0xc0</span>, <span class="number">0xc0</span>, <span class="number">0xc0</span>, <span class="number">0xc0</span>,
    <span class="number">0x80</span>, <span class="number">0x80</span>, <span class="number">0x80</span>, <span class="number">0x80</span>, <span class="number">0x80</span>, <span class="number">0x80</span>, <span class="number">0x80</span>, <span class="number">0x80</span>, <span class="number">0x80</span>, <span class="number">0x80</span>, <span class="number">0x80</span>, <span class="number">0x80</span>, <span class="number">0x80</span>, <span class="number">0x80</span>, <span class="number">0x80</span>, <span class="number">0x80</span>,
];

<span class="comment">// Convert a vector left shift. x86 has implementations for i16x8 and up (see `x86_psll`),</span>
<span class="comment">// but for i8x16 we translate the shift to a i16x8 shift and mask off the lower bits. This same</span>
<span class="comment">// conversion could be provided in the CDSL if we could use varargs there (TODO); i.e. `load_complex`</span>
<span class="comment">// has a varargs field that we can&#39;t modify with the CDSL in legalize.rs.</span>
<span class="kw">fn</span> <span class="ident">convert_ishl</span>(
    <span class="ident">inst</span>: <span class="ident">ir::Inst</span>,
    <span class="ident">func</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">ir::Function</span>,
    <span class="ident">_cfg</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">ControlFlowGraph</span>,
    <span class="ident">isa</span>: <span class="kw-2">&amp;</span><span class="kw">dyn</span> <span class="ident">TargetIsa</span>,
) {
    <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">pos</span> <span class="op">=</span> <span class="ident">FuncCursor::new</span>(<span class="ident">func</span>).<span class="ident">at_inst</span>(<span class="ident">inst</span>);
    <span class="ident">pos</span>.<span class="ident">use_srcloc</span>(<span class="ident">inst</span>);

    <span class="kw">if</span> <span class="kw">let</span> <span class="ident">ir::InstructionData::Binary</span> {
        <span class="ident">opcode</span>: <span class="ident">ir::Opcode::Ishl</span>,
        <span class="ident">args</span>: [<span class="ident">arg0</span>, <span class="ident">arg1</span>],
    } <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">func</span>.<span class="ident">dfg</span>[<span class="ident">inst</span>]
    {
        <span class="comment">// Note that for Wasm, the bounding of the shift index has happened during translation</span>
        <span class="kw">let</span> <span class="ident">arg0_type</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">value_type</span>(<span class="ident">arg0</span>);
        <span class="kw">let</span> <span class="ident">arg1_type</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">value_type</span>(<span class="ident">arg1</span>);
        <span class="macro">assert!</span>(<span class="op">!</span><span class="ident">arg1_type</span>.<span class="ident">is_vector</span>() <span class="op">&amp;&amp;</span> <span class="ident">arg1_type</span>.<span class="ident">is_int</span>());

        <span class="comment">// TODO it may be more clear to use scalar_to_vector here; the current issue is that</span>
        <span class="comment">// scalar_to_vector has the restriction that the vector produced has a matching lane size</span>
        <span class="comment">// (e.g. i32 -&gt; i32x4) whereas bitcast allows moving any-to-any conversions (e.g. i32 -&gt;</span>
        <span class="comment">// i64x2). This matters because for some reason x86_psrl only allows i64x2 as the shift</span>
        <span class="comment">// index type--this could be relaxed since it is not really meaningful.</span>
        <span class="kw">let</span> <span class="ident">shift_index</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">bitcast</span>(<span class="ident">I64X2</span>, <span class="ident">arg1</span>);

        <span class="kw">if</span> <span class="ident">arg0_type</span> <span class="op">=</span><span class="op">=</span> <span class="ident">I8X16</span> {
            <span class="comment">// First, shift the vector using an I16X8 shift.</span>
            <span class="kw">let</span> <span class="ident">bitcasted</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">raw_bitcast</span>(<span class="ident">I16X8</span>, <span class="ident">arg0</span>);
            <span class="kw">let</span> <span class="ident">shifted</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">x86_psll</span>(<span class="ident">bitcasted</span>, <span class="ident">shift_index</span>);
            <span class="kw">let</span> <span class="ident">shifted</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">raw_bitcast</span>(<span class="ident">I8X16</span>, <span class="ident">shifted</span>);

            <span class="comment">// Then, fixup the even lanes that have incorrect lower bits. This uses the 128 mask</span>
            <span class="comment">// bytes as a table that we index into. It is a substantial code-size increase but</span>
            <span class="comment">// reduces the instruction count slightly.</span>
            <span class="kw">let</span> <span class="ident">masks</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">constants</span>.<span class="ident">insert</span>(<span class="ident">SHL_MASKS</span>.<span class="ident">as_ref</span>().<span class="ident">into</span>());
            <span class="kw">let</span> <span class="ident">mask_address</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">const_addr</span>(<span class="ident">isa</span>.<span class="ident">pointer_type</span>(), <span class="ident">masks</span>);
            <span class="kw">let</span> <span class="ident">mask_offset</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">ishl_imm</span>(<span class="ident">arg1</span>, <span class="number">4</span>);
            <span class="kw">let</span> <span class="ident">mask</span> <span class="op">=</span>
                <span class="ident">pos</span>.<span class="ident">ins</span>()
                    .<span class="ident">load_complex</span>(<span class="ident">arg0_type</span>, <span class="ident">MemFlags::new</span>(), <span class="kw-2">&amp;</span>[<span class="ident">mask_address</span>, <span class="ident">mask_offset</span>], <span class="number">0</span>);
            <span class="ident">pos</span>.<span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">replace</span>(<span class="ident">inst</span>).<span class="ident">band</span>(<span class="ident">shifted</span>, <span class="ident">mask</span>);
        } <span class="kw">else</span> <span class="kw">if</span> <span class="ident">arg0_type</span>.<span class="ident">is_vector</span>() {
            <span class="comment">// x86 has encodings for these shifts.</span>
            <span class="ident">pos</span>.<span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">replace</span>(<span class="ident">inst</span>).<span class="ident">x86_psll</span>(<span class="ident">arg0</span>, <span class="ident">shift_index</span>);
        } <span class="kw">else</span> <span class="kw">if</span> <span class="ident">arg0_type</span> <span class="op">=</span><span class="op">=</span> <span class="ident">I64</span> {
            <span class="comment">// 64 bit shifts need to be legalized on x86_32.</span>
            <span class="kw">let</span> <span class="ident">x86_isa</span> <span class="op">=</span> <span class="ident">isa</span>
                .<span class="ident">as_any</span>()
                .<span class="ident">downcast_ref</span>::<span class="op">&lt;</span><span class="ident">isa::x86::Isa</span><span class="op">&gt;</span>()
                .<span class="ident">expect</span>(<span class="string">&quot;the target ISA must be x86 at this point&quot;</span>);
            <span class="kw">if</span> <span class="ident">x86_isa</span>.<span class="ident">isa_flags</span>.<span class="ident">has_sse41</span>() {
                <span class="comment">// if we have pinstrq/pextrq (SSE 4.1), legalize to that</span>
                <span class="kw">let</span> <span class="ident">value</span> <span class="op">=</span> <span class="ident">expand_dword_to_xmm</span>(<span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">pos</span>, <span class="ident">arg0</span>, <span class="ident">arg0_type</span>);
                <span class="kw">let</span> <span class="ident">amount</span> <span class="op">=</span> <span class="ident">expand_dword_to_xmm</span>(<span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">pos</span>, <span class="ident">arg1</span>, <span class="ident">arg1_type</span>);
                <span class="kw">let</span> <span class="ident">shifted</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">x86_psll</span>(<span class="ident">value</span>, <span class="ident">amount</span>);
                <span class="ident">contract_dword_from_xmm</span>(<span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">pos</span>, <span class="ident">inst</span>, <span class="ident">shifted</span>, <span class="ident">arg0_type</span>);
            } <span class="kw">else</span> {
                <span class="comment">// otherwise legalize to libcall</span>
                <span class="ident">expand_as_libcall</span>(<span class="ident">inst</span>, <span class="ident">func</span>, <span class="ident">isa</span>);
            }
        } <span class="kw">else</span> {
            <span class="comment">// Everything else should be already legal.</span>
            <span class="macro">unreachable!</span>()
        }
    }
}

<span class="doccomment">/// Convert an imul.i64x2 to a valid code sequence on x86, first with AVX512 and then with SSE2.</span>
<span class="kw">fn</span> <span class="ident">convert_i64x2_imul</span>(
    <span class="ident">inst</span>: <span class="ident">ir::Inst</span>,
    <span class="ident">func</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">ir::Function</span>,
    <span class="ident">_cfg</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">ControlFlowGraph</span>,
    <span class="ident">isa</span>: <span class="kw-2">&amp;</span><span class="kw">dyn</span> <span class="ident">TargetIsa</span>,
) {
    <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">pos</span> <span class="op">=</span> <span class="ident">FuncCursor::new</span>(<span class="ident">func</span>).<span class="ident">at_inst</span>(<span class="ident">inst</span>);
    <span class="ident">pos</span>.<span class="ident">use_srcloc</span>(<span class="ident">inst</span>);

    <span class="kw">if</span> <span class="kw">let</span> <span class="ident">ir::InstructionData::Binary</span> {
        <span class="ident">opcode</span>: <span class="ident">ir::Opcode::Imul</span>,
        <span class="ident">args</span>: [<span class="ident">arg0</span>, <span class="ident">arg1</span>],
    } <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">func</span>.<span class="ident">dfg</span>[<span class="ident">inst</span>]
    {
        <span class="kw">let</span> <span class="ident">ty</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">ctrl_typevar</span>(<span class="ident">inst</span>);
        <span class="kw">if</span> <span class="ident">ty</span> <span class="op">=</span><span class="op">=</span> <span class="ident">I64X2</span> {
            <span class="kw">let</span> <span class="ident">x86_isa</span> <span class="op">=</span> <span class="ident">isa</span>
                .<span class="ident">as_any</span>()
                .<span class="ident">downcast_ref</span>::<span class="op">&lt;</span><span class="ident">isa::x86::Isa</span><span class="op">&gt;</span>()
                .<span class="ident">expect</span>(<span class="string">&quot;the target ISA must be x86 at this point&quot;</span>);
            <span class="kw">if</span> <span class="ident">x86_isa</span>.<span class="ident">isa_flags</span>.<span class="ident">use_avx512dq_simd</span>() <span class="op">|</span><span class="op">|</span> <span class="ident">x86_isa</span>.<span class="ident">isa_flags</span>.<span class="ident">use_avx512vl_simd</span>() {
                <span class="comment">// If we have certain AVX512 features, we can lower this instruction simply.</span>
                <span class="ident">pos</span>.<span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">replace</span>(<span class="ident">inst</span>).<span class="ident">x86_pmullq</span>(<span class="ident">arg0</span>, <span class="ident">arg1</span>);
            } <span class="kw">else</span> {
                <span class="comment">// Otherwise, we default to a very lengthy SSE2-compatible sequence. It splits each</span>
                <span class="comment">// 64-bit lane into 32-bit high and low sections using shifting and then performs</span>
                <span class="comment">// the following arithmetic per lane: with arg0 = concat(high0, low0) and arg1 =</span>
                <span class="comment">// concat(high1, low1), calculate (high0 * low1) + (high1 * low0) + (low0 * low1).</span>
                <span class="kw">let</span> <span class="ident">high0</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">ushr_imm</span>(<span class="ident">arg0</span>, <span class="number">32</span>);
                <span class="kw">let</span> <span class="ident">mul0</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">x86_pmuludq</span>(<span class="ident">high0</span>, <span class="ident">arg1</span>);
                <span class="kw">let</span> <span class="ident">high1</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">ushr_imm</span>(<span class="ident">arg1</span>, <span class="number">32</span>);
                <span class="kw">let</span> <span class="ident">mul1</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">x86_pmuludq</span>(<span class="ident">high1</span>, <span class="ident">arg0</span>);
                <span class="kw">let</span> <span class="ident">addhigh</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">iadd</span>(<span class="ident">mul0</span>, <span class="ident">mul1</span>);
                <span class="kw">let</span> <span class="ident">high</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">ishl_imm</span>(<span class="ident">addhigh</span>, <span class="number">32</span>);
                <span class="kw">let</span> <span class="ident">low</span> <span class="op">=</span> <span class="ident">pos</span>.<span class="ident">ins</span>().<span class="ident">x86_pmuludq</span>(<span class="ident">arg0</span>, <span class="ident">arg1</span>);
                <span class="ident">pos</span>.<span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">replace</span>(<span class="ident">inst</span>).<span class="ident">iadd</span>(<span class="ident">low</span>, <span class="ident">high</span>);
            }
        } <span class="kw">else</span> {
            <span class="macro">unreachable!</span>(
                <span class="string">&quot;{} should be encodable; it cannot be legalized by convert_i64x2_imul&quot;</span>,
                <span class="ident">pos</span>.<span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">display_inst</span>(<span class="ident">inst</span>, <span class="prelude-val">None</span>)
            );
        }
    }
}

<span class="kw">fn</span> <span class="ident">expand_tls_value</span>(
    <span class="ident">inst</span>: <span class="ident">ir::Inst</span>,
    <span class="ident">func</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">ir::Function</span>,
    <span class="ident">_cfg</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">ControlFlowGraph</span>,
    <span class="ident">isa</span>: <span class="kw-2">&amp;</span><span class="kw">dyn</span> <span class="ident">TargetIsa</span>,
) {
    <span class="kw">use</span> <span class="kw">crate</span><span class="ident">::settings::TlsModel</span>;

    <span class="macro">assert!</span>(
        <span class="ident">isa</span>.<span class="ident">triple</span>().<span class="ident">architecture</span> <span class="op">=</span><span class="op">=</span> <span class="ident">target_lexicon::Architecture::X86_64</span>,
        <span class="string">&quot;Not yet implemented for {:?}&quot;</span>,
        <span class="ident">isa</span>.<span class="ident">triple</span>(),
    );

    <span class="kw">if</span> <span class="kw">let</span> <span class="ident">ir::InstructionData::UnaryGlobalValue</span> {
        <span class="ident">opcode</span>: <span class="ident">ir::Opcode::TlsValue</span>,
        <span class="ident">global_value</span>,
    } <span class="op">=</span> <span class="ident">func</span>.<span class="ident">dfg</span>[<span class="ident">inst</span>]
    {
        <span class="kw">let</span> <span class="ident">ctrl_typevar</span> <span class="op">=</span> <span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">ctrl_typevar</span>(<span class="ident">inst</span>);
        <span class="macro">assert_eq!</span>(<span class="ident">ctrl_typevar</span>, <span class="ident">ir::types::I64</span>);

        <span class="kw">match</span> <span class="ident">isa</span>.<span class="ident">flags</span>().<span class="ident">tls_model</span>() {
            <span class="ident">TlsModel::None</span> <span class="op">=</span><span class="op">&gt;</span> <span class="macro">panic!</span>(<span class="string">&quot;tls_model flag is not set.&quot;</span>),
            <span class="ident">TlsModel::ElfGd</span> <span class="op">=</span><span class="op">&gt;</span> {
                <span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">replace</span>(<span class="ident">inst</span>).<span class="ident">x86_elf_tls_get_addr</span>(<span class="ident">global_value</span>);
            }
            <span class="ident">TlsModel::Macho</span> <span class="op">=</span><span class="op">&gt;</span> {
                <span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">replace</span>(<span class="ident">inst</span>).<span class="ident">x86_macho_tls_get_addr</span>(<span class="ident">global_value</span>);
            }
            <span class="ident">model</span> <span class="op">=</span><span class="op">&gt;</span> <span class="macro">unimplemented!</span>(<span class="string">&quot;tls_value for tls model {:?}&quot;</span>, <span class="ident">model</span>),
        }
    } <span class="kw">else</span> {
        <span class="macro">unreachable!</span>();
    }
}
</pre></div>
</section><section id="search" class="content hidden"></section><div id="rustdoc-vars" data-root-path="../../../../" data-current-crate="cranelift_codegen" data-search-index-js="../../../../search-index.js" data-search-js="../../../../search.js"></div>
    <script src="../../../../main.js"></script><script src="../../../../source-script.js"></script><script src="../../../../source-files.js"></script></body></html>