HelpInfo,F:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,F:\Microsemi\Libero_SoC_v12.6\SynplifyPro\bin\assistant
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=21 on top level netlist shift_reg32 ||shift_reg32.srr(185);liberoaction://cross_probe/hdl/file/'<project>\synthesis\shift_reg32.srr'/linenumber/185||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock shift_reg32|CLK which controls 32 sequential elements including Q_int[31:0]. This clock has no specified timing constraint which may adversely impact design performance. ||shift_reg32.srr(211);liberoaction://cross_probe/hdl/file/'<project>\synthesis\shift_reg32.srr'/linenumber/211||shift_reg32.v(28);liberoaction://cross_probe/hdl/file/'<project>\hdl\shift_reg32.v'/linenumber/28
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||shift_reg32.srr(213);liberoaction://cross_probe/hdl/file/'<project>\synthesis\shift_reg32.srr'/linenumber/213||null;null
Implementation;Synthesis||FP130||@N: Promoting Net CLK_c on CLKINT  I_34 ||shift_reg32.srr(308);liberoaction://cross_probe/hdl/file/'<project>\synthesis\shift_reg32.srr'/linenumber/308||null;null
Implementation;Synthesis||FP130||@N: Promoting Net RST_c on CLKINT  I_35 ||shift_reg32.srr(309);liberoaction://cross_probe/hdl/file/'<project>\synthesis\shift_reg32.srr'/linenumber/309||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock shift_reg32|CLK with period 10.00ns. Please declare a user-defined clock on port CLK.||shift_reg32.srr(358);liberoaction://cross_probe/hdl/file/'<project>\synthesis\shift_reg32.srr'/linenumber/358||null;null
Implementation;Place and Route;RootName:shift_reg32
Implementation;Place and Route||(null)||Please refer to the log file for details about 6 Info(s)||shift_reg32_layout_log.log;liberoaction://open_report/file/shift_reg32_layout_log.log||(null);(null)
