# Multi-cycle CPU in Verilog HDL

![screen shot 2015-01-30 at 5 41 10 pm](https://cloud.githubusercontent.com/assets/2714382/5984743/3ba8cdfe-a8a7-11e4-8af9-6d57dec715c1.png)
