;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	ADD 1, 0
	MOV 12, 200
	SUB @-127, 100
	JMZ <121, 106
	CMP @10, 9
	JMP 1, @20
	JMP 1, @20
	ADD @121, 103
	SUB @121, 103
	SUB @127, 106
	SUB 72, @310
	SUB 2, @0
	JMP -41, @-24
	JMZ <-121, 106
	JMP -41, @-24
	ADD 290, -860
	JMP 1, @20
	CMP @21, 5
	SPL <-121, 106
	CMP @21, 5
	SUB @500, 2
	JMZ <121, 106
	JMZ <-121, 106
	JMP -41, @-24
	SUB @500, 2
	SUB @500, 2
	SUB #72, @200
	JMZ <-161, 190
	SUB 12, @10
	SUB -207, <-120
	MOV -41, <-24
	SPL 614, 900
	MOV -41, <-924
	JMP -41, @-24
	ADD 290, -860
	ADD 290, -860
	SUB 12, @10
	DJN -1, @-20
	SUB @-127, 100
	JMP 12, <10
	SUB @-127, 100
	JMP 1, @20
	SPL @72, #260
	CMP -207, <-120
	JMZ <121, 106
	CMP -207, <-120
