<?xml version="1.0" encoding="UTF-8"?><log><logentry revision="203533"><author>mark.chen</author><date>2018-09-10T00:46:20.248710Z</date><paths><path action="M" kind="file">/hardware/CNC2/branches/release_CNC2_v10.118.12/cnc2.srcs/sources_1/CNC2_FC_M3.v</path><path action="M" kind="file">/hardware/CNC2/branches/release_CNC2_v10.118.12/cnc2.srcs/sources_1/SRI_Protocol_Modbus.v</path><path action="M" localPath="cnc2.srcs\sources_1\CNC2_FC_M3.v" kind="file">/hardware/CNC2/trunk/cnc2.srcs/sources_1/CNC2_FC_M3.v</path><path action="M" kind="file">/hardware/CNC2/branches/release_CNC2_v10.118.12/cnc2.srcs/sources_1/CNC2_FC_V2_M3_MARKING.v</path><path action="M" localPath="cnc2.srcs\sources_1\CNC2_FC_V2_EtherCAT.v" kind="file">/hardware/CNC2/trunk/cnc2.srcs/sources_1/CNC2_FC_V2_EtherCAT.v</path><path action="M" kind="file">/hardware/CNC2/branches/release_CNC2_v10.118.12/cnc2.srcs/sources_1/CNC2_FC_M3_MARKING.v</path><path action="M" kind="file">/hardware/CNC2/branches/release_CNC2_v10.118.12/cnc2.srcs/sources_1/CNC2_FC_V2.v</path><path action="M" kind="file">/hardware/CNC2/branches/release_CNC2_v10.118.12/Build/setEnv.bat</path><path action="M" localPath="cnc2.srcs\sources_1\CNC2_22A_M3.v" kind="file">/hardware/CNC2/trunk/cnc2.srcs/sources_1/CNC2_22A_M3.v</path><path action="M" kind="file">/hardware/CNC2/branches/release_CNC2_v10.118.12/cnc2.srcs/sources_1/LocalBusBridge.v</path><path action="M" localPath="Build\setEnv.bat" kind="file">/hardware/CNC2/trunk/Build/setEnv.bat</path><path action="M" localPath="cnc2.srcs\sources_1\CNC2_FC_V2_M3.v" kind="file">/hardware/CNC2/trunk/cnc2.srcs/sources_1/CNC2_FC_V2_M3.v</path><path action="M" localPath="cnc2.srcs\sources_1\SRI_Protocol_Modbus.v" kind="file">/hardware/CNC2/trunk/cnc2.srcs/sources_1/SRI_Protocol_Modbus.v</path><path action="M" kind="file">/hardware/CNC2/branches/release_CNC2_v10.118.12/cnc2.srcs/sources_1/CNC2_FC_V2_M3.v</path><path action="M" localPath="cnc2.srcs\sources_1\LocalBusBridge.v" kind="file">/hardware/CNC2/trunk/cnc2.srcs/sources_1/LocalBusBridge.v</path></paths><msg>merge: CNCKL_2531_f_SRIRxDelayRecv, 202160-202486 to 10.118.12B, 10.118.13
by 青杉

feature

調整SRI FPGA接收的時序，在發送完成後等待6us後才開始接收。(修改後可支援31米長線材)</msg></logentry></log>