

Implementation tool: Xilinx Vivado v.2020.2
Project:             project_tmp
Solution:            solution_tmp
Device target:       xc7z020-clg484-1
Report date:         Tue Apr 13 11:37:03 UTC 2021

#=== Post-Implementation Resource usage ===
SLICE:         2150
LUT:           6173
FF:            8160
DSP:             20
BRAM:             0
SRL:            122
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    8.276
CP achieved post-implementation:    8.689
Timing met
