-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Version: 2020.2
-- Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity hardware_encoding_read_input5 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    m_axi_HP1_AWVALID : OUT STD_LOGIC;
    m_axi_HP1_AWREADY : IN STD_LOGIC;
    m_axi_HP1_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_HP1_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_HP1_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_HP1_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_HP1_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_HP1_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_HP1_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_HP1_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_HP1_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_HP1_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_HP1_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_HP1_WVALID : OUT STD_LOGIC;
    m_axi_HP1_WREADY : IN STD_LOGIC;
    m_axi_HP1_WDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
    m_axi_HP1_WSTRB : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_HP1_WLAST : OUT STD_LOGIC;
    m_axi_HP1_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_HP1_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_HP1_ARVALID : OUT STD_LOGIC;
    m_axi_HP1_ARREADY : IN STD_LOGIC;
    m_axi_HP1_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_HP1_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_HP1_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_HP1_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_HP1_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_HP1_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_HP1_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_HP1_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_HP1_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_HP1_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_HP1_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_HP1_RVALID : IN STD_LOGIC;
    m_axi_HP1_RREADY : OUT STD_LOGIC;
    m_axi_HP1_RDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    m_axi_HP1_RLAST : IN STD_LOGIC;
    m_axi_HP1_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_HP1_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_HP1_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_HP1_BVALID : IN STD_LOGIC;
    m_axi_HP1_BREADY : OUT STD_LOGIC;
    m_axi_HP1_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_HP1_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_HP1_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    input_r_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    input_r_full_n : IN STD_LOGIC;
    input_r_write : OUT STD_LOGIC;
    s1 : IN STD_LOGIC_VECTOR (63 downto 0);
    output_r : IN STD_LOGIC_VECTOR (63 downto 0);
    output_out_din : OUT STD_LOGIC_VECTOR (63 downto 0);
    output_out_full_n : IN STD_LOGIC;
    output_out_write : OUT STD_LOGIC );
end;


architecture behav of hardware_encoding_read_input5 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state48 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000100000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state49 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000001000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state50 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000010000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state51 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000100000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state52 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000001000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state53 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000010000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state54 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000100000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state55 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000001000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state56 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000010000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state57 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000100000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state58 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000001000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state59 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000010000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state60 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000100000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state61 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000001000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state62 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000010000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state63 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000100000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state64 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000001000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state65 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000010000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state66 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000100000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state67 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000001000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state68 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000010000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state69 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000100000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state70 : STD_LOGIC_VECTOR (78 downto 0) := "0000000001000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state71 : STD_LOGIC_VECTOR (78 downto 0) := "0000000010000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state72 : STD_LOGIC_VECTOR (78 downto 0) := "0000000100000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state73 : STD_LOGIC_VECTOR (78 downto 0) := "0000001000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state74 : STD_LOGIC_VECTOR (78 downto 0) := "0000010000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state75 : STD_LOGIC_VECTOR (78 downto 0) := "0000100000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state76 : STD_LOGIC_VECTOR (78 downto 0) := "0001000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state77 : STD_LOGIC_VECTOR (78 downto 0) := "0010000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (78 downto 0) := "0100000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state151 : STD_LOGIC_VECTOR (78 downto 0) := "1000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv32_4D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001101";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_49 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001001";
    constant ap_const_lv32_4A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001010";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_4B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001011";
    constant ap_const_lv32_4C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001100";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_4E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001110";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv15_1 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    constant ap_const_lv16_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000010";
    constant ap_const_lv15_64 : STD_LOGIC_VECTOR (14 downto 0) := "000000001100100";

attribute shreg_extract : string;
    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal HP1_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal HP1_blk_n_R : STD_LOGIC;
    signal ap_CS_fsm_state73 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state73 : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal icmp_ln206_reg_403 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp0_iter71 : STD_LOGIC := '0';
    signal icmp_ln206_reg_403_pp0_iter70_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal input_r_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state74 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state74 : signal is "none";
    signal ap_CS_fsm_state75 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state75 : signal is "none";
    signal ap_enable_reg_pp0_iter72 : STD_LOGIC := '0';
    signal icmp_ln206_reg_403_pp0_iter71_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal output_out_blk_n : STD_LOGIC;
    signal i_reg_160 : STD_LOGIC_VECTOR (14 downto 0);
    signal i_reg_160_pp0_iter1_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_block_state78_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state79_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state79_io : BOOLEAN;
    signal ap_block_state80_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state81_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state82_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state83_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state84_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state85_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state86_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state87_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state88_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state89_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state90_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state91_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_state92_pp0_stage0_iter14 : BOOLEAN;
    signal ap_block_state93_pp0_stage0_iter15 : BOOLEAN;
    signal ap_block_state94_pp0_stage0_iter16 : BOOLEAN;
    signal ap_block_state95_pp0_stage0_iter17 : BOOLEAN;
    signal ap_block_state96_pp0_stage0_iter18 : BOOLEAN;
    signal ap_block_state97_pp0_stage0_iter19 : BOOLEAN;
    signal ap_block_state98_pp0_stage0_iter20 : BOOLEAN;
    signal ap_block_state99_pp0_stage0_iter21 : BOOLEAN;
    signal ap_block_state100_pp0_stage0_iter22 : BOOLEAN;
    signal ap_block_state101_pp0_stage0_iter23 : BOOLEAN;
    signal ap_block_state102_pp0_stage0_iter24 : BOOLEAN;
    signal ap_block_state103_pp0_stage0_iter25 : BOOLEAN;
    signal ap_block_state104_pp0_stage0_iter26 : BOOLEAN;
    signal ap_block_state105_pp0_stage0_iter27 : BOOLEAN;
    signal ap_block_state106_pp0_stage0_iter28 : BOOLEAN;
    signal ap_block_state107_pp0_stage0_iter29 : BOOLEAN;
    signal ap_block_state108_pp0_stage0_iter30 : BOOLEAN;
    signal ap_block_state109_pp0_stage0_iter31 : BOOLEAN;
    signal ap_block_state110_pp0_stage0_iter32 : BOOLEAN;
    signal ap_block_state111_pp0_stage0_iter33 : BOOLEAN;
    signal ap_block_state112_pp0_stage0_iter34 : BOOLEAN;
    signal ap_block_state113_pp0_stage0_iter35 : BOOLEAN;
    signal ap_block_state114_pp0_stage0_iter36 : BOOLEAN;
    signal ap_block_state115_pp0_stage0_iter37 : BOOLEAN;
    signal ap_block_state116_pp0_stage0_iter38 : BOOLEAN;
    signal ap_block_state117_pp0_stage0_iter39 : BOOLEAN;
    signal ap_block_state118_pp0_stage0_iter40 : BOOLEAN;
    signal ap_block_state119_pp0_stage0_iter41 : BOOLEAN;
    signal ap_block_state120_pp0_stage0_iter42 : BOOLEAN;
    signal ap_block_state121_pp0_stage0_iter43 : BOOLEAN;
    signal ap_block_state122_pp0_stage0_iter44 : BOOLEAN;
    signal ap_block_state123_pp0_stage0_iter45 : BOOLEAN;
    signal ap_block_state124_pp0_stage0_iter46 : BOOLEAN;
    signal ap_block_state125_pp0_stage0_iter47 : BOOLEAN;
    signal ap_block_state126_pp0_stage0_iter48 : BOOLEAN;
    signal ap_block_state127_pp0_stage0_iter49 : BOOLEAN;
    signal ap_block_state128_pp0_stage0_iter50 : BOOLEAN;
    signal ap_block_state129_pp0_stage0_iter51 : BOOLEAN;
    signal ap_block_state130_pp0_stage0_iter52 : BOOLEAN;
    signal ap_block_state131_pp0_stage0_iter53 : BOOLEAN;
    signal ap_block_state132_pp0_stage0_iter54 : BOOLEAN;
    signal ap_block_state133_pp0_stage0_iter55 : BOOLEAN;
    signal ap_block_state134_pp0_stage0_iter56 : BOOLEAN;
    signal ap_block_state135_pp0_stage0_iter57 : BOOLEAN;
    signal ap_block_state136_pp0_stage0_iter58 : BOOLEAN;
    signal ap_block_state137_pp0_stage0_iter59 : BOOLEAN;
    signal ap_block_state138_pp0_stage0_iter60 : BOOLEAN;
    signal ap_block_state139_pp0_stage0_iter61 : BOOLEAN;
    signal ap_block_state140_pp0_stage0_iter62 : BOOLEAN;
    signal ap_block_state141_pp0_stage0_iter63 : BOOLEAN;
    signal ap_block_state142_pp0_stage0_iter64 : BOOLEAN;
    signal ap_block_state143_pp0_stage0_iter65 : BOOLEAN;
    signal ap_block_state144_pp0_stage0_iter66 : BOOLEAN;
    signal ap_block_state145_pp0_stage0_iter67 : BOOLEAN;
    signal ap_block_state146_pp0_stage0_iter68 : BOOLEAN;
    signal ap_block_state147_pp0_stage0_iter69 : BOOLEAN;
    signal ap_block_state148_pp0_stage0_iter70 : BOOLEAN;
    signal ap_block_state149_pp0_stage0_iter71 : BOOLEAN;
    signal ap_block_state150_pp0_stage0_iter72 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal i_reg_160_pp0_iter2_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal i_reg_160_pp0_iter3_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal i_reg_160_pp0_iter4_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal i_reg_160_pp0_iter5_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal i_reg_160_pp0_iter6_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal i_reg_160_pp0_iter7_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal i_reg_160_pp0_iter8_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal i_reg_160_pp0_iter9_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal i_reg_160_pp0_iter10_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal i_reg_160_pp0_iter11_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal i_reg_160_pp0_iter12_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal i_reg_160_pp0_iter13_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal i_reg_160_pp0_iter14_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal i_reg_160_pp0_iter15_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal i_reg_160_pp0_iter16_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal i_reg_160_pp0_iter17_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal i_reg_160_pp0_iter18_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal i_reg_160_pp0_iter19_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal i_reg_160_pp0_iter20_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal i_reg_160_pp0_iter21_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal i_reg_160_pp0_iter22_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal i_reg_160_pp0_iter23_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal i_reg_160_pp0_iter24_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal i_reg_160_pp0_iter25_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal i_reg_160_pp0_iter26_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal i_reg_160_pp0_iter27_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal i_reg_160_pp0_iter28_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal i_reg_160_pp0_iter29_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal i_reg_160_pp0_iter30_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal i_reg_160_pp0_iter31_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal i_reg_160_pp0_iter32_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal i_reg_160_pp0_iter33_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal i_reg_160_pp0_iter34_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal i_reg_160_pp0_iter35_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal i_reg_160_pp0_iter36_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal i_reg_160_pp0_iter37_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal i_reg_160_pp0_iter38_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal i_reg_160_pp0_iter39_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal i_reg_160_pp0_iter40_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal i_reg_160_pp0_iter41_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal i_reg_160_pp0_iter42_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal i_reg_160_pp0_iter43_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal i_reg_160_pp0_iter44_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal i_reg_160_pp0_iter45_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal i_reg_160_pp0_iter46_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal i_reg_160_pp0_iter47_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal i_reg_160_pp0_iter48_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal i_reg_160_pp0_iter49_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal i_reg_160_pp0_iter50_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal i_reg_160_pp0_iter51_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal i_reg_160_pp0_iter52_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal i_reg_160_pp0_iter53_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal i_reg_160_pp0_iter54_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal i_reg_160_pp0_iter55_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal i_reg_160_pp0_iter56_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal i_reg_160_pp0_iter57_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal i_reg_160_pp0_iter58_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal i_reg_160_pp0_iter59_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal i_reg_160_pp0_iter60_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal i_reg_160_pp0_iter61_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal i_reg_160_pp0_iter62_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal i_reg_160_pp0_iter63_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal i_reg_160_pp0_iter64_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal i_reg_160_pp0_iter65_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal i_reg_160_pp0_iter66_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal i_reg_160_pp0_iter67_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal i_reg_160_pp0_iter68_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal i_reg_160_pp0_iter69_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal i_reg_160_pp0_iter70_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal i_reg_160_pp0_iter71_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln201_fu_172_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln201_reg_347 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln199_fu_176_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln199_reg_352 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal add_ln201_fu_208_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln201_reg_360 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln199_fu_182_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal HP1_addr_reg_365 : STD_LOGIC_VECTOR (63 downto 0);
    signal size_upper_fu_233_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal size_upper_reg_371 : STD_LOGIC_VECTOR (7 downto 0);
    signal size_lower_reg_377 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state76 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state76 : signal is "none";
    signal grp_fu_334_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal size_reg_393 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_CS_fsm_state77 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state77 : signal is "none";
    signal add_ln206_fu_253_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln206_reg_398 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal icmp_ln206_fu_259_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_403_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_403_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_403_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_403_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_403_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_403_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_403_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_403_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_403_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_403_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_403_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_403_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_403_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_403_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_403_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_403_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_403_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_403_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_403_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_403_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_403_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_403_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_403_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_403_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_403_pp0_iter25_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_403_pp0_iter26_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_403_pp0_iter27_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_403_pp0_iter28_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_403_pp0_iter29_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_403_pp0_iter30_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_403_pp0_iter31_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_403_pp0_iter32_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_403_pp0_iter33_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_403_pp0_iter34_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_403_pp0_iter35_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_403_pp0_iter36_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_403_pp0_iter37_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_403_pp0_iter38_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_403_pp0_iter39_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_403_pp0_iter40_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_403_pp0_iter41_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_403_pp0_iter42_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_403_pp0_iter43_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_403_pp0_iter44_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_403_pp0_iter45_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_403_pp0_iter46_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_403_pp0_iter47_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_403_pp0_iter48_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_403_pp0_iter49_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_403_pp0_iter50_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_403_pp0_iter51_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_403_pp0_iter52_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_403_pp0_iter53_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_403_pp0_iter54_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_403_pp0_iter55_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_403_pp0_iter56_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_403_pp0_iter57_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_403_pp0_iter58_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_403_pp0_iter59_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_403_pp0_iter60_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_403_pp0_iter61_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_403_pp0_iter62_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_403_pp0_iter63_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_403_pp0_iter64_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_403_pp0_iter65_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_403_pp0_iter66_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_403_pp0_iter67_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_403_pp0_iter68_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_403_pp0_iter69_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal HP1_addr_1_reg_407 : STD_LOGIC_VECTOR (63 downto 0);
    signal HP1_addr_1_read_reg_413 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state78 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter18 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter19 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter20 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter21 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter22 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter23 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter24 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter25 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter26 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter27 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter28 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter29 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter30 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter31 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter32 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter33 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter34 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter35 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter36 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter37 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter38 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter39 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter40 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter41 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter42 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter43 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter44 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter45 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter46 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter47 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter48 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter49 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter50 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter51 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter52 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter53 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter54 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter55 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter56 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter57 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter58 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter59 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter60 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter61 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter62 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter63 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter64 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter65 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter66 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter67 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter68 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter69 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter70 : STD_LOGIC := '0';
    signal c_reg_149 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state151 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state151 : signal is "none";
    signal ap_block_state1 : BOOLEAN;
    signal ap_phi_mux_i_phi_fu_164_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln201_fu_223_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln174_fu_293_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln174_2_fu_329_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal trunc_ln201_2_fu_188_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_ln_fu_192_p5 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln201_fu_204_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln201_1_fu_213_p4 : STD_LOGIC_VECTOR (62 downto 0);
    signal i_cast_fu_264_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln174_1_fu_268_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln174_fu_274_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln174_fu_278_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln174_1_fu_283_p4 : STD_LOGIC_VECTOR (62 downto 0);
    signal trunc_ln174_fu_303_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln174_fu_307_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln_fu_312_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln174_1_fu_320_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal lshr_ln174_fu_324_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_334_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_334_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_334_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_334_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (78 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal grp_fu_334_p00 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_334_p20 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component hardware_encoding_mac_muladd_8ns_8ns_8ns_15_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;



begin
    mac_muladd_8ns_8ns_8ns_15_4_1_U1 : component hardware_encoding_mac_muladd_8ns_8ns_8ns_15_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 15)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_334_p0,
        din1 => grp_fu_334_p1,
        din2 => grp_fu_334_p2,
        ce => grp_fu_334_ce,
        dout => grp_fu_334_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((icmp_ln199_fu_182_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state78) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state78)) then 
                        ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state78);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter18 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter19 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter20 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter21 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter22 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter23 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter24_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter24 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter25_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter25 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter26_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter26 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter27_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter27 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter28_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter28 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter29_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter29 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter30_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter30 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter31_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter31 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter32_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter32 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter33_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter33 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter34_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter34 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter35_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter35 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter36_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter36 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter37_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter37 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter38_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter38 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter39_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter39 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter39 <= ap_enable_reg_pp0_iter38;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter40_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter40 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter40 <= ap_enable_reg_pp0_iter39;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter41_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter41 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter41 <= ap_enable_reg_pp0_iter40;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter42_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter42 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter42 <= ap_enable_reg_pp0_iter41;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter43_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter43 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter43 <= ap_enable_reg_pp0_iter42;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter44_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter44 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter44 <= ap_enable_reg_pp0_iter43;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter45_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter45 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter45 <= ap_enable_reg_pp0_iter44;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter46_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter46 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter46 <= ap_enable_reg_pp0_iter45;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter47_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter47 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter47 <= ap_enable_reg_pp0_iter46;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter48_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter48 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter48 <= ap_enable_reg_pp0_iter47;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter49_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter49 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter49 <= ap_enable_reg_pp0_iter48;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter50_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter50 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter50 <= ap_enable_reg_pp0_iter49;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter51_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter51 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter51 <= ap_enable_reg_pp0_iter50;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter52_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter52 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter52 <= ap_enable_reg_pp0_iter51;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter53_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter53 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter53 <= ap_enable_reg_pp0_iter52;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter54_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter54 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter54 <= ap_enable_reg_pp0_iter53;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter55_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter55 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter55 <= ap_enable_reg_pp0_iter54;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter56_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter56 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter56 <= ap_enable_reg_pp0_iter55;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter57_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter57 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter57 <= ap_enable_reg_pp0_iter56;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter58_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter58 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter58 <= ap_enable_reg_pp0_iter57;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter59_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter59 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter59 <= ap_enable_reg_pp0_iter58;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter60_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter60 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter60 <= ap_enable_reg_pp0_iter59;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter61_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter61 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter61 <= ap_enable_reg_pp0_iter60;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter62_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter62 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter62 <= ap_enable_reg_pp0_iter61;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter63_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter63 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter63 <= ap_enable_reg_pp0_iter62;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter64_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter64 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter64 <= ap_enable_reg_pp0_iter63;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter65_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter65 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter65 <= ap_enable_reg_pp0_iter64;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter66_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter66 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter66 <= ap_enable_reg_pp0_iter65;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter67_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter67 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter67 <= ap_enable_reg_pp0_iter66;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter68_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter68 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter68 <= ap_enable_reg_pp0_iter67;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter69_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter69 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter69 <= ap_enable_reg_pp0_iter68;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter70_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter70 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter70 <= ap_enable_reg_pp0_iter69;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter71_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter71 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter71 <= ap_enable_reg_pp0_iter70;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter72_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter72 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter72 <= ap_enable_reg_pp0_iter71;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
                    ap_enable_reg_pp0_iter72 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((real_start = ap_const_logic_1) and (internal_ap_ready = ap_const_logic_0))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    c_reg_149_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0) or (output_out_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                c_reg_149 <= ap_const_lv3_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state151)) then 
                c_reg_149 <= add_ln199_reg_352;
            end if; 
        end if;
    end process;

    i_reg_160_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
                i_reg_160 <= ap_const_lv15_0;
            elsif (((icmp_ln206_reg_403 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                i_reg_160 <= add_ln206_reg_398;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln206_reg_403_pp0_iter70_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                HP1_addr_1_read_reg_413 <= m_axi_HP1_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln206_fu_259_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                HP1_addr_1_reg_407 <= sext_ln174_fu_293_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln199_fu_182_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                HP1_addr_reg_365 <= sext_ln201_fu_223_p1;
                add_ln201_reg_360 <= add_ln201_fu_208_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                add_ln199_reg_352 <= add_ln199_fu_176_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                add_ln206_reg_398 <= add_ln206_fu_253_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                i_reg_160_pp0_iter10_reg <= i_reg_160_pp0_iter9_reg;
                i_reg_160_pp0_iter11_reg <= i_reg_160_pp0_iter10_reg;
                i_reg_160_pp0_iter12_reg <= i_reg_160_pp0_iter11_reg;
                i_reg_160_pp0_iter13_reg <= i_reg_160_pp0_iter12_reg;
                i_reg_160_pp0_iter14_reg <= i_reg_160_pp0_iter13_reg;
                i_reg_160_pp0_iter15_reg <= i_reg_160_pp0_iter14_reg;
                i_reg_160_pp0_iter16_reg <= i_reg_160_pp0_iter15_reg;
                i_reg_160_pp0_iter17_reg <= i_reg_160_pp0_iter16_reg;
                i_reg_160_pp0_iter18_reg <= i_reg_160_pp0_iter17_reg;
                i_reg_160_pp0_iter19_reg <= i_reg_160_pp0_iter18_reg;
                i_reg_160_pp0_iter20_reg <= i_reg_160_pp0_iter19_reg;
                i_reg_160_pp0_iter21_reg <= i_reg_160_pp0_iter20_reg;
                i_reg_160_pp0_iter22_reg <= i_reg_160_pp0_iter21_reg;
                i_reg_160_pp0_iter23_reg <= i_reg_160_pp0_iter22_reg;
                i_reg_160_pp0_iter24_reg <= i_reg_160_pp0_iter23_reg;
                i_reg_160_pp0_iter25_reg <= i_reg_160_pp0_iter24_reg;
                i_reg_160_pp0_iter26_reg <= i_reg_160_pp0_iter25_reg;
                i_reg_160_pp0_iter27_reg <= i_reg_160_pp0_iter26_reg;
                i_reg_160_pp0_iter28_reg <= i_reg_160_pp0_iter27_reg;
                i_reg_160_pp0_iter29_reg <= i_reg_160_pp0_iter28_reg;
                i_reg_160_pp0_iter2_reg <= i_reg_160_pp0_iter1_reg;
                i_reg_160_pp0_iter30_reg <= i_reg_160_pp0_iter29_reg;
                i_reg_160_pp0_iter31_reg <= i_reg_160_pp0_iter30_reg;
                i_reg_160_pp0_iter32_reg <= i_reg_160_pp0_iter31_reg;
                i_reg_160_pp0_iter33_reg <= i_reg_160_pp0_iter32_reg;
                i_reg_160_pp0_iter34_reg <= i_reg_160_pp0_iter33_reg;
                i_reg_160_pp0_iter35_reg <= i_reg_160_pp0_iter34_reg;
                i_reg_160_pp0_iter36_reg <= i_reg_160_pp0_iter35_reg;
                i_reg_160_pp0_iter37_reg <= i_reg_160_pp0_iter36_reg;
                i_reg_160_pp0_iter38_reg <= i_reg_160_pp0_iter37_reg;
                i_reg_160_pp0_iter39_reg <= i_reg_160_pp0_iter38_reg;
                i_reg_160_pp0_iter3_reg <= i_reg_160_pp0_iter2_reg;
                i_reg_160_pp0_iter40_reg <= i_reg_160_pp0_iter39_reg;
                i_reg_160_pp0_iter41_reg <= i_reg_160_pp0_iter40_reg;
                i_reg_160_pp0_iter42_reg <= i_reg_160_pp0_iter41_reg;
                i_reg_160_pp0_iter43_reg <= i_reg_160_pp0_iter42_reg;
                i_reg_160_pp0_iter44_reg <= i_reg_160_pp0_iter43_reg;
                i_reg_160_pp0_iter45_reg <= i_reg_160_pp0_iter44_reg;
                i_reg_160_pp0_iter46_reg <= i_reg_160_pp0_iter45_reg;
                i_reg_160_pp0_iter47_reg <= i_reg_160_pp0_iter46_reg;
                i_reg_160_pp0_iter48_reg <= i_reg_160_pp0_iter47_reg;
                i_reg_160_pp0_iter49_reg <= i_reg_160_pp0_iter48_reg;
                i_reg_160_pp0_iter4_reg <= i_reg_160_pp0_iter3_reg;
                i_reg_160_pp0_iter50_reg <= i_reg_160_pp0_iter49_reg;
                i_reg_160_pp0_iter51_reg <= i_reg_160_pp0_iter50_reg;
                i_reg_160_pp0_iter52_reg <= i_reg_160_pp0_iter51_reg;
                i_reg_160_pp0_iter53_reg <= i_reg_160_pp0_iter52_reg;
                i_reg_160_pp0_iter54_reg <= i_reg_160_pp0_iter53_reg;
                i_reg_160_pp0_iter55_reg <= i_reg_160_pp0_iter54_reg;
                i_reg_160_pp0_iter56_reg <= i_reg_160_pp0_iter55_reg;
                i_reg_160_pp0_iter57_reg <= i_reg_160_pp0_iter56_reg;
                i_reg_160_pp0_iter58_reg <= i_reg_160_pp0_iter57_reg;
                i_reg_160_pp0_iter59_reg <= i_reg_160_pp0_iter58_reg;
                i_reg_160_pp0_iter5_reg <= i_reg_160_pp0_iter4_reg;
                i_reg_160_pp0_iter60_reg <= i_reg_160_pp0_iter59_reg;
                i_reg_160_pp0_iter61_reg <= i_reg_160_pp0_iter60_reg;
                i_reg_160_pp0_iter62_reg <= i_reg_160_pp0_iter61_reg;
                i_reg_160_pp0_iter63_reg <= i_reg_160_pp0_iter62_reg;
                i_reg_160_pp0_iter64_reg <= i_reg_160_pp0_iter63_reg;
                i_reg_160_pp0_iter65_reg <= i_reg_160_pp0_iter64_reg;
                i_reg_160_pp0_iter66_reg <= i_reg_160_pp0_iter65_reg;
                i_reg_160_pp0_iter67_reg <= i_reg_160_pp0_iter66_reg;
                i_reg_160_pp0_iter68_reg <= i_reg_160_pp0_iter67_reg;
                i_reg_160_pp0_iter69_reg <= i_reg_160_pp0_iter68_reg;
                i_reg_160_pp0_iter6_reg <= i_reg_160_pp0_iter5_reg;
                i_reg_160_pp0_iter70_reg <= i_reg_160_pp0_iter69_reg;
                i_reg_160_pp0_iter71_reg <= i_reg_160_pp0_iter70_reg;
                i_reg_160_pp0_iter7_reg <= i_reg_160_pp0_iter6_reg;
                i_reg_160_pp0_iter8_reg <= i_reg_160_pp0_iter7_reg;
                i_reg_160_pp0_iter9_reg <= i_reg_160_pp0_iter8_reg;
                icmp_ln206_reg_403_pp0_iter10_reg <= icmp_ln206_reg_403_pp0_iter9_reg;
                icmp_ln206_reg_403_pp0_iter11_reg <= icmp_ln206_reg_403_pp0_iter10_reg;
                icmp_ln206_reg_403_pp0_iter12_reg <= icmp_ln206_reg_403_pp0_iter11_reg;
                icmp_ln206_reg_403_pp0_iter13_reg <= icmp_ln206_reg_403_pp0_iter12_reg;
                icmp_ln206_reg_403_pp0_iter14_reg <= icmp_ln206_reg_403_pp0_iter13_reg;
                icmp_ln206_reg_403_pp0_iter15_reg <= icmp_ln206_reg_403_pp0_iter14_reg;
                icmp_ln206_reg_403_pp0_iter16_reg <= icmp_ln206_reg_403_pp0_iter15_reg;
                icmp_ln206_reg_403_pp0_iter17_reg <= icmp_ln206_reg_403_pp0_iter16_reg;
                icmp_ln206_reg_403_pp0_iter18_reg <= icmp_ln206_reg_403_pp0_iter17_reg;
                icmp_ln206_reg_403_pp0_iter19_reg <= icmp_ln206_reg_403_pp0_iter18_reg;
                icmp_ln206_reg_403_pp0_iter20_reg <= icmp_ln206_reg_403_pp0_iter19_reg;
                icmp_ln206_reg_403_pp0_iter21_reg <= icmp_ln206_reg_403_pp0_iter20_reg;
                icmp_ln206_reg_403_pp0_iter22_reg <= icmp_ln206_reg_403_pp0_iter21_reg;
                icmp_ln206_reg_403_pp0_iter23_reg <= icmp_ln206_reg_403_pp0_iter22_reg;
                icmp_ln206_reg_403_pp0_iter24_reg <= icmp_ln206_reg_403_pp0_iter23_reg;
                icmp_ln206_reg_403_pp0_iter25_reg <= icmp_ln206_reg_403_pp0_iter24_reg;
                icmp_ln206_reg_403_pp0_iter26_reg <= icmp_ln206_reg_403_pp0_iter25_reg;
                icmp_ln206_reg_403_pp0_iter27_reg <= icmp_ln206_reg_403_pp0_iter26_reg;
                icmp_ln206_reg_403_pp0_iter28_reg <= icmp_ln206_reg_403_pp0_iter27_reg;
                icmp_ln206_reg_403_pp0_iter29_reg <= icmp_ln206_reg_403_pp0_iter28_reg;
                icmp_ln206_reg_403_pp0_iter2_reg <= icmp_ln206_reg_403_pp0_iter1_reg;
                icmp_ln206_reg_403_pp0_iter30_reg <= icmp_ln206_reg_403_pp0_iter29_reg;
                icmp_ln206_reg_403_pp0_iter31_reg <= icmp_ln206_reg_403_pp0_iter30_reg;
                icmp_ln206_reg_403_pp0_iter32_reg <= icmp_ln206_reg_403_pp0_iter31_reg;
                icmp_ln206_reg_403_pp0_iter33_reg <= icmp_ln206_reg_403_pp0_iter32_reg;
                icmp_ln206_reg_403_pp0_iter34_reg <= icmp_ln206_reg_403_pp0_iter33_reg;
                icmp_ln206_reg_403_pp0_iter35_reg <= icmp_ln206_reg_403_pp0_iter34_reg;
                icmp_ln206_reg_403_pp0_iter36_reg <= icmp_ln206_reg_403_pp0_iter35_reg;
                icmp_ln206_reg_403_pp0_iter37_reg <= icmp_ln206_reg_403_pp0_iter36_reg;
                icmp_ln206_reg_403_pp0_iter38_reg <= icmp_ln206_reg_403_pp0_iter37_reg;
                icmp_ln206_reg_403_pp0_iter39_reg <= icmp_ln206_reg_403_pp0_iter38_reg;
                icmp_ln206_reg_403_pp0_iter3_reg <= icmp_ln206_reg_403_pp0_iter2_reg;
                icmp_ln206_reg_403_pp0_iter40_reg <= icmp_ln206_reg_403_pp0_iter39_reg;
                icmp_ln206_reg_403_pp0_iter41_reg <= icmp_ln206_reg_403_pp0_iter40_reg;
                icmp_ln206_reg_403_pp0_iter42_reg <= icmp_ln206_reg_403_pp0_iter41_reg;
                icmp_ln206_reg_403_pp0_iter43_reg <= icmp_ln206_reg_403_pp0_iter42_reg;
                icmp_ln206_reg_403_pp0_iter44_reg <= icmp_ln206_reg_403_pp0_iter43_reg;
                icmp_ln206_reg_403_pp0_iter45_reg <= icmp_ln206_reg_403_pp0_iter44_reg;
                icmp_ln206_reg_403_pp0_iter46_reg <= icmp_ln206_reg_403_pp0_iter45_reg;
                icmp_ln206_reg_403_pp0_iter47_reg <= icmp_ln206_reg_403_pp0_iter46_reg;
                icmp_ln206_reg_403_pp0_iter48_reg <= icmp_ln206_reg_403_pp0_iter47_reg;
                icmp_ln206_reg_403_pp0_iter49_reg <= icmp_ln206_reg_403_pp0_iter48_reg;
                icmp_ln206_reg_403_pp0_iter4_reg <= icmp_ln206_reg_403_pp0_iter3_reg;
                icmp_ln206_reg_403_pp0_iter50_reg <= icmp_ln206_reg_403_pp0_iter49_reg;
                icmp_ln206_reg_403_pp0_iter51_reg <= icmp_ln206_reg_403_pp0_iter50_reg;
                icmp_ln206_reg_403_pp0_iter52_reg <= icmp_ln206_reg_403_pp0_iter51_reg;
                icmp_ln206_reg_403_pp0_iter53_reg <= icmp_ln206_reg_403_pp0_iter52_reg;
                icmp_ln206_reg_403_pp0_iter54_reg <= icmp_ln206_reg_403_pp0_iter53_reg;
                icmp_ln206_reg_403_pp0_iter55_reg <= icmp_ln206_reg_403_pp0_iter54_reg;
                icmp_ln206_reg_403_pp0_iter56_reg <= icmp_ln206_reg_403_pp0_iter55_reg;
                icmp_ln206_reg_403_pp0_iter57_reg <= icmp_ln206_reg_403_pp0_iter56_reg;
                icmp_ln206_reg_403_pp0_iter58_reg <= icmp_ln206_reg_403_pp0_iter57_reg;
                icmp_ln206_reg_403_pp0_iter59_reg <= icmp_ln206_reg_403_pp0_iter58_reg;
                icmp_ln206_reg_403_pp0_iter5_reg <= icmp_ln206_reg_403_pp0_iter4_reg;
                icmp_ln206_reg_403_pp0_iter60_reg <= icmp_ln206_reg_403_pp0_iter59_reg;
                icmp_ln206_reg_403_pp0_iter61_reg <= icmp_ln206_reg_403_pp0_iter60_reg;
                icmp_ln206_reg_403_pp0_iter62_reg <= icmp_ln206_reg_403_pp0_iter61_reg;
                icmp_ln206_reg_403_pp0_iter63_reg <= icmp_ln206_reg_403_pp0_iter62_reg;
                icmp_ln206_reg_403_pp0_iter64_reg <= icmp_ln206_reg_403_pp0_iter63_reg;
                icmp_ln206_reg_403_pp0_iter65_reg <= icmp_ln206_reg_403_pp0_iter64_reg;
                icmp_ln206_reg_403_pp0_iter66_reg <= icmp_ln206_reg_403_pp0_iter65_reg;
                icmp_ln206_reg_403_pp0_iter67_reg <= icmp_ln206_reg_403_pp0_iter66_reg;
                icmp_ln206_reg_403_pp0_iter68_reg <= icmp_ln206_reg_403_pp0_iter67_reg;
                icmp_ln206_reg_403_pp0_iter69_reg <= icmp_ln206_reg_403_pp0_iter68_reg;
                icmp_ln206_reg_403_pp0_iter6_reg <= icmp_ln206_reg_403_pp0_iter5_reg;
                icmp_ln206_reg_403_pp0_iter70_reg <= icmp_ln206_reg_403_pp0_iter69_reg;
                icmp_ln206_reg_403_pp0_iter71_reg <= icmp_ln206_reg_403_pp0_iter70_reg;
                icmp_ln206_reg_403_pp0_iter7_reg <= icmp_ln206_reg_403_pp0_iter6_reg;
                icmp_ln206_reg_403_pp0_iter8_reg <= icmp_ln206_reg_403_pp0_iter7_reg;
                icmp_ln206_reg_403_pp0_iter9_reg <= icmp_ln206_reg_403_pp0_iter8_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                i_reg_160_pp0_iter1_reg <= i_reg_160;
                icmp_ln206_reg_403 <= icmp_ln206_fu_259_p2;
                icmp_ln206_reg_403_pp0_iter1_reg <= icmp_ln206_reg_403;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state73)) then
                size_lower_reg_377 <= m_axi_HP1_RDATA(15 downto 8);
                size_upper_reg_371 <= size_upper_fu_233_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state77)) then
                size_reg_393 <= grp_fu_334_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                trunc_ln201_reg_347 <= trunc_ln201_fu_172_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, m_axi_HP1_ARREADY, m_axi_HP1_RVALID, input_r_full_n, output_out_full_n, ap_CS_fsm_state3, ap_CS_fsm_state73, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter71, ap_CS_fsm_state74, ap_CS_fsm_state75, ap_enable_reg_pp0_iter72, ap_CS_fsm_state2, icmp_ln199_fu_182_p2, ap_enable_reg_pp0_iter0, icmp_ln206_fu_259_p2, ap_block_pp0_stage0_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0) or (output_out_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln199_fu_182_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (m_axi_HP1_ARREADY = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_state40;
            when ap_ST_fsm_state40 => 
                ap_NS_fsm <= ap_ST_fsm_state41;
            when ap_ST_fsm_state41 => 
                ap_NS_fsm <= ap_ST_fsm_state42;
            when ap_ST_fsm_state42 => 
                ap_NS_fsm <= ap_ST_fsm_state43;
            when ap_ST_fsm_state43 => 
                ap_NS_fsm <= ap_ST_fsm_state44;
            when ap_ST_fsm_state44 => 
                ap_NS_fsm <= ap_ST_fsm_state45;
            when ap_ST_fsm_state45 => 
                ap_NS_fsm <= ap_ST_fsm_state46;
            when ap_ST_fsm_state46 => 
                ap_NS_fsm <= ap_ST_fsm_state47;
            when ap_ST_fsm_state47 => 
                ap_NS_fsm <= ap_ST_fsm_state48;
            when ap_ST_fsm_state48 => 
                ap_NS_fsm <= ap_ST_fsm_state49;
            when ap_ST_fsm_state49 => 
                ap_NS_fsm <= ap_ST_fsm_state50;
            when ap_ST_fsm_state50 => 
                ap_NS_fsm <= ap_ST_fsm_state51;
            when ap_ST_fsm_state51 => 
                ap_NS_fsm <= ap_ST_fsm_state52;
            when ap_ST_fsm_state52 => 
                ap_NS_fsm <= ap_ST_fsm_state53;
            when ap_ST_fsm_state53 => 
                ap_NS_fsm <= ap_ST_fsm_state54;
            when ap_ST_fsm_state54 => 
                ap_NS_fsm <= ap_ST_fsm_state55;
            when ap_ST_fsm_state55 => 
                ap_NS_fsm <= ap_ST_fsm_state56;
            when ap_ST_fsm_state56 => 
                ap_NS_fsm <= ap_ST_fsm_state57;
            when ap_ST_fsm_state57 => 
                ap_NS_fsm <= ap_ST_fsm_state58;
            when ap_ST_fsm_state58 => 
                ap_NS_fsm <= ap_ST_fsm_state59;
            when ap_ST_fsm_state59 => 
                ap_NS_fsm <= ap_ST_fsm_state60;
            when ap_ST_fsm_state60 => 
                ap_NS_fsm <= ap_ST_fsm_state61;
            when ap_ST_fsm_state61 => 
                ap_NS_fsm <= ap_ST_fsm_state62;
            when ap_ST_fsm_state62 => 
                ap_NS_fsm <= ap_ST_fsm_state63;
            when ap_ST_fsm_state63 => 
                ap_NS_fsm <= ap_ST_fsm_state64;
            when ap_ST_fsm_state64 => 
                ap_NS_fsm <= ap_ST_fsm_state65;
            when ap_ST_fsm_state65 => 
                ap_NS_fsm <= ap_ST_fsm_state66;
            when ap_ST_fsm_state66 => 
                ap_NS_fsm <= ap_ST_fsm_state67;
            when ap_ST_fsm_state67 => 
                ap_NS_fsm <= ap_ST_fsm_state68;
            when ap_ST_fsm_state68 => 
                ap_NS_fsm <= ap_ST_fsm_state69;
            when ap_ST_fsm_state69 => 
                ap_NS_fsm <= ap_ST_fsm_state70;
            when ap_ST_fsm_state70 => 
                ap_NS_fsm <= ap_ST_fsm_state71;
            when ap_ST_fsm_state71 => 
                ap_NS_fsm <= ap_ST_fsm_state72;
            when ap_ST_fsm_state72 => 
                ap_NS_fsm <= ap_ST_fsm_state73;
            when ap_ST_fsm_state73 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state73) and (m_axi_HP1_RVALID = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state74;
                else
                    ap_NS_fsm <= ap_ST_fsm_state73;
                end if;
            when ap_ST_fsm_state74 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state74) and (input_r_full_n = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state75;
                else
                    ap_NS_fsm <= ap_ST_fsm_state74;
                end if;
            when ap_ST_fsm_state75 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state75) and (input_r_full_n = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state76;
                else
                    ap_NS_fsm <= ap_ST_fsm_state75;
                end if;
            when ap_ST_fsm_state76 => 
                ap_NS_fsm <= ap_ST_fsm_state77;
            when ap_ST_fsm_state77 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((icmp_ln206_fu_259_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) and not(((ap_enable_reg_pp0_iter72 = ap_const_logic_1) and (ap_enable_reg_pp0_iter71 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((icmp_ln206_fu_259_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter72 = ap_const_logic_1) and (ap_enable_reg_pp0_iter71 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone)))) then
                    ap_NS_fsm <= ap_ST_fsm_state151;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state151 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;

    HP1_blk_n_AR_assign_proc : process(m_axi_HP1_ARREADY, ap_CS_fsm_state3, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, icmp_ln206_reg_403)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((icmp_ln206_reg_403 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)))) then 
            HP1_blk_n_AR <= m_axi_HP1_ARREADY;
        else 
            HP1_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    HP1_blk_n_R_assign_proc : process(m_axi_HP1_RVALID, ap_CS_fsm_state73, ap_block_pp0_stage0, ap_enable_reg_pp0_iter71, icmp_ln206_reg_403_pp0_iter70_reg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state73) or ((icmp_ln206_reg_403_pp0_iter70_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter71 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            HP1_blk_n_R <= m_axi_HP1_RVALID;
        else 
            HP1_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;

    add_ln174_1_fu_268_p2 <= std_logic_vector(unsigned(i_cast_fu_264_p1) + unsigned(ap_const_lv16_2));
    add_ln174_fu_278_p2 <= std_logic_vector(unsigned(zext_ln174_fu_274_p1) + unsigned(add_ln201_reg_360));
    add_ln199_fu_176_p2 <= std_logic_vector(unsigned(c_reg_149) + unsigned(ap_const_lv3_1));
    add_ln201_fu_208_p2 <= std_logic_vector(unsigned(zext_ln201_fu_204_p1) + unsigned(s1));
    add_ln206_fu_253_p2 <= std_logic_vector(unsigned(ap_phi_mux_i_phi_fu_164_p4) + unsigned(ap_const_lv15_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(77);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state151 <= ap_CS_fsm(78);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state73 <= ap_CS_fsm(72);
    ap_CS_fsm_state74 <= ap_CS_fsm(73);
    ap_CS_fsm_state75 <= ap_CS_fsm(74);
    ap_CS_fsm_state76 <= ap_CS_fsm(75);
    ap_CS_fsm_state77 <= ap_CS_fsm(76);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(m_axi_HP1_RVALID, input_r_full_n, ap_enable_reg_pp0_iter71, icmp_ln206_reg_403_pp0_iter70_reg, ap_enable_reg_pp0_iter72, icmp_ln206_reg_403_pp0_iter71_reg)
    begin
                ap_block_pp0_stage0_01001 <= (((icmp_ln206_reg_403_pp0_iter71_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter72 = ap_const_logic_1) and (input_r_full_n = ap_const_logic_0)) or ((icmp_ln206_reg_403_pp0_iter70_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter71 = ap_const_logic_1) and (m_axi_HP1_RVALID = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(m_axi_HP1_RVALID, input_r_full_n, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter71, icmp_ln206_reg_403_pp0_iter70_reg, ap_enable_reg_pp0_iter72, icmp_ln206_reg_403_pp0_iter71_reg, ap_block_state79_io)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_const_boolean_1 = ap_block_state79_io) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((icmp_ln206_reg_403_pp0_iter71_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter72 = ap_const_logic_1) and (input_r_full_n = ap_const_logic_0)) or ((icmp_ln206_reg_403_pp0_iter70_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter71 = ap_const_logic_1) and (m_axi_HP1_RVALID = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(m_axi_HP1_RVALID, input_r_full_n, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter71, icmp_ln206_reg_403_pp0_iter70_reg, ap_enable_reg_pp0_iter72, icmp_ln206_reg_403_pp0_iter71_reg, ap_block_state79_io)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_const_boolean_1 = ap_block_state79_io) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((icmp_ln206_reg_403_pp0_iter71_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter72 = ap_const_logic_1) and (input_r_full_n = ap_const_logic_0)) or ((icmp_ln206_reg_403_pp0_iter70_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter71 = ap_const_logic_1) and (m_axi_HP1_RVALID = ap_const_logic_0)));
    end process;


    ap_block_state1_assign_proc : process(real_start, ap_done_reg, output_out_full_n)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0) or (output_out_full_n = ap_const_logic_0));
    end process;

        ap_block_state100_pp0_stage0_iter22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state101_pp0_stage0_iter23 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state102_pp0_stage0_iter24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state103_pp0_stage0_iter25 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state104_pp0_stage0_iter26 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state105_pp0_stage0_iter27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state106_pp0_stage0_iter28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state107_pp0_stage0_iter29 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state108_pp0_stage0_iter30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state109_pp0_stage0_iter31 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state110_pp0_stage0_iter32 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state111_pp0_stage0_iter33 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state112_pp0_stage0_iter34 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state113_pp0_stage0_iter35 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state114_pp0_stage0_iter36 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state115_pp0_stage0_iter37 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state116_pp0_stage0_iter38 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state117_pp0_stage0_iter39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state118_pp0_stage0_iter40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state119_pp0_stage0_iter41 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state120_pp0_stage0_iter42 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state121_pp0_stage0_iter43 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state122_pp0_stage0_iter44 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state123_pp0_stage0_iter45 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state124_pp0_stage0_iter46 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state125_pp0_stage0_iter47 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state126_pp0_stage0_iter48 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state127_pp0_stage0_iter49 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state128_pp0_stage0_iter50 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state129_pp0_stage0_iter51 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state130_pp0_stage0_iter52 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state131_pp0_stage0_iter53 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state132_pp0_stage0_iter54 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state133_pp0_stage0_iter55 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state134_pp0_stage0_iter56 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state135_pp0_stage0_iter57 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state136_pp0_stage0_iter58 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state137_pp0_stage0_iter59 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state138_pp0_stage0_iter60 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state139_pp0_stage0_iter61 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state140_pp0_stage0_iter62 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state141_pp0_stage0_iter63 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state142_pp0_stage0_iter64 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state143_pp0_stage0_iter65 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state144_pp0_stage0_iter66 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state145_pp0_stage0_iter67 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state146_pp0_stage0_iter68 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state147_pp0_stage0_iter69 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state148_pp0_stage0_iter70 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state149_pp0_stage0_iter71_assign_proc : process(m_axi_HP1_RVALID, icmp_ln206_reg_403_pp0_iter70_reg)
    begin
                ap_block_state149_pp0_stage0_iter71 <= ((icmp_ln206_reg_403_pp0_iter70_reg = ap_const_lv1_0) and (m_axi_HP1_RVALID = ap_const_logic_0));
    end process;


    ap_block_state150_pp0_stage0_iter72_assign_proc : process(input_r_full_n, icmp_ln206_reg_403_pp0_iter71_reg)
    begin
                ap_block_state150_pp0_stage0_iter72 <= ((icmp_ln206_reg_403_pp0_iter71_reg = ap_const_lv1_0) and (input_r_full_n = ap_const_logic_0));
    end process;

        ap_block_state78_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state79_io_assign_proc : process(m_axi_HP1_ARREADY, icmp_ln206_reg_403)
    begin
                ap_block_state79_io <= ((icmp_ln206_reg_403 = ap_const_lv1_0) and (m_axi_HP1_ARREADY = ap_const_logic_0));
    end process;

        ap_block_state79_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state80_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state81_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state82_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state83_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state84_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state85_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state86_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state87_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state88_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state89_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state90_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state91_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state92_pp0_stage0_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state93_pp0_stage0_iter15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state94_pp0_stage0_iter16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state95_pp0_stage0_iter17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state96_pp0_stage0_iter18 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state97_pp0_stage0_iter19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state98_pp0_stage0_iter20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state99_pp0_stage0_iter21 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_pp0_exit_iter0_state78_assign_proc : process(icmp_ln206_fu_259_p2)
    begin
        if ((icmp_ln206_fu_259_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state78 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state78 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state2, icmp_ln199_fu_182_p2)
    begin
        if (((icmp_ln199_fu_182_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((real_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter71, ap_enable_reg_pp0_iter72, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_enable_reg_pp0_iter23, ap_enable_reg_pp0_iter24, ap_enable_reg_pp0_iter25, ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter27, ap_enable_reg_pp0_iter28, ap_enable_reg_pp0_iter29, ap_enable_reg_pp0_iter30, ap_enable_reg_pp0_iter31, ap_enable_reg_pp0_iter32, ap_enable_reg_pp0_iter33, ap_enable_reg_pp0_iter34, ap_enable_reg_pp0_iter35, ap_enable_reg_pp0_iter36, ap_enable_reg_pp0_iter37, ap_enable_reg_pp0_iter38, ap_enable_reg_pp0_iter39, ap_enable_reg_pp0_iter40, ap_enable_reg_pp0_iter41, ap_enable_reg_pp0_iter42, ap_enable_reg_pp0_iter43, ap_enable_reg_pp0_iter44, ap_enable_reg_pp0_iter45, ap_enable_reg_pp0_iter46, ap_enable_reg_pp0_iter47, ap_enable_reg_pp0_iter48, ap_enable_reg_pp0_iter49, ap_enable_reg_pp0_iter50, ap_enable_reg_pp0_iter51, ap_enable_reg_pp0_iter52, ap_enable_reg_pp0_iter53, ap_enable_reg_pp0_iter54, ap_enable_reg_pp0_iter55, ap_enable_reg_pp0_iter56, ap_enable_reg_pp0_iter57, ap_enable_reg_pp0_iter58, ap_enable_reg_pp0_iter59, ap_enable_reg_pp0_iter60, ap_enable_reg_pp0_iter61, ap_enable_reg_pp0_iter62, ap_enable_reg_pp0_iter63, ap_enable_reg_pp0_iter64, ap_enable_reg_pp0_iter65, ap_enable_reg_pp0_iter66, ap_enable_reg_pp0_iter67, ap_enable_reg_pp0_iter68, ap_enable_reg_pp0_iter69, ap_enable_reg_pp0_iter70)
    begin
        if (((ap_enable_reg_pp0_iter70 = ap_const_logic_0) and (ap_enable_reg_pp0_iter69 = ap_const_logic_0) and (ap_enable_reg_pp0_iter68 = ap_const_logic_0) and (ap_enable_reg_pp0_iter67 = ap_const_logic_0) and (ap_enable_reg_pp0_iter66 = ap_const_logic_0) and (ap_enable_reg_pp0_iter65 = ap_const_logic_0) and (ap_enable_reg_pp0_iter64 = ap_const_logic_0) and (ap_enable_reg_pp0_iter63 = ap_const_logic_0) and (ap_enable_reg_pp0_iter62 = ap_const_logic_0) and (ap_enable_reg_pp0_iter61 = ap_const_logic_0) and (ap_enable_reg_pp0_iter60 = ap_const_logic_0) and (ap_enable_reg_pp0_iter59 = ap_const_logic_0) and (ap_enable_reg_pp0_iter58 = ap_const_logic_0) and (ap_enable_reg_pp0_iter57 = ap_const_logic_0) and (ap_enable_reg_pp0_iter56 = ap_const_logic_0) and (ap_enable_reg_pp0_iter55 = ap_const_logic_0) and (ap_enable_reg_pp0_iter54 = ap_const_logic_0) and (ap_enable_reg_pp0_iter53 = ap_const_logic_0) and (ap_enable_reg_pp0_iter52 = ap_const_logic_0) and (ap_enable_reg_pp0_iter51 = ap_const_logic_0) and (ap_enable_reg_pp0_iter50 = ap_const_logic_0) and (ap_enable_reg_pp0_iter49 = ap_const_logic_0) and (ap_enable_reg_pp0_iter48 = ap_const_logic_0) and (ap_enable_reg_pp0_iter47 = ap_const_logic_0) and (ap_enable_reg_pp0_iter46 = ap_const_logic_0) and (ap_enable_reg_pp0_iter45 = ap_const_logic_0) and (ap_enable_reg_pp0_iter44 = ap_const_logic_0) and (ap_enable_reg_pp0_iter43 = ap_const_logic_0) and (ap_enable_reg_pp0_iter42 = ap_const_logic_0) and (ap_enable_reg_pp0_iter41 = ap_const_logic_0) and (ap_enable_reg_pp0_iter40 = ap_const_logic_0) and (ap_enable_reg_pp0_iter39 = ap_const_logic_0) and (ap_enable_reg_pp0_iter38 = ap_const_logic_0) and (ap_enable_reg_pp0_iter37 = ap_const_logic_0) and (ap_enable_reg_pp0_iter36 = ap_const_logic_0) and (ap_enable_reg_pp0_iter35 = ap_const_logic_0) and (ap_enable_reg_pp0_iter34 = ap_const_logic_0) and (ap_enable_reg_pp0_iter33 = ap_const_logic_0) and (ap_enable_reg_pp0_iter32 = ap_const_logic_0) and (ap_enable_reg_pp0_iter31 = ap_const_logic_0) and (ap_enable_reg_pp0_iter30 = ap_const_logic_0) and (ap_enable_reg_pp0_iter29 = ap_const_logic_0) and (ap_enable_reg_pp0_iter28 = ap_const_logic_0) and (ap_enable_reg_pp0_iter27 = ap_const_logic_0) and (ap_enable_reg_pp0_iter26 = ap_const_logic_0) and (ap_enable_reg_pp0_iter25 = ap_const_logic_0) and (ap_enable_reg_pp0_iter24 = ap_const_logic_0) and (ap_enable_reg_pp0_iter23 = ap_const_logic_0) and (ap_enable_reg_pp0_iter22 = ap_const_logic_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter72 = ap_const_logic_0) and (ap_enable_reg_pp0_iter71 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_i_phi_fu_164_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, icmp_ln206_reg_403, i_reg_160, add_ln206_reg_398)
    begin
        if (((icmp_ln206_reg_403 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_i_phi_fu_164_p4 <= add_ln206_reg_398;
        else 
            ap_phi_mux_i_phi_fu_164_p4 <= i_reg_160;
        end if; 
    end process;

    ap_ready <= internal_ap_ready;

    grp_fu_334_ce_assign_proc : process(input_r_full_n, ap_CS_fsm_state74, ap_CS_fsm_state75, ap_CS_fsm_state76, ap_CS_fsm_state77)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state77) or (ap_const_logic_1 = ap_CS_fsm_state76) or ((ap_const_logic_1 = ap_CS_fsm_state75) and (input_r_full_n = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state74) and (input_r_full_n = ap_const_logic_1)))) then 
            grp_fu_334_ce <= ap_const_logic_1;
        else 
            grp_fu_334_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_334_p0 <= grp_fu_334_p00(8 - 1 downto 0);
    grp_fu_334_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(size_upper_reg_371),15));
    grp_fu_334_p1 <= ap_const_lv15_64(8 - 1 downto 0);
    grp_fu_334_p2 <= grp_fu_334_p20(8 - 1 downto 0);
    grp_fu_334_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(size_lower_reg_377),15));
    i_cast_fu_264_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_i_phi_fu_164_p4),16));
    icmp_ln199_fu_182_p2 <= "1" when (c_reg_149 = ap_const_lv3_4) else "0";
    icmp_ln206_fu_259_p2 <= "1" when (ap_phi_mux_i_phi_fu_164_p4 = size_reg_393) else "0";

    input_r_blk_n_assign_proc : process(input_r_full_n, ap_block_pp0_stage0, ap_CS_fsm_state74, ap_CS_fsm_state75, ap_enable_reg_pp0_iter72, icmp_ln206_reg_403_pp0_iter71_reg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state75) or (ap_const_logic_1 = ap_CS_fsm_state74) or ((icmp_ln206_reg_403_pp0_iter71_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter72 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            input_r_blk_n <= input_r_full_n;
        else 
            input_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    input_r_din_assign_proc : process(input_r_full_n, ap_CS_fsm_state74, ap_CS_fsm_state75, ap_enable_reg_pp0_iter72, icmp_ln206_reg_403_pp0_iter71_reg, size_upper_reg_371, size_lower_reg_377, trunc_ln174_2_fu_329_p1, ap_block_pp0_stage0_01001)
    begin
        if (((icmp_ln206_reg_403_pp0_iter71_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter72 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001))) then 
            input_r_din <= trunc_ln174_2_fu_329_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state75) and (input_r_full_n = ap_const_logic_1))) then 
            input_r_din <= size_lower_reg_377;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state74) and (input_r_full_n = ap_const_logic_1))) then 
            input_r_din <= size_upper_reg_371;
        else 
            input_r_din <= "XXXXXXXX";
        end if; 
    end process;


    input_r_write_assign_proc : process(input_r_full_n, ap_CS_fsm_state74, ap_CS_fsm_state75, ap_enable_reg_pp0_iter72, icmp_ln206_reg_403_pp0_iter71_reg, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_ln206_reg_403_pp0_iter71_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter72 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_logic_1 = ap_CS_fsm_state75) and (input_r_full_n = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state74) and (input_r_full_n = ap_const_logic_1)))) then 
            input_r_write <= ap_const_logic_1;
        else 
            input_r_write <= ap_const_logic_0;
        end if; 
    end process;


    internal_ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln199_fu_182_p2)
    begin
        if (((icmp_ln199_fu_182_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    lshr_ln174_fu_324_p2 <= std_logic_vector(shift_right(unsigned(HP1_addr_1_read_reg_413),to_integer(unsigned('0' & zext_ln174_1_fu_320_p1(16-1 downto 0)))));

    m_axi_HP1_ARADDR_assign_proc : process(m_axi_HP1_ARREADY, ap_CS_fsm_state3, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln206_reg_403, ap_block_pp0_stage0_11001, HP1_addr_reg_365, HP1_addr_1_reg_407)
    begin
        if (((icmp_ln206_reg_403 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            m_axi_HP1_ARADDR <= HP1_addr_1_reg_407;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (m_axi_HP1_ARREADY = ap_const_logic_1))) then 
            m_axi_HP1_ARADDR <= HP1_addr_reg_365;
        else 
            m_axi_HP1_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    m_axi_HP1_ARBURST <= ap_const_lv2_0;
    m_axi_HP1_ARCACHE <= ap_const_lv4_0;
    m_axi_HP1_ARID <= ap_const_lv1_0;
    m_axi_HP1_ARLEN <= ap_const_lv32_1;
    m_axi_HP1_ARLOCK <= ap_const_lv2_0;
    m_axi_HP1_ARPROT <= ap_const_lv3_0;
    m_axi_HP1_ARQOS <= ap_const_lv4_0;
    m_axi_HP1_ARREGION <= ap_const_lv4_0;
    m_axi_HP1_ARSIZE <= ap_const_lv3_0;
    m_axi_HP1_ARUSER <= ap_const_lv1_0;

    m_axi_HP1_ARVALID_assign_proc : process(m_axi_HP1_ARREADY, ap_CS_fsm_state3, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln206_reg_403, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_ln206_reg_403 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state3) and (m_axi_HP1_ARREADY = ap_const_logic_1)))) then 
            m_axi_HP1_ARVALID <= ap_const_logic_1;
        else 
            m_axi_HP1_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_HP1_AWADDR <= ap_const_lv64_0;
    m_axi_HP1_AWBURST <= ap_const_lv2_0;
    m_axi_HP1_AWCACHE <= ap_const_lv4_0;
    m_axi_HP1_AWID <= ap_const_lv1_0;
    m_axi_HP1_AWLEN <= ap_const_lv32_0;
    m_axi_HP1_AWLOCK <= ap_const_lv2_0;
    m_axi_HP1_AWPROT <= ap_const_lv3_0;
    m_axi_HP1_AWQOS <= ap_const_lv4_0;
    m_axi_HP1_AWREGION <= ap_const_lv4_0;
    m_axi_HP1_AWSIZE <= ap_const_lv3_0;
    m_axi_HP1_AWUSER <= ap_const_lv1_0;
    m_axi_HP1_AWVALID <= ap_const_logic_0;
    m_axi_HP1_BREADY <= ap_const_logic_0;

    m_axi_HP1_RREADY_assign_proc : process(m_axi_HP1_RVALID, ap_CS_fsm_state73, ap_enable_reg_pp0_iter71, icmp_ln206_reg_403_pp0_iter70_reg, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_ln206_reg_403_pp0_iter70_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter71 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_logic_1 = ap_CS_fsm_state73) and (m_axi_HP1_RVALID = ap_const_logic_1)))) then 
            m_axi_HP1_RREADY <= ap_const_logic_1;
        else 
            m_axi_HP1_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_HP1_WDATA <= ap_const_lv16_0;
    m_axi_HP1_WID <= ap_const_lv1_0;
    m_axi_HP1_WLAST <= ap_const_logic_0;
    m_axi_HP1_WSTRB <= ap_const_lv2_0;
    m_axi_HP1_WUSER <= ap_const_lv1_0;
    m_axi_HP1_WVALID <= ap_const_logic_0;
    or_ln_fu_192_p5 <= (((trunc_ln201_2_fu_188_p1 & ap_const_lv10_0) & trunc_ln201_2_fu_188_p1) & ap_const_lv1_0);

    output_out_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, output_out_full_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            output_out_blk_n <= output_out_full_n;
        else 
            output_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_out_din <= output_r;

    output_out_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, output_out_full_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0) or (output_out_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            output_out_write <= ap_const_logic_1;
        else 
            output_out_write <= ap_const_logic_0;
        end if; 
    end process;


    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

        sext_ln174_fu_293_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln174_1_fu_283_p4),64));

        sext_ln201_fu_223_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln201_1_fu_213_p4),64));

    shl_ln_fu_312_p3 <= (xor_ln174_fu_307_p2 & ap_const_lv3_0);
    size_upper_fu_233_p1 <= m_axi_HP1_RDATA(8 - 1 downto 0);
    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln174_1_fu_283_p4 <= add_ln174_fu_278_p2(63 downto 1);
    trunc_ln174_2_fu_329_p1 <= lshr_ln174_fu_324_p2(8 - 1 downto 0);
    trunc_ln174_fu_303_p1 <= i_reg_160_pp0_iter71_reg(1 - 1 downto 0);
    trunc_ln201_1_fu_213_p4 <= add_ln201_fu_208_p2(63 downto 1);
    trunc_ln201_2_fu_188_p1 <= c_reg_149(2 - 1 downto 0);
    trunc_ln201_fu_172_p1 <= s1(1 - 1 downto 0);
    xor_ln174_fu_307_p2 <= (trunc_ln201_reg_347 xor trunc_ln174_fu_303_p1);
    zext_ln174_1_fu_320_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_312_p3),16));
    zext_ln174_fu_274_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln174_1_fu_268_p2),64));
    zext_ln201_fu_204_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln_fu_192_p5),64));
end behav;
