#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* SS */
SS__0__MASK EQU 0x20
SS__0__PC EQU CYREG_PRT4_PC5
SS__0__PORT EQU 4
SS__0__SHIFT EQU 5
SS__AG EQU CYREG_PRT4_AG
SS__AMUX EQU CYREG_PRT4_AMUX
SS__BIE EQU CYREG_PRT4_BIE
SS__BIT_MASK EQU CYREG_PRT4_BIT_MASK
SS__BYP EQU CYREG_PRT4_BYP
SS__CTL EQU CYREG_PRT4_CTL
SS__DM0 EQU CYREG_PRT4_DM0
SS__DM1 EQU CYREG_PRT4_DM1
SS__DM2 EQU CYREG_PRT4_DM2
SS__DR EQU CYREG_PRT4_DR
SS__INP_DIS EQU CYREG_PRT4_INP_DIS
SS__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
SS__LCD_EN EQU CYREG_PRT4_LCD_EN
SS__MASK EQU 0x20
SS__PORT EQU 4
SS__PRT EQU CYREG_PRT4_PRT
SS__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
SS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
SS__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
SS__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
SS__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
SS__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
SS__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
SS__PS EQU CYREG_PRT4_PS
SS__SHIFT EQU 5
SS__SLW EQU CYREG_PRT4_SLW

/* LCD_LCDPort */
LCD_LCDPort__0__MASK EQU 0x01
LCD_LCDPort__0__PC EQU CYREG_PRT0_PC0
LCD_LCDPort__0__PORT EQU 0
LCD_LCDPort__0__SHIFT EQU 0
LCD_LCDPort__1__MASK EQU 0x02
LCD_LCDPort__1__PC EQU CYREG_PRT0_PC1
LCD_LCDPort__1__PORT EQU 0
LCD_LCDPort__1__SHIFT EQU 1
LCD_LCDPort__2__MASK EQU 0x04
LCD_LCDPort__2__PC EQU CYREG_PRT0_PC2
LCD_LCDPort__2__PORT EQU 0
LCD_LCDPort__2__SHIFT EQU 2
LCD_LCDPort__3__MASK EQU 0x08
LCD_LCDPort__3__PC EQU CYREG_PRT0_PC3
LCD_LCDPort__3__PORT EQU 0
LCD_LCDPort__3__SHIFT EQU 3
LCD_LCDPort__4__MASK EQU 0x10
LCD_LCDPort__4__PC EQU CYREG_PRT0_PC4
LCD_LCDPort__4__PORT EQU 0
LCD_LCDPort__4__SHIFT EQU 4
LCD_LCDPort__5__MASK EQU 0x20
LCD_LCDPort__5__PC EQU CYREG_PRT0_PC5
LCD_LCDPort__5__PORT EQU 0
LCD_LCDPort__5__SHIFT EQU 5
LCD_LCDPort__6__MASK EQU 0x40
LCD_LCDPort__6__PC EQU CYREG_PRT0_PC6
LCD_LCDPort__6__PORT EQU 0
LCD_LCDPort__6__SHIFT EQU 6
LCD_LCDPort__AG EQU CYREG_PRT0_AG
LCD_LCDPort__AMUX EQU CYREG_PRT0_AMUX
LCD_LCDPort__BIE EQU CYREG_PRT0_BIE
LCD_LCDPort__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LCD_LCDPort__BYP EQU CYREG_PRT0_BYP
LCD_LCDPort__CTL EQU CYREG_PRT0_CTL
LCD_LCDPort__DM0 EQU CYREG_PRT0_DM0
LCD_LCDPort__DM1 EQU CYREG_PRT0_DM1
LCD_LCDPort__DM2 EQU CYREG_PRT0_DM2
LCD_LCDPort__DR EQU CYREG_PRT0_DR
LCD_LCDPort__INP_DIS EQU CYREG_PRT0_INP_DIS
LCD_LCDPort__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LCD_LCDPort__LCD_EN EQU CYREG_PRT0_LCD_EN
LCD_LCDPort__MASK EQU 0x7F
LCD_LCDPort__PORT EQU 0
LCD_LCDPort__PRT EQU CYREG_PRT0_PRT
LCD_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LCD_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LCD_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LCD_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LCD_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LCD_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LCD_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LCD_LCDPort__PS EQU CYREG_PRT0_PS
LCD_LCDPort__SHIFT EQU 0
LCD_LCDPort__SLW EQU CYREG_PRT0_SLW

/* MISO */
MISO__0__MASK EQU 0x01
MISO__0__PC EQU CYREG_PRT4_PC0
MISO__0__PORT EQU 4
MISO__0__SHIFT EQU 0
MISO__AG EQU CYREG_PRT4_AG
MISO__AMUX EQU CYREG_PRT4_AMUX
MISO__BIE EQU CYREG_PRT4_BIE
MISO__BIT_MASK EQU CYREG_PRT4_BIT_MASK
MISO__BYP EQU CYREG_PRT4_BYP
MISO__CTL EQU CYREG_PRT4_CTL
MISO__DM0 EQU CYREG_PRT4_DM0
MISO__DM1 EQU CYREG_PRT4_DM1
MISO__DM2 EQU CYREG_PRT4_DM2
MISO__DR EQU CYREG_PRT4_DR
MISO__INP_DIS EQU CYREG_PRT4_INP_DIS
MISO__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
MISO__LCD_EN EQU CYREG_PRT4_LCD_EN
MISO__MASK EQU 0x01
MISO__PORT EQU 4
MISO__PRT EQU CYREG_PRT4_PRT
MISO__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
MISO__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
MISO__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
MISO__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
MISO__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
MISO__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
MISO__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
MISO__PS EQU CYREG_PRT4_PS
MISO__SHIFT EQU 0
MISO__SLW EQU CYREG_PRT4_SLW

/* MOSI */
MOSI__0__MASK EQU 0x02
MOSI__0__PC EQU CYREG_PRT4_PC1
MOSI__0__PORT EQU 4
MOSI__0__SHIFT EQU 1
MOSI__AG EQU CYREG_PRT4_AG
MOSI__AMUX EQU CYREG_PRT4_AMUX
MOSI__BIE EQU CYREG_PRT4_BIE
MOSI__BIT_MASK EQU CYREG_PRT4_BIT_MASK
MOSI__BYP EQU CYREG_PRT4_BYP
MOSI__CTL EQU CYREG_PRT4_CTL
MOSI__DM0 EQU CYREG_PRT4_DM0
MOSI__DM1 EQU CYREG_PRT4_DM1
MOSI__DM2 EQU CYREG_PRT4_DM2
MOSI__DR EQU CYREG_PRT4_DR
MOSI__INP_DIS EQU CYREG_PRT4_INP_DIS
MOSI__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
MOSI__LCD_EN EQU CYREG_PRT4_LCD_EN
MOSI__MASK EQU 0x02
MOSI__PORT EQU 4
MOSI__PRT EQU CYREG_PRT4_PRT
MOSI__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
MOSI__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
MOSI__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
MOSI__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
MOSI__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
MOSI__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
MOSI__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
MOSI__PS EQU CYREG_PRT4_PS
MOSI__SHIFT EQU 1
MOSI__SLW EQU CYREG_PRT4_SLW

/* Rx_1 */
Rx_1__0__MASK EQU 0x80
Rx_1__0__PC EQU CYREG_PRT0_PC7
Rx_1__0__PORT EQU 0
Rx_1__0__SHIFT EQU 7
Rx_1__AG EQU CYREG_PRT0_AG
Rx_1__AMUX EQU CYREG_PRT0_AMUX
Rx_1__BIE EQU CYREG_PRT0_BIE
Rx_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Rx_1__BYP EQU CYREG_PRT0_BYP
Rx_1__CTL EQU CYREG_PRT0_CTL
Rx_1__DM0 EQU CYREG_PRT0_DM0
Rx_1__DM1 EQU CYREG_PRT0_DM1
Rx_1__DM2 EQU CYREG_PRT0_DM2
Rx_1__DR EQU CYREG_PRT0_DR
Rx_1__INP_DIS EQU CYREG_PRT0_INP_DIS
Rx_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Rx_1__LCD_EN EQU CYREG_PRT0_LCD_EN
Rx_1__MASK EQU 0x80
Rx_1__PORT EQU 0
Rx_1__PRT EQU CYREG_PRT0_PRT
Rx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Rx_1__PS EQU CYREG_PRT0_PS
Rx_1__SHIFT EQU 7
Rx_1__SLW EQU CYREG_PRT0_SLW

/* SCLK */
SCLK__0__MASK EQU 0x04
SCLK__0__PC EQU CYREG_PRT4_PC2
SCLK__0__PORT EQU 4
SCLK__0__SHIFT EQU 2
SCLK__AG EQU CYREG_PRT4_AG
SCLK__AMUX EQU CYREG_PRT4_AMUX
SCLK__BIE EQU CYREG_PRT4_BIE
SCLK__BIT_MASK EQU CYREG_PRT4_BIT_MASK
SCLK__BYP EQU CYREG_PRT4_BYP
SCLK__CTL EQU CYREG_PRT4_CTL
SCLK__DM0 EQU CYREG_PRT4_DM0
SCLK__DM1 EQU CYREG_PRT4_DM1
SCLK__DM2 EQU CYREG_PRT4_DM2
SCLK__DR EQU CYREG_PRT4_DR
SCLK__INP_DIS EQU CYREG_PRT4_INP_DIS
SCLK__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
SCLK__LCD_EN EQU CYREG_PRT4_LCD_EN
SCLK__MASK EQU 0x04
SCLK__PORT EQU 4
SCLK__PRT EQU CYREG_PRT4_PRT
SCLK__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
SCLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
SCLK__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
SCLK__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
SCLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
SCLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
SCLK__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
SCLK__PS EQU CYREG_PRT4_PS
SCLK__SHIFT EQU 2
SCLK__SLW EQU CYREG_PRT4_SLW

/* Tx_1 */
Tx_1__0__MASK EQU 0x08
Tx_1__0__PC EQU CYREG_PRT4_PC3
Tx_1__0__PORT EQU 4
Tx_1__0__SHIFT EQU 3
Tx_1__AG EQU CYREG_PRT4_AG
Tx_1__AMUX EQU CYREG_PRT4_AMUX
Tx_1__BIE EQU CYREG_PRT4_BIE
Tx_1__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Tx_1__BYP EQU CYREG_PRT4_BYP
Tx_1__CTL EQU CYREG_PRT4_CTL
Tx_1__DM0 EQU CYREG_PRT4_DM0
Tx_1__DM1 EQU CYREG_PRT4_DM1
Tx_1__DM2 EQU CYREG_PRT4_DM2
Tx_1__DR EQU CYREG_PRT4_DR
Tx_1__INP_DIS EQU CYREG_PRT4_INP_DIS
Tx_1__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Tx_1__LCD_EN EQU CYREG_PRT4_LCD_EN
Tx_1__MASK EQU 0x08
Tx_1__PORT EQU 4
Tx_1__PRT EQU CYREG_PRT4_PRT
Tx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Tx_1__PS EQU CYREG_PRT4_PS
Tx_1__SHIFT EQU 3
Tx_1__SLW EQU CYREG_PRT4_SLW

/* poll */
poll__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
poll__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
poll__INTC_MASK EQU 0x04
poll__INTC_NUMBER EQU 2
poll__INTC_PRIOR_NUM EQU 7
poll__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
poll__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
poll__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* CAN_1_CanIP */
CAN_1_CanIP__CSR_BUF_SR EQU CYREG_CAN0_CSR_BUF_SR
CAN_1_CanIP__CSR_CFG EQU CYREG_CAN0_CSR_CFG
CAN_1_CanIP__CSR_CMD EQU CYREG_CAN0_CSR_CMD
CAN_1_CanIP__CSR_ERR_SR EQU CYREG_CAN0_CSR_ERR_SR
CAN_1_CanIP__CSR_INT_EN EQU CYREG_CAN0_CSR_INT_EN
CAN_1_CanIP__CSR_INT_SR EQU CYREG_CAN0_CSR_INT_SR
CAN_1_CanIP__PM_ACT_CFG EQU CYREG_PM_ACT_CFG6
CAN_1_CanIP__PM_ACT_MSK EQU 0x01
CAN_1_CanIP__PM_STBY_CFG EQU CYREG_PM_STBY_CFG6
CAN_1_CanIP__PM_STBY_MSK EQU 0x01
CAN_1_CanIP__RX0_ACR EQU CYREG_CAN0_RX0_ACR
CAN_1_CanIP__RX0_ACRD EQU CYREG_CAN0_RX0_ACRD
CAN_1_CanIP__RX0_AMR EQU CYREG_CAN0_RX0_AMR
CAN_1_CanIP__RX0_AMRD EQU CYREG_CAN0_RX0_AMRD
CAN_1_CanIP__RX0_CMD EQU CYREG_CAN0_RX0_CMD
CAN_1_CanIP__RX0_DH EQU CYREG_CAN0_RX0_DH
CAN_1_CanIP__RX0_DL EQU CYREG_CAN0_RX0_DL
CAN_1_CanIP__RX0_ID EQU CYREG_CAN0_RX0_ID
CAN_1_CanIP__RX1_ACR EQU CYREG_CAN0_RX1_ACR
CAN_1_CanIP__RX1_ACRD EQU CYREG_CAN0_RX1_ACRD
CAN_1_CanIP__RX1_AMR EQU CYREG_CAN0_RX1_AMR
CAN_1_CanIP__RX1_AMRD EQU CYREG_CAN0_RX1_AMRD
CAN_1_CanIP__RX1_CMD EQU CYREG_CAN0_RX1_CMD
CAN_1_CanIP__RX1_DH EQU CYREG_CAN0_RX1_DH
CAN_1_CanIP__RX1_DL EQU CYREG_CAN0_RX1_DL
CAN_1_CanIP__RX1_ID EQU CYREG_CAN0_RX1_ID
CAN_1_CanIP__RX10_ACR EQU CYREG_CAN0_RX10_ACR
CAN_1_CanIP__RX10_ACRD EQU CYREG_CAN0_RX10_ACRD
CAN_1_CanIP__RX10_AMR EQU CYREG_CAN0_RX10_AMR
CAN_1_CanIP__RX10_AMRD EQU CYREG_CAN0_RX10_AMRD
CAN_1_CanIP__RX10_CMD EQU CYREG_CAN0_RX10_CMD
CAN_1_CanIP__RX10_DH EQU CYREG_CAN0_RX10_DH
CAN_1_CanIP__RX10_DL EQU CYREG_CAN0_RX10_DL
CAN_1_CanIP__RX10_ID EQU CYREG_CAN0_RX10_ID
CAN_1_CanIP__RX11_ACR EQU CYREG_CAN0_RX11_ACR
CAN_1_CanIP__RX11_ACRD EQU CYREG_CAN0_RX11_ACRD
CAN_1_CanIP__RX11_AMR EQU CYREG_CAN0_RX11_AMR
CAN_1_CanIP__RX11_AMRD EQU CYREG_CAN0_RX11_AMRD
CAN_1_CanIP__RX11_CMD EQU CYREG_CAN0_RX11_CMD
CAN_1_CanIP__RX11_DH EQU CYREG_CAN0_RX11_DH
CAN_1_CanIP__RX11_DL EQU CYREG_CAN0_RX11_DL
CAN_1_CanIP__RX11_ID EQU CYREG_CAN0_RX11_ID
CAN_1_CanIP__RX12_ACR EQU CYREG_CAN0_RX12_ACR
CAN_1_CanIP__RX12_ACRD EQU CYREG_CAN0_RX12_ACRD
CAN_1_CanIP__RX12_AMR EQU CYREG_CAN0_RX12_AMR
CAN_1_CanIP__RX12_AMRD EQU CYREG_CAN0_RX12_AMRD
CAN_1_CanIP__RX12_CMD EQU CYREG_CAN0_RX12_CMD
CAN_1_CanIP__RX12_DH EQU CYREG_CAN0_RX12_DH
CAN_1_CanIP__RX12_DL EQU CYREG_CAN0_RX12_DL
CAN_1_CanIP__RX12_ID EQU CYREG_CAN0_RX12_ID
CAN_1_CanIP__RX13_ACR EQU CYREG_CAN0_RX13_ACR
CAN_1_CanIP__RX13_ACRD EQU CYREG_CAN0_RX13_ACRD
CAN_1_CanIP__RX13_AMR EQU CYREG_CAN0_RX13_AMR
CAN_1_CanIP__RX13_AMRD EQU CYREG_CAN0_RX13_AMRD
CAN_1_CanIP__RX13_CMD EQU CYREG_CAN0_RX13_CMD
CAN_1_CanIP__RX13_DH EQU CYREG_CAN0_RX13_DH
CAN_1_CanIP__RX13_DL EQU CYREG_CAN0_RX13_DL
CAN_1_CanIP__RX13_ID EQU CYREG_CAN0_RX13_ID
CAN_1_CanIP__RX14_ACR EQU CYREG_CAN0_RX14_ACR
CAN_1_CanIP__RX14_ACRD EQU CYREG_CAN0_RX14_ACRD
CAN_1_CanIP__RX14_AMR EQU CYREG_CAN0_RX14_AMR
CAN_1_CanIP__RX14_AMRD EQU CYREG_CAN0_RX14_AMRD
CAN_1_CanIP__RX14_CMD EQU CYREG_CAN0_RX14_CMD
CAN_1_CanIP__RX14_DH EQU CYREG_CAN0_RX14_DH
CAN_1_CanIP__RX14_DL EQU CYREG_CAN0_RX14_DL
CAN_1_CanIP__RX14_ID EQU CYREG_CAN0_RX14_ID
CAN_1_CanIP__RX15_ACR EQU CYREG_CAN0_RX15_ACR
CAN_1_CanIP__RX15_ACRD EQU CYREG_CAN0_RX15_ACRD
CAN_1_CanIP__RX15_AMR EQU CYREG_CAN0_RX15_AMR
CAN_1_CanIP__RX15_AMRD EQU CYREG_CAN0_RX15_AMRD
CAN_1_CanIP__RX15_CMD EQU CYREG_CAN0_RX15_CMD
CAN_1_CanIP__RX15_DH EQU CYREG_CAN0_RX15_DH
CAN_1_CanIP__RX15_DL EQU CYREG_CAN0_RX15_DL
CAN_1_CanIP__RX15_ID EQU CYREG_CAN0_RX15_ID
CAN_1_CanIP__RX2_ACR EQU CYREG_CAN0_RX2_ACR
CAN_1_CanIP__RX2_ACRD EQU CYREG_CAN0_RX2_ACRD
CAN_1_CanIP__RX2_AMR EQU CYREG_CAN0_RX2_AMR
CAN_1_CanIP__RX2_AMRD EQU CYREG_CAN0_RX2_AMRD
CAN_1_CanIP__RX2_CMD EQU CYREG_CAN0_RX2_CMD
CAN_1_CanIP__RX2_DH EQU CYREG_CAN0_RX2_DH
CAN_1_CanIP__RX2_DL EQU CYREG_CAN0_RX2_DL
CAN_1_CanIP__RX2_ID EQU CYREG_CAN0_RX2_ID
CAN_1_CanIP__RX3_ACR EQU CYREG_CAN0_RX3_ACR
CAN_1_CanIP__RX3_ACRD EQU CYREG_CAN0_RX3_ACRD
CAN_1_CanIP__RX3_AMR EQU CYREG_CAN0_RX3_AMR
CAN_1_CanIP__RX3_AMRD EQU CYREG_CAN0_RX3_AMRD
CAN_1_CanIP__RX3_CMD EQU CYREG_CAN0_RX3_CMD
CAN_1_CanIP__RX3_DH EQU CYREG_CAN0_RX3_DH
CAN_1_CanIP__RX3_DL EQU CYREG_CAN0_RX3_DL
CAN_1_CanIP__RX3_ID EQU CYREG_CAN0_RX3_ID
CAN_1_CanIP__RX4_ACR EQU CYREG_CAN0_RX4_ACR
CAN_1_CanIP__RX4_ACRD EQU CYREG_CAN0_RX4_ACRD
CAN_1_CanIP__RX4_AMR EQU CYREG_CAN0_RX4_AMR
CAN_1_CanIP__RX4_AMRD EQU CYREG_CAN0_RX4_AMRD
CAN_1_CanIP__RX4_CMD EQU CYREG_CAN0_RX4_CMD
CAN_1_CanIP__RX4_DH EQU CYREG_CAN0_RX4_DH
CAN_1_CanIP__RX4_DL EQU CYREG_CAN0_RX4_DL
CAN_1_CanIP__RX4_ID EQU CYREG_CAN0_RX4_ID
CAN_1_CanIP__RX5_ACR EQU CYREG_CAN0_RX5_ACR
CAN_1_CanIP__RX5_ACRD EQU CYREG_CAN0_RX5_ACRD
CAN_1_CanIP__RX5_AMR EQU CYREG_CAN0_RX5_AMR
CAN_1_CanIP__RX5_AMRD EQU CYREG_CAN0_RX5_AMRD
CAN_1_CanIP__RX5_CMD EQU CYREG_CAN0_RX5_CMD
CAN_1_CanIP__RX5_DH EQU CYREG_CAN0_RX5_DH
CAN_1_CanIP__RX5_DL EQU CYREG_CAN0_RX5_DL
CAN_1_CanIP__RX5_ID EQU CYREG_CAN0_RX5_ID
CAN_1_CanIP__RX6_ACR EQU CYREG_CAN0_RX6_ACR
CAN_1_CanIP__RX6_ACRD EQU CYREG_CAN0_RX6_ACRD
CAN_1_CanIP__RX6_AMR EQU CYREG_CAN0_RX6_AMR
CAN_1_CanIP__RX6_AMRD EQU CYREG_CAN0_RX6_AMRD
CAN_1_CanIP__RX6_CMD EQU CYREG_CAN0_RX6_CMD
CAN_1_CanIP__RX6_DH EQU CYREG_CAN0_RX6_DH
CAN_1_CanIP__RX6_DL EQU CYREG_CAN0_RX6_DL
CAN_1_CanIP__RX6_ID EQU CYREG_CAN0_RX6_ID
CAN_1_CanIP__RX7_ACR EQU CYREG_CAN0_RX7_ACR
CAN_1_CanIP__RX7_ACRD EQU CYREG_CAN0_RX7_ACRD
CAN_1_CanIP__RX7_AMR EQU CYREG_CAN0_RX7_AMR
CAN_1_CanIP__RX7_AMRD EQU CYREG_CAN0_RX7_AMRD
CAN_1_CanIP__RX7_CMD EQU CYREG_CAN0_RX7_CMD
CAN_1_CanIP__RX7_DH EQU CYREG_CAN0_RX7_DH
CAN_1_CanIP__RX7_DL EQU CYREG_CAN0_RX7_DL
CAN_1_CanIP__RX7_ID EQU CYREG_CAN0_RX7_ID
CAN_1_CanIP__RX8_ACR EQU CYREG_CAN0_RX8_ACR
CAN_1_CanIP__RX8_ACRD EQU CYREG_CAN0_RX8_ACRD
CAN_1_CanIP__RX8_AMR EQU CYREG_CAN0_RX8_AMR
CAN_1_CanIP__RX8_AMRD EQU CYREG_CAN0_RX8_AMRD
CAN_1_CanIP__RX8_CMD EQU CYREG_CAN0_RX8_CMD
CAN_1_CanIP__RX8_DH EQU CYREG_CAN0_RX8_DH
CAN_1_CanIP__RX8_DL EQU CYREG_CAN0_RX8_DL
CAN_1_CanIP__RX8_ID EQU CYREG_CAN0_RX8_ID
CAN_1_CanIP__RX9_ACR EQU CYREG_CAN0_RX9_ACR
CAN_1_CanIP__RX9_ACRD EQU CYREG_CAN0_RX9_ACRD
CAN_1_CanIP__RX9_AMR EQU CYREG_CAN0_RX9_AMR
CAN_1_CanIP__RX9_AMRD EQU CYREG_CAN0_RX9_AMRD
CAN_1_CanIP__RX9_CMD EQU CYREG_CAN0_RX9_CMD
CAN_1_CanIP__RX9_DH EQU CYREG_CAN0_RX9_DH
CAN_1_CanIP__RX9_DL EQU CYREG_CAN0_RX9_DL
CAN_1_CanIP__RX9_ID EQU CYREG_CAN0_RX9_ID
CAN_1_CanIP__TX0_CMD EQU CYREG_CAN0_TX0_CMD
CAN_1_CanIP__TX0_DH EQU CYREG_CAN0_TX0_DH
CAN_1_CanIP__TX0_DL EQU CYREG_CAN0_TX0_DL
CAN_1_CanIP__TX0_ID EQU CYREG_CAN0_TX0_ID
CAN_1_CanIP__TX1_CMD EQU CYREG_CAN0_TX1_CMD
CAN_1_CanIP__TX1_DH EQU CYREG_CAN0_TX1_DH
CAN_1_CanIP__TX1_DL EQU CYREG_CAN0_TX1_DL
CAN_1_CanIP__TX1_ID EQU CYREG_CAN0_TX1_ID
CAN_1_CanIP__TX2_CMD EQU CYREG_CAN0_TX2_CMD
CAN_1_CanIP__TX2_DH EQU CYREG_CAN0_TX2_DH
CAN_1_CanIP__TX2_DL EQU CYREG_CAN0_TX2_DL
CAN_1_CanIP__TX2_ID EQU CYREG_CAN0_TX2_ID
CAN_1_CanIP__TX3_CMD EQU CYREG_CAN0_TX3_CMD
CAN_1_CanIP__TX3_DH EQU CYREG_CAN0_TX3_DH
CAN_1_CanIP__TX3_DL EQU CYREG_CAN0_TX3_DL
CAN_1_CanIP__TX3_ID EQU CYREG_CAN0_TX3_ID
CAN_1_CanIP__TX4_CMD EQU CYREG_CAN0_TX4_CMD
CAN_1_CanIP__TX4_DH EQU CYREG_CAN0_TX4_DH
CAN_1_CanIP__TX4_DL EQU CYREG_CAN0_TX4_DL
CAN_1_CanIP__TX4_ID EQU CYREG_CAN0_TX4_ID
CAN_1_CanIP__TX5_CMD EQU CYREG_CAN0_TX5_CMD
CAN_1_CanIP__TX5_DH EQU CYREG_CAN0_TX5_DH
CAN_1_CanIP__TX5_DL EQU CYREG_CAN0_TX5_DL
CAN_1_CanIP__TX5_ID EQU CYREG_CAN0_TX5_ID
CAN_1_CanIP__TX6_CMD EQU CYREG_CAN0_TX6_CMD
CAN_1_CanIP__TX6_DH EQU CYREG_CAN0_TX6_DH
CAN_1_CanIP__TX6_DL EQU CYREG_CAN0_TX6_DL
CAN_1_CanIP__TX6_ID EQU CYREG_CAN0_TX6_ID
CAN_1_CanIP__TX7_CMD EQU CYREG_CAN0_TX7_CMD
CAN_1_CanIP__TX7_DH EQU CYREG_CAN0_TX7_DH
CAN_1_CanIP__TX7_DL EQU CYREG_CAN0_TX7_DL
CAN_1_CanIP__TX7_ID EQU CYREG_CAN0_TX7_ID

/* CAN_1_isr */
CAN_1_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
CAN_1_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
CAN_1_isr__INTC_MASK EQU 0x10000
CAN_1_isr__INTC_NUMBER EQU 16
CAN_1_isr__INTC_PRIOR_NUM EQU 7
CAN_1_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_16
CAN_1_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
CAN_1_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* LTC68_BSPIM */
LTC68_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
LTC68_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
LTC68_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
LTC68_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
LTC68_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
LTC68_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB01_02_MSK
LTC68_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
LTC68_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB01_02_MSK
LTC68_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
LTC68_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
LTC68_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B0_UDB01_CTL
LTC68_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB01_ST_CTL
LTC68_BSPIM_BitCounter__COUNT_REG EQU CYREG_B0_UDB01_CTL
LTC68_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB01_ST_CTL
LTC68_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
LTC68_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
LTC68_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B0_UDB01_MSK
LTC68_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
LTC68_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB01_02_ST
LTC68_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB01_MSK
LTC68_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
LTC68_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
LTC68_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
LTC68_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB01_ST_CTL
LTC68_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB01_ST_CTL
LTC68_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB01_ST
LTC68_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
LTC68_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
LTC68_BSPIM_RxStsReg__4__MASK EQU 0x10
LTC68_BSPIM_RxStsReg__4__POS EQU 4
LTC68_BSPIM_RxStsReg__5__MASK EQU 0x20
LTC68_BSPIM_RxStsReg__5__POS EQU 5
LTC68_BSPIM_RxStsReg__6__MASK EQU 0x40
LTC68_BSPIM_RxStsReg__6__POS EQU 6
LTC68_BSPIM_RxStsReg__MASK EQU 0x70
LTC68_BSPIM_RxStsReg__MASK_REG EQU CYREG_B0_UDB02_MSK
LTC68_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
LTC68_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B0_UDB02_ST
LTC68_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB01_02_A0
LTC68_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB01_02_A1
LTC68_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB01_02_D0
LTC68_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB01_02_D1
LTC68_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
LTC68_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB01_02_F0
LTC68_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB01_02_F1
LTC68_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB01_A0_A1
LTC68_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B0_UDB01_A0
LTC68_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B0_UDB01_A1
LTC68_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB01_D0_D1
LTC68_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B0_UDB01_D0
LTC68_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B0_UDB01_D1
LTC68_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
LTC68_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB01_F0_F1
LTC68_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B0_UDB01_F0
LTC68_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B0_UDB01_F1
LTC68_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
LTC68_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
LTC68_BSPIM_TxStsReg__0__MASK EQU 0x01
LTC68_BSPIM_TxStsReg__0__POS EQU 0
LTC68_BSPIM_TxStsReg__1__MASK EQU 0x02
LTC68_BSPIM_TxStsReg__1__POS EQU 1
LTC68_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
LTC68_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
LTC68_BSPIM_TxStsReg__2__MASK EQU 0x04
LTC68_BSPIM_TxStsReg__2__POS EQU 2
LTC68_BSPIM_TxStsReg__3__MASK EQU 0x08
LTC68_BSPIM_TxStsReg__3__POS EQU 3
LTC68_BSPIM_TxStsReg__4__MASK EQU 0x10
LTC68_BSPIM_TxStsReg__4__POS EQU 4
LTC68_BSPIM_TxStsReg__MASK EQU 0x1F
LTC68_BSPIM_TxStsReg__MASK_REG EQU CYREG_B0_UDB03_MSK
LTC68_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
LTC68_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B0_UDB03_ST

/* LTC68_IntClock */
LTC68_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
LTC68_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
LTC68_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
LTC68_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
LTC68_IntClock__INDEX EQU 0x01
LTC68_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
LTC68_IntClock__PM_ACT_MSK EQU 0x02
LTC68_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
LTC68_IntClock__PM_STBY_MSK EQU 0x02

/* LTC68_RxInternalInterrupt */
LTC68_RxInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
LTC68_RxInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
LTC68_RxInternalInterrupt__INTC_MASK EQU 0x01
LTC68_RxInternalInterrupt__INTC_NUMBER EQU 0
LTC68_RxInternalInterrupt__INTC_PRIOR_NUM EQU 7
LTC68_RxInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
LTC68_RxInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
LTC68_RxInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* LTC68_TxInternalInterrupt */
LTC68_TxInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
LTC68_TxInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
LTC68_TxInternalInterrupt__INTC_MASK EQU 0x02
LTC68_TxInternalInterrupt__INTC_NUMBER EQU 1
LTC68_TxInternalInterrupt__INTC_PRIOR_NUM EQU 7
LTC68_TxInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
LTC68_TxInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
LTC68_TxInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* OK_SIG */
OK_SIG__0__MASK EQU 0x04
OK_SIG__0__PC EQU CYREG_PRT1_PC2
OK_SIG__0__PORT EQU 1
OK_SIG__0__SHIFT EQU 2
OK_SIG__AG EQU CYREG_PRT1_AG
OK_SIG__AMUX EQU CYREG_PRT1_AMUX
OK_SIG__BIE EQU CYREG_PRT1_BIE
OK_SIG__BIT_MASK EQU CYREG_PRT1_BIT_MASK
OK_SIG__BYP EQU CYREG_PRT1_BYP
OK_SIG__CTL EQU CYREG_PRT1_CTL
OK_SIG__DM0 EQU CYREG_PRT1_DM0
OK_SIG__DM1 EQU CYREG_PRT1_DM1
OK_SIG__DM2 EQU CYREG_PRT1_DM2
OK_SIG__DR EQU CYREG_PRT1_DR
OK_SIG__INP_DIS EQU CYREG_PRT1_INP_DIS
OK_SIG__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
OK_SIG__LCD_EN EQU CYREG_PRT1_LCD_EN
OK_SIG__MASK EQU 0x04
OK_SIG__PORT EQU 1
OK_SIG__PRT EQU CYREG_PRT1_PRT
OK_SIG__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
OK_SIG__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
OK_SIG__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
OK_SIG__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
OK_SIG__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
OK_SIG__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
OK_SIG__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
OK_SIG__PS EQU CYREG_PRT1_PS
OK_SIG__SHIFT EQU 2
OK_SIG__SLW EQU CYREG_PRT1_SLW

/* current */
current__0__MASK EQU 0x20
current__0__PC EQU CYREG_PRT3_PC5
current__0__PORT EQU 3
current__0__SHIFT EQU 5
current__AG EQU CYREG_PRT3_AG
current__AMUX EQU CYREG_PRT3_AMUX
current__BIE EQU CYREG_PRT3_BIE
current__BIT_MASK EQU CYREG_PRT3_BIT_MASK
current__BYP EQU CYREG_PRT3_BYP
current__CTL EQU CYREG_PRT3_CTL
current__DM0 EQU CYREG_PRT3_DM0
current__DM1 EQU CYREG_PRT3_DM1
current__DM2 EQU CYREG_PRT3_DM2
current__DR EQU CYREG_PRT3_DR
current__INP_DIS EQU CYREG_PRT3_INP_DIS
current__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
current__LCD_EN EQU CYREG_PRT3_LCD_EN
current__MASK EQU 0x20
current__PORT EQU 3
current__PRT EQU CYREG_PRT3_PRT
current__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
current__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
current__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
current__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
current__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
current__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
current__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
current__PS EQU CYREG_PRT3_PS
current__SHIFT EQU 5
current__SLW EQU CYREG_PRT3_SLW

/* current_timer_TimerHW */
current_timer_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
current_timer_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
current_timer_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
current_timer_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
current_timer_TimerHW__CFG2 EQU CYREG_TMR0_CFG2
current_timer_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
current_timer_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
current_timer_TimerHW__PER0 EQU CYREG_TMR0_PER0
current_timer_TimerHW__PER1 EQU CYREG_TMR0_PER1
current_timer_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
current_timer_TimerHW__PM_ACT_MSK EQU 0x01
current_timer_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
current_timer_TimerHW__PM_STBY_MSK EQU 0x01
current_timer_TimerHW__RT0 EQU CYREG_TMR0_RT0
current_timer_TimerHW__RT1 EQU CYREG_TMR0_RT1
current_timer_TimerHW__SR0 EQU CYREG_TMR0_SR0

/* ADC_current_DEC */
ADC_current_DEC__COHER EQU CYREG_DEC_COHER
ADC_current_DEC__CR EQU CYREG_DEC_CR
ADC_current_DEC__DR1 EQU CYREG_DEC_DR1
ADC_current_DEC__DR2 EQU CYREG_DEC_DR2
ADC_current_DEC__DR2H EQU CYREG_DEC_DR2H
ADC_current_DEC__GCOR EQU CYREG_DEC_GCOR
ADC_current_DEC__GCORH EQU CYREG_DEC_GCORH
ADC_current_DEC__GVAL EQU CYREG_DEC_GVAL
ADC_current_DEC__OCOR EQU CYREG_DEC_OCOR
ADC_current_DEC__OCORH EQU CYREG_DEC_OCORH
ADC_current_DEC__OCORM EQU CYREG_DEC_OCORM
ADC_current_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
ADC_current_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
ADC_current_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
ADC_current_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
ADC_current_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
ADC_current_DEC__PM_ACT_MSK EQU 0x01
ADC_current_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
ADC_current_DEC__PM_STBY_MSK EQU 0x01
ADC_current_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
ADC_current_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
ADC_current_DEC__SR EQU CYREG_DEC_SR
ADC_current_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
ADC_current_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
ADC_current_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
ADC_current_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
ADC_current_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
ADC_current_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
ADC_current_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
ADC_current_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8

/* ADC_current_DSM */
ADC_current_DSM__BUF0 EQU CYREG_DSM0_BUF0
ADC_current_DSM__BUF1 EQU CYREG_DSM0_BUF1
ADC_current_DSM__BUF2 EQU CYREG_DSM0_BUF2
ADC_current_DSM__BUF3 EQU CYREG_DSM0_BUF3
ADC_current_DSM__CLK EQU CYREG_DSM0_CLK
ADC_current_DSM__CR0 EQU CYREG_DSM0_CR0
ADC_current_DSM__CR1 EQU CYREG_DSM0_CR1
ADC_current_DSM__CR10 EQU CYREG_DSM0_CR10
ADC_current_DSM__CR11 EQU CYREG_DSM0_CR11
ADC_current_DSM__CR12 EQU CYREG_DSM0_CR12
ADC_current_DSM__CR13 EQU CYREG_DSM0_CR13
ADC_current_DSM__CR14 EQU CYREG_DSM0_CR14
ADC_current_DSM__CR15 EQU CYREG_DSM0_CR15
ADC_current_DSM__CR16 EQU CYREG_DSM0_CR16
ADC_current_DSM__CR17 EQU CYREG_DSM0_CR17
ADC_current_DSM__CR2 EQU CYREG_DSM0_CR2
ADC_current_DSM__CR3 EQU CYREG_DSM0_CR3
ADC_current_DSM__CR4 EQU CYREG_DSM0_CR4
ADC_current_DSM__CR5 EQU CYREG_DSM0_CR5
ADC_current_DSM__CR6 EQU CYREG_DSM0_CR6
ADC_current_DSM__CR7 EQU CYREG_DSM0_CR7
ADC_current_DSM__CR8 EQU CYREG_DSM0_CR8
ADC_current_DSM__CR9 EQU CYREG_DSM0_CR9
ADC_current_DSM__DEM0 EQU CYREG_DSM0_DEM0
ADC_current_DSM__DEM1 EQU CYREG_DSM0_DEM1
ADC_current_DSM__MISC EQU CYREG_DSM0_MISC
ADC_current_DSM__OUT0 EQU CYREG_DSM0_OUT0
ADC_current_DSM__OUT1 EQU CYREG_DSM0_OUT1
ADC_current_DSM__REF0 EQU CYREG_DSM0_REF0
ADC_current_DSM__REF1 EQU CYREG_DSM0_REF1
ADC_current_DSM__REF2 EQU CYREG_DSM0_REF2
ADC_current_DSM__REF3 EQU CYREG_DSM0_REF3
ADC_current_DSM__RSVD1 EQU CYREG_DSM0_RSVD1
ADC_current_DSM__SW0 EQU CYREG_DSM0_SW0
ADC_current_DSM__SW2 EQU CYREG_DSM0_SW2
ADC_current_DSM__SW3 EQU CYREG_DSM0_SW3
ADC_current_DSM__SW4 EQU CYREG_DSM0_SW4
ADC_current_DSM__SW6 EQU CYREG_DSM0_SW6
ADC_current_DSM__TR0 EQU CYREG_NPUMP_DSM_TR0
ADC_current_DSM__TST0 EQU CYREG_DSM0_TST0
ADC_current_DSM__TST1 EQU CYREG_DSM0_TST1

/* ADC_current_Ext_CP_Clk */
ADC_current_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_current_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_current_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_current_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
ADC_current_Ext_CP_Clk__INDEX EQU 0x00
ADC_current_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_current_Ext_CP_Clk__PM_ACT_MSK EQU 0x01
ADC_current_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_current_Ext_CP_Clk__PM_STBY_MSK EQU 0x01

/* ADC_current_IRQ */
ADC_current_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_current_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_current_IRQ__INTC_MASK EQU 0x20000000
ADC_current_IRQ__INTC_NUMBER EQU 29
ADC_current_IRQ__INTC_PRIOR_NUM EQU 7
ADC_current_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_29
ADC_current_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_current_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* ADC_current_theACLK */
ADC_current_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_current_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_current_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_current_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_current_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_current_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_current_theACLK__INDEX EQU 0x00
ADC_current_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_current_theACLK__PM_ACT_MSK EQU 0x01
ADC_current_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_current_theACLK__PM_STBY_MSK EQU 0x01

/* timer_clock */
timer_clock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
timer_clock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
timer_clock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
timer_clock__CFG2_SRC_SEL_MASK EQU 0x07
timer_clock__INDEX EQU 0x02
timer_clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_clock__PM_ACT_MSK EQU 0x04
timer_clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_clock__PM_STBY_MSK EQU 0x04

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 6
CYDEV_CHIP_DIE_PSOC4A EQU 3
CYDEV_CHIP_DIE_PSOC5LP EQU 5
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 3
CYDEV_CHIP_MEMBER_4D EQU 2
CYDEV_CHIP_MEMBER_4F EQU 4
CYDEV_CHIP_MEMBER_5A EQU 6
CYDEV_CHIP_MEMBER_5B EQU 5
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000003
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
