Classic Timing Analyzer report for SSP
Sat Oct 29 12:12:00 2016
Quartus II 64-Bit Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk_in'
  7. Clock Hold: 'clk_in'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                               ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------+--------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                             ; To                             ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------+--------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 4.004 ns                         ; col_in[2]                        ; translate:U2|b_select_out_t[1] ; --         ; clk_in   ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 18.943 ns                        ; matrix:U8|col_out_m[7]           ; col_m[7]                       ; clk_in     ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -1.244 ns                        ; col_in[0]                        ; translate:U2|b_select_out_t[1] ; --         ; clk_in   ; 0            ;
; Clock Setup: 'clk_in'        ; N/A                                      ; None          ; 78.52 MHz ( period = 12.735 ns ) ; translate:U2|state[0]            ; translate:U2|b_ok_out_t        ; clk_in     ; clk_in   ; 0            ;
; Clock Hold: 'clk_in'         ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; get_select:U10|a_select_out_g[1] ; matrix:U8|col_out_m[7]         ; clk_in     ; clk_in   ; 62           ;
; Total number of failed paths ;                                          ;               ;                                  ;                                  ;                                ;            ;          ; 62           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------+--------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EPM1270T144C5      ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk_in          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk_in'                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------+---------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                  ; To                                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------+---------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 78.52 MHz ( period = 12.735 ns )                    ; translate:U2|state[0]                 ; translate:U2|b_ok_out_t               ; clk_in     ; clk_in   ; None                        ; None                      ; 6.329 ns                ;
; N/A                                     ; 83.61 MHz ( period = 11.960 ns )                    ; translate:U2|state[1]                 ; translate:U2|show_out_t               ; clk_in     ; clk_in   ; None                        ; None                      ; 5.554 ns                ;
; N/A                                     ; 84.99 MHz ( period = 11.766 ns )                    ; translate:U2|state[1]                 ; translate:U2|b_ok_out_t               ; clk_in     ; clk_in   ; None                        ; None                      ; 5.360 ns                ;
; N/A                                     ; 85.40 MHz ( period = 11.709 ns )                    ; translate:U2|state[1]                 ; translate:U2|ready_out_t              ; clk_in     ; clk_in   ; None                        ; None                      ; 5.303 ns                ;
; N/A                                     ; 85.43 MHz ( period = 11.705 ns )                    ; translate:U2|state[1]                 ; translate:U2|start_out_t              ; clk_in     ; clk_in   ; None                        ; None                      ; 5.299 ns                ;
; N/A                                     ; 87.47 MHz ( period = 11.433 ns )                    ; translate:U2|state[1]                 ; translate:U2|b_select_out_t[1]        ; clk_in     ; clk_in   ; None                        ; None                      ; 5.027 ns                ;
; N/A                                     ; 87.47 MHz ( period = 11.433 ns )                    ; translate:U2|state[1]                 ; translate:U2|a_select_out_t[0]        ; clk_in     ; clk_in   ; None                        ; None                      ; 5.027 ns                ;
; N/A                                     ; 87.47 MHz ( period = 11.433 ns )                    ; translate:U2|state[1]                 ; translate:U2|b_select_out_t[0]        ; clk_in     ; clk_in   ; None                        ; None                      ; 5.027 ns                ;
; N/A                                     ; 87.47 MHz ( period = 11.433 ns )                    ; translate:U2|state[1]                 ; translate:U2|a_select_out_t[1]        ; clk_in     ; clk_in   ; None                        ; None                      ; 5.027 ns                ;
; N/A                                     ; 87.58 MHz ( period = 11.418 ns )                    ; translate:U2|state[0]                 ; translate:U2|a_select_out_t[0]        ; clk_in     ; clk_in   ; None                        ; None                      ; 5.012 ns                ;
; N/A                                     ; 87.64 MHz ( period = 11.410 ns )                    ; translate:U2|state[0]                 ; translate:U2|a_select_out_t[1]        ; clk_in     ; clk_in   ; None                        ; None                      ; 5.004 ns                ;
; N/A                                     ; 87.66 MHz ( period = 11.408 ns )                    ; translate:U2|state[0]                 ; translate:U2|b_select_out_t[1]        ; clk_in     ; clk_in   ; None                        ; None                      ; 5.002 ns                ;
; N/A                                     ; 89.37 MHz ( period = 11.190 ns )                    ; translate:U2|a_ok_out_t               ; prevent_shake:U3|b_ok_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 10.481 ns               ;
; N/A                                     ; 90.69 MHz ( period = 11.027 ns )                    ; translate:U2|start_out_t              ; prevent_shake:U3|b_ok_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 10.318 ns               ;
; N/A                                     ; 91.56 MHz ( period = 10.922 ns )                    ; translate:U2|a_select_out_t[1]        ; prevent_shake:U3|b_ok_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 10.213 ns               ;
; N/A                                     ; 93.49 MHz ( period = 10.696 ns )                    ; prevent_shake:U7|b_select_in_p_tmp[0] ; prevent_shake:U3|b_ok_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 9.987 ns                ;
; N/A                                     ; 95.21 MHz ( period = 10.503 ns )                    ; translate:U2|b_select_out_t[0]        ; prevent_shake:U3|b_ok_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 9.794 ns                ;
; N/A                                     ; 95.62 MHz ( period = 10.458 ns )                    ; translate:U2|a_ok_out_t               ; prevent_shake:U3|start_out_p          ; clk_in     ; clk_in   ; None                        ; None                      ; 9.749 ns                ;
; N/A                                     ; 95.62 MHz ( period = 10.458 ns )                    ; translate:U2|a_ok_out_t               ; prevent_shake:U3|a_ok_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 9.749 ns                ;
; N/A                                     ; 95.62 MHz ( period = 10.458 ns )                    ; translate:U2|a_ok_out_t               ; prevent_shake:U3|ready_out_p          ; clk_in     ; clk_in   ; None                        ; None                      ; 9.749 ns                ;
; N/A                                     ; 95.62 MHz ( period = 10.458 ns )                    ; translate:U2|a_ok_out_t               ; prevent_shake:U3|show_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 9.749 ns                ;
; N/A                                     ; 95.62 MHz ( period = 10.458 ns )                    ; translate:U2|a_ok_out_t               ; prevent_shake:U3|a_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.749 ns                ;
; N/A                                     ; 95.62 MHz ( period = 10.458 ns )                    ; translate:U2|a_ok_out_t               ; prevent_shake:U3|a_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.749 ns                ;
; N/A                                     ; 95.62 MHz ( period = 10.458 ns )                    ; translate:U2|a_ok_out_t               ; prevent_shake:U3|b_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.749 ns                ;
; N/A                                     ; 95.62 MHz ( period = 10.458 ns )                    ; translate:U2|a_ok_out_t               ; prevent_shake:U3|b_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.749 ns                ;
; N/A                                     ; 95.68 MHz ( period = 10.451 ns )                    ; translate:U2|a_ok_out_t               ; prevent_shake:U7|a_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.742 ns                ;
; N/A                                     ; 95.68 MHz ( period = 10.451 ns )                    ; translate:U2|a_ok_out_t               ; prevent_shake:U7|a_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.742 ns                ;
; N/A                                     ; 95.68 MHz ( period = 10.451 ns )                    ; translate:U2|a_ok_out_t               ; prevent_shake:U7|b_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.742 ns                ;
; N/A                                     ; 95.68 MHz ( period = 10.451 ns )                    ; translate:U2|a_ok_out_t               ; prevent_shake:U7|b_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.742 ns                ;
; N/A                                     ; 96.32 MHz ( period = 10.382 ns )                    ; translate:U2|state[0]                 ; translate:U2|b_select_out_t[0]        ; clk_in     ; clk_in   ; None                        ; None                      ; 3.976 ns                ;
; N/A                                     ; 97.03 MHz ( period = 10.306 ns )                    ; translate:U2|a_select_out_t[0]        ; prevent_shake:U3|b_ok_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 9.597 ns                ;
; N/A                                     ; 97.13 MHz ( period = 10.295 ns )                    ; translate:U2|start_out_t              ; prevent_shake:U3|start_out_p          ; clk_in     ; clk_in   ; None                        ; None                      ; 9.586 ns                ;
; N/A                                     ; 97.13 MHz ( period = 10.295 ns )                    ; translate:U2|start_out_t              ; prevent_shake:U3|a_ok_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 9.586 ns                ;
; N/A                                     ; 97.13 MHz ( period = 10.295 ns )                    ; translate:U2|start_out_t              ; prevent_shake:U3|ready_out_p          ; clk_in     ; clk_in   ; None                        ; None                      ; 9.586 ns                ;
; N/A                                     ; 97.13 MHz ( period = 10.295 ns )                    ; translate:U2|start_out_t              ; prevent_shake:U3|show_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 9.586 ns                ;
; N/A                                     ; 97.13 MHz ( period = 10.295 ns )                    ; translate:U2|start_out_t              ; prevent_shake:U3|a_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.586 ns                ;
; N/A                                     ; 97.13 MHz ( period = 10.295 ns )                    ; translate:U2|start_out_t              ; prevent_shake:U3|a_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.586 ns                ;
; N/A                                     ; 97.13 MHz ( period = 10.295 ns )                    ; translate:U2|start_out_t              ; prevent_shake:U3|b_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.586 ns                ;
; N/A                                     ; 97.13 MHz ( period = 10.295 ns )                    ; translate:U2|start_out_t              ; prevent_shake:U3|b_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.586 ns                ;
; N/A                                     ; 97.20 MHz ( period = 10.288 ns )                    ; translate:U2|start_out_t              ; prevent_shake:U7|a_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.579 ns                ;
; N/A                                     ; 97.20 MHz ( period = 10.288 ns )                    ; translate:U2|start_out_t              ; prevent_shake:U7|a_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.579 ns                ;
; N/A                                     ; 97.20 MHz ( period = 10.288 ns )                    ; translate:U2|start_out_t              ; prevent_shake:U7|b_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.579 ns                ;
; N/A                                     ; 97.20 MHz ( period = 10.288 ns )                    ; translate:U2|start_out_t              ; prevent_shake:U7|b_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.579 ns                ;
; N/A                                     ; 97.60 MHz ( period = 10.246 ns )                    ; translate:U2|b_ok_out_t               ; prevent_shake:U3|b_ok_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 9.537 ns                ;
; N/A                                     ; 97.66 MHz ( period = 10.240 ns )                    ; translate:U2|show_out_t               ; prevent_shake:U3|b_ok_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 9.531 ns                ;
; N/A                                     ; 98.06 MHz ( period = 10.198 ns )                    ; translate:U2|state[0]                 ; translate:U2|show_out_t               ; clk_in     ; clk_in   ; None                        ; None                      ; 3.792 ns                ;
; N/A                                     ; 98.14 MHz ( period = 10.190 ns )                    ; translate:U2|a_select_out_t[1]        ; prevent_shake:U3|start_out_p          ; clk_in     ; clk_in   ; None                        ; None                      ; 9.481 ns                ;
; N/A                                     ; 98.14 MHz ( period = 10.190 ns )                    ; translate:U2|a_select_out_t[1]        ; prevent_shake:U3|a_ok_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 9.481 ns                ;
; N/A                                     ; 98.14 MHz ( period = 10.190 ns )                    ; translate:U2|a_select_out_t[1]        ; prevent_shake:U3|ready_out_p          ; clk_in     ; clk_in   ; None                        ; None                      ; 9.481 ns                ;
; N/A                                     ; 98.14 MHz ( period = 10.190 ns )                    ; translate:U2|a_select_out_t[1]        ; prevent_shake:U3|show_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 9.481 ns                ;
; N/A                                     ; 98.14 MHz ( period = 10.190 ns )                    ; translate:U2|a_select_out_t[1]        ; prevent_shake:U3|a_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.481 ns                ;
; N/A                                     ; 98.14 MHz ( period = 10.190 ns )                    ; translate:U2|a_select_out_t[1]        ; prevent_shake:U3|a_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.481 ns                ;
; N/A                                     ; 98.14 MHz ( period = 10.190 ns )                    ; translate:U2|a_select_out_t[1]        ; prevent_shake:U3|b_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.481 ns                ;
; N/A                                     ; 98.14 MHz ( period = 10.190 ns )                    ; translate:U2|a_select_out_t[1]        ; prevent_shake:U3|b_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.481 ns                ;
; N/A                                     ; 98.20 MHz ( period = 10.183 ns )                    ; translate:U2|a_select_out_t[1]        ; prevent_shake:U7|a_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.474 ns                ;
; N/A                                     ; 98.20 MHz ( period = 10.183 ns )                    ; translate:U2|a_select_out_t[1]        ; prevent_shake:U7|a_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.474 ns                ;
; N/A                                     ; 98.20 MHz ( period = 10.183 ns )                    ; translate:U2|a_select_out_t[1]        ; prevent_shake:U7|b_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.474 ns                ;
; N/A                                     ; 98.20 MHz ( period = 10.183 ns )                    ; translate:U2|a_select_out_t[1]        ; prevent_shake:U7|b_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.474 ns                ;
; N/A                                     ; 98.53 MHz ( period = 10.149 ns )                    ; translate:U2|b_select_out_t[1]        ; prevent_shake:U3|b_ok_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 9.440 ns                ;
; N/A                                     ; 100.36 MHz ( period = 9.964 ns )                    ; prevent_shake:U7|b_select_in_p_tmp[0] ; prevent_shake:U3|start_out_p          ; clk_in     ; clk_in   ; None                        ; None                      ; 9.255 ns                ;
; N/A                                     ; 100.36 MHz ( period = 9.964 ns )                    ; prevent_shake:U7|b_select_in_p_tmp[0] ; prevent_shake:U3|a_ok_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 9.255 ns                ;
; N/A                                     ; 100.36 MHz ( period = 9.964 ns )                    ; prevent_shake:U7|b_select_in_p_tmp[0] ; prevent_shake:U3|ready_out_p          ; clk_in     ; clk_in   ; None                        ; None                      ; 9.255 ns                ;
; N/A                                     ; 100.36 MHz ( period = 9.964 ns )                    ; prevent_shake:U7|b_select_in_p_tmp[0] ; prevent_shake:U3|show_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 9.255 ns                ;
; N/A                                     ; 100.36 MHz ( period = 9.964 ns )                    ; prevent_shake:U7|b_select_in_p_tmp[0] ; prevent_shake:U3|a_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.255 ns                ;
; N/A                                     ; 100.36 MHz ( period = 9.964 ns )                    ; prevent_shake:U7|b_select_in_p_tmp[0] ; prevent_shake:U3|a_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.255 ns                ;
; N/A                                     ; 100.36 MHz ( period = 9.964 ns )                    ; prevent_shake:U7|b_select_in_p_tmp[0] ; prevent_shake:U3|b_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.255 ns                ;
; N/A                                     ; 100.36 MHz ( period = 9.964 ns )                    ; prevent_shake:U7|b_select_in_p_tmp[0] ; prevent_shake:U3|b_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.255 ns                ;
; N/A                                     ; 100.43 MHz ( period = 9.957 ns )                    ; prevent_shake:U7|b_select_in_p_tmp[0] ; prevent_shake:U7|a_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.248 ns                ;
; N/A                                     ; 100.43 MHz ( period = 9.957 ns )                    ; prevent_shake:U7|b_select_in_p_tmp[0] ; prevent_shake:U7|a_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.248 ns                ;
; N/A                                     ; 100.43 MHz ( period = 9.957 ns )                    ; prevent_shake:U7|b_select_in_p_tmp[0] ; prevent_shake:U7|b_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.248 ns                ;
; N/A                                     ; 100.43 MHz ( period = 9.957 ns )                    ; prevent_shake:U7|b_select_in_p_tmp[0] ; prevent_shake:U7|b_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.248 ns                ;
; N/A                                     ; 100.53 MHz ( period = 9.947 ns )                    ; translate:U2|state[0]                 ; translate:U2|ready_out_t              ; clk_in     ; clk_in   ; None                        ; None                      ; 3.541 ns                ;
; N/A                                     ; 100.57 MHz ( period = 9.943 ns )                    ; translate:U2|state[0]                 ; translate:U2|start_out_t              ; clk_in     ; clk_in   ; None                        ; None                      ; 3.537 ns                ;
; N/A                                     ; 101.53 MHz ( period = 9.849 ns )                    ; translate:U2|ready_out_t              ; prevent_shake:U3|b_ok_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 9.140 ns                ;
; N/A                                     ; 102.34 MHz ( period = 9.771 ns )                    ; translate:U2|b_select_out_t[0]        ; prevent_shake:U3|start_out_p          ; clk_in     ; clk_in   ; None                        ; None                      ; 9.062 ns                ;
; N/A                                     ; 102.34 MHz ( period = 9.771 ns )                    ; translate:U2|b_select_out_t[0]        ; prevent_shake:U3|a_ok_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 9.062 ns                ;
; N/A                                     ; 102.34 MHz ( period = 9.771 ns )                    ; translate:U2|b_select_out_t[0]        ; prevent_shake:U3|ready_out_p          ; clk_in     ; clk_in   ; None                        ; None                      ; 9.062 ns                ;
; N/A                                     ; 102.34 MHz ( period = 9.771 ns )                    ; translate:U2|b_select_out_t[0]        ; prevent_shake:U3|show_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 9.062 ns                ;
; N/A                                     ; 102.34 MHz ( period = 9.771 ns )                    ; translate:U2|b_select_out_t[0]        ; prevent_shake:U3|a_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.062 ns                ;
; N/A                                     ; 102.34 MHz ( period = 9.771 ns )                    ; translate:U2|b_select_out_t[0]        ; prevent_shake:U3|a_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.062 ns                ;
; N/A                                     ; 102.34 MHz ( period = 9.771 ns )                    ; translate:U2|b_select_out_t[0]        ; prevent_shake:U3|b_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.062 ns                ;
; N/A                                     ; 102.34 MHz ( period = 9.771 ns )                    ; translate:U2|b_select_out_t[0]        ; prevent_shake:U3|b_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.062 ns                ;
; N/A                                     ; 102.42 MHz ( period = 9.764 ns )                    ; translate:U2|b_select_out_t[0]        ; prevent_shake:U7|a_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.055 ns                ;
; N/A                                     ; 102.42 MHz ( period = 9.764 ns )                    ; translate:U2|b_select_out_t[0]        ; prevent_shake:U7|a_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.055 ns                ;
; N/A                                     ; 102.42 MHz ( period = 9.764 ns )                    ; translate:U2|b_select_out_t[0]        ; prevent_shake:U7|b_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.055 ns                ;
; N/A                                     ; 102.42 MHz ( period = 9.764 ns )                    ; translate:U2|b_select_out_t[0]        ; prevent_shake:U7|b_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 9.055 ns                ;
; N/A                                     ; 102.72 MHz ( period = 9.735 ns )                    ; prevent_shake:U7|start_in_p_tmp       ; prevent_shake:U3|b_ok_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 9.026 ns                ;
; N/A                                     ; 103.05 MHz ( period = 9.704 ns )                    ; judge:U4|a_score_tmp[0]               ; judge:U6|a_score_j[0]                 ; clk_in     ; clk_in   ; None                        ; None                      ; 3.198 ns                ;
; N/A                                     ; 103.76 MHz ( period = 9.638 ns )                    ; judge:U4|b_score_tmp[1]               ; judge:U6|b_score_j[1]                 ; clk_in     ; clk_in   ; None                        ; None                      ; 3.132 ns                ;
; N/A                                     ; 104.25 MHz ( period = 9.592 ns )                    ; prevent_shake:U7|b_ok_in_p_tmp        ; prevent_shake:U3|b_ok_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 8.883 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; translate:U2|a_select_out_t[0]        ; prevent_shake:U3|start_out_p          ; clk_in     ; clk_in   ; None                        ; None                      ; 8.865 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; translate:U2|a_select_out_t[0]        ; prevent_shake:U3|a_ok_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 8.865 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; translate:U2|a_select_out_t[0]        ; prevent_shake:U3|ready_out_p          ; clk_in     ; clk_in   ; None                        ; None                      ; 8.865 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; translate:U2|a_select_out_t[0]        ; prevent_shake:U3|show_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 8.865 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; translate:U2|a_select_out_t[0]        ; prevent_shake:U3|a_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.865 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; translate:U2|a_select_out_t[0]        ; prevent_shake:U3|a_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.865 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; translate:U2|a_select_out_t[0]        ; prevent_shake:U3|b_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.865 ns                ;
; N/A                                     ; 104.45 MHz ( period = 9.574 ns )                    ; translate:U2|a_select_out_t[0]        ; prevent_shake:U3|b_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.865 ns                ;
; N/A                                     ; 104.53 MHz ( period = 9.567 ns )                    ; translate:U2|a_select_out_t[0]        ; prevent_shake:U7|a_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.858 ns                ;
; N/A                                     ; 104.53 MHz ( period = 9.567 ns )                    ; translate:U2|a_select_out_t[0]        ; prevent_shake:U7|a_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.858 ns                ;
; N/A                                     ; 104.53 MHz ( period = 9.567 ns )                    ; translate:U2|a_select_out_t[0]        ; prevent_shake:U7|b_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.858 ns                ;
; N/A                                     ; 104.53 MHz ( period = 9.567 ns )                    ; translate:U2|a_select_out_t[0]        ; prevent_shake:U7|b_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.858 ns                ;
; N/A                                     ; 105.11 MHz ( period = 9.514 ns )                    ; translate:U2|b_ok_out_t               ; prevent_shake:U3|start_out_p          ; clk_in     ; clk_in   ; None                        ; None                      ; 8.805 ns                ;
; N/A                                     ; 105.11 MHz ( period = 9.514 ns )                    ; translate:U2|b_ok_out_t               ; prevent_shake:U3|a_ok_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 8.805 ns                ;
; N/A                                     ; 105.11 MHz ( period = 9.514 ns )                    ; translate:U2|b_ok_out_t               ; prevent_shake:U3|ready_out_p          ; clk_in     ; clk_in   ; None                        ; None                      ; 8.805 ns                ;
; N/A                                     ; 105.11 MHz ( period = 9.514 ns )                    ; translate:U2|b_ok_out_t               ; prevent_shake:U3|show_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 8.805 ns                ;
; N/A                                     ; 105.11 MHz ( period = 9.514 ns )                    ; translate:U2|b_ok_out_t               ; prevent_shake:U3|a_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.805 ns                ;
; N/A                                     ; 105.11 MHz ( period = 9.514 ns )                    ; translate:U2|b_ok_out_t               ; prevent_shake:U3|a_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.805 ns                ;
; N/A                                     ; 105.11 MHz ( period = 9.514 ns )                    ; translate:U2|b_ok_out_t               ; prevent_shake:U3|b_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.805 ns                ;
; N/A                                     ; 105.11 MHz ( period = 9.514 ns )                    ; translate:U2|b_ok_out_t               ; prevent_shake:U3|b_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.805 ns                ;
; N/A                                     ; 105.13 MHz ( period = 9.512 ns )                    ; judge:U4|b_score_tmp[0]               ; judge:U6|b_score_j[0]                 ; clk_in     ; clk_in   ; None                        ; None                      ; 3.006 ns                ;
; N/A                                     ; 105.17 MHz ( period = 9.508 ns )                    ; translate:U2|show_out_t               ; prevent_shake:U3|start_out_p          ; clk_in     ; clk_in   ; None                        ; None                      ; 8.799 ns                ;
; N/A                                     ; 105.17 MHz ( period = 9.508 ns )                    ; translate:U2|show_out_t               ; prevent_shake:U3|a_ok_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 8.799 ns                ;
; N/A                                     ; 105.17 MHz ( period = 9.508 ns )                    ; translate:U2|show_out_t               ; prevent_shake:U3|ready_out_p          ; clk_in     ; clk_in   ; None                        ; None                      ; 8.799 ns                ;
; N/A                                     ; 105.17 MHz ( period = 9.508 ns )                    ; translate:U2|show_out_t               ; prevent_shake:U3|show_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 8.799 ns                ;
; N/A                                     ; 105.17 MHz ( period = 9.508 ns )                    ; translate:U2|show_out_t               ; prevent_shake:U3|a_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.799 ns                ;
; N/A                                     ; 105.17 MHz ( period = 9.508 ns )                    ; translate:U2|show_out_t               ; prevent_shake:U3|a_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.799 ns                ;
; N/A                                     ; 105.17 MHz ( period = 9.508 ns )                    ; translate:U2|show_out_t               ; prevent_shake:U3|b_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.799 ns                ;
; N/A                                     ; 105.17 MHz ( period = 9.508 ns )                    ; translate:U2|show_out_t               ; prevent_shake:U3|b_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.799 ns                ;
; N/A                                     ; 105.19 MHz ( period = 9.507 ns )                    ; translate:U2|b_ok_out_t               ; prevent_shake:U7|a_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.798 ns                ;
; N/A                                     ; 105.19 MHz ( period = 9.507 ns )                    ; translate:U2|b_ok_out_t               ; prevent_shake:U7|a_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.798 ns                ;
; N/A                                     ; 105.19 MHz ( period = 9.507 ns )                    ; translate:U2|b_ok_out_t               ; prevent_shake:U7|b_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.798 ns                ;
; N/A                                     ; 105.19 MHz ( period = 9.507 ns )                    ; translate:U2|b_ok_out_t               ; prevent_shake:U7|b_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.798 ns                ;
; N/A                                     ; 105.25 MHz ( period = 9.501 ns )                    ; translate:U2|show_out_t               ; prevent_shake:U7|a_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.792 ns                ;
; N/A                                     ; 105.25 MHz ( period = 9.501 ns )                    ; translate:U2|show_out_t               ; prevent_shake:U7|a_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.792 ns                ;
; N/A                                     ; 105.25 MHz ( period = 9.501 ns )                    ; translate:U2|show_out_t               ; prevent_shake:U7|b_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.792 ns                ;
; N/A                                     ; 105.25 MHz ( period = 9.501 ns )                    ; translate:U2|show_out_t               ; prevent_shake:U7|b_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.792 ns                ;
; N/A                                     ; 106.19 MHz ( period = 9.417 ns )                    ; translate:U2|b_select_out_t[1]        ; prevent_shake:U3|start_out_p          ; clk_in     ; clk_in   ; None                        ; None                      ; 8.708 ns                ;
; N/A                                     ; 106.19 MHz ( period = 9.417 ns )                    ; translate:U2|b_select_out_t[1]        ; prevent_shake:U3|a_ok_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 8.708 ns                ;
; N/A                                     ; 106.19 MHz ( period = 9.417 ns )                    ; translate:U2|b_select_out_t[1]        ; prevent_shake:U3|ready_out_p          ; clk_in     ; clk_in   ; None                        ; None                      ; 8.708 ns                ;
; N/A                                     ; 106.19 MHz ( period = 9.417 ns )                    ; translate:U2|b_select_out_t[1]        ; prevent_shake:U3|show_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 8.708 ns                ;
; N/A                                     ; 106.19 MHz ( period = 9.417 ns )                    ; translate:U2|b_select_out_t[1]        ; prevent_shake:U3|a_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.708 ns                ;
; N/A                                     ; 106.19 MHz ( period = 9.417 ns )                    ; translate:U2|b_select_out_t[1]        ; prevent_shake:U3|a_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.708 ns                ;
; N/A                                     ; 106.19 MHz ( period = 9.417 ns )                    ; translate:U2|b_select_out_t[1]        ; prevent_shake:U3|b_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.708 ns                ;
; N/A                                     ; 106.19 MHz ( period = 9.417 ns )                    ; translate:U2|b_select_out_t[1]        ; prevent_shake:U3|b_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.708 ns                ;
; N/A                                     ; 106.27 MHz ( period = 9.410 ns )                    ; translate:U2|b_select_out_t[1]        ; prevent_shake:U7|a_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.701 ns                ;
; N/A                                     ; 106.27 MHz ( period = 9.410 ns )                    ; translate:U2|b_select_out_t[1]        ; prevent_shake:U7|a_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.701 ns                ;
; N/A                                     ; 106.27 MHz ( period = 9.410 ns )                    ; translate:U2|b_select_out_t[1]        ; prevent_shake:U7|b_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.701 ns                ;
; N/A                                     ; 106.27 MHz ( period = 9.410 ns )                    ; translate:U2|b_select_out_t[1]        ; prevent_shake:U7|b_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.701 ns                ;
; N/A                                     ; 108.53 MHz ( period = 9.214 ns )                    ; prevent_shake:U7|show_in_p_tmp        ; prevent_shake:U3|b_ok_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 8.505 ns                ;
; N/A                                     ; 108.98 MHz ( period = 9.176 ns )                    ; get_select:U10|a_select_out_g[1]      ; get_select:U10|a_select_out_g[1]      ; clk_in     ; clk_in   ; None                        ; None                      ; 8.467 ns                ;
; N/A                                     ; 109.69 MHz ( period = 9.117 ns )                    ; translate:U2|ready_out_t              ; prevent_shake:U3|start_out_p          ; clk_in     ; clk_in   ; None                        ; None                      ; 8.408 ns                ;
; N/A                                     ; 109.69 MHz ( period = 9.117 ns )                    ; translate:U2|ready_out_t              ; prevent_shake:U3|a_ok_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 8.408 ns                ;
; N/A                                     ; 109.69 MHz ( period = 9.117 ns )                    ; translate:U2|ready_out_t              ; prevent_shake:U3|ready_out_p          ; clk_in     ; clk_in   ; None                        ; None                      ; 8.408 ns                ;
; N/A                                     ; 109.69 MHz ( period = 9.117 ns )                    ; translate:U2|ready_out_t              ; prevent_shake:U3|show_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 8.408 ns                ;
; N/A                                     ; 109.69 MHz ( period = 9.117 ns )                    ; translate:U2|ready_out_t              ; prevent_shake:U3|a_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.408 ns                ;
; N/A                                     ; 109.69 MHz ( period = 9.117 ns )                    ; translate:U2|ready_out_t              ; prevent_shake:U3|a_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.408 ns                ;
; N/A                                     ; 109.69 MHz ( period = 9.117 ns )                    ; translate:U2|ready_out_t              ; prevent_shake:U3|b_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.408 ns                ;
; N/A                                     ; 109.69 MHz ( period = 9.117 ns )                    ; translate:U2|ready_out_t              ; prevent_shake:U3|b_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.408 ns                ;
; N/A                                     ; 109.77 MHz ( period = 9.110 ns )                    ; translate:U2|ready_out_t              ; prevent_shake:U7|a_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.401 ns                ;
; N/A                                     ; 109.77 MHz ( period = 9.110 ns )                    ; translate:U2|ready_out_t              ; prevent_shake:U7|a_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.401 ns                ;
; N/A                                     ; 109.77 MHz ( period = 9.110 ns )                    ; translate:U2|ready_out_t              ; prevent_shake:U7|b_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.401 ns                ;
; N/A                                     ; 109.77 MHz ( period = 9.110 ns )                    ; translate:U2|ready_out_t              ; prevent_shake:U7|b_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.401 ns                ;
; N/A                                     ; 111.07 MHz ( period = 9.003 ns )                    ; prevent_shake:U7|start_in_p_tmp       ; prevent_shake:U3|start_out_p          ; clk_in     ; clk_in   ; None                        ; None                      ; 8.294 ns                ;
; N/A                                     ; 111.07 MHz ( period = 9.003 ns )                    ; prevent_shake:U7|start_in_p_tmp       ; prevent_shake:U3|a_ok_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 8.294 ns                ;
; N/A                                     ; 111.07 MHz ( period = 9.003 ns )                    ; prevent_shake:U7|start_in_p_tmp       ; prevent_shake:U3|ready_out_p          ; clk_in     ; clk_in   ; None                        ; None                      ; 8.294 ns                ;
; N/A                                     ; 111.07 MHz ( period = 9.003 ns )                    ; prevent_shake:U7|start_in_p_tmp       ; prevent_shake:U3|show_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 8.294 ns                ;
; N/A                                     ; 111.07 MHz ( period = 9.003 ns )                    ; prevent_shake:U7|start_in_p_tmp       ; prevent_shake:U3|a_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.294 ns                ;
; N/A                                     ; 111.07 MHz ( period = 9.003 ns )                    ; prevent_shake:U7|start_in_p_tmp       ; prevent_shake:U3|a_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.294 ns                ;
; N/A                                     ; 111.07 MHz ( period = 9.003 ns )                    ; prevent_shake:U7|start_in_p_tmp       ; prevent_shake:U3|b_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.294 ns                ;
; N/A                                     ; 111.07 MHz ( period = 9.003 ns )                    ; prevent_shake:U7|start_in_p_tmp       ; prevent_shake:U3|b_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.294 ns                ;
; N/A                                     ; 111.16 MHz ( period = 8.996 ns )                    ; prevent_shake:U7|start_in_p_tmp       ; prevent_shake:U7|a_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.287 ns                ;
; N/A                                     ; 111.16 MHz ( period = 8.996 ns )                    ; prevent_shake:U7|start_in_p_tmp       ; prevent_shake:U7|a_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.287 ns                ;
; N/A                                     ; 111.16 MHz ( period = 8.996 ns )                    ; prevent_shake:U7|start_in_p_tmp       ; prevent_shake:U7|b_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.287 ns                ;
; N/A                                     ; 111.16 MHz ( period = 8.996 ns )                    ; prevent_shake:U7|start_in_p_tmp       ; prevent_shake:U7|b_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.287 ns                ;
; N/A                                     ; 111.71 MHz ( period = 8.952 ns )                    ; translate:U2|a_ok_out_t               ; prevent_shake:U7|b_select_in_p_tmp[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 8.243 ns                ;
; N/A                                     ; 112.87 MHz ( period = 8.860 ns )                    ; prevent_shake:U7|b_ok_in_p_tmp        ; prevent_shake:U3|start_out_p          ; clk_in     ; clk_in   ; None                        ; None                      ; 8.151 ns                ;
; N/A                                     ; 112.87 MHz ( period = 8.860 ns )                    ; prevent_shake:U7|b_ok_in_p_tmp        ; prevent_shake:U3|a_ok_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 8.151 ns                ;
; N/A                                     ; 112.87 MHz ( period = 8.860 ns )                    ; prevent_shake:U7|b_ok_in_p_tmp        ; prevent_shake:U3|ready_out_p          ; clk_in     ; clk_in   ; None                        ; None                      ; 8.151 ns                ;
; N/A                                     ; 112.87 MHz ( period = 8.860 ns )                    ; prevent_shake:U7|b_ok_in_p_tmp        ; prevent_shake:U3|show_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 8.151 ns                ;
; N/A                                     ; 112.87 MHz ( period = 8.860 ns )                    ; prevent_shake:U7|b_ok_in_p_tmp        ; prevent_shake:U3|a_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.151 ns                ;
; N/A                                     ; 112.87 MHz ( period = 8.860 ns )                    ; prevent_shake:U7|b_ok_in_p_tmp        ; prevent_shake:U3|a_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.151 ns                ;
; N/A                                     ; 112.87 MHz ( period = 8.860 ns )                    ; prevent_shake:U7|b_ok_in_p_tmp        ; prevent_shake:U3|b_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.151 ns                ;
; N/A                                     ; 112.87 MHz ( period = 8.860 ns )                    ; prevent_shake:U7|b_ok_in_p_tmp        ; prevent_shake:U3|b_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.151 ns                ;
; N/A                                     ; 112.96 MHz ( period = 8.853 ns )                    ; prevent_shake:U7|b_ok_in_p_tmp        ; prevent_shake:U7|a_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.144 ns                ;
; N/A                                     ; 112.96 MHz ( period = 8.853 ns )                    ; prevent_shake:U7|b_ok_in_p_tmp        ; prevent_shake:U7|a_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.144 ns                ;
; N/A                                     ; 112.96 MHz ( period = 8.853 ns )                    ; prevent_shake:U7|b_ok_in_p_tmp        ; prevent_shake:U7|b_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.144 ns                ;
; N/A                                     ; 112.96 MHz ( period = 8.853 ns )                    ; prevent_shake:U7|b_ok_in_p_tmp        ; prevent_shake:U7|b_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 8.144 ns                ;
; N/A                                     ; 113.21 MHz ( period = 8.833 ns )                    ; translate:U2|state[0]                 ; translate:U2|a_ok_out_t               ; clk_in     ; clk_in   ; None                        ; None                      ; 2.427 ns                ;
; N/A                                     ; 113.78 MHz ( period = 8.789 ns )                    ; translate:U2|start_out_t              ; prevent_shake:U7|b_select_in_p_tmp[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 8.080 ns                ;
; N/A                                     ; 115.15 MHz ( period = 8.684 ns )                    ; translate:U2|a_select_out_t[1]        ; prevent_shake:U7|b_select_in_p_tmp[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.975 ns                ;
; N/A                                     ; 115.31 MHz ( period = 8.672 ns )                    ; prevent_shake:U7|a_select_in_p_tmp[0] ; prevent_shake:U3|b_ok_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 7.963 ns                ;
; N/A                                     ; 117.07 MHz ( period = 8.542 ns )                    ; prevent_shake:U7|counter_p[2]         ; prevent_shake:U3|b_ok_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 7.833 ns                ;
; N/A                                     ; 117.21 MHz ( period = 8.532 ns )                    ; prevent_shake:U7|a_select_in_p_tmp[1] ; prevent_shake:U3|b_ok_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 7.823 ns                ;
; N/A                                     ; 117.90 MHz ( period = 8.482 ns )                    ; prevent_shake:U7|show_in_p_tmp        ; prevent_shake:U3|start_out_p          ; clk_in     ; clk_in   ; None                        ; None                      ; 7.773 ns                ;
; N/A                                     ; 117.90 MHz ( period = 8.482 ns )                    ; prevent_shake:U7|show_in_p_tmp        ; prevent_shake:U3|a_ok_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 7.773 ns                ;
; N/A                                     ; 117.90 MHz ( period = 8.482 ns )                    ; prevent_shake:U7|show_in_p_tmp        ; prevent_shake:U3|ready_out_p          ; clk_in     ; clk_in   ; None                        ; None                      ; 7.773 ns                ;
; N/A                                     ; 117.90 MHz ( period = 8.482 ns )                    ; prevent_shake:U7|show_in_p_tmp        ; prevent_shake:U3|show_out_p           ; clk_in     ; clk_in   ; None                        ; None                      ; 7.773 ns                ;
; N/A                                     ; 117.90 MHz ( period = 8.482 ns )                    ; prevent_shake:U7|show_in_p_tmp        ; prevent_shake:U3|a_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 7.773 ns                ;
; N/A                                     ; 117.90 MHz ( period = 8.482 ns )                    ; prevent_shake:U7|show_in_p_tmp        ; prevent_shake:U3|a_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 7.773 ns                ;
; N/A                                     ; 117.90 MHz ( period = 8.482 ns )                    ; prevent_shake:U7|show_in_p_tmp        ; prevent_shake:U3|b_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 7.773 ns                ;
; N/A                                     ; 117.90 MHz ( period = 8.482 ns )                    ; prevent_shake:U7|show_in_p_tmp        ; prevent_shake:U3|b_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 7.773 ns                ;
; N/A                                     ; 117.99 MHz ( period = 8.475 ns )                    ; prevent_shake:U7|show_in_p_tmp        ; prevent_shake:U7|a_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 7.766 ns                ;
; N/A                                     ; 117.99 MHz ( period = 8.475 ns )                    ; prevent_shake:U7|show_in_p_tmp        ; prevent_shake:U7|a_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 7.766 ns                ;
; N/A                                     ; 117.99 MHz ( period = 8.475 ns )                    ; prevent_shake:U7|show_in_p_tmp        ; prevent_shake:U7|b_select_out_p[0]    ; clk_in     ; clk_in   ; None                        ; None                      ; 7.766 ns                ;
; N/A                                     ; 117.99 MHz ( period = 8.475 ns )                    ; prevent_shake:U7|show_in_p_tmp        ; prevent_shake:U7|b_select_out_p[1]    ; clk_in     ; clk_in   ; None                        ; None                      ; 7.766 ns                ;
; N/A                                     ; 118.23 MHz ( period = 8.458 ns )                    ; prevent_shake:U7|b_select_in_p_tmp[0] ; prevent_shake:U7|b_select_in_p_tmp[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.749 ns                ;
; N/A                                     ; 119.19 MHz ( period = 8.390 ns )                    ; translate:U2|a_ok_out_t               ; prevent_shake:U7|counter_p[2]         ; clk_in     ; clk_in   ; None                        ; None                      ; 7.681 ns                ;
; N/A                                     ; 119.22 MHz ( period = 8.388 ns )                    ; translate:U2|a_ok_out_t               ; prevent_shake:U7|counter_p[1]         ; clk_in     ; clk_in   ; None                        ; None                      ; 7.679 ns                ;
; N/A                                     ; 119.23 MHz ( period = 8.387 ns )                    ; translate:U2|a_ok_out_t               ; prevent_shake:U7|counter_p[0]         ; clk_in     ; clk_in   ; None                        ; None                      ; 7.678 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                       ;                                       ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------+---------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk_in'                                                                                                                                                                                               ;
+------------------------------------------+----------------------------------+-------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                             ; To                      ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------------------------+-------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; get_select:U10|a_select_out_g[1] ; matrix:U8|col_out_m[7]  ; clk_in     ; clk_in   ; None                       ; None                       ; 1.646 ns                 ;
; Not operational: Clock Skew > Data Delay ; matrix:U8|counter_m[1]           ; matrix:U8|col_out_m[0]  ; clk_in     ; clk_in   ; None                       ; None                       ; 2.054 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|a_select_out_g[1] ; matrix:U8|col_out_m[6]  ; clk_in     ; clk_in   ; None                       ; None                       ; 2.426 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|a_select_out_g[0] ; matrix:U8|col_out_m[0]  ; clk_in     ; clk_in   ; None                       ; None                       ; 2.765 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|b_select_out_g[0] ; matrix:U8|col_out_m[1]  ; clk_in     ; clk_in   ; None                       ; None                       ; 2.944 ns                 ;
; Not operational: Clock Skew > Data Delay ; matrix:U8|counter_m[1]           ; matrix:U8|col_out_m[2]  ; clk_in     ; clk_in   ; None                       ; None                       ; 2.981 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|a_select_out_g[1] ; matrix:U8|row_out_m[5]  ; clk_in     ; clk_in   ; None                       ; None                       ; 2.623 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|b_select_out_g[1] ; matrix:U8|col_out_m[0]  ; clk_in     ; clk_in   ; None                       ; None                       ; 3.224 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|b_select_out_g[0] ; matrix:U8|col_out_m[0]  ; clk_in     ; clk_in   ; None                       ; None                       ; 3.438 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|a_select_out_g[0] ; matrix:U8|col_out_m[7]  ; clk_in     ; clk_in   ; None                       ; None                       ; 3.582 ns                 ;
; Not operational: Clock Skew > Data Delay ; matrix:U8|counter_m[0]           ; matrix:U8|col_out_m[7]  ; clk_in     ; clk_in   ; None                       ; None                       ; 3.777 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|a_select_out_g[0] ; matrix:U8|col_out_m[2]  ; clk_in     ; clk_in   ; None                       ; None                       ; 3.795 ns                 ;
; Not operational: Clock Skew > Data Delay ; matrix:U8|counter_m[1]           ; matrix:U8|col_out_m[1]  ; clk_in     ; clk_in   ; None                       ; None                       ; 3.895 ns                 ;
; Not operational: Clock Skew > Data Delay ; matrix:U8|counter_m[1]           ; matrix:U8|col_out_m[7]  ; clk_in     ; clk_in   ; None                       ; None                       ; 4.247 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|a_select_out_g[1] ; matrix:U8|col_out_m[5]  ; clk_in     ; clk_in   ; None                       ; None                       ; 4.285 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|a_select_out_g[0] ; matrix:U8|col_out_m[6]  ; clk_in     ; clk_in   ; None                       ; None                       ; 4.335 ns                 ;
; Not operational: Clock Skew > Data Delay ; matrix:U8|counter_m[0]           ; matrix:U8|col_out_m[0]  ; clk_in     ; clk_in   ; None                       ; None                       ; 4.416 ns                 ;
; Not operational: Clock Skew > Data Delay ; matrix:U8|counter_m[0]           ; matrix:U8|col_out_m[6]  ; clk_in     ; clk_in   ; None                       ; None                       ; 4.555 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|a_select_out_g[0] ; matrix:U8|col_out_m[1]  ; clk_in     ; clk_in   ; None                       ; None                       ; 4.607 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|b_select_out_g[0] ; matrix:U8|col_out_m[2]  ; clk_in     ; clk_in   ; None                       ; None                       ; 4.821 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|b_select_out_g[1] ; matrix:U8|col_out_m[2]  ; clk_in     ; clk_in   ; None                       ; None                       ; 4.895 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|a_select_out_g[1] ; matrix:U8|row_out_m[2]  ; clk_in     ; clk_in   ; None                       ; None                       ; 4.952 ns                 ;
; Not operational: Clock Skew > Data Delay ; matrix:U8|counter_m[1]           ; matrix:U8|col_out_m[6]  ; clk_in     ; clk_in   ; None                       ; None                       ; 4.998 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|a_select_out_g[0] ; matrix:U8|row_out_m[5]  ; clk_in     ; clk_in   ; None                       ; None                       ; 4.544 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|a_select_out_g[1] ; matrix:U8|col_out_m[0]  ; clk_in     ; clk_in   ; None                       ; None                       ; 5.129 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|a_select_out_g[1] ; matrix:U8|row_out_m[4]  ; clk_in     ; clk_in   ; None                       ; None                       ; 5.258 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|b_select_out_g[1] ; matrix:U8|col_out_m[1]  ; clk_in     ; clk_in   ; None                       ; None                       ; 5.247 ns                 ;
; Not operational: Clock Skew > Data Delay ; matrix:U8|counter_m[0]           ; matrix:U8|row_out_m[5]  ; clk_in     ; clk_in   ; None                       ; None                       ; 4.753 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|a_select_out_g[1] ; matrix:U8|row_out_m[3]  ; clk_in     ; clk_in   ; None                       ; None                       ; 4.720 ns                 ;
; Not operational: Clock Skew > Data Delay ; matrix:U8|counter_m[0]           ; matrix:U8|col_out_m[2]  ; clk_in     ; clk_in   ; None                       ; None                       ; 5.343 ns                 ;
; Not operational: Clock Skew > Data Delay ; matrix:U8|counter_m[0]           ; matrix:U8|row_out_m[2]  ; clk_in     ; clk_in   ; None                       ; None                       ; 5.592 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|a_select_out_g[0] ; matrix:U8|row_out_m[2]  ; clk_in     ; clk_in   ; None                       ; None                       ; 5.719 ns                 ;
; Not operational: Clock Skew > Data Delay ; matrix:U8|counter_m[1]           ; matrix:U8|row_out_m[5]  ; clk_in     ; clk_in   ; None                       ; None                       ; 5.212 ns                 ;
; Not operational: Clock Skew > Data Delay ; matrix:U8|counter_m[0]           ; matrix:U8|row_out_m[4]  ; clk_in     ; clk_in   ; None                       ; None                       ; 5.893 ns                 ;
; Not operational: Clock Skew > Data Delay ; matrix:U8|counter_m[0]           ; matrix:U8|row_out_m[3]  ; clk_in     ; clk_in   ; None                       ; None                       ; 5.360 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|a_select_out_g[0] ; matrix:U8|row_out_m[4]  ; clk_in     ; clk_in   ; None                       ; None                       ; 6.003 ns                 ;
; Not operational: Clock Skew > Data Delay ; matrix:U8|counter_m[1]           ; matrix:U8|row_out_m[2]  ; clk_in     ; clk_in   ; None                       ; None                       ; 6.027 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|a_select_out_g[0] ; matrix:U8|row_out_m[3]  ; clk_in     ; clk_in   ; None                       ; None                       ; 5.486 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|a_select_out_g[1] ; matrix:U8|col_out_m[2]  ; clk_in     ; clk_in   ; None                       ; None                       ; 6.159 ns                 ;
; Not operational: Clock Skew > Data Delay ; matrix:U8|counter_m[0]           ; matrix:U8|col_out_m[1]  ; clk_in     ; clk_in   ; None                       ; None                       ; 6.257 ns                 ;
; Not operational: Clock Skew > Data Delay ; matrix:U8|counter_m[1]           ; matrix:U8|row_out_m[4]  ; clk_in     ; clk_in   ; None                       ; None                       ; 6.314 ns                 ;
; Not operational: Clock Skew > Data Delay ; matrix:U8|counter_m[1]           ; matrix:U8|row_out_m[3]  ; clk_in     ; clk_in   ; None                       ; None                       ; 5.794 ns                 ;
; Not operational: Clock Skew > Data Delay ; matrix:U8|counter_m[0]           ; matrix:U8|col_out_m[5]  ; clk_in     ; clk_in   ; None                       ; None                       ; 6.642 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|a_select_out_g[0] ; matrix:U8|col_out_m[5]  ; clk_in     ; clk_in   ; None                       ; None                       ; 6.768 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|a_select_out_g[1] ; matrix:U8|col_out_m[1]  ; clk_in     ; clk_in   ; None                       ; None                       ; 6.971 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|a_select_out_g[0] ; judge:U4|result_tmp[0]  ; clk_in     ; clk_in   ; None                       ; None                       ; 3.316 ns                 ;
; Not operational: Clock Skew > Data Delay ; matrix:U8|counter_m[1]           ; matrix:U8|col_out_m[5]  ; clk_in     ; clk_in   ; None                       ; None                       ; 7.433 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|b_select_out_g[0] ; judge:U4|result_tmp[0]  ; clk_in     ; clk_in   ; None                       ; None                       ; 3.739 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|a_select_out_g[1] ; judge:U4|result_tmp[0]  ; clk_in     ; clk_in   ; None                       ; None                       ; 3.881 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|b_select_out_g[1] ; judge:U4|result_tmp[0]  ; clk_in     ; clk_in   ; None                       ; None                       ; 4.106 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|a_select_out_g[0] ; judge:U4|a_score_tmp[0] ; clk_in     ; clk_in   ; None                       ; None                       ; 4.178 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|a_select_out_g[0] ; judge:U4|a_score_tmp[1] ; clk_in     ; clk_in   ; None                       ; None                       ; 4.211 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|a_select_out_g[0] ; judge:U4|b_score_tmp[0] ; clk_in     ; clk_in   ; None                       ; None                       ; 4.290 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|a_select_out_g[0] ; judge:U4|b_score_tmp[1] ; clk_in     ; clk_in   ; None                       ; None                       ; 4.291 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|b_select_out_g[0] ; judge:U4|a_score_tmp[0] ; clk_in     ; clk_in   ; None                       ; None                       ; 4.611 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|b_select_out_g[0] ; judge:U4|a_score_tmp[1] ; clk_in     ; clk_in   ; None                       ; None                       ; 4.622 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|b_select_out_g[0] ; judge:U4|b_score_tmp[0] ; clk_in     ; clk_in   ; None                       ; None                       ; 4.725 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|b_select_out_g[0] ; judge:U4|b_score_tmp[1] ; clk_in     ; clk_in   ; None                       ; None                       ; 4.726 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|b_select_out_g[1] ; judge:U4|a_score_tmp[0] ; clk_in     ; clk_in   ; None                       ; None                       ; 5.258 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|b_select_out_g[1] ; judge:U4|a_score_tmp[1] ; clk_in     ; clk_in   ; None                       ; None                       ; 5.285 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|b_select_out_g[1] ; judge:U4|b_score_tmp[1] ; clk_in     ; clk_in   ; None                       ; None                       ; 5.373 ns                 ;
; Not operational: Clock Skew > Data Delay ; get_select:U10|b_select_out_g[1] ; judge:U4|b_score_tmp[0] ; clk_in     ; clk_in   ; None                       ; None                       ; 5.373 ns                 ;
+------------------------------------------+----------------------------------+-------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------+
; tsu                                                                                       ;
+-------+--------------+------------+-----------+--------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From      ; To                             ; To Clock ;
+-------+--------------+------------+-----------+--------------------------------+----------+
; N/A   ; None         ; 4.004 ns   ; col_in[2] ; translate:U2|b_select_out_t[1] ; clk_in   ;
; N/A   ; None         ; 3.941 ns   ; col_in[0] ; translate:U2|b_ok_out_t        ; clk_in   ;
; N/A   ; None         ; 3.924 ns   ; col_in[3] ; translate:U2|show_out_t        ; clk_in   ;
; N/A   ; None         ; 3.917 ns   ; col_in[3] ; translate:U2|b_ok_out_t        ; clk_in   ;
; N/A   ; None         ; 3.892 ns   ; col_in[1] ; translate:U2|b_select_out_t[1] ; clk_in   ;
; N/A   ; None         ; 3.846 ns   ; col_in[0] ; translate:U2|b_select_out_t[1] ; clk_in   ;
; N/A   ; None         ; 3.814 ns   ; col_in[2] ; translate:U2|b_ok_out_t        ; clk_in   ;
; N/A   ; None         ; 3.759 ns   ; col_in[0] ; translate:U2|b_select_out_t[0] ; clk_in   ;
; N/A   ; None         ; 3.745 ns   ; col_in[0] ; translate:U2|show_out_t        ; clk_in   ;
; N/A   ; None         ; 3.733 ns   ; col_in[3] ; translate:U2|b_select_out_t[0] ; clk_in   ;
; N/A   ; None         ; 3.690 ns   ; col_in[2] ; translate:U2|show_out_t        ; clk_in   ;
; N/A   ; None         ; 3.673 ns   ; col_in[3] ; translate:U2|ready_out_t       ; clk_in   ;
; N/A   ; None         ; 3.669 ns   ; col_in[3] ; translate:U2|start_out_t       ; clk_in   ;
; N/A   ; None         ; 3.648 ns   ; col_in[0] ; translate:U2|a_select_out_t[0] ; clk_in   ;
; N/A   ; None         ; 3.635 ns   ; col_in[2] ; translate:U2|a_select_out_t[1] ; clk_in   ;
; N/A   ; None         ; 3.631 ns   ; col_in[2] ; translate:U2|b_select_out_t[0] ; clk_in   ;
; N/A   ; None         ; 3.629 ns   ; col_in[2] ; translate:U2|a_select_out_t[0] ; clk_in   ;
; N/A   ; None         ; 3.621 ns   ; col_in[3] ; translate:U2|a_select_out_t[0] ; clk_in   ;
; N/A   ; None         ; 3.604 ns   ; col_in[3] ; translate:U2|b_select_out_t[1] ; clk_in   ;
; N/A   ; None         ; 3.523 ns   ; col_in[1] ; translate:U2|a_select_out_t[1] ; clk_in   ;
; N/A   ; None         ; 3.517 ns   ; col_in[1] ; translate:U2|a_select_out_t[0] ; clk_in   ;
; N/A   ; None         ; 3.485 ns   ; col_in[1] ; translate:U2|show_out_t        ; clk_in   ;
; N/A   ; None         ; 3.477 ns   ; col_in[0] ; translate:U2|a_select_out_t[1] ; clk_in   ;
; N/A   ; None         ; 3.403 ns   ; col_in[1] ; translate:U2|b_select_out_t[0] ; clk_in   ;
; N/A   ; None         ; 3.397 ns   ; col_in[3] ; translate:U2|a_select_out_t[1] ; clk_in   ;
; N/A   ; None         ; 3.278 ns   ; col_in[2] ; translate:U2|start_out_t       ; clk_in   ;
; N/A   ; None         ; 3.275 ns   ; col_in[2] ; translate:U2|ready_out_t       ; clk_in   ;
; N/A   ; None         ; 3.255 ns   ; col_in[1] ; translate:U2|b_ok_out_t        ; clk_in   ;
; N/A   ; None         ; 3.115 ns   ; col_in[2] ; translate:U2|a_ok_out_t        ; clk_in   ;
; N/A   ; None         ; 2.547 ns   ; col_in[1] ; translate:U2|a_ok_out_t        ; clk_in   ;
; N/A   ; None         ; 2.487 ns   ; col_in[1] ; translate:U2|start_out_t       ; clk_in   ;
; N/A   ; None         ; 2.474 ns   ; col_in[1] ; translate:U2|ready_out_t       ; clk_in   ;
; N/A   ; None         ; 2.282 ns   ; col_in[3] ; translate:U2|a_ok_out_t        ; clk_in   ;
; N/A   ; None         ; 2.045 ns   ; col_in[0] ; translate:U2|a_ok_out_t        ; clk_in   ;
; N/A   ; None         ; 1.823 ns   ; col_in[0] ; translate:U2|ready_out_t       ; clk_in   ;
; N/A   ; None         ; 1.811 ns   ; col_in[0] ; translate:U2|start_out_t       ; clk_in   ;
+-------+--------------+------------+-----------+--------------------------------+----------+


+--------------------------------------------------------------------------------------------------------+
; tco                                                                                                    ;
+-------+--------------+------------+------------------------------------+------------------+------------+
; Slack ; Required tco ; Actual tco ; From                               ; To               ; From Clock ;
+-------+--------------+------------+------------------------------------+------------------+------------+
; N/A   ; None         ; 18.943 ns  ; matrix:U8|col_out_m[7]             ; col_m[7]         ; clk_in     ;
; N/A   ; None         ; 18.613 ns  ; matrix:U8|col_out_m[2]             ; col_m[2]         ; clk_in     ;
; N/A   ; None         ; 18.587 ns  ; matrix:U8|row_out_m[4]             ; row_m[4]         ; clk_in     ;
; N/A   ; None         ; 18.562 ns  ; matrix:U8|row_out_m[2]             ; row_m[2]         ; clk_in     ;
; N/A   ; None         ; 18.507 ns  ; matrix:U8|col_out_m[5]             ; col_m[5]         ; clk_in     ;
; N/A   ; None         ; 18.386 ns  ; matrix:U8|col_out_m[6]             ; col_m[6]         ; clk_in     ;
; N/A   ; None         ; 17.975 ns  ; matrix:U8|col_out_m[0]             ; col_m[0]         ; clk_in     ;
; N/A   ; None         ; 17.793 ns  ; matrix:U8|col_out_m[1]             ; col_m[1]         ; clk_in     ;
; N/A   ; None         ; 17.389 ns  ; matrix:U8|row_out_m[5]             ; row_m[5]         ; clk_in     ;
; N/A   ; None         ; 17.385 ns  ; matrix:U8|row_out_m[3]             ; row_m[3]         ; clk_in     ;
; N/A   ; None         ; 15.109 ns  ; translate:U2|row_out_t[1]          ; row_out[1]       ; clk_in     ;
; N/A   ; None         ; 14.365 ns  ; translate:U2|row_out_t[3]          ; row_out[3]       ; clk_in     ;
; N/A   ; None         ; 14.107 ns  ; translate:U2|row_out_t[2]          ; row_out[2]       ; clk_in     ;
; N/A   ; None         ; 9.376 ns   ; get_select:U11|a_select_out_g[1]   ; a_s_f[1]         ; clk_in     ;
; N/A   ; None         ; 9.223 ns   ; judge:U4|result_j[0]               ; result[0]        ; clk_in     ;
; N/A   ; None         ; 9.028 ns   ; judge:U4|result_j[1]               ; result[1]        ; clk_in     ;
; N/A   ; None         ; 8.937 ns   ; digitron:U9|digitron_cat_d[4]      ; digitron_cat[4]  ; clk_in     ;
; N/A   ; None         ; 8.663 ns   ; get_select:U11|show_out_g          ; sh_f             ; clk_in     ;
; N/A   ; None         ; 8.632 ns   ; get_select:U11|b_select_out_g[1]   ; b_s_f[1]         ; clk_in     ;
; N/A   ; None         ; 8.624 ns   ; get_select:U11|b_select_out_g[0]   ; b_s_f[0]         ; clk_in     ;
; N/A   ; None         ; 8.516 ns   ; get_select:U11|a_select_out_g[0]   ; a_s_f[0]         ; clk_in     ;
; N/A   ; None         ; 8.504 ns   ; digitron:U9|digitron_show_d[2]     ; digitron_show[2] ; clk_in     ;
; N/A   ; None         ; 8.504 ns   ; prevent_shake:U7|b_select_out_p[1] ; b_s[1]           ; clk_in     ;
; N/A   ; None         ; 8.493 ns   ; get_select:U11|b_ok_out_g          ; bof              ; clk_in     ;
; N/A   ; None         ; 8.493 ns   ; get_select:U11|a_ok_out_g          ; aof              ; clk_in     ;
; N/A   ; None         ; 8.390 ns   ; digitron:U9|digitron_show_d[3]     ; digitron_show[3] ; clk_in     ;
; N/A   ; None         ; 8.386 ns   ; prevent_shake:U7|a_select_out_p[1] ; a_s[1]           ; clk_in     ;
; N/A   ; None         ; 8.374 ns   ; digitron:U9|digitron_show_d[1]     ; digitron_show[1] ; clk_in     ;
; N/A   ; None         ; 8.374 ns   ; digitron:U9|digitron_cat_d[5]      ; digitron_cat[5]  ; clk_in     ;
; N/A   ; None         ; 8.372 ns   ; digitron:U9|digitron_show_d[6]     ; digitron_show[6] ; clk_in     ;
; N/A   ; None         ; 8.370 ns   ; digitron:U9|digitron_show_d[0]     ; digitron_show[0] ; clk_in     ;
; N/A   ; None         ; 7.305 ns   ; prevent_shake:U7|b_select_out_p[0] ; b_s[0]           ; clk_in     ;
; N/A   ; None         ; 7.285 ns   ; digitron:U9|digitron_show_d[4]     ; digitron_show[4] ; clk_in     ;
; N/A   ; None         ; 7.285 ns   ; prevent_shake:U7|a_select_out_p[0] ; a_s[0]           ; clk_in     ;
+-------+--------------+------------+------------------------------------+------------------+------------+


+-------------------------------------------------------------------------------------------------+
; th                                                                                              ;
+---------------+-------------+-----------+-----------+--------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From      ; To                             ; To Clock ;
+---------------+-------------+-----------+-----------+--------------------------------+----------+
; N/A           ; None        ; -1.244 ns ; col_in[0] ; translate:U2|b_select_out_t[1] ; clk_in   ;
; N/A           ; None        ; -1.257 ns ; col_in[0] ; translate:U2|start_out_t       ; clk_in   ;
; N/A           ; None        ; -1.269 ns ; col_in[0] ; translate:U2|ready_out_t       ; clk_in   ;
; N/A           ; None        ; -1.327 ns ; col_in[1] ; translate:U2|b_select_out_t[0] ; clk_in   ;
; N/A           ; None        ; -1.491 ns ; col_in[0] ; translate:U2|a_ok_out_t        ; clk_in   ;
; N/A           ; None        ; -1.662 ns ; col_in[1] ; translate:U2|a_select_out_t[0] ; clk_in   ;
; N/A           ; None        ; -1.728 ns ; col_in[3] ; translate:U2|a_ok_out_t        ; clk_in   ;
; N/A           ; None        ; -1.867 ns ; col_in[3] ; translate:U2|b_select_out_t[1] ; clk_in   ;
; N/A           ; None        ; -1.920 ns ; col_in[1] ; translate:U2|ready_out_t       ; clk_in   ;
; N/A           ; None        ; -1.933 ns ; col_in[1] ; translate:U2|start_out_t       ; clk_in   ;
; N/A           ; None        ; -1.993 ns ; col_in[1] ; translate:U2|a_ok_out_t        ; clk_in   ;
; N/A           ; None        ; -2.251 ns ; col_in[1] ; translate:U2|b_select_out_t[1] ; clk_in   ;
; N/A           ; None        ; -2.343 ns ; col_in[3] ; translate:U2|a_select_out_t[1] ; clk_in   ;
; N/A           ; None        ; -2.392 ns ; col_in[1] ; translate:U2|b_ok_out_t        ; clk_in   ;
; N/A           ; None        ; -2.404 ns ; col_in[1] ; translate:U2|a_select_out_t[1] ; clk_in   ;
; N/A           ; None        ; -2.464 ns ; col_in[2] ; translate:U2|b_select_out_t[1] ; clk_in   ;
; N/A           ; None        ; -2.561 ns ; col_in[3] ; translate:U2|b_select_out_t[0] ; clk_in   ;
; N/A           ; None        ; -2.561 ns ; col_in[2] ; translate:U2|a_ok_out_t        ; clk_in   ;
; N/A           ; None        ; -2.581 ns ; col_in[0] ; translate:U2|b_ok_out_t        ; clk_in   ;
; N/A           ; None        ; -2.609 ns ; col_in[2] ; translate:U2|a_select_out_t[0] ; clk_in   ;
; N/A           ; None        ; -2.609 ns ; col_in[2] ; translate:U2|b_select_out_t[0] ; clk_in   ;
; N/A           ; None        ; -2.609 ns ; col_in[2] ; translate:U2|a_select_out_t[1] ; clk_in   ;
; N/A           ; None        ; -2.664 ns ; col_in[0] ; translate:U2|a_select_out_t[0] ; clk_in   ;
; N/A           ; None        ; -2.664 ns ; col_in[0] ; translate:U2|b_select_out_t[0] ; clk_in   ;
; N/A           ; None        ; -2.664 ns ; col_in[0] ; translate:U2|a_select_out_t[1] ; clk_in   ;
; N/A           ; None        ; -2.675 ns ; col_in[3] ; translate:U2|a_select_out_t[0] ; clk_in   ;
; N/A           ; None        ; -2.709 ns ; col_in[3] ; translate:U2|b_ok_out_t        ; clk_in   ;
; N/A           ; None        ; -2.721 ns ; col_in[2] ; translate:U2|ready_out_t       ; clk_in   ;
; N/A           ; None        ; -2.724 ns ; col_in[2] ; translate:U2|start_out_t       ; clk_in   ;
; N/A           ; None        ; -2.931 ns ; col_in[1] ; translate:U2|show_out_t        ; clk_in   ;
; N/A           ; None        ; -2.960 ns ; col_in[2] ; translate:U2|b_ok_out_t        ; clk_in   ;
; N/A           ; None        ; -3.115 ns ; col_in[3] ; translate:U2|start_out_t       ; clk_in   ;
; N/A           ; None        ; -3.119 ns ; col_in[3] ; translate:U2|ready_out_t       ; clk_in   ;
; N/A           ; None        ; -3.136 ns ; col_in[2] ; translate:U2|show_out_t        ; clk_in   ;
; N/A           ; None        ; -3.191 ns ; col_in[0] ; translate:U2|show_out_t        ; clk_in   ;
; N/A           ; None        ; -3.370 ns ; col_in[3] ; translate:U2|show_out_t        ; clk_in   ;
+---------------+-------------+-----------+-----------+--------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Sat Oct 29 12:12:00 2016
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SSP -c SSP
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "matrix:U8|col_out_m[0]" is a latch
    Warning: Node "matrix:U8|col_out_m[1]" is a latch
    Warning: Node "matrix:U8|col_out_m[2]" is a latch
    Warning: Node "matrix:U8|col_out_m[5]" is a latch
    Warning: Node "matrix:U8|col_out_m[6]" is a latch
    Warning: Node "matrix:U8|col_out_m[7]" is a latch
    Warning: Node "matrix:U8|row_out_m[2]" is a latch
    Warning: Node "matrix:U8|row_out_m[3]" is a latch
    Warning: Node "matrix:U8|row_out_m[4]" is a latch
    Warning: Node "matrix:U8|row_out_m[5]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk_in" is an undefined clock
Warning: Found 8 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "matrix:U8|col_out_m[7]~9" as buffer
    Info: Detected gated clock "matrix:U8|Mux0~0" as buffer
    Info: Detected ripple clock "get_select:U10|b_select_out_g[1]" as buffer
    Info: Detected ripple clock "get_select:U10|b_select_out_g[0]" as buffer
    Info: Detected ripple clock "get_select:U10|a_select_out_g[1]" as buffer
    Info: Detected ripple clock "get_select:U10|a_select_out_g[0]" as buffer
    Info: Detected ripple clock "get_select:U10|show_out_g" as buffer
    Info: Detected ripple clock "frequency_division:U1|clk_out_f" as buffer
Info: Clock "clk_in" has Internal fmax of 78.52 MHz between source register "translate:U2|state[0]" and destination register "translate:U2|b_ok_out_t" (period= 12.735 ns)
    Info: + Longest register to register delay is 6.329 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y9_N4; Fanout = 8; REG Node = 'translate:U2|state[0]'
        Info: 2: + IC(1.364 ns) + CELL(0.200 ns) = 1.564 ns; Loc. = LC_X11_Y9_N1; Fanout = 5; COMB Node = 'translate:U2|Mux23~3'
        Info: 3: + IC(1.830 ns) + CELL(0.511 ns) = 3.905 ns; Loc. = LC_X10_Y10_N7; Fanout = 1; COMB Node = 'translate:U2|Mux21~1'
        Info: 4: + IC(1.833 ns) + CELL(0.591 ns) = 6.329 ns; Loc. = LC_X11_Y9_N5; Fanout = 3; REG Node = 'translate:U2|b_ok_out_t'
        Info: Total cell delay = 1.302 ns ( 20.57 % )
        Info: Total interconnect delay = 5.027 ns ( 79.43 % )
    Info: - Smallest clock skew is -5.697 ns
        Info: + Shortest clock path from clock "clk_in" to destination register is 3.819 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 73; CLK Node = 'clk_in'
            Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X11_Y9_N5; Fanout = 3; REG Node = 'translate:U2|b_ok_out_t'
            Info: Total cell delay = 2.081 ns ( 54.49 % )
            Info: Total interconnect delay = 1.738 ns ( 45.51 % )
        Info: - Longest clock path from clock "clk_in" to source register is 9.516 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 73; CLK Node = 'clk_in'
            Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X9_Y6_N4; Fanout = 7; REG Node = 'frequency_division:U1|clk_out_f'
            Info: 3: + IC(4.403 ns) + CELL(0.918 ns) = 9.516 ns; Loc. = LC_X10_Y9_N4; Fanout = 8; REG Node = 'translate:U2|state[0]'
            Info: Total cell delay = 3.375 ns ( 35.47 % )
            Info: Total interconnect delay = 6.141 ns ( 64.53 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Micro setup delay of destination is 0.333 ns
Warning: Circuit may not operate. Detected 62 non-operational path(s) clocked by clock "clk_in" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "get_select:U10|a_select_out_g[1]" and destination pin or register "matrix:U8|col_out_m[7]" for clock "clk_in" (Hold time is 7.845 ns)
    Info: + Largest clock skew is 9.867 ns
        Info: + Longest clock path from clock "clk_in" to destination register is 13.686 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 73; CLK Node = 'clk_in'
            Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X9_Y5_N2; Fanout = 18; REG Node = 'get_select:U10|a_select_out_g[1]'
            Info: 3: + IC(2.219 ns) + CELL(0.740 ns) = 7.154 ns; Loc. = LC_X8_Y7_N5; Fanout = 4; COMB Node = 'matrix:U8|Mux0~0'
            Info: 4: + IC(0.305 ns) + CELL(0.200 ns) = 7.659 ns; Loc. = LC_X8_Y7_N6; Fanout = 10; COMB Node = 'matrix:U8|col_out_m[7]~9'
            Info: 5: + IC(5.287 ns) + CELL(0.740 ns) = 13.686 ns; Loc. = LC_X9_Y5_N4; Fanout = 1; REG Node = 'matrix:U8|col_out_m[7]'
            Info: Total cell delay = 4.137 ns ( 30.23 % )
            Info: Total interconnect delay = 9.549 ns ( 69.77 % )
        Info: - Shortest clock path from clock "clk_in" to source register is 3.819 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 73; CLK Node = 'clk_in'
            Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X9_Y5_N2; Fanout = 18; REG Node = 'get_select:U10|a_select_out_g[1]'
            Info: Total cell delay = 2.081 ns ( 54.49 % )
            Info: Total interconnect delay = 1.738 ns ( 45.51 % )
    Info: - Micro clock to output delay of source is 0.376 ns
    Info: - Shortest register to register delay is 1.646 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y5_N2; Fanout = 18; REG Node = 'get_select:U10|a_select_out_g[1]'
        Info: 2: + IC(0.941 ns) + CELL(0.200 ns) = 1.141 ns; Loc. = LC_X9_Y5_N3; Fanout = 1; COMB Node = 'matrix:U8|Mux11~0'
        Info: 3: + IC(0.305 ns) + CELL(0.200 ns) = 1.646 ns; Loc. = LC_X9_Y5_N4; Fanout = 1; REG Node = 'matrix:U8|col_out_m[7]'
        Info: Total cell delay = 0.400 ns ( 24.30 % )
        Info: Total interconnect delay = 1.246 ns ( 75.70 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "translate:U2|b_select_out_t[1]" (data pin = "col_in[2]", clock pin = "clk_in") is 4.004 ns
    Info: + Longest pin to register delay is 7.490 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_119; Fanout = 10; PIN Node = 'col_in[2]'
        Info: 2: + IC(3.309 ns) + CELL(0.740 ns) = 5.181 ns; Loc. = LC_X10_Y9_N8; Fanout = 4; COMB Node = 'translate:U2|Mux13~0'
        Info: 3: + IC(0.772 ns) + CELL(0.200 ns) = 6.153 ns; Loc. = LC_X10_Y9_N3; Fanout = 1; COMB Node = 'translate:U2|Mux24~1'
        Info: 4: + IC(0.746 ns) + CELL(0.591 ns) = 7.490 ns; Loc. = LC_X10_Y9_N1; Fanout = 4; REG Node = 'translate:U2|b_select_out_t[1]'
        Info: Total cell delay = 2.663 ns ( 35.55 % )
        Info: Total interconnect delay = 4.827 ns ( 64.45 % )
    Info: + Micro setup delay of destination is 0.333 ns
    Info: - Shortest clock path from clock "clk_in" to destination register is 3.819 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 73; CLK Node = 'clk_in'
        Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X10_Y9_N1; Fanout = 4; REG Node = 'translate:U2|b_select_out_t[1]'
        Info: Total cell delay = 2.081 ns ( 54.49 % )
        Info: Total interconnect delay = 1.738 ns ( 45.51 % )
Info: tco from clock "clk_in" to destination pin "col_m[7]" through register "matrix:U8|col_out_m[7]" is 18.943 ns
    Info: + Longest clock path from clock "clk_in" to source register is 13.686 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 73; CLK Node = 'clk_in'
        Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X9_Y5_N2; Fanout = 18; REG Node = 'get_select:U10|a_select_out_g[1]'
        Info: 3: + IC(2.219 ns) + CELL(0.740 ns) = 7.154 ns; Loc. = LC_X8_Y7_N5; Fanout = 4; COMB Node = 'matrix:U8|Mux0~0'
        Info: 4: + IC(0.305 ns) + CELL(0.200 ns) = 7.659 ns; Loc. = LC_X8_Y7_N6; Fanout = 10; COMB Node = 'matrix:U8|col_out_m[7]~9'
        Info: 5: + IC(5.287 ns) + CELL(0.740 ns) = 13.686 ns; Loc. = LC_X9_Y5_N4; Fanout = 1; REG Node = 'matrix:U8|col_out_m[7]'
        Info: Total cell delay = 4.137 ns ( 30.23 % )
        Info: Total interconnect delay = 9.549 ns ( 69.77 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 5.257 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y5_N4; Fanout = 1; REG Node = 'matrix:U8|col_out_m[7]'
        Info: 2: + IC(2.935 ns) + CELL(2.322 ns) = 5.257 ns; Loc. = PIN_32; Fanout = 0; PIN Node = 'col_m[7]'
        Info: Total cell delay = 2.322 ns ( 44.17 % )
        Info: Total interconnect delay = 2.935 ns ( 55.83 % )
Info: th for register "translate:U2|b_select_out_t[1]" (data pin = "col_in[0]", clock pin = "clk_in") is -1.244 ns
    Info: + Longest clock path from clock "clk_in" to destination register is 3.819 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 73; CLK Node = 'clk_in'
        Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X10_Y9_N1; Fanout = 4; REG Node = 'translate:U2|b_select_out_t[1]'
        Info: Total cell delay = 2.081 ns ( 54.49 % )
        Info: Total interconnect delay = 1.738 ns ( 45.51 % )
    Info: + Micro hold delay of destination is 0.221 ns
    Info: - Shortest pin to register delay is 5.284 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_117; Fanout = 11; PIN Node = 'col_in[0]'
        Info: 2: + IC(2.969 ns) + CELL(1.183 ns) = 5.284 ns; Loc. = LC_X10_Y9_N1; Fanout = 4; REG Node = 'translate:U2|b_select_out_t[1]'
        Info: Total cell delay = 2.315 ns ( 43.81 % )
        Info: Total interconnect delay = 2.969 ns ( 56.19 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 226 megabytes
    Info: Processing ended: Sat Oct 29 12:12:01 2016
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


