<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.3"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>libft900: include/registers/ft930_slave_cpu_registers.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="brtlogo.png"/></td>
  <td id="projectalign">
   <div id="projectname">libft900<span id="projectnumber">&#160;2.6.0</span>
   </div>
   <div id="projectbrief">A hardware abstraction library for the FT9xx</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.3 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_f364b2492ee06ad07733088031934514.html">registers</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle"><div class="title">ft930_slave_cpu_registers.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>FT930 Chip Management registers.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a6a8c5a26c23d003866fec2fff47ebd57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft930__slave__cpu__registers_8h.html#a6a8c5a26c23d003866fec2fff47ebd57">BIT_SLAVE_CPU_CTRL_SLV_RESET</a>&#160;&#160;&#160;(24)</td></tr>
<tr class="separator:a6a8c5a26c23d003866fec2fff47ebd57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a591cbef102b678044caa3c8fb9cd36d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft930__slave__cpu__registers_8h.html#a591cbef102b678044caa3c8fb9cd36d6">MASK_SLAVE_CPU_CTRL_SLV_RESET</a>&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft930__slave__cpu__registers_8h.html#a6a8c5a26c23d003866fec2fff47ebd57">BIT_SLAVE_CPU_CTRL_SLV_RESET</a>)</td></tr>
<tr class="separator:a591cbef102b678044caa3c8fb9cd36d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a626c99567296bc99e5d92a39879a23d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft930__slave__cpu__registers_8h.html#a626c99567296bc99e5d92a39879a23d1">BIT_SLAVE_CPU_CTRL_D2XX_MODE</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="separator:a626c99567296bc99e5d92a39879a23d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad62804b46265fb267161baa9642475d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft930__slave__cpu__registers_8h.html#ad62804b46265fb267161baa9642475d4">MASK_SLAVE_CPU_CTRL_D2XX_MODE</a>&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft930__slave__cpu__registers_8h.html#a626c99567296bc99e5d92a39879a23d1">BIT_SLAVE_CPU_CTRL_D2XX_MODE</a>)</td></tr>
<tr class="separator:ad62804b46265fb267161baa9642475d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="typedef-members" name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:a105d2ae9627e8e8312a1c3fd97d45a97"><td class="memItemLeft" align="right" valign="top">typedef volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ft930__slave__cpu__registers_8h.html#a105d2ae9627e8e8312a1c3fd97d45a97">ft930_slave_control_regs_t</a></td></tr>
<tr class="memdesc:a105d2ae9627e8e8312a1c3fd97d45a97"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register mappings for System level registers.  <a href="ft930__slave__cpu__registers_8h.html#a105d2ae9627e8e8312a1c3fd97d45a97">More...</a><br /></td></tr>
<tr class="separator:a105d2ae9627e8e8312a1c3fd97d45a97"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >FT930 Chip Management registers. </p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a626c99567296bc99e5d92a39879a23d1" name="a626c99567296bc99e5d92a39879a23d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a626c99567296bc99e5d92a39879a23d1">&#9670;&nbsp;</a></span>BIT_SLAVE_CPU_CTRL_D2XX_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT_SLAVE_CPU_CTRL_D2XX_MODE&#160;&#160;&#160;(0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >D2XX mode bit; Set this bit to “1” to enable D2XX mode (enable Slave sub-system). <br  />
 </p>

</div>
</div>
<a id="a6a8c5a26c23d003866fec2fff47ebd57" name="a6a8c5a26c23d003866fec2fff47ebd57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a8c5a26c23d003866fec2fff47ebd57">&#9670;&nbsp;</a></span>BIT_SLAVE_CPU_CTRL_SLV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT_SLAVE_CPU_CTRL_SLV_RESET&#160;&#160;&#160;(24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Write “0” to de-assert this bit so that the Slave CPU will start. Recommend to de-assert this bit after enable D2XX_mode. </p>

</div>
</div>
<a id="ad62804b46265fb267161baa9642475d4" name="ad62804b46265fb267161baa9642475d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad62804b46265fb267161baa9642475d4">&#9670;&nbsp;</a></span>MASK_SLAVE_CPU_CTRL_D2XX_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MASK_SLAVE_CPU_CTRL_D2XX_MODE&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft930__slave__cpu__registers_8h.html#a626c99567296bc99e5d92a39879a23d1">BIT_SLAVE_CPU_CTRL_D2XX_MODE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a591cbef102b678044caa3c8fb9cd36d6" name="a591cbef102b678044caa3c8fb9cd36d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a591cbef102b678044caa3c8fb9cd36d6">&#9670;&nbsp;</a></span>MASK_SLAVE_CPU_CTRL_SLV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MASK_SLAVE_CPU_CTRL_SLV_RESET&#160;&#160;&#160;(0x1 &lt;&lt; <a class="el" href="ft930__slave__cpu__registers_8h.html#a6a8c5a26c23d003866fec2fff47ebd57">BIT_SLAVE_CPU_CTRL_SLV_RESET</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="a105d2ae9627e8e8312a1c3fd97d45a97" name="a105d2ae9627e8e8312a1c3fd97d45a97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a105d2ae9627e8e8312a1c3fd97d45a97">&#9670;&nbsp;</a></span>ft930_slave_control_regs_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef volatile uint32_t <a class="el" href="ft930__slave__cpu__registers_8h.html#a105d2ae9627e8e8312a1c3fd97d45a97">ft930_slave_control_regs_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Register mappings for System level registers. </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Jun 7 2022 14:07:40 for libft900 by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.3
</small></address>
</body>
</html>
