
URA_DC_MOTOR.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b9cc  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000450  0800bba0  0800bba0  0000cba0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bff0  0800bff0  0000d208  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800bff0  0800bff0  0000cff0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bff8  0800bff8  0000d208  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bff8  0800bff8  0000cff8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800bffc  0800bffc  0000cffc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000208  20000000  0800c000  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003a0  20000208  0800c208  0000d208  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200005a8  0800c208  0000d5a8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d208  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014dd9  00000000  00000000  0000d238  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002e82  00000000  00000000  00022011  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001220  00000000  00000000  00024e98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e29  00000000  00000000  000260b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027c73  00000000  00000000  00026ee1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017610  00000000  00000000  0004eb54  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f380e  00000000  00000000  00066164  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00159972  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000060d8  00000000  00000000  001599b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000089  00000000  00000000  0015fa90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000208 	.word	0x20000208
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800bb84 	.word	0x0800bb84

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000020c 	.word	0x2000020c
 800020c:	0800bb84 	.word	0x0800bb84

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b9be 	b.w	800105c <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	@ (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9d08      	ldr	r5, [sp, #32]
 8000d6a:	468e      	mov	lr, r1
 8000d6c:	4604      	mov	r4, r0
 8000d6e:	4688      	mov	r8, r1
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d14a      	bne.n	8000e0a <__udivmoddi4+0xa6>
 8000d74:	428a      	cmp	r2, r1
 8000d76:	4617      	mov	r7, r2
 8000d78:	d962      	bls.n	8000e40 <__udivmoddi4+0xdc>
 8000d7a:	fab2 f682 	clz	r6, r2
 8000d7e:	b14e      	cbz	r6, 8000d94 <__udivmoddi4+0x30>
 8000d80:	f1c6 0320 	rsb	r3, r6, #32
 8000d84:	fa01 f806 	lsl.w	r8, r1, r6
 8000d88:	fa20 f303 	lsr.w	r3, r0, r3
 8000d8c:	40b7      	lsls	r7, r6
 8000d8e:	ea43 0808 	orr.w	r8, r3, r8
 8000d92:	40b4      	lsls	r4, r6
 8000d94:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d98:	fa1f fc87 	uxth.w	ip, r7
 8000d9c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000da0:	0c23      	lsrs	r3, r4, #16
 8000da2:	fb0e 8811 	mls	r8, lr, r1, r8
 8000da6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000daa:	fb01 f20c 	mul.w	r2, r1, ip
 8000dae:	429a      	cmp	r2, r3
 8000db0:	d909      	bls.n	8000dc6 <__udivmoddi4+0x62>
 8000db2:	18fb      	adds	r3, r7, r3
 8000db4:	f101 30ff 	add.w	r0, r1, #4294967295
 8000db8:	f080 80ea 	bcs.w	8000f90 <__udivmoddi4+0x22c>
 8000dbc:	429a      	cmp	r2, r3
 8000dbe:	f240 80e7 	bls.w	8000f90 <__udivmoddi4+0x22c>
 8000dc2:	3902      	subs	r1, #2
 8000dc4:	443b      	add	r3, r7
 8000dc6:	1a9a      	subs	r2, r3, r2
 8000dc8:	b2a3      	uxth	r3, r4
 8000dca:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dce:	fb0e 2210 	mls	r2, lr, r0, r2
 8000dd2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dd6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dda:	459c      	cmp	ip, r3
 8000ddc:	d909      	bls.n	8000df2 <__udivmoddi4+0x8e>
 8000dde:	18fb      	adds	r3, r7, r3
 8000de0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000de4:	f080 80d6 	bcs.w	8000f94 <__udivmoddi4+0x230>
 8000de8:	459c      	cmp	ip, r3
 8000dea:	f240 80d3 	bls.w	8000f94 <__udivmoddi4+0x230>
 8000dee:	443b      	add	r3, r7
 8000df0:	3802      	subs	r0, #2
 8000df2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000df6:	eba3 030c 	sub.w	r3, r3, ip
 8000dfa:	2100      	movs	r1, #0
 8000dfc:	b11d      	cbz	r5, 8000e06 <__udivmoddi4+0xa2>
 8000dfe:	40f3      	lsrs	r3, r6
 8000e00:	2200      	movs	r2, #0
 8000e02:	e9c5 3200 	strd	r3, r2, [r5]
 8000e06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0a:	428b      	cmp	r3, r1
 8000e0c:	d905      	bls.n	8000e1a <__udivmoddi4+0xb6>
 8000e0e:	b10d      	cbz	r5, 8000e14 <__udivmoddi4+0xb0>
 8000e10:	e9c5 0100 	strd	r0, r1, [r5]
 8000e14:	2100      	movs	r1, #0
 8000e16:	4608      	mov	r0, r1
 8000e18:	e7f5      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000e1a:	fab3 f183 	clz	r1, r3
 8000e1e:	2900      	cmp	r1, #0
 8000e20:	d146      	bne.n	8000eb0 <__udivmoddi4+0x14c>
 8000e22:	4573      	cmp	r3, lr
 8000e24:	d302      	bcc.n	8000e2c <__udivmoddi4+0xc8>
 8000e26:	4282      	cmp	r2, r0
 8000e28:	f200 8105 	bhi.w	8001036 <__udivmoddi4+0x2d2>
 8000e2c:	1a84      	subs	r4, r0, r2
 8000e2e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e32:	2001      	movs	r0, #1
 8000e34:	4690      	mov	r8, r2
 8000e36:	2d00      	cmp	r5, #0
 8000e38:	d0e5      	beq.n	8000e06 <__udivmoddi4+0xa2>
 8000e3a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e3e:	e7e2      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000e40:	2a00      	cmp	r2, #0
 8000e42:	f000 8090 	beq.w	8000f66 <__udivmoddi4+0x202>
 8000e46:	fab2 f682 	clz	r6, r2
 8000e4a:	2e00      	cmp	r6, #0
 8000e4c:	f040 80a4 	bne.w	8000f98 <__udivmoddi4+0x234>
 8000e50:	1a8a      	subs	r2, r1, r2
 8000e52:	0c03      	lsrs	r3, r0, #16
 8000e54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e58:	b280      	uxth	r0, r0
 8000e5a:	b2bc      	uxth	r4, r7
 8000e5c:	2101      	movs	r1, #1
 8000e5e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e62:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e66:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e6a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e6e:	429a      	cmp	r2, r3
 8000e70:	d907      	bls.n	8000e82 <__udivmoddi4+0x11e>
 8000e72:	18fb      	adds	r3, r7, r3
 8000e74:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e78:	d202      	bcs.n	8000e80 <__udivmoddi4+0x11c>
 8000e7a:	429a      	cmp	r2, r3
 8000e7c:	f200 80e0 	bhi.w	8001040 <__udivmoddi4+0x2dc>
 8000e80:	46c4      	mov	ip, r8
 8000e82:	1a9b      	subs	r3, r3, r2
 8000e84:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e88:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e8c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e90:	fb02 f404 	mul.w	r4, r2, r4
 8000e94:	429c      	cmp	r4, r3
 8000e96:	d907      	bls.n	8000ea8 <__udivmoddi4+0x144>
 8000e98:	18fb      	adds	r3, r7, r3
 8000e9a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e9e:	d202      	bcs.n	8000ea6 <__udivmoddi4+0x142>
 8000ea0:	429c      	cmp	r4, r3
 8000ea2:	f200 80ca 	bhi.w	800103a <__udivmoddi4+0x2d6>
 8000ea6:	4602      	mov	r2, r0
 8000ea8:	1b1b      	subs	r3, r3, r4
 8000eaa:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000eae:	e7a5      	b.n	8000dfc <__udivmoddi4+0x98>
 8000eb0:	f1c1 0620 	rsb	r6, r1, #32
 8000eb4:	408b      	lsls	r3, r1
 8000eb6:	fa22 f706 	lsr.w	r7, r2, r6
 8000eba:	431f      	orrs	r7, r3
 8000ebc:	fa0e f401 	lsl.w	r4, lr, r1
 8000ec0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ec4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ec8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000ecc:	4323      	orrs	r3, r4
 8000ece:	fa00 f801 	lsl.w	r8, r0, r1
 8000ed2:	fa1f fc87 	uxth.w	ip, r7
 8000ed6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eda:	0c1c      	lsrs	r4, r3, #16
 8000edc:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ee0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ee4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ee8:	45a6      	cmp	lr, r4
 8000eea:	fa02 f201 	lsl.w	r2, r2, r1
 8000eee:	d909      	bls.n	8000f04 <__udivmoddi4+0x1a0>
 8000ef0:	193c      	adds	r4, r7, r4
 8000ef2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ef6:	f080 809c 	bcs.w	8001032 <__udivmoddi4+0x2ce>
 8000efa:	45a6      	cmp	lr, r4
 8000efc:	f240 8099 	bls.w	8001032 <__udivmoddi4+0x2ce>
 8000f00:	3802      	subs	r0, #2
 8000f02:	443c      	add	r4, r7
 8000f04:	eba4 040e 	sub.w	r4, r4, lr
 8000f08:	fa1f fe83 	uxth.w	lr, r3
 8000f0c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f10:	fb09 4413 	mls	r4, r9, r3, r4
 8000f14:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f18:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f1c:	45a4      	cmp	ip, r4
 8000f1e:	d908      	bls.n	8000f32 <__udivmoddi4+0x1ce>
 8000f20:	193c      	adds	r4, r7, r4
 8000f22:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f26:	f080 8082 	bcs.w	800102e <__udivmoddi4+0x2ca>
 8000f2a:	45a4      	cmp	ip, r4
 8000f2c:	d97f      	bls.n	800102e <__udivmoddi4+0x2ca>
 8000f2e:	3b02      	subs	r3, #2
 8000f30:	443c      	add	r4, r7
 8000f32:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f36:	eba4 040c 	sub.w	r4, r4, ip
 8000f3a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f3e:	4564      	cmp	r4, ip
 8000f40:	4673      	mov	r3, lr
 8000f42:	46e1      	mov	r9, ip
 8000f44:	d362      	bcc.n	800100c <__udivmoddi4+0x2a8>
 8000f46:	d05f      	beq.n	8001008 <__udivmoddi4+0x2a4>
 8000f48:	b15d      	cbz	r5, 8000f62 <__udivmoddi4+0x1fe>
 8000f4a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f4e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f52:	fa04 f606 	lsl.w	r6, r4, r6
 8000f56:	fa22 f301 	lsr.w	r3, r2, r1
 8000f5a:	431e      	orrs	r6, r3
 8000f5c:	40cc      	lsrs	r4, r1
 8000f5e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f62:	2100      	movs	r1, #0
 8000f64:	e74f      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000f66:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f6a:	0c01      	lsrs	r1, r0, #16
 8000f6c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f70:	b280      	uxth	r0, r0
 8000f72:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f76:	463b      	mov	r3, r7
 8000f78:	4638      	mov	r0, r7
 8000f7a:	463c      	mov	r4, r7
 8000f7c:	46b8      	mov	r8, r7
 8000f7e:	46be      	mov	lr, r7
 8000f80:	2620      	movs	r6, #32
 8000f82:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f86:	eba2 0208 	sub.w	r2, r2, r8
 8000f8a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f8e:	e766      	b.n	8000e5e <__udivmoddi4+0xfa>
 8000f90:	4601      	mov	r1, r0
 8000f92:	e718      	b.n	8000dc6 <__udivmoddi4+0x62>
 8000f94:	4610      	mov	r0, r2
 8000f96:	e72c      	b.n	8000df2 <__udivmoddi4+0x8e>
 8000f98:	f1c6 0220 	rsb	r2, r6, #32
 8000f9c:	fa2e f302 	lsr.w	r3, lr, r2
 8000fa0:	40b7      	lsls	r7, r6
 8000fa2:	40b1      	lsls	r1, r6
 8000fa4:	fa20 f202 	lsr.w	r2, r0, r2
 8000fa8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fac:	430a      	orrs	r2, r1
 8000fae:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fb2:	b2bc      	uxth	r4, r7
 8000fb4:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fb8:	0c11      	lsrs	r1, r2, #16
 8000fba:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fbe:	fb08 f904 	mul.w	r9, r8, r4
 8000fc2:	40b0      	lsls	r0, r6
 8000fc4:	4589      	cmp	r9, r1
 8000fc6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000fca:	b280      	uxth	r0, r0
 8000fcc:	d93e      	bls.n	800104c <__udivmoddi4+0x2e8>
 8000fce:	1879      	adds	r1, r7, r1
 8000fd0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fd4:	d201      	bcs.n	8000fda <__udivmoddi4+0x276>
 8000fd6:	4589      	cmp	r9, r1
 8000fd8:	d81f      	bhi.n	800101a <__udivmoddi4+0x2b6>
 8000fda:	eba1 0109 	sub.w	r1, r1, r9
 8000fde:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fe2:	fb09 f804 	mul.w	r8, r9, r4
 8000fe6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fea:	b292      	uxth	r2, r2
 8000fec:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ff0:	4542      	cmp	r2, r8
 8000ff2:	d229      	bcs.n	8001048 <__udivmoddi4+0x2e4>
 8000ff4:	18ba      	adds	r2, r7, r2
 8000ff6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ffa:	d2c4      	bcs.n	8000f86 <__udivmoddi4+0x222>
 8000ffc:	4542      	cmp	r2, r8
 8000ffe:	d2c2      	bcs.n	8000f86 <__udivmoddi4+0x222>
 8001000:	f1a9 0102 	sub.w	r1, r9, #2
 8001004:	443a      	add	r2, r7
 8001006:	e7be      	b.n	8000f86 <__udivmoddi4+0x222>
 8001008:	45f0      	cmp	r8, lr
 800100a:	d29d      	bcs.n	8000f48 <__udivmoddi4+0x1e4>
 800100c:	ebbe 0302 	subs.w	r3, lr, r2
 8001010:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001014:	3801      	subs	r0, #1
 8001016:	46e1      	mov	r9, ip
 8001018:	e796      	b.n	8000f48 <__udivmoddi4+0x1e4>
 800101a:	eba7 0909 	sub.w	r9, r7, r9
 800101e:	4449      	add	r1, r9
 8001020:	f1a8 0c02 	sub.w	ip, r8, #2
 8001024:	fbb1 f9fe 	udiv	r9, r1, lr
 8001028:	fb09 f804 	mul.w	r8, r9, r4
 800102c:	e7db      	b.n	8000fe6 <__udivmoddi4+0x282>
 800102e:	4673      	mov	r3, lr
 8001030:	e77f      	b.n	8000f32 <__udivmoddi4+0x1ce>
 8001032:	4650      	mov	r0, sl
 8001034:	e766      	b.n	8000f04 <__udivmoddi4+0x1a0>
 8001036:	4608      	mov	r0, r1
 8001038:	e6fd      	b.n	8000e36 <__udivmoddi4+0xd2>
 800103a:	443b      	add	r3, r7
 800103c:	3a02      	subs	r2, #2
 800103e:	e733      	b.n	8000ea8 <__udivmoddi4+0x144>
 8001040:	f1ac 0c02 	sub.w	ip, ip, #2
 8001044:	443b      	add	r3, r7
 8001046:	e71c      	b.n	8000e82 <__udivmoddi4+0x11e>
 8001048:	4649      	mov	r1, r9
 800104a:	e79c      	b.n	8000f86 <__udivmoddi4+0x222>
 800104c:	eba1 0109 	sub.w	r1, r1, r9
 8001050:	46c4      	mov	ip, r8
 8001052:	fbb1 f9fe 	udiv	r9, r1, lr
 8001056:	fb09 f804 	mul.w	r8, r9, r4
 800105a:	e7c4      	b.n	8000fe6 <__udivmoddi4+0x282>

0800105c <__aeabi_idiv0>:
 800105c:	4770      	bx	lr
 800105e:	bf00      	nop

08001060 <PID_update>:

/*
 * @brief   : function updating the output of the PID controller ( steering signal: PWM duty)
 *
 * */
void PID_update(PID *pid){
 8001060:	b580      	push	{r7, lr}
 8001062:	b084      	sub	sp, #16
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
    float e;

    if(CLOSED_LOOP){
    	e = pid->y_ref - pid->y; // calculate current error
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	edd3 7a08 	vldr	s15, [r3, #32]
 8001074:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001078:	edc7 7a03 	vstr	s15, [r7, #12]
    else{
    	e = pid->y_ref;
    }

    // proportional
    pid->up = pid->Kp * e;
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	ed93 7a00 	vldr	s14, [r3]
 8001082:	edd7 7a03 	vldr	s15, [r7, #12]
 8001086:	ee67 7a27 	vmul.f32	s15, s14, s15
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	edc3 7a05 	vstr	s15, [r3, #20]

    // integrator
    pid->ui += pid->Ki * e * SAMPLING_PERIOD;
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	ed93 7a06 	vldr	s14, [r3, #24]
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	edd3 6a01 	vldr	s13, [r3, #4]
 800109c:	edd7 7a03 	vldr	s15, [r7, #12]
 80010a0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80010a4:	eddf 6a2d 	vldr	s13, [pc, #180]	@ 800115c <PID_update+0xfc>
 80010a8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80010ac:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	edc3 7a06 	vstr	s15, [r3, #24]

    //antiwind up (clamping)
    if(e > 0.0f){
 80010b6:	edd7 7a03 	vldr	s15, [r7, #12]
 80010ba:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80010be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010c2:	dd19      	ble.n	80010f8 <PID_update+0x98>
    	if(pid->ui > 1000.0f) {
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	edd3 7a06 	vldr	s15, [r3, #24]
 80010ca:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 8001160 <PID_update+0x100>
 80010ce:	eef4 7ac7 	vcmpe.f32	s15, s14
 80010d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010d6:	dd03      	ble.n	80010e0 <PID_update+0x80>
    	        pid->ui = 1000.0f;
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	4a22      	ldr	r2, [pc, #136]	@ (8001164 <PID_update+0x104>)
 80010dc:	619a      	str	r2, [r3, #24]
 80010de:	e00b      	b.n	80010f8 <PID_update+0x98>
    	    }
    	else if(pid->ui < 0.0f) {
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	edd3 7a06 	vldr	s15, [r3, #24]
 80010e6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80010ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010ee:	d503      	bpl.n	80010f8 <PID_update+0x98>
    	        pid->ui = 0.0f;
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	f04f 0200 	mov.w	r2, #0
 80010f6:	619a      	str	r2, [r3, #24]
    	    }
    }


    // derivative
    pid->ud = pid->Kd * (e - pid->e) / SAMPLING_PERIOD;
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	ed93 7a02 	vldr	s14, [r3, #8]
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	edd3 7a03 	vldr	s15, [r3, #12]
 8001104:	edd7 6a03 	vldr	s13, [r7, #12]
 8001108:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800110c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001110:	eddf 6a12 	vldr	s13, [pc, #72]	@ 800115c <PID_update+0xfc>
 8001114:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	edc3 7a07 	vstr	s15, [r3, #28]

    // total u
    float u = pid->up + pid->ui + pid->ud;
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	ed93 7a05 	vldr	s14, [r3, #20]
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	edd3 7a06 	vldr	s15, [r3, #24]
 800112a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	edd3 7a07 	vldr	s15, [r3, #28]
 8001134:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001138:	edc7 7a02 	vstr	s15, [r7, #8]

    pid->u = Deadzone_compensation(u);
 800113c:	ed97 0a02 	vldr	s0, [r7, #8]
 8001140:	f000 f834 	bl	80011ac <Deadzone_compensation>
 8001144:	eef0 7a40 	vmov.f32	s15, s0
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	edc3 7a04 	vstr	s15, [r3, #16]

    // remember current error
    pid->e = e;
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	68fa      	ldr	r2, [r7, #12]
 8001152:	60da      	str	r2, [r3, #12]
}
 8001154:	bf00      	nop
 8001156:	3710      	adds	r7, #16
 8001158:	46bd      	mov	sp, r7
 800115a:	bd80      	pop	{r7, pc}
 800115c:	3c23d70a 	.word	0x3c23d70a
 8001160:	447a0000 	.word	0x447a0000
 8001164:	447a0000 	.word	0x447a0000

08001168 <PID_reset>:

/*
 * @brief   : function for absolute controller reset
 *
 * */
void PID_reset(PID *pid){
 8001168:	b480      	push	{r7}
 800116a:	b083      	sub	sp, #12
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
	pid->u = 0;
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	f04f 0200 	mov.w	r2, #0
 8001176:	611a      	str	r2, [r3, #16]
	pid->up = 0;
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	f04f 0200 	mov.w	r2, #0
 800117e:	615a      	str	r2, [r3, #20]
	pid->ui = 0;
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	f04f 0200 	mov.w	r2, #0
 8001186:	619a      	str	r2, [r3, #24]
	pid->ud = 0;
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	f04f 0200 	mov.w	r2, #0
 800118e:	61da      	str	r2, [r3, #28]
	pid->y = 0;
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	f04f 0200 	mov.w	r2, #0
 8001196:	621a      	str	r2, [r3, #32]
	pid->e = 0;
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	f04f 0200 	mov.w	r2, #0
 800119e:	60da      	str	r2, [r3, #12]
}
 80011a0:	bf00      	nop
 80011a2:	370c      	adds	r7, #12
 80011a4:	46bd      	mov	sp, r7
 80011a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011aa:	4770      	bx	lr

080011ac <Deadzone_compensation>:

/*
 * @brief   : function for compensation the deadzone due to the friction
 *
 * */
float Deadzone_compensation(float u){
 80011ac:	b480      	push	{r7}
 80011ae:	b083      	sub	sp, #12
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	ed87 0a01 	vstr	s0, [r7, #4]
    if (u < DEADZONE_PWM) {
 80011b6:	edd7 7a01 	vldr	s15, [r7, #4]
 80011ba:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 80011e0 <Deadzone_compensation+0x34>
 80011be:	eef4 7ac7 	vcmpe.f32	s15, s14
 80011c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011c6:	d501      	bpl.n	80011cc <Deadzone_compensation+0x20>
        return DEADZONE_PWM; // minimalne napicie, aby ruszy silnik
 80011c8:	4b06      	ldr	r3, [pc, #24]	@ (80011e4 <Deadzone_compensation+0x38>)
 80011ca:	e000      	b.n	80011ce <Deadzone_compensation+0x22>
    }
    return u; // jeli sygna wystarczajco duy, zostawiamy
 80011cc:	687b      	ldr	r3, [r7, #4]
}
 80011ce:	ee07 3a90 	vmov	s15, r3
 80011d2:	eeb0 0a67 	vmov.f32	s0, s15
 80011d6:	370c      	adds	r7, #12
 80011d8:	46bd      	mov	sp, r7
 80011da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011de:	4770      	bx	lr
 80011e0:	43fa0000 	.word	0x43fa0000
 80011e4:	43fa0000 	.word	0x43fa0000

080011e8 <AvgFilter>:

/*
 * @brief   : moving average filter defined by the samples quantity.
 *
 * */
float AvgFilter(float input){
 80011e8:	b480      	push	{r7}
 80011ea:	b087      	sub	sp, #28
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	ed87 0a01 	vstr	s0, [r7, #4]
	static float input_buffer[AVG_FILT_SQ] = {0};
	float output = 0.0f;
 80011f2:	f04f 0300 	mov.w	r3, #0
 80011f6:	60bb      	str	r3, [r7, #8]
	float sum = 0.0f;
 80011f8:	f04f 0300 	mov.w	r3, #0
 80011fc:	617b      	str	r3, [r7, #20]

	for(int i = 0; i < AVG_FILT_SQ - 1; i++){
 80011fe:	2300      	movs	r3, #0
 8001200:	613b      	str	r3, [r7, #16]
 8001202:	e00d      	b.n	8001220 <AvgFilter+0x38>
		input_buffer[i] = input_buffer[i+1];
 8001204:	693b      	ldr	r3, [r7, #16]
 8001206:	3301      	adds	r3, #1
 8001208:	4a1c      	ldr	r2, [pc, #112]	@ (800127c <AvgFilter+0x94>)
 800120a:	009b      	lsls	r3, r3, #2
 800120c:	4413      	add	r3, r2
 800120e:	681a      	ldr	r2, [r3, #0]
 8001210:	491a      	ldr	r1, [pc, #104]	@ (800127c <AvgFilter+0x94>)
 8001212:	693b      	ldr	r3, [r7, #16]
 8001214:	009b      	lsls	r3, r3, #2
 8001216:	440b      	add	r3, r1
 8001218:	601a      	str	r2, [r3, #0]
	for(int i = 0; i < AVG_FILT_SQ - 1; i++){
 800121a:	693b      	ldr	r3, [r7, #16]
 800121c:	3301      	adds	r3, #1
 800121e:	613b      	str	r3, [r7, #16]
 8001220:	693b      	ldr	r3, [r7, #16]
 8001222:	2b03      	cmp	r3, #3
 8001224:	ddee      	ble.n	8001204 <AvgFilter+0x1c>
	}

	input_buffer[AVG_FILT_SQ-1] = input;
 8001226:	4a15      	ldr	r2, [pc, #84]	@ (800127c <AvgFilter+0x94>)
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	6113      	str	r3, [r2, #16]

	for(int i = 0; i < AVG_FILT_SQ; i++){
 800122c:	2300      	movs	r3, #0
 800122e:	60fb      	str	r3, [r7, #12]
 8001230:	e00e      	b.n	8001250 <AvgFilter+0x68>
		sum += input_buffer[i];
 8001232:	4a12      	ldr	r2, [pc, #72]	@ (800127c <AvgFilter+0x94>)
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	009b      	lsls	r3, r3, #2
 8001238:	4413      	add	r3, r2
 800123a:	edd3 7a00 	vldr	s15, [r3]
 800123e:	ed97 7a05 	vldr	s14, [r7, #20]
 8001242:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001246:	edc7 7a05 	vstr	s15, [r7, #20]
	for(int i = 0; i < AVG_FILT_SQ; i++){
 800124a:	68fb      	ldr	r3, [r7, #12]
 800124c:	3301      	adds	r3, #1
 800124e:	60fb      	str	r3, [r7, #12]
 8001250:	68fb      	ldr	r3, [r7, #12]
 8001252:	2b04      	cmp	r3, #4
 8001254:	dded      	ble.n	8001232 <AvgFilter+0x4a>
	}

	output = sum / AVG_FILT_SQ;
 8001256:	ed97 7a05 	vldr	s14, [r7, #20]
 800125a:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 800125e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001262:	edc7 7a02 	vstr	s15, [r7, #8]

	return output;
 8001266:	68bb      	ldr	r3, [r7, #8]
 8001268:	ee07 3a90 	vmov	s15, r3
}
 800126c:	eeb0 0a67 	vmov.f32	s0, s15
 8001270:	371c      	adds	r7, #28
 8001272:	46bd      	mov	sp, r7
 8001274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001278:	4770      	bx	lr
 800127a:	bf00      	nop
 800127c:	20000224 	.word	0x20000224

08001280 <MX_GPIO_Init>:
     PA12   ------> USB_OTG_FS_DP
     PG11   ------> ETH_TX_EN
     PG13   ------> ETH_TXD0
*/
void MX_GPIO_Init(void)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	b08c      	sub	sp, #48	@ 0x30
 8001284:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001286:	f107 031c 	add.w	r3, r7, #28
 800128a:	2200      	movs	r2, #0
 800128c:	601a      	str	r2, [r3, #0]
 800128e:	605a      	str	r2, [r3, #4]
 8001290:	609a      	str	r2, [r3, #8]
 8001292:	60da      	str	r2, [r3, #12]
 8001294:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001296:	4b81      	ldr	r3, [pc, #516]	@ (800149c <MX_GPIO_Init+0x21c>)
 8001298:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800129a:	4a80      	ldr	r2, [pc, #512]	@ (800149c <MX_GPIO_Init+0x21c>)
 800129c:	f043 0304 	orr.w	r3, r3, #4
 80012a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80012a2:	4b7e      	ldr	r3, [pc, #504]	@ (800149c <MX_GPIO_Init+0x21c>)
 80012a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012a6:	f003 0304 	and.w	r3, r3, #4
 80012aa:	61bb      	str	r3, [r7, #24]
 80012ac:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80012ae:	4b7b      	ldr	r3, [pc, #492]	@ (800149c <MX_GPIO_Init+0x21c>)
 80012b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012b2:	4a7a      	ldr	r2, [pc, #488]	@ (800149c <MX_GPIO_Init+0x21c>)
 80012b4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80012b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80012ba:	4b78      	ldr	r3, [pc, #480]	@ (800149c <MX_GPIO_Init+0x21c>)
 80012bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80012c2:	617b      	str	r3, [r7, #20]
 80012c4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012c6:	4b75      	ldr	r3, [pc, #468]	@ (800149c <MX_GPIO_Init+0x21c>)
 80012c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ca:	4a74      	ldr	r2, [pc, #464]	@ (800149c <MX_GPIO_Init+0x21c>)
 80012cc:	f043 0301 	orr.w	r3, r3, #1
 80012d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80012d2:	4b72      	ldr	r3, [pc, #456]	@ (800149c <MX_GPIO_Init+0x21c>)
 80012d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012d6:	f003 0301 	and.w	r3, r3, #1
 80012da:	613b      	str	r3, [r7, #16]
 80012dc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012de:	4b6f      	ldr	r3, [pc, #444]	@ (800149c <MX_GPIO_Init+0x21c>)
 80012e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012e2:	4a6e      	ldr	r2, [pc, #440]	@ (800149c <MX_GPIO_Init+0x21c>)
 80012e4:	f043 0302 	orr.w	r3, r3, #2
 80012e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80012ea:	4b6c      	ldr	r3, [pc, #432]	@ (800149c <MX_GPIO_Init+0x21c>)
 80012ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ee:	f003 0302 	and.w	r3, r3, #2
 80012f2:	60fb      	str	r3, [r7, #12]
 80012f4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80012f6:	4b69      	ldr	r3, [pc, #420]	@ (800149c <MX_GPIO_Init+0x21c>)
 80012f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012fa:	4a68      	ldr	r2, [pc, #416]	@ (800149c <MX_GPIO_Init+0x21c>)
 80012fc:	f043 0310 	orr.w	r3, r3, #16
 8001300:	6313      	str	r3, [r2, #48]	@ 0x30
 8001302:	4b66      	ldr	r3, [pc, #408]	@ (800149c <MX_GPIO_Init+0x21c>)
 8001304:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001306:	f003 0310 	and.w	r3, r3, #16
 800130a:	60bb      	str	r3, [r7, #8]
 800130c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800130e:	4b63      	ldr	r3, [pc, #396]	@ (800149c <MX_GPIO_Init+0x21c>)
 8001310:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001312:	4a62      	ldr	r2, [pc, #392]	@ (800149c <MX_GPIO_Init+0x21c>)
 8001314:	f043 0308 	orr.w	r3, r3, #8
 8001318:	6313      	str	r3, [r2, #48]	@ 0x30
 800131a:	4b60      	ldr	r3, [pc, #384]	@ (800149c <MX_GPIO_Init+0x21c>)
 800131c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800131e:	f003 0308 	and.w	r3, r3, #8
 8001322:	607b      	str	r3, [r7, #4]
 8001324:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001326:	4b5d      	ldr	r3, [pc, #372]	@ (800149c <MX_GPIO_Init+0x21c>)
 8001328:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800132a:	4a5c      	ldr	r2, [pc, #368]	@ (800149c <MX_GPIO_Init+0x21c>)
 800132c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001330:	6313      	str	r3, [r2, #48]	@ 0x30
 8001332:	4b5a      	ldr	r3, [pc, #360]	@ (800149c <MX_GPIO_Init+0x21c>)
 8001334:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001336:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800133a:	603b      	str	r3, [r7, #0]
 800133c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 800133e:	2200      	movs	r2, #0
 8001340:	f244 0181 	movw	r1, #16513	@ 0x4081
 8001344:	4856      	ldr	r0, [pc, #344]	@ (80014a0 <MX_GPIO_Init+0x220>)
 8001346:	f001 fc23 	bl	8002b90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 800134a:	2200      	movs	r2, #0
 800134c:	2140      	movs	r1, #64	@ 0x40
 800134e:	4855      	ldr	r0, [pc, #340]	@ (80014a4 <MX_GPIO_Init+0x224>)
 8001350:	f001 fc1e 	bl	8002b90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8001354:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001358:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800135a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800135e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001360:	2300      	movs	r3, #0
 8001362:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8001364:	f107 031c 	add.w	r3, r7, #28
 8001368:	4619      	mov	r1, r3
 800136a:	484f      	ldr	r0, [pc, #316]	@ (80014a8 <MX_GPIO_Init+0x228>)
 800136c:	f001 fa64 	bl	8002838 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8001370:	2332      	movs	r3, #50	@ 0x32
 8001372:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001374:	2302      	movs	r3, #2
 8001376:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001378:	2300      	movs	r3, #0
 800137a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800137c:	2303      	movs	r3, #3
 800137e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001380:	230b      	movs	r3, #11
 8001382:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001384:	f107 031c 	add.w	r3, r7, #28
 8001388:	4619      	mov	r1, r3
 800138a:	4847      	ldr	r0, [pc, #284]	@ (80014a8 <MX_GPIO_Init+0x228>)
 800138c:	f001 fa54 	bl	8002838 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8001390:	2386      	movs	r3, #134	@ 0x86
 8001392:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001394:	2302      	movs	r3, #2
 8001396:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001398:	2300      	movs	r3, #0
 800139a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800139c:	2303      	movs	r3, #3
 800139e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80013a0:	230b      	movs	r3, #11
 80013a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013a4:	f107 031c 	add.w	r3, r7, #28
 80013a8:	4619      	mov	r1, r3
 80013aa:	4840      	ldr	r0, [pc, #256]	@ (80014ac <MX_GPIO_Init+0x22c>)
 80013ac:	f001 fa44 	bl	8002838 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 80013b0:	f244 0381 	movw	r3, #16513	@ 0x4081
 80013b4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013b6:	2301      	movs	r3, #1
 80013b8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ba:	2300      	movs	r3, #0
 80013bc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013be:	2300      	movs	r3, #0
 80013c0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013c2:	f107 031c 	add.w	r3, r7, #28
 80013c6:	4619      	mov	r1, r3
 80013c8:	4835      	ldr	r0, [pc, #212]	@ (80014a0 <MX_GPIO_Init+0x220>)
 80013ca:	f001 fa35 	bl	8002838 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 80013ce:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80013d2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013d4:	2302      	movs	r3, #2
 80013d6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013d8:	2300      	movs	r3, #0
 80013da:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013dc:	2303      	movs	r3, #3
 80013de:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80013e0:	230b      	movs	r3, #11
 80013e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 80013e4:	f107 031c 	add.w	r3, r7, #28
 80013e8:	4619      	mov	r1, r3
 80013ea:	482d      	ldr	r0, [pc, #180]	@ (80014a0 <MX_GPIO_Init+0x220>)
 80013ec:	f001 fa24 	bl	8002838 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80013f0:	2340      	movs	r3, #64	@ 0x40
 80013f2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013f4:	2301      	movs	r3, #1
 80013f6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013f8:	2300      	movs	r3, #0
 80013fa:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013fc:	2300      	movs	r3, #0
 80013fe:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001400:	f107 031c 	add.w	r3, r7, #28
 8001404:	4619      	mov	r1, r3
 8001406:	4827      	ldr	r0, [pc, #156]	@ (80014a4 <MX_GPIO_Init+0x224>)
 8001408:	f001 fa16 	bl	8002838 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 800140c:	2380      	movs	r3, #128	@ 0x80
 800140e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001410:	2300      	movs	r3, #0
 8001412:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001414:	2300      	movs	r3, #0
 8001416:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001418:	f107 031c 	add.w	r3, r7, #28
 800141c:	4619      	mov	r1, r3
 800141e:	4821      	ldr	r0, [pc, #132]	@ (80014a4 <MX_GPIO_Init+0x224>)
 8001420:	f001 fa0a 	bl	8002838 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_SOF_Pin USB_ID_Pin USB_DM_Pin USB_DP_Pin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8001424:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8001428:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800142a:	2302      	movs	r3, #2
 800142c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800142e:	2300      	movs	r3, #0
 8001430:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001432:	2303      	movs	r3, #3
 8001434:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001436:	230a      	movs	r3, #10
 8001438:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800143a:	f107 031c 	add.w	r3, r7, #28
 800143e:	4619      	mov	r1, r3
 8001440:	481a      	ldr	r0, [pc, #104]	@ (80014ac <MX_GPIO_Init+0x22c>)
 8001442:	f001 f9f9 	bl	8002838 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8001446:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800144a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800144c:	2300      	movs	r3, #0
 800144e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001450:	2300      	movs	r3, #0
 8001452:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001454:	f107 031c 	add.w	r3, r7, #28
 8001458:	4619      	mov	r1, r3
 800145a:	4814      	ldr	r0, [pc, #80]	@ (80014ac <MX_GPIO_Init+0x22c>)
 800145c:	f001 f9ec 	bl	8002838 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TX_EN_Pin RMII_TXD0_Pin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8001460:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8001464:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001466:	2302      	movs	r3, #2
 8001468:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800146a:	2300      	movs	r3, #0
 800146c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800146e:	2303      	movs	r3, #3
 8001470:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001472:	230b      	movs	r3, #11
 8001474:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001476:	f107 031c 	add.w	r3, r7, #28
 800147a:	4619      	mov	r1, r3
 800147c:	4809      	ldr	r0, [pc, #36]	@ (80014a4 <MX_GPIO_Init+0x224>)
 800147e:	f001 f9db 	bl	8002838 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001482:	2200      	movs	r2, #0
 8001484:	2100      	movs	r1, #0
 8001486:	2028      	movs	r0, #40	@ 0x28
 8001488:	f001 f90d 	bl	80026a6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800148c:	2028      	movs	r0, #40	@ 0x28
 800148e:	f001 f926 	bl	80026de <HAL_NVIC_EnableIRQ>

}
 8001492:	bf00      	nop
 8001494:	3730      	adds	r7, #48	@ 0x30
 8001496:	46bd      	mov	sp, r7
 8001498:	bd80      	pop	{r7, pc}
 800149a:	bf00      	nop
 800149c:	40023800 	.word	0x40023800
 80014a0:	40020400 	.word	0x40020400
 80014a4:	40021800 	.word	0x40021800
 80014a8:	40020800 	.word	0x40020800
 80014ac:	40020000 	.word	0x40020000

080014b0 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80014b4:	4b1b      	ldr	r3, [pc, #108]	@ (8001524 <MX_I2C1_Init+0x74>)
 80014b6:	4a1c      	ldr	r2, [pc, #112]	@ (8001528 <MX_I2C1_Init+0x78>)
 80014b8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00808CD2;
 80014ba:	4b1a      	ldr	r3, [pc, #104]	@ (8001524 <MX_I2C1_Init+0x74>)
 80014bc:	4a1b      	ldr	r2, [pc, #108]	@ (800152c <MX_I2C1_Init+0x7c>)
 80014be:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80014c0:	4b18      	ldr	r3, [pc, #96]	@ (8001524 <MX_I2C1_Init+0x74>)
 80014c2:	2200      	movs	r2, #0
 80014c4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80014c6:	4b17      	ldr	r3, [pc, #92]	@ (8001524 <MX_I2C1_Init+0x74>)
 80014c8:	2201      	movs	r2, #1
 80014ca:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80014cc:	4b15      	ldr	r3, [pc, #84]	@ (8001524 <MX_I2C1_Init+0x74>)
 80014ce:	2200      	movs	r2, #0
 80014d0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80014d2:	4b14      	ldr	r3, [pc, #80]	@ (8001524 <MX_I2C1_Init+0x74>)
 80014d4:	2200      	movs	r2, #0
 80014d6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80014d8:	4b12      	ldr	r3, [pc, #72]	@ (8001524 <MX_I2C1_Init+0x74>)
 80014da:	2200      	movs	r2, #0
 80014dc:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80014de:	4b11      	ldr	r3, [pc, #68]	@ (8001524 <MX_I2C1_Init+0x74>)
 80014e0:	2200      	movs	r2, #0
 80014e2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80014e4:	4b0f      	ldr	r3, [pc, #60]	@ (8001524 <MX_I2C1_Init+0x74>)
 80014e6:	2200      	movs	r2, #0
 80014e8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80014ea:	480e      	ldr	r0, [pc, #56]	@ (8001524 <MX_I2C1_Init+0x74>)
 80014ec:	f001 fb82 	bl	8002bf4 <HAL_I2C_Init>
 80014f0:	4603      	mov	r3, r0
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d001      	beq.n	80014fa <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80014f6:	f000 fb01 	bl	8001afc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80014fa:	2100      	movs	r1, #0
 80014fc:	4809      	ldr	r0, [pc, #36]	@ (8001524 <MX_I2C1_Init+0x74>)
 80014fe:	f001 fc15 	bl	8002d2c <HAL_I2CEx_ConfigAnalogFilter>
 8001502:	4603      	mov	r3, r0
 8001504:	2b00      	cmp	r3, #0
 8001506:	d001      	beq.n	800150c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001508:	f000 faf8 	bl	8001afc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800150c:	2100      	movs	r1, #0
 800150e:	4805      	ldr	r0, [pc, #20]	@ (8001524 <MX_I2C1_Init+0x74>)
 8001510:	f001 fc57 	bl	8002dc2 <HAL_I2CEx_ConfigDigitalFilter>
 8001514:	4603      	mov	r3, r0
 8001516:	2b00      	cmp	r3, #0
 8001518:	d001      	beq.n	800151e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800151a:	f000 faef 	bl	8001afc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800151e:	bf00      	nop
 8001520:	bd80      	pop	{r7, pc}
 8001522:	bf00      	nop
 8001524:	20000238 	.word	0x20000238
 8001528:	40005400 	.word	0x40005400
 800152c:	00808cd2 	.word	0x00808cd2

08001530 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	b0aa      	sub	sp, #168	@ 0xa8
 8001534:	af00      	add	r7, sp, #0
 8001536:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001538:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800153c:	2200      	movs	r2, #0
 800153e:	601a      	str	r2, [r3, #0]
 8001540:	605a      	str	r2, [r3, #4]
 8001542:	609a      	str	r2, [r3, #8]
 8001544:	60da      	str	r2, [r3, #12]
 8001546:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001548:	f107 0310 	add.w	r3, r7, #16
 800154c:	2284      	movs	r2, #132	@ 0x84
 800154e:	2100      	movs	r1, #0
 8001550:	4618      	mov	r0, r3
 8001552:	f006 ffb8 	bl	80084c6 <memset>
  if(i2cHandle->Instance==I2C1)
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	4a22      	ldr	r2, [pc, #136]	@ (80015e4 <HAL_I2C_MspInit+0xb4>)
 800155c:	4293      	cmp	r3, r2
 800155e:	d13c      	bne.n	80015da <HAL_I2C_MspInit+0xaa>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001560:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001564:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001566:	2300      	movs	r3, #0
 8001568:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800156a:	f107 0310 	add.w	r3, r7, #16
 800156e:	4618      	mov	r0, r3
 8001570:	f002 f94e 	bl	8003810 <HAL_RCCEx_PeriphCLKConfig>
 8001574:	4603      	mov	r3, r0
 8001576:	2b00      	cmp	r3, #0
 8001578:	d001      	beq.n	800157e <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 800157a:	f000 fabf 	bl	8001afc <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800157e:	4b1a      	ldr	r3, [pc, #104]	@ (80015e8 <HAL_I2C_MspInit+0xb8>)
 8001580:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001582:	4a19      	ldr	r2, [pc, #100]	@ (80015e8 <HAL_I2C_MspInit+0xb8>)
 8001584:	f043 0302 	orr.w	r3, r3, #2
 8001588:	6313      	str	r3, [r2, #48]	@ 0x30
 800158a:	4b17      	ldr	r3, [pc, #92]	@ (80015e8 <HAL_I2C_MspInit+0xb8>)
 800158c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800158e:	f003 0302 	and.w	r3, r3, #2
 8001592:	60fb      	str	r3, [r7, #12]
 8001594:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001596:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800159a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800159e:	2312      	movs	r3, #18
 80015a0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015a4:	2300      	movs	r3, #0
 80015a6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015aa:	2303      	movs	r3, #3
 80015ac:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80015b0:	2304      	movs	r3, #4
 80015b2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015b6:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80015ba:	4619      	mov	r1, r3
 80015bc:	480b      	ldr	r0, [pc, #44]	@ (80015ec <HAL_I2C_MspInit+0xbc>)
 80015be:	f001 f93b 	bl	8002838 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80015c2:	4b09      	ldr	r3, [pc, #36]	@ (80015e8 <HAL_I2C_MspInit+0xb8>)
 80015c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015c6:	4a08      	ldr	r2, [pc, #32]	@ (80015e8 <HAL_I2C_MspInit+0xb8>)
 80015c8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80015cc:	6413      	str	r3, [r2, #64]	@ 0x40
 80015ce:	4b06      	ldr	r3, [pc, #24]	@ (80015e8 <HAL_I2C_MspInit+0xb8>)
 80015d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015d2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80015d6:	60bb      	str	r3, [r7, #8]
 80015d8:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80015da:	bf00      	nop
 80015dc:	37a8      	adds	r7, #168	@ 0xa8
 80015de:	46bd      	mov	sp, r7
 80015e0:	bd80      	pop	{r7, pc}
 80015e2:	bf00      	nop
 80015e4:	40005400 	.word	0x40005400
 80015e8:	40023800 	.word	0x40023800
 80015ec:	40020400 	.word	0x40020400

080015f0 <HAL_TIM_IC_CaptureCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */


void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim){
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b086      	sub	sp, #24
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]
    if (htim == &htim4 && htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1){
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	4a37      	ldr	r2, [pc, #220]	@ (80016d8 <HAL_TIM_IC_CaptureCallback+0xe8>)
 80015fc:	4293      	cmp	r3, r2
 80015fe:	d168      	bne.n	80016d2 <HAL_TIM_IC_CaptureCallback+0xe2>
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	7f1b      	ldrb	r3, [r3, #28]
 8001604:	2b01      	cmp	r3, #1
 8001606:	d164      	bne.n	80016d2 <HAL_TIM_IC_CaptureCallback+0xe2>
        uint32_t now = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8001608:	2100      	movs	r1, #0
 800160a:	6878      	ldr	r0, [r7, #4]
 800160c:	f003 fd84 	bl	8005118 <HAL_TIM_ReadCapturedValue>
 8001610:	6138      	str	r0, [r7, #16]
        uint32_t arr = __HAL_TIM_GET_AUTORELOAD(htim);
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001618:	60fb      	str	r3, [r7, #12]
        uint32_t diff;

        if (ic_start_flag){ // first input
 800161a:	4b30      	ldr	r3, [pc, #192]	@ (80016dc <HAL_TIM_IC_CaptureCallback+0xec>)
 800161c:	781b      	ldrb	r3, [r3, #0]
 800161e:	2b00      	cmp	r3, #0
 8001620:	d006      	beq.n	8001630 <HAL_TIM_IC_CaptureCallback+0x40>
            ic_start_flag = 0;
 8001622:	4b2e      	ldr	r3, [pc, #184]	@ (80016dc <HAL_TIM_IC_CaptureCallback+0xec>)
 8001624:	2200      	movs	r2, #0
 8001626:	701a      	strb	r2, [r3, #0]
            ic_prev = now;
 8001628:	4a2d      	ldr	r2, [pc, #180]	@ (80016e0 <HAL_TIM_IC_CaptureCallback+0xf0>)
 800162a:	693b      	ldr	r3, [r7, #16]
 800162c:	6013      	str	r3, [r2, #0]
            return;
 800162e:	e050      	b.n	80016d2 <HAL_TIM_IC_CaptureCallback+0xe2>
        }

        if (now >= ic_prev)
 8001630:	4b2b      	ldr	r3, [pc, #172]	@ (80016e0 <HAL_TIM_IC_CaptureCallback+0xf0>)
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	693a      	ldr	r2, [r7, #16]
 8001636:	429a      	cmp	r2, r3
 8001638:	d305      	bcc.n	8001646 <HAL_TIM_IC_CaptureCallback+0x56>
            diff = now - ic_prev;
 800163a:	4b29      	ldr	r3, [pc, #164]	@ (80016e0 <HAL_TIM_IC_CaptureCallback+0xf0>)
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	693a      	ldr	r2, [r7, #16]
 8001640:	1ad3      	subs	r3, r2, r3
 8001642:	617b      	str	r3, [r7, #20]
 8001644:	e007      	b.n	8001656 <HAL_TIM_IC_CaptureCallback+0x66>
        else
            diff = (arr - ic_prev) + now + 1;
 8001646:	4b26      	ldr	r3, [pc, #152]	@ (80016e0 <HAL_TIM_IC_CaptureCallback+0xf0>)
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	68fa      	ldr	r2, [r7, #12]
 800164c:	1ad2      	subs	r2, r2, r3
 800164e:	693b      	ldr	r3, [r7, #16]
 8001650:	4413      	add	r3, r2
 8001652:	3301      	adds	r3, #1
 8001654:	617b      	str	r3, [r7, #20]
        ic_prev = now;
 8001656:	4a22      	ldr	r2, [pc, #136]	@ (80016e0 <HAL_TIM_IC_CaptureCallback+0xf0>)
 8001658:	693b      	ldr	r3, [r7, #16]
 800165a:	6013      	str	r3, [r2, #0]

        if (diff > 0){
 800165c:	697b      	ldr	r3, [r7, #20]
 800165e:	2b00      	cmp	r3, #0
 8001660:	d031      	beq.n	80016c6 <HAL_TIM_IC_CaptureCallback+0xd6>
        	float speed = 60.0f * FB_TIMER_FREQ / (ENC_PULSES_PER_REV * diff);
 8001662:	697a      	ldr	r2, [r7, #20]
 8001664:	4613      	mov	r3, r2
 8001666:	009b      	lsls	r3, r3, #2
 8001668:	4413      	add	r3, r2
 800166a:	009b      	lsls	r3, r3, #2
 800166c:	ee07 3a90 	vmov	s15, r3
 8001670:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001674:	eddf 6a1b 	vldr	s13, [pc, #108]	@ 80016e4 <HAL_TIM_IC_CaptureCallback+0xf4>
 8001678:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800167c:	edc7 7a02 	vstr	s15, [r7, #8]
        	if(speed >1.5*MAX_SPEED) return;
 8001680:	edd7 7a02 	vldr	s15, [r7, #8]
 8001684:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 80016e8 <HAL_TIM_IC_CaptureCallback+0xf8>
 8001688:	eef4 7ac7 	vcmpe.f32	s15, s14
 800168c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001690:	dc1e      	bgt.n	80016d0 <HAL_TIM_IC_CaptureCallback+0xe0>
        	speed = 0.8f * Pid1.y + 0.2f * speed; // small LPF
 8001692:	4b16      	ldr	r3, [pc, #88]	@ (80016ec <HAL_TIM_IC_CaptureCallback+0xfc>)
 8001694:	edd3 7a08 	vldr	s15, [r3, #32]
 8001698:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 80016f0 <HAL_TIM_IC_CaptureCallback+0x100>
 800169c:	ee27 7a87 	vmul.f32	s14, s15, s14
 80016a0:	edd7 7a02 	vldr	s15, [r7, #8]
 80016a4:	eddf 6a13 	vldr	s13, [pc, #76]	@ 80016f4 <HAL_TIM_IC_CaptureCallback+0x104>
 80016a8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80016ac:	ee77 7a27 	vadd.f32	s15, s14, s15
 80016b0:	edc7 7a02 	vstr	s15, [r7, #8]
        	Pid1.y = AvgFilter(speed); // average filter
 80016b4:	ed97 0a02 	vldr	s0, [r7, #8]
 80016b8:	f7ff fd96 	bl	80011e8 <AvgFilter>
 80016bc:	eef0 7a40 	vmov.f32	s15, s0
 80016c0:	4b0a      	ldr	r3, [pc, #40]	@ (80016ec <HAL_TIM_IC_CaptureCallback+0xfc>)
 80016c2:	edc3 7a08 	vstr	s15, [r3, #32]
        }

        life_timer = 0.0f; // motor on - reset life timer
 80016c6:	4b0c      	ldr	r3, [pc, #48]	@ (80016f8 <HAL_TIM_IC_CaptureCallback+0x108>)
 80016c8:	f04f 0200 	mov.w	r2, #0
 80016cc:	601a      	str	r2, [r3, #0]
 80016ce:	e000      	b.n	80016d2 <HAL_TIM_IC_CaptureCallback+0xe2>
        	if(speed >1.5*MAX_SPEED) return;
 80016d0:	bf00      	nop
    }
}
 80016d2:	3718      	adds	r7, #24
 80016d4:	46bd      	mov	sp, r7
 80016d6:	bd80      	pop	{r7, pc}
 80016d8:	20000338 	.word	0x20000338
 80016dc:	20000000 	.word	0x20000000
 80016e0:	2000028c 	.word	0x2000028c
 80016e4:	4c64e1c0 	.word	0x4c64e1c0
 80016e8:	43e10000 	.word	0x43e10000
 80016ec:	20000008 	.word	0x20000008
 80016f0:	3f4ccccd 	.word	0x3f4ccccd
 80016f4:	3e4ccccd 	.word	0x3e4ccccd
 80016f8:	20000294 	.word	0x20000294

080016fc <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b084      	sub	sp, #16
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
    if (htim == &htim6){
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	4a27      	ldr	r2, [pc, #156]	@ (80017a4 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001708:	4293      	cmp	r3, r2
 800170a:	d146      	bne.n	800179a <HAL_TIM_PeriodElapsedCallback+0x9e>
    	// simple GFFr
        float u_ff = KFF * Pid1.y_ref;
 800170c:	4b26      	ldr	r3, [pc, #152]	@ (80017a8 <HAL_TIM_PeriodElapsedCallback+0xac>)
 800170e:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8001712:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 80017ac <HAL_TIM_PeriodElapsedCallback+0xb0>
 8001716:	ee67 7a87 	vmul.f32	s15, s15, s14
 800171a:	edc7 7a02 	vstr	s15, [r7, #8]
        PID_update(&Pid1);
 800171e:	4822      	ldr	r0, [pc, #136]	@ (80017a8 <HAL_TIM_PeriodElapsedCallback+0xac>)
 8001720:	f7ff fc9e 	bl	8001060 <PID_update>

        float u_calc = u_ff + Pid1.u;
 8001724:	4b20      	ldr	r3, [pc, #128]	@ (80017a8 <HAL_TIM_PeriodElapsedCallback+0xac>)
 8001726:	edd3 7a04 	vldr	s15, [r3, #16]
 800172a:	ed97 7a02 	vldr	s14, [r7, #8]
 800172e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001732:	edc7 7a03 	vstr	s15, [r7, #12]

        // saturation due to PWM limits
        if(u_calc > (float)PWM_MAX) u_calc = (float)PWM_MAX;
 8001736:	edd7 7a03 	vldr	s15, [r7, #12]
 800173a:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 80017b0 <HAL_TIM_PeriodElapsedCallback+0xb4>
 800173e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001742:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001746:	dd01      	ble.n	800174c <HAL_TIM_PeriodElapsedCallback+0x50>
 8001748:	4b1a      	ldr	r3, [pc, #104]	@ (80017b4 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 800174a:	60fb      	str	r3, [r7, #12]
        if(u_calc < (float)PWM_MIN) u_calc = (float)PWM_MIN;
 800174c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001750:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001754:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001758:	d502      	bpl.n	8001760 <HAL_TIM_PeriodElapsedCallback+0x64>
 800175a:	f04f 0300 	mov.w	r3, #0
 800175e:	60fb      	str	r3, [r7, #12]

        u_global = (uint32_t)u_calc;
 8001760:	edd7 7a03 	vldr	s15, [r7, #12]
 8001764:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001768:	ee17 2a90 	vmov	r2, s15
 800176c:	4b12      	ldr	r3, [pc, #72]	@ (80017b8 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 800176e:	601a      	str	r2, [r3, #0]
//            life_timer = 0.0f;
//
//            PID_reset(&Pid1);
//        }

        __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, u_global);
 8001770:	4b12      	ldr	r3, [pc, #72]	@ (80017bc <HAL_TIM_PeriodElapsedCallback+0xc0>)
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	4a10      	ldr	r2, [pc, #64]	@ (80017b8 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8001776:	6812      	ldr	r2, [r2, #0]
 8001778:	635a      	str	r2, [r3, #52]	@ 0x34

        UART_TransmitCnt += 1;
 800177a:	4b11      	ldr	r3, [pc, #68]	@ (80017c0 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 800177c:	781b      	ldrb	r3, [r3, #0]
 800177e:	3301      	adds	r3, #1
 8001780:	b2da      	uxtb	r2, r3
 8001782:	4b0f      	ldr	r3, [pc, #60]	@ (80017c0 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 8001784:	701a      	strb	r2, [r3, #0]
        if(UART_TransmitCnt == 100){
 8001786:	4b0e      	ldr	r3, [pc, #56]	@ (80017c0 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 8001788:	781b      	ldrb	r3, [r3, #0]
 800178a:	2b64      	cmp	r3, #100	@ 0x64
 800178c:	d105      	bne.n	800179a <HAL_TIM_PeriodElapsedCallback+0x9e>
            UART_TransmitCnt = 0;
 800178e:	4b0c      	ldr	r3, [pc, #48]	@ (80017c0 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 8001790:	2200      	movs	r2, #0
 8001792:	701a      	strb	r2, [r3, #0]
            UART_TransmitFlag = 1;
 8001794:	4b0b      	ldr	r3, [pc, #44]	@ (80017c4 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8001796:	2201      	movs	r2, #1
 8001798:	701a      	strb	r2, [r3, #0]
        }
    }
}
 800179a:	bf00      	nop
 800179c:	3710      	adds	r7, #16
 800179e:	46bd      	mov	sp, r7
 80017a0:	bd80      	pop	{r7, pc}
 80017a2:	bf00      	nop
 80017a4:	20000384 	.word	0x20000384
 80017a8:	20000008 	.word	0x20000008
 80017ac:	00000000 	.word	0x00000000
 80017b0:	447a0000 	.word	0x447a0000
 80017b4:	447a0000 	.word	0x447a0000
 80017b8:	20000290 	.word	0x20000290
 80017bc:	200002ec 	.word	0x200002ec
 80017c0:	2000029a 	.word	0x2000029a
 80017c4:	20000299 	.word	0x20000299

080017c8 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 80017c8:	b480      	push	{r7}
 80017ca:	b083      	sub	sp, #12
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	4603      	mov	r3, r0
 80017d0:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == USER_Btn_Pin){
 80017d2:	88fb      	ldrh	r3, [r7, #6]
 80017d4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80017d8:	d102      	bne.n	80017e0 <HAL_GPIO_EXTI_Callback+0x18>
        USER_Btn_flag = 1;
 80017da:	4b04      	ldr	r3, [pc, #16]	@ (80017ec <HAL_GPIO_EXTI_Callback+0x24>)
 80017dc:	2201      	movs	r2, #1
 80017de:	701a      	strb	r2, [r3, #0]
    }
}
 80017e0:	bf00      	nop
 80017e2:	370c      	adds	r7, #12
 80017e4:	46bd      	mov	sp, r7
 80017e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ea:	4770      	bx	lr
 80017ec:	2000029b 	.word	0x2000029b

080017f0 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 80017f0:	b480      	push	{r7}
 80017f2:	b083      	sub	sp, #12
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
    if (huart == &huart3){
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	4a06      	ldr	r2, [pc, #24]	@ (8001814 <HAL_UART_RxCpltCallback+0x24>)
 80017fc:	4293      	cmp	r3, r2
 80017fe:	d102      	bne.n	8001806 <HAL_UART_RxCpltCallback+0x16>
    	UART_ReceiveFlag = 1;
 8001800:	4b05      	ldr	r3, [pc, #20]	@ (8001818 <HAL_UART_RxCpltCallback+0x28>)
 8001802:	2201      	movs	r2, #1
 8001804:	701a      	strb	r2, [r3, #0]
    }
}
 8001806:	bf00      	nop
 8001808:	370c      	adds	r7, #12
 800180a:	46bd      	mov	sp, r7
 800180c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001810:	4770      	bx	lr
 8001812:	bf00      	nop
 8001814:	200003d0 	.word	0x200003d0
 8001818:	20000298 	.word	0x20000298

0800181c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800181c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001820:	b09a      	sub	sp, #104	@ 0x68
 8001822:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001824:	f000 fe07 	bl	8002436 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001828:	f000 f900 	bl	8001a2c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800182c:	f7ff fd28 	bl	8001280 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001830:	f7ff fe3e 	bl	80014b0 <MX_I2C1_Init>
  MX_USART3_UART_Init();
 8001834:	f000 fd3e 	bl	80022b4 <MX_USART3_UART_Init>
  MX_TIM3_Init();
 8001838:	f000 fb1c 	bl	8001e74 <MX_TIM3_Init>
  MX_TIM4_Init();
 800183c:	f000 fb92 	bl	8001f64 <MX_TIM4_Init>
  MX_TIM6_Init();
 8001840:	f000 fc02 	bl	8002048 <MX_TIM6_Init>
  MX_TIM1_Init();
 8001844:	f000 fabc 	bl	8001dc0 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart3, (uint8_t*)UART_Message, 3); // start receiving info
 8001848:	2203      	movs	r2, #3
 800184a:	4968      	ldr	r1, [pc, #416]	@ (80019ec <main+0x1d0>)
 800184c:	4868      	ldr	r0, [pc, #416]	@ (80019f0 <main+0x1d4>)
 800184e:	f004 fb0b 	bl	8005e68 <HAL_UART_Receive_IT>

  HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL); // init encoder mode
 8001852:	213c      	movs	r1, #60	@ 0x3c
 8001854:	4867      	ldr	r0, [pc, #412]	@ (80019f4 <main+0x1d8>)
 8001856:	f003 f84f 	bl	80048f8 <HAL_TIM_Encoder_Start>
  __HAL_TIM_SET_COUNTER(&htim1, START_SPEED*ENC_CONST);
 800185a:	4b66      	ldr	r3, [pc, #408]	@ (80019f4 <main+0x1d8>)
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	22c8      	movs	r2, #200	@ 0xc8
 8001860:	625a      	str	r2, [r3, #36]	@ 0x24
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1); // init pwm
 8001862:	2100      	movs	r1, #0
 8001864:	4864      	ldr	r0, [pc, #400]	@ (80019f8 <main+0x1dc>)
 8001866:	f002 fcf5 	bl	8004254 <HAL_TIM_PWM_Start>
  HAL_TIM_IC_Start_IT(&htim4, TIM_CHANNEL_1); // sampling from the encoder
 800186a:	2100      	movs	r1, #0
 800186c:	4863      	ldr	r0, [pc, #396]	@ (80019fc <main+0x1e0>)
 800186e:	f002 fe4d 	bl	800450c <HAL_TIM_IC_Start_IT>
  HAL_TIM_Base_Start_IT(&htim6); // init sample time
 8001872:	4863      	ldr	r0, [pc, #396]	@ (8001a00 <main+0x1e4>)
 8001874:	f002 fc14 	bl	80040a0 <HAL_TIM_Base_Start_IT>
  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, PWM_MIN); // set pwm start value to zero
 8001878:	4b5f      	ldr	r3, [pc, #380]	@ (80019f8 <main+0x1dc>)
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	2200      	movs	r2, #0
 800187e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1){
	  // input via encoder
	  ENC_Cnt = __HAL_TIM_GET_COUNTER(&htim1)/ENC_CONST;
 8001880:	4b5c      	ldr	r3, [pc, #368]	@ (80019f4 <main+0x1d8>)
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001886:	085b      	lsrs	r3, r3, #1
 8001888:	b2da      	uxtb	r2, r3
 800188a:	4b5e      	ldr	r3, [pc, #376]	@ (8001a04 <main+0x1e8>)
 800188c:	701a      	strb	r2, [r3, #0]
	  if(ENC_Cnt_prev != ENC_Cnt){
 800188e:	4b5e      	ldr	r3, [pc, #376]	@ (8001a08 <main+0x1ec>)
 8001890:	781a      	ldrb	r2, [r3, #0]
 8001892:	4b5c      	ldr	r3, [pc, #368]	@ (8001a04 <main+0x1e8>)
 8001894:	781b      	ldrb	r3, [r3, #0]
 8001896:	429a      	cmp	r2, r3
 8001898:	d03b      	beq.n	8001912 <main+0xf6>
		  int32_t delta = ENC_Cnt - ENC_Cnt_prev; // sprawdzamy kierunek
 800189a:	4b5a      	ldr	r3, [pc, #360]	@ (8001a04 <main+0x1e8>)
 800189c:	781b      	ldrb	r3, [r3, #0]
 800189e:	461a      	mov	r2, r3
 80018a0:	4b59      	ldr	r3, [pc, #356]	@ (8001a08 <main+0x1ec>)
 80018a2:	781b      	ldrb	r3, [r3, #0]
 80018a4:	1ad3      	subs	r3, r2, r3
 80018a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
		  ENC_Cnt_prev = ENC_Cnt;
 80018a8:	4b56      	ldr	r3, [pc, #344]	@ (8001a04 <main+0x1e8>)
 80018aa:	781a      	ldrb	r2, [r3, #0]
 80018ac:	4b56      	ldr	r3, [pc, #344]	@ (8001a08 <main+0x1ec>)
 80018ae:	701a      	strb	r2, [r3, #0]

		  if(delta > 0){ // obrt w gr
 80018b0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	dd14      	ble.n	80018e0 <main+0xc4>
		      if(Pid1.y_ref < MAX_SPEED)
 80018b6:	4b55      	ldr	r3, [pc, #340]	@ (8001a0c <main+0x1f0>)
 80018b8:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 80018bc:	ed9f 7a54 	vldr	s14, [pc, #336]	@ 8001a10 <main+0x1f4>
 80018c0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80018c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018c8:	d51f      	bpl.n	800190a <main+0xee>
		          Pid1.y_ref++;
 80018ca:	4b50      	ldr	r3, [pc, #320]	@ (8001a0c <main+0x1f0>)
 80018cc:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 80018d0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80018d4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80018d8:	4b4c      	ldr	r3, [pc, #304]	@ (8001a0c <main+0x1f0>)
 80018da:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
 80018de:	e014      	b.n	800190a <main+0xee>
		  }
		  else if(delta < 0){ // obrt w d
 80018e0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	da11      	bge.n	800190a <main+0xee>
		      if(Pid1.y_ref > 0)
 80018e6:	4b49      	ldr	r3, [pc, #292]	@ (8001a0c <main+0x1f0>)
 80018e8:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 80018ec:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80018f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018f4:	dd09      	ble.n	800190a <main+0xee>
		          Pid1.y_ref--;
 80018f6:	4b45      	ldr	r3, [pc, #276]	@ (8001a0c <main+0x1f0>)
 80018f8:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 80018fc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001900:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001904:	4b41      	ldr	r3, [pc, #260]	@ (8001a0c <main+0x1f0>)
 8001906:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
		  }



		  ENC_Cnt_prev = ENC_Cnt;
 800190a:	4b3e      	ldr	r3, [pc, #248]	@ (8001a04 <main+0x1e8>)
 800190c:	781a      	ldrb	r2, [r3, #0]
 800190e:	4b3e      	ldr	r3, [pc, #248]	@ (8001a08 <main+0x1ec>)
 8001910:	701a      	strb	r2, [r3, #0]
	  }

	  // polling

	  if (USER_Btn_flag){
 8001912:	4b40      	ldr	r3, [pc, #256]	@ (8001a14 <main+0x1f8>)
 8001914:	781b      	ldrb	r3, [r3, #0]
 8001916:	2b00      	cmp	r3, #0
 8001918:	d005      	beq.n	8001926 <main+0x10a>
		  USER_Btn_flag = 0;
 800191a:	4b3e      	ldr	r3, [pc, #248]	@ (8001a14 <main+0x1f8>)
 800191c:	2200      	movs	r2, #0
 800191e:	701a      	strb	r2, [r3, #0]
		  PID_reset(&Pid1);
 8001920:	483a      	ldr	r0, [pc, #232]	@ (8001a0c <main+0x1f0>)
 8001922:	f7ff fc21 	bl	8001168 <PID_reset>
	  }

	  if(UART_ReceiveFlag){
 8001926:	4b3c      	ldr	r3, [pc, #240]	@ (8001a18 <main+0x1fc>)
 8001928:	781b      	ldrb	r3, [r3, #0]
 800192a:	2b00      	cmp	r3, #0
 800192c:	d028      	beq.n	8001980 <main+0x164>
		UART_ReceiveFlag = 0;
 800192e:	4b3a      	ldr	r3, [pc, #232]	@ (8001a18 <main+0x1fc>)
 8001930:	2200      	movs	r2, #0
 8001932:	701a      	strb	r2, [r3, #0]
		int rx = atoi(UART_Message);
 8001934:	482d      	ldr	r0, [pc, #180]	@ (80019ec <main+0x1d0>)
 8001936:	f005 fd7a 	bl	800742e <atoi>
 800193a:	64b8      	str	r0, [r7, #72]	@ 0x48

		if(rx >= MAX_SPEED){
 800193c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800193e:	ee07 3a90 	vmov	s15, r3
 8001942:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001946:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8001a10 <main+0x1f4>
 800194a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800194e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001952:	db03      	blt.n	800195c <main+0x140>
			Pid1.y_ref = MAX_SPEED;
 8001954:	4b2d      	ldr	r3, [pc, #180]	@ (8001a0c <main+0x1f0>)
 8001956:	4a31      	ldr	r2, [pc, #196]	@ (8001a1c <main+0x200>)
 8001958:	625a      	str	r2, [r3, #36]	@ 0x24
 800195a:	e00c      	b.n	8001976 <main+0x15a>
		}
		else{
			Pid1.y_ref = rx;
 800195c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800195e:	ee07 3a90 	vmov	s15, r3
 8001962:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001966:	4b29      	ldr	r3, [pc, #164]	@ (8001a0c <main+0x1f0>)
 8001968:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
			__HAL_TIM_SET_COUNTER(&htim1, rx*ENC_CONST);
 800196c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800196e:	005a      	lsls	r2, r3, #1
 8001970:	4b20      	ldr	r3, [pc, #128]	@ (80019f4 <main+0x1d8>)
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	625a      	str	r2, [r3, #36]	@ 0x24
		}

		HAL_UART_Receive_IT(&huart3, (uint8_t*)UART_Message, 3);
 8001976:	2203      	movs	r2, #3
 8001978:	491c      	ldr	r1, [pc, #112]	@ (80019ec <main+0x1d0>)
 800197a:	481d      	ldr	r0, [pc, #116]	@ (80019f0 <main+0x1d4>)
 800197c:	f004 fa74 	bl	8005e68 <HAL_UART_Receive_IT>
	  }

	  if(UART_TransmitFlag){
 8001980:	4b27      	ldr	r3, [pc, #156]	@ (8001a20 <main+0x204>)
 8001982:	781b      	ldrb	r3, [r3, #0]
 8001984:	2b00      	cmp	r3, #0
 8001986:	f43f af7b 	beq.w	8001880 <main+0x64>
	      UART_TransmitFlag = 0;
 800198a:	4b25      	ldr	r3, [pc, #148]	@ (8001a20 <main+0x204>)
 800198c:	2200      	movs	r2, #0
 800198e:	701a      	strb	r2, [r3, #0]
	      char tx[64];
	      int len = snprintf(tx, sizeof(tx), "%.3f %.3f %.3f\r\n", Pid1.y_ref, Pid1.y, (float)u_global);
 8001990:	4b1e      	ldr	r3, [pc, #120]	@ (8001a0c <main+0x1f0>)
 8001992:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001994:	4618      	mov	r0, r3
 8001996:	f7fe fdf7 	bl	8000588 <__aeabi_f2d>
 800199a:	4604      	mov	r4, r0
 800199c:	460d      	mov	r5, r1
 800199e:	4b1b      	ldr	r3, [pc, #108]	@ (8001a0c <main+0x1f0>)
 80019a0:	6a1b      	ldr	r3, [r3, #32]
 80019a2:	4618      	mov	r0, r3
 80019a4:	f7fe fdf0 	bl	8000588 <__aeabi_f2d>
 80019a8:	4680      	mov	r8, r0
 80019aa:	4689      	mov	r9, r1
 80019ac:	4b1d      	ldr	r3, [pc, #116]	@ (8001a24 <main+0x208>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	ee07 3a90 	vmov	s15, r3
 80019b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80019b8:	ee17 0a90 	vmov	r0, s15
 80019bc:	f7fe fde4 	bl	8000588 <__aeabi_f2d>
 80019c0:	4602      	mov	r2, r0
 80019c2:	460b      	mov	r3, r1
 80019c4:	1d38      	adds	r0, r7, #4
 80019c6:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80019ca:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80019ce:	e9cd 4500 	strd	r4, r5, [sp]
 80019d2:	4a15      	ldr	r2, [pc, #84]	@ (8001a28 <main+0x20c>)
 80019d4:	2140      	movs	r1, #64	@ 0x40
 80019d6:	f006 fcdb 	bl	8008390 <sniprintf>
 80019da:	6478      	str	r0, [r7, #68]	@ 0x44
	      HAL_UART_Transmit_IT(&huart3, (uint8_t*)tx, len);
 80019dc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80019de:	b29a      	uxth	r2, r3
 80019e0:	1d3b      	adds	r3, r7, #4
 80019e2:	4619      	mov	r1, r3
 80019e4:	4802      	ldr	r0, [pc, #8]	@ (80019f0 <main+0x1d4>)
 80019e6:	f004 f9e1 	bl	8005dac <HAL_UART_Transmit_IT>
	  ENC_Cnt = __HAL_TIM_GET_COUNTER(&htim1)/ENC_CONST;
 80019ea:	e749      	b.n	8001880 <main+0x64>
 80019ec:	20000004 	.word	0x20000004
 80019f0:	200003d0 	.word	0x200003d0
 80019f4:	200002a0 	.word	0x200002a0
 80019f8:	200002ec 	.word	0x200002ec
 80019fc:	20000338 	.word	0x20000338
 8001a00:	20000384 	.word	0x20000384
 8001a04:	20000030 	.word	0x20000030
 8001a08:	20000031 	.word	0x20000031
 8001a0c:	20000008 	.word	0x20000008
 8001a10:	43960000 	.word	0x43960000
 8001a14:	2000029b 	.word	0x2000029b
 8001a18:	20000298 	.word	0x20000298
 8001a1c:	43960000 	.word	0x43960000
 8001a20:	20000299 	.word	0x20000299
 8001a24:	20000290 	.word	0x20000290
 8001a28:	0800bba0 	.word	0x0800bba0

08001a2c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b094      	sub	sp, #80	@ 0x50
 8001a30:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a32:	f107 0320 	add.w	r3, r7, #32
 8001a36:	2230      	movs	r2, #48	@ 0x30
 8001a38:	2100      	movs	r1, #0
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	f006 fd43 	bl	80084c6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a40:	f107 030c 	add.w	r3, r7, #12
 8001a44:	2200      	movs	r2, #0
 8001a46:	601a      	str	r2, [r3, #0]
 8001a48:	605a      	str	r2, [r3, #4]
 8001a4a:	609a      	str	r2, [r3, #8]
 8001a4c:	60da      	str	r2, [r3, #12]
 8001a4e:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001a50:	f001 fa04 	bl	8002e5c <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a54:	4b27      	ldr	r3, [pc, #156]	@ (8001af4 <SystemClock_Config+0xc8>)
 8001a56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a58:	4a26      	ldr	r2, [pc, #152]	@ (8001af4 <SystemClock_Config+0xc8>)
 8001a5a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a5e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a60:	4b24      	ldr	r3, [pc, #144]	@ (8001af4 <SystemClock_Config+0xc8>)
 8001a62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a64:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a68:	60bb      	str	r3, [r7, #8]
 8001a6a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001a6c:	4b22      	ldr	r3, [pc, #136]	@ (8001af8 <SystemClock_Config+0xcc>)
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001a74:	4a20      	ldr	r2, [pc, #128]	@ (8001af8 <SystemClock_Config+0xcc>)
 8001a76:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001a7a:	6013      	str	r3, [r2, #0]
 8001a7c:	4b1e      	ldr	r3, [pc, #120]	@ (8001af8 <SystemClock_Config+0xcc>)
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001a84:	607b      	str	r3, [r7, #4]
 8001a86:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001a88:	2301      	movs	r3, #1
 8001a8a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001a8c:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8001a90:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a92:	2302      	movs	r3, #2
 8001a94:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001a96:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001a9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001a9c:	2304      	movs	r3, #4
 8001a9e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8001aa0:	2348      	movs	r3, #72	@ 0x48
 8001aa2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001aa4:	2302      	movs	r3, #2
 8001aa6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8001aa8:	2303      	movs	r3, #3
 8001aaa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001aac:	f107 0320 	add.w	r3, r7, #32
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	f001 f9e3 	bl	8002e7c <HAL_RCC_OscConfig>
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d001      	beq.n	8001ac0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001abc:	f000 f81e 	bl	8001afc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ac0:	230f      	movs	r3, #15
 8001ac2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ac4:	2302      	movs	r3, #2
 8001ac6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ac8:	2300      	movs	r3, #0
 8001aca:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001acc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001ad0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001ad6:	f107 030c 	add.w	r3, r7, #12
 8001ada:	2102      	movs	r1, #2
 8001adc:	4618      	mov	r0, r3
 8001ade:	f001 fc71 	bl	80033c4 <HAL_RCC_ClockConfig>
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d001      	beq.n	8001aec <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001ae8:	f000 f808 	bl	8001afc <Error_Handler>
  }
}
 8001aec:	bf00      	nop
 8001aee:	3750      	adds	r7, #80	@ 0x50
 8001af0:	46bd      	mov	sp, r7
 8001af2:	bd80      	pop	{r7, pc}
 8001af4:	40023800 	.word	0x40023800
 8001af8:	40007000 	.word	0x40007000

08001afc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001afc:	b480      	push	{r7}
 8001afe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b00:	b672      	cpsid	i
}
 8001b02:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b04:	bf00      	nop
 8001b06:	e7fd      	b.n	8001b04 <Error_Handler+0x8>

08001b08 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	b083      	sub	sp, #12
 8001b0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001b0e:	4b0f      	ldr	r3, [pc, #60]	@ (8001b4c <HAL_MspInit+0x44>)
 8001b10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b12:	4a0e      	ldr	r2, [pc, #56]	@ (8001b4c <HAL_MspInit+0x44>)
 8001b14:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b18:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b1a:	4b0c      	ldr	r3, [pc, #48]	@ (8001b4c <HAL_MspInit+0x44>)
 8001b1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b1e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b22:	607b      	str	r3, [r7, #4]
 8001b24:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b26:	4b09      	ldr	r3, [pc, #36]	@ (8001b4c <HAL_MspInit+0x44>)
 8001b28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b2a:	4a08      	ldr	r2, [pc, #32]	@ (8001b4c <HAL_MspInit+0x44>)
 8001b2c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001b30:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b32:	4b06      	ldr	r3, [pc, #24]	@ (8001b4c <HAL_MspInit+0x44>)
 8001b34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b36:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001b3a:	603b      	str	r3, [r7, #0]
 8001b3c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b3e:	bf00      	nop
 8001b40:	370c      	adds	r7, #12
 8001b42:	46bd      	mov	sp, r7
 8001b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b48:	4770      	bx	lr
 8001b4a:	bf00      	nop
 8001b4c:	40023800 	.word	0x40023800

08001b50 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b50:	b480      	push	{r7}
 8001b52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001b54:	bf00      	nop
 8001b56:	e7fd      	b.n	8001b54 <NMI_Handler+0x4>

08001b58 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b58:	b480      	push	{r7}
 8001b5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b5c:	bf00      	nop
 8001b5e:	e7fd      	b.n	8001b5c <HardFault_Handler+0x4>

08001b60 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b60:	b480      	push	{r7}
 8001b62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b64:	bf00      	nop
 8001b66:	e7fd      	b.n	8001b64 <MemManage_Handler+0x4>

08001b68 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b68:	b480      	push	{r7}
 8001b6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b6c:	bf00      	nop
 8001b6e:	e7fd      	b.n	8001b6c <BusFault_Handler+0x4>

08001b70 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b70:	b480      	push	{r7}
 8001b72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b74:	bf00      	nop
 8001b76:	e7fd      	b.n	8001b74 <UsageFault_Handler+0x4>

08001b78 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b7c:	bf00      	nop
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b84:	4770      	bx	lr

08001b86 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b86:	b480      	push	{r7}
 8001b88:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b8a:	bf00      	nop
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b92:	4770      	bx	lr

08001b94 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b94:	b480      	push	{r7}
 8001b96:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b98:	bf00      	nop
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba0:	4770      	bx	lr

08001ba2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ba2:	b580      	push	{r7, lr}
 8001ba4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ba6:	f000 fc83 	bl	80024b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001baa:	bf00      	nop
 8001bac:	bd80      	pop	{r7, pc}
	...

08001bb0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001bb4:	4802      	ldr	r0, [pc, #8]	@ (8001bc0 <TIM3_IRQHandler+0x10>)
 8001bb6:	f002 ff2d 	bl	8004a14 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001bba:	bf00      	nop
 8001bbc:	bd80      	pop	{r7, pc}
 8001bbe:	bf00      	nop
 8001bc0:	200002ec 	.word	0x200002ec

08001bc4 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001bc8:	4802      	ldr	r0, [pc, #8]	@ (8001bd4 <TIM4_IRQHandler+0x10>)
 8001bca:	f002 ff23 	bl	8004a14 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001bce:	bf00      	nop
 8001bd0:	bd80      	pop	{r7, pc}
 8001bd2:	bf00      	nop
 8001bd4:	20000338 	.word	0x20000338

08001bd8 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001bdc:	4802      	ldr	r0, [pc, #8]	@ (8001be8 <USART3_IRQHandler+0x10>)
 8001bde:	f004 f987 	bl	8005ef0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001be2:	bf00      	nop
 8001be4:	bd80      	pop	{r7, pc}
 8001be6:	bf00      	nop
 8001be8:	200003d0 	.word	0x200003d0

08001bec <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USER_Btn_Pin);
 8001bf0:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001bf4:	f000 ffe6 	bl	8002bc4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001bf8:	bf00      	nop
 8001bfa:	bd80      	pop	{r7, pc}

08001bfc <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001c00:	4802      	ldr	r0, [pc, #8]	@ (8001c0c <TIM6_DAC_IRQHandler+0x10>)
 8001c02:	f002 ff07 	bl	8004a14 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001c06:	bf00      	nop
 8001c08:	bd80      	pop	{r7, pc}
 8001c0a:	bf00      	nop
 8001c0c:	20000384 	.word	0x20000384

08001c10 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001c10:	b480      	push	{r7}
 8001c12:	af00      	add	r7, sp, #0
  return 1;
 8001c14:	2301      	movs	r3, #1
}
 8001c16:	4618      	mov	r0, r3
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1e:	4770      	bx	lr

08001c20 <_kill>:

int _kill(int pid, int sig)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b082      	sub	sp, #8
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
 8001c28:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001c2a:	f006 fc9f 	bl	800856c <__errno>
 8001c2e:	4603      	mov	r3, r0
 8001c30:	2216      	movs	r2, #22
 8001c32:	601a      	str	r2, [r3, #0]
  return -1;
 8001c34:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c38:	4618      	mov	r0, r3
 8001c3a:	3708      	adds	r7, #8
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	bd80      	pop	{r7, pc}

08001c40 <_exit>:

void _exit (int status)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b082      	sub	sp, #8
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001c48:	f04f 31ff 	mov.w	r1, #4294967295
 8001c4c:	6878      	ldr	r0, [r7, #4]
 8001c4e:	f7ff ffe7 	bl	8001c20 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001c52:	bf00      	nop
 8001c54:	e7fd      	b.n	8001c52 <_exit+0x12>

08001c56 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001c56:	b580      	push	{r7, lr}
 8001c58:	b086      	sub	sp, #24
 8001c5a:	af00      	add	r7, sp, #0
 8001c5c:	60f8      	str	r0, [r7, #12]
 8001c5e:	60b9      	str	r1, [r7, #8]
 8001c60:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c62:	2300      	movs	r3, #0
 8001c64:	617b      	str	r3, [r7, #20]
 8001c66:	e00a      	b.n	8001c7e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001c68:	f3af 8000 	nop.w
 8001c6c:	4601      	mov	r1, r0
 8001c6e:	68bb      	ldr	r3, [r7, #8]
 8001c70:	1c5a      	adds	r2, r3, #1
 8001c72:	60ba      	str	r2, [r7, #8]
 8001c74:	b2ca      	uxtb	r2, r1
 8001c76:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c78:	697b      	ldr	r3, [r7, #20]
 8001c7a:	3301      	adds	r3, #1
 8001c7c:	617b      	str	r3, [r7, #20]
 8001c7e:	697a      	ldr	r2, [r7, #20]
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	429a      	cmp	r2, r3
 8001c84:	dbf0      	blt.n	8001c68 <_read+0x12>
  }

  return len;
 8001c86:	687b      	ldr	r3, [r7, #4]
}
 8001c88:	4618      	mov	r0, r3
 8001c8a:	3718      	adds	r7, #24
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	bd80      	pop	{r7, pc}

08001c90 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b086      	sub	sp, #24
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	60f8      	str	r0, [r7, #12]
 8001c98:	60b9      	str	r1, [r7, #8]
 8001c9a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	617b      	str	r3, [r7, #20]
 8001ca0:	e009      	b.n	8001cb6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001ca2:	68bb      	ldr	r3, [r7, #8]
 8001ca4:	1c5a      	adds	r2, r3, #1
 8001ca6:	60ba      	str	r2, [r7, #8]
 8001ca8:	781b      	ldrb	r3, [r3, #0]
 8001caa:	4618      	mov	r0, r3
 8001cac:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cb0:	697b      	ldr	r3, [r7, #20]
 8001cb2:	3301      	adds	r3, #1
 8001cb4:	617b      	str	r3, [r7, #20]
 8001cb6:	697a      	ldr	r2, [r7, #20]
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	429a      	cmp	r2, r3
 8001cbc:	dbf1      	blt.n	8001ca2 <_write+0x12>
  }
  return len;
 8001cbe:	687b      	ldr	r3, [r7, #4]
}
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	3718      	adds	r7, #24
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	bd80      	pop	{r7, pc}

08001cc8 <_close>:

int _close(int file)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	b083      	sub	sp, #12
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001cd0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001cd4:	4618      	mov	r0, r3
 8001cd6:	370c      	adds	r7, #12
 8001cd8:	46bd      	mov	sp, r7
 8001cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cde:	4770      	bx	lr

08001ce0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001ce0:	b480      	push	{r7}
 8001ce2:	b083      	sub	sp, #12
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
 8001ce8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001cea:	683b      	ldr	r3, [r7, #0]
 8001cec:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001cf0:	605a      	str	r2, [r3, #4]
  return 0;
 8001cf2:	2300      	movs	r3, #0
}
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	370c      	adds	r7, #12
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfe:	4770      	bx	lr

08001d00 <_isatty>:

int _isatty(int file)
{
 8001d00:	b480      	push	{r7}
 8001d02:	b083      	sub	sp, #12
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001d08:	2301      	movs	r3, #1
}
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	370c      	adds	r7, #12
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d14:	4770      	bx	lr

08001d16 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001d16:	b480      	push	{r7}
 8001d18:	b085      	sub	sp, #20
 8001d1a:	af00      	add	r7, sp, #0
 8001d1c:	60f8      	str	r0, [r7, #12]
 8001d1e:	60b9      	str	r1, [r7, #8]
 8001d20:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001d22:	2300      	movs	r3, #0
}
 8001d24:	4618      	mov	r0, r3
 8001d26:	3714      	adds	r7, #20
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2e:	4770      	bx	lr

08001d30 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	b086      	sub	sp, #24
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d38:	4a14      	ldr	r2, [pc, #80]	@ (8001d8c <_sbrk+0x5c>)
 8001d3a:	4b15      	ldr	r3, [pc, #84]	@ (8001d90 <_sbrk+0x60>)
 8001d3c:	1ad3      	subs	r3, r2, r3
 8001d3e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d40:	697b      	ldr	r3, [r7, #20]
 8001d42:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d44:	4b13      	ldr	r3, [pc, #76]	@ (8001d94 <_sbrk+0x64>)
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d102      	bne.n	8001d52 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d4c:	4b11      	ldr	r3, [pc, #68]	@ (8001d94 <_sbrk+0x64>)
 8001d4e:	4a12      	ldr	r2, [pc, #72]	@ (8001d98 <_sbrk+0x68>)
 8001d50:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d52:	4b10      	ldr	r3, [pc, #64]	@ (8001d94 <_sbrk+0x64>)
 8001d54:	681a      	ldr	r2, [r3, #0]
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	4413      	add	r3, r2
 8001d5a:	693a      	ldr	r2, [r7, #16]
 8001d5c:	429a      	cmp	r2, r3
 8001d5e:	d207      	bcs.n	8001d70 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d60:	f006 fc04 	bl	800856c <__errno>
 8001d64:	4603      	mov	r3, r0
 8001d66:	220c      	movs	r2, #12
 8001d68:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d6a:	f04f 33ff 	mov.w	r3, #4294967295
 8001d6e:	e009      	b.n	8001d84 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d70:	4b08      	ldr	r3, [pc, #32]	@ (8001d94 <_sbrk+0x64>)
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d76:	4b07      	ldr	r3, [pc, #28]	@ (8001d94 <_sbrk+0x64>)
 8001d78:	681a      	ldr	r2, [r3, #0]
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	4413      	add	r3, r2
 8001d7e:	4a05      	ldr	r2, [pc, #20]	@ (8001d94 <_sbrk+0x64>)
 8001d80:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001d82:	68fb      	ldr	r3, [r7, #12]
}
 8001d84:	4618      	mov	r0, r3
 8001d86:	3718      	adds	r7, #24
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	bd80      	pop	{r7, pc}
 8001d8c:	20050000 	.word	0x20050000
 8001d90:	00000400 	.word	0x00000400
 8001d94:	2000029c 	.word	0x2000029c
 8001d98:	200005a8 	.word	0x200005a8

08001d9c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001d9c:	b480      	push	{r7}
 8001d9e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001da0:	4b06      	ldr	r3, [pc, #24]	@ (8001dbc <SystemInit+0x20>)
 8001da2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001da6:	4a05      	ldr	r2, [pc, #20]	@ (8001dbc <SystemInit+0x20>)
 8001da8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001dac:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001db0:	bf00      	nop
 8001db2:	46bd      	mov	sp, r7
 8001db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db8:	4770      	bx	lr
 8001dba:	bf00      	nop
 8001dbc:	e000ed00 	.word	0xe000ed00

08001dc0 <MX_TIM1_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim6;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b08c      	sub	sp, #48	@ 0x30
 8001dc4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001dc6:	f107 030c 	add.w	r3, r7, #12
 8001dca:	2224      	movs	r2, #36	@ 0x24
 8001dcc:	2100      	movs	r1, #0
 8001dce:	4618      	mov	r0, r3
 8001dd0:	f006 fb79 	bl	80084c6 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001dd4:	463b      	mov	r3, r7
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	601a      	str	r2, [r3, #0]
 8001dda:	605a      	str	r2, [r3, #4]
 8001ddc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001dde:	4b23      	ldr	r3, [pc, #140]	@ (8001e6c <MX_TIM1_Init+0xac>)
 8001de0:	4a23      	ldr	r2, [pc, #140]	@ (8001e70 <MX_TIM1_Init+0xb0>)
 8001de2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001de4:	4b21      	ldr	r3, [pc, #132]	@ (8001e6c <MX_TIM1_Init+0xac>)
 8001de6:	2200      	movs	r2, #0
 8001de8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001dea:	4b20      	ldr	r3, [pc, #128]	@ (8001e6c <MX_TIM1_Init+0xac>)
 8001dec:	2200      	movs	r2, #0
 8001dee:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001df0:	4b1e      	ldr	r3, [pc, #120]	@ (8001e6c <MX_TIM1_Init+0xac>)
 8001df2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001df6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001df8:	4b1c      	ldr	r3, [pc, #112]	@ (8001e6c <MX_TIM1_Init+0xac>)
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001dfe:	4b1b      	ldr	r3, [pc, #108]	@ (8001e6c <MX_TIM1_Init+0xac>)
 8001e00:	2200      	movs	r2, #0
 8001e02:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e04:	4b19      	ldr	r3, [pc, #100]	@ (8001e6c <MX_TIM1_Init+0xac>)
 8001e06:	2200      	movs	r2, #0
 8001e08:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001e0a:	2301      	movs	r3, #1
 8001e0c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001e0e:	2300      	movs	r3, #0
 8001e10:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001e12:	2301      	movs	r3, #1
 8001e14:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001e16:	2300      	movs	r3, #0
 8001e18:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001e1e:	2300      	movs	r3, #0
 8001e20:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001e22:	2301      	movs	r3, #1
 8001e24:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001e26:	2300      	movs	r3, #0
 8001e28:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8001e2e:	f107 030c 	add.w	r3, r7, #12
 8001e32:	4619      	mov	r1, r3
 8001e34:	480d      	ldr	r0, [pc, #52]	@ (8001e6c <MX_TIM1_Init+0xac>)
 8001e36:	f002 fcb9 	bl	80047ac <HAL_TIM_Encoder_Init>
 8001e3a:	4603      	mov	r3, r0
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d001      	beq.n	8001e44 <MX_TIM1_Init+0x84>
  {
    Error_Handler();
 8001e40:	f7ff fe5c 	bl	8001afc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e44:	2300      	movs	r3, #0
 8001e46:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001e48:	2300      	movs	r3, #0
 8001e4a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001e50:	463b      	mov	r3, r7
 8001e52:	4619      	mov	r1, r3
 8001e54:	4805      	ldr	r0, [pc, #20]	@ (8001e6c <MX_TIM1_Init+0xac>)
 8001e56:	f003 feaf 	bl	8005bb8 <HAL_TIMEx_MasterConfigSynchronization>
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d001      	beq.n	8001e64 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8001e60:	f7ff fe4c 	bl	8001afc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001e64:	bf00      	nop
 8001e66:	3730      	adds	r7, #48	@ 0x30
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	bd80      	pop	{r7, pc}
 8001e6c:	200002a0 	.word	0x200002a0
 8001e70:	40010000 	.word	0x40010000

08001e74 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b08e      	sub	sp, #56	@ 0x38
 8001e78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e7a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001e7e:	2200      	movs	r2, #0
 8001e80:	601a      	str	r2, [r3, #0]
 8001e82:	605a      	str	r2, [r3, #4]
 8001e84:	609a      	str	r2, [r3, #8]
 8001e86:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e88:	f107 031c 	add.w	r3, r7, #28
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	601a      	str	r2, [r3, #0]
 8001e90:	605a      	str	r2, [r3, #4]
 8001e92:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001e94:	463b      	mov	r3, r7
 8001e96:	2200      	movs	r2, #0
 8001e98:	601a      	str	r2, [r3, #0]
 8001e9a:	605a      	str	r2, [r3, #4]
 8001e9c:	609a      	str	r2, [r3, #8]
 8001e9e:	60da      	str	r2, [r3, #12]
 8001ea0:	611a      	str	r2, [r3, #16]
 8001ea2:	615a      	str	r2, [r3, #20]
 8001ea4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001ea6:	4b2d      	ldr	r3, [pc, #180]	@ (8001f5c <MX_TIM3_Init+0xe8>)
 8001ea8:	4a2d      	ldr	r2, [pc, #180]	@ (8001f60 <MX_TIM3_Init+0xec>)
 8001eaa:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001eac:	4b2b      	ldr	r3, [pc, #172]	@ (8001f5c <MX_TIM3_Init+0xe8>)
 8001eae:	2200      	movs	r2, #0
 8001eb0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001eb2:	4b2a      	ldr	r3, [pc, #168]	@ (8001f5c <MX_TIM3_Init+0xe8>)
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000;
 8001eb8:	4b28      	ldr	r3, [pc, #160]	@ (8001f5c <MX_TIM3_Init+0xe8>)
 8001eba:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001ebe:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ec0:	4b26      	ldr	r3, [pc, #152]	@ (8001f5c <MX_TIM3_Init+0xe8>)
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ec6:	4b25      	ldr	r3, [pc, #148]	@ (8001f5c <MX_TIM3_Init+0xe8>)
 8001ec8:	2200      	movs	r2, #0
 8001eca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001ecc:	4823      	ldr	r0, [pc, #140]	@ (8001f5c <MX_TIM3_Init+0xe8>)
 8001ece:	f002 f88f 	bl	8003ff0 <HAL_TIM_Base_Init>
 8001ed2:	4603      	mov	r3, r0
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d001      	beq.n	8001edc <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8001ed8:	f7ff fe10 	bl	8001afc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001edc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001ee0:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001ee2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001ee6:	4619      	mov	r1, r3
 8001ee8:	481c      	ldr	r0, [pc, #112]	@ (8001f5c <MX_TIM3_Init+0xe8>)
 8001eea:	f003 f84b 	bl	8004f84 <HAL_TIM_ConfigClockSource>
 8001eee:	4603      	mov	r3, r0
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d001      	beq.n	8001ef8 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8001ef4:	f7ff fe02 	bl	8001afc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001ef8:	4818      	ldr	r0, [pc, #96]	@ (8001f5c <MX_TIM3_Init+0xe8>)
 8001efa:	f002 f949 	bl	8004190 <HAL_TIM_PWM_Init>
 8001efe:	4603      	mov	r3, r0
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d001      	beq.n	8001f08 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8001f04:	f7ff fdfa 	bl	8001afc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f08:	2300      	movs	r3, #0
 8001f0a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001f10:	f107 031c 	add.w	r3, r7, #28
 8001f14:	4619      	mov	r1, r3
 8001f16:	4811      	ldr	r0, [pc, #68]	@ (8001f5c <MX_TIM3_Init+0xe8>)
 8001f18:	f003 fe4e 	bl	8005bb8 <HAL_TIMEx_MasterConfigSynchronization>
 8001f1c:	4603      	mov	r3, r0
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d001      	beq.n	8001f26 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8001f22:	f7ff fdeb 	bl	8001afc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001f26:	2360      	movs	r3, #96	@ 0x60
 8001f28:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f2e:	2300      	movs	r3, #0
 8001f30:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001f32:	2300      	movs	r3, #0
 8001f34:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001f36:	463b      	mov	r3, r7
 8001f38:	2200      	movs	r2, #0
 8001f3a:	4619      	mov	r1, r3
 8001f3c:	4807      	ldr	r0, [pc, #28]	@ (8001f5c <MX_TIM3_Init+0xe8>)
 8001f3e:	f002 ff0d 	bl	8004d5c <HAL_TIM_PWM_ConfigChannel>
 8001f42:	4603      	mov	r3, r0
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d001      	beq.n	8001f4c <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8001f48:	f7ff fdd8 	bl	8001afc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001f4c:	4803      	ldr	r0, [pc, #12]	@ (8001f5c <MX_TIM3_Init+0xe8>)
 8001f4e:	f000 f979 	bl	8002244 <HAL_TIM_MspPostInit>

}
 8001f52:	bf00      	nop
 8001f54:	3738      	adds	r7, #56	@ 0x38
 8001f56:	46bd      	mov	sp, r7
 8001f58:	bd80      	pop	{r7, pc}
 8001f5a:	bf00      	nop
 8001f5c:	200002ec 	.word	0x200002ec
 8001f60:	40000400 	.word	0x40000400

08001f64 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	b08c      	sub	sp, #48	@ 0x30
 8001f68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f6a:	f107 0320 	add.w	r3, r7, #32
 8001f6e:	2200      	movs	r2, #0
 8001f70:	601a      	str	r2, [r3, #0]
 8001f72:	605a      	str	r2, [r3, #4]
 8001f74:	609a      	str	r2, [r3, #8]
 8001f76:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f78:	f107 0314 	add.w	r3, r7, #20
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	601a      	str	r2, [r3, #0]
 8001f80:	605a      	str	r2, [r3, #4]
 8001f82:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001f84:	1d3b      	adds	r3, r7, #4
 8001f86:	2200      	movs	r2, #0
 8001f88:	601a      	str	r2, [r3, #0]
 8001f8a:	605a      	str	r2, [r3, #4]
 8001f8c:	609a      	str	r2, [r3, #8]
 8001f8e:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001f90:	4b2b      	ldr	r3, [pc, #172]	@ (8002040 <MX_TIM4_Init+0xdc>)
 8001f92:	4a2c      	ldr	r2, [pc, #176]	@ (8002044 <MX_TIM4_Init+0xe0>)
 8001f94:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 72-1;
 8001f96:	4b2a      	ldr	r3, [pc, #168]	@ (8002040 <MX_TIM4_Init+0xdc>)
 8001f98:	2247      	movs	r2, #71	@ 0x47
 8001f9a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f9c:	4b28      	ldr	r3, [pc, #160]	@ (8002040 <MX_TIM4_Init+0xdc>)
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001fa2:	4b27      	ldr	r3, [pc, #156]	@ (8002040 <MX_TIM4_Init+0xdc>)
 8001fa4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001fa8:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001faa:	4b25      	ldr	r3, [pc, #148]	@ (8002040 <MX_TIM4_Init+0xdc>)
 8001fac:	2200      	movs	r2, #0
 8001fae:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001fb0:	4b23      	ldr	r3, [pc, #140]	@ (8002040 <MX_TIM4_Init+0xdc>)
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001fb6:	4822      	ldr	r0, [pc, #136]	@ (8002040 <MX_TIM4_Init+0xdc>)
 8001fb8:	f002 f81a 	bl	8003ff0 <HAL_TIM_Base_Init>
 8001fbc:	4603      	mov	r3, r0
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d001      	beq.n	8001fc6 <MX_TIM4_Init+0x62>
  {
    Error_Handler();
 8001fc2:	f7ff fd9b 	bl	8001afc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001fc6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001fca:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001fcc:	f107 0320 	add.w	r3, r7, #32
 8001fd0:	4619      	mov	r1, r3
 8001fd2:	481b      	ldr	r0, [pc, #108]	@ (8002040 <MX_TIM4_Init+0xdc>)
 8001fd4:	f002 ffd6 	bl	8004f84 <HAL_TIM_ConfigClockSource>
 8001fd8:	4603      	mov	r3, r0
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d001      	beq.n	8001fe2 <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 8001fde:	f7ff fd8d 	bl	8001afc <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 8001fe2:	4817      	ldr	r0, [pc, #92]	@ (8002040 <MX_TIM4_Init+0xdc>)
 8001fe4:	f002 fa30 	bl	8004448 <HAL_TIM_IC_Init>
 8001fe8:	4603      	mov	r3, r0
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d001      	beq.n	8001ff2 <MX_TIM4_Init+0x8e>
  {
    Error_Handler();
 8001fee:	f7ff fd85 	bl	8001afc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001ffa:	f107 0314 	add.w	r3, r7, #20
 8001ffe:	4619      	mov	r1, r3
 8002000:	480f      	ldr	r0, [pc, #60]	@ (8002040 <MX_TIM4_Init+0xdc>)
 8002002:	f003 fdd9 	bl	8005bb8 <HAL_TIMEx_MasterConfigSynchronization>
 8002006:	4603      	mov	r3, r0
 8002008:	2b00      	cmp	r3, #0
 800200a:	d001      	beq.n	8002010 <MX_TIM4_Init+0xac>
  {
    Error_Handler();
 800200c:	f7ff fd76 	bl	8001afc <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002010:	2300      	movs	r3, #0
 8002012:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002014:	2301      	movs	r3, #1
 8002016:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002018:	2300      	movs	r3, #0
 800201a:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 15;
 800201c:	230f      	movs	r3, #15
 800201e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8002020:	1d3b      	adds	r3, r7, #4
 8002022:	2200      	movs	r2, #0
 8002024:	4619      	mov	r1, r3
 8002026:	4806      	ldr	r0, [pc, #24]	@ (8002040 <MX_TIM4_Init+0xdc>)
 8002028:	f002 fdfb 	bl	8004c22 <HAL_TIM_IC_ConfigChannel>
 800202c:	4603      	mov	r3, r0
 800202e:	2b00      	cmp	r3, #0
 8002030:	d001      	beq.n	8002036 <MX_TIM4_Init+0xd2>
  {
    Error_Handler();
 8002032:	f7ff fd63 	bl	8001afc <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002036:	bf00      	nop
 8002038:	3730      	adds	r7, #48	@ 0x30
 800203a:	46bd      	mov	sp, r7
 800203c:	bd80      	pop	{r7, pc}
 800203e:	bf00      	nop
 8002040:	20000338 	.word	0x20000338
 8002044:	40000800 	.word	0x40000800

08002048 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	b084      	sub	sp, #16
 800204c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800204e:	1d3b      	adds	r3, r7, #4
 8002050:	2200      	movs	r2, #0
 8002052:	601a      	str	r2, [r3, #0]
 8002054:	605a      	str	r2, [r3, #4]
 8002056:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002058:	4b14      	ldr	r3, [pc, #80]	@ (80020ac <MX_TIM6_Init+0x64>)
 800205a:	4a15      	ldr	r2, [pc, #84]	@ (80020b0 <MX_TIM6_Init+0x68>)
 800205c:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 72-1;
 800205e:	4b13      	ldr	r3, [pc, #76]	@ (80020ac <MX_TIM6_Init+0x64>)
 8002060:	2247      	movs	r2, #71	@ 0x47
 8002062:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002064:	4b11      	ldr	r3, [pc, #68]	@ (80020ac <MX_TIM6_Init+0x64>)
 8002066:	2200      	movs	r2, #0
 8002068:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 10000-1;
 800206a:	4b10      	ldr	r3, [pc, #64]	@ (80020ac <MX_TIM6_Init+0x64>)
 800206c:	f242 720f 	movw	r2, #9999	@ 0x270f
 8002070:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002072:	4b0e      	ldr	r3, [pc, #56]	@ (80020ac <MX_TIM6_Init+0x64>)
 8002074:	2200      	movs	r2, #0
 8002076:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002078:	480c      	ldr	r0, [pc, #48]	@ (80020ac <MX_TIM6_Init+0x64>)
 800207a:	f001 ffb9 	bl	8003ff0 <HAL_TIM_Base_Init>
 800207e:	4603      	mov	r3, r0
 8002080:	2b00      	cmp	r3, #0
 8002082:	d001      	beq.n	8002088 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8002084:	f7ff fd3a 	bl	8001afc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002088:	2300      	movs	r3, #0
 800208a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800208c:	2300      	movs	r3, #0
 800208e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002090:	1d3b      	adds	r3, r7, #4
 8002092:	4619      	mov	r1, r3
 8002094:	4805      	ldr	r0, [pc, #20]	@ (80020ac <MX_TIM6_Init+0x64>)
 8002096:	f003 fd8f 	bl	8005bb8 <HAL_TIMEx_MasterConfigSynchronization>
 800209a:	4603      	mov	r3, r0
 800209c:	2b00      	cmp	r3, #0
 800209e:	d001      	beq.n	80020a4 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 80020a0:	f7ff fd2c 	bl	8001afc <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80020a4:	bf00      	nop
 80020a6:	3710      	adds	r7, #16
 80020a8:	46bd      	mov	sp, r7
 80020aa:	bd80      	pop	{r7, pc}
 80020ac:	20000384 	.word	0x20000384
 80020b0:	40001000 	.word	0x40001000

080020b4 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b08a      	sub	sp, #40	@ 0x28
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020bc:	f107 0314 	add.w	r3, r7, #20
 80020c0:	2200      	movs	r2, #0
 80020c2:	601a      	str	r2, [r3, #0]
 80020c4:	605a      	str	r2, [r3, #4]
 80020c6:	609a      	str	r2, [r3, #8]
 80020c8:	60da      	str	r2, [r3, #12]
 80020ca:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM1)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	4a17      	ldr	r2, [pc, #92]	@ (8002130 <HAL_TIM_Encoder_MspInit+0x7c>)
 80020d2:	4293      	cmp	r3, r2
 80020d4:	d128      	bne.n	8002128 <HAL_TIM_Encoder_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80020d6:	4b17      	ldr	r3, [pc, #92]	@ (8002134 <HAL_TIM_Encoder_MspInit+0x80>)
 80020d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020da:	4a16      	ldr	r2, [pc, #88]	@ (8002134 <HAL_TIM_Encoder_MspInit+0x80>)
 80020dc:	f043 0301 	orr.w	r3, r3, #1
 80020e0:	6453      	str	r3, [r2, #68]	@ 0x44
 80020e2:	4b14      	ldr	r3, [pc, #80]	@ (8002134 <HAL_TIM_Encoder_MspInit+0x80>)
 80020e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020e6:	f003 0301 	and.w	r3, r3, #1
 80020ea:	613b      	str	r3, [r7, #16]
 80020ec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80020ee:	4b11      	ldr	r3, [pc, #68]	@ (8002134 <HAL_TIM_Encoder_MspInit+0x80>)
 80020f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020f2:	4a10      	ldr	r2, [pc, #64]	@ (8002134 <HAL_TIM_Encoder_MspInit+0x80>)
 80020f4:	f043 0310 	orr.w	r3, r3, #16
 80020f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80020fa:	4b0e      	ldr	r3, [pc, #56]	@ (8002134 <HAL_TIM_Encoder_MspInit+0x80>)
 80020fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020fe:	f003 0310 	and.w	r3, r3, #16
 8002102:	60fb      	str	r3, [r7, #12]
 8002104:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 8002106:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 800210a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800210c:	2302      	movs	r3, #2
 800210e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002110:	2300      	movs	r3, #0
 8002112:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002114:	2300      	movs	r3, #0
 8002116:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002118:	2301      	movs	r3, #1
 800211a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800211c:	f107 0314 	add.w	r3, r7, #20
 8002120:	4619      	mov	r1, r3
 8002122:	4805      	ldr	r0, [pc, #20]	@ (8002138 <HAL_TIM_Encoder_MspInit+0x84>)
 8002124:	f000 fb88 	bl	8002838 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8002128:	bf00      	nop
 800212a:	3728      	adds	r7, #40	@ 0x28
 800212c:	46bd      	mov	sp, r7
 800212e:	bd80      	pop	{r7, pc}
 8002130:	40010000 	.word	0x40010000
 8002134:	40023800 	.word	0x40023800
 8002138:	40021000 	.word	0x40021000

0800213c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	b08c      	sub	sp, #48	@ 0x30
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002144:	f107 031c 	add.w	r3, r7, #28
 8002148:	2200      	movs	r2, #0
 800214a:	601a      	str	r2, [r3, #0]
 800214c:	605a      	str	r2, [r3, #4]
 800214e:	609a      	str	r2, [r3, #8]
 8002150:	60da      	str	r2, [r3, #12]
 8002152:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM3)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	4a35      	ldr	r2, [pc, #212]	@ (8002230 <HAL_TIM_Base_MspInit+0xf4>)
 800215a:	4293      	cmp	r3, r2
 800215c:	d114      	bne.n	8002188 <HAL_TIM_Base_MspInit+0x4c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800215e:	4b35      	ldr	r3, [pc, #212]	@ (8002234 <HAL_TIM_Base_MspInit+0xf8>)
 8002160:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002162:	4a34      	ldr	r2, [pc, #208]	@ (8002234 <HAL_TIM_Base_MspInit+0xf8>)
 8002164:	f043 0302 	orr.w	r3, r3, #2
 8002168:	6413      	str	r3, [r2, #64]	@ 0x40
 800216a:	4b32      	ldr	r3, [pc, #200]	@ (8002234 <HAL_TIM_Base_MspInit+0xf8>)
 800216c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800216e:	f003 0302 	and.w	r3, r3, #2
 8002172:	61bb      	str	r3, [r7, #24]
 8002174:	69bb      	ldr	r3, [r7, #24]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002176:	2200      	movs	r2, #0
 8002178:	2100      	movs	r1, #0
 800217a:	201d      	movs	r0, #29
 800217c:	f000 fa93 	bl	80026a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002180:	201d      	movs	r0, #29
 8002182:	f000 faac 	bl	80026de <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8002186:	e04f      	b.n	8002228 <HAL_TIM_Base_MspInit+0xec>
  else if(tim_baseHandle->Instance==TIM4)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	4a2a      	ldr	r2, [pc, #168]	@ (8002238 <HAL_TIM_Base_MspInit+0xfc>)
 800218e:	4293      	cmp	r3, r2
 8002190:	d131      	bne.n	80021f6 <HAL_TIM_Base_MspInit+0xba>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002192:	4b28      	ldr	r3, [pc, #160]	@ (8002234 <HAL_TIM_Base_MspInit+0xf8>)
 8002194:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002196:	4a27      	ldr	r2, [pc, #156]	@ (8002234 <HAL_TIM_Base_MspInit+0xf8>)
 8002198:	f043 0304 	orr.w	r3, r3, #4
 800219c:	6413      	str	r3, [r2, #64]	@ 0x40
 800219e:	4b25      	ldr	r3, [pc, #148]	@ (8002234 <HAL_TIM_Base_MspInit+0xf8>)
 80021a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021a2:	f003 0304 	and.w	r3, r3, #4
 80021a6:	617b      	str	r3, [r7, #20]
 80021a8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80021aa:	4b22      	ldr	r3, [pc, #136]	@ (8002234 <HAL_TIM_Base_MspInit+0xf8>)
 80021ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021ae:	4a21      	ldr	r2, [pc, #132]	@ (8002234 <HAL_TIM_Base_MspInit+0xf8>)
 80021b0:	f043 0308 	orr.w	r3, r3, #8
 80021b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80021b6:	4b1f      	ldr	r3, [pc, #124]	@ (8002234 <HAL_TIM_Base_MspInit+0xf8>)
 80021b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021ba:	f003 0308 	and.w	r3, r3, #8
 80021be:	613b      	str	r3, [r7, #16]
 80021c0:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80021c2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80021c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021c8:	2302      	movs	r3, #2
 80021ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021cc:	2300      	movs	r3, #0
 80021ce:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021d0:	2300      	movs	r3, #0
 80021d2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80021d4:	2302      	movs	r3, #2
 80021d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80021d8:	f107 031c 	add.w	r3, r7, #28
 80021dc:	4619      	mov	r1, r3
 80021de:	4817      	ldr	r0, [pc, #92]	@ (800223c <HAL_TIM_Base_MspInit+0x100>)
 80021e0:	f000 fb2a 	bl	8002838 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80021e4:	2200      	movs	r2, #0
 80021e6:	2100      	movs	r1, #0
 80021e8:	201e      	movs	r0, #30
 80021ea:	f000 fa5c 	bl	80026a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80021ee:	201e      	movs	r0, #30
 80021f0:	f000 fa75 	bl	80026de <HAL_NVIC_EnableIRQ>
}
 80021f4:	e018      	b.n	8002228 <HAL_TIM_Base_MspInit+0xec>
  else if(tim_baseHandle->Instance==TIM6)
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	4a11      	ldr	r2, [pc, #68]	@ (8002240 <HAL_TIM_Base_MspInit+0x104>)
 80021fc:	4293      	cmp	r3, r2
 80021fe:	d113      	bne.n	8002228 <HAL_TIM_Base_MspInit+0xec>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002200:	4b0c      	ldr	r3, [pc, #48]	@ (8002234 <HAL_TIM_Base_MspInit+0xf8>)
 8002202:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002204:	4a0b      	ldr	r2, [pc, #44]	@ (8002234 <HAL_TIM_Base_MspInit+0xf8>)
 8002206:	f043 0310 	orr.w	r3, r3, #16
 800220a:	6413      	str	r3, [r2, #64]	@ 0x40
 800220c:	4b09      	ldr	r3, [pc, #36]	@ (8002234 <HAL_TIM_Base_MspInit+0xf8>)
 800220e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002210:	f003 0310 	and.w	r3, r3, #16
 8002214:	60fb      	str	r3, [r7, #12]
 8002216:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8002218:	2200      	movs	r2, #0
 800221a:	2100      	movs	r1, #0
 800221c:	2036      	movs	r0, #54	@ 0x36
 800221e:	f000 fa42 	bl	80026a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002222:	2036      	movs	r0, #54	@ 0x36
 8002224:	f000 fa5b 	bl	80026de <HAL_NVIC_EnableIRQ>
}
 8002228:	bf00      	nop
 800222a:	3730      	adds	r7, #48	@ 0x30
 800222c:	46bd      	mov	sp, r7
 800222e:	bd80      	pop	{r7, pc}
 8002230:	40000400 	.word	0x40000400
 8002234:	40023800 	.word	0x40023800
 8002238:	40000800 	.word	0x40000800
 800223c:	40020c00 	.word	0x40020c00
 8002240:	40001000 	.word	0x40001000

08002244 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	b088      	sub	sp, #32
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800224c:	f107 030c 	add.w	r3, r7, #12
 8002250:	2200      	movs	r2, #0
 8002252:	601a      	str	r2, [r3, #0]
 8002254:	605a      	str	r2, [r3, #4]
 8002256:	609a      	str	r2, [r3, #8]
 8002258:	60da      	str	r2, [r3, #12]
 800225a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	4a11      	ldr	r2, [pc, #68]	@ (80022a8 <HAL_TIM_MspPostInit+0x64>)
 8002262:	4293      	cmp	r3, r2
 8002264:	d11b      	bne.n	800229e <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002266:	4b11      	ldr	r3, [pc, #68]	@ (80022ac <HAL_TIM_MspPostInit+0x68>)
 8002268:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800226a:	4a10      	ldr	r2, [pc, #64]	@ (80022ac <HAL_TIM_MspPostInit+0x68>)
 800226c:	f043 0301 	orr.w	r3, r3, #1
 8002270:	6313      	str	r3, [r2, #48]	@ 0x30
 8002272:	4b0e      	ldr	r3, [pc, #56]	@ (80022ac <HAL_TIM_MspPostInit+0x68>)
 8002274:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002276:	f003 0301 	and.w	r3, r3, #1
 800227a:	60bb      	str	r3, [r7, #8]
 800227c:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800227e:	2340      	movs	r3, #64	@ 0x40
 8002280:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002282:	2302      	movs	r3, #2
 8002284:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002286:	2300      	movs	r3, #0
 8002288:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800228a:	2300      	movs	r3, #0
 800228c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800228e:	2302      	movs	r3, #2
 8002290:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002292:	f107 030c 	add.w	r3, r7, #12
 8002296:	4619      	mov	r1, r3
 8002298:	4805      	ldr	r0, [pc, #20]	@ (80022b0 <HAL_TIM_MspPostInit+0x6c>)
 800229a:	f000 facd 	bl	8002838 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800229e:	bf00      	nop
 80022a0:	3720      	adds	r7, #32
 80022a2:	46bd      	mov	sp, r7
 80022a4:	bd80      	pop	{r7, pc}
 80022a6:	bf00      	nop
 80022a8:	40000400 	.word	0x40000400
 80022ac:	40023800 	.word	0x40023800
 80022b0:	40020000 	.word	0x40020000

080022b4 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80022b8:	4b14      	ldr	r3, [pc, #80]	@ (800230c <MX_USART3_UART_Init+0x58>)
 80022ba:	4a15      	ldr	r2, [pc, #84]	@ (8002310 <MX_USART3_UART_Init+0x5c>)
 80022bc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 57600;
 80022be:	4b13      	ldr	r3, [pc, #76]	@ (800230c <MX_USART3_UART_Init+0x58>)
 80022c0:	f44f 4261 	mov.w	r2, #57600	@ 0xe100
 80022c4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80022c6:	4b11      	ldr	r3, [pc, #68]	@ (800230c <MX_USART3_UART_Init+0x58>)
 80022c8:	2200      	movs	r2, #0
 80022ca:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80022cc:	4b0f      	ldr	r3, [pc, #60]	@ (800230c <MX_USART3_UART_Init+0x58>)
 80022ce:	2200      	movs	r2, #0
 80022d0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80022d2:	4b0e      	ldr	r3, [pc, #56]	@ (800230c <MX_USART3_UART_Init+0x58>)
 80022d4:	2200      	movs	r2, #0
 80022d6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80022d8:	4b0c      	ldr	r3, [pc, #48]	@ (800230c <MX_USART3_UART_Init+0x58>)
 80022da:	220c      	movs	r2, #12
 80022dc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80022de:	4b0b      	ldr	r3, [pc, #44]	@ (800230c <MX_USART3_UART_Init+0x58>)
 80022e0:	2200      	movs	r2, #0
 80022e2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80022e4:	4b09      	ldr	r3, [pc, #36]	@ (800230c <MX_USART3_UART_Init+0x58>)
 80022e6:	2200      	movs	r2, #0
 80022e8:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80022ea:	4b08      	ldr	r3, [pc, #32]	@ (800230c <MX_USART3_UART_Init+0x58>)
 80022ec:	2200      	movs	r2, #0
 80022ee:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80022f0:	4b06      	ldr	r3, [pc, #24]	@ (800230c <MX_USART3_UART_Init+0x58>)
 80022f2:	2200      	movs	r2, #0
 80022f4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80022f6:	4805      	ldr	r0, [pc, #20]	@ (800230c <MX_USART3_UART_Init+0x58>)
 80022f8:	f003 fd0a 	bl	8005d10 <HAL_UART_Init>
 80022fc:	4603      	mov	r3, r0
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d001      	beq.n	8002306 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8002302:	f7ff fbfb 	bl	8001afc <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002306:	bf00      	nop
 8002308:	bd80      	pop	{r7, pc}
 800230a:	bf00      	nop
 800230c:	200003d0 	.word	0x200003d0
 8002310:	40004800 	.word	0x40004800

08002314 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b0aa      	sub	sp, #168	@ 0xa8
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800231c:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8002320:	2200      	movs	r2, #0
 8002322:	601a      	str	r2, [r3, #0]
 8002324:	605a      	str	r2, [r3, #4]
 8002326:	609a      	str	r2, [r3, #8]
 8002328:	60da      	str	r2, [r3, #12]
 800232a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800232c:	f107 0310 	add.w	r3, r7, #16
 8002330:	2284      	movs	r2, #132	@ 0x84
 8002332:	2100      	movs	r1, #0
 8002334:	4618      	mov	r0, r3
 8002336:	f006 f8c6 	bl	80084c6 <memset>
  if(uartHandle->Instance==USART3)
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	4a26      	ldr	r2, [pc, #152]	@ (80023d8 <HAL_UART_MspInit+0xc4>)
 8002340:	4293      	cmp	r3, r2
 8002342:	d144      	bne.n	80023ce <HAL_UART_MspInit+0xba>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002344:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002348:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800234a:	2300      	movs	r3, #0
 800234c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800234e:	f107 0310 	add.w	r3, r7, #16
 8002352:	4618      	mov	r0, r3
 8002354:	f001 fa5c 	bl	8003810 <HAL_RCCEx_PeriphCLKConfig>
 8002358:	4603      	mov	r3, r0
 800235a:	2b00      	cmp	r3, #0
 800235c:	d001      	beq.n	8002362 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800235e:	f7ff fbcd 	bl	8001afc <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8002362:	4b1e      	ldr	r3, [pc, #120]	@ (80023dc <HAL_UART_MspInit+0xc8>)
 8002364:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002366:	4a1d      	ldr	r2, [pc, #116]	@ (80023dc <HAL_UART_MspInit+0xc8>)
 8002368:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800236c:	6413      	str	r3, [r2, #64]	@ 0x40
 800236e:	4b1b      	ldr	r3, [pc, #108]	@ (80023dc <HAL_UART_MspInit+0xc8>)
 8002370:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002372:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002376:	60fb      	str	r3, [r7, #12]
 8002378:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800237a:	4b18      	ldr	r3, [pc, #96]	@ (80023dc <HAL_UART_MspInit+0xc8>)
 800237c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800237e:	4a17      	ldr	r2, [pc, #92]	@ (80023dc <HAL_UART_MspInit+0xc8>)
 8002380:	f043 0308 	orr.w	r3, r3, #8
 8002384:	6313      	str	r3, [r2, #48]	@ 0x30
 8002386:	4b15      	ldr	r3, [pc, #84]	@ (80023dc <HAL_UART_MspInit+0xc8>)
 8002388:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800238a:	f003 0308 	and.w	r3, r3, #8
 800238e:	60bb      	str	r3, [r7, #8]
 8002390:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8002392:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002396:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800239a:	2302      	movs	r3, #2
 800239c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80023a0:	2301      	movs	r3, #1
 80023a2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023a6:	2303      	movs	r3, #3
 80023a8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80023ac:	2307      	movs	r3, #7
 80023ae:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80023b2:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80023b6:	4619      	mov	r1, r3
 80023b8:	4809      	ldr	r0, [pc, #36]	@ (80023e0 <HAL_UART_MspInit+0xcc>)
 80023ba:	f000 fa3d 	bl	8002838 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80023be:	2200      	movs	r2, #0
 80023c0:	2100      	movs	r1, #0
 80023c2:	2027      	movs	r0, #39	@ 0x27
 80023c4:	f000 f96f 	bl	80026a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80023c8:	2027      	movs	r0, #39	@ 0x27
 80023ca:	f000 f988 	bl	80026de <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80023ce:	bf00      	nop
 80023d0:	37a8      	adds	r7, #168	@ 0xa8
 80023d2:	46bd      	mov	sp, r7
 80023d4:	bd80      	pop	{r7, pc}
 80023d6:	bf00      	nop
 80023d8:	40004800 	.word	0x40004800
 80023dc:	40023800 	.word	0x40023800
 80023e0:	40020c00 	.word	0x40020c00

080023e4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80023e4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800241c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 80023e8:	f7ff fcd8 	bl	8001d9c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80023ec:	480c      	ldr	r0, [pc, #48]	@ (8002420 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80023ee:	490d      	ldr	r1, [pc, #52]	@ (8002424 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80023f0:	4a0d      	ldr	r2, [pc, #52]	@ (8002428 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80023f2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80023f4:	e002      	b.n	80023fc <LoopCopyDataInit>

080023f6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80023f6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80023f8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80023fa:	3304      	adds	r3, #4

080023fc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80023fc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80023fe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002400:	d3f9      	bcc.n	80023f6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002402:	4a0a      	ldr	r2, [pc, #40]	@ (800242c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002404:	4c0a      	ldr	r4, [pc, #40]	@ (8002430 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002406:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002408:	e001      	b.n	800240e <LoopFillZerobss>

0800240a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800240a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800240c:	3204      	adds	r2, #4

0800240e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800240e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002410:	d3fb      	bcc.n	800240a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8002412:	f006 f8b1 	bl	8008578 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002416:	f7ff fa01 	bl	800181c <main>
  bx  lr    
 800241a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800241c:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8002420:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002424:	20000208 	.word	0x20000208
  ldr r2, =_sidata
 8002428:	0800c000 	.word	0x0800c000
  ldr r2, =_sbss
 800242c:	20000208 	.word	0x20000208
  ldr r4, =_ebss
 8002430:	200005a8 	.word	0x200005a8

08002434 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002434:	e7fe      	b.n	8002434 <ADC_IRQHandler>

08002436 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002436:	b580      	push	{r7, lr}
 8002438:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800243a:	2003      	movs	r0, #3
 800243c:	f000 f928 	bl	8002690 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002440:	2000      	movs	r0, #0
 8002442:	f000 f805 	bl	8002450 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002446:	f7ff fb5f 	bl	8001b08 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800244a:	2300      	movs	r3, #0
}
 800244c:	4618      	mov	r0, r3
 800244e:	bd80      	pop	{r7, pc}

08002450 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	b082      	sub	sp, #8
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002458:	4b12      	ldr	r3, [pc, #72]	@ (80024a4 <HAL_InitTick+0x54>)
 800245a:	681a      	ldr	r2, [r3, #0]
 800245c:	4b12      	ldr	r3, [pc, #72]	@ (80024a8 <HAL_InitTick+0x58>)
 800245e:	781b      	ldrb	r3, [r3, #0]
 8002460:	4619      	mov	r1, r3
 8002462:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002466:	fbb3 f3f1 	udiv	r3, r3, r1
 800246a:	fbb2 f3f3 	udiv	r3, r2, r3
 800246e:	4618      	mov	r0, r3
 8002470:	f000 f943 	bl	80026fa <HAL_SYSTICK_Config>
 8002474:	4603      	mov	r3, r0
 8002476:	2b00      	cmp	r3, #0
 8002478:	d001      	beq.n	800247e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800247a:	2301      	movs	r3, #1
 800247c:	e00e      	b.n	800249c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	2b0f      	cmp	r3, #15
 8002482:	d80a      	bhi.n	800249a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002484:	2200      	movs	r2, #0
 8002486:	6879      	ldr	r1, [r7, #4]
 8002488:	f04f 30ff 	mov.w	r0, #4294967295
 800248c:	f000 f90b 	bl	80026a6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002490:	4a06      	ldr	r2, [pc, #24]	@ (80024ac <HAL_InitTick+0x5c>)
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002496:	2300      	movs	r3, #0
 8002498:	e000      	b.n	800249c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800249a:	2301      	movs	r3, #1
}
 800249c:	4618      	mov	r0, r3
 800249e:	3708      	adds	r7, #8
 80024a0:	46bd      	mov	sp, r7
 80024a2:	bd80      	pop	{r7, pc}
 80024a4:	20000034 	.word	0x20000034
 80024a8:	2000003c 	.word	0x2000003c
 80024ac:	20000038 	.word	0x20000038

080024b0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80024b0:	b480      	push	{r7}
 80024b2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80024b4:	4b06      	ldr	r3, [pc, #24]	@ (80024d0 <HAL_IncTick+0x20>)
 80024b6:	781b      	ldrb	r3, [r3, #0]
 80024b8:	461a      	mov	r2, r3
 80024ba:	4b06      	ldr	r3, [pc, #24]	@ (80024d4 <HAL_IncTick+0x24>)
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	4413      	add	r3, r2
 80024c0:	4a04      	ldr	r2, [pc, #16]	@ (80024d4 <HAL_IncTick+0x24>)
 80024c2:	6013      	str	r3, [r2, #0]
}
 80024c4:	bf00      	nop
 80024c6:	46bd      	mov	sp, r7
 80024c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024cc:	4770      	bx	lr
 80024ce:	bf00      	nop
 80024d0:	2000003c 	.word	0x2000003c
 80024d4:	20000458 	.word	0x20000458

080024d8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80024d8:	b480      	push	{r7}
 80024da:	af00      	add	r7, sp, #0
  return uwTick;
 80024dc:	4b03      	ldr	r3, [pc, #12]	@ (80024ec <HAL_GetTick+0x14>)
 80024de:	681b      	ldr	r3, [r3, #0]
}
 80024e0:	4618      	mov	r0, r3
 80024e2:	46bd      	mov	sp, r7
 80024e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e8:	4770      	bx	lr
 80024ea:	bf00      	nop
 80024ec:	20000458 	.word	0x20000458

080024f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024f0:	b480      	push	{r7}
 80024f2:	b085      	sub	sp, #20
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	f003 0307 	and.w	r3, r3, #7
 80024fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002500:	4b0b      	ldr	r3, [pc, #44]	@ (8002530 <__NVIC_SetPriorityGrouping+0x40>)
 8002502:	68db      	ldr	r3, [r3, #12]
 8002504:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002506:	68ba      	ldr	r2, [r7, #8]
 8002508:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800250c:	4013      	ands	r3, r2
 800250e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002514:	68bb      	ldr	r3, [r7, #8]
 8002516:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002518:	4b06      	ldr	r3, [pc, #24]	@ (8002534 <__NVIC_SetPriorityGrouping+0x44>)
 800251a:	4313      	orrs	r3, r2
 800251c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800251e:	4a04      	ldr	r2, [pc, #16]	@ (8002530 <__NVIC_SetPriorityGrouping+0x40>)
 8002520:	68bb      	ldr	r3, [r7, #8]
 8002522:	60d3      	str	r3, [r2, #12]
}
 8002524:	bf00      	nop
 8002526:	3714      	adds	r7, #20
 8002528:	46bd      	mov	sp, r7
 800252a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252e:	4770      	bx	lr
 8002530:	e000ed00 	.word	0xe000ed00
 8002534:	05fa0000 	.word	0x05fa0000

08002538 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002538:	b480      	push	{r7}
 800253a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800253c:	4b04      	ldr	r3, [pc, #16]	@ (8002550 <__NVIC_GetPriorityGrouping+0x18>)
 800253e:	68db      	ldr	r3, [r3, #12]
 8002540:	0a1b      	lsrs	r3, r3, #8
 8002542:	f003 0307 	and.w	r3, r3, #7
}
 8002546:	4618      	mov	r0, r3
 8002548:	46bd      	mov	sp, r7
 800254a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254e:	4770      	bx	lr
 8002550:	e000ed00 	.word	0xe000ed00

08002554 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002554:	b480      	push	{r7}
 8002556:	b083      	sub	sp, #12
 8002558:	af00      	add	r7, sp, #0
 800255a:	4603      	mov	r3, r0
 800255c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800255e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002562:	2b00      	cmp	r3, #0
 8002564:	db0b      	blt.n	800257e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002566:	79fb      	ldrb	r3, [r7, #7]
 8002568:	f003 021f 	and.w	r2, r3, #31
 800256c:	4907      	ldr	r1, [pc, #28]	@ (800258c <__NVIC_EnableIRQ+0x38>)
 800256e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002572:	095b      	lsrs	r3, r3, #5
 8002574:	2001      	movs	r0, #1
 8002576:	fa00 f202 	lsl.w	r2, r0, r2
 800257a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800257e:	bf00      	nop
 8002580:	370c      	adds	r7, #12
 8002582:	46bd      	mov	sp, r7
 8002584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002588:	4770      	bx	lr
 800258a:	bf00      	nop
 800258c:	e000e100 	.word	0xe000e100

08002590 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002590:	b480      	push	{r7}
 8002592:	b083      	sub	sp, #12
 8002594:	af00      	add	r7, sp, #0
 8002596:	4603      	mov	r3, r0
 8002598:	6039      	str	r1, [r7, #0]
 800259a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800259c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	db0a      	blt.n	80025ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025a4:	683b      	ldr	r3, [r7, #0]
 80025a6:	b2da      	uxtb	r2, r3
 80025a8:	490c      	ldr	r1, [pc, #48]	@ (80025dc <__NVIC_SetPriority+0x4c>)
 80025aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025ae:	0112      	lsls	r2, r2, #4
 80025b0:	b2d2      	uxtb	r2, r2
 80025b2:	440b      	add	r3, r1
 80025b4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80025b8:	e00a      	b.n	80025d0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025ba:	683b      	ldr	r3, [r7, #0]
 80025bc:	b2da      	uxtb	r2, r3
 80025be:	4908      	ldr	r1, [pc, #32]	@ (80025e0 <__NVIC_SetPriority+0x50>)
 80025c0:	79fb      	ldrb	r3, [r7, #7]
 80025c2:	f003 030f 	and.w	r3, r3, #15
 80025c6:	3b04      	subs	r3, #4
 80025c8:	0112      	lsls	r2, r2, #4
 80025ca:	b2d2      	uxtb	r2, r2
 80025cc:	440b      	add	r3, r1
 80025ce:	761a      	strb	r2, [r3, #24]
}
 80025d0:	bf00      	nop
 80025d2:	370c      	adds	r7, #12
 80025d4:	46bd      	mov	sp, r7
 80025d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025da:	4770      	bx	lr
 80025dc:	e000e100 	.word	0xe000e100
 80025e0:	e000ed00 	.word	0xe000ed00

080025e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80025e4:	b480      	push	{r7}
 80025e6:	b089      	sub	sp, #36	@ 0x24
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	60f8      	str	r0, [r7, #12]
 80025ec:	60b9      	str	r1, [r7, #8]
 80025ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	f003 0307 	and.w	r3, r3, #7
 80025f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80025f8:	69fb      	ldr	r3, [r7, #28]
 80025fa:	f1c3 0307 	rsb	r3, r3, #7
 80025fe:	2b04      	cmp	r3, #4
 8002600:	bf28      	it	cs
 8002602:	2304      	movcs	r3, #4
 8002604:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002606:	69fb      	ldr	r3, [r7, #28]
 8002608:	3304      	adds	r3, #4
 800260a:	2b06      	cmp	r3, #6
 800260c:	d902      	bls.n	8002614 <NVIC_EncodePriority+0x30>
 800260e:	69fb      	ldr	r3, [r7, #28]
 8002610:	3b03      	subs	r3, #3
 8002612:	e000      	b.n	8002616 <NVIC_EncodePriority+0x32>
 8002614:	2300      	movs	r3, #0
 8002616:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002618:	f04f 32ff 	mov.w	r2, #4294967295
 800261c:	69bb      	ldr	r3, [r7, #24]
 800261e:	fa02 f303 	lsl.w	r3, r2, r3
 8002622:	43da      	mvns	r2, r3
 8002624:	68bb      	ldr	r3, [r7, #8]
 8002626:	401a      	ands	r2, r3
 8002628:	697b      	ldr	r3, [r7, #20]
 800262a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800262c:	f04f 31ff 	mov.w	r1, #4294967295
 8002630:	697b      	ldr	r3, [r7, #20]
 8002632:	fa01 f303 	lsl.w	r3, r1, r3
 8002636:	43d9      	mvns	r1, r3
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800263c:	4313      	orrs	r3, r2
         );
}
 800263e:	4618      	mov	r0, r3
 8002640:	3724      	adds	r7, #36	@ 0x24
 8002642:	46bd      	mov	sp, r7
 8002644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002648:	4770      	bx	lr
	...

0800264c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b082      	sub	sp, #8
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	3b01      	subs	r3, #1
 8002658:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800265c:	d301      	bcc.n	8002662 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800265e:	2301      	movs	r3, #1
 8002660:	e00f      	b.n	8002682 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002662:	4a0a      	ldr	r2, [pc, #40]	@ (800268c <SysTick_Config+0x40>)
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	3b01      	subs	r3, #1
 8002668:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800266a:	210f      	movs	r1, #15
 800266c:	f04f 30ff 	mov.w	r0, #4294967295
 8002670:	f7ff ff8e 	bl	8002590 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002674:	4b05      	ldr	r3, [pc, #20]	@ (800268c <SysTick_Config+0x40>)
 8002676:	2200      	movs	r2, #0
 8002678:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800267a:	4b04      	ldr	r3, [pc, #16]	@ (800268c <SysTick_Config+0x40>)
 800267c:	2207      	movs	r2, #7
 800267e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002680:	2300      	movs	r3, #0
}
 8002682:	4618      	mov	r0, r3
 8002684:	3708      	adds	r7, #8
 8002686:	46bd      	mov	sp, r7
 8002688:	bd80      	pop	{r7, pc}
 800268a:	bf00      	nop
 800268c:	e000e010 	.word	0xe000e010

08002690 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	b082      	sub	sp, #8
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002698:	6878      	ldr	r0, [r7, #4]
 800269a:	f7ff ff29 	bl	80024f0 <__NVIC_SetPriorityGrouping>
}
 800269e:	bf00      	nop
 80026a0:	3708      	adds	r7, #8
 80026a2:	46bd      	mov	sp, r7
 80026a4:	bd80      	pop	{r7, pc}

080026a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80026a6:	b580      	push	{r7, lr}
 80026a8:	b086      	sub	sp, #24
 80026aa:	af00      	add	r7, sp, #0
 80026ac:	4603      	mov	r3, r0
 80026ae:	60b9      	str	r1, [r7, #8]
 80026b0:	607a      	str	r2, [r7, #4]
 80026b2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80026b4:	2300      	movs	r3, #0
 80026b6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80026b8:	f7ff ff3e 	bl	8002538 <__NVIC_GetPriorityGrouping>
 80026bc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80026be:	687a      	ldr	r2, [r7, #4]
 80026c0:	68b9      	ldr	r1, [r7, #8]
 80026c2:	6978      	ldr	r0, [r7, #20]
 80026c4:	f7ff ff8e 	bl	80025e4 <NVIC_EncodePriority>
 80026c8:	4602      	mov	r2, r0
 80026ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80026ce:	4611      	mov	r1, r2
 80026d0:	4618      	mov	r0, r3
 80026d2:	f7ff ff5d 	bl	8002590 <__NVIC_SetPriority>
}
 80026d6:	bf00      	nop
 80026d8:	3718      	adds	r7, #24
 80026da:	46bd      	mov	sp, r7
 80026dc:	bd80      	pop	{r7, pc}

080026de <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026de:	b580      	push	{r7, lr}
 80026e0:	b082      	sub	sp, #8
 80026e2:	af00      	add	r7, sp, #0
 80026e4:	4603      	mov	r3, r0
 80026e6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80026e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026ec:	4618      	mov	r0, r3
 80026ee:	f7ff ff31 	bl	8002554 <__NVIC_EnableIRQ>
}
 80026f2:	bf00      	nop
 80026f4:	3708      	adds	r7, #8
 80026f6:	46bd      	mov	sp, r7
 80026f8:	bd80      	pop	{r7, pc}

080026fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80026fa:	b580      	push	{r7, lr}
 80026fc:	b082      	sub	sp, #8
 80026fe:	af00      	add	r7, sp, #0
 8002700:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002702:	6878      	ldr	r0, [r7, #4]
 8002704:	f7ff ffa2 	bl	800264c <SysTick_Config>
 8002708:	4603      	mov	r3, r0
}
 800270a:	4618      	mov	r0, r3
 800270c:	3708      	adds	r7, #8
 800270e:	46bd      	mov	sp, r7
 8002710:	bd80      	pop	{r7, pc}

08002712 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002712:	b580      	push	{r7, lr}
 8002714:	b084      	sub	sp, #16
 8002716:	af00      	add	r7, sp, #0
 8002718:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800271e:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002720:	f7ff feda 	bl	80024d8 <HAL_GetTick>
 8002724:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800272c:	b2db      	uxtb	r3, r3
 800272e:	2b02      	cmp	r3, #2
 8002730:	d008      	beq.n	8002744 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	2280      	movs	r2, #128	@ 0x80
 8002736:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	2200      	movs	r2, #0
 800273c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002740:	2301      	movs	r3, #1
 8002742:	e052      	b.n	80027ea <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	681a      	ldr	r2, [r3, #0]
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f022 0216 	bic.w	r2, r2, #22
 8002752:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	695a      	ldr	r2, [r3, #20]
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002762:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002768:	2b00      	cmp	r3, #0
 800276a:	d103      	bne.n	8002774 <HAL_DMA_Abort+0x62>
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002770:	2b00      	cmp	r3, #0
 8002772:	d007      	beq.n	8002784 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	681a      	ldr	r2, [r3, #0]
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	f022 0208 	bic.w	r2, r2, #8
 8002782:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	681a      	ldr	r2, [r3, #0]
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f022 0201 	bic.w	r2, r2, #1
 8002792:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002794:	e013      	b.n	80027be <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002796:	f7ff fe9f 	bl	80024d8 <HAL_GetTick>
 800279a:	4602      	mov	r2, r0
 800279c:	68bb      	ldr	r3, [r7, #8]
 800279e:	1ad3      	subs	r3, r2, r3
 80027a0:	2b05      	cmp	r3, #5
 80027a2:	d90c      	bls.n	80027be <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	2220      	movs	r2, #32
 80027a8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	2203      	movs	r2, #3
 80027ae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	2200      	movs	r2, #0
 80027b6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_TIMEOUT;
 80027ba:	2303      	movs	r3, #3
 80027bc:	e015      	b.n	80027ea <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f003 0301 	and.w	r3, r3, #1
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d1e4      	bne.n	8002796 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027d0:	223f      	movs	r2, #63	@ 0x3f
 80027d2:	409a      	lsls	r2, r3
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	2201      	movs	r2, #1
 80027dc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	2200      	movs	r2, #0
 80027e4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
  }
  return HAL_OK;
 80027e8:	2300      	movs	r3, #0
}
 80027ea:	4618      	mov	r0, r3
 80027ec:	3710      	adds	r7, #16
 80027ee:	46bd      	mov	sp, r7
 80027f0:	bd80      	pop	{r7, pc}

080027f2 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80027f2:	b480      	push	{r7}
 80027f4:	b083      	sub	sp, #12
 80027f6:	af00      	add	r7, sp, #0
 80027f8:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002800:	b2db      	uxtb	r3, r3
 8002802:	2b02      	cmp	r3, #2
 8002804:	d004      	beq.n	8002810 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	2280      	movs	r2, #128	@ 0x80
 800280a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800280c:	2301      	movs	r3, #1
 800280e:	e00c      	b.n	800282a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	2205      	movs	r2, #5
 8002814:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	681a      	ldr	r2, [r3, #0]
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f022 0201 	bic.w	r2, r2, #1
 8002826:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002828:	2300      	movs	r3, #0
}
 800282a:	4618      	mov	r0, r3
 800282c:	370c      	adds	r7, #12
 800282e:	46bd      	mov	sp, r7
 8002830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002834:	4770      	bx	lr
	...

08002838 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002838:	b480      	push	{r7}
 800283a:	b089      	sub	sp, #36	@ 0x24
 800283c:	af00      	add	r7, sp, #0
 800283e:	6078      	str	r0, [r7, #4]
 8002840:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002842:	2300      	movs	r3, #0
 8002844:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8002846:	2300      	movs	r3, #0
 8002848:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800284a:	2300      	movs	r3, #0
 800284c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800284e:	2300      	movs	r3, #0
 8002850:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8002852:	2300      	movs	r3, #0
 8002854:	61fb      	str	r3, [r7, #28]
 8002856:	e175      	b.n	8002b44 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002858:	2201      	movs	r2, #1
 800285a:	69fb      	ldr	r3, [r7, #28]
 800285c:	fa02 f303 	lsl.w	r3, r2, r3
 8002860:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002862:	683b      	ldr	r3, [r7, #0]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	697a      	ldr	r2, [r7, #20]
 8002868:	4013      	ands	r3, r2
 800286a:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 800286c:	693a      	ldr	r2, [r7, #16]
 800286e:	697b      	ldr	r3, [r7, #20]
 8002870:	429a      	cmp	r2, r3
 8002872:	f040 8164 	bne.w	8002b3e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002876:	683b      	ldr	r3, [r7, #0]
 8002878:	685b      	ldr	r3, [r3, #4]
 800287a:	f003 0303 	and.w	r3, r3, #3
 800287e:	2b01      	cmp	r3, #1
 8002880:	d005      	beq.n	800288e <HAL_GPIO_Init+0x56>
 8002882:	683b      	ldr	r3, [r7, #0]
 8002884:	685b      	ldr	r3, [r3, #4]
 8002886:	f003 0303 	and.w	r3, r3, #3
 800288a:	2b02      	cmp	r3, #2
 800288c:	d130      	bne.n	80028f0 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	689b      	ldr	r3, [r3, #8]
 8002892:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002894:	69fb      	ldr	r3, [r7, #28]
 8002896:	005b      	lsls	r3, r3, #1
 8002898:	2203      	movs	r2, #3
 800289a:	fa02 f303 	lsl.w	r3, r2, r3
 800289e:	43db      	mvns	r3, r3
 80028a0:	69ba      	ldr	r2, [r7, #24]
 80028a2:	4013      	ands	r3, r2
 80028a4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80028a6:	683b      	ldr	r3, [r7, #0]
 80028a8:	68da      	ldr	r2, [r3, #12]
 80028aa:	69fb      	ldr	r3, [r7, #28]
 80028ac:	005b      	lsls	r3, r3, #1
 80028ae:	fa02 f303 	lsl.w	r3, r2, r3
 80028b2:	69ba      	ldr	r2, [r7, #24]
 80028b4:	4313      	orrs	r3, r2
 80028b6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	69ba      	ldr	r2, [r7, #24]
 80028bc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	685b      	ldr	r3, [r3, #4]
 80028c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80028c4:	2201      	movs	r2, #1
 80028c6:	69fb      	ldr	r3, [r7, #28]
 80028c8:	fa02 f303 	lsl.w	r3, r2, r3
 80028cc:	43db      	mvns	r3, r3
 80028ce:	69ba      	ldr	r2, [r7, #24]
 80028d0:	4013      	ands	r3, r2
 80028d2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80028d4:	683b      	ldr	r3, [r7, #0]
 80028d6:	685b      	ldr	r3, [r3, #4]
 80028d8:	091b      	lsrs	r3, r3, #4
 80028da:	f003 0201 	and.w	r2, r3, #1
 80028de:	69fb      	ldr	r3, [r7, #28]
 80028e0:	fa02 f303 	lsl.w	r3, r2, r3
 80028e4:	69ba      	ldr	r2, [r7, #24]
 80028e6:	4313      	orrs	r3, r2
 80028e8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	69ba      	ldr	r2, [r7, #24]
 80028ee:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80028f0:	683b      	ldr	r3, [r7, #0]
 80028f2:	685b      	ldr	r3, [r3, #4]
 80028f4:	f003 0303 	and.w	r3, r3, #3
 80028f8:	2b03      	cmp	r3, #3
 80028fa:	d017      	beq.n	800292c <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	68db      	ldr	r3, [r3, #12]
 8002900:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8002902:	69fb      	ldr	r3, [r7, #28]
 8002904:	005b      	lsls	r3, r3, #1
 8002906:	2203      	movs	r2, #3
 8002908:	fa02 f303 	lsl.w	r3, r2, r3
 800290c:	43db      	mvns	r3, r3
 800290e:	69ba      	ldr	r2, [r7, #24]
 8002910:	4013      	ands	r3, r2
 8002912:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8002914:	683b      	ldr	r3, [r7, #0]
 8002916:	689a      	ldr	r2, [r3, #8]
 8002918:	69fb      	ldr	r3, [r7, #28]
 800291a:	005b      	lsls	r3, r3, #1
 800291c:	fa02 f303 	lsl.w	r3, r2, r3
 8002920:	69ba      	ldr	r2, [r7, #24]
 8002922:	4313      	orrs	r3, r2
 8002924:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	69ba      	ldr	r2, [r7, #24]
 800292a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800292c:	683b      	ldr	r3, [r7, #0]
 800292e:	685b      	ldr	r3, [r3, #4]
 8002930:	f003 0303 	and.w	r3, r3, #3
 8002934:	2b02      	cmp	r3, #2
 8002936:	d123      	bne.n	8002980 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8002938:	69fb      	ldr	r3, [r7, #28]
 800293a:	08da      	lsrs	r2, r3, #3
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	3208      	adds	r2, #8
 8002940:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002944:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002946:	69fb      	ldr	r3, [r7, #28]
 8002948:	f003 0307 	and.w	r3, r3, #7
 800294c:	009b      	lsls	r3, r3, #2
 800294e:	220f      	movs	r2, #15
 8002950:	fa02 f303 	lsl.w	r3, r2, r3
 8002954:	43db      	mvns	r3, r3
 8002956:	69ba      	ldr	r2, [r7, #24]
 8002958:	4013      	ands	r3, r2
 800295a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 800295c:	683b      	ldr	r3, [r7, #0]
 800295e:	691a      	ldr	r2, [r3, #16]
 8002960:	69fb      	ldr	r3, [r7, #28]
 8002962:	f003 0307 	and.w	r3, r3, #7
 8002966:	009b      	lsls	r3, r3, #2
 8002968:	fa02 f303 	lsl.w	r3, r2, r3
 800296c:	69ba      	ldr	r2, [r7, #24]
 800296e:	4313      	orrs	r3, r2
 8002970:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8002972:	69fb      	ldr	r3, [r7, #28]
 8002974:	08da      	lsrs	r2, r3, #3
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	3208      	adds	r2, #8
 800297a:	69b9      	ldr	r1, [r7, #24]
 800297c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002986:	69fb      	ldr	r3, [r7, #28]
 8002988:	005b      	lsls	r3, r3, #1
 800298a:	2203      	movs	r2, #3
 800298c:	fa02 f303 	lsl.w	r3, r2, r3
 8002990:	43db      	mvns	r3, r3
 8002992:	69ba      	ldr	r2, [r7, #24]
 8002994:	4013      	ands	r3, r2
 8002996:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002998:	683b      	ldr	r3, [r7, #0]
 800299a:	685b      	ldr	r3, [r3, #4]
 800299c:	f003 0203 	and.w	r2, r3, #3
 80029a0:	69fb      	ldr	r3, [r7, #28]
 80029a2:	005b      	lsls	r3, r3, #1
 80029a4:	fa02 f303 	lsl.w	r3, r2, r3
 80029a8:	69ba      	ldr	r2, [r7, #24]
 80029aa:	4313      	orrs	r3, r2
 80029ac:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	69ba      	ldr	r2, [r7, #24]
 80029b2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80029b4:	683b      	ldr	r3, [r7, #0]
 80029b6:	685b      	ldr	r3, [r3, #4]
 80029b8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80029bc:	2b00      	cmp	r3, #0
 80029be:	f000 80be 	beq.w	8002b3e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80029c2:	4b66      	ldr	r3, [pc, #408]	@ (8002b5c <HAL_GPIO_Init+0x324>)
 80029c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029c6:	4a65      	ldr	r2, [pc, #404]	@ (8002b5c <HAL_GPIO_Init+0x324>)
 80029c8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80029cc:	6453      	str	r3, [r2, #68]	@ 0x44
 80029ce:	4b63      	ldr	r3, [pc, #396]	@ (8002b5c <HAL_GPIO_Init+0x324>)
 80029d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029d2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80029d6:	60fb      	str	r3, [r7, #12]
 80029d8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80029da:	4a61      	ldr	r2, [pc, #388]	@ (8002b60 <HAL_GPIO_Init+0x328>)
 80029dc:	69fb      	ldr	r3, [r7, #28]
 80029de:	089b      	lsrs	r3, r3, #2
 80029e0:	3302      	adds	r3, #2
 80029e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80029e8:	69fb      	ldr	r3, [r7, #28]
 80029ea:	f003 0303 	and.w	r3, r3, #3
 80029ee:	009b      	lsls	r3, r3, #2
 80029f0:	220f      	movs	r2, #15
 80029f2:	fa02 f303 	lsl.w	r3, r2, r3
 80029f6:	43db      	mvns	r3, r3
 80029f8:	69ba      	ldr	r2, [r7, #24]
 80029fa:	4013      	ands	r3, r2
 80029fc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	4a58      	ldr	r2, [pc, #352]	@ (8002b64 <HAL_GPIO_Init+0x32c>)
 8002a02:	4293      	cmp	r3, r2
 8002a04:	d037      	beq.n	8002a76 <HAL_GPIO_Init+0x23e>
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	4a57      	ldr	r2, [pc, #348]	@ (8002b68 <HAL_GPIO_Init+0x330>)
 8002a0a:	4293      	cmp	r3, r2
 8002a0c:	d031      	beq.n	8002a72 <HAL_GPIO_Init+0x23a>
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	4a56      	ldr	r2, [pc, #344]	@ (8002b6c <HAL_GPIO_Init+0x334>)
 8002a12:	4293      	cmp	r3, r2
 8002a14:	d02b      	beq.n	8002a6e <HAL_GPIO_Init+0x236>
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	4a55      	ldr	r2, [pc, #340]	@ (8002b70 <HAL_GPIO_Init+0x338>)
 8002a1a:	4293      	cmp	r3, r2
 8002a1c:	d025      	beq.n	8002a6a <HAL_GPIO_Init+0x232>
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	4a54      	ldr	r2, [pc, #336]	@ (8002b74 <HAL_GPIO_Init+0x33c>)
 8002a22:	4293      	cmp	r3, r2
 8002a24:	d01f      	beq.n	8002a66 <HAL_GPIO_Init+0x22e>
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	4a53      	ldr	r2, [pc, #332]	@ (8002b78 <HAL_GPIO_Init+0x340>)
 8002a2a:	4293      	cmp	r3, r2
 8002a2c:	d019      	beq.n	8002a62 <HAL_GPIO_Init+0x22a>
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	4a52      	ldr	r2, [pc, #328]	@ (8002b7c <HAL_GPIO_Init+0x344>)
 8002a32:	4293      	cmp	r3, r2
 8002a34:	d013      	beq.n	8002a5e <HAL_GPIO_Init+0x226>
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	4a51      	ldr	r2, [pc, #324]	@ (8002b80 <HAL_GPIO_Init+0x348>)
 8002a3a:	4293      	cmp	r3, r2
 8002a3c:	d00d      	beq.n	8002a5a <HAL_GPIO_Init+0x222>
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	4a50      	ldr	r2, [pc, #320]	@ (8002b84 <HAL_GPIO_Init+0x34c>)
 8002a42:	4293      	cmp	r3, r2
 8002a44:	d007      	beq.n	8002a56 <HAL_GPIO_Init+0x21e>
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	4a4f      	ldr	r2, [pc, #316]	@ (8002b88 <HAL_GPIO_Init+0x350>)
 8002a4a:	4293      	cmp	r3, r2
 8002a4c:	d101      	bne.n	8002a52 <HAL_GPIO_Init+0x21a>
 8002a4e:	2309      	movs	r3, #9
 8002a50:	e012      	b.n	8002a78 <HAL_GPIO_Init+0x240>
 8002a52:	230a      	movs	r3, #10
 8002a54:	e010      	b.n	8002a78 <HAL_GPIO_Init+0x240>
 8002a56:	2308      	movs	r3, #8
 8002a58:	e00e      	b.n	8002a78 <HAL_GPIO_Init+0x240>
 8002a5a:	2307      	movs	r3, #7
 8002a5c:	e00c      	b.n	8002a78 <HAL_GPIO_Init+0x240>
 8002a5e:	2306      	movs	r3, #6
 8002a60:	e00a      	b.n	8002a78 <HAL_GPIO_Init+0x240>
 8002a62:	2305      	movs	r3, #5
 8002a64:	e008      	b.n	8002a78 <HAL_GPIO_Init+0x240>
 8002a66:	2304      	movs	r3, #4
 8002a68:	e006      	b.n	8002a78 <HAL_GPIO_Init+0x240>
 8002a6a:	2303      	movs	r3, #3
 8002a6c:	e004      	b.n	8002a78 <HAL_GPIO_Init+0x240>
 8002a6e:	2302      	movs	r3, #2
 8002a70:	e002      	b.n	8002a78 <HAL_GPIO_Init+0x240>
 8002a72:	2301      	movs	r3, #1
 8002a74:	e000      	b.n	8002a78 <HAL_GPIO_Init+0x240>
 8002a76:	2300      	movs	r3, #0
 8002a78:	69fa      	ldr	r2, [r7, #28]
 8002a7a:	f002 0203 	and.w	r2, r2, #3
 8002a7e:	0092      	lsls	r2, r2, #2
 8002a80:	4093      	lsls	r3, r2
 8002a82:	69ba      	ldr	r2, [r7, #24]
 8002a84:	4313      	orrs	r3, r2
 8002a86:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002a88:	4935      	ldr	r1, [pc, #212]	@ (8002b60 <HAL_GPIO_Init+0x328>)
 8002a8a:	69fb      	ldr	r3, [r7, #28]
 8002a8c:	089b      	lsrs	r3, r3, #2
 8002a8e:	3302      	adds	r3, #2
 8002a90:	69ba      	ldr	r2, [r7, #24]
 8002a92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002a96:	4b3d      	ldr	r3, [pc, #244]	@ (8002b8c <HAL_GPIO_Init+0x354>)
 8002a98:	689b      	ldr	r3, [r3, #8]
 8002a9a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a9c:	693b      	ldr	r3, [r7, #16]
 8002a9e:	43db      	mvns	r3, r3
 8002aa0:	69ba      	ldr	r2, [r7, #24]
 8002aa2:	4013      	ands	r3, r2
 8002aa4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002aa6:	683b      	ldr	r3, [r7, #0]
 8002aa8:	685b      	ldr	r3, [r3, #4]
 8002aaa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d003      	beq.n	8002aba <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002ab2:	69ba      	ldr	r2, [r7, #24]
 8002ab4:	693b      	ldr	r3, [r7, #16]
 8002ab6:	4313      	orrs	r3, r2
 8002ab8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002aba:	4a34      	ldr	r2, [pc, #208]	@ (8002b8c <HAL_GPIO_Init+0x354>)
 8002abc:	69bb      	ldr	r3, [r7, #24]
 8002abe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002ac0:	4b32      	ldr	r3, [pc, #200]	@ (8002b8c <HAL_GPIO_Init+0x354>)
 8002ac2:	68db      	ldr	r3, [r3, #12]
 8002ac4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ac6:	693b      	ldr	r3, [r7, #16]
 8002ac8:	43db      	mvns	r3, r3
 8002aca:	69ba      	ldr	r2, [r7, #24]
 8002acc:	4013      	ands	r3, r2
 8002ace:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002ad0:	683b      	ldr	r3, [r7, #0]
 8002ad2:	685b      	ldr	r3, [r3, #4]
 8002ad4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d003      	beq.n	8002ae4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002adc:	69ba      	ldr	r2, [r7, #24]
 8002ade:	693b      	ldr	r3, [r7, #16]
 8002ae0:	4313      	orrs	r3, r2
 8002ae2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002ae4:	4a29      	ldr	r2, [pc, #164]	@ (8002b8c <HAL_GPIO_Init+0x354>)
 8002ae6:	69bb      	ldr	r3, [r7, #24]
 8002ae8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002aea:	4b28      	ldr	r3, [pc, #160]	@ (8002b8c <HAL_GPIO_Init+0x354>)
 8002aec:	685b      	ldr	r3, [r3, #4]
 8002aee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002af0:	693b      	ldr	r3, [r7, #16]
 8002af2:	43db      	mvns	r3, r3
 8002af4:	69ba      	ldr	r2, [r7, #24]
 8002af6:	4013      	ands	r3, r2
 8002af8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002afa:	683b      	ldr	r3, [r7, #0]
 8002afc:	685b      	ldr	r3, [r3, #4]
 8002afe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d003      	beq.n	8002b0e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002b06:	69ba      	ldr	r2, [r7, #24]
 8002b08:	693b      	ldr	r3, [r7, #16]
 8002b0a:	4313      	orrs	r3, r2
 8002b0c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002b0e:	4a1f      	ldr	r2, [pc, #124]	@ (8002b8c <HAL_GPIO_Init+0x354>)
 8002b10:	69bb      	ldr	r3, [r7, #24]
 8002b12:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002b14:	4b1d      	ldr	r3, [pc, #116]	@ (8002b8c <HAL_GPIO_Init+0x354>)
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b1a:	693b      	ldr	r3, [r7, #16]
 8002b1c:	43db      	mvns	r3, r3
 8002b1e:	69ba      	ldr	r2, [r7, #24]
 8002b20:	4013      	ands	r3, r2
 8002b22:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002b24:	683b      	ldr	r3, [r7, #0]
 8002b26:	685b      	ldr	r3, [r3, #4]
 8002b28:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d003      	beq.n	8002b38 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002b30:	69ba      	ldr	r2, [r7, #24]
 8002b32:	693b      	ldr	r3, [r7, #16]
 8002b34:	4313      	orrs	r3, r2
 8002b36:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002b38:	4a14      	ldr	r2, [pc, #80]	@ (8002b8c <HAL_GPIO_Init+0x354>)
 8002b3a:	69bb      	ldr	r3, [r7, #24]
 8002b3c:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8002b3e:	69fb      	ldr	r3, [r7, #28]
 8002b40:	3301      	adds	r3, #1
 8002b42:	61fb      	str	r3, [r7, #28]
 8002b44:	69fb      	ldr	r3, [r7, #28]
 8002b46:	2b0f      	cmp	r3, #15
 8002b48:	f67f ae86 	bls.w	8002858 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8002b4c:	bf00      	nop
 8002b4e:	bf00      	nop
 8002b50:	3724      	adds	r7, #36	@ 0x24
 8002b52:	46bd      	mov	sp, r7
 8002b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b58:	4770      	bx	lr
 8002b5a:	bf00      	nop
 8002b5c:	40023800 	.word	0x40023800
 8002b60:	40013800 	.word	0x40013800
 8002b64:	40020000 	.word	0x40020000
 8002b68:	40020400 	.word	0x40020400
 8002b6c:	40020800 	.word	0x40020800
 8002b70:	40020c00 	.word	0x40020c00
 8002b74:	40021000 	.word	0x40021000
 8002b78:	40021400 	.word	0x40021400
 8002b7c:	40021800 	.word	0x40021800
 8002b80:	40021c00 	.word	0x40021c00
 8002b84:	40022000 	.word	0x40022000
 8002b88:	40022400 	.word	0x40022400
 8002b8c:	40013c00 	.word	0x40013c00

08002b90 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002b90:	b480      	push	{r7}
 8002b92:	b083      	sub	sp, #12
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	6078      	str	r0, [r7, #4]
 8002b98:	460b      	mov	r3, r1
 8002b9a:	807b      	strh	r3, [r7, #2]
 8002b9c:	4613      	mov	r3, r2
 8002b9e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002ba0:	787b      	ldrb	r3, [r7, #1]
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d003      	beq.n	8002bae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002ba6:	887a      	ldrh	r2, [r7, #2]
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8002bac:	e003      	b.n	8002bb6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8002bae:	887b      	ldrh	r3, [r7, #2]
 8002bb0:	041a      	lsls	r2, r3, #16
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	619a      	str	r2, [r3, #24]
}
 8002bb6:	bf00      	nop
 8002bb8:	370c      	adds	r7, #12
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc0:	4770      	bx	lr
	...

08002bc4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	b082      	sub	sp, #8
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	4603      	mov	r3, r0
 8002bcc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002bce:	4b08      	ldr	r3, [pc, #32]	@ (8002bf0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002bd0:	695a      	ldr	r2, [r3, #20]
 8002bd2:	88fb      	ldrh	r3, [r7, #6]
 8002bd4:	4013      	ands	r3, r2
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d006      	beq.n	8002be8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002bda:	4a05      	ldr	r2, [pc, #20]	@ (8002bf0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002bdc:	88fb      	ldrh	r3, [r7, #6]
 8002bde:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002be0:	88fb      	ldrh	r3, [r7, #6]
 8002be2:	4618      	mov	r0, r3
 8002be4:	f7fe fdf0 	bl	80017c8 <HAL_GPIO_EXTI_Callback>
  }
}
 8002be8:	bf00      	nop
 8002bea:	3708      	adds	r7, #8
 8002bec:	46bd      	mov	sp, r7
 8002bee:	bd80      	pop	{r7, pc}
 8002bf0:	40013c00 	.word	0x40013c00

08002bf4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	b082      	sub	sp, #8
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d101      	bne.n	8002c06 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002c02:	2301      	movs	r3, #1
 8002c04:	e08b      	b.n	8002d1e <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002c0c:	b2db      	uxtb	r3, r3
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d106      	bne.n	8002c20 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	2200      	movs	r2, #0
 8002c16:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002c1a:	6878      	ldr	r0, [r7, #4]
 8002c1c:	f7fe fc88 	bl	8001530 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	2224      	movs	r2, #36	@ 0x24
 8002c24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	681a      	ldr	r2, [r3, #0]
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f022 0201 	bic.w	r2, r2, #1
 8002c36:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	685a      	ldr	r2, [r3, #4]
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002c44:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	689a      	ldr	r2, [r3, #8]
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002c54:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	68db      	ldr	r3, [r3, #12]
 8002c5a:	2b01      	cmp	r3, #1
 8002c5c:	d107      	bne.n	8002c6e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	689a      	ldr	r2, [r3, #8]
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002c6a:	609a      	str	r2, [r3, #8]
 8002c6c:	e006      	b.n	8002c7c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	689a      	ldr	r2, [r3, #8]
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8002c7a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	68db      	ldr	r3, [r3, #12]
 8002c80:	2b02      	cmp	r3, #2
 8002c82:	d108      	bne.n	8002c96 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	685a      	ldr	r2, [r3, #4]
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002c92:	605a      	str	r2, [r3, #4]
 8002c94:	e007      	b.n	8002ca6 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	685a      	ldr	r2, [r3, #4]
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002ca4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	6859      	ldr	r1, [r3, #4]
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681a      	ldr	r2, [r3, #0]
 8002cb0:	4b1d      	ldr	r3, [pc, #116]	@ (8002d28 <HAL_I2C_Init+0x134>)
 8002cb2:	430b      	orrs	r3, r1
 8002cb4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	68da      	ldr	r2, [r3, #12]
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002cc4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	691a      	ldr	r2, [r3, #16]
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	695b      	ldr	r3, [r3, #20]
 8002cce:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	699b      	ldr	r3, [r3, #24]
 8002cd6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	430a      	orrs	r2, r1
 8002cde:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	69d9      	ldr	r1, [r3, #28]
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	6a1a      	ldr	r2, [r3, #32]
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	430a      	orrs	r2, r1
 8002cee:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	681a      	ldr	r2, [r3, #0]
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f042 0201 	orr.w	r2, r2, #1
 8002cfe:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	2200      	movs	r2, #0
 8002d04:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	2220      	movs	r2, #32
 8002d0a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	2200      	movs	r2, #0
 8002d12:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	2200      	movs	r2, #0
 8002d18:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002d1c:	2300      	movs	r3, #0
}
 8002d1e:	4618      	mov	r0, r3
 8002d20:	3708      	adds	r7, #8
 8002d22:	46bd      	mov	sp, r7
 8002d24:	bd80      	pop	{r7, pc}
 8002d26:	bf00      	nop
 8002d28:	02008000 	.word	0x02008000

08002d2c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002d2c:	b480      	push	{r7}
 8002d2e:	b083      	sub	sp, #12
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	6078      	str	r0, [r7, #4]
 8002d34:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002d3c:	b2db      	uxtb	r3, r3
 8002d3e:	2b20      	cmp	r3, #32
 8002d40:	d138      	bne.n	8002db4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002d48:	2b01      	cmp	r3, #1
 8002d4a:	d101      	bne.n	8002d50 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002d4c:	2302      	movs	r3, #2
 8002d4e:	e032      	b.n	8002db6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	2201      	movs	r2, #1
 8002d54:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	2224      	movs	r2, #36	@ 0x24
 8002d5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	681a      	ldr	r2, [r3, #0]
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f022 0201 	bic.w	r2, r2, #1
 8002d6e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	681a      	ldr	r2, [r3, #0]
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002d7e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	6819      	ldr	r1, [r3, #0]
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	683a      	ldr	r2, [r7, #0]
 8002d8c:	430a      	orrs	r2, r1
 8002d8e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	681a      	ldr	r2, [r3, #0]
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f042 0201 	orr.w	r2, r2, #1
 8002d9e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	2220      	movs	r2, #32
 8002da4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	2200      	movs	r2, #0
 8002dac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002db0:	2300      	movs	r3, #0
 8002db2:	e000      	b.n	8002db6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002db4:	2302      	movs	r3, #2
  }
}
 8002db6:	4618      	mov	r0, r3
 8002db8:	370c      	adds	r7, #12
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc0:	4770      	bx	lr

08002dc2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002dc2:	b480      	push	{r7}
 8002dc4:	b085      	sub	sp, #20
 8002dc6:	af00      	add	r7, sp, #0
 8002dc8:	6078      	str	r0, [r7, #4]
 8002dca:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002dd2:	b2db      	uxtb	r3, r3
 8002dd4:	2b20      	cmp	r3, #32
 8002dd6:	d139      	bne.n	8002e4c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002dde:	2b01      	cmp	r3, #1
 8002de0:	d101      	bne.n	8002de6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002de2:	2302      	movs	r3, #2
 8002de4:	e033      	b.n	8002e4e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	2201      	movs	r2, #1
 8002dea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	2224      	movs	r2, #36	@ 0x24
 8002df2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	681a      	ldr	r2, [r3, #0]
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f022 0201 	bic.w	r2, r2, #1
 8002e04:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002e14:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002e16:	683b      	ldr	r3, [r7, #0]
 8002e18:	021b      	lsls	r3, r3, #8
 8002e1a:	68fa      	ldr	r2, [r7, #12]
 8002e1c:	4313      	orrs	r3, r2
 8002e1e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	68fa      	ldr	r2, [r7, #12]
 8002e26:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	681a      	ldr	r2, [r3, #0]
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f042 0201 	orr.w	r2, r2, #1
 8002e36:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	2220      	movs	r2, #32
 8002e3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	2200      	movs	r2, #0
 8002e44:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002e48:	2300      	movs	r3, #0
 8002e4a:	e000      	b.n	8002e4e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002e4c:	2302      	movs	r3, #2
  }
}
 8002e4e:	4618      	mov	r0, r3
 8002e50:	3714      	adds	r7, #20
 8002e52:	46bd      	mov	sp, r7
 8002e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e58:	4770      	bx	lr
	...

08002e5c <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002e5c:	b480      	push	{r7}
 8002e5e:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002e60:	4b05      	ldr	r3, [pc, #20]	@ (8002e78 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	4a04      	ldr	r2, [pc, #16]	@ (8002e78 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002e66:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e6a:	6013      	str	r3, [r2, #0]
}
 8002e6c:	bf00      	nop
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e74:	4770      	bx	lr
 8002e76:	bf00      	nop
 8002e78:	40007000 	.word	0x40007000

08002e7c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	b086      	sub	sp, #24
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8002e84:	2300      	movs	r3, #0
 8002e86:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d101      	bne.n	8002e92 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8002e8e:	2301      	movs	r3, #1
 8002e90:	e291      	b.n	80033b6 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f003 0301 	and.w	r3, r3, #1
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	f000 8087 	beq.w	8002fae <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002ea0:	4b96      	ldr	r3, [pc, #600]	@ (80030fc <HAL_RCC_OscConfig+0x280>)
 8002ea2:	689b      	ldr	r3, [r3, #8]
 8002ea4:	f003 030c 	and.w	r3, r3, #12
 8002ea8:	2b04      	cmp	r3, #4
 8002eaa:	d00c      	beq.n	8002ec6 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002eac:	4b93      	ldr	r3, [pc, #588]	@ (80030fc <HAL_RCC_OscConfig+0x280>)
 8002eae:	689b      	ldr	r3, [r3, #8]
 8002eb0:	f003 030c 	and.w	r3, r3, #12
 8002eb4:	2b08      	cmp	r3, #8
 8002eb6:	d112      	bne.n	8002ede <HAL_RCC_OscConfig+0x62>
 8002eb8:	4b90      	ldr	r3, [pc, #576]	@ (80030fc <HAL_RCC_OscConfig+0x280>)
 8002eba:	685b      	ldr	r3, [r3, #4]
 8002ebc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002ec0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002ec4:	d10b      	bne.n	8002ede <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ec6:	4b8d      	ldr	r3, [pc, #564]	@ (80030fc <HAL_RCC_OscConfig+0x280>)
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d06c      	beq.n	8002fac <HAL_RCC_OscConfig+0x130>
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	685b      	ldr	r3, [r3, #4]
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d168      	bne.n	8002fac <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002eda:	2301      	movs	r3, #1
 8002edc:	e26b      	b.n	80033b6 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	685b      	ldr	r3, [r3, #4]
 8002ee2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002ee6:	d106      	bne.n	8002ef6 <HAL_RCC_OscConfig+0x7a>
 8002ee8:	4b84      	ldr	r3, [pc, #528]	@ (80030fc <HAL_RCC_OscConfig+0x280>)
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	4a83      	ldr	r2, [pc, #524]	@ (80030fc <HAL_RCC_OscConfig+0x280>)
 8002eee:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ef2:	6013      	str	r3, [r2, #0]
 8002ef4:	e02e      	b.n	8002f54 <HAL_RCC_OscConfig+0xd8>
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	685b      	ldr	r3, [r3, #4]
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d10c      	bne.n	8002f18 <HAL_RCC_OscConfig+0x9c>
 8002efe:	4b7f      	ldr	r3, [pc, #508]	@ (80030fc <HAL_RCC_OscConfig+0x280>)
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	4a7e      	ldr	r2, [pc, #504]	@ (80030fc <HAL_RCC_OscConfig+0x280>)
 8002f04:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002f08:	6013      	str	r3, [r2, #0]
 8002f0a:	4b7c      	ldr	r3, [pc, #496]	@ (80030fc <HAL_RCC_OscConfig+0x280>)
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	4a7b      	ldr	r2, [pc, #492]	@ (80030fc <HAL_RCC_OscConfig+0x280>)
 8002f10:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002f14:	6013      	str	r3, [r2, #0]
 8002f16:	e01d      	b.n	8002f54 <HAL_RCC_OscConfig+0xd8>
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	685b      	ldr	r3, [r3, #4]
 8002f1c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002f20:	d10c      	bne.n	8002f3c <HAL_RCC_OscConfig+0xc0>
 8002f22:	4b76      	ldr	r3, [pc, #472]	@ (80030fc <HAL_RCC_OscConfig+0x280>)
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	4a75      	ldr	r2, [pc, #468]	@ (80030fc <HAL_RCC_OscConfig+0x280>)
 8002f28:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002f2c:	6013      	str	r3, [r2, #0]
 8002f2e:	4b73      	ldr	r3, [pc, #460]	@ (80030fc <HAL_RCC_OscConfig+0x280>)
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	4a72      	ldr	r2, [pc, #456]	@ (80030fc <HAL_RCC_OscConfig+0x280>)
 8002f34:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f38:	6013      	str	r3, [r2, #0]
 8002f3a:	e00b      	b.n	8002f54 <HAL_RCC_OscConfig+0xd8>
 8002f3c:	4b6f      	ldr	r3, [pc, #444]	@ (80030fc <HAL_RCC_OscConfig+0x280>)
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	4a6e      	ldr	r2, [pc, #440]	@ (80030fc <HAL_RCC_OscConfig+0x280>)
 8002f42:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002f46:	6013      	str	r3, [r2, #0]
 8002f48:	4b6c      	ldr	r3, [pc, #432]	@ (80030fc <HAL_RCC_OscConfig+0x280>)
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	4a6b      	ldr	r2, [pc, #428]	@ (80030fc <HAL_RCC_OscConfig+0x280>)
 8002f4e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002f52:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	685b      	ldr	r3, [r3, #4]
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d013      	beq.n	8002f84 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f5c:	f7ff fabc 	bl	80024d8 <HAL_GetTick>
 8002f60:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f62:	e008      	b.n	8002f76 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f64:	f7ff fab8 	bl	80024d8 <HAL_GetTick>
 8002f68:	4602      	mov	r2, r0
 8002f6a:	693b      	ldr	r3, [r7, #16]
 8002f6c:	1ad3      	subs	r3, r2, r3
 8002f6e:	2b64      	cmp	r3, #100	@ 0x64
 8002f70:	d901      	bls.n	8002f76 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002f72:	2303      	movs	r3, #3
 8002f74:	e21f      	b.n	80033b6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f76:	4b61      	ldr	r3, [pc, #388]	@ (80030fc <HAL_RCC_OscConfig+0x280>)
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d0f0      	beq.n	8002f64 <HAL_RCC_OscConfig+0xe8>
 8002f82:	e014      	b.n	8002fae <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f84:	f7ff faa8 	bl	80024d8 <HAL_GetTick>
 8002f88:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f8a:	e008      	b.n	8002f9e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f8c:	f7ff faa4 	bl	80024d8 <HAL_GetTick>
 8002f90:	4602      	mov	r2, r0
 8002f92:	693b      	ldr	r3, [r7, #16]
 8002f94:	1ad3      	subs	r3, r2, r3
 8002f96:	2b64      	cmp	r3, #100	@ 0x64
 8002f98:	d901      	bls.n	8002f9e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002f9a:	2303      	movs	r3, #3
 8002f9c:	e20b      	b.n	80033b6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f9e:	4b57      	ldr	r3, [pc, #348]	@ (80030fc <HAL_RCC_OscConfig+0x280>)
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d1f0      	bne.n	8002f8c <HAL_RCC_OscConfig+0x110>
 8002faa:	e000      	b.n	8002fae <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002fac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f003 0302 	and.w	r3, r3, #2
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d069      	beq.n	800308e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002fba:	4b50      	ldr	r3, [pc, #320]	@ (80030fc <HAL_RCC_OscConfig+0x280>)
 8002fbc:	689b      	ldr	r3, [r3, #8]
 8002fbe:	f003 030c 	and.w	r3, r3, #12
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d00b      	beq.n	8002fde <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002fc6:	4b4d      	ldr	r3, [pc, #308]	@ (80030fc <HAL_RCC_OscConfig+0x280>)
 8002fc8:	689b      	ldr	r3, [r3, #8]
 8002fca:	f003 030c 	and.w	r3, r3, #12
 8002fce:	2b08      	cmp	r3, #8
 8002fd0:	d11c      	bne.n	800300c <HAL_RCC_OscConfig+0x190>
 8002fd2:	4b4a      	ldr	r3, [pc, #296]	@ (80030fc <HAL_RCC_OscConfig+0x280>)
 8002fd4:	685b      	ldr	r3, [r3, #4]
 8002fd6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d116      	bne.n	800300c <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002fde:	4b47      	ldr	r3, [pc, #284]	@ (80030fc <HAL_RCC_OscConfig+0x280>)
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f003 0302 	and.w	r3, r3, #2
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d005      	beq.n	8002ff6 <HAL_RCC_OscConfig+0x17a>
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	68db      	ldr	r3, [r3, #12]
 8002fee:	2b01      	cmp	r3, #1
 8002ff0:	d001      	beq.n	8002ff6 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8002ff2:	2301      	movs	r3, #1
 8002ff4:	e1df      	b.n	80033b6 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ff6:	4b41      	ldr	r3, [pc, #260]	@ (80030fc <HAL_RCC_OscConfig+0x280>)
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	691b      	ldr	r3, [r3, #16]
 8003002:	00db      	lsls	r3, r3, #3
 8003004:	493d      	ldr	r1, [pc, #244]	@ (80030fc <HAL_RCC_OscConfig+0x280>)
 8003006:	4313      	orrs	r3, r2
 8003008:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800300a:	e040      	b.n	800308e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	68db      	ldr	r3, [r3, #12]
 8003010:	2b00      	cmp	r3, #0
 8003012:	d023      	beq.n	800305c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003014:	4b39      	ldr	r3, [pc, #228]	@ (80030fc <HAL_RCC_OscConfig+0x280>)
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	4a38      	ldr	r2, [pc, #224]	@ (80030fc <HAL_RCC_OscConfig+0x280>)
 800301a:	f043 0301 	orr.w	r3, r3, #1
 800301e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003020:	f7ff fa5a 	bl	80024d8 <HAL_GetTick>
 8003024:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003026:	e008      	b.n	800303a <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003028:	f7ff fa56 	bl	80024d8 <HAL_GetTick>
 800302c:	4602      	mov	r2, r0
 800302e:	693b      	ldr	r3, [r7, #16]
 8003030:	1ad3      	subs	r3, r2, r3
 8003032:	2b02      	cmp	r3, #2
 8003034:	d901      	bls.n	800303a <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8003036:	2303      	movs	r3, #3
 8003038:	e1bd      	b.n	80033b6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800303a:	4b30      	ldr	r3, [pc, #192]	@ (80030fc <HAL_RCC_OscConfig+0x280>)
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f003 0302 	and.w	r3, r3, #2
 8003042:	2b00      	cmp	r3, #0
 8003044:	d0f0      	beq.n	8003028 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003046:	4b2d      	ldr	r3, [pc, #180]	@ (80030fc <HAL_RCC_OscConfig+0x280>)
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	691b      	ldr	r3, [r3, #16]
 8003052:	00db      	lsls	r3, r3, #3
 8003054:	4929      	ldr	r1, [pc, #164]	@ (80030fc <HAL_RCC_OscConfig+0x280>)
 8003056:	4313      	orrs	r3, r2
 8003058:	600b      	str	r3, [r1, #0]
 800305a:	e018      	b.n	800308e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800305c:	4b27      	ldr	r3, [pc, #156]	@ (80030fc <HAL_RCC_OscConfig+0x280>)
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	4a26      	ldr	r2, [pc, #152]	@ (80030fc <HAL_RCC_OscConfig+0x280>)
 8003062:	f023 0301 	bic.w	r3, r3, #1
 8003066:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003068:	f7ff fa36 	bl	80024d8 <HAL_GetTick>
 800306c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800306e:	e008      	b.n	8003082 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003070:	f7ff fa32 	bl	80024d8 <HAL_GetTick>
 8003074:	4602      	mov	r2, r0
 8003076:	693b      	ldr	r3, [r7, #16]
 8003078:	1ad3      	subs	r3, r2, r3
 800307a:	2b02      	cmp	r3, #2
 800307c:	d901      	bls.n	8003082 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800307e:	2303      	movs	r3, #3
 8003080:	e199      	b.n	80033b6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003082:	4b1e      	ldr	r3, [pc, #120]	@ (80030fc <HAL_RCC_OscConfig+0x280>)
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f003 0302 	and.w	r3, r3, #2
 800308a:	2b00      	cmp	r3, #0
 800308c:	d1f0      	bne.n	8003070 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f003 0308 	and.w	r3, r3, #8
 8003096:	2b00      	cmp	r3, #0
 8003098:	d038      	beq.n	800310c <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	695b      	ldr	r3, [r3, #20]
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d019      	beq.n	80030d6 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80030a2:	4b16      	ldr	r3, [pc, #88]	@ (80030fc <HAL_RCC_OscConfig+0x280>)
 80030a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80030a6:	4a15      	ldr	r2, [pc, #84]	@ (80030fc <HAL_RCC_OscConfig+0x280>)
 80030a8:	f043 0301 	orr.w	r3, r3, #1
 80030ac:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030ae:	f7ff fa13 	bl	80024d8 <HAL_GetTick>
 80030b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80030b4:	e008      	b.n	80030c8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80030b6:	f7ff fa0f 	bl	80024d8 <HAL_GetTick>
 80030ba:	4602      	mov	r2, r0
 80030bc:	693b      	ldr	r3, [r7, #16]
 80030be:	1ad3      	subs	r3, r2, r3
 80030c0:	2b02      	cmp	r3, #2
 80030c2:	d901      	bls.n	80030c8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80030c4:	2303      	movs	r3, #3
 80030c6:	e176      	b.n	80033b6 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80030c8:	4b0c      	ldr	r3, [pc, #48]	@ (80030fc <HAL_RCC_OscConfig+0x280>)
 80030ca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80030cc:	f003 0302 	and.w	r3, r3, #2
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d0f0      	beq.n	80030b6 <HAL_RCC_OscConfig+0x23a>
 80030d4:	e01a      	b.n	800310c <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80030d6:	4b09      	ldr	r3, [pc, #36]	@ (80030fc <HAL_RCC_OscConfig+0x280>)
 80030d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80030da:	4a08      	ldr	r2, [pc, #32]	@ (80030fc <HAL_RCC_OscConfig+0x280>)
 80030dc:	f023 0301 	bic.w	r3, r3, #1
 80030e0:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030e2:	f7ff f9f9 	bl	80024d8 <HAL_GetTick>
 80030e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80030e8:	e00a      	b.n	8003100 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80030ea:	f7ff f9f5 	bl	80024d8 <HAL_GetTick>
 80030ee:	4602      	mov	r2, r0
 80030f0:	693b      	ldr	r3, [r7, #16]
 80030f2:	1ad3      	subs	r3, r2, r3
 80030f4:	2b02      	cmp	r3, #2
 80030f6:	d903      	bls.n	8003100 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80030f8:	2303      	movs	r3, #3
 80030fa:	e15c      	b.n	80033b6 <HAL_RCC_OscConfig+0x53a>
 80030fc:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003100:	4b91      	ldr	r3, [pc, #580]	@ (8003348 <HAL_RCC_OscConfig+0x4cc>)
 8003102:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003104:	f003 0302 	and.w	r3, r3, #2
 8003108:	2b00      	cmp	r3, #0
 800310a:	d1ee      	bne.n	80030ea <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	f003 0304 	and.w	r3, r3, #4
 8003114:	2b00      	cmp	r3, #0
 8003116:	f000 80a4 	beq.w	8003262 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800311a:	4b8b      	ldr	r3, [pc, #556]	@ (8003348 <HAL_RCC_OscConfig+0x4cc>)
 800311c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800311e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003122:	2b00      	cmp	r3, #0
 8003124:	d10d      	bne.n	8003142 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8003126:	4b88      	ldr	r3, [pc, #544]	@ (8003348 <HAL_RCC_OscConfig+0x4cc>)
 8003128:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800312a:	4a87      	ldr	r2, [pc, #540]	@ (8003348 <HAL_RCC_OscConfig+0x4cc>)
 800312c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003130:	6413      	str	r3, [r2, #64]	@ 0x40
 8003132:	4b85      	ldr	r3, [pc, #532]	@ (8003348 <HAL_RCC_OscConfig+0x4cc>)
 8003134:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003136:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800313a:	60bb      	str	r3, [r7, #8]
 800313c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800313e:	2301      	movs	r3, #1
 8003140:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003142:	4b82      	ldr	r3, [pc, #520]	@ (800334c <HAL_RCC_OscConfig+0x4d0>)
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800314a:	2b00      	cmp	r3, #0
 800314c:	d118      	bne.n	8003180 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800314e:	4b7f      	ldr	r3, [pc, #508]	@ (800334c <HAL_RCC_OscConfig+0x4d0>)
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	4a7e      	ldr	r2, [pc, #504]	@ (800334c <HAL_RCC_OscConfig+0x4d0>)
 8003154:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003158:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800315a:	f7ff f9bd 	bl	80024d8 <HAL_GetTick>
 800315e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003160:	e008      	b.n	8003174 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003162:	f7ff f9b9 	bl	80024d8 <HAL_GetTick>
 8003166:	4602      	mov	r2, r0
 8003168:	693b      	ldr	r3, [r7, #16]
 800316a:	1ad3      	subs	r3, r2, r3
 800316c:	2b64      	cmp	r3, #100	@ 0x64
 800316e:	d901      	bls.n	8003174 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8003170:	2303      	movs	r3, #3
 8003172:	e120      	b.n	80033b6 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003174:	4b75      	ldr	r3, [pc, #468]	@ (800334c <HAL_RCC_OscConfig+0x4d0>)
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800317c:	2b00      	cmp	r3, #0
 800317e:	d0f0      	beq.n	8003162 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	689b      	ldr	r3, [r3, #8]
 8003184:	2b01      	cmp	r3, #1
 8003186:	d106      	bne.n	8003196 <HAL_RCC_OscConfig+0x31a>
 8003188:	4b6f      	ldr	r3, [pc, #444]	@ (8003348 <HAL_RCC_OscConfig+0x4cc>)
 800318a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800318c:	4a6e      	ldr	r2, [pc, #440]	@ (8003348 <HAL_RCC_OscConfig+0x4cc>)
 800318e:	f043 0301 	orr.w	r3, r3, #1
 8003192:	6713      	str	r3, [r2, #112]	@ 0x70
 8003194:	e02d      	b.n	80031f2 <HAL_RCC_OscConfig+0x376>
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	689b      	ldr	r3, [r3, #8]
 800319a:	2b00      	cmp	r3, #0
 800319c:	d10c      	bne.n	80031b8 <HAL_RCC_OscConfig+0x33c>
 800319e:	4b6a      	ldr	r3, [pc, #424]	@ (8003348 <HAL_RCC_OscConfig+0x4cc>)
 80031a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031a2:	4a69      	ldr	r2, [pc, #420]	@ (8003348 <HAL_RCC_OscConfig+0x4cc>)
 80031a4:	f023 0301 	bic.w	r3, r3, #1
 80031a8:	6713      	str	r3, [r2, #112]	@ 0x70
 80031aa:	4b67      	ldr	r3, [pc, #412]	@ (8003348 <HAL_RCC_OscConfig+0x4cc>)
 80031ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031ae:	4a66      	ldr	r2, [pc, #408]	@ (8003348 <HAL_RCC_OscConfig+0x4cc>)
 80031b0:	f023 0304 	bic.w	r3, r3, #4
 80031b4:	6713      	str	r3, [r2, #112]	@ 0x70
 80031b6:	e01c      	b.n	80031f2 <HAL_RCC_OscConfig+0x376>
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	689b      	ldr	r3, [r3, #8]
 80031bc:	2b05      	cmp	r3, #5
 80031be:	d10c      	bne.n	80031da <HAL_RCC_OscConfig+0x35e>
 80031c0:	4b61      	ldr	r3, [pc, #388]	@ (8003348 <HAL_RCC_OscConfig+0x4cc>)
 80031c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031c4:	4a60      	ldr	r2, [pc, #384]	@ (8003348 <HAL_RCC_OscConfig+0x4cc>)
 80031c6:	f043 0304 	orr.w	r3, r3, #4
 80031ca:	6713      	str	r3, [r2, #112]	@ 0x70
 80031cc:	4b5e      	ldr	r3, [pc, #376]	@ (8003348 <HAL_RCC_OscConfig+0x4cc>)
 80031ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031d0:	4a5d      	ldr	r2, [pc, #372]	@ (8003348 <HAL_RCC_OscConfig+0x4cc>)
 80031d2:	f043 0301 	orr.w	r3, r3, #1
 80031d6:	6713      	str	r3, [r2, #112]	@ 0x70
 80031d8:	e00b      	b.n	80031f2 <HAL_RCC_OscConfig+0x376>
 80031da:	4b5b      	ldr	r3, [pc, #364]	@ (8003348 <HAL_RCC_OscConfig+0x4cc>)
 80031dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031de:	4a5a      	ldr	r2, [pc, #360]	@ (8003348 <HAL_RCC_OscConfig+0x4cc>)
 80031e0:	f023 0301 	bic.w	r3, r3, #1
 80031e4:	6713      	str	r3, [r2, #112]	@ 0x70
 80031e6:	4b58      	ldr	r3, [pc, #352]	@ (8003348 <HAL_RCC_OscConfig+0x4cc>)
 80031e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031ea:	4a57      	ldr	r2, [pc, #348]	@ (8003348 <HAL_RCC_OscConfig+0x4cc>)
 80031ec:	f023 0304 	bic.w	r3, r3, #4
 80031f0:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	689b      	ldr	r3, [r3, #8]
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d015      	beq.n	8003226 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031fa:	f7ff f96d 	bl	80024d8 <HAL_GetTick>
 80031fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003200:	e00a      	b.n	8003218 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003202:	f7ff f969 	bl	80024d8 <HAL_GetTick>
 8003206:	4602      	mov	r2, r0
 8003208:	693b      	ldr	r3, [r7, #16]
 800320a:	1ad3      	subs	r3, r2, r3
 800320c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003210:	4293      	cmp	r3, r2
 8003212:	d901      	bls.n	8003218 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8003214:	2303      	movs	r3, #3
 8003216:	e0ce      	b.n	80033b6 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003218:	4b4b      	ldr	r3, [pc, #300]	@ (8003348 <HAL_RCC_OscConfig+0x4cc>)
 800321a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800321c:	f003 0302 	and.w	r3, r3, #2
 8003220:	2b00      	cmp	r3, #0
 8003222:	d0ee      	beq.n	8003202 <HAL_RCC_OscConfig+0x386>
 8003224:	e014      	b.n	8003250 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003226:	f7ff f957 	bl	80024d8 <HAL_GetTick>
 800322a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800322c:	e00a      	b.n	8003244 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800322e:	f7ff f953 	bl	80024d8 <HAL_GetTick>
 8003232:	4602      	mov	r2, r0
 8003234:	693b      	ldr	r3, [r7, #16]
 8003236:	1ad3      	subs	r3, r2, r3
 8003238:	f241 3288 	movw	r2, #5000	@ 0x1388
 800323c:	4293      	cmp	r3, r2
 800323e:	d901      	bls.n	8003244 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8003240:	2303      	movs	r3, #3
 8003242:	e0b8      	b.n	80033b6 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003244:	4b40      	ldr	r3, [pc, #256]	@ (8003348 <HAL_RCC_OscConfig+0x4cc>)
 8003246:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003248:	f003 0302 	and.w	r3, r3, #2
 800324c:	2b00      	cmp	r3, #0
 800324e:	d1ee      	bne.n	800322e <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003250:	7dfb      	ldrb	r3, [r7, #23]
 8003252:	2b01      	cmp	r3, #1
 8003254:	d105      	bne.n	8003262 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003256:	4b3c      	ldr	r3, [pc, #240]	@ (8003348 <HAL_RCC_OscConfig+0x4cc>)
 8003258:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800325a:	4a3b      	ldr	r2, [pc, #236]	@ (8003348 <HAL_RCC_OscConfig+0x4cc>)
 800325c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003260:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	699b      	ldr	r3, [r3, #24]
 8003266:	2b00      	cmp	r3, #0
 8003268:	f000 80a4 	beq.w	80033b4 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800326c:	4b36      	ldr	r3, [pc, #216]	@ (8003348 <HAL_RCC_OscConfig+0x4cc>)
 800326e:	689b      	ldr	r3, [r3, #8]
 8003270:	f003 030c 	and.w	r3, r3, #12
 8003274:	2b08      	cmp	r3, #8
 8003276:	d06b      	beq.n	8003350 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	699b      	ldr	r3, [r3, #24]
 800327c:	2b02      	cmp	r3, #2
 800327e:	d149      	bne.n	8003314 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003280:	4b31      	ldr	r3, [pc, #196]	@ (8003348 <HAL_RCC_OscConfig+0x4cc>)
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	4a30      	ldr	r2, [pc, #192]	@ (8003348 <HAL_RCC_OscConfig+0x4cc>)
 8003286:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800328a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800328c:	f7ff f924 	bl	80024d8 <HAL_GetTick>
 8003290:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003292:	e008      	b.n	80032a6 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003294:	f7ff f920 	bl	80024d8 <HAL_GetTick>
 8003298:	4602      	mov	r2, r0
 800329a:	693b      	ldr	r3, [r7, #16]
 800329c:	1ad3      	subs	r3, r2, r3
 800329e:	2b02      	cmp	r3, #2
 80032a0:	d901      	bls.n	80032a6 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80032a2:	2303      	movs	r3, #3
 80032a4:	e087      	b.n	80033b6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80032a6:	4b28      	ldr	r3, [pc, #160]	@ (8003348 <HAL_RCC_OscConfig+0x4cc>)
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d1f0      	bne.n	8003294 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	69da      	ldr	r2, [r3, #28]
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	6a1b      	ldr	r3, [r3, #32]
 80032ba:	431a      	orrs	r2, r3
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032c0:	019b      	lsls	r3, r3, #6
 80032c2:	431a      	orrs	r2, r3
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032c8:	085b      	lsrs	r3, r3, #1
 80032ca:	3b01      	subs	r3, #1
 80032cc:	041b      	lsls	r3, r3, #16
 80032ce:	431a      	orrs	r2, r3
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032d4:	061b      	lsls	r3, r3, #24
 80032d6:	4313      	orrs	r3, r2
 80032d8:	4a1b      	ldr	r2, [pc, #108]	@ (8003348 <HAL_RCC_OscConfig+0x4cc>)
 80032da:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80032de:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80032e0:	4b19      	ldr	r3, [pc, #100]	@ (8003348 <HAL_RCC_OscConfig+0x4cc>)
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	4a18      	ldr	r2, [pc, #96]	@ (8003348 <HAL_RCC_OscConfig+0x4cc>)
 80032e6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80032ea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032ec:	f7ff f8f4 	bl	80024d8 <HAL_GetTick>
 80032f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80032f2:	e008      	b.n	8003306 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032f4:	f7ff f8f0 	bl	80024d8 <HAL_GetTick>
 80032f8:	4602      	mov	r2, r0
 80032fa:	693b      	ldr	r3, [r7, #16]
 80032fc:	1ad3      	subs	r3, r2, r3
 80032fe:	2b02      	cmp	r3, #2
 8003300:	d901      	bls.n	8003306 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8003302:	2303      	movs	r3, #3
 8003304:	e057      	b.n	80033b6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003306:	4b10      	ldr	r3, [pc, #64]	@ (8003348 <HAL_RCC_OscConfig+0x4cc>)
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800330e:	2b00      	cmp	r3, #0
 8003310:	d0f0      	beq.n	80032f4 <HAL_RCC_OscConfig+0x478>
 8003312:	e04f      	b.n	80033b4 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003314:	4b0c      	ldr	r3, [pc, #48]	@ (8003348 <HAL_RCC_OscConfig+0x4cc>)
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	4a0b      	ldr	r2, [pc, #44]	@ (8003348 <HAL_RCC_OscConfig+0x4cc>)
 800331a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800331e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003320:	f7ff f8da 	bl	80024d8 <HAL_GetTick>
 8003324:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003326:	e008      	b.n	800333a <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003328:	f7ff f8d6 	bl	80024d8 <HAL_GetTick>
 800332c:	4602      	mov	r2, r0
 800332e:	693b      	ldr	r3, [r7, #16]
 8003330:	1ad3      	subs	r3, r2, r3
 8003332:	2b02      	cmp	r3, #2
 8003334:	d901      	bls.n	800333a <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8003336:	2303      	movs	r3, #3
 8003338:	e03d      	b.n	80033b6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800333a:	4b03      	ldr	r3, [pc, #12]	@ (8003348 <HAL_RCC_OscConfig+0x4cc>)
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003342:	2b00      	cmp	r3, #0
 8003344:	d1f0      	bne.n	8003328 <HAL_RCC_OscConfig+0x4ac>
 8003346:	e035      	b.n	80033b4 <HAL_RCC_OscConfig+0x538>
 8003348:	40023800 	.word	0x40023800
 800334c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8003350:	4b1b      	ldr	r3, [pc, #108]	@ (80033c0 <HAL_RCC_OscConfig+0x544>)
 8003352:	685b      	ldr	r3, [r3, #4]
 8003354:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	699b      	ldr	r3, [r3, #24]
 800335a:	2b01      	cmp	r3, #1
 800335c:	d028      	beq.n	80033b0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003368:	429a      	cmp	r2, r3
 800336a:	d121      	bne.n	80033b0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003376:	429a      	cmp	r2, r3
 8003378:	d11a      	bne.n	80033b0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800337a:	68fa      	ldr	r2, [r7, #12]
 800337c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003380:	4013      	ands	r3, r2
 8003382:	687a      	ldr	r2, [r7, #4]
 8003384:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003386:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003388:	4293      	cmp	r3, r2
 800338a:	d111      	bne.n	80033b0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003396:	085b      	lsrs	r3, r3, #1
 8003398:	3b01      	subs	r3, #1
 800339a:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800339c:	429a      	cmp	r2, r3
 800339e:	d107      	bne.n	80033b0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033aa:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80033ac:	429a      	cmp	r2, r3
 80033ae:	d001      	beq.n	80033b4 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 80033b0:	2301      	movs	r3, #1
 80033b2:	e000      	b.n	80033b6 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 80033b4:	2300      	movs	r3, #0
}
 80033b6:	4618      	mov	r0, r3
 80033b8:	3718      	adds	r7, #24
 80033ba:	46bd      	mov	sp, r7
 80033bc:	bd80      	pop	{r7, pc}
 80033be:	bf00      	nop
 80033c0:	40023800 	.word	0x40023800

080033c4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80033c4:	b580      	push	{r7, lr}
 80033c6:	b084      	sub	sp, #16
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]
 80033cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80033ce:	2300      	movs	r3, #0
 80033d0:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d101      	bne.n	80033dc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80033d8:	2301      	movs	r3, #1
 80033da:	e0d0      	b.n	800357e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80033dc:	4b6a      	ldr	r3, [pc, #424]	@ (8003588 <HAL_RCC_ClockConfig+0x1c4>)
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f003 030f 	and.w	r3, r3, #15
 80033e4:	683a      	ldr	r2, [r7, #0]
 80033e6:	429a      	cmp	r2, r3
 80033e8:	d910      	bls.n	800340c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033ea:	4b67      	ldr	r3, [pc, #412]	@ (8003588 <HAL_RCC_ClockConfig+0x1c4>)
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f023 020f 	bic.w	r2, r3, #15
 80033f2:	4965      	ldr	r1, [pc, #404]	@ (8003588 <HAL_RCC_ClockConfig+0x1c4>)
 80033f4:	683b      	ldr	r3, [r7, #0]
 80033f6:	4313      	orrs	r3, r2
 80033f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80033fa:	4b63      	ldr	r3, [pc, #396]	@ (8003588 <HAL_RCC_ClockConfig+0x1c4>)
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f003 030f 	and.w	r3, r3, #15
 8003402:	683a      	ldr	r2, [r7, #0]
 8003404:	429a      	cmp	r2, r3
 8003406:	d001      	beq.n	800340c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003408:	2301      	movs	r3, #1
 800340a:	e0b8      	b.n	800357e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f003 0302 	and.w	r3, r3, #2
 8003414:	2b00      	cmp	r3, #0
 8003416:	d020      	beq.n	800345a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f003 0304 	and.w	r3, r3, #4
 8003420:	2b00      	cmp	r3, #0
 8003422:	d005      	beq.n	8003430 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003424:	4b59      	ldr	r3, [pc, #356]	@ (800358c <HAL_RCC_ClockConfig+0x1c8>)
 8003426:	689b      	ldr	r3, [r3, #8]
 8003428:	4a58      	ldr	r2, [pc, #352]	@ (800358c <HAL_RCC_ClockConfig+0x1c8>)
 800342a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800342e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f003 0308 	and.w	r3, r3, #8
 8003438:	2b00      	cmp	r3, #0
 800343a:	d005      	beq.n	8003448 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800343c:	4b53      	ldr	r3, [pc, #332]	@ (800358c <HAL_RCC_ClockConfig+0x1c8>)
 800343e:	689b      	ldr	r3, [r3, #8]
 8003440:	4a52      	ldr	r2, [pc, #328]	@ (800358c <HAL_RCC_ClockConfig+0x1c8>)
 8003442:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003446:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003448:	4b50      	ldr	r3, [pc, #320]	@ (800358c <HAL_RCC_ClockConfig+0x1c8>)
 800344a:	689b      	ldr	r3, [r3, #8]
 800344c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	689b      	ldr	r3, [r3, #8]
 8003454:	494d      	ldr	r1, [pc, #308]	@ (800358c <HAL_RCC_ClockConfig+0x1c8>)
 8003456:	4313      	orrs	r3, r2
 8003458:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	f003 0301 	and.w	r3, r3, #1
 8003462:	2b00      	cmp	r3, #0
 8003464:	d040      	beq.n	80034e8 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	685b      	ldr	r3, [r3, #4]
 800346a:	2b01      	cmp	r3, #1
 800346c:	d107      	bne.n	800347e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800346e:	4b47      	ldr	r3, [pc, #284]	@ (800358c <HAL_RCC_ClockConfig+0x1c8>)
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003476:	2b00      	cmp	r3, #0
 8003478:	d115      	bne.n	80034a6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800347a:	2301      	movs	r3, #1
 800347c:	e07f      	b.n	800357e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	685b      	ldr	r3, [r3, #4]
 8003482:	2b02      	cmp	r3, #2
 8003484:	d107      	bne.n	8003496 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003486:	4b41      	ldr	r3, [pc, #260]	@ (800358c <HAL_RCC_ClockConfig+0x1c8>)
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800348e:	2b00      	cmp	r3, #0
 8003490:	d109      	bne.n	80034a6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003492:	2301      	movs	r3, #1
 8003494:	e073      	b.n	800357e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003496:	4b3d      	ldr	r3, [pc, #244]	@ (800358c <HAL_RCC_ClockConfig+0x1c8>)
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f003 0302 	and.w	r3, r3, #2
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d101      	bne.n	80034a6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80034a2:	2301      	movs	r3, #1
 80034a4:	e06b      	b.n	800357e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80034a6:	4b39      	ldr	r3, [pc, #228]	@ (800358c <HAL_RCC_ClockConfig+0x1c8>)
 80034a8:	689b      	ldr	r3, [r3, #8]
 80034aa:	f023 0203 	bic.w	r2, r3, #3
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	685b      	ldr	r3, [r3, #4]
 80034b2:	4936      	ldr	r1, [pc, #216]	@ (800358c <HAL_RCC_ClockConfig+0x1c8>)
 80034b4:	4313      	orrs	r3, r2
 80034b6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80034b8:	f7ff f80e 	bl	80024d8 <HAL_GetTick>
 80034bc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034be:	e00a      	b.n	80034d6 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80034c0:	f7ff f80a 	bl	80024d8 <HAL_GetTick>
 80034c4:	4602      	mov	r2, r0
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	1ad3      	subs	r3, r2, r3
 80034ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80034ce:	4293      	cmp	r3, r2
 80034d0:	d901      	bls.n	80034d6 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80034d2:	2303      	movs	r3, #3
 80034d4:	e053      	b.n	800357e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034d6:	4b2d      	ldr	r3, [pc, #180]	@ (800358c <HAL_RCC_ClockConfig+0x1c8>)
 80034d8:	689b      	ldr	r3, [r3, #8]
 80034da:	f003 020c 	and.w	r2, r3, #12
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	685b      	ldr	r3, [r3, #4]
 80034e2:	009b      	lsls	r3, r3, #2
 80034e4:	429a      	cmp	r2, r3
 80034e6:	d1eb      	bne.n	80034c0 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80034e8:	4b27      	ldr	r3, [pc, #156]	@ (8003588 <HAL_RCC_ClockConfig+0x1c4>)
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f003 030f 	and.w	r3, r3, #15
 80034f0:	683a      	ldr	r2, [r7, #0]
 80034f2:	429a      	cmp	r2, r3
 80034f4:	d210      	bcs.n	8003518 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034f6:	4b24      	ldr	r3, [pc, #144]	@ (8003588 <HAL_RCC_ClockConfig+0x1c4>)
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f023 020f 	bic.w	r2, r3, #15
 80034fe:	4922      	ldr	r1, [pc, #136]	@ (8003588 <HAL_RCC_ClockConfig+0x1c4>)
 8003500:	683b      	ldr	r3, [r7, #0]
 8003502:	4313      	orrs	r3, r2
 8003504:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003506:	4b20      	ldr	r3, [pc, #128]	@ (8003588 <HAL_RCC_ClockConfig+0x1c4>)
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f003 030f 	and.w	r3, r3, #15
 800350e:	683a      	ldr	r2, [r7, #0]
 8003510:	429a      	cmp	r2, r3
 8003512:	d001      	beq.n	8003518 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8003514:	2301      	movs	r3, #1
 8003516:	e032      	b.n	800357e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	f003 0304 	and.w	r3, r3, #4
 8003520:	2b00      	cmp	r3, #0
 8003522:	d008      	beq.n	8003536 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003524:	4b19      	ldr	r3, [pc, #100]	@ (800358c <HAL_RCC_ClockConfig+0x1c8>)
 8003526:	689b      	ldr	r3, [r3, #8]
 8003528:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	68db      	ldr	r3, [r3, #12]
 8003530:	4916      	ldr	r1, [pc, #88]	@ (800358c <HAL_RCC_ClockConfig+0x1c8>)
 8003532:	4313      	orrs	r3, r2
 8003534:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	f003 0308 	and.w	r3, r3, #8
 800353e:	2b00      	cmp	r3, #0
 8003540:	d009      	beq.n	8003556 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003542:	4b12      	ldr	r3, [pc, #72]	@ (800358c <HAL_RCC_ClockConfig+0x1c8>)
 8003544:	689b      	ldr	r3, [r3, #8]
 8003546:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	691b      	ldr	r3, [r3, #16]
 800354e:	00db      	lsls	r3, r3, #3
 8003550:	490e      	ldr	r1, [pc, #56]	@ (800358c <HAL_RCC_ClockConfig+0x1c8>)
 8003552:	4313      	orrs	r3, r2
 8003554:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003556:	f000 f821 	bl	800359c <HAL_RCC_GetSysClockFreq>
 800355a:	4602      	mov	r2, r0
 800355c:	4b0b      	ldr	r3, [pc, #44]	@ (800358c <HAL_RCC_ClockConfig+0x1c8>)
 800355e:	689b      	ldr	r3, [r3, #8]
 8003560:	091b      	lsrs	r3, r3, #4
 8003562:	f003 030f 	and.w	r3, r3, #15
 8003566:	490a      	ldr	r1, [pc, #40]	@ (8003590 <HAL_RCC_ClockConfig+0x1cc>)
 8003568:	5ccb      	ldrb	r3, [r1, r3]
 800356a:	fa22 f303 	lsr.w	r3, r2, r3
 800356e:	4a09      	ldr	r2, [pc, #36]	@ (8003594 <HAL_RCC_ClockConfig+0x1d0>)
 8003570:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003572:	4b09      	ldr	r3, [pc, #36]	@ (8003598 <HAL_RCC_ClockConfig+0x1d4>)
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	4618      	mov	r0, r3
 8003578:	f7fe ff6a 	bl	8002450 <HAL_InitTick>

  return HAL_OK;
 800357c:	2300      	movs	r3, #0
}
 800357e:	4618      	mov	r0, r3
 8003580:	3710      	adds	r7, #16
 8003582:	46bd      	mov	sp, r7
 8003584:	bd80      	pop	{r7, pc}
 8003586:	bf00      	nop
 8003588:	40023c00 	.word	0x40023c00
 800358c:	40023800 	.word	0x40023800
 8003590:	0800bbb4 	.word	0x0800bbb4
 8003594:	20000034 	.word	0x20000034
 8003598:	20000038 	.word	0x20000038

0800359c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800359c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80035a0:	b094      	sub	sp, #80	@ 0x50
 80035a2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80035a4:	2300      	movs	r3, #0
 80035a6:	647b      	str	r3, [r7, #68]	@ 0x44
 80035a8:	2300      	movs	r3, #0
 80035aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80035ac:	2300      	movs	r3, #0
 80035ae:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 80035b0:	2300      	movs	r3, #0
 80035b2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80035b4:	4b79      	ldr	r3, [pc, #484]	@ (800379c <HAL_RCC_GetSysClockFreq+0x200>)
 80035b6:	689b      	ldr	r3, [r3, #8]
 80035b8:	f003 030c 	and.w	r3, r3, #12
 80035bc:	2b08      	cmp	r3, #8
 80035be:	d00d      	beq.n	80035dc <HAL_RCC_GetSysClockFreq+0x40>
 80035c0:	2b08      	cmp	r3, #8
 80035c2:	f200 80e1 	bhi.w	8003788 <HAL_RCC_GetSysClockFreq+0x1ec>
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d002      	beq.n	80035d0 <HAL_RCC_GetSysClockFreq+0x34>
 80035ca:	2b04      	cmp	r3, #4
 80035cc:	d003      	beq.n	80035d6 <HAL_RCC_GetSysClockFreq+0x3a>
 80035ce:	e0db      	b.n	8003788 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80035d0:	4b73      	ldr	r3, [pc, #460]	@ (80037a0 <HAL_RCC_GetSysClockFreq+0x204>)
 80035d2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80035d4:	e0db      	b.n	800378e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80035d6:	4b73      	ldr	r3, [pc, #460]	@ (80037a4 <HAL_RCC_GetSysClockFreq+0x208>)
 80035d8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80035da:	e0d8      	b.n	800378e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80035dc:	4b6f      	ldr	r3, [pc, #444]	@ (800379c <HAL_RCC_GetSysClockFreq+0x200>)
 80035de:	685b      	ldr	r3, [r3, #4]
 80035e0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80035e4:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80035e6:	4b6d      	ldr	r3, [pc, #436]	@ (800379c <HAL_RCC_GetSysClockFreq+0x200>)
 80035e8:	685b      	ldr	r3, [r3, #4]
 80035ea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d063      	beq.n	80036ba <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80035f2:	4b6a      	ldr	r3, [pc, #424]	@ (800379c <HAL_RCC_GetSysClockFreq+0x200>)
 80035f4:	685b      	ldr	r3, [r3, #4]
 80035f6:	099b      	lsrs	r3, r3, #6
 80035f8:	2200      	movs	r2, #0
 80035fa:	63bb      	str	r3, [r7, #56]	@ 0x38
 80035fc:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80035fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003600:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003604:	633b      	str	r3, [r7, #48]	@ 0x30
 8003606:	2300      	movs	r3, #0
 8003608:	637b      	str	r3, [r7, #52]	@ 0x34
 800360a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800360e:	4622      	mov	r2, r4
 8003610:	462b      	mov	r3, r5
 8003612:	f04f 0000 	mov.w	r0, #0
 8003616:	f04f 0100 	mov.w	r1, #0
 800361a:	0159      	lsls	r1, r3, #5
 800361c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003620:	0150      	lsls	r0, r2, #5
 8003622:	4602      	mov	r2, r0
 8003624:	460b      	mov	r3, r1
 8003626:	4621      	mov	r1, r4
 8003628:	1a51      	subs	r1, r2, r1
 800362a:	6139      	str	r1, [r7, #16]
 800362c:	4629      	mov	r1, r5
 800362e:	eb63 0301 	sbc.w	r3, r3, r1
 8003632:	617b      	str	r3, [r7, #20]
 8003634:	f04f 0200 	mov.w	r2, #0
 8003638:	f04f 0300 	mov.w	r3, #0
 800363c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003640:	4659      	mov	r1, fp
 8003642:	018b      	lsls	r3, r1, #6
 8003644:	4651      	mov	r1, sl
 8003646:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800364a:	4651      	mov	r1, sl
 800364c:	018a      	lsls	r2, r1, #6
 800364e:	4651      	mov	r1, sl
 8003650:	ebb2 0801 	subs.w	r8, r2, r1
 8003654:	4659      	mov	r1, fp
 8003656:	eb63 0901 	sbc.w	r9, r3, r1
 800365a:	f04f 0200 	mov.w	r2, #0
 800365e:	f04f 0300 	mov.w	r3, #0
 8003662:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003666:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800366a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800366e:	4690      	mov	r8, r2
 8003670:	4699      	mov	r9, r3
 8003672:	4623      	mov	r3, r4
 8003674:	eb18 0303 	adds.w	r3, r8, r3
 8003678:	60bb      	str	r3, [r7, #8]
 800367a:	462b      	mov	r3, r5
 800367c:	eb49 0303 	adc.w	r3, r9, r3
 8003680:	60fb      	str	r3, [r7, #12]
 8003682:	f04f 0200 	mov.w	r2, #0
 8003686:	f04f 0300 	mov.w	r3, #0
 800368a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800368e:	4629      	mov	r1, r5
 8003690:	024b      	lsls	r3, r1, #9
 8003692:	4621      	mov	r1, r4
 8003694:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003698:	4621      	mov	r1, r4
 800369a:	024a      	lsls	r2, r1, #9
 800369c:	4610      	mov	r0, r2
 800369e:	4619      	mov	r1, r3
 80036a0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80036a2:	2200      	movs	r2, #0
 80036a4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80036a6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80036a8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80036ac:	f7fd fb0c 	bl	8000cc8 <__aeabi_uldivmod>
 80036b0:	4602      	mov	r2, r0
 80036b2:	460b      	mov	r3, r1
 80036b4:	4613      	mov	r3, r2
 80036b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80036b8:	e058      	b.n	800376c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80036ba:	4b38      	ldr	r3, [pc, #224]	@ (800379c <HAL_RCC_GetSysClockFreq+0x200>)
 80036bc:	685b      	ldr	r3, [r3, #4]
 80036be:	099b      	lsrs	r3, r3, #6
 80036c0:	2200      	movs	r2, #0
 80036c2:	4618      	mov	r0, r3
 80036c4:	4611      	mov	r1, r2
 80036c6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80036ca:	623b      	str	r3, [r7, #32]
 80036cc:	2300      	movs	r3, #0
 80036ce:	627b      	str	r3, [r7, #36]	@ 0x24
 80036d0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80036d4:	4642      	mov	r2, r8
 80036d6:	464b      	mov	r3, r9
 80036d8:	f04f 0000 	mov.w	r0, #0
 80036dc:	f04f 0100 	mov.w	r1, #0
 80036e0:	0159      	lsls	r1, r3, #5
 80036e2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80036e6:	0150      	lsls	r0, r2, #5
 80036e8:	4602      	mov	r2, r0
 80036ea:	460b      	mov	r3, r1
 80036ec:	4641      	mov	r1, r8
 80036ee:	ebb2 0a01 	subs.w	sl, r2, r1
 80036f2:	4649      	mov	r1, r9
 80036f4:	eb63 0b01 	sbc.w	fp, r3, r1
 80036f8:	f04f 0200 	mov.w	r2, #0
 80036fc:	f04f 0300 	mov.w	r3, #0
 8003700:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003704:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003708:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800370c:	ebb2 040a 	subs.w	r4, r2, sl
 8003710:	eb63 050b 	sbc.w	r5, r3, fp
 8003714:	f04f 0200 	mov.w	r2, #0
 8003718:	f04f 0300 	mov.w	r3, #0
 800371c:	00eb      	lsls	r3, r5, #3
 800371e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003722:	00e2      	lsls	r2, r4, #3
 8003724:	4614      	mov	r4, r2
 8003726:	461d      	mov	r5, r3
 8003728:	4643      	mov	r3, r8
 800372a:	18e3      	adds	r3, r4, r3
 800372c:	603b      	str	r3, [r7, #0]
 800372e:	464b      	mov	r3, r9
 8003730:	eb45 0303 	adc.w	r3, r5, r3
 8003734:	607b      	str	r3, [r7, #4]
 8003736:	f04f 0200 	mov.w	r2, #0
 800373a:	f04f 0300 	mov.w	r3, #0
 800373e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003742:	4629      	mov	r1, r5
 8003744:	028b      	lsls	r3, r1, #10
 8003746:	4621      	mov	r1, r4
 8003748:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800374c:	4621      	mov	r1, r4
 800374e:	028a      	lsls	r2, r1, #10
 8003750:	4610      	mov	r0, r2
 8003752:	4619      	mov	r1, r3
 8003754:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003756:	2200      	movs	r2, #0
 8003758:	61bb      	str	r3, [r7, #24]
 800375a:	61fa      	str	r2, [r7, #28]
 800375c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003760:	f7fd fab2 	bl	8000cc8 <__aeabi_uldivmod>
 8003764:	4602      	mov	r2, r0
 8003766:	460b      	mov	r3, r1
 8003768:	4613      	mov	r3, r2
 800376a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800376c:	4b0b      	ldr	r3, [pc, #44]	@ (800379c <HAL_RCC_GetSysClockFreq+0x200>)
 800376e:	685b      	ldr	r3, [r3, #4]
 8003770:	0c1b      	lsrs	r3, r3, #16
 8003772:	f003 0303 	and.w	r3, r3, #3
 8003776:	3301      	adds	r3, #1
 8003778:	005b      	lsls	r3, r3, #1
 800377a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800377c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800377e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003780:	fbb2 f3f3 	udiv	r3, r2, r3
 8003784:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003786:	e002      	b.n	800378e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003788:	4b05      	ldr	r3, [pc, #20]	@ (80037a0 <HAL_RCC_GetSysClockFreq+0x204>)
 800378a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800378c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800378e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003790:	4618      	mov	r0, r3
 8003792:	3750      	adds	r7, #80	@ 0x50
 8003794:	46bd      	mov	sp, r7
 8003796:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800379a:	bf00      	nop
 800379c:	40023800 	.word	0x40023800
 80037a0:	00f42400 	.word	0x00f42400
 80037a4:	007a1200 	.word	0x007a1200

080037a8 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80037a8:	b480      	push	{r7}
 80037aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80037ac:	4b03      	ldr	r3, [pc, #12]	@ (80037bc <HAL_RCC_GetHCLKFreq+0x14>)
 80037ae:	681b      	ldr	r3, [r3, #0]
}
 80037b0:	4618      	mov	r0, r3
 80037b2:	46bd      	mov	sp, r7
 80037b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b8:	4770      	bx	lr
 80037ba:	bf00      	nop
 80037bc:	20000034 	.word	0x20000034

080037c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80037c0:	b580      	push	{r7, lr}
 80037c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80037c4:	f7ff fff0 	bl	80037a8 <HAL_RCC_GetHCLKFreq>
 80037c8:	4602      	mov	r2, r0
 80037ca:	4b05      	ldr	r3, [pc, #20]	@ (80037e0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80037cc:	689b      	ldr	r3, [r3, #8]
 80037ce:	0a9b      	lsrs	r3, r3, #10
 80037d0:	f003 0307 	and.w	r3, r3, #7
 80037d4:	4903      	ldr	r1, [pc, #12]	@ (80037e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80037d6:	5ccb      	ldrb	r3, [r1, r3]
 80037d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80037dc:	4618      	mov	r0, r3
 80037de:	bd80      	pop	{r7, pc}
 80037e0:	40023800 	.word	0x40023800
 80037e4:	0800bbc4 	.word	0x0800bbc4

080037e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80037e8:	b580      	push	{r7, lr}
 80037ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80037ec:	f7ff ffdc 	bl	80037a8 <HAL_RCC_GetHCLKFreq>
 80037f0:	4602      	mov	r2, r0
 80037f2:	4b05      	ldr	r3, [pc, #20]	@ (8003808 <HAL_RCC_GetPCLK2Freq+0x20>)
 80037f4:	689b      	ldr	r3, [r3, #8]
 80037f6:	0b5b      	lsrs	r3, r3, #13
 80037f8:	f003 0307 	and.w	r3, r3, #7
 80037fc:	4903      	ldr	r1, [pc, #12]	@ (800380c <HAL_RCC_GetPCLK2Freq+0x24>)
 80037fe:	5ccb      	ldrb	r3, [r1, r3]
 8003800:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003804:	4618      	mov	r0, r3
 8003806:	bd80      	pop	{r7, pc}
 8003808:	40023800 	.word	0x40023800
 800380c:	0800bbc4 	.word	0x0800bbc4

08003810 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003810:	b580      	push	{r7, lr}
 8003812:	b088      	sub	sp, #32
 8003814:	af00      	add	r7, sp, #0
 8003816:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8003818:	2300      	movs	r3, #0
 800381a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 800381c:	2300      	movs	r3, #0
 800381e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8003820:	2300      	movs	r3, #0
 8003822:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8003824:	2300      	movs	r3, #0
 8003826:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8003828:	2300      	movs	r3, #0
 800382a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	f003 0301 	and.w	r3, r3, #1
 8003834:	2b00      	cmp	r3, #0
 8003836:	d012      	beq.n	800385e <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003838:	4b69      	ldr	r3, [pc, #420]	@ (80039e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800383a:	689b      	ldr	r3, [r3, #8]
 800383c:	4a68      	ldr	r2, [pc, #416]	@ (80039e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800383e:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8003842:	6093      	str	r3, [r2, #8]
 8003844:	4b66      	ldr	r3, [pc, #408]	@ (80039e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003846:	689a      	ldr	r2, [r3, #8]
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800384c:	4964      	ldr	r1, [pc, #400]	@ (80039e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800384e:	4313      	orrs	r3, r2
 8003850:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003856:	2b00      	cmp	r3, #0
 8003858:	d101      	bne.n	800385e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800385a:	2301      	movs	r3, #1
 800385c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003866:	2b00      	cmp	r3, #0
 8003868:	d017      	beq.n	800389a <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800386a:	4b5d      	ldr	r3, [pc, #372]	@ (80039e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800386c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003870:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003878:	4959      	ldr	r1, [pc, #356]	@ (80039e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800387a:	4313      	orrs	r3, r2
 800387c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003884:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003888:	d101      	bne.n	800388e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800388a:	2301      	movs	r3, #1
 800388c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003892:	2b00      	cmp	r3, #0
 8003894:	d101      	bne.n	800389a <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8003896:	2301      	movs	r3, #1
 8003898:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d017      	beq.n	80038d6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80038a6:	4b4e      	ldr	r3, [pc, #312]	@ (80039e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80038a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80038ac:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038b4:	494a      	ldr	r1, [pc, #296]	@ (80039e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80038b6:	4313      	orrs	r3, r2
 80038b8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038c0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80038c4:	d101      	bne.n	80038ca <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80038c6:	2301      	movs	r3, #1
 80038c8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d101      	bne.n	80038d6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80038d2:	2301      	movs	r3, #1
 80038d4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d001      	beq.n	80038e6 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80038e2:	2301      	movs	r3, #1
 80038e4:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f003 0320 	and.w	r3, r3, #32
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	f000 808b 	beq.w	8003a0a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80038f4:	4b3a      	ldr	r3, [pc, #232]	@ (80039e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80038f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038f8:	4a39      	ldr	r2, [pc, #228]	@ (80039e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80038fa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80038fe:	6413      	str	r3, [r2, #64]	@ 0x40
 8003900:	4b37      	ldr	r3, [pc, #220]	@ (80039e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003902:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003904:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003908:	60bb      	str	r3, [r7, #8]
 800390a:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800390c:	4b35      	ldr	r3, [pc, #212]	@ (80039e4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	4a34      	ldr	r2, [pc, #208]	@ (80039e4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003912:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003916:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003918:	f7fe fdde 	bl	80024d8 <HAL_GetTick>
 800391c:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800391e:	e008      	b.n	8003932 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003920:	f7fe fdda 	bl	80024d8 <HAL_GetTick>
 8003924:	4602      	mov	r2, r0
 8003926:	697b      	ldr	r3, [r7, #20]
 8003928:	1ad3      	subs	r3, r2, r3
 800392a:	2b64      	cmp	r3, #100	@ 0x64
 800392c:	d901      	bls.n	8003932 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800392e:	2303      	movs	r3, #3
 8003930:	e357      	b.n	8003fe2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003932:	4b2c      	ldr	r3, [pc, #176]	@ (80039e4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800393a:	2b00      	cmp	r3, #0
 800393c:	d0f0      	beq.n	8003920 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800393e:	4b28      	ldr	r3, [pc, #160]	@ (80039e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003940:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003942:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003946:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003948:	693b      	ldr	r3, [r7, #16]
 800394a:	2b00      	cmp	r3, #0
 800394c:	d035      	beq.n	80039ba <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003952:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003956:	693a      	ldr	r2, [r7, #16]
 8003958:	429a      	cmp	r2, r3
 800395a:	d02e      	beq.n	80039ba <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800395c:	4b20      	ldr	r3, [pc, #128]	@ (80039e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800395e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003960:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003964:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003966:	4b1e      	ldr	r3, [pc, #120]	@ (80039e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003968:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800396a:	4a1d      	ldr	r2, [pc, #116]	@ (80039e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800396c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003970:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003972:	4b1b      	ldr	r3, [pc, #108]	@ (80039e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003974:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003976:	4a1a      	ldr	r2, [pc, #104]	@ (80039e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003978:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800397c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800397e:	4a18      	ldr	r2, [pc, #96]	@ (80039e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003980:	693b      	ldr	r3, [r7, #16]
 8003982:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003984:	4b16      	ldr	r3, [pc, #88]	@ (80039e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003986:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003988:	f003 0301 	and.w	r3, r3, #1
 800398c:	2b01      	cmp	r3, #1
 800398e:	d114      	bne.n	80039ba <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003990:	f7fe fda2 	bl	80024d8 <HAL_GetTick>
 8003994:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003996:	e00a      	b.n	80039ae <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003998:	f7fe fd9e 	bl	80024d8 <HAL_GetTick>
 800399c:	4602      	mov	r2, r0
 800399e:	697b      	ldr	r3, [r7, #20]
 80039a0:	1ad3      	subs	r3, r2, r3
 80039a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80039a6:	4293      	cmp	r3, r2
 80039a8:	d901      	bls.n	80039ae <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80039aa:	2303      	movs	r3, #3
 80039ac:	e319      	b.n	8003fe2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039ae:	4b0c      	ldr	r3, [pc, #48]	@ (80039e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80039b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039b2:	f003 0302 	and.w	r3, r3, #2
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d0ee      	beq.n	8003998 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039be:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80039c2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80039c6:	d111      	bne.n	80039ec <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80039c8:	4b05      	ldr	r3, [pc, #20]	@ (80039e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80039ca:	689b      	ldr	r3, [r3, #8]
 80039cc:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80039d4:	4b04      	ldr	r3, [pc, #16]	@ (80039e8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80039d6:	400b      	ands	r3, r1
 80039d8:	4901      	ldr	r1, [pc, #4]	@ (80039e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80039da:	4313      	orrs	r3, r2
 80039dc:	608b      	str	r3, [r1, #8]
 80039de:	e00b      	b.n	80039f8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80039e0:	40023800 	.word	0x40023800
 80039e4:	40007000 	.word	0x40007000
 80039e8:	0ffffcff 	.word	0x0ffffcff
 80039ec:	4baa      	ldr	r3, [pc, #680]	@ (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80039ee:	689b      	ldr	r3, [r3, #8]
 80039f0:	4aa9      	ldr	r2, [pc, #676]	@ (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80039f2:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80039f6:	6093      	str	r3, [r2, #8]
 80039f8:	4ba7      	ldr	r3, [pc, #668]	@ (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80039fa:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a00:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a04:	49a4      	ldr	r1, [pc, #656]	@ (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003a06:	4313      	orrs	r3, r2
 8003a08:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f003 0310 	and.w	r3, r3, #16
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d010      	beq.n	8003a38 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003a16:	4ba0      	ldr	r3, [pc, #640]	@ (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003a18:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003a1c:	4a9e      	ldr	r2, [pc, #632]	@ (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003a1e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003a22:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003a26:	4b9c      	ldr	r3, [pc, #624]	@ (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003a28:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a30:	4999      	ldr	r1, [pc, #612]	@ (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003a32:	4313      	orrs	r3, r2
 8003a34:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d00a      	beq.n	8003a5a <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003a44:	4b94      	ldr	r3, [pc, #592]	@ (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003a46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a4a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003a52:	4991      	ldr	r1, [pc, #580]	@ (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003a54:	4313      	orrs	r3, r2
 8003a56:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d00a      	beq.n	8003a7c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003a66:	4b8c      	ldr	r3, [pc, #560]	@ (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003a68:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a6c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003a74:	4988      	ldr	r1, [pc, #544]	@ (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003a76:	4313      	orrs	r3, r2
 8003a78:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d00a      	beq.n	8003a9e <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003a88:	4b83      	ldr	r3, [pc, #524]	@ (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003a8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a8e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003a96:	4980      	ldr	r1, [pc, #512]	@ (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003a98:	4313      	orrs	r3, r2
 8003a9a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d00a      	beq.n	8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003aaa:	4b7b      	ldr	r3, [pc, #492]	@ (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003aac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ab0:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ab8:	4977      	ldr	r1, [pc, #476]	@ (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003aba:	4313      	orrs	r3, r2
 8003abc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d00a      	beq.n	8003ae2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003acc:	4b72      	ldr	r3, [pc, #456]	@ (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003ace:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ad2:	f023 0203 	bic.w	r2, r3, #3
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ada:	496f      	ldr	r1, [pc, #444]	@ (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003adc:	4313      	orrs	r3, r2
 8003ade:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d00a      	beq.n	8003b04 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003aee:	4b6a      	ldr	r3, [pc, #424]	@ (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003af0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003af4:	f023 020c 	bic.w	r2, r3, #12
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003afc:	4966      	ldr	r1, [pc, #408]	@ (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003afe:	4313      	orrs	r3, r2
 8003b00:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d00a      	beq.n	8003b26 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003b10:	4b61      	ldr	r3, [pc, #388]	@ (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003b12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b16:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b1e:	495e      	ldr	r1, [pc, #376]	@ (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003b20:	4313      	orrs	r3, r2
 8003b22:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d00a      	beq.n	8003b48 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003b32:	4b59      	ldr	r3, [pc, #356]	@ (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003b34:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b38:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b40:	4955      	ldr	r1, [pc, #340]	@ (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003b42:	4313      	orrs	r3, r2
 8003b44:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d00a      	beq.n	8003b6a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003b54:	4b50      	ldr	r3, [pc, #320]	@ (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003b56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b5a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b62:	494d      	ldr	r1, [pc, #308]	@ (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003b64:	4313      	orrs	r3, r2
 8003b66:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d00a      	beq.n	8003b8c <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8003b76:	4b48      	ldr	r3, [pc, #288]	@ (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003b78:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b7c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b84:	4944      	ldr	r1, [pc, #272]	@ (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003b86:	4313      	orrs	r3, r2
 8003b88:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d00a      	beq.n	8003bae <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8003b98:	4b3f      	ldr	r3, [pc, #252]	@ (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003b9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b9e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ba6:	493c      	ldr	r1, [pc, #240]	@ (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003ba8:	4313      	orrs	r3, r2
 8003baa:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d00a      	beq.n	8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8003bba:	4b37      	ldr	r3, [pc, #220]	@ (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003bbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bc0:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003bc8:	4933      	ldr	r1, [pc, #204]	@ (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003bca:	4313      	orrs	r3, r2
 8003bcc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d00a      	beq.n	8003bf2 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003bdc:	4b2e      	ldr	r3, [pc, #184]	@ (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003bde:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003be2:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003bea:	492b      	ldr	r1, [pc, #172]	@ (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003bec:	4313      	orrs	r3, r2
 8003bee:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d011      	beq.n	8003c22 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8003bfe:	4b26      	ldr	r3, [pc, #152]	@ (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003c00:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c04:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003c0c:	4922      	ldr	r1, [pc, #136]	@ (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003c0e:	4313      	orrs	r3, r2
 8003c10:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003c18:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003c1c:	d101      	bne.n	8003c22 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8003c1e:	2301      	movs	r3, #1
 8003c20:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f003 0308 	and.w	r3, r3, #8
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d001      	beq.n	8003c32 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8003c2e:	2301      	movs	r3, #1
 8003c30:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d00a      	beq.n	8003c54 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003c3e:	4b16      	ldr	r3, [pc, #88]	@ (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003c40:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c44:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c4c:	4912      	ldr	r1, [pc, #72]	@ (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003c4e:	4313      	orrs	r3, r2
 8003c50:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d00b      	beq.n	8003c78 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003c60:	4b0d      	ldr	r3, [pc, #52]	@ (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003c62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c66:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003c70:	4909      	ldr	r1, [pc, #36]	@ (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003c72:	4313      	orrs	r3, r2
 8003c74:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003c78:	69fb      	ldr	r3, [r7, #28]
 8003c7a:	2b01      	cmp	r3, #1
 8003c7c:	d006      	beq.n	8003c8c <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	f000 80d9 	beq.w	8003e3e <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003c8c:	4b02      	ldr	r3, [pc, #8]	@ (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	4a01      	ldr	r2, [pc, #4]	@ (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003c92:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003c96:	e001      	b.n	8003c9c <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8003c98:	40023800 	.word	0x40023800
 8003c9c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003c9e:	f7fe fc1b 	bl	80024d8 <HAL_GetTick>
 8003ca2:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003ca4:	e008      	b.n	8003cb8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003ca6:	f7fe fc17 	bl	80024d8 <HAL_GetTick>
 8003caa:	4602      	mov	r2, r0
 8003cac:	697b      	ldr	r3, [r7, #20]
 8003cae:	1ad3      	subs	r3, r2, r3
 8003cb0:	2b64      	cmp	r3, #100	@ 0x64
 8003cb2:	d901      	bls.n	8003cb8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003cb4:	2303      	movs	r3, #3
 8003cb6:	e194      	b.n	8003fe2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003cb8:	4b6c      	ldr	r3, [pc, #432]	@ (8003e6c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d1f0      	bne.n	8003ca6 <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f003 0301 	and.w	r3, r3, #1
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d021      	beq.n	8003d14 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d11d      	bne.n	8003d14 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003cd8:	4b64      	ldr	r3, [pc, #400]	@ (8003e6c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003cda:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003cde:	0c1b      	lsrs	r3, r3, #16
 8003ce0:	f003 0303 	and.w	r3, r3, #3
 8003ce4:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003ce6:	4b61      	ldr	r3, [pc, #388]	@ (8003e6c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003ce8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003cec:	0e1b      	lsrs	r3, r3, #24
 8003cee:	f003 030f 	and.w	r3, r3, #15
 8003cf2:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	685b      	ldr	r3, [r3, #4]
 8003cf8:	019a      	lsls	r2, r3, #6
 8003cfa:	693b      	ldr	r3, [r7, #16]
 8003cfc:	041b      	lsls	r3, r3, #16
 8003cfe:	431a      	orrs	r2, r3
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	061b      	lsls	r3, r3, #24
 8003d04:	431a      	orrs	r2, r3
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	689b      	ldr	r3, [r3, #8]
 8003d0a:	071b      	lsls	r3, r3, #28
 8003d0c:	4957      	ldr	r1, [pc, #348]	@ (8003e6c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003d0e:	4313      	orrs	r3, r2
 8003d10:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d004      	beq.n	8003d2a <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d24:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003d28:	d00a      	beq.n	8003d40 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d02e      	beq.n	8003d94 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d3a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003d3e:	d129      	bne.n	8003d94 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003d40:	4b4a      	ldr	r3, [pc, #296]	@ (8003e6c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003d42:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003d46:	0c1b      	lsrs	r3, r3, #16
 8003d48:	f003 0303 	and.w	r3, r3, #3
 8003d4c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003d4e:	4b47      	ldr	r3, [pc, #284]	@ (8003e6c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003d50:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003d54:	0f1b      	lsrs	r3, r3, #28
 8003d56:	f003 0307 	and.w	r3, r3, #7
 8003d5a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	685b      	ldr	r3, [r3, #4]
 8003d60:	019a      	lsls	r2, r3, #6
 8003d62:	693b      	ldr	r3, [r7, #16]
 8003d64:	041b      	lsls	r3, r3, #16
 8003d66:	431a      	orrs	r2, r3
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	68db      	ldr	r3, [r3, #12]
 8003d6c:	061b      	lsls	r3, r3, #24
 8003d6e:	431a      	orrs	r2, r3
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	071b      	lsls	r3, r3, #28
 8003d74:	493d      	ldr	r1, [pc, #244]	@ (8003e6c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003d76:	4313      	orrs	r3, r2
 8003d78:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003d7c:	4b3b      	ldr	r3, [pc, #236]	@ (8003e6c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003d7e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003d82:	f023 021f 	bic.w	r2, r3, #31
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d8a:	3b01      	subs	r3, #1
 8003d8c:	4937      	ldr	r1, [pc, #220]	@ (8003e6c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003d8e:	4313      	orrs	r3, r2
 8003d90:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d01d      	beq.n	8003ddc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003da0:	4b32      	ldr	r3, [pc, #200]	@ (8003e6c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003da2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003da6:	0e1b      	lsrs	r3, r3, #24
 8003da8:	f003 030f 	and.w	r3, r3, #15
 8003dac:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003dae:	4b2f      	ldr	r3, [pc, #188]	@ (8003e6c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003db0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003db4:	0f1b      	lsrs	r3, r3, #28
 8003db6:	f003 0307 	and.w	r3, r3, #7
 8003dba:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	685b      	ldr	r3, [r3, #4]
 8003dc0:	019a      	lsls	r2, r3, #6
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	691b      	ldr	r3, [r3, #16]
 8003dc6:	041b      	lsls	r3, r3, #16
 8003dc8:	431a      	orrs	r2, r3
 8003dca:	693b      	ldr	r3, [r7, #16]
 8003dcc:	061b      	lsls	r3, r3, #24
 8003dce:	431a      	orrs	r2, r3
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	071b      	lsls	r3, r3, #28
 8003dd4:	4925      	ldr	r1, [pc, #148]	@ (8003e6c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003dd6:	4313      	orrs	r3, r2
 8003dd8:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d011      	beq.n	8003e0c <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	685b      	ldr	r3, [r3, #4]
 8003dec:	019a      	lsls	r2, r3, #6
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	691b      	ldr	r3, [r3, #16]
 8003df2:	041b      	lsls	r3, r3, #16
 8003df4:	431a      	orrs	r2, r3
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	68db      	ldr	r3, [r3, #12]
 8003dfa:	061b      	lsls	r3, r3, #24
 8003dfc:	431a      	orrs	r2, r3
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	689b      	ldr	r3, [r3, #8]
 8003e02:	071b      	lsls	r3, r3, #28
 8003e04:	4919      	ldr	r1, [pc, #100]	@ (8003e6c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003e06:	4313      	orrs	r3, r2
 8003e08:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003e0c:	4b17      	ldr	r3, [pc, #92]	@ (8003e6c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	4a16      	ldr	r2, [pc, #88]	@ (8003e6c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003e12:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003e16:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003e18:	f7fe fb5e 	bl	80024d8 <HAL_GetTick>
 8003e1c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003e1e:	e008      	b.n	8003e32 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003e20:	f7fe fb5a 	bl	80024d8 <HAL_GetTick>
 8003e24:	4602      	mov	r2, r0
 8003e26:	697b      	ldr	r3, [r7, #20]
 8003e28:	1ad3      	subs	r3, r2, r3
 8003e2a:	2b64      	cmp	r3, #100	@ 0x64
 8003e2c:	d901      	bls.n	8003e32 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003e2e:	2303      	movs	r3, #3
 8003e30:	e0d7      	b.n	8003fe2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003e32:	4b0e      	ldr	r3, [pc, #56]	@ (8003e6c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d0f0      	beq.n	8003e20 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8003e3e:	69bb      	ldr	r3, [r7, #24]
 8003e40:	2b01      	cmp	r3, #1
 8003e42:	f040 80cd 	bne.w	8003fe0 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003e46:	4b09      	ldr	r3, [pc, #36]	@ (8003e6c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	4a08      	ldr	r2, [pc, #32]	@ (8003e6c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003e4c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003e50:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003e52:	f7fe fb41 	bl	80024d8 <HAL_GetTick>
 8003e56:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003e58:	e00a      	b.n	8003e70 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003e5a:	f7fe fb3d 	bl	80024d8 <HAL_GetTick>
 8003e5e:	4602      	mov	r2, r0
 8003e60:	697b      	ldr	r3, [r7, #20]
 8003e62:	1ad3      	subs	r3, r2, r3
 8003e64:	2b64      	cmp	r3, #100	@ 0x64
 8003e66:	d903      	bls.n	8003e70 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003e68:	2303      	movs	r3, #3
 8003e6a:	e0ba      	b.n	8003fe2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8003e6c:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003e70:	4b5e      	ldr	r3, [pc, #376]	@ (8003fec <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003e78:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003e7c:	d0ed      	beq.n	8003e5a <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d003      	beq.n	8003e92 <HAL_RCCEx_PeriphCLKConfig+0x682>
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d009      	beq.n	8003ea6 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d02e      	beq.n	8003efc <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d12a      	bne.n	8003efc <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003ea6:	4b51      	ldr	r3, [pc, #324]	@ (8003fec <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003ea8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003eac:	0c1b      	lsrs	r3, r3, #16
 8003eae:	f003 0303 	and.w	r3, r3, #3
 8003eb2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003eb4:	4b4d      	ldr	r3, [pc, #308]	@ (8003fec <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003eb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003eba:	0f1b      	lsrs	r3, r3, #28
 8003ebc:	f003 0307 	and.w	r3, r3, #7
 8003ec0:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	695b      	ldr	r3, [r3, #20]
 8003ec6:	019a      	lsls	r2, r3, #6
 8003ec8:	693b      	ldr	r3, [r7, #16]
 8003eca:	041b      	lsls	r3, r3, #16
 8003ecc:	431a      	orrs	r2, r3
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	699b      	ldr	r3, [r3, #24]
 8003ed2:	061b      	lsls	r3, r3, #24
 8003ed4:	431a      	orrs	r2, r3
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	071b      	lsls	r3, r3, #28
 8003eda:	4944      	ldr	r1, [pc, #272]	@ (8003fec <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003edc:	4313      	orrs	r3, r2
 8003ede:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003ee2:	4b42      	ldr	r3, [pc, #264]	@ (8003fec <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003ee4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003ee8:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ef0:	3b01      	subs	r3, #1
 8003ef2:	021b      	lsls	r3, r3, #8
 8003ef4:	493d      	ldr	r1, [pc, #244]	@ (8003fec <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003ef6:	4313      	orrs	r3, r2
 8003ef8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d022      	beq.n	8003f4e <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003f0c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003f10:	d11d      	bne.n	8003f4e <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003f12:	4b36      	ldr	r3, [pc, #216]	@ (8003fec <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003f14:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f18:	0e1b      	lsrs	r3, r3, #24
 8003f1a:	f003 030f 	and.w	r3, r3, #15
 8003f1e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003f20:	4b32      	ldr	r3, [pc, #200]	@ (8003fec <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003f22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f26:	0f1b      	lsrs	r3, r3, #28
 8003f28:	f003 0307 	and.w	r3, r3, #7
 8003f2c:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	695b      	ldr	r3, [r3, #20]
 8003f32:	019a      	lsls	r2, r3, #6
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	6a1b      	ldr	r3, [r3, #32]
 8003f38:	041b      	lsls	r3, r3, #16
 8003f3a:	431a      	orrs	r2, r3
 8003f3c:	693b      	ldr	r3, [r7, #16]
 8003f3e:	061b      	lsls	r3, r3, #24
 8003f40:	431a      	orrs	r2, r3
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	071b      	lsls	r3, r3, #28
 8003f46:	4929      	ldr	r1, [pc, #164]	@ (8003fec <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003f48:	4313      	orrs	r3, r2
 8003f4a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f003 0308 	and.w	r3, r3, #8
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d028      	beq.n	8003fac <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003f5a:	4b24      	ldr	r3, [pc, #144]	@ (8003fec <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003f5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f60:	0e1b      	lsrs	r3, r3, #24
 8003f62:	f003 030f 	and.w	r3, r3, #15
 8003f66:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003f68:	4b20      	ldr	r3, [pc, #128]	@ (8003fec <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003f6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f6e:	0c1b      	lsrs	r3, r3, #16
 8003f70:	f003 0303 	and.w	r3, r3, #3
 8003f74:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	695b      	ldr	r3, [r3, #20]
 8003f7a:	019a      	lsls	r2, r3, #6
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	041b      	lsls	r3, r3, #16
 8003f80:	431a      	orrs	r2, r3
 8003f82:	693b      	ldr	r3, [r7, #16]
 8003f84:	061b      	lsls	r3, r3, #24
 8003f86:	431a      	orrs	r2, r3
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	69db      	ldr	r3, [r3, #28]
 8003f8c:	071b      	lsls	r3, r3, #28
 8003f8e:	4917      	ldr	r1, [pc, #92]	@ (8003fec <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003f90:	4313      	orrs	r3, r2
 8003f92:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8003f96:	4b15      	ldr	r3, [pc, #84]	@ (8003fec <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003f98:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003f9c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fa4:	4911      	ldr	r1, [pc, #68]	@ (8003fec <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003fa6:	4313      	orrs	r3, r2
 8003fa8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003fac:	4b0f      	ldr	r3, [pc, #60]	@ (8003fec <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	4a0e      	ldr	r2, [pc, #56]	@ (8003fec <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003fb2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003fb6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003fb8:	f7fe fa8e 	bl	80024d8 <HAL_GetTick>
 8003fbc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003fbe:	e008      	b.n	8003fd2 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003fc0:	f7fe fa8a 	bl	80024d8 <HAL_GetTick>
 8003fc4:	4602      	mov	r2, r0
 8003fc6:	697b      	ldr	r3, [r7, #20]
 8003fc8:	1ad3      	subs	r3, r2, r3
 8003fca:	2b64      	cmp	r3, #100	@ 0x64
 8003fcc:	d901      	bls.n	8003fd2 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003fce:	2303      	movs	r3, #3
 8003fd0:	e007      	b.n	8003fe2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003fd2:	4b06      	ldr	r3, [pc, #24]	@ (8003fec <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003fda:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003fde:	d1ef      	bne.n	8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8003fe0:	2300      	movs	r3, #0
}
 8003fe2:	4618      	mov	r0, r3
 8003fe4:	3720      	adds	r7, #32
 8003fe6:	46bd      	mov	sp, r7
 8003fe8:	bd80      	pop	{r7, pc}
 8003fea:	bf00      	nop
 8003fec:	40023800 	.word	0x40023800

08003ff0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003ff0:	b580      	push	{r7, lr}
 8003ff2:	b082      	sub	sp, #8
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d101      	bne.n	8004002 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003ffe:	2301      	movs	r3, #1
 8004000:	e049      	b.n	8004096 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004008:	b2db      	uxtb	r3, r3
 800400a:	2b00      	cmp	r3, #0
 800400c:	d106      	bne.n	800401c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	2200      	movs	r2, #0
 8004012:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004016:	6878      	ldr	r0, [r7, #4]
 8004018:	f7fe f890 	bl	800213c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	2202      	movs	r2, #2
 8004020:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681a      	ldr	r2, [r3, #0]
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	3304      	adds	r3, #4
 800402c:	4619      	mov	r1, r3
 800402e:	4610      	mov	r0, r2
 8004030:	f001 f8d4 	bl	80051dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	2201      	movs	r2, #1
 8004038:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	2201      	movs	r2, #1
 8004040:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	2201      	movs	r2, #1
 8004048:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	2201      	movs	r2, #1
 8004050:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	2201      	movs	r2, #1
 8004058:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	2201      	movs	r2, #1
 8004060:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	2201      	movs	r2, #1
 8004068:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	2201      	movs	r2, #1
 8004070:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2201      	movs	r2, #1
 8004078:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2201      	movs	r2, #1
 8004080:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	2201      	movs	r2, #1
 8004088:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	2201      	movs	r2, #1
 8004090:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004094:	2300      	movs	r3, #0
}
 8004096:	4618      	mov	r0, r3
 8004098:	3708      	adds	r7, #8
 800409a:	46bd      	mov	sp, r7
 800409c:	bd80      	pop	{r7, pc}
	...

080040a0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80040a0:	b480      	push	{r7}
 80040a2:	b085      	sub	sp, #20
 80040a4:	af00      	add	r7, sp, #0
 80040a6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80040ae:	b2db      	uxtb	r3, r3
 80040b0:	2b01      	cmp	r3, #1
 80040b2:	d001      	beq.n	80040b8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80040b4:	2301      	movs	r3, #1
 80040b6:	e054      	b.n	8004162 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2202      	movs	r2, #2
 80040bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	68da      	ldr	r2, [r3, #12]
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f042 0201 	orr.w	r2, r2, #1
 80040ce:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	4a26      	ldr	r2, [pc, #152]	@ (8004170 <HAL_TIM_Base_Start_IT+0xd0>)
 80040d6:	4293      	cmp	r3, r2
 80040d8:	d022      	beq.n	8004120 <HAL_TIM_Base_Start_IT+0x80>
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80040e2:	d01d      	beq.n	8004120 <HAL_TIM_Base_Start_IT+0x80>
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	4a22      	ldr	r2, [pc, #136]	@ (8004174 <HAL_TIM_Base_Start_IT+0xd4>)
 80040ea:	4293      	cmp	r3, r2
 80040ec:	d018      	beq.n	8004120 <HAL_TIM_Base_Start_IT+0x80>
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	4a21      	ldr	r2, [pc, #132]	@ (8004178 <HAL_TIM_Base_Start_IT+0xd8>)
 80040f4:	4293      	cmp	r3, r2
 80040f6:	d013      	beq.n	8004120 <HAL_TIM_Base_Start_IT+0x80>
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	4a1f      	ldr	r2, [pc, #124]	@ (800417c <HAL_TIM_Base_Start_IT+0xdc>)
 80040fe:	4293      	cmp	r3, r2
 8004100:	d00e      	beq.n	8004120 <HAL_TIM_Base_Start_IT+0x80>
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	4a1e      	ldr	r2, [pc, #120]	@ (8004180 <HAL_TIM_Base_Start_IT+0xe0>)
 8004108:	4293      	cmp	r3, r2
 800410a:	d009      	beq.n	8004120 <HAL_TIM_Base_Start_IT+0x80>
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	4a1c      	ldr	r2, [pc, #112]	@ (8004184 <HAL_TIM_Base_Start_IT+0xe4>)
 8004112:	4293      	cmp	r3, r2
 8004114:	d004      	beq.n	8004120 <HAL_TIM_Base_Start_IT+0x80>
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	4a1b      	ldr	r2, [pc, #108]	@ (8004188 <HAL_TIM_Base_Start_IT+0xe8>)
 800411c:	4293      	cmp	r3, r2
 800411e:	d115      	bne.n	800414c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	689a      	ldr	r2, [r3, #8]
 8004126:	4b19      	ldr	r3, [pc, #100]	@ (800418c <HAL_TIM_Base_Start_IT+0xec>)
 8004128:	4013      	ands	r3, r2
 800412a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	2b06      	cmp	r3, #6
 8004130:	d015      	beq.n	800415e <HAL_TIM_Base_Start_IT+0xbe>
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004138:	d011      	beq.n	800415e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	681a      	ldr	r2, [r3, #0]
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	f042 0201 	orr.w	r2, r2, #1
 8004148:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800414a:	e008      	b.n	800415e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	681a      	ldr	r2, [r3, #0]
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f042 0201 	orr.w	r2, r2, #1
 800415a:	601a      	str	r2, [r3, #0]
 800415c:	e000      	b.n	8004160 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800415e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004160:	2300      	movs	r3, #0
}
 8004162:	4618      	mov	r0, r3
 8004164:	3714      	adds	r7, #20
 8004166:	46bd      	mov	sp, r7
 8004168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800416c:	4770      	bx	lr
 800416e:	bf00      	nop
 8004170:	40010000 	.word	0x40010000
 8004174:	40000400 	.word	0x40000400
 8004178:	40000800 	.word	0x40000800
 800417c:	40000c00 	.word	0x40000c00
 8004180:	40010400 	.word	0x40010400
 8004184:	40014000 	.word	0x40014000
 8004188:	40001800 	.word	0x40001800
 800418c:	00010007 	.word	0x00010007

08004190 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004190:	b580      	push	{r7, lr}
 8004192:	b082      	sub	sp, #8
 8004194:	af00      	add	r7, sp, #0
 8004196:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	2b00      	cmp	r3, #0
 800419c:	d101      	bne.n	80041a2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800419e:	2301      	movs	r3, #1
 80041a0:	e049      	b.n	8004236 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80041a8:	b2db      	uxtb	r3, r3
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d106      	bne.n	80041bc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	2200      	movs	r2, #0
 80041b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80041b6:	6878      	ldr	r0, [r7, #4]
 80041b8:	f000 f841 	bl	800423e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	2202      	movs	r2, #2
 80041c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681a      	ldr	r2, [r3, #0]
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	3304      	adds	r3, #4
 80041cc:	4619      	mov	r1, r3
 80041ce:	4610      	mov	r0, r2
 80041d0:	f001 f804 	bl	80051dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	2201      	movs	r2, #1
 80041d8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	2201      	movs	r2, #1
 80041e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	2201      	movs	r2, #1
 80041e8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	2201      	movs	r2, #1
 80041f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	2201      	movs	r2, #1
 80041f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	2201      	movs	r2, #1
 8004200:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	2201      	movs	r2, #1
 8004208:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	2201      	movs	r2, #1
 8004210:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	2201      	movs	r2, #1
 8004218:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	2201      	movs	r2, #1
 8004220:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	2201      	movs	r2, #1
 8004228:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	2201      	movs	r2, #1
 8004230:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004234:	2300      	movs	r3, #0
}
 8004236:	4618      	mov	r0, r3
 8004238:	3708      	adds	r7, #8
 800423a:	46bd      	mov	sp, r7
 800423c:	bd80      	pop	{r7, pc}

0800423e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800423e:	b480      	push	{r7}
 8004240:	b083      	sub	sp, #12
 8004242:	af00      	add	r7, sp, #0
 8004244:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004246:	bf00      	nop
 8004248:	370c      	adds	r7, #12
 800424a:	46bd      	mov	sp, r7
 800424c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004250:	4770      	bx	lr
	...

08004254 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004254:	b580      	push	{r7, lr}
 8004256:	b084      	sub	sp, #16
 8004258:	af00      	add	r7, sp, #0
 800425a:	6078      	str	r0, [r7, #4]
 800425c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800425e:	683b      	ldr	r3, [r7, #0]
 8004260:	2b00      	cmp	r3, #0
 8004262:	d109      	bne.n	8004278 <HAL_TIM_PWM_Start+0x24>
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800426a:	b2db      	uxtb	r3, r3
 800426c:	2b01      	cmp	r3, #1
 800426e:	bf14      	ite	ne
 8004270:	2301      	movne	r3, #1
 8004272:	2300      	moveq	r3, #0
 8004274:	b2db      	uxtb	r3, r3
 8004276:	e03c      	b.n	80042f2 <HAL_TIM_PWM_Start+0x9e>
 8004278:	683b      	ldr	r3, [r7, #0]
 800427a:	2b04      	cmp	r3, #4
 800427c:	d109      	bne.n	8004292 <HAL_TIM_PWM_Start+0x3e>
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004284:	b2db      	uxtb	r3, r3
 8004286:	2b01      	cmp	r3, #1
 8004288:	bf14      	ite	ne
 800428a:	2301      	movne	r3, #1
 800428c:	2300      	moveq	r3, #0
 800428e:	b2db      	uxtb	r3, r3
 8004290:	e02f      	b.n	80042f2 <HAL_TIM_PWM_Start+0x9e>
 8004292:	683b      	ldr	r3, [r7, #0]
 8004294:	2b08      	cmp	r3, #8
 8004296:	d109      	bne.n	80042ac <HAL_TIM_PWM_Start+0x58>
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800429e:	b2db      	uxtb	r3, r3
 80042a0:	2b01      	cmp	r3, #1
 80042a2:	bf14      	ite	ne
 80042a4:	2301      	movne	r3, #1
 80042a6:	2300      	moveq	r3, #0
 80042a8:	b2db      	uxtb	r3, r3
 80042aa:	e022      	b.n	80042f2 <HAL_TIM_PWM_Start+0x9e>
 80042ac:	683b      	ldr	r3, [r7, #0]
 80042ae:	2b0c      	cmp	r3, #12
 80042b0:	d109      	bne.n	80042c6 <HAL_TIM_PWM_Start+0x72>
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80042b8:	b2db      	uxtb	r3, r3
 80042ba:	2b01      	cmp	r3, #1
 80042bc:	bf14      	ite	ne
 80042be:	2301      	movne	r3, #1
 80042c0:	2300      	moveq	r3, #0
 80042c2:	b2db      	uxtb	r3, r3
 80042c4:	e015      	b.n	80042f2 <HAL_TIM_PWM_Start+0x9e>
 80042c6:	683b      	ldr	r3, [r7, #0]
 80042c8:	2b10      	cmp	r3, #16
 80042ca:	d109      	bne.n	80042e0 <HAL_TIM_PWM_Start+0x8c>
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80042d2:	b2db      	uxtb	r3, r3
 80042d4:	2b01      	cmp	r3, #1
 80042d6:	bf14      	ite	ne
 80042d8:	2301      	movne	r3, #1
 80042da:	2300      	moveq	r3, #0
 80042dc:	b2db      	uxtb	r3, r3
 80042de:	e008      	b.n	80042f2 <HAL_TIM_PWM_Start+0x9e>
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80042e6:	b2db      	uxtb	r3, r3
 80042e8:	2b01      	cmp	r3, #1
 80042ea:	bf14      	ite	ne
 80042ec:	2301      	movne	r3, #1
 80042ee:	2300      	moveq	r3, #0
 80042f0:	b2db      	uxtb	r3, r3
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d001      	beq.n	80042fa <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80042f6:	2301      	movs	r3, #1
 80042f8:	e092      	b.n	8004420 <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80042fa:	683b      	ldr	r3, [r7, #0]
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d104      	bne.n	800430a <HAL_TIM_PWM_Start+0xb6>
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	2202      	movs	r2, #2
 8004304:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004308:	e023      	b.n	8004352 <HAL_TIM_PWM_Start+0xfe>
 800430a:	683b      	ldr	r3, [r7, #0]
 800430c:	2b04      	cmp	r3, #4
 800430e:	d104      	bne.n	800431a <HAL_TIM_PWM_Start+0xc6>
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	2202      	movs	r2, #2
 8004314:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004318:	e01b      	b.n	8004352 <HAL_TIM_PWM_Start+0xfe>
 800431a:	683b      	ldr	r3, [r7, #0]
 800431c:	2b08      	cmp	r3, #8
 800431e:	d104      	bne.n	800432a <HAL_TIM_PWM_Start+0xd6>
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	2202      	movs	r2, #2
 8004324:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004328:	e013      	b.n	8004352 <HAL_TIM_PWM_Start+0xfe>
 800432a:	683b      	ldr	r3, [r7, #0]
 800432c:	2b0c      	cmp	r3, #12
 800432e:	d104      	bne.n	800433a <HAL_TIM_PWM_Start+0xe6>
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	2202      	movs	r2, #2
 8004334:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004338:	e00b      	b.n	8004352 <HAL_TIM_PWM_Start+0xfe>
 800433a:	683b      	ldr	r3, [r7, #0]
 800433c:	2b10      	cmp	r3, #16
 800433e:	d104      	bne.n	800434a <HAL_TIM_PWM_Start+0xf6>
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	2202      	movs	r2, #2
 8004344:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004348:	e003      	b.n	8004352 <HAL_TIM_PWM_Start+0xfe>
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	2202      	movs	r2, #2
 800434e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	2201      	movs	r2, #1
 8004358:	6839      	ldr	r1, [r7, #0]
 800435a:	4618      	mov	r0, r3
 800435c:	f001 fc06 	bl	8005b6c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	4a30      	ldr	r2, [pc, #192]	@ (8004428 <HAL_TIM_PWM_Start+0x1d4>)
 8004366:	4293      	cmp	r3, r2
 8004368:	d004      	beq.n	8004374 <HAL_TIM_PWM_Start+0x120>
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	4a2f      	ldr	r2, [pc, #188]	@ (800442c <HAL_TIM_PWM_Start+0x1d8>)
 8004370:	4293      	cmp	r3, r2
 8004372:	d101      	bne.n	8004378 <HAL_TIM_PWM_Start+0x124>
 8004374:	2301      	movs	r3, #1
 8004376:	e000      	b.n	800437a <HAL_TIM_PWM_Start+0x126>
 8004378:	2300      	movs	r3, #0
 800437a:	2b00      	cmp	r3, #0
 800437c:	d007      	beq.n	800438e <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800438c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	4a25      	ldr	r2, [pc, #148]	@ (8004428 <HAL_TIM_PWM_Start+0x1d4>)
 8004394:	4293      	cmp	r3, r2
 8004396:	d022      	beq.n	80043de <HAL_TIM_PWM_Start+0x18a>
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80043a0:	d01d      	beq.n	80043de <HAL_TIM_PWM_Start+0x18a>
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	4a22      	ldr	r2, [pc, #136]	@ (8004430 <HAL_TIM_PWM_Start+0x1dc>)
 80043a8:	4293      	cmp	r3, r2
 80043aa:	d018      	beq.n	80043de <HAL_TIM_PWM_Start+0x18a>
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	4a20      	ldr	r2, [pc, #128]	@ (8004434 <HAL_TIM_PWM_Start+0x1e0>)
 80043b2:	4293      	cmp	r3, r2
 80043b4:	d013      	beq.n	80043de <HAL_TIM_PWM_Start+0x18a>
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	4a1f      	ldr	r2, [pc, #124]	@ (8004438 <HAL_TIM_PWM_Start+0x1e4>)
 80043bc:	4293      	cmp	r3, r2
 80043be:	d00e      	beq.n	80043de <HAL_TIM_PWM_Start+0x18a>
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	4a19      	ldr	r2, [pc, #100]	@ (800442c <HAL_TIM_PWM_Start+0x1d8>)
 80043c6:	4293      	cmp	r3, r2
 80043c8:	d009      	beq.n	80043de <HAL_TIM_PWM_Start+0x18a>
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	4a1b      	ldr	r2, [pc, #108]	@ (800443c <HAL_TIM_PWM_Start+0x1e8>)
 80043d0:	4293      	cmp	r3, r2
 80043d2:	d004      	beq.n	80043de <HAL_TIM_PWM_Start+0x18a>
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	4a19      	ldr	r2, [pc, #100]	@ (8004440 <HAL_TIM_PWM_Start+0x1ec>)
 80043da:	4293      	cmp	r3, r2
 80043dc:	d115      	bne.n	800440a <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	689a      	ldr	r2, [r3, #8]
 80043e4:	4b17      	ldr	r3, [pc, #92]	@ (8004444 <HAL_TIM_PWM_Start+0x1f0>)
 80043e6:	4013      	ands	r3, r2
 80043e8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	2b06      	cmp	r3, #6
 80043ee:	d015      	beq.n	800441c <HAL_TIM_PWM_Start+0x1c8>
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80043f6:	d011      	beq.n	800441c <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	681a      	ldr	r2, [r3, #0]
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f042 0201 	orr.w	r2, r2, #1
 8004406:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004408:	e008      	b.n	800441c <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	681a      	ldr	r2, [r3, #0]
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	f042 0201 	orr.w	r2, r2, #1
 8004418:	601a      	str	r2, [r3, #0]
 800441a:	e000      	b.n	800441e <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800441c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800441e:	2300      	movs	r3, #0
}
 8004420:	4618      	mov	r0, r3
 8004422:	3710      	adds	r7, #16
 8004424:	46bd      	mov	sp, r7
 8004426:	bd80      	pop	{r7, pc}
 8004428:	40010000 	.word	0x40010000
 800442c:	40010400 	.word	0x40010400
 8004430:	40000400 	.word	0x40000400
 8004434:	40000800 	.word	0x40000800
 8004438:	40000c00 	.word	0x40000c00
 800443c:	40014000 	.word	0x40014000
 8004440:	40001800 	.word	0x40001800
 8004444:	00010007 	.word	0x00010007

08004448 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8004448:	b580      	push	{r7, lr}
 800444a:	b082      	sub	sp, #8
 800444c:	af00      	add	r7, sp, #0
 800444e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	2b00      	cmp	r3, #0
 8004454:	d101      	bne.n	800445a <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8004456:	2301      	movs	r3, #1
 8004458:	e049      	b.n	80044ee <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004460:	b2db      	uxtb	r3, r3
 8004462:	2b00      	cmp	r3, #0
 8004464:	d106      	bne.n	8004474 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	2200      	movs	r2, #0
 800446a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800446e:	6878      	ldr	r0, [r7, #4]
 8004470:	f000 f841 	bl	80044f6 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	2202      	movs	r2, #2
 8004478:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681a      	ldr	r2, [r3, #0]
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	3304      	adds	r3, #4
 8004484:	4619      	mov	r1, r3
 8004486:	4610      	mov	r0, r2
 8004488:	f000 fea8 	bl	80051dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	2201      	movs	r2, #1
 8004490:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	2201      	movs	r2, #1
 8004498:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	2201      	movs	r2, #1
 80044a0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	2201      	movs	r2, #1
 80044a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	2201      	movs	r2, #1
 80044b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	2201      	movs	r2, #1
 80044b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	2201      	movs	r2, #1
 80044c0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	2201      	movs	r2, #1
 80044c8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	2201      	movs	r2, #1
 80044d0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	2201      	movs	r2, #1
 80044d8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	2201      	movs	r2, #1
 80044e0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	2201      	movs	r2, #1
 80044e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80044ec:	2300      	movs	r3, #0
}
 80044ee:	4618      	mov	r0, r3
 80044f0:	3708      	adds	r7, #8
 80044f2:	46bd      	mov	sp, r7
 80044f4:	bd80      	pop	{r7, pc}

080044f6 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80044f6:	b480      	push	{r7}
 80044f8:	b083      	sub	sp, #12
 80044fa:	af00      	add	r7, sp, #0
 80044fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80044fe:	bf00      	nop
 8004500:	370c      	adds	r7, #12
 8004502:	46bd      	mov	sp, r7
 8004504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004508:	4770      	bx	lr
	...

0800450c <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800450c:	b580      	push	{r7, lr}
 800450e:	b084      	sub	sp, #16
 8004510:	af00      	add	r7, sp, #0
 8004512:	6078      	str	r0, [r7, #4]
 8004514:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004516:	2300      	movs	r3, #0
 8004518:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800451a:	683b      	ldr	r3, [r7, #0]
 800451c:	2b00      	cmp	r3, #0
 800451e:	d104      	bne.n	800452a <HAL_TIM_IC_Start_IT+0x1e>
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004526:	b2db      	uxtb	r3, r3
 8004528:	e023      	b.n	8004572 <HAL_TIM_IC_Start_IT+0x66>
 800452a:	683b      	ldr	r3, [r7, #0]
 800452c:	2b04      	cmp	r3, #4
 800452e:	d104      	bne.n	800453a <HAL_TIM_IC_Start_IT+0x2e>
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004536:	b2db      	uxtb	r3, r3
 8004538:	e01b      	b.n	8004572 <HAL_TIM_IC_Start_IT+0x66>
 800453a:	683b      	ldr	r3, [r7, #0]
 800453c:	2b08      	cmp	r3, #8
 800453e:	d104      	bne.n	800454a <HAL_TIM_IC_Start_IT+0x3e>
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004546:	b2db      	uxtb	r3, r3
 8004548:	e013      	b.n	8004572 <HAL_TIM_IC_Start_IT+0x66>
 800454a:	683b      	ldr	r3, [r7, #0]
 800454c:	2b0c      	cmp	r3, #12
 800454e:	d104      	bne.n	800455a <HAL_TIM_IC_Start_IT+0x4e>
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004556:	b2db      	uxtb	r3, r3
 8004558:	e00b      	b.n	8004572 <HAL_TIM_IC_Start_IT+0x66>
 800455a:	683b      	ldr	r3, [r7, #0]
 800455c:	2b10      	cmp	r3, #16
 800455e:	d104      	bne.n	800456a <HAL_TIM_IC_Start_IT+0x5e>
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004566:	b2db      	uxtb	r3, r3
 8004568:	e003      	b.n	8004572 <HAL_TIM_IC_Start_IT+0x66>
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004570:	b2db      	uxtb	r3, r3
 8004572:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8004574:	683b      	ldr	r3, [r7, #0]
 8004576:	2b00      	cmp	r3, #0
 8004578:	d104      	bne.n	8004584 <HAL_TIM_IC_Start_IT+0x78>
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004580:	b2db      	uxtb	r3, r3
 8004582:	e013      	b.n	80045ac <HAL_TIM_IC_Start_IT+0xa0>
 8004584:	683b      	ldr	r3, [r7, #0]
 8004586:	2b04      	cmp	r3, #4
 8004588:	d104      	bne.n	8004594 <HAL_TIM_IC_Start_IT+0x88>
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004590:	b2db      	uxtb	r3, r3
 8004592:	e00b      	b.n	80045ac <HAL_TIM_IC_Start_IT+0xa0>
 8004594:	683b      	ldr	r3, [r7, #0]
 8004596:	2b08      	cmp	r3, #8
 8004598:	d104      	bne.n	80045a4 <HAL_TIM_IC_Start_IT+0x98>
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 80045a0:	b2db      	uxtb	r3, r3
 80045a2:	e003      	b.n	80045ac <HAL_TIM_IC_Start_IT+0xa0>
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 80045aa:	b2db      	uxtb	r3, r3
 80045ac:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80045ae:	7bbb      	ldrb	r3, [r7, #14]
 80045b0:	2b01      	cmp	r3, #1
 80045b2:	d102      	bne.n	80045ba <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80045b4:	7b7b      	ldrb	r3, [r7, #13]
 80045b6:	2b01      	cmp	r3, #1
 80045b8:	d001      	beq.n	80045be <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 80045ba:	2301      	movs	r3, #1
 80045bc:	e0e2      	b.n	8004784 <HAL_TIM_IC_Start_IT+0x278>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80045be:	683b      	ldr	r3, [r7, #0]
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d104      	bne.n	80045ce <HAL_TIM_IC_Start_IT+0xc2>
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	2202      	movs	r2, #2
 80045c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80045cc:	e023      	b.n	8004616 <HAL_TIM_IC_Start_IT+0x10a>
 80045ce:	683b      	ldr	r3, [r7, #0]
 80045d0:	2b04      	cmp	r3, #4
 80045d2:	d104      	bne.n	80045de <HAL_TIM_IC_Start_IT+0xd2>
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	2202      	movs	r2, #2
 80045d8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80045dc:	e01b      	b.n	8004616 <HAL_TIM_IC_Start_IT+0x10a>
 80045de:	683b      	ldr	r3, [r7, #0]
 80045e0:	2b08      	cmp	r3, #8
 80045e2:	d104      	bne.n	80045ee <HAL_TIM_IC_Start_IT+0xe2>
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	2202      	movs	r2, #2
 80045e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80045ec:	e013      	b.n	8004616 <HAL_TIM_IC_Start_IT+0x10a>
 80045ee:	683b      	ldr	r3, [r7, #0]
 80045f0:	2b0c      	cmp	r3, #12
 80045f2:	d104      	bne.n	80045fe <HAL_TIM_IC_Start_IT+0xf2>
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	2202      	movs	r2, #2
 80045f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80045fc:	e00b      	b.n	8004616 <HAL_TIM_IC_Start_IT+0x10a>
 80045fe:	683b      	ldr	r3, [r7, #0]
 8004600:	2b10      	cmp	r3, #16
 8004602:	d104      	bne.n	800460e <HAL_TIM_IC_Start_IT+0x102>
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	2202      	movs	r2, #2
 8004608:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800460c:	e003      	b.n	8004616 <HAL_TIM_IC_Start_IT+0x10a>
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	2202      	movs	r2, #2
 8004612:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004616:	683b      	ldr	r3, [r7, #0]
 8004618:	2b00      	cmp	r3, #0
 800461a:	d104      	bne.n	8004626 <HAL_TIM_IC_Start_IT+0x11a>
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	2202      	movs	r2, #2
 8004620:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004624:	e013      	b.n	800464e <HAL_TIM_IC_Start_IT+0x142>
 8004626:	683b      	ldr	r3, [r7, #0]
 8004628:	2b04      	cmp	r3, #4
 800462a:	d104      	bne.n	8004636 <HAL_TIM_IC_Start_IT+0x12a>
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	2202      	movs	r2, #2
 8004630:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004634:	e00b      	b.n	800464e <HAL_TIM_IC_Start_IT+0x142>
 8004636:	683b      	ldr	r3, [r7, #0]
 8004638:	2b08      	cmp	r3, #8
 800463a:	d104      	bne.n	8004646 <HAL_TIM_IC_Start_IT+0x13a>
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	2202      	movs	r2, #2
 8004640:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004644:	e003      	b.n	800464e <HAL_TIM_IC_Start_IT+0x142>
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	2202      	movs	r2, #2
 800464a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  switch (Channel)
 800464e:	683b      	ldr	r3, [r7, #0]
 8004650:	2b0c      	cmp	r3, #12
 8004652:	d841      	bhi.n	80046d8 <HAL_TIM_IC_Start_IT+0x1cc>
 8004654:	a201      	add	r2, pc, #4	@ (adr r2, 800465c <HAL_TIM_IC_Start_IT+0x150>)
 8004656:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800465a:	bf00      	nop
 800465c:	08004691 	.word	0x08004691
 8004660:	080046d9 	.word	0x080046d9
 8004664:	080046d9 	.word	0x080046d9
 8004668:	080046d9 	.word	0x080046d9
 800466c:	080046a3 	.word	0x080046a3
 8004670:	080046d9 	.word	0x080046d9
 8004674:	080046d9 	.word	0x080046d9
 8004678:	080046d9 	.word	0x080046d9
 800467c:	080046b5 	.word	0x080046b5
 8004680:	080046d9 	.word	0x080046d9
 8004684:	080046d9 	.word	0x080046d9
 8004688:	080046d9 	.word	0x080046d9
 800468c:	080046c7 	.word	0x080046c7
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	68da      	ldr	r2, [r3, #12]
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	f042 0202 	orr.w	r2, r2, #2
 800469e:	60da      	str	r2, [r3, #12]
      break;
 80046a0:	e01d      	b.n	80046de <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	68da      	ldr	r2, [r3, #12]
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	f042 0204 	orr.w	r2, r2, #4
 80046b0:	60da      	str	r2, [r3, #12]
      break;
 80046b2:	e014      	b.n	80046de <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	68da      	ldr	r2, [r3, #12]
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f042 0208 	orr.w	r2, r2, #8
 80046c2:	60da      	str	r2, [r3, #12]
      break;
 80046c4:	e00b      	b.n	80046de <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	68da      	ldr	r2, [r3, #12]
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f042 0210 	orr.w	r2, r2, #16
 80046d4:	60da      	str	r2, [r3, #12]
      break;
 80046d6:	e002      	b.n	80046de <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 80046d8:	2301      	movs	r3, #1
 80046da:	73fb      	strb	r3, [r7, #15]
      break;
 80046dc:	bf00      	nop
  }

  if (status == HAL_OK)
 80046de:	7bfb      	ldrb	r3, [r7, #15]
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d14e      	bne.n	8004782 <HAL_TIM_IC_Start_IT+0x276>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	2201      	movs	r2, #1
 80046ea:	6839      	ldr	r1, [r7, #0]
 80046ec:	4618      	mov	r0, r3
 80046ee:	f001 fa3d 	bl	8005b6c <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	4a25      	ldr	r2, [pc, #148]	@ (800478c <HAL_TIM_IC_Start_IT+0x280>)
 80046f8:	4293      	cmp	r3, r2
 80046fa:	d022      	beq.n	8004742 <HAL_TIM_IC_Start_IT+0x236>
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004704:	d01d      	beq.n	8004742 <HAL_TIM_IC_Start_IT+0x236>
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	4a21      	ldr	r2, [pc, #132]	@ (8004790 <HAL_TIM_IC_Start_IT+0x284>)
 800470c:	4293      	cmp	r3, r2
 800470e:	d018      	beq.n	8004742 <HAL_TIM_IC_Start_IT+0x236>
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	4a1f      	ldr	r2, [pc, #124]	@ (8004794 <HAL_TIM_IC_Start_IT+0x288>)
 8004716:	4293      	cmp	r3, r2
 8004718:	d013      	beq.n	8004742 <HAL_TIM_IC_Start_IT+0x236>
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	4a1e      	ldr	r2, [pc, #120]	@ (8004798 <HAL_TIM_IC_Start_IT+0x28c>)
 8004720:	4293      	cmp	r3, r2
 8004722:	d00e      	beq.n	8004742 <HAL_TIM_IC_Start_IT+0x236>
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	4a1c      	ldr	r2, [pc, #112]	@ (800479c <HAL_TIM_IC_Start_IT+0x290>)
 800472a:	4293      	cmp	r3, r2
 800472c:	d009      	beq.n	8004742 <HAL_TIM_IC_Start_IT+0x236>
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	4a1b      	ldr	r2, [pc, #108]	@ (80047a0 <HAL_TIM_IC_Start_IT+0x294>)
 8004734:	4293      	cmp	r3, r2
 8004736:	d004      	beq.n	8004742 <HAL_TIM_IC_Start_IT+0x236>
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	4a19      	ldr	r2, [pc, #100]	@ (80047a4 <HAL_TIM_IC_Start_IT+0x298>)
 800473e:	4293      	cmp	r3, r2
 8004740:	d115      	bne.n	800476e <HAL_TIM_IC_Start_IT+0x262>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	689a      	ldr	r2, [r3, #8]
 8004748:	4b17      	ldr	r3, [pc, #92]	@ (80047a8 <HAL_TIM_IC_Start_IT+0x29c>)
 800474a:	4013      	ands	r3, r2
 800474c:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800474e:	68bb      	ldr	r3, [r7, #8]
 8004750:	2b06      	cmp	r3, #6
 8004752:	d015      	beq.n	8004780 <HAL_TIM_IC_Start_IT+0x274>
 8004754:	68bb      	ldr	r3, [r7, #8]
 8004756:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800475a:	d011      	beq.n	8004780 <HAL_TIM_IC_Start_IT+0x274>
      {
        __HAL_TIM_ENABLE(htim);
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	681a      	ldr	r2, [r3, #0]
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	f042 0201 	orr.w	r2, r2, #1
 800476a:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800476c:	e008      	b.n	8004780 <HAL_TIM_IC_Start_IT+0x274>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	681a      	ldr	r2, [r3, #0]
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	f042 0201 	orr.w	r2, r2, #1
 800477c:	601a      	str	r2, [r3, #0]
 800477e:	e000      	b.n	8004782 <HAL_TIM_IC_Start_IT+0x276>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004780:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8004782:	7bfb      	ldrb	r3, [r7, #15]
}
 8004784:	4618      	mov	r0, r3
 8004786:	3710      	adds	r7, #16
 8004788:	46bd      	mov	sp, r7
 800478a:	bd80      	pop	{r7, pc}
 800478c:	40010000 	.word	0x40010000
 8004790:	40000400 	.word	0x40000400
 8004794:	40000800 	.word	0x40000800
 8004798:	40000c00 	.word	0x40000c00
 800479c:	40010400 	.word	0x40010400
 80047a0:	40014000 	.word	0x40014000
 80047a4:	40001800 	.word	0x40001800
 80047a8:	00010007 	.word	0x00010007

080047ac <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 80047ac:	b580      	push	{r7, lr}
 80047ae:	b086      	sub	sp, #24
 80047b0:	af00      	add	r7, sp, #0
 80047b2:	6078      	str	r0, [r7, #4]
 80047b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d101      	bne.n	80047c0 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80047bc:	2301      	movs	r3, #1
 80047be:	e08f      	b.n	80048e0 <HAL_TIM_Encoder_Init+0x134>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80047c6:	b2db      	uxtb	r3, r3
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d106      	bne.n	80047da <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	2200      	movs	r2, #0
 80047d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80047d4:	6878      	ldr	r0, [r7, #4]
 80047d6:	f7fd fc6d 	bl	80020b4 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	2202      	movs	r2, #2
 80047de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	6899      	ldr	r1, [r3, #8]
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681a      	ldr	r2, [r3, #0]
 80047ec:	4b3e      	ldr	r3, [pc, #248]	@ (80048e8 <HAL_TIM_Encoder_Init+0x13c>)
 80047ee:	400b      	ands	r3, r1
 80047f0:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681a      	ldr	r2, [r3, #0]
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	3304      	adds	r3, #4
 80047fa:	4619      	mov	r1, r3
 80047fc:	4610      	mov	r0, r2
 80047fe:	f000 fced 	bl	80051dc <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	689b      	ldr	r3, [r3, #8]
 8004808:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	699b      	ldr	r3, [r3, #24]
 8004810:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	6a1b      	ldr	r3, [r3, #32]
 8004818:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800481a:	683b      	ldr	r3, [r7, #0]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	697a      	ldr	r2, [r7, #20]
 8004820:	4313      	orrs	r3, r2
 8004822:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004824:	693a      	ldr	r2, [r7, #16]
 8004826:	4b31      	ldr	r3, [pc, #196]	@ (80048ec <HAL_TIM_Encoder_Init+0x140>)
 8004828:	4013      	ands	r3, r2
 800482a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800482c:	683b      	ldr	r3, [r7, #0]
 800482e:	689a      	ldr	r2, [r3, #8]
 8004830:	683b      	ldr	r3, [r7, #0]
 8004832:	699b      	ldr	r3, [r3, #24]
 8004834:	021b      	lsls	r3, r3, #8
 8004836:	4313      	orrs	r3, r2
 8004838:	693a      	ldr	r2, [r7, #16]
 800483a:	4313      	orrs	r3, r2
 800483c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800483e:	693a      	ldr	r2, [r7, #16]
 8004840:	4b2b      	ldr	r3, [pc, #172]	@ (80048f0 <HAL_TIM_Encoder_Init+0x144>)
 8004842:	4013      	ands	r3, r2
 8004844:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8004846:	693a      	ldr	r2, [r7, #16]
 8004848:	4b2a      	ldr	r3, [pc, #168]	@ (80048f4 <HAL_TIM_Encoder_Init+0x148>)
 800484a:	4013      	ands	r3, r2
 800484c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800484e:	683b      	ldr	r3, [r7, #0]
 8004850:	68da      	ldr	r2, [r3, #12]
 8004852:	683b      	ldr	r3, [r7, #0]
 8004854:	69db      	ldr	r3, [r3, #28]
 8004856:	021b      	lsls	r3, r3, #8
 8004858:	4313      	orrs	r3, r2
 800485a:	693a      	ldr	r2, [r7, #16]
 800485c:	4313      	orrs	r3, r2
 800485e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004860:	683b      	ldr	r3, [r7, #0]
 8004862:	691b      	ldr	r3, [r3, #16]
 8004864:	011a      	lsls	r2, r3, #4
 8004866:	683b      	ldr	r3, [r7, #0]
 8004868:	6a1b      	ldr	r3, [r3, #32]
 800486a:	031b      	lsls	r3, r3, #12
 800486c:	4313      	orrs	r3, r2
 800486e:	693a      	ldr	r2, [r7, #16]
 8004870:	4313      	orrs	r3, r2
 8004872:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800487a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8004882:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8004884:	683b      	ldr	r3, [r7, #0]
 8004886:	685a      	ldr	r2, [r3, #4]
 8004888:	683b      	ldr	r3, [r7, #0]
 800488a:	695b      	ldr	r3, [r3, #20]
 800488c:	011b      	lsls	r3, r3, #4
 800488e:	4313      	orrs	r3, r2
 8004890:	68fa      	ldr	r2, [r7, #12]
 8004892:	4313      	orrs	r3, r2
 8004894:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	697a      	ldr	r2, [r7, #20]
 800489c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	693a      	ldr	r2, [r7, #16]
 80048a4:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	68fa      	ldr	r2, [r7, #12]
 80048ac:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	2201      	movs	r2, #1
 80048b2:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	2201      	movs	r2, #1
 80048ba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	2201      	movs	r2, #1
 80048c2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	2201      	movs	r2, #1
 80048ca:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	2201      	movs	r2, #1
 80048d2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	2201      	movs	r2, #1
 80048da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80048de:	2300      	movs	r3, #0
}
 80048e0:	4618      	mov	r0, r3
 80048e2:	3718      	adds	r7, #24
 80048e4:	46bd      	mov	sp, r7
 80048e6:	bd80      	pop	{r7, pc}
 80048e8:	fffebff8 	.word	0xfffebff8
 80048ec:	fffffcfc 	.word	0xfffffcfc
 80048f0:	fffff3f3 	.word	0xfffff3f3
 80048f4:	ffff0f0f 	.word	0xffff0f0f

080048f8 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80048f8:	b580      	push	{r7, lr}
 80048fa:	b084      	sub	sp, #16
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	6078      	str	r0, [r7, #4]
 8004900:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004908:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004910:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004918:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004920:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8004922:	683b      	ldr	r3, [r7, #0]
 8004924:	2b00      	cmp	r3, #0
 8004926:	d110      	bne.n	800494a <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004928:	7bfb      	ldrb	r3, [r7, #15]
 800492a:	2b01      	cmp	r3, #1
 800492c:	d102      	bne.n	8004934 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800492e:	7b7b      	ldrb	r3, [r7, #13]
 8004930:	2b01      	cmp	r3, #1
 8004932:	d001      	beq.n	8004938 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8004934:	2301      	movs	r3, #1
 8004936:	e069      	b.n	8004a0c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	2202      	movs	r2, #2
 800493c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	2202      	movs	r2, #2
 8004944:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004948:	e031      	b.n	80049ae <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800494a:	683b      	ldr	r3, [r7, #0]
 800494c:	2b04      	cmp	r3, #4
 800494e:	d110      	bne.n	8004972 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004950:	7bbb      	ldrb	r3, [r7, #14]
 8004952:	2b01      	cmp	r3, #1
 8004954:	d102      	bne.n	800495c <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004956:	7b3b      	ldrb	r3, [r7, #12]
 8004958:	2b01      	cmp	r3, #1
 800495a:	d001      	beq.n	8004960 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800495c:	2301      	movs	r3, #1
 800495e:	e055      	b.n	8004a0c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	2202      	movs	r2, #2
 8004964:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	2202      	movs	r2, #2
 800496c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004970:	e01d      	b.n	80049ae <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004972:	7bfb      	ldrb	r3, [r7, #15]
 8004974:	2b01      	cmp	r3, #1
 8004976:	d108      	bne.n	800498a <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004978:	7bbb      	ldrb	r3, [r7, #14]
 800497a:	2b01      	cmp	r3, #1
 800497c:	d105      	bne.n	800498a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800497e:	7b7b      	ldrb	r3, [r7, #13]
 8004980:	2b01      	cmp	r3, #1
 8004982:	d102      	bne.n	800498a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004984:	7b3b      	ldrb	r3, [r7, #12]
 8004986:	2b01      	cmp	r3, #1
 8004988:	d001      	beq.n	800498e <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800498a:	2301      	movs	r3, #1
 800498c:	e03e      	b.n	8004a0c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	2202      	movs	r2, #2
 8004992:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	2202      	movs	r2, #2
 800499a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	2202      	movs	r2, #2
 80049a2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	2202      	movs	r2, #2
 80049aa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80049ae:	683b      	ldr	r3, [r7, #0]
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d003      	beq.n	80049bc <HAL_TIM_Encoder_Start+0xc4>
 80049b4:	683b      	ldr	r3, [r7, #0]
 80049b6:	2b04      	cmp	r3, #4
 80049b8:	d008      	beq.n	80049cc <HAL_TIM_Encoder_Start+0xd4>
 80049ba:	e00f      	b.n	80049dc <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	2201      	movs	r2, #1
 80049c2:	2100      	movs	r1, #0
 80049c4:	4618      	mov	r0, r3
 80049c6:	f001 f8d1 	bl	8005b6c <TIM_CCxChannelCmd>
      break;
 80049ca:	e016      	b.n	80049fa <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	2201      	movs	r2, #1
 80049d2:	2104      	movs	r1, #4
 80049d4:	4618      	mov	r0, r3
 80049d6:	f001 f8c9 	bl	8005b6c <TIM_CCxChannelCmd>
      break;
 80049da:	e00e      	b.n	80049fa <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	2201      	movs	r2, #1
 80049e2:	2100      	movs	r1, #0
 80049e4:	4618      	mov	r0, r3
 80049e6:	f001 f8c1 	bl	8005b6c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	2201      	movs	r2, #1
 80049f0:	2104      	movs	r1, #4
 80049f2:	4618      	mov	r0, r3
 80049f4:	f001 f8ba 	bl	8005b6c <TIM_CCxChannelCmd>
      break;
 80049f8:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	681a      	ldr	r2, [r3, #0]
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	f042 0201 	orr.w	r2, r2, #1
 8004a08:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004a0a:	2300      	movs	r3, #0
}
 8004a0c:	4618      	mov	r0, r3
 8004a0e:	3710      	adds	r7, #16
 8004a10:	46bd      	mov	sp, r7
 8004a12:	bd80      	pop	{r7, pc}

08004a14 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004a14:	b580      	push	{r7, lr}
 8004a16:	b084      	sub	sp, #16
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	68db      	ldr	r3, [r3, #12]
 8004a22:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	691b      	ldr	r3, [r3, #16]
 8004a2a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004a2c:	68bb      	ldr	r3, [r7, #8]
 8004a2e:	f003 0302 	and.w	r3, r3, #2
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d020      	beq.n	8004a78 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	f003 0302 	and.w	r3, r3, #2
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d01b      	beq.n	8004a78 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	f06f 0202 	mvn.w	r2, #2
 8004a48:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	2201      	movs	r2, #1
 8004a4e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	699b      	ldr	r3, [r3, #24]
 8004a56:	f003 0303 	and.w	r3, r3, #3
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d003      	beq.n	8004a66 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004a5e:	6878      	ldr	r0, [r7, #4]
 8004a60:	f7fc fdc6 	bl	80015f0 <HAL_TIM_IC_CaptureCallback>
 8004a64:	e005      	b.n	8004a72 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a66:	6878      	ldr	r0, [r7, #4]
 8004a68:	f000 fb9a 	bl	80051a0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a6c:	6878      	ldr	r0, [r7, #4]
 8004a6e:	f000 fba1 	bl	80051b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	2200      	movs	r2, #0
 8004a76:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004a78:	68bb      	ldr	r3, [r7, #8]
 8004a7a:	f003 0304 	and.w	r3, r3, #4
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d020      	beq.n	8004ac4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	f003 0304 	and.w	r3, r3, #4
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d01b      	beq.n	8004ac4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	f06f 0204 	mvn.w	r2, #4
 8004a94:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	2202      	movs	r2, #2
 8004a9a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	699b      	ldr	r3, [r3, #24]
 8004aa2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d003      	beq.n	8004ab2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004aaa:	6878      	ldr	r0, [r7, #4]
 8004aac:	f7fc fda0 	bl	80015f0 <HAL_TIM_IC_CaptureCallback>
 8004ab0:	e005      	b.n	8004abe <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ab2:	6878      	ldr	r0, [r7, #4]
 8004ab4:	f000 fb74 	bl	80051a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ab8:	6878      	ldr	r0, [r7, #4]
 8004aba:	f000 fb7b 	bl	80051b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	2200      	movs	r2, #0
 8004ac2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004ac4:	68bb      	ldr	r3, [r7, #8]
 8004ac6:	f003 0308 	and.w	r3, r3, #8
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d020      	beq.n	8004b10 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	f003 0308 	and.w	r3, r3, #8
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d01b      	beq.n	8004b10 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	f06f 0208 	mvn.w	r2, #8
 8004ae0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	2204      	movs	r2, #4
 8004ae6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	69db      	ldr	r3, [r3, #28]
 8004aee:	f003 0303 	and.w	r3, r3, #3
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d003      	beq.n	8004afe <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004af6:	6878      	ldr	r0, [r7, #4]
 8004af8:	f7fc fd7a 	bl	80015f0 <HAL_TIM_IC_CaptureCallback>
 8004afc:	e005      	b.n	8004b0a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004afe:	6878      	ldr	r0, [r7, #4]
 8004b00:	f000 fb4e 	bl	80051a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b04:	6878      	ldr	r0, [r7, #4]
 8004b06:	f000 fb55 	bl	80051b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	2200      	movs	r2, #0
 8004b0e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004b10:	68bb      	ldr	r3, [r7, #8]
 8004b12:	f003 0310 	and.w	r3, r3, #16
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d020      	beq.n	8004b5c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	f003 0310 	and.w	r3, r3, #16
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d01b      	beq.n	8004b5c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	f06f 0210 	mvn.w	r2, #16
 8004b2c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	2208      	movs	r2, #8
 8004b32:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	69db      	ldr	r3, [r3, #28]
 8004b3a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d003      	beq.n	8004b4a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b42:	6878      	ldr	r0, [r7, #4]
 8004b44:	f7fc fd54 	bl	80015f0 <HAL_TIM_IC_CaptureCallback>
 8004b48:	e005      	b.n	8004b56 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b4a:	6878      	ldr	r0, [r7, #4]
 8004b4c:	f000 fb28 	bl	80051a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b50:	6878      	ldr	r0, [r7, #4]
 8004b52:	f000 fb2f 	bl	80051b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	2200      	movs	r2, #0
 8004b5a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004b5c:	68bb      	ldr	r3, [r7, #8]
 8004b5e:	f003 0301 	and.w	r3, r3, #1
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d00c      	beq.n	8004b80 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	f003 0301 	and.w	r3, r3, #1
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d007      	beq.n	8004b80 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	f06f 0201 	mvn.w	r2, #1
 8004b78:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004b7a:	6878      	ldr	r0, [r7, #4]
 8004b7c:	f7fc fdbe 	bl	80016fc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004b80:	68bb      	ldr	r3, [r7, #8]
 8004b82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d104      	bne.n	8004b94 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8004b8a:	68bb      	ldr	r3, [r7, #8]
 8004b8c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d00c      	beq.n	8004bae <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d007      	beq.n	8004bae <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8004ba6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004ba8:	6878      	ldr	r0, [r7, #4]
 8004baa:	f001 f89d 	bl	8005ce8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004bae:	68bb      	ldr	r3, [r7, #8]
 8004bb0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d00c      	beq.n	8004bd2 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d007      	beq.n	8004bd2 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8004bca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004bcc:	6878      	ldr	r0, [r7, #4]
 8004bce:	f001 f895 	bl	8005cfc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004bd2:	68bb      	ldr	r3, [r7, #8]
 8004bd4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d00c      	beq.n	8004bf6 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d007      	beq.n	8004bf6 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004bee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004bf0:	6878      	ldr	r0, [r7, #4]
 8004bf2:	f000 fae9 	bl	80051c8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004bf6:	68bb      	ldr	r3, [r7, #8]
 8004bf8:	f003 0320 	and.w	r3, r3, #32
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d00c      	beq.n	8004c1a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	f003 0320 	and.w	r3, r3, #32
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d007      	beq.n	8004c1a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	f06f 0220 	mvn.w	r2, #32
 8004c12:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004c14:	6878      	ldr	r0, [r7, #4]
 8004c16:	f001 f85d 	bl	8005cd4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004c1a:	bf00      	nop
 8004c1c:	3710      	adds	r7, #16
 8004c1e:	46bd      	mov	sp, r7
 8004c20:	bd80      	pop	{r7, pc}

08004c22 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8004c22:	b580      	push	{r7, lr}
 8004c24:	b086      	sub	sp, #24
 8004c26:	af00      	add	r7, sp, #0
 8004c28:	60f8      	str	r0, [r7, #12]
 8004c2a:	60b9      	str	r1, [r7, #8]
 8004c2c:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004c2e:	2300      	movs	r3, #0
 8004c30:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004c38:	2b01      	cmp	r3, #1
 8004c3a:	d101      	bne.n	8004c40 <HAL_TIM_IC_ConfigChannel+0x1e>
 8004c3c:	2302      	movs	r3, #2
 8004c3e:	e088      	b.n	8004d52 <HAL_TIM_IC_ConfigChannel+0x130>
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	2201      	movs	r2, #1
 8004c44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d11b      	bne.n	8004c86 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004c52:	68bb      	ldr	r3, [r7, #8]
 8004c54:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004c56:	68bb      	ldr	r3, [r7, #8]
 8004c58:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004c5a:	68bb      	ldr	r3, [r7, #8]
 8004c5c:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8004c5e:	f000 fdc1 	bl	80057e4 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	699a      	ldr	r2, [r3, #24]
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	f022 020c 	bic.w	r2, r2, #12
 8004c70:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	6999      	ldr	r1, [r3, #24]
 8004c78:	68bb      	ldr	r3, [r7, #8]
 8004c7a:	689a      	ldr	r2, [r3, #8]
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	430a      	orrs	r2, r1
 8004c82:	619a      	str	r2, [r3, #24]
 8004c84:	e060      	b.n	8004d48 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	2b04      	cmp	r3, #4
 8004c8a:	d11c      	bne.n	8004cc6 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004c90:	68bb      	ldr	r3, [r7, #8]
 8004c92:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004c94:	68bb      	ldr	r3, [r7, #8]
 8004c96:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004c98:	68bb      	ldr	r3, [r7, #8]
 8004c9a:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8004c9c:	f000 fe45 	bl	800592a <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	699a      	ldr	r2, [r3, #24]
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8004cae:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	6999      	ldr	r1, [r3, #24]
 8004cb6:	68bb      	ldr	r3, [r7, #8]
 8004cb8:	689b      	ldr	r3, [r3, #8]
 8004cba:	021a      	lsls	r2, r3, #8
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	430a      	orrs	r2, r1
 8004cc2:	619a      	str	r2, [r3, #24]
 8004cc4:	e040      	b.n	8004d48 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	2b08      	cmp	r3, #8
 8004cca:	d11b      	bne.n	8004d04 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004cd0:	68bb      	ldr	r3, [r7, #8]
 8004cd2:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004cd4:	68bb      	ldr	r3, [r7, #8]
 8004cd6:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004cd8:	68bb      	ldr	r3, [r7, #8]
 8004cda:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8004cdc:	f000 fe92 	bl	8005a04 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	69da      	ldr	r2, [r3, #28]
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	f022 020c 	bic.w	r2, r2, #12
 8004cee:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	69d9      	ldr	r1, [r3, #28]
 8004cf6:	68bb      	ldr	r3, [r7, #8]
 8004cf8:	689a      	ldr	r2, [r3, #8]
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	430a      	orrs	r2, r1
 8004d00:	61da      	str	r2, [r3, #28]
 8004d02:	e021      	b.n	8004d48 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	2b0c      	cmp	r3, #12
 8004d08:	d11c      	bne.n	8004d44 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004d0e:	68bb      	ldr	r3, [r7, #8]
 8004d10:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004d12:	68bb      	ldr	r3, [r7, #8]
 8004d14:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004d16:	68bb      	ldr	r3, [r7, #8]
 8004d18:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8004d1a:	f000 feaf 	bl	8005a7c <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	69da      	ldr	r2, [r3, #28]
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8004d2c:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	69d9      	ldr	r1, [r3, #28]
 8004d34:	68bb      	ldr	r3, [r7, #8]
 8004d36:	689b      	ldr	r3, [r3, #8]
 8004d38:	021a      	lsls	r2, r3, #8
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	430a      	orrs	r2, r1
 8004d40:	61da      	str	r2, [r3, #28]
 8004d42:	e001      	b.n	8004d48 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8004d44:	2301      	movs	r3, #1
 8004d46:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	2200      	movs	r2, #0
 8004d4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004d50:	7dfb      	ldrb	r3, [r7, #23]
}
 8004d52:	4618      	mov	r0, r3
 8004d54:	3718      	adds	r7, #24
 8004d56:	46bd      	mov	sp, r7
 8004d58:	bd80      	pop	{r7, pc}
	...

08004d5c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004d5c:	b580      	push	{r7, lr}
 8004d5e:	b086      	sub	sp, #24
 8004d60:	af00      	add	r7, sp, #0
 8004d62:	60f8      	str	r0, [r7, #12]
 8004d64:	60b9      	str	r1, [r7, #8]
 8004d66:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004d68:	2300      	movs	r3, #0
 8004d6a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004d72:	2b01      	cmp	r3, #1
 8004d74:	d101      	bne.n	8004d7a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004d76:	2302      	movs	r3, #2
 8004d78:	e0ff      	b.n	8004f7a <HAL_TIM_PWM_ConfigChannel+0x21e>
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	2201      	movs	r2, #1
 8004d7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	2b14      	cmp	r3, #20
 8004d86:	f200 80f0 	bhi.w	8004f6a <HAL_TIM_PWM_ConfigChannel+0x20e>
 8004d8a:	a201      	add	r2, pc, #4	@ (adr r2, 8004d90 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004d8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d90:	08004de5 	.word	0x08004de5
 8004d94:	08004f6b 	.word	0x08004f6b
 8004d98:	08004f6b 	.word	0x08004f6b
 8004d9c:	08004f6b 	.word	0x08004f6b
 8004da0:	08004e25 	.word	0x08004e25
 8004da4:	08004f6b 	.word	0x08004f6b
 8004da8:	08004f6b 	.word	0x08004f6b
 8004dac:	08004f6b 	.word	0x08004f6b
 8004db0:	08004e67 	.word	0x08004e67
 8004db4:	08004f6b 	.word	0x08004f6b
 8004db8:	08004f6b 	.word	0x08004f6b
 8004dbc:	08004f6b 	.word	0x08004f6b
 8004dc0:	08004ea7 	.word	0x08004ea7
 8004dc4:	08004f6b 	.word	0x08004f6b
 8004dc8:	08004f6b 	.word	0x08004f6b
 8004dcc:	08004f6b 	.word	0x08004f6b
 8004dd0:	08004ee9 	.word	0x08004ee9
 8004dd4:	08004f6b 	.word	0x08004f6b
 8004dd8:	08004f6b 	.word	0x08004f6b
 8004ddc:	08004f6b 	.word	0x08004f6b
 8004de0:	08004f29 	.word	0x08004f29
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	68b9      	ldr	r1, [r7, #8]
 8004dea:	4618      	mov	r0, r3
 8004dec:	f000 fa9c 	bl	8005328 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	699a      	ldr	r2, [r3, #24]
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	f042 0208 	orr.w	r2, r2, #8
 8004dfe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	699a      	ldr	r2, [r3, #24]
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	f022 0204 	bic.w	r2, r2, #4
 8004e0e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	6999      	ldr	r1, [r3, #24]
 8004e16:	68bb      	ldr	r3, [r7, #8]
 8004e18:	691a      	ldr	r2, [r3, #16]
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	430a      	orrs	r2, r1
 8004e20:	619a      	str	r2, [r3, #24]
      break;
 8004e22:	e0a5      	b.n	8004f70 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	68b9      	ldr	r1, [r7, #8]
 8004e2a:	4618      	mov	r0, r3
 8004e2c:	f000 faee 	bl	800540c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	699a      	ldr	r2, [r3, #24]
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004e3e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	699a      	ldr	r2, [r3, #24]
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004e4e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	6999      	ldr	r1, [r3, #24]
 8004e56:	68bb      	ldr	r3, [r7, #8]
 8004e58:	691b      	ldr	r3, [r3, #16]
 8004e5a:	021a      	lsls	r2, r3, #8
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	430a      	orrs	r2, r1
 8004e62:	619a      	str	r2, [r3, #24]
      break;
 8004e64:	e084      	b.n	8004f70 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	68b9      	ldr	r1, [r7, #8]
 8004e6c:	4618      	mov	r0, r3
 8004e6e:	f000 fb45 	bl	80054fc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	69da      	ldr	r2, [r3, #28]
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	f042 0208 	orr.w	r2, r2, #8
 8004e80:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	69da      	ldr	r2, [r3, #28]
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	f022 0204 	bic.w	r2, r2, #4
 8004e90:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	69d9      	ldr	r1, [r3, #28]
 8004e98:	68bb      	ldr	r3, [r7, #8]
 8004e9a:	691a      	ldr	r2, [r3, #16]
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	430a      	orrs	r2, r1
 8004ea2:	61da      	str	r2, [r3, #28]
      break;
 8004ea4:	e064      	b.n	8004f70 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	68b9      	ldr	r1, [r7, #8]
 8004eac:	4618      	mov	r0, r3
 8004eae:	f000 fb9b 	bl	80055e8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	69da      	ldr	r2, [r3, #28]
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004ec0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	69da      	ldr	r2, [r3, #28]
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004ed0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	69d9      	ldr	r1, [r3, #28]
 8004ed8:	68bb      	ldr	r3, [r7, #8]
 8004eda:	691b      	ldr	r3, [r3, #16]
 8004edc:	021a      	lsls	r2, r3, #8
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	430a      	orrs	r2, r1
 8004ee4:	61da      	str	r2, [r3, #28]
      break;
 8004ee6:	e043      	b.n	8004f70 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	68b9      	ldr	r1, [r7, #8]
 8004eee:	4618      	mov	r0, r3
 8004ef0:	f000 fbd2 	bl	8005698 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	f042 0208 	orr.w	r2, r2, #8
 8004f02:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	f022 0204 	bic.w	r2, r2, #4
 8004f12:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8004f1a:	68bb      	ldr	r3, [r7, #8]
 8004f1c:	691a      	ldr	r2, [r3, #16]
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	430a      	orrs	r2, r1
 8004f24:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8004f26:	e023      	b.n	8004f70 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	68b9      	ldr	r1, [r7, #8]
 8004f2e:	4618      	mov	r0, r3
 8004f30:	f000 fc04 	bl	800573c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004f42:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004f52:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8004f5a:	68bb      	ldr	r3, [r7, #8]
 8004f5c:	691b      	ldr	r3, [r3, #16]
 8004f5e:	021a      	lsls	r2, r3, #8
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	430a      	orrs	r2, r1
 8004f66:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8004f68:	e002      	b.n	8004f70 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8004f6a:	2301      	movs	r3, #1
 8004f6c:	75fb      	strb	r3, [r7, #23]
      break;
 8004f6e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	2200      	movs	r2, #0
 8004f74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004f78:	7dfb      	ldrb	r3, [r7, #23]
}
 8004f7a:	4618      	mov	r0, r3
 8004f7c:	3718      	adds	r7, #24
 8004f7e:	46bd      	mov	sp, r7
 8004f80:	bd80      	pop	{r7, pc}
 8004f82:	bf00      	nop

08004f84 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004f84:	b580      	push	{r7, lr}
 8004f86:	b084      	sub	sp, #16
 8004f88:	af00      	add	r7, sp, #0
 8004f8a:	6078      	str	r0, [r7, #4]
 8004f8c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004f8e:	2300      	movs	r3, #0
 8004f90:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004f98:	2b01      	cmp	r3, #1
 8004f9a:	d101      	bne.n	8004fa0 <HAL_TIM_ConfigClockSource+0x1c>
 8004f9c:	2302      	movs	r3, #2
 8004f9e:	e0b4      	b.n	800510a <HAL_TIM_ConfigClockSource+0x186>
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	2201      	movs	r2, #1
 8004fa4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	2202      	movs	r2, #2
 8004fac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	689b      	ldr	r3, [r3, #8]
 8004fb6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004fb8:	68ba      	ldr	r2, [r7, #8]
 8004fba:	4b56      	ldr	r3, [pc, #344]	@ (8005114 <HAL_TIM_ConfigClockSource+0x190>)
 8004fbc:	4013      	ands	r3, r2
 8004fbe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004fc0:	68bb      	ldr	r3, [r7, #8]
 8004fc2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004fc6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	68ba      	ldr	r2, [r7, #8]
 8004fce:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004fd0:	683b      	ldr	r3, [r7, #0]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004fd8:	d03e      	beq.n	8005058 <HAL_TIM_ConfigClockSource+0xd4>
 8004fda:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004fde:	f200 8087 	bhi.w	80050f0 <HAL_TIM_ConfigClockSource+0x16c>
 8004fe2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004fe6:	f000 8086 	beq.w	80050f6 <HAL_TIM_ConfigClockSource+0x172>
 8004fea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004fee:	d87f      	bhi.n	80050f0 <HAL_TIM_ConfigClockSource+0x16c>
 8004ff0:	2b70      	cmp	r3, #112	@ 0x70
 8004ff2:	d01a      	beq.n	800502a <HAL_TIM_ConfigClockSource+0xa6>
 8004ff4:	2b70      	cmp	r3, #112	@ 0x70
 8004ff6:	d87b      	bhi.n	80050f0 <HAL_TIM_ConfigClockSource+0x16c>
 8004ff8:	2b60      	cmp	r3, #96	@ 0x60
 8004ffa:	d050      	beq.n	800509e <HAL_TIM_ConfigClockSource+0x11a>
 8004ffc:	2b60      	cmp	r3, #96	@ 0x60
 8004ffe:	d877      	bhi.n	80050f0 <HAL_TIM_ConfigClockSource+0x16c>
 8005000:	2b50      	cmp	r3, #80	@ 0x50
 8005002:	d03c      	beq.n	800507e <HAL_TIM_ConfigClockSource+0xfa>
 8005004:	2b50      	cmp	r3, #80	@ 0x50
 8005006:	d873      	bhi.n	80050f0 <HAL_TIM_ConfigClockSource+0x16c>
 8005008:	2b40      	cmp	r3, #64	@ 0x40
 800500a:	d058      	beq.n	80050be <HAL_TIM_ConfigClockSource+0x13a>
 800500c:	2b40      	cmp	r3, #64	@ 0x40
 800500e:	d86f      	bhi.n	80050f0 <HAL_TIM_ConfigClockSource+0x16c>
 8005010:	2b30      	cmp	r3, #48	@ 0x30
 8005012:	d064      	beq.n	80050de <HAL_TIM_ConfigClockSource+0x15a>
 8005014:	2b30      	cmp	r3, #48	@ 0x30
 8005016:	d86b      	bhi.n	80050f0 <HAL_TIM_ConfigClockSource+0x16c>
 8005018:	2b20      	cmp	r3, #32
 800501a:	d060      	beq.n	80050de <HAL_TIM_ConfigClockSource+0x15a>
 800501c:	2b20      	cmp	r3, #32
 800501e:	d867      	bhi.n	80050f0 <HAL_TIM_ConfigClockSource+0x16c>
 8005020:	2b00      	cmp	r3, #0
 8005022:	d05c      	beq.n	80050de <HAL_TIM_ConfigClockSource+0x15a>
 8005024:	2b10      	cmp	r3, #16
 8005026:	d05a      	beq.n	80050de <HAL_TIM_ConfigClockSource+0x15a>
 8005028:	e062      	b.n	80050f0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800502e:	683b      	ldr	r3, [r7, #0]
 8005030:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005032:	683b      	ldr	r3, [r7, #0]
 8005034:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005036:	683b      	ldr	r3, [r7, #0]
 8005038:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800503a:	f000 fd77 	bl	8005b2c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	689b      	ldr	r3, [r3, #8]
 8005044:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005046:	68bb      	ldr	r3, [r7, #8]
 8005048:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800504c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	68ba      	ldr	r2, [r7, #8]
 8005054:	609a      	str	r2, [r3, #8]
      break;
 8005056:	e04f      	b.n	80050f8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800505c:	683b      	ldr	r3, [r7, #0]
 800505e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005060:	683b      	ldr	r3, [r7, #0]
 8005062:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005064:	683b      	ldr	r3, [r7, #0]
 8005066:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005068:	f000 fd60 	bl	8005b2c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	689a      	ldr	r2, [r3, #8]
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800507a:	609a      	str	r2, [r3, #8]
      break;
 800507c:	e03c      	b.n	80050f8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005082:	683b      	ldr	r3, [r7, #0]
 8005084:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005086:	683b      	ldr	r3, [r7, #0]
 8005088:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800508a:	461a      	mov	r2, r3
 800508c:	f000 fc1e 	bl	80058cc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	2150      	movs	r1, #80	@ 0x50
 8005096:	4618      	mov	r0, r3
 8005098:	f000 fd2d 	bl	8005af6 <TIM_ITRx_SetConfig>
      break;
 800509c:	e02c      	b.n	80050f8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80050a2:	683b      	ldr	r3, [r7, #0]
 80050a4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80050a6:	683b      	ldr	r3, [r7, #0]
 80050a8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80050aa:	461a      	mov	r2, r3
 80050ac:	f000 fc7a 	bl	80059a4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	2160      	movs	r1, #96	@ 0x60
 80050b6:	4618      	mov	r0, r3
 80050b8:	f000 fd1d 	bl	8005af6 <TIM_ITRx_SetConfig>
      break;
 80050bc:	e01c      	b.n	80050f8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80050c2:	683b      	ldr	r3, [r7, #0]
 80050c4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80050c6:	683b      	ldr	r3, [r7, #0]
 80050c8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80050ca:	461a      	mov	r2, r3
 80050cc:	f000 fbfe 	bl	80058cc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	2140      	movs	r1, #64	@ 0x40
 80050d6:	4618      	mov	r0, r3
 80050d8:	f000 fd0d 	bl	8005af6 <TIM_ITRx_SetConfig>
      break;
 80050dc:	e00c      	b.n	80050f8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681a      	ldr	r2, [r3, #0]
 80050e2:	683b      	ldr	r3, [r7, #0]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	4619      	mov	r1, r3
 80050e8:	4610      	mov	r0, r2
 80050ea:	f000 fd04 	bl	8005af6 <TIM_ITRx_SetConfig>
      break;
 80050ee:	e003      	b.n	80050f8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80050f0:	2301      	movs	r3, #1
 80050f2:	73fb      	strb	r3, [r7, #15]
      break;
 80050f4:	e000      	b.n	80050f8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80050f6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	2201      	movs	r2, #1
 80050fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	2200      	movs	r2, #0
 8005104:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005108:	7bfb      	ldrb	r3, [r7, #15]
}
 800510a:	4618      	mov	r0, r3
 800510c:	3710      	adds	r7, #16
 800510e:	46bd      	mov	sp, r7
 8005110:	bd80      	pop	{r7, pc}
 8005112:	bf00      	nop
 8005114:	fffeff88 	.word	0xfffeff88

08005118 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005118:	b480      	push	{r7}
 800511a:	b085      	sub	sp, #20
 800511c:	af00      	add	r7, sp, #0
 800511e:	6078      	str	r0, [r7, #4]
 8005120:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8005122:	2300      	movs	r3, #0
 8005124:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8005126:	683b      	ldr	r3, [r7, #0]
 8005128:	2b0c      	cmp	r3, #12
 800512a:	d831      	bhi.n	8005190 <HAL_TIM_ReadCapturedValue+0x78>
 800512c:	a201      	add	r2, pc, #4	@ (adr r2, 8005134 <HAL_TIM_ReadCapturedValue+0x1c>)
 800512e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005132:	bf00      	nop
 8005134:	08005169 	.word	0x08005169
 8005138:	08005191 	.word	0x08005191
 800513c:	08005191 	.word	0x08005191
 8005140:	08005191 	.word	0x08005191
 8005144:	08005173 	.word	0x08005173
 8005148:	08005191 	.word	0x08005191
 800514c:	08005191 	.word	0x08005191
 8005150:	08005191 	.word	0x08005191
 8005154:	0800517d 	.word	0x0800517d
 8005158:	08005191 	.word	0x08005191
 800515c:	08005191 	.word	0x08005191
 8005160:	08005191 	.word	0x08005191
 8005164:	08005187 	.word	0x08005187
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800516e:	60fb      	str	r3, [r7, #12]

      break;
 8005170:	e00f      	b.n	8005192 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005178:	60fb      	str	r3, [r7, #12]

      break;
 800517a:	e00a      	b.n	8005192 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005182:	60fb      	str	r3, [r7, #12]

      break;
 8005184:	e005      	b.n	8005192 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800518c:	60fb      	str	r3, [r7, #12]

      break;
 800518e:	e000      	b.n	8005192 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8005190:	bf00      	nop
  }

  return tmpreg;
 8005192:	68fb      	ldr	r3, [r7, #12]
}
 8005194:	4618      	mov	r0, r3
 8005196:	3714      	adds	r7, #20
 8005198:	46bd      	mov	sp, r7
 800519a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800519e:	4770      	bx	lr

080051a0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80051a0:	b480      	push	{r7}
 80051a2:	b083      	sub	sp, #12
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80051a8:	bf00      	nop
 80051aa:	370c      	adds	r7, #12
 80051ac:	46bd      	mov	sp, r7
 80051ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b2:	4770      	bx	lr

080051b4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80051b4:	b480      	push	{r7}
 80051b6:	b083      	sub	sp, #12
 80051b8:	af00      	add	r7, sp, #0
 80051ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80051bc:	bf00      	nop
 80051be:	370c      	adds	r7, #12
 80051c0:	46bd      	mov	sp, r7
 80051c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c6:	4770      	bx	lr

080051c8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80051c8:	b480      	push	{r7}
 80051ca:	b083      	sub	sp, #12
 80051cc:	af00      	add	r7, sp, #0
 80051ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80051d0:	bf00      	nop
 80051d2:	370c      	adds	r7, #12
 80051d4:	46bd      	mov	sp, r7
 80051d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051da:	4770      	bx	lr

080051dc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80051dc:	b480      	push	{r7}
 80051de:	b085      	sub	sp, #20
 80051e0:	af00      	add	r7, sp, #0
 80051e2:	6078      	str	r0, [r7, #4]
 80051e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	4a43      	ldr	r2, [pc, #268]	@ (80052fc <TIM_Base_SetConfig+0x120>)
 80051f0:	4293      	cmp	r3, r2
 80051f2:	d013      	beq.n	800521c <TIM_Base_SetConfig+0x40>
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80051fa:	d00f      	beq.n	800521c <TIM_Base_SetConfig+0x40>
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	4a40      	ldr	r2, [pc, #256]	@ (8005300 <TIM_Base_SetConfig+0x124>)
 8005200:	4293      	cmp	r3, r2
 8005202:	d00b      	beq.n	800521c <TIM_Base_SetConfig+0x40>
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	4a3f      	ldr	r2, [pc, #252]	@ (8005304 <TIM_Base_SetConfig+0x128>)
 8005208:	4293      	cmp	r3, r2
 800520a:	d007      	beq.n	800521c <TIM_Base_SetConfig+0x40>
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	4a3e      	ldr	r2, [pc, #248]	@ (8005308 <TIM_Base_SetConfig+0x12c>)
 8005210:	4293      	cmp	r3, r2
 8005212:	d003      	beq.n	800521c <TIM_Base_SetConfig+0x40>
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	4a3d      	ldr	r2, [pc, #244]	@ (800530c <TIM_Base_SetConfig+0x130>)
 8005218:	4293      	cmp	r3, r2
 800521a:	d108      	bne.n	800522e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005222:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005224:	683b      	ldr	r3, [r7, #0]
 8005226:	685b      	ldr	r3, [r3, #4]
 8005228:	68fa      	ldr	r2, [r7, #12]
 800522a:	4313      	orrs	r3, r2
 800522c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	4a32      	ldr	r2, [pc, #200]	@ (80052fc <TIM_Base_SetConfig+0x120>)
 8005232:	4293      	cmp	r3, r2
 8005234:	d02b      	beq.n	800528e <TIM_Base_SetConfig+0xb2>
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800523c:	d027      	beq.n	800528e <TIM_Base_SetConfig+0xb2>
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	4a2f      	ldr	r2, [pc, #188]	@ (8005300 <TIM_Base_SetConfig+0x124>)
 8005242:	4293      	cmp	r3, r2
 8005244:	d023      	beq.n	800528e <TIM_Base_SetConfig+0xb2>
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	4a2e      	ldr	r2, [pc, #184]	@ (8005304 <TIM_Base_SetConfig+0x128>)
 800524a:	4293      	cmp	r3, r2
 800524c:	d01f      	beq.n	800528e <TIM_Base_SetConfig+0xb2>
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	4a2d      	ldr	r2, [pc, #180]	@ (8005308 <TIM_Base_SetConfig+0x12c>)
 8005252:	4293      	cmp	r3, r2
 8005254:	d01b      	beq.n	800528e <TIM_Base_SetConfig+0xb2>
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	4a2c      	ldr	r2, [pc, #176]	@ (800530c <TIM_Base_SetConfig+0x130>)
 800525a:	4293      	cmp	r3, r2
 800525c:	d017      	beq.n	800528e <TIM_Base_SetConfig+0xb2>
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	4a2b      	ldr	r2, [pc, #172]	@ (8005310 <TIM_Base_SetConfig+0x134>)
 8005262:	4293      	cmp	r3, r2
 8005264:	d013      	beq.n	800528e <TIM_Base_SetConfig+0xb2>
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	4a2a      	ldr	r2, [pc, #168]	@ (8005314 <TIM_Base_SetConfig+0x138>)
 800526a:	4293      	cmp	r3, r2
 800526c:	d00f      	beq.n	800528e <TIM_Base_SetConfig+0xb2>
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	4a29      	ldr	r2, [pc, #164]	@ (8005318 <TIM_Base_SetConfig+0x13c>)
 8005272:	4293      	cmp	r3, r2
 8005274:	d00b      	beq.n	800528e <TIM_Base_SetConfig+0xb2>
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	4a28      	ldr	r2, [pc, #160]	@ (800531c <TIM_Base_SetConfig+0x140>)
 800527a:	4293      	cmp	r3, r2
 800527c:	d007      	beq.n	800528e <TIM_Base_SetConfig+0xb2>
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	4a27      	ldr	r2, [pc, #156]	@ (8005320 <TIM_Base_SetConfig+0x144>)
 8005282:	4293      	cmp	r3, r2
 8005284:	d003      	beq.n	800528e <TIM_Base_SetConfig+0xb2>
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	4a26      	ldr	r2, [pc, #152]	@ (8005324 <TIM_Base_SetConfig+0x148>)
 800528a:	4293      	cmp	r3, r2
 800528c:	d108      	bne.n	80052a0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005294:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005296:	683b      	ldr	r3, [r7, #0]
 8005298:	68db      	ldr	r3, [r3, #12]
 800529a:	68fa      	ldr	r2, [r7, #12]
 800529c:	4313      	orrs	r3, r2
 800529e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80052a6:	683b      	ldr	r3, [r7, #0]
 80052a8:	695b      	ldr	r3, [r3, #20]
 80052aa:	4313      	orrs	r3, r2
 80052ac:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80052ae:	683b      	ldr	r3, [r7, #0]
 80052b0:	689a      	ldr	r2, [r3, #8]
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80052b6:	683b      	ldr	r3, [r7, #0]
 80052b8:	681a      	ldr	r2, [r3, #0]
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	4a0e      	ldr	r2, [pc, #56]	@ (80052fc <TIM_Base_SetConfig+0x120>)
 80052c2:	4293      	cmp	r3, r2
 80052c4:	d003      	beq.n	80052ce <TIM_Base_SetConfig+0xf2>
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	4a10      	ldr	r2, [pc, #64]	@ (800530c <TIM_Base_SetConfig+0x130>)
 80052ca:	4293      	cmp	r3, r2
 80052cc:	d103      	bne.n	80052d6 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80052ce:	683b      	ldr	r3, [r7, #0]
 80052d0:	691a      	ldr	r2, [r3, #16]
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	f043 0204 	orr.w	r2, r3, #4
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	2201      	movs	r2, #1
 80052e6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	68fa      	ldr	r2, [r7, #12]
 80052ec:	601a      	str	r2, [r3, #0]
}
 80052ee:	bf00      	nop
 80052f0:	3714      	adds	r7, #20
 80052f2:	46bd      	mov	sp, r7
 80052f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f8:	4770      	bx	lr
 80052fa:	bf00      	nop
 80052fc:	40010000 	.word	0x40010000
 8005300:	40000400 	.word	0x40000400
 8005304:	40000800 	.word	0x40000800
 8005308:	40000c00 	.word	0x40000c00
 800530c:	40010400 	.word	0x40010400
 8005310:	40014000 	.word	0x40014000
 8005314:	40014400 	.word	0x40014400
 8005318:	40014800 	.word	0x40014800
 800531c:	40001800 	.word	0x40001800
 8005320:	40001c00 	.word	0x40001c00
 8005324:	40002000 	.word	0x40002000

08005328 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005328:	b480      	push	{r7}
 800532a:	b087      	sub	sp, #28
 800532c:	af00      	add	r7, sp, #0
 800532e:	6078      	str	r0, [r7, #4]
 8005330:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	6a1b      	ldr	r3, [r3, #32]
 8005336:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	6a1b      	ldr	r3, [r3, #32]
 800533c:	f023 0201 	bic.w	r2, r3, #1
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	685b      	ldr	r3, [r3, #4]
 8005348:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	699b      	ldr	r3, [r3, #24]
 800534e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005350:	68fa      	ldr	r2, [r7, #12]
 8005352:	4b2b      	ldr	r3, [pc, #172]	@ (8005400 <TIM_OC1_SetConfig+0xd8>)
 8005354:	4013      	ands	r3, r2
 8005356:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	f023 0303 	bic.w	r3, r3, #3
 800535e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005360:	683b      	ldr	r3, [r7, #0]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	68fa      	ldr	r2, [r7, #12]
 8005366:	4313      	orrs	r3, r2
 8005368:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800536a:	697b      	ldr	r3, [r7, #20]
 800536c:	f023 0302 	bic.w	r3, r3, #2
 8005370:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005372:	683b      	ldr	r3, [r7, #0]
 8005374:	689b      	ldr	r3, [r3, #8]
 8005376:	697a      	ldr	r2, [r7, #20]
 8005378:	4313      	orrs	r3, r2
 800537a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	4a21      	ldr	r2, [pc, #132]	@ (8005404 <TIM_OC1_SetConfig+0xdc>)
 8005380:	4293      	cmp	r3, r2
 8005382:	d003      	beq.n	800538c <TIM_OC1_SetConfig+0x64>
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	4a20      	ldr	r2, [pc, #128]	@ (8005408 <TIM_OC1_SetConfig+0xe0>)
 8005388:	4293      	cmp	r3, r2
 800538a:	d10c      	bne.n	80053a6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800538c:	697b      	ldr	r3, [r7, #20]
 800538e:	f023 0308 	bic.w	r3, r3, #8
 8005392:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005394:	683b      	ldr	r3, [r7, #0]
 8005396:	68db      	ldr	r3, [r3, #12]
 8005398:	697a      	ldr	r2, [r7, #20]
 800539a:	4313      	orrs	r3, r2
 800539c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800539e:	697b      	ldr	r3, [r7, #20]
 80053a0:	f023 0304 	bic.w	r3, r3, #4
 80053a4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	4a16      	ldr	r2, [pc, #88]	@ (8005404 <TIM_OC1_SetConfig+0xdc>)
 80053aa:	4293      	cmp	r3, r2
 80053ac:	d003      	beq.n	80053b6 <TIM_OC1_SetConfig+0x8e>
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	4a15      	ldr	r2, [pc, #84]	@ (8005408 <TIM_OC1_SetConfig+0xe0>)
 80053b2:	4293      	cmp	r3, r2
 80053b4:	d111      	bne.n	80053da <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80053b6:	693b      	ldr	r3, [r7, #16]
 80053b8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80053bc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80053be:	693b      	ldr	r3, [r7, #16]
 80053c0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80053c4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80053c6:	683b      	ldr	r3, [r7, #0]
 80053c8:	695b      	ldr	r3, [r3, #20]
 80053ca:	693a      	ldr	r2, [r7, #16]
 80053cc:	4313      	orrs	r3, r2
 80053ce:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80053d0:	683b      	ldr	r3, [r7, #0]
 80053d2:	699b      	ldr	r3, [r3, #24]
 80053d4:	693a      	ldr	r2, [r7, #16]
 80053d6:	4313      	orrs	r3, r2
 80053d8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	693a      	ldr	r2, [r7, #16]
 80053de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	68fa      	ldr	r2, [r7, #12]
 80053e4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80053e6:	683b      	ldr	r3, [r7, #0]
 80053e8:	685a      	ldr	r2, [r3, #4]
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	697a      	ldr	r2, [r7, #20]
 80053f2:	621a      	str	r2, [r3, #32]
}
 80053f4:	bf00      	nop
 80053f6:	371c      	adds	r7, #28
 80053f8:	46bd      	mov	sp, r7
 80053fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053fe:	4770      	bx	lr
 8005400:	fffeff8f 	.word	0xfffeff8f
 8005404:	40010000 	.word	0x40010000
 8005408:	40010400 	.word	0x40010400

0800540c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800540c:	b480      	push	{r7}
 800540e:	b087      	sub	sp, #28
 8005410:	af00      	add	r7, sp, #0
 8005412:	6078      	str	r0, [r7, #4]
 8005414:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	6a1b      	ldr	r3, [r3, #32]
 800541a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	6a1b      	ldr	r3, [r3, #32]
 8005420:	f023 0210 	bic.w	r2, r3, #16
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	685b      	ldr	r3, [r3, #4]
 800542c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	699b      	ldr	r3, [r3, #24]
 8005432:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005434:	68fa      	ldr	r2, [r7, #12]
 8005436:	4b2e      	ldr	r3, [pc, #184]	@ (80054f0 <TIM_OC2_SetConfig+0xe4>)
 8005438:	4013      	ands	r3, r2
 800543a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005442:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005444:	683b      	ldr	r3, [r7, #0]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	021b      	lsls	r3, r3, #8
 800544a:	68fa      	ldr	r2, [r7, #12]
 800544c:	4313      	orrs	r3, r2
 800544e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005450:	697b      	ldr	r3, [r7, #20]
 8005452:	f023 0320 	bic.w	r3, r3, #32
 8005456:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005458:	683b      	ldr	r3, [r7, #0]
 800545a:	689b      	ldr	r3, [r3, #8]
 800545c:	011b      	lsls	r3, r3, #4
 800545e:	697a      	ldr	r2, [r7, #20]
 8005460:	4313      	orrs	r3, r2
 8005462:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	4a23      	ldr	r2, [pc, #140]	@ (80054f4 <TIM_OC2_SetConfig+0xe8>)
 8005468:	4293      	cmp	r3, r2
 800546a:	d003      	beq.n	8005474 <TIM_OC2_SetConfig+0x68>
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	4a22      	ldr	r2, [pc, #136]	@ (80054f8 <TIM_OC2_SetConfig+0xec>)
 8005470:	4293      	cmp	r3, r2
 8005472:	d10d      	bne.n	8005490 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005474:	697b      	ldr	r3, [r7, #20]
 8005476:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800547a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800547c:	683b      	ldr	r3, [r7, #0]
 800547e:	68db      	ldr	r3, [r3, #12]
 8005480:	011b      	lsls	r3, r3, #4
 8005482:	697a      	ldr	r2, [r7, #20]
 8005484:	4313      	orrs	r3, r2
 8005486:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005488:	697b      	ldr	r3, [r7, #20]
 800548a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800548e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	4a18      	ldr	r2, [pc, #96]	@ (80054f4 <TIM_OC2_SetConfig+0xe8>)
 8005494:	4293      	cmp	r3, r2
 8005496:	d003      	beq.n	80054a0 <TIM_OC2_SetConfig+0x94>
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	4a17      	ldr	r2, [pc, #92]	@ (80054f8 <TIM_OC2_SetConfig+0xec>)
 800549c:	4293      	cmp	r3, r2
 800549e:	d113      	bne.n	80054c8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80054a0:	693b      	ldr	r3, [r7, #16]
 80054a2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80054a6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80054a8:	693b      	ldr	r3, [r7, #16]
 80054aa:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80054ae:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80054b0:	683b      	ldr	r3, [r7, #0]
 80054b2:	695b      	ldr	r3, [r3, #20]
 80054b4:	009b      	lsls	r3, r3, #2
 80054b6:	693a      	ldr	r2, [r7, #16]
 80054b8:	4313      	orrs	r3, r2
 80054ba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80054bc:	683b      	ldr	r3, [r7, #0]
 80054be:	699b      	ldr	r3, [r3, #24]
 80054c0:	009b      	lsls	r3, r3, #2
 80054c2:	693a      	ldr	r2, [r7, #16]
 80054c4:	4313      	orrs	r3, r2
 80054c6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	693a      	ldr	r2, [r7, #16]
 80054cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	68fa      	ldr	r2, [r7, #12]
 80054d2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80054d4:	683b      	ldr	r3, [r7, #0]
 80054d6:	685a      	ldr	r2, [r3, #4]
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	697a      	ldr	r2, [r7, #20]
 80054e0:	621a      	str	r2, [r3, #32]
}
 80054e2:	bf00      	nop
 80054e4:	371c      	adds	r7, #28
 80054e6:	46bd      	mov	sp, r7
 80054e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ec:	4770      	bx	lr
 80054ee:	bf00      	nop
 80054f0:	feff8fff 	.word	0xfeff8fff
 80054f4:	40010000 	.word	0x40010000
 80054f8:	40010400 	.word	0x40010400

080054fc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80054fc:	b480      	push	{r7}
 80054fe:	b087      	sub	sp, #28
 8005500:	af00      	add	r7, sp, #0
 8005502:	6078      	str	r0, [r7, #4]
 8005504:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	6a1b      	ldr	r3, [r3, #32]
 800550a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	6a1b      	ldr	r3, [r3, #32]
 8005510:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	685b      	ldr	r3, [r3, #4]
 800551c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	69db      	ldr	r3, [r3, #28]
 8005522:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005524:	68fa      	ldr	r2, [r7, #12]
 8005526:	4b2d      	ldr	r3, [pc, #180]	@ (80055dc <TIM_OC3_SetConfig+0xe0>)
 8005528:	4013      	ands	r3, r2
 800552a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	f023 0303 	bic.w	r3, r3, #3
 8005532:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005534:	683b      	ldr	r3, [r7, #0]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	68fa      	ldr	r2, [r7, #12]
 800553a:	4313      	orrs	r3, r2
 800553c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800553e:	697b      	ldr	r3, [r7, #20]
 8005540:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005544:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005546:	683b      	ldr	r3, [r7, #0]
 8005548:	689b      	ldr	r3, [r3, #8]
 800554a:	021b      	lsls	r3, r3, #8
 800554c:	697a      	ldr	r2, [r7, #20]
 800554e:	4313      	orrs	r3, r2
 8005550:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	4a22      	ldr	r2, [pc, #136]	@ (80055e0 <TIM_OC3_SetConfig+0xe4>)
 8005556:	4293      	cmp	r3, r2
 8005558:	d003      	beq.n	8005562 <TIM_OC3_SetConfig+0x66>
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	4a21      	ldr	r2, [pc, #132]	@ (80055e4 <TIM_OC3_SetConfig+0xe8>)
 800555e:	4293      	cmp	r3, r2
 8005560:	d10d      	bne.n	800557e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005562:	697b      	ldr	r3, [r7, #20]
 8005564:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005568:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800556a:	683b      	ldr	r3, [r7, #0]
 800556c:	68db      	ldr	r3, [r3, #12]
 800556e:	021b      	lsls	r3, r3, #8
 8005570:	697a      	ldr	r2, [r7, #20]
 8005572:	4313      	orrs	r3, r2
 8005574:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005576:	697b      	ldr	r3, [r7, #20]
 8005578:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800557c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	4a17      	ldr	r2, [pc, #92]	@ (80055e0 <TIM_OC3_SetConfig+0xe4>)
 8005582:	4293      	cmp	r3, r2
 8005584:	d003      	beq.n	800558e <TIM_OC3_SetConfig+0x92>
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	4a16      	ldr	r2, [pc, #88]	@ (80055e4 <TIM_OC3_SetConfig+0xe8>)
 800558a:	4293      	cmp	r3, r2
 800558c:	d113      	bne.n	80055b6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800558e:	693b      	ldr	r3, [r7, #16]
 8005590:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005594:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005596:	693b      	ldr	r3, [r7, #16]
 8005598:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800559c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800559e:	683b      	ldr	r3, [r7, #0]
 80055a0:	695b      	ldr	r3, [r3, #20]
 80055a2:	011b      	lsls	r3, r3, #4
 80055a4:	693a      	ldr	r2, [r7, #16]
 80055a6:	4313      	orrs	r3, r2
 80055a8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80055aa:	683b      	ldr	r3, [r7, #0]
 80055ac:	699b      	ldr	r3, [r3, #24]
 80055ae:	011b      	lsls	r3, r3, #4
 80055b0:	693a      	ldr	r2, [r7, #16]
 80055b2:	4313      	orrs	r3, r2
 80055b4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	693a      	ldr	r2, [r7, #16]
 80055ba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	68fa      	ldr	r2, [r7, #12]
 80055c0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80055c2:	683b      	ldr	r3, [r7, #0]
 80055c4:	685a      	ldr	r2, [r3, #4]
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	697a      	ldr	r2, [r7, #20]
 80055ce:	621a      	str	r2, [r3, #32]
}
 80055d0:	bf00      	nop
 80055d2:	371c      	adds	r7, #28
 80055d4:	46bd      	mov	sp, r7
 80055d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055da:	4770      	bx	lr
 80055dc:	fffeff8f 	.word	0xfffeff8f
 80055e0:	40010000 	.word	0x40010000
 80055e4:	40010400 	.word	0x40010400

080055e8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80055e8:	b480      	push	{r7}
 80055ea:	b087      	sub	sp, #28
 80055ec:	af00      	add	r7, sp, #0
 80055ee:	6078      	str	r0, [r7, #4]
 80055f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	6a1b      	ldr	r3, [r3, #32]
 80055f6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	6a1b      	ldr	r3, [r3, #32]
 80055fc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	685b      	ldr	r3, [r3, #4]
 8005608:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	69db      	ldr	r3, [r3, #28]
 800560e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005610:	68fa      	ldr	r2, [r7, #12]
 8005612:	4b1e      	ldr	r3, [pc, #120]	@ (800568c <TIM_OC4_SetConfig+0xa4>)
 8005614:	4013      	ands	r3, r2
 8005616:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800561e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005620:	683b      	ldr	r3, [r7, #0]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	021b      	lsls	r3, r3, #8
 8005626:	68fa      	ldr	r2, [r7, #12]
 8005628:	4313      	orrs	r3, r2
 800562a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800562c:	693b      	ldr	r3, [r7, #16]
 800562e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005632:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005634:	683b      	ldr	r3, [r7, #0]
 8005636:	689b      	ldr	r3, [r3, #8]
 8005638:	031b      	lsls	r3, r3, #12
 800563a:	693a      	ldr	r2, [r7, #16]
 800563c:	4313      	orrs	r3, r2
 800563e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	4a13      	ldr	r2, [pc, #76]	@ (8005690 <TIM_OC4_SetConfig+0xa8>)
 8005644:	4293      	cmp	r3, r2
 8005646:	d003      	beq.n	8005650 <TIM_OC4_SetConfig+0x68>
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	4a12      	ldr	r2, [pc, #72]	@ (8005694 <TIM_OC4_SetConfig+0xac>)
 800564c:	4293      	cmp	r3, r2
 800564e:	d109      	bne.n	8005664 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005650:	697b      	ldr	r3, [r7, #20]
 8005652:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005656:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005658:	683b      	ldr	r3, [r7, #0]
 800565a:	695b      	ldr	r3, [r3, #20]
 800565c:	019b      	lsls	r3, r3, #6
 800565e:	697a      	ldr	r2, [r7, #20]
 8005660:	4313      	orrs	r3, r2
 8005662:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	697a      	ldr	r2, [r7, #20]
 8005668:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	68fa      	ldr	r2, [r7, #12]
 800566e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005670:	683b      	ldr	r3, [r7, #0]
 8005672:	685a      	ldr	r2, [r3, #4]
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	693a      	ldr	r2, [r7, #16]
 800567c:	621a      	str	r2, [r3, #32]
}
 800567e:	bf00      	nop
 8005680:	371c      	adds	r7, #28
 8005682:	46bd      	mov	sp, r7
 8005684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005688:	4770      	bx	lr
 800568a:	bf00      	nop
 800568c:	feff8fff 	.word	0xfeff8fff
 8005690:	40010000 	.word	0x40010000
 8005694:	40010400 	.word	0x40010400

08005698 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005698:	b480      	push	{r7}
 800569a:	b087      	sub	sp, #28
 800569c:	af00      	add	r7, sp, #0
 800569e:	6078      	str	r0, [r7, #4]
 80056a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	6a1b      	ldr	r3, [r3, #32]
 80056a6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	6a1b      	ldr	r3, [r3, #32]
 80056ac:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	685b      	ldr	r3, [r3, #4]
 80056b8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80056c0:	68fa      	ldr	r2, [r7, #12]
 80056c2:	4b1b      	ldr	r3, [pc, #108]	@ (8005730 <TIM_OC5_SetConfig+0x98>)
 80056c4:	4013      	ands	r3, r2
 80056c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80056c8:	683b      	ldr	r3, [r7, #0]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	68fa      	ldr	r2, [r7, #12]
 80056ce:	4313      	orrs	r3, r2
 80056d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80056d2:	693b      	ldr	r3, [r7, #16]
 80056d4:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80056d8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80056da:	683b      	ldr	r3, [r7, #0]
 80056dc:	689b      	ldr	r3, [r3, #8]
 80056de:	041b      	lsls	r3, r3, #16
 80056e0:	693a      	ldr	r2, [r7, #16]
 80056e2:	4313      	orrs	r3, r2
 80056e4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	4a12      	ldr	r2, [pc, #72]	@ (8005734 <TIM_OC5_SetConfig+0x9c>)
 80056ea:	4293      	cmp	r3, r2
 80056ec:	d003      	beq.n	80056f6 <TIM_OC5_SetConfig+0x5e>
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	4a11      	ldr	r2, [pc, #68]	@ (8005738 <TIM_OC5_SetConfig+0xa0>)
 80056f2:	4293      	cmp	r3, r2
 80056f4:	d109      	bne.n	800570a <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80056f6:	697b      	ldr	r3, [r7, #20]
 80056f8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80056fc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80056fe:	683b      	ldr	r3, [r7, #0]
 8005700:	695b      	ldr	r3, [r3, #20]
 8005702:	021b      	lsls	r3, r3, #8
 8005704:	697a      	ldr	r2, [r7, #20]
 8005706:	4313      	orrs	r3, r2
 8005708:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	697a      	ldr	r2, [r7, #20]
 800570e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	68fa      	ldr	r2, [r7, #12]
 8005714:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005716:	683b      	ldr	r3, [r7, #0]
 8005718:	685a      	ldr	r2, [r3, #4]
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	693a      	ldr	r2, [r7, #16]
 8005722:	621a      	str	r2, [r3, #32]
}
 8005724:	bf00      	nop
 8005726:	371c      	adds	r7, #28
 8005728:	46bd      	mov	sp, r7
 800572a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800572e:	4770      	bx	lr
 8005730:	fffeff8f 	.word	0xfffeff8f
 8005734:	40010000 	.word	0x40010000
 8005738:	40010400 	.word	0x40010400

0800573c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800573c:	b480      	push	{r7}
 800573e:	b087      	sub	sp, #28
 8005740:	af00      	add	r7, sp, #0
 8005742:	6078      	str	r0, [r7, #4]
 8005744:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	6a1b      	ldr	r3, [r3, #32]
 800574a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	6a1b      	ldr	r3, [r3, #32]
 8005750:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	685b      	ldr	r3, [r3, #4]
 800575c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005762:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005764:	68fa      	ldr	r2, [r7, #12]
 8005766:	4b1c      	ldr	r3, [pc, #112]	@ (80057d8 <TIM_OC6_SetConfig+0x9c>)
 8005768:	4013      	ands	r3, r2
 800576a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800576c:	683b      	ldr	r3, [r7, #0]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	021b      	lsls	r3, r3, #8
 8005772:	68fa      	ldr	r2, [r7, #12]
 8005774:	4313      	orrs	r3, r2
 8005776:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005778:	693b      	ldr	r3, [r7, #16]
 800577a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800577e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005780:	683b      	ldr	r3, [r7, #0]
 8005782:	689b      	ldr	r3, [r3, #8]
 8005784:	051b      	lsls	r3, r3, #20
 8005786:	693a      	ldr	r2, [r7, #16]
 8005788:	4313      	orrs	r3, r2
 800578a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	4a13      	ldr	r2, [pc, #76]	@ (80057dc <TIM_OC6_SetConfig+0xa0>)
 8005790:	4293      	cmp	r3, r2
 8005792:	d003      	beq.n	800579c <TIM_OC6_SetConfig+0x60>
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	4a12      	ldr	r2, [pc, #72]	@ (80057e0 <TIM_OC6_SetConfig+0xa4>)
 8005798:	4293      	cmp	r3, r2
 800579a:	d109      	bne.n	80057b0 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800579c:	697b      	ldr	r3, [r7, #20]
 800579e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80057a2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80057a4:	683b      	ldr	r3, [r7, #0]
 80057a6:	695b      	ldr	r3, [r3, #20]
 80057a8:	029b      	lsls	r3, r3, #10
 80057aa:	697a      	ldr	r2, [r7, #20]
 80057ac:	4313      	orrs	r3, r2
 80057ae:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	697a      	ldr	r2, [r7, #20]
 80057b4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	68fa      	ldr	r2, [r7, #12]
 80057ba:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80057bc:	683b      	ldr	r3, [r7, #0]
 80057be:	685a      	ldr	r2, [r3, #4]
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	693a      	ldr	r2, [r7, #16]
 80057c8:	621a      	str	r2, [r3, #32]
}
 80057ca:	bf00      	nop
 80057cc:	371c      	adds	r7, #28
 80057ce:	46bd      	mov	sp, r7
 80057d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d4:	4770      	bx	lr
 80057d6:	bf00      	nop
 80057d8:	feff8fff 	.word	0xfeff8fff
 80057dc:	40010000 	.word	0x40010000
 80057e0:	40010400 	.word	0x40010400

080057e4 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80057e4:	b480      	push	{r7}
 80057e6:	b087      	sub	sp, #28
 80057e8:	af00      	add	r7, sp, #0
 80057ea:	60f8      	str	r0, [r7, #12]
 80057ec:	60b9      	str	r1, [r7, #8]
 80057ee:	607a      	str	r2, [r7, #4]
 80057f0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	6a1b      	ldr	r3, [r3, #32]
 80057f6:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	6a1b      	ldr	r3, [r3, #32]
 80057fc:	f023 0201 	bic.w	r2, r3, #1
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	699b      	ldr	r3, [r3, #24]
 8005808:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	4a28      	ldr	r2, [pc, #160]	@ (80058b0 <TIM_TI1_SetConfig+0xcc>)
 800580e:	4293      	cmp	r3, r2
 8005810:	d01b      	beq.n	800584a <TIM_TI1_SetConfig+0x66>
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005818:	d017      	beq.n	800584a <TIM_TI1_SetConfig+0x66>
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	4a25      	ldr	r2, [pc, #148]	@ (80058b4 <TIM_TI1_SetConfig+0xd0>)
 800581e:	4293      	cmp	r3, r2
 8005820:	d013      	beq.n	800584a <TIM_TI1_SetConfig+0x66>
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	4a24      	ldr	r2, [pc, #144]	@ (80058b8 <TIM_TI1_SetConfig+0xd4>)
 8005826:	4293      	cmp	r3, r2
 8005828:	d00f      	beq.n	800584a <TIM_TI1_SetConfig+0x66>
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	4a23      	ldr	r2, [pc, #140]	@ (80058bc <TIM_TI1_SetConfig+0xd8>)
 800582e:	4293      	cmp	r3, r2
 8005830:	d00b      	beq.n	800584a <TIM_TI1_SetConfig+0x66>
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	4a22      	ldr	r2, [pc, #136]	@ (80058c0 <TIM_TI1_SetConfig+0xdc>)
 8005836:	4293      	cmp	r3, r2
 8005838:	d007      	beq.n	800584a <TIM_TI1_SetConfig+0x66>
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	4a21      	ldr	r2, [pc, #132]	@ (80058c4 <TIM_TI1_SetConfig+0xe0>)
 800583e:	4293      	cmp	r3, r2
 8005840:	d003      	beq.n	800584a <TIM_TI1_SetConfig+0x66>
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	4a20      	ldr	r2, [pc, #128]	@ (80058c8 <TIM_TI1_SetConfig+0xe4>)
 8005846:	4293      	cmp	r3, r2
 8005848:	d101      	bne.n	800584e <TIM_TI1_SetConfig+0x6a>
 800584a:	2301      	movs	r3, #1
 800584c:	e000      	b.n	8005850 <TIM_TI1_SetConfig+0x6c>
 800584e:	2300      	movs	r3, #0
 8005850:	2b00      	cmp	r3, #0
 8005852:	d008      	beq.n	8005866 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005854:	697b      	ldr	r3, [r7, #20]
 8005856:	f023 0303 	bic.w	r3, r3, #3
 800585a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800585c:	697a      	ldr	r2, [r7, #20]
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	4313      	orrs	r3, r2
 8005862:	617b      	str	r3, [r7, #20]
 8005864:	e003      	b.n	800586e <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8005866:	697b      	ldr	r3, [r7, #20]
 8005868:	f043 0301 	orr.w	r3, r3, #1
 800586c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800586e:	697b      	ldr	r3, [r7, #20]
 8005870:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005874:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8005876:	683b      	ldr	r3, [r7, #0]
 8005878:	011b      	lsls	r3, r3, #4
 800587a:	b2db      	uxtb	r3, r3
 800587c:	697a      	ldr	r2, [r7, #20]
 800587e:	4313      	orrs	r3, r2
 8005880:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005882:	693b      	ldr	r3, [r7, #16]
 8005884:	f023 030a 	bic.w	r3, r3, #10
 8005888:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800588a:	68bb      	ldr	r3, [r7, #8]
 800588c:	f003 030a 	and.w	r3, r3, #10
 8005890:	693a      	ldr	r2, [r7, #16]
 8005892:	4313      	orrs	r3, r2
 8005894:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	697a      	ldr	r2, [r7, #20]
 800589a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	693a      	ldr	r2, [r7, #16]
 80058a0:	621a      	str	r2, [r3, #32]
}
 80058a2:	bf00      	nop
 80058a4:	371c      	adds	r7, #28
 80058a6:	46bd      	mov	sp, r7
 80058a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ac:	4770      	bx	lr
 80058ae:	bf00      	nop
 80058b0:	40010000 	.word	0x40010000
 80058b4:	40000400 	.word	0x40000400
 80058b8:	40000800 	.word	0x40000800
 80058bc:	40000c00 	.word	0x40000c00
 80058c0:	40010400 	.word	0x40010400
 80058c4:	40014000 	.word	0x40014000
 80058c8:	40001800 	.word	0x40001800

080058cc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80058cc:	b480      	push	{r7}
 80058ce:	b087      	sub	sp, #28
 80058d0:	af00      	add	r7, sp, #0
 80058d2:	60f8      	str	r0, [r7, #12]
 80058d4:	60b9      	str	r1, [r7, #8]
 80058d6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	6a1b      	ldr	r3, [r3, #32]
 80058dc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	6a1b      	ldr	r3, [r3, #32]
 80058e2:	f023 0201 	bic.w	r2, r3, #1
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	699b      	ldr	r3, [r3, #24]
 80058ee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80058f0:	693b      	ldr	r3, [r7, #16]
 80058f2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80058f6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	011b      	lsls	r3, r3, #4
 80058fc:	693a      	ldr	r2, [r7, #16]
 80058fe:	4313      	orrs	r3, r2
 8005900:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005902:	697b      	ldr	r3, [r7, #20]
 8005904:	f023 030a 	bic.w	r3, r3, #10
 8005908:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800590a:	697a      	ldr	r2, [r7, #20]
 800590c:	68bb      	ldr	r3, [r7, #8]
 800590e:	4313      	orrs	r3, r2
 8005910:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	693a      	ldr	r2, [r7, #16]
 8005916:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	697a      	ldr	r2, [r7, #20]
 800591c:	621a      	str	r2, [r3, #32]
}
 800591e:	bf00      	nop
 8005920:	371c      	adds	r7, #28
 8005922:	46bd      	mov	sp, r7
 8005924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005928:	4770      	bx	lr

0800592a <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800592a:	b480      	push	{r7}
 800592c:	b087      	sub	sp, #28
 800592e:	af00      	add	r7, sp, #0
 8005930:	60f8      	str	r0, [r7, #12]
 8005932:	60b9      	str	r1, [r7, #8]
 8005934:	607a      	str	r2, [r7, #4]
 8005936:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	6a1b      	ldr	r3, [r3, #32]
 800593c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	6a1b      	ldr	r3, [r3, #32]
 8005942:	f023 0210 	bic.w	r2, r3, #16
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	699b      	ldr	r3, [r3, #24]
 800594e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8005950:	693b      	ldr	r3, [r7, #16]
 8005952:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005956:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	021b      	lsls	r3, r3, #8
 800595c:	693a      	ldr	r2, [r7, #16]
 800595e:	4313      	orrs	r3, r2
 8005960:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005962:	693b      	ldr	r3, [r7, #16]
 8005964:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005968:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800596a:	683b      	ldr	r3, [r7, #0]
 800596c:	031b      	lsls	r3, r3, #12
 800596e:	b29b      	uxth	r3, r3
 8005970:	693a      	ldr	r2, [r7, #16]
 8005972:	4313      	orrs	r3, r2
 8005974:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005976:	697b      	ldr	r3, [r7, #20]
 8005978:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800597c:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800597e:	68bb      	ldr	r3, [r7, #8]
 8005980:	011b      	lsls	r3, r3, #4
 8005982:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8005986:	697a      	ldr	r2, [r7, #20]
 8005988:	4313      	orrs	r3, r2
 800598a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	693a      	ldr	r2, [r7, #16]
 8005990:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	697a      	ldr	r2, [r7, #20]
 8005996:	621a      	str	r2, [r3, #32]
}
 8005998:	bf00      	nop
 800599a:	371c      	adds	r7, #28
 800599c:	46bd      	mov	sp, r7
 800599e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a2:	4770      	bx	lr

080059a4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80059a4:	b480      	push	{r7}
 80059a6:	b087      	sub	sp, #28
 80059a8:	af00      	add	r7, sp, #0
 80059aa:	60f8      	str	r0, [r7, #12]
 80059ac:	60b9      	str	r1, [r7, #8]
 80059ae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	6a1b      	ldr	r3, [r3, #32]
 80059b4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	6a1b      	ldr	r3, [r3, #32]
 80059ba:	f023 0210 	bic.w	r2, r3, #16
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	699b      	ldr	r3, [r3, #24]
 80059c6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80059c8:	693b      	ldr	r3, [r7, #16]
 80059ca:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80059ce:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	031b      	lsls	r3, r3, #12
 80059d4:	693a      	ldr	r2, [r7, #16]
 80059d6:	4313      	orrs	r3, r2
 80059d8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80059da:	697b      	ldr	r3, [r7, #20]
 80059dc:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80059e0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80059e2:	68bb      	ldr	r3, [r7, #8]
 80059e4:	011b      	lsls	r3, r3, #4
 80059e6:	697a      	ldr	r2, [r7, #20]
 80059e8:	4313      	orrs	r3, r2
 80059ea:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	693a      	ldr	r2, [r7, #16]
 80059f0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	697a      	ldr	r2, [r7, #20]
 80059f6:	621a      	str	r2, [r3, #32]
}
 80059f8:	bf00      	nop
 80059fa:	371c      	adds	r7, #28
 80059fc:	46bd      	mov	sp, r7
 80059fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a02:	4770      	bx	lr

08005a04 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005a04:	b480      	push	{r7}
 8005a06:	b087      	sub	sp, #28
 8005a08:	af00      	add	r7, sp, #0
 8005a0a:	60f8      	str	r0, [r7, #12]
 8005a0c:	60b9      	str	r1, [r7, #8]
 8005a0e:	607a      	str	r2, [r7, #4]
 8005a10:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	6a1b      	ldr	r3, [r3, #32]
 8005a16:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	6a1b      	ldr	r3, [r3, #32]
 8005a1c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	69db      	ldr	r3, [r3, #28]
 8005a28:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8005a2a:	693b      	ldr	r3, [r7, #16]
 8005a2c:	f023 0303 	bic.w	r3, r3, #3
 8005a30:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8005a32:	693a      	ldr	r2, [r7, #16]
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	4313      	orrs	r3, r2
 8005a38:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8005a3a:	693b      	ldr	r3, [r7, #16]
 8005a3c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005a40:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8005a42:	683b      	ldr	r3, [r7, #0]
 8005a44:	011b      	lsls	r3, r3, #4
 8005a46:	b2db      	uxtb	r3, r3
 8005a48:	693a      	ldr	r2, [r7, #16]
 8005a4a:	4313      	orrs	r3, r2
 8005a4c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8005a4e:	697b      	ldr	r3, [r7, #20]
 8005a50:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8005a54:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8005a56:	68bb      	ldr	r3, [r7, #8]
 8005a58:	021b      	lsls	r3, r3, #8
 8005a5a:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8005a5e:	697a      	ldr	r2, [r7, #20]
 8005a60:	4313      	orrs	r3, r2
 8005a62:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	693a      	ldr	r2, [r7, #16]
 8005a68:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	697a      	ldr	r2, [r7, #20]
 8005a6e:	621a      	str	r2, [r3, #32]
}
 8005a70:	bf00      	nop
 8005a72:	371c      	adds	r7, #28
 8005a74:	46bd      	mov	sp, r7
 8005a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a7a:	4770      	bx	lr

08005a7c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005a7c:	b480      	push	{r7}
 8005a7e:	b087      	sub	sp, #28
 8005a80:	af00      	add	r7, sp, #0
 8005a82:	60f8      	str	r0, [r7, #12]
 8005a84:	60b9      	str	r1, [r7, #8]
 8005a86:	607a      	str	r2, [r7, #4]
 8005a88:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	6a1b      	ldr	r3, [r3, #32]
 8005a8e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	6a1b      	ldr	r3, [r3, #32]
 8005a94:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	69db      	ldr	r3, [r3, #28]
 8005aa0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8005aa2:	693b      	ldr	r3, [r7, #16]
 8005aa4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005aa8:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	021b      	lsls	r3, r3, #8
 8005aae:	693a      	ldr	r2, [r7, #16]
 8005ab0:	4313      	orrs	r3, r2
 8005ab2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8005ab4:	693b      	ldr	r3, [r7, #16]
 8005ab6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005aba:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8005abc:	683b      	ldr	r3, [r7, #0]
 8005abe:	031b      	lsls	r3, r3, #12
 8005ac0:	b29b      	uxth	r3, r3
 8005ac2:	693a      	ldr	r2, [r7, #16]
 8005ac4:	4313      	orrs	r3, r2
 8005ac6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8005ac8:	697b      	ldr	r3, [r7, #20]
 8005aca:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8005ace:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8005ad0:	68bb      	ldr	r3, [r7, #8]
 8005ad2:	031b      	lsls	r3, r3, #12
 8005ad4:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8005ad8:	697a      	ldr	r2, [r7, #20]
 8005ada:	4313      	orrs	r3, r2
 8005adc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	693a      	ldr	r2, [r7, #16]
 8005ae2:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	697a      	ldr	r2, [r7, #20]
 8005ae8:	621a      	str	r2, [r3, #32]
}
 8005aea:	bf00      	nop
 8005aec:	371c      	adds	r7, #28
 8005aee:	46bd      	mov	sp, r7
 8005af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005af4:	4770      	bx	lr

08005af6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005af6:	b480      	push	{r7}
 8005af8:	b085      	sub	sp, #20
 8005afa:	af00      	add	r7, sp, #0
 8005afc:	6078      	str	r0, [r7, #4]
 8005afe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	689b      	ldr	r3, [r3, #8]
 8005b04:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b0c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005b0e:	683a      	ldr	r2, [r7, #0]
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	4313      	orrs	r3, r2
 8005b14:	f043 0307 	orr.w	r3, r3, #7
 8005b18:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	68fa      	ldr	r2, [r7, #12]
 8005b1e:	609a      	str	r2, [r3, #8]
}
 8005b20:	bf00      	nop
 8005b22:	3714      	adds	r7, #20
 8005b24:	46bd      	mov	sp, r7
 8005b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b2a:	4770      	bx	lr

08005b2c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005b2c:	b480      	push	{r7}
 8005b2e:	b087      	sub	sp, #28
 8005b30:	af00      	add	r7, sp, #0
 8005b32:	60f8      	str	r0, [r7, #12]
 8005b34:	60b9      	str	r1, [r7, #8]
 8005b36:	607a      	str	r2, [r7, #4]
 8005b38:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	689b      	ldr	r3, [r3, #8]
 8005b3e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005b40:	697b      	ldr	r3, [r7, #20]
 8005b42:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005b46:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005b48:	683b      	ldr	r3, [r7, #0]
 8005b4a:	021a      	lsls	r2, r3, #8
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	431a      	orrs	r2, r3
 8005b50:	68bb      	ldr	r3, [r7, #8]
 8005b52:	4313      	orrs	r3, r2
 8005b54:	697a      	ldr	r2, [r7, #20]
 8005b56:	4313      	orrs	r3, r2
 8005b58:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	697a      	ldr	r2, [r7, #20]
 8005b5e:	609a      	str	r2, [r3, #8]
}
 8005b60:	bf00      	nop
 8005b62:	371c      	adds	r7, #28
 8005b64:	46bd      	mov	sp, r7
 8005b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b6a:	4770      	bx	lr

08005b6c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005b6c:	b480      	push	{r7}
 8005b6e:	b087      	sub	sp, #28
 8005b70:	af00      	add	r7, sp, #0
 8005b72:	60f8      	str	r0, [r7, #12]
 8005b74:	60b9      	str	r1, [r7, #8]
 8005b76:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005b78:	68bb      	ldr	r3, [r7, #8]
 8005b7a:	f003 031f 	and.w	r3, r3, #31
 8005b7e:	2201      	movs	r2, #1
 8005b80:	fa02 f303 	lsl.w	r3, r2, r3
 8005b84:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	6a1a      	ldr	r2, [r3, #32]
 8005b8a:	697b      	ldr	r3, [r7, #20]
 8005b8c:	43db      	mvns	r3, r3
 8005b8e:	401a      	ands	r2, r3
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	6a1a      	ldr	r2, [r3, #32]
 8005b98:	68bb      	ldr	r3, [r7, #8]
 8005b9a:	f003 031f 	and.w	r3, r3, #31
 8005b9e:	6879      	ldr	r1, [r7, #4]
 8005ba0:	fa01 f303 	lsl.w	r3, r1, r3
 8005ba4:	431a      	orrs	r2, r3
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	621a      	str	r2, [r3, #32]
}
 8005baa:	bf00      	nop
 8005bac:	371c      	adds	r7, #28
 8005bae:	46bd      	mov	sp, r7
 8005bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb4:	4770      	bx	lr
	...

08005bb8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005bb8:	b480      	push	{r7}
 8005bba:	b085      	sub	sp, #20
 8005bbc:	af00      	add	r7, sp, #0
 8005bbe:	6078      	str	r0, [r7, #4]
 8005bc0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005bc8:	2b01      	cmp	r3, #1
 8005bca:	d101      	bne.n	8005bd0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005bcc:	2302      	movs	r3, #2
 8005bce:	e06d      	b.n	8005cac <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	2201      	movs	r2, #1
 8005bd4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	2202      	movs	r2, #2
 8005bdc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	685b      	ldr	r3, [r3, #4]
 8005be6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	689b      	ldr	r3, [r3, #8]
 8005bee:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	4a30      	ldr	r2, [pc, #192]	@ (8005cb8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005bf6:	4293      	cmp	r3, r2
 8005bf8:	d004      	beq.n	8005c04 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	4a2f      	ldr	r2, [pc, #188]	@ (8005cbc <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005c00:	4293      	cmp	r3, r2
 8005c02:	d108      	bne.n	8005c16 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005c0a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005c0c:	683b      	ldr	r3, [r7, #0]
 8005c0e:	685b      	ldr	r3, [r3, #4]
 8005c10:	68fa      	ldr	r2, [r7, #12]
 8005c12:	4313      	orrs	r3, r2
 8005c14:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005c1c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005c1e:	683b      	ldr	r3, [r7, #0]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	68fa      	ldr	r2, [r7, #12]
 8005c24:	4313      	orrs	r3, r2
 8005c26:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	68fa      	ldr	r2, [r7, #12]
 8005c2e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	4a20      	ldr	r2, [pc, #128]	@ (8005cb8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005c36:	4293      	cmp	r3, r2
 8005c38:	d022      	beq.n	8005c80 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c42:	d01d      	beq.n	8005c80 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	4a1d      	ldr	r2, [pc, #116]	@ (8005cc0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005c4a:	4293      	cmp	r3, r2
 8005c4c:	d018      	beq.n	8005c80 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	4a1c      	ldr	r2, [pc, #112]	@ (8005cc4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005c54:	4293      	cmp	r3, r2
 8005c56:	d013      	beq.n	8005c80 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	4a1a      	ldr	r2, [pc, #104]	@ (8005cc8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8005c5e:	4293      	cmp	r3, r2
 8005c60:	d00e      	beq.n	8005c80 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	4a15      	ldr	r2, [pc, #84]	@ (8005cbc <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005c68:	4293      	cmp	r3, r2
 8005c6a:	d009      	beq.n	8005c80 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	4a16      	ldr	r2, [pc, #88]	@ (8005ccc <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005c72:	4293      	cmp	r3, r2
 8005c74:	d004      	beq.n	8005c80 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	4a15      	ldr	r2, [pc, #84]	@ (8005cd0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8005c7c:	4293      	cmp	r3, r2
 8005c7e:	d10c      	bne.n	8005c9a <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005c80:	68bb      	ldr	r3, [r7, #8]
 8005c82:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005c86:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005c88:	683b      	ldr	r3, [r7, #0]
 8005c8a:	689b      	ldr	r3, [r3, #8]
 8005c8c:	68ba      	ldr	r2, [r7, #8]
 8005c8e:	4313      	orrs	r3, r2
 8005c90:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	68ba      	ldr	r2, [r7, #8]
 8005c98:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	2201      	movs	r2, #1
 8005c9e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	2200      	movs	r2, #0
 8005ca6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005caa:	2300      	movs	r3, #0
}
 8005cac:	4618      	mov	r0, r3
 8005cae:	3714      	adds	r7, #20
 8005cb0:	46bd      	mov	sp, r7
 8005cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb6:	4770      	bx	lr
 8005cb8:	40010000 	.word	0x40010000
 8005cbc:	40010400 	.word	0x40010400
 8005cc0:	40000400 	.word	0x40000400
 8005cc4:	40000800 	.word	0x40000800
 8005cc8:	40000c00 	.word	0x40000c00
 8005ccc:	40014000 	.word	0x40014000
 8005cd0:	40001800 	.word	0x40001800

08005cd4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005cd4:	b480      	push	{r7}
 8005cd6:	b083      	sub	sp, #12
 8005cd8:	af00      	add	r7, sp, #0
 8005cda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005cdc:	bf00      	nop
 8005cde:	370c      	adds	r7, #12
 8005ce0:	46bd      	mov	sp, r7
 8005ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce6:	4770      	bx	lr

08005ce8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005ce8:	b480      	push	{r7}
 8005cea:	b083      	sub	sp, #12
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005cf0:	bf00      	nop
 8005cf2:	370c      	adds	r7, #12
 8005cf4:	46bd      	mov	sp, r7
 8005cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cfa:	4770      	bx	lr

08005cfc <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005cfc:	b480      	push	{r7}
 8005cfe:	b083      	sub	sp, #12
 8005d00:	af00      	add	r7, sp, #0
 8005d02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005d04:	bf00      	nop
 8005d06:	370c      	adds	r7, #12
 8005d08:	46bd      	mov	sp, r7
 8005d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d0e:	4770      	bx	lr

08005d10 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005d10:	b580      	push	{r7, lr}
 8005d12:	b082      	sub	sp, #8
 8005d14:	af00      	add	r7, sp, #0
 8005d16:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d101      	bne.n	8005d22 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005d1e:	2301      	movs	r3, #1
 8005d20:	e040      	b.n	8005da4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d106      	bne.n	8005d38 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	2200      	movs	r2, #0
 8005d2e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005d32:	6878      	ldr	r0, [r7, #4]
 8005d34:	f7fc faee 	bl	8002314 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	2224      	movs	r2, #36	@ 0x24
 8005d3c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	681a      	ldr	r2, [r3, #0]
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	f022 0201 	bic.w	r2, r2, #1
 8005d4c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d002      	beq.n	8005d5c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8005d56:	6878      	ldr	r0, [r7, #4]
 8005d58:	f000 fe3a 	bl	80069d0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005d5c:	6878      	ldr	r0, [r7, #4]
 8005d5e:	f000 fbd3 	bl	8006508 <UART_SetConfig>
 8005d62:	4603      	mov	r3, r0
 8005d64:	2b01      	cmp	r3, #1
 8005d66:	d101      	bne.n	8005d6c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8005d68:	2301      	movs	r3, #1
 8005d6a:	e01b      	b.n	8005da4 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	685a      	ldr	r2, [r3, #4]
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005d7a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	689a      	ldr	r2, [r3, #8]
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005d8a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	681a      	ldr	r2, [r3, #0]
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	f042 0201 	orr.w	r2, r2, #1
 8005d9a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005d9c:	6878      	ldr	r0, [r7, #4]
 8005d9e:	f000 feb9 	bl	8006b14 <UART_CheckIdleState>
 8005da2:	4603      	mov	r3, r0
}
 8005da4:	4618      	mov	r0, r3
 8005da6:	3708      	adds	r7, #8
 8005da8:	46bd      	mov	sp, r7
 8005daa:	bd80      	pop	{r7, pc}

08005dac <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8005dac:	b480      	push	{r7}
 8005dae:	b08b      	sub	sp, #44	@ 0x2c
 8005db0:	af00      	add	r7, sp, #0
 8005db2:	60f8      	str	r0, [r7, #12]
 8005db4:	60b9      	str	r1, [r7, #8]
 8005db6:	4613      	mov	r3, r2
 8005db8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005dbe:	2b20      	cmp	r3, #32
 8005dc0:	d147      	bne.n	8005e52 <HAL_UART_Transmit_IT+0xa6>
  {
    if ((pData == NULL) || (Size == 0U))
 8005dc2:	68bb      	ldr	r3, [r7, #8]
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d002      	beq.n	8005dce <HAL_UART_Transmit_IT+0x22>
 8005dc8:	88fb      	ldrh	r3, [r7, #6]
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d101      	bne.n	8005dd2 <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 8005dce:	2301      	movs	r3, #1
 8005dd0:	e040      	b.n	8005e54 <HAL_UART_Transmit_IT+0xa8>
    }

    huart->pTxBuffPtr  = pData;
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	68ba      	ldr	r2, [r7, #8]
 8005dd6:	64da      	str	r2, [r3, #76]	@ 0x4c
    huart->TxXferSize  = Size;
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	88fa      	ldrh	r2, [r7, #6]
 8005ddc:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	88fa      	ldrh	r2, [r7, #6]
 8005de4:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    huart->TxISR       = NULL;
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	2200      	movs	r2, #0
 8005dec:	66da      	str	r2, [r3, #108]	@ 0x6c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	2200      	movs	r2, #0
 8005df2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	2221      	movs	r2, #33	@ 0x21
 8005dfa:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	689b      	ldr	r3, [r3, #8]
 8005e00:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005e04:	d107      	bne.n	8005e16 <HAL_UART_Transmit_IT+0x6a>
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	691b      	ldr	r3, [r3, #16]
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d103      	bne.n	8005e16 <HAL_UART_Transmit_IT+0x6a>
    {
      huart->TxISR = UART_TxISR_16BIT;
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	4a13      	ldr	r2, [pc, #76]	@ (8005e60 <HAL_UART_Transmit_IT+0xb4>)
 8005e12:	66da      	str	r2, [r3, #108]	@ 0x6c
 8005e14:	e002      	b.n	8005e1c <HAL_UART_Transmit_IT+0x70>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	4a12      	ldr	r2, [pc, #72]	@ (8005e64 <HAL_UART_Transmit_IT+0xb8>)
 8005e1a:	66da      	str	r2, [r3, #108]	@ 0x6c
    }

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e22:	697b      	ldr	r3, [r7, #20]
 8005e24:	e853 3f00 	ldrex	r3, [r3]
 8005e28:	613b      	str	r3, [r7, #16]
   return(result);
 8005e2a:	693b      	ldr	r3, [r7, #16]
 8005e2c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005e30:	627b      	str	r3, [r7, #36]	@ 0x24
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	461a      	mov	r2, r3
 8005e38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e3a:	623b      	str	r3, [r7, #32]
 8005e3c:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e3e:	69f9      	ldr	r1, [r7, #28]
 8005e40:	6a3a      	ldr	r2, [r7, #32]
 8005e42:	e841 2300 	strex	r3, r2, [r1]
 8005e46:	61bb      	str	r3, [r7, #24]
   return(result);
 8005e48:	69bb      	ldr	r3, [r7, #24]
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d1e6      	bne.n	8005e1c <HAL_UART_Transmit_IT+0x70>

    return HAL_OK;
 8005e4e:	2300      	movs	r3, #0
 8005e50:	e000      	b.n	8005e54 <HAL_UART_Transmit_IT+0xa8>
  }
  else
  {
    return HAL_BUSY;
 8005e52:	2302      	movs	r3, #2
  }
}
 8005e54:	4618      	mov	r0, r3
 8005e56:	372c      	adds	r7, #44	@ 0x2c
 8005e58:	46bd      	mov	sp, r7
 8005e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e5e:	4770      	bx	lr
 8005e60:	08006fcb 	.word	0x08006fcb
 8005e64:	08006f15 	.word	0x08006f15

08005e68 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005e68:	b580      	push	{r7, lr}
 8005e6a:	b08a      	sub	sp, #40	@ 0x28
 8005e6c:	af00      	add	r7, sp, #0
 8005e6e:	60f8      	str	r0, [r7, #12]
 8005e70:	60b9      	str	r1, [r7, #8]
 8005e72:	4613      	mov	r3, r2
 8005e74:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005e7c:	2b20      	cmp	r3, #32
 8005e7e:	d132      	bne.n	8005ee6 <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 8005e80:	68bb      	ldr	r3, [r7, #8]
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d002      	beq.n	8005e8c <HAL_UART_Receive_IT+0x24>
 8005e86:	88fb      	ldrh	r3, [r7, #6]
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d101      	bne.n	8005e90 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8005e8c:	2301      	movs	r3, #1
 8005e8e:	e02b      	b.n	8005ee8 <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	2200      	movs	r2, #0
 8005e94:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	685b      	ldr	r3, [r3, #4]
 8005e9c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d018      	beq.n	8005ed6 <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005eaa:	697b      	ldr	r3, [r7, #20]
 8005eac:	e853 3f00 	ldrex	r3, [r3]
 8005eb0:	613b      	str	r3, [r7, #16]
   return(result);
 8005eb2:	693b      	ldr	r3, [r7, #16]
 8005eb4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005eb8:	627b      	str	r3, [r7, #36]	@ 0x24
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	461a      	mov	r2, r3
 8005ec0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ec2:	623b      	str	r3, [r7, #32]
 8005ec4:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ec6:	69f9      	ldr	r1, [r7, #28]
 8005ec8:	6a3a      	ldr	r2, [r7, #32]
 8005eca:	e841 2300 	strex	r3, r2, [r1]
 8005ece:	61bb      	str	r3, [r7, #24]
   return(result);
 8005ed0:	69bb      	ldr	r3, [r7, #24]
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d1e6      	bne.n	8005ea4 <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005ed6:	88fb      	ldrh	r3, [r7, #6]
 8005ed8:	461a      	mov	r2, r3
 8005eda:	68b9      	ldr	r1, [r7, #8]
 8005edc:	68f8      	ldr	r0, [r7, #12]
 8005ede:	f000 fedd 	bl	8006c9c <UART_Start_Receive_IT>
 8005ee2:	4603      	mov	r3, r0
 8005ee4:	e000      	b.n	8005ee8 <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 8005ee6:	2302      	movs	r3, #2
  }
}
 8005ee8:	4618      	mov	r0, r3
 8005eea:	3728      	adds	r7, #40	@ 0x28
 8005eec:	46bd      	mov	sp, r7
 8005eee:	bd80      	pop	{r7, pc}

08005ef0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005ef0:	b580      	push	{r7, lr}
 8005ef2:	b0ba      	sub	sp, #232	@ 0xe8
 8005ef4:	af00      	add	r7, sp, #0
 8005ef6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	69db      	ldr	r3, [r3, #28]
 8005efe:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	689b      	ldr	r3, [r3, #8]
 8005f12:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005f16:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8005f1a:	f640 030f 	movw	r3, #2063	@ 0x80f
 8005f1e:	4013      	ands	r3, r2
 8005f20:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8005f24:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d115      	bne.n	8005f58 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8005f2c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005f30:	f003 0320 	and.w	r3, r3, #32
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d00f      	beq.n	8005f58 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005f38:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005f3c:	f003 0320 	and.w	r3, r3, #32
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d009      	beq.n	8005f58 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	f000 82b1 	beq.w	80064b0 <HAL_UART_IRQHandler+0x5c0>
      {
        huart->RxISR(huart);
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005f52:	6878      	ldr	r0, [r7, #4]
 8005f54:	4798      	blx	r3
      }
      return;
 8005f56:	e2ab      	b.n	80064b0 <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8005f58:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	f000 8117 	beq.w	8006190 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8005f62:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005f66:	f003 0301 	and.w	r3, r3, #1
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d106      	bne.n	8005f7c <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8005f6e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8005f72:	4b85      	ldr	r3, [pc, #532]	@ (8006188 <HAL_UART_IRQHandler+0x298>)
 8005f74:	4013      	ands	r3, r2
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	f000 810a 	beq.w	8006190 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005f7c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005f80:	f003 0301 	and.w	r3, r3, #1
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d011      	beq.n	8005fac <HAL_UART_IRQHandler+0xbc>
 8005f88:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005f8c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d00b      	beq.n	8005fac <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	2201      	movs	r2, #1
 8005f9a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005fa2:	f043 0201 	orr.w	r2, r3, #1
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005fac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005fb0:	f003 0302 	and.w	r3, r3, #2
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d011      	beq.n	8005fdc <HAL_UART_IRQHandler+0xec>
 8005fb8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005fbc:	f003 0301 	and.w	r3, r3, #1
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d00b      	beq.n	8005fdc <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	2202      	movs	r2, #2
 8005fca:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005fd2:	f043 0204 	orr.w	r2, r3, #4
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005fdc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005fe0:	f003 0304 	and.w	r3, r3, #4
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d011      	beq.n	800600c <HAL_UART_IRQHandler+0x11c>
 8005fe8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005fec:	f003 0301 	and.w	r3, r3, #1
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d00b      	beq.n	800600c <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	2204      	movs	r2, #4
 8005ffa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006002:	f043 0202 	orr.w	r2, r3, #2
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800600c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006010:	f003 0308 	and.w	r3, r3, #8
 8006014:	2b00      	cmp	r3, #0
 8006016:	d017      	beq.n	8006048 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006018:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800601c:	f003 0320 	and.w	r3, r3, #32
 8006020:	2b00      	cmp	r3, #0
 8006022:	d105      	bne.n	8006030 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8006024:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006028:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800602c:	2b00      	cmp	r3, #0
 800602e:	d00b      	beq.n	8006048 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	2208      	movs	r2, #8
 8006036:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800603e:	f043 0208 	orr.w	r2, r3, #8
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006048:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800604c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006050:	2b00      	cmp	r3, #0
 8006052:	d012      	beq.n	800607a <HAL_UART_IRQHandler+0x18a>
 8006054:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006058:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800605c:	2b00      	cmp	r3, #0
 800605e:	d00c      	beq.n	800607a <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006068:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006070:	f043 0220 	orr.w	r2, r3, #32
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006080:	2b00      	cmp	r3, #0
 8006082:	f000 8217 	beq.w	80064b4 <HAL_UART_IRQHandler+0x5c4>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8006086:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800608a:	f003 0320 	and.w	r3, r3, #32
 800608e:	2b00      	cmp	r3, #0
 8006090:	d00d      	beq.n	80060ae <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006092:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006096:	f003 0320 	and.w	r3, r3, #32
 800609a:	2b00      	cmp	r3, #0
 800609c:	d007      	beq.n	80060ae <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d003      	beq.n	80060ae <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80060aa:	6878      	ldr	r0, [r7, #4]
 80060ac:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80060b4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	689b      	ldr	r3, [r3, #8]
 80060be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80060c2:	2b40      	cmp	r3, #64	@ 0x40
 80060c4:	d005      	beq.n	80060d2 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80060c6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80060ca:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d04f      	beq.n	8006172 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80060d2:	6878      	ldr	r0, [r7, #4]
 80060d4:	f000 fea8 	bl	8006e28 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	689b      	ldr	r3, [r3, #8]
 80060de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80060e2:	2b40      	cmp	r3, #64	@ 0x40
 80060e4:	d141      	bne.n	800616a <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	3308      	adds	r3, #8
 80060ec:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060f0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80060f4:	e853 3f00 	ldrex	r3, [r3]
 80060f8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80060fc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006100:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006104:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	3308      	adds	r3, #8
 800610e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006112:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006116:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800611a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800611e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006122:	e841 2300 	strex	r3, r2, [r1]
 8006126:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800612a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800612e:	2b00      	cmp	r3, #0
 8006130:	d1d9      	bne.n	80060e6 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006136:	2b00      	cmp	r3, #0
 8006138:	d013      	beq.n	8006162 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800613e:	4a13      	ldr	r2, [pc, #76]	@ (800618c <HAL_UART_IRQHandler+0x29c>)
 8006140:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006146:	4618      	mov	r0, r3
 8006148:	f7fc fb53 	bl	80027f2 <HAL_DMA_Abort_IT>
 800614c:	4603      	mov	r3, r0
 800614e:	2b00      	cmp	r3, #0
 8006150:	d017      	beq.n	8006182 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006156:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006158:	687a      	ldr	r2, [r7, #4]
 800615a:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800615c:	4610      	mov	r0, r2
 800615e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006160:	e00f      	b.n	8006182 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006162:	6878      	ldr	r0, [r7, #4]
 8006164:	f000 f9ba 	bl	80064dc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006168:	e00b      	b.n	8006182 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800616a:	6878      	ldr	r0, [r7, #4]
 800616c:	f000 f9b6 	bl	80064dc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006170:	e007      	b.n	8006182 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006172:	6878      	ldr	r0, [r7, #4]
 8006174:	f000 f9b2 	bl	80064dc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	2200      	movs	r2, #0
 800617c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8006180:	e198      	b.n	80064b4 <HAL_UART_IRQHandler+0x5c4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006182:	bf00      	nop
    return;
 8006184:	e196      	b.n	80064b4 <HAL_UART_IRQHandler+0x5c4>
 8006186:	bf00      	nop
 8006188:	04000120 	.word	0x04000120
 800618c:	08006ef1 	.word	0x08006ef1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006194:	2b01      	cmp	r3, #1
 8006196:	f040 8166 	bne.w	8006466 <HAL_UART_IRQHandler+0x576>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800619a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800619e:	f003 0310 	and.w	r3, r3, #16
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	f000 815f 	beq.w	8006466 <HAL_UART_IRQHandler+0x576>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80061a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80061ac:	f003 0310 	and.w	r3, r3, #16
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	f000 8158 	beq.w	8006466 <HAL_UART_IRQHandler+0x576>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	2210      	movs	r2, #16
 80061bc:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	689b      	ldr	r3, [r3, #8]
 80061c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80061c8:	2b40      	cmp	r3, #64	@ 0x40
 80061ca:	f040 80d0 	bne.w	800636e <HAL_UART_IRQHandler+0x47e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	685b      	ldr	r3, [r3, #4]
 80061d6:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80061da:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80061de:	2b00      	cmp	r3, #0
 80061e0:	f000 80ab 	beq.w	800633a <HAL_UART_IRQHandler+0x44a>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80061ea:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80061ee:	429a      	cmp	r2, r3
 80061f0:	f080 80a3 	bcs.w	800633a <HAL_UART_IRQHandler+0x44a>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80061fa:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006202:	69db      	ldr	r3, [r3, #28]
 8006204:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006208:	f000 8086 	beq.w	8006318 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006214:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006218:	e853 3f00 	ldrex	r3, [r3]
 800621c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006220:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006224:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006228:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	461a      	mov	r2, r3
 8006232:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006236:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800623a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800623e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006242:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006246:	e841 2300 	strex	r3, r2, [r1]
 800624a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800624e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006252:	2b00      	cmp	r3, #0
 8006254:	d1da      	bne.n	800620c <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	3308      	adds	r3, #8
 800625c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800625e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006260:	e853 3f00 	ldrex	r3, [r3]
 8006264:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006266:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006268:	f023 0301 	bic.w	r3, r3, #1
 800626c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	3308      	adds	r3, #8
 8006276:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800627a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800627e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006280:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006282:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006286:	e841 2300 	strex	r3, r2, [r1]
 800628a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800628c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800628e:	2b00      	cmp	r3, #0
 8006290:	d1e1      	bne.n	8006256 <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	3308      	adds	r3, #8
 8006298:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800629a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800629c:	e853 3f00 	ldrex	r3, [r3]
 80062a0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80062a2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80062a4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80062a8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	3308      	adds	r3, #8
 80062b2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80062b6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80062b8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062ba:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80062bc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80062be:	e841 2300 	strex	r3, r2, [r1]
 80062c2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80062c4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d1e3      	bne.n	8006292 <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	2220      	movs	r2, #32
 80062ce:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	2200      	movs	r2, #0
 80062d6:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062de:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80062e0:	e853 3f00 	ldrex	r3, [r3]
 80062e4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80062e6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80062e8:	f023 0310 	bic.w	r3, r3, #16
 80062ec:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	461a      	mov	r2, r3
 80062f6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80062fa:	65bb      	str	r3, [r7, #88]	@ 0x58
 80062fc:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062fe:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006300:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006302:	e841 2300 	strex	r3, r2, [r1]
 8006306:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006308:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800630a:	2b00      	cmp	r3, #0
 800630c:	d1e4      	bne.n	80062d8 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006312:	4618      	mov	r0, r3
 8006314:	f7fc f9fd 	bl	8002712 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	2202      	movs	r2, #2
 800631c:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800632a:	b29b      	uxth	r3, r3
 800632c:	1ad3      	subs	r3, r2, r3
 800632e:	b29b      	uxth	r3, r3
 8006330:	4619      	mov	r1, r3
 8006332:	6878      	ldr	r0, [r7, #4]
 8006334:	f000 f8dc 	bl	80064f0 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8006338:	e0be      	b.n	80064b8 <HAL_UART_IRQHandler+0x5c8>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006340:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006344:	429a      	cmp	r2, r3
 8006346:	f040 80b7 	bne.w	80064b8 <HAL_UART_IRQHandler+0x5c8>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800634e:	69db      	ldr	r3, [r3, #28]
 8006350:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006354:	f040 80b0 	bne.w	80064b8 <HAL_UART_IRQHandler+0x5c8>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	2202      	movs	r2, #2
 800635c:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006364:	4619      	mov	r1, r3
 8006366:	6878      	ldr	r0, [r7, #4]
 8006368:	f000 f8c2 	bl	80064f0 <HAL_UARTEx_RxEventCallback>
      return;
 800636c:	e0a4      	b.n	80064b8 <HAL_UART_IRQHandler+0x5c8>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800637a:	b29b      	uxth	r3, r3
 800637c:	1ad3      	subs	r3, r2, r3
 800637e:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006388:	b29b      	uxth	r3, r3
 800638a:	2b00      	cmp	r3, #0
 800638c:	f000 8096 	beq.w	80064bc <HAL_UART_IRQHandler+0x5cc>
          && (nb_rx_data > 0U))
 8006390:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006394:	2b00      	cmp	r3, #0
 8006396:	f000 8091 	beq.w	80064bc <HAL_UART_IRQHandler+0x5cc>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063a2:	e853 3f00 	ldrex	r3, [r3]
 80063a6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80063a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80063aa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80063ae:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	461a      	mov	r2, r3
 80063b8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80063bc:	647b      	str	r3, [r7, #68]	@ 0x44
 80063be:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063c0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80063c2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80063c4:	e841 2300 	strex	r3, r2, [r1]
 80063c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80063ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d1e4      	bne.n	800639a <HAL_UART_IRQHandler+0x4aa>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	3308      	adds	r3, #8
 80063d6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063da:	e853 3f00 	ldrex	r3, [r3]
 80063de:	623b      	str	r3, [r7, #32]
   return(result);
 80063e0:	6a3b      	ldr	r3, [r7, #32]
 80063e2:	f023 0301 	bic.w	r3, r3, #1
 80063e6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	3308      	adds	r3, #8
 80063f0:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80063f4:	633a      	str	r2, [r7, #48]	@ 0x30
 80063f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063f8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80063fa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80063fc:	e841 2300 	strex	r3, r2, [r1]
 8006400:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006402:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006404:	2b00      	cmp	r3, #0
 8006406:	d1e3      	bne.n	80063d0 <HAL_UART_IRQHandler+0x4e0>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	2220      	movs	r2, #32
 800640c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	2200      	movs	r2, #0
 8006414:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	2200      	movs	r2, #0
 800641a:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006422:	693b      	ldr	r3, [r7, #16]
 8006424:	e853 3f00 	ldrex	r3, [r3]
 8006428:	60fb      	str	r3, [r7, #12]
   return(result);
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	f023 0310 	bic.w	r3, r3, #16
 8006430:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	461a      	mov	r2, r3
 800643a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800643e:	61fb      	str	r3, [r7, #28]
 8006440:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006442:	69b9      	ldr	r1, [r7, #24]
 8006444:	69fa      	ldr	r2, [r7, #28]
 8006446:	e841 2300 	strex	r3, r2, [r1]
 800644a:	617b      	str	r3, [r7, #20]
   return(result);
 800644c:	697b      	ldr	r3, [r7, #20]
 800644e:	2b00      	cmp	r3, #0
 8006450:	d1e4      	bne.n	800641c <HAL_UART_IRQHandler+0x52c>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	2202      	movs	r2, #2
 8006456:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006458:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800645c:	4619      	mov	r1, r3
 800645e:	6878      	ldr	r0, [r7, #4]
 8006460:	f000 f846 	bl	80064f0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006464:	e02a      	b.n	80064bc <HAL_UART_IRQHandler+0x5cc>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8006466:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800646a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800646e:	2b00      	cmp	r3, #0
 8006470:	d00e      	beq.n	8006490 <HAL_UART_IRQHandler+0x5a0>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8006472:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006476:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800647a:	2b00      	cmp	r3, #0
 800647c:	d008      	beq.n	8006490 <HAL_UART_IRQHandler+0x5a0>
  {
    if (huart->TxISR != NULL)
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006482:	2b00      	cmp	r3, #0
 8006484:	d01c      	beq.n	80064c0 <HAL_UART_IRQHandler+0x5d0>
    {
      huart->TxISR(huart);
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800648a:	6878      	ldr	r0, [r7, #4]
 800648c:	4798      	blx	r3
    }
    return;
 800648e:	e017      	b.n	80064c0 <HAL_UART_IRQHandler+0x5d0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006490:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006494:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006498:	2b00      	cmp	r3, #0
 800649a:	d012      	beq.n	80064c2 <HAL_UART_IRQHandler+0x5d2>
 800649c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80064a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d00c      	beq.n	80064c2 <HAL_UART_IRQHandler+0x5d2>
  {
    UART_EndTransmit_IT(huart);
 80064a8:	6878      	ldr	r0, [r7, #4]
 80064aa:	f000 fdee 	bl	800708a <UART_EndTransmit_IT>
    return;
 80064ae:	e008      	b.n	80064c2 <HAL_UART_IRQHandler+0x5d2>
      return;
 80064b0:	bf00      	nop
 80064b2:	e006      	b.n	80064c2 <HAL_UART_IRQHandler+0x5d2>
    return;
 80064b4:	bf00      	nop
 80064b6:	e004      	b.n	80064c2 <HAL_UART_IRQHandler+0x5d2>
      return;
 80064b8:	bf00      	nop
 80064ba:	e002      	b.n	80064c2 <HAL_UART_IRQHandler+0x5d2>
      return;
 80064bc:	bf00      	nop
 80064be:	e000      	b.n	80064c2 <HAL_UART_IRQHandler+0x5d2>
    return;
 80064c0:	bf00      	nop
  }

}
 80064c2:	37e8      	adds	r7, #232	@ 0xe8
 80064c4:	46bd      	mov	sp, r7
 80064c6:	bd80      	pop	{r7, pc}

080064c8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80064c8:	b480      	push	{r7}
 80064ca:	b083      	sub	sp, #12
 80064cc:	af00      	add	r7, sp, #0
 80064ce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80064d0:	bf00      	nop
 80064d2:	370c      	adds	r7, #12
 80064d4:	46bd      	mov	sp, r7
 80064d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064da:	4770      	bx	lr

080064dc <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80064dc:	b480      	push	{r7}
 80064de:	b083      	sub	sp, #12
 80064e0:	af00      	add	r7, sp, #0
 80064e2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80064e4:	bf00      	nop
 80064e6:	370c      	adds	r7, #12
 80064e8:	46bd      	mov	sp, r7
 80064ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ee:	4770      	bx	lr

080064f0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80064f0:	b480      	push	{r7}
 80064f2:	b083      	sub	sp, #12
 80064f4:	af00      	add	r7, sp, #0
 80064f6:	6078      	str	r0, [r7, #4]
 80064f8:	460b      	mov	r3, r1
 80064fa:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80064fc:	bf00      	nop
 80064fe:	370c      	adds	r7, #12
 8006500:	46bd      	mov	sp, r7
 8006502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006506:	4770      	bx	lr

08006508 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006508:	b580      	push	{r7, lr}
 800650a:	b088      	sub	sp, #32
 800650c:	af00      	add	r7, sp, #0
 800650e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006510:	2300      	movs	r3, #0
 8006512:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	689a      	ldr	r2, [r3, #8]
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	691b      	ldr	r3, [r3, #16]
 800651c:	431a      	orrs	r2, r3
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	695b      	ldr	r3, [r3, #20]
 8006522:	431a      	orrs	r2, r3
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	69db      	ldr	r3, [r3, #28]
 8006528:	4313      	orrs	r3, r2
 800652a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	681a      	ldr	r2, [r3, #0]
 8006532:	4ba6      	ldr	r3, [pc, #664]	@ (80067cc <UART_SetConfig+0x2c4>)
 8006534:	4013      	ands	r3, r2
 8006536:	687a      	ldr	r2, [r7, #4]
 8006538:	6812      	ldr	r2, [r2, #0]
 800653a:	6979      	ldr	r1, [r7, #20]
 800653c:	430b      	orrs	r3, r1
 800653e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	685b      	ldr	r3, [r3, #4]
 8006546:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	68da      	ldr	r2, [r3, #12]
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	430a      	orrs	r2, r1
 8006554:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	699b      	ldr	r3, [r3, #24]
 800655a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	6a1b      	ldr	r3, [r3, #32]
 8006560:	697a      	ldr	r2, [r7, #20]
 8006562:	4313      	orrs	r3, r2
 8006564:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	689b      	ldr	r3, [r3, #8]
 800656c:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	697a      	ldr	r2, [r7, #20]
 8006576:	430a      	orrs	r2, r1
 8006578:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	4a94      	ldr	r2, [pc, #592]	@ (80067d0 <UART_SetConfig+0x2c8>)
 8006580:	4293      	cmp	r3, r2
 8006582:	d120      	bne.n	80065c6 <UART_SetConfig+0xbe>
 8006584:	4b93      	ldr	r3, [pc, #588]	@ (80067d4 <UART_SetConfig+0x2cc>)
 8006586:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800658a:	f003 0303 	and.w	r3, r3, #3
 800658e:	2b03      	cmp	r3, #3
 8006590:	d816      	bhi.n	80065c0 <UART_SetConfig+0xb8>
 8006592:	a201      	add	r2, pc, #4	@ (adr r2, 8006598 <UART_SetConfig+0x90>)
 8006594:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006598:	080065a9 	.word	0x080065a9
 800659c:	080065b5 	.word	0x080065b5
 80065a0:	080065af 	.word	0x080065af
 80065a4:	080065bb 	.word	0x080065bb
 80065a8:	2301      	movs	r3, #1
 80065aa:	77fb      	strb	r3, [r7, #31]
 80065ac:	e150      	b.n	8006850 <UART_SetConfig+0x348>
 80065ae:	2302      	movs	r3, #2
 80065b0:	77fb      	strb	r3, [r7, #31]
 80065b2:	e14d      	b.n	8006850 <UART_SetConfig+0x348>
 80065b4:	2304      	movs	r3, #4
 80065b6:	77fb      	strb	r3, [r7, #31]
 80065b8:	e14a      	b.n	8006850 <UART_SetConfig+0x348>
 80065ba:	2308      	movs	r3, #8
 80065bc:	77fb      	strb	r3, [r7, #31]
 80065be:	e147      	b.n	8006850 <UART_SetConfig+0x348>
 80065c0:	2310      	movs	r3, #16
 80065c2:	77fb      	strb	r3, [r7, #31]
 80065c4:	e144      	b.n	8006850 <UART_SetConfig+0x348>
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	4a83      	ldr	r2, [pc, #524]	@ (80067d8 <UART_SetConfig+0x2d0>)
 80065cc:	4293      	cmp	r3, r2
 80065ce:	d132      	bne.n	8006636 <UART_SetConfig+0x12e>
 80065d0:	4b80      	ldr	r3, [pc, #512]	@ (80067d4 <UART_SetConfig+0x2cc>)
 80065d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80065d6:	f003 030c 	and.w	r3, r3, #12
 80065da:	2b0c      	cmp	r3, #12
 80065dc:	d828      	bhi.n	8006630 <UART_SetConfig+0x128>
 80065de:	a201      	add	r2, pc, #4	@ (adr r2, 80065e4 <UART_SetConfig+0xdc>)
 80065e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065e4:	08006619 	.word	0x08006619
 80065e8:	08006631 	.word	0x08006631
 80065ec:	08006631 	.word	0x08006631
 80065f0:	08006631 	.word	0x08006631
 80065f4:	08006625 	.word	0x08006625
 80065f8:	08006631 	.word	0x08006631
 80065fc:	08006631 	.word	0x08006631
 8006600:	08006631 	.word	0x08006631
 8006604:	0800661f 	.word	0x0800661f
 8006608:	08006631 	.word	0x08006631
 800660c:	08006631 	.word	0x08006631
 8006610:	08006631 	.word	0x08006631
 8006614:	0800662b 	.word	0x0800662b
 8006618:	2300      	movs	r3, #0
 800661a:	77fb      	strb	r3, [r7, #31]
 800661c:	e118      	b.n	8006850 <UART_SetConfig+0x348>
 800661e:	2302      	movs	r3, #2
 8006620:	77fb      	strb	r3, [r7, #31]
 8006622:	e115      	b.n	8006850 <UART_SetConfig+0x348>
 8006624:	2304      	movs	r3, #4
 8006626:	77fb      	strb	r3, [r7, #31]
 8006628:	e112      	b.n	8006850 <UART_SetConfig+0x348>
 800662a:	2308      	movs	r3, #8
 800662c:	77fb      	strb	r3, [r7, #31]
 800662e:	e10f      	b.n	8006850 <UART_SetConfig+0x348>
 8006630:	2310      	movs	r3, #16
 8006632:	77fb      	strb	r3, [r7, #31]
 8006634:	e10c      	b.n	8006850 <UART_SetConfig+0x348>
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	4a68      	ldr	r2, [pc, #416]	@ (80067dc <UART_SetConfig+0x2d4>)
 800663c:	4293      	cmp	r3, r2
 800663e:	d120      	bne.n	8006682 <UART_SetConfig+0x17a>
 8006640:	4b64      	ldr	r3, [pc, #400]	@ (80067d4 <UART_SetConfig+0x2cc>)
 8006642:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006646:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800664a:	2b30      	cmp	r3, #48	@ 0x30
 800664c:	d013      	beq.n	8006676 <UART_SetConfig+0x16e>
 800664e:	2b30      	cmp	r3, #48	@ 0x30
 8006650:	d814      	bhi.n	800667c <UART_SetConfig+0x174>
 8006652:	2b20      	cmp	r3, #32
 8006654:	d009      	beq.n	800666a <UART_SetConfig+0x162>
 8006656:	2b20      	cmp	r3, #32
 8006658:	d810      	bhi.n	800667c <UART_SetConfig+0x174>
 800665a:	2b00      	cmp	r3, #0
 800665c:	d002      	beq.n	8006664 <UART_SetConfig+0x15c>
 800665e:	2b10      	cmp	r3, #16
 8006660:	d006      	beq.n	8006670 <UART_SetConfig+0x168>
 8006662:	e00b      	b.n	800667c <UART_SetConfig+0x174>
 8006664:	2300      	movs	r3, #0
 8006666:	77fb      	strb	r3, [r7, #31]
 8006668:	e0f2      	b.n	8006850 <UART_SetConfig+0x348>
 800666a:	2302      	movs	r3, #2
 800666c:	77fb      	strb	r3, [r7, #31]
 800666e:	e0ef      	b.n	8006850 <UART_SetConfig+0x348>
 8006670:	2304      	movs	r3, #4
 8006672:	77fb      	strb	r3, [r7, #31]
 8006674:	e0ec      	b.n	8006850 <UART_SetConfig+0x348>
 8006676:	2308      	movs	r3, #8
 8006678:	77fb      	strb	r3, [r7, #31]
 800667a:	e0e9      	b.n	8006850 <UART_SetConfig+0x348>
 800667c:	2310      	movs	r3, #16
 800667e:	77fb      	strb	r3, [r7, #31]
 8006680:	e0e6      	b.n	8006850 <UART_SetConfig+0x348>
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	4a56      	ldr	r2, [pc, #344]	@ (80067e0 <UART_SetConfig+0x2d8>)
 8006688:	4293      	cmp	r3, r2
 800668a:	d120      	bne.n	80066ce <UART_SetConfig+0x1c6>
 800668c:	4b51      	ldr	r3, [pc, #324]	@ (80067d4 <UART_SetConfig+0x2cc>)
 800668e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006692:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006696:	2bc0      	cmp	r3, #192	@ 0xc0
 8006698:	d013      	beq.n	80066c2 <UART_SetConfig+0x1ba>
 800669a:	2bc0      	cmp	r3, #192	@ 0xc0
 800669c:	d814      	bhi.n	80066c8 <UART_SetConfig+0x1c0>
 800669e:	2b80      	cmp	r3, #128	@ 0x80
 80066a0:	d009      	beq.n	80066b6 <UART_SetConfig+0x1ae>
 80066a2:	2b80      	cmp	r3, #128	@ 0x80
 80066a4:	d810      	bhi.n	80066c8 <UART_SetConfig+0x1c0>
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d002      	beq.n	80066b0 <UART_SetConfig+0x1a8>
 80066aa:	2b40      	cmp	r3, #64	@ 0x40
 80066ac:	d006      	beq.n	80066bc <UART_SetConfig+0x1b4>
 80066ae:	e00b      	b.n	80066c8 <UART_SetConfig+0x1c0>
 80066b0:	2300      	movs	r3, #0
 80066b2:	77fb      	strb	r3, [r7, #31]
 80066b4:	e0cc      	b.n	8006850 <UART_SetConfig+0x348>
 80066b6:	2302      	movs	r3, #2
 80066b8:	77fb      	strb	r3, [r7, #31]
 80066ba:	e0c9      	b.n	8006850 <UART_SetConfig+0x348>
 80066bc:	2304      	movs	r3, #4
 80066be:	77fb      	strb	r3, [r7, #31]
 80066c0:	e0c6      	b.n	8006850 <UART_SetConfig+0x348>
 80066c2:	2308      	movs	r3, #8
 80066c4:	77fb      	strb	r3, [r7, #31]
 80066c6:	e0c3      	b.n	8006850 <UART_SetConfig+0x348>
 80066c8:	2310      	movs	r3, #16
 80066ca:	77fb      	strb	r3, [r7, #31]
 80066cc:	e0c0      	b.n	8006850 <UART_SetConfig+0x348>
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	4a44      	ldr	r2, [pc, #272]	@ (80067e4 <UART_SetConfig+0x2dc>)
 80066d4:	4293      	cmp	r3, r2
 80066d6:	d125      	bne.n	8006724 <UART_SetConfig+0x21c>
 80066d8:	4b3e      	ldr	r3, [pc, #248]	@ (80067d4 <UART_SetConfig+0x2cc>)
 80066da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80066de:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80066e2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80066e6:	d017      	beq.n	8006718 <UART_SetConfig+0x210>
 80066e8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80066ec:	d817      	bhi.n	800671e <UART_SetConfig+0x216>
 80066ee:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80066f2:	d00b      	beq.n	800670c <UART_SetConfig+0x204>
 80066f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80066f8:	d811      	bhi.n	800671e <UART_SetConfig+0x216>
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d003      	beq.n	8006706 <UART_SetConfig+0x1fe>
 80066fe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006702:	d006      	beq.n	8006712 <UART_SetConfig+0x20a>
 8006704:	e00b      	b.n	800671e <UART_SetConfig+0x216>
 8006706:	2300      	movs	r3, #0
 8006708:	77fb      	strb	r3, [r7, #31]
 800670a:	e0a1      	b.n	8006850 <UART_SetConfig+0x348>
 800670c:	2302      	movs	r3, #2
 800670e:	77fb      	strb	r3, [r7, #31]
 8006710:	e09e      	b.n	8006850 <UART_SetConfig+0x348>
 8006712:	2304      	movs	r3, #4
 8006714:	77fb      	strb	r3, [r7, #31]
 8006716:	e09b      	b.n	8006850 <UART_SetConfig+0x348>
 8006718:	2308      	movs	r3, #8
 800671a:	77fb      	strb	r3, [r7, #31]
 800671c:	e098      	b.n	8006850 <UART_SetConfig+0x348>
 800671e:	2310      	movs	r3, #16
 8006720:	77fb      	strb	r3, [r7, #31]
 8006722:	e095      	b.n	8006850 <UART_SetConfig+0x348>
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	4a2f      	ldr	r2, [pc, #188]	@ (80067e8 <UART_SetConfig+0x2e0>)
 800672a:	4293      	cmp	r3, r2
 800672c:	d125      	bne.n	800677a <UART_SetConfig+0x272>
 800672e:	4b29      	ldr	r3, [pc, #164]	@ (80067d4 <UART_SetConfig+0x2cc>)
 8006730:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006734:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006738:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800673c:	d017      	beq.n	800676e <UART_SetConfig+0x266>
 800673e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006742:	d817      	bhi.n	8006774 <UART_SetConfig+0x26c>
 8006744:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006748:	d00b      	beq.n	8006762 <UART_SetConfig+0x25a>
 800674a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800674e:	d811      	bhi.n	8006774 <UART_SetConfig+0x26c>
 8006750:	2b00      	cmp	r3, #0
 8006752:	d003      	beq.n	800675c <UART_SetConfig+0x254>
 8006754:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006758:	d006      	beq.n	8006768 <UART_SetConfig+0x260>
 800675a:	e00b      	b.n	8006774 <UART_SetConfig+0x26c>
 800675c:	2301      	movs	r3, #1
 800675e:	77fb      	strb	r3, [r7, #31]
 8006760:	e076      	b.n	8006850 <UART_SetConfig+0x348>
 8006762:	2302      	movs	r3, #2
 8006764:	77fb      	strb	r3, [r7, #31]
 8006766:	e073      	b.n	8006850 <UART_SetConfig+0x348>
 8006768:	2304      	movs	r3, #4
 800676a:	77fb      	strb	r3, [r7, #31]
 800676c:	e070      	b.n	8006850 <UART_SetConfig+0x348>
 800676e:	2308      	movs	r3, #8
 8006770:	77fb      	strb	r3, [r7, #31]
 8006772:	e06d      	b.n	8006850 <UART_SetConfig+0x348>
 8006774:	2310      	movs	r3, #16
 8006776:	77fb      	strb	r3, [r7, #31]
 8006778:	e06a      	b.n	8006850 <UART_SetConfig+0x348>
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	4a1b      	ldr	r2, [pc, #108]	@ (80067ec <UART_SetConfig+0x2e4>)
 8006780:	4293      	cmp	r3, r2
 8006782:	d138      	bne.n	80067f6 <UART_SetConfig+0x2ee>
 8006784:	4b13      	ldr	r3, [pc, #76]	@ (80067d4 <UART_SetConfig+0x2cc>)
 8006786:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800678a:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800678e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006792:	d017      	beq.n	80067c4 <UART_SetConfig+0x2bc>
 8006794:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006798:	d82a      	bhi.n	80067f0 <UART_SetConfig+0x2e8>
 800679a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800679e:	d00b      	beq.n	80067b8 <UART_SetConfig+0x2b0>
 80067a0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80067a4:	d824      	bhi.n	80067f0 <UART_SetConfig+0x2e8>
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d003      	beq.n	80067b2 <UART_SetConfig+0x2aa>
 80067aa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80067ae:	d006      	beq.n	80067be <UART_SetConfig+0x2b6>
 80067b0:	e01e      	b.n	80067f0 <UART_SetConfig+0x2e8>
 80067b2:	2300      	movs	r3, #0
 80067b4:	77fb      	strb	r3, [r7, #31]
 80067b6:	e04b      	b.n	8006850 <UART_SetConfig+0x348>
 80067b8:	2302      	movs	r3, #2
 80067ba:	77fb      	strb	r3, [r7, #31]
 80067bc:	e048      	b.n	8006850 <UART_SetConfig+0x348>
 80067be:	2304      	movs	r3, #4
 80067c0:	77fb      	strb	r3, [r7, #31]
 80067c2:	e045      	b.n	8006850 <UART_SetConfig+0x348>
 80067c4:	2308      	movs	r3, #8
 80067c6:	77fb      	strb	r3, [r7, #31]
 80067c8:	e042      	b.n	8006850 <UART_SetConfig+0x348>
 80067ca:	bf00      	nop
 80067cc:	efff69f3 	.word	0xefff69f3
 80067d0:	40011000 	.word	0x40011000
 80067d4:	40023800 	.word	0x40023800
 80067d8:	40004400 	.word	0x40004400
 80067dc:	40004800 	.word	0x40004800
 80067e0:	40004c00 	.word	0x40004c00
 80067e4:	40005000 	.word	0x40005000
 80067e8:	40011400 	.word	0x40011400
 80067ec:	40007800 	.word	0x40007800
 80067f0:	2310      	movs	r3, #16
 80067f2:	77fb      	strb	r3, [r7, #31]
 80067f4:	e02c      	b.n	8006850 <UART_SetConfig+0x348>
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	4a72      	ldr	r2, [pc, #456]	@ (80069c4 <UART_SetConfig+0x4bc>)
 80067fc:	4293      	cmp	r3, r2
 80067fe:	d125      	bne.n	800684c <UART_SetConfig+0x344>
 8006800:	4b71      	ldr	r3, [pc, #452]	@ (80069c8 <UART_SetConfig+0x4c0>)
 8006802:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006806:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800680a:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800680e:	d017      	beq.n	8006840 <UART_SetConfig+0x338>
 8006810:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8006814:	d817      	bhi.n	8006846 <UART_SetConfig+0x33e>
 8006816:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800681a:	d00b      	beq.n	8006834 <UART_SetConfig+0x32c>
 800681c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006820:	d811      	bhi.n	8006846 <UART_SetConfig+0x33e>
 8006822:	2b00      	cmp	r3, #0
 8006824:	d003      	beq.n	800682e <UART_SetConfig+0x326>
 8006826:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800682a:	d006      	beq.n	800683a <UART_SetConfig+0x332>
 800682c:	e00b      	b.n	8006846 <UART_SetConfig+0x33e>
 800682e:	2300      	movs	r3, #0
 8006830:	77fb      	strb	r3, [r7, #31]
 8006832:	e00d      	b.n	8006850 <UART_SetConfig+0x348>
 8006834:	2302      	movs	r3, #2
 8006836:	77fb      	strb	r3, [r7, #31]
 8006838:	e00a      	b.n	8006850 <UART_SetConfig+0x348>
 800683a:	2304      	movs	r3, #4
 800683c:	77fb      	strb	r3, [r7, #31]
 800683e:	e007      	b.n	8006850 <UART_SetConfig+0x348>
 8006840:	2308      	movs	r3, #8
 8006842:	77fb      	strb	r3, [r7, #31]
 8006844:	e004      	b.n	8006850 <UART_SetConfig+0x348>
 8006846:	2310      	movs	r3, #16
 8006848:	77fb      	strb	r3, [r7, #31]
 800684a:	e001      	b.n	8006850 <UART_SetConfig+0x348>
 800684c:	2310      	movs	r3, #16
 800684e:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	69db      	ldr	r3, [r3, #28]
 8006854:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006858:	d15b      	bne.n	8006912 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 800685a:	7ffb      	ldrb	r3, [r7, #31]
 800685c:	2b08      	cmp	r3, #8
 800685e:	d828      	bhi.n	80068b2 <UART_SetConfig+0x3aa>
 8006860:	a201      	add	r2, pc, #4	@ (adr r2, 8006868 <UART_SetConfig+0x360>)
 8006862:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006866:	bf00      	nop
 8006868:	0800688d 	.word	0x0800688d
 800686c:	08006895 	.word	0x08006895
 8006870:	0800689d 	.word	0x0800689d
 8006874:	080068b3 	.word	0x080068b3
 8006878:	080068a3 	.word	0x080068a3
 800687c:	080068b3 	.word	0x080068b3
 8006880:	080068b3 	.word	0x080068b3
 8006884:	080068b3 	.word	0x080068b3
 8006888:	080068ab 	.word	0x080068ab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800688c:	f7fc ff98 	bl	80037c0 <HAL_RCC_GetPCLK1Freq>
 8006890:	61b8      	str	r0, [r7, #24]
        break;
 8006892:	e013      	b.n	80068bc <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006894:	f7fc ffa8 	bl	80037e8 <HAL_RCC_GetPCLK2Freq>
 8006898:	61b8      	str	r0, [r7, #24]
        break;
 800689a:	e00f      	b.n	80068bc <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800689c:	4b4b      	ldr	r3, [pc, #300]	@ (80069cc <UART_SetConfig+0x4c4>)
 800689e:	61bb      	str	r3, [r7, #24]
        break;
 80068a0:	e00c      	b.n	80068bc <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80068a2:	f7fc fe7b 	bl	800359c <HAL_RCC_GetSysClockFreq>
 80068a6:	61b8      	str	r0, [r7, #24]
        break;
 80068a8:	e008      	b.n	80068bc <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80068aa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80068ae:	61bb      	str	r3, [r7, #24]
        break;
 80068b0:	e004      	b.n	80068bc <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 80068b2:	2300      	movs	r3, #0
 80068b4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80068b6:	2301      	movs	r3, #1
 80068b8:	77bb      	strb	r3, [r7, #30]
        break;
 80068ba:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80068bc:	69bb      	ldr	r3, [r7, #24]
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d074      	beq.n	80069ac <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80068c2:	69bb      	ldr	r3, [r7, #24]
 80068c4:	005a      	lsls	r2, r3, #1
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	685b      	ldr	r3, [r3, #4]
 80068ca:	085b      	lsrs	r3, r3, #1
 80068cc:	441a      	add	r2, r3
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	685b      	ldr	r3, [r3, #4]
 80068d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80068d6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80068d8:	693b      	ldr	r3, [r7, #16]
 80068da:	2b0f      	cmp	r3, #15
 80068dc:	d916      	bls.n	800690c <UART_SetConfig+0x404>
 80068de:	693b      	ldr	r3, [r7, #16]
 80068e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80068e4:	d212      	bcs.n	800690c <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80068e6:	693b      	ldr	r3, [r7, #16]
 80068e8:	b29b      	uxth	r3, r3
 80068ea:	f023 030f 	bic.w	r3, r3, #15
 80068ee:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80068f0:	693b      	ldr	r3, [r7, #16]
 80068f2:	085b      	lsrs	r3, r3, #1
 80068f4:	b29b      	uxth	r3, r3
 80068f6:	f003 0307 	and.w	r3, r3, #7
 80068fa:	b29a      	uxth	r2, r3
 80068fc:	89fb      	ldrh	r3, [r7, #14]
 80068fe:	4313      	orrs	r3, r2
 8006900:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	89fa      	ldrh	r2, [r7, #14]
 8006908:	60da      	str	r2, [r3, #12]
 800690a:	e04f      	b.n	80069ac <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800690c:	2301      	movs	r3, #1
 800690e:	77bb      	strb	r3, [r7, #30]
 8006910:	e04c      	b.n	80069ac <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006912:	7ffb      	ldrb	r3, [r7, #31]
 8006914:	2b08      	cmp	r3, #8
 8006916:	d828      	bhi.n	800696a <UART_SetConfig+0x462>
 8006918:	a201      	add	r2, pc, #4	@ (adr r2, 8006920 <UART_SetConfig+0x418>)
 800691a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800691e:	bf00      	nop
 8006920:	08006945 	.word	0x08006945
 8006924:	0800694d 	.word	0x0800694d
 8006928:	08006955 	.word	0x08006955
 800692c:	0800696b 	.word	0x0800696b
 8006930:	0800695b 	.word	0x0800695b
 8006934:	0800696b 	.word	0x0800696b
 8006938:	0800696b 	.word	0x0800696b
 800693c:	0800696b 	.word	0x0800696b
 8006940:	08006963 	.word	0x08006963
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006944:	f7fc ff3c 	bl	80037c0 <HAL_RCC_GetPCLK1Freq>
 8006948:	61b8      	str	r0, [r7, #24]
        break;
 800694a:	e013      	b.n	8006974 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800694c:	f7fc ff4c 	bl	80037e8 <HAL_RCC_GetPCLK2Freq>
 8006950:	61b8      	str	r0, [r7, #24]
        break;
 8006952:	e00f      	b.n	8006974 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006954:	4b1d      	ldr	r3, [pc, #116]	@ (80069cc <UART_SetConfig+0x4c4>)
 8006956:	61bb      	str	r3, [r7, #24]
        break;
 8006958:	e00c      	b.n	8006974 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800695a:	f7fc fe1f 	bl	800359c <HAL_RCC_GetSysClockFreq>
 800695e:	61b8      	str	r0, [r7, #24]
        break;
 8006960:	e008      	b.n	8006974 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006962:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006966:	61bb      	str	r3, [r7, #24]
        break;
 8006968:	e004      	b.n	8006974 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800696a:	2300      	movs	r3, #0
 800696c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800696e:	2301      	movs	r3, #1
 8006970:	77bb      	strb	r3, [r7, #30]
        break;
 8006972:	bf00      	nop
    }

    if (pclk != 0U)
 8006974:	69bb      	ldr	r3, [r7, #24]
 8006976:	2b00      	cmp	r3, #0
 8006978:	d018      	beq.n	80069ac <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	685b      	ldr	r3, [r3, #4]
 800697e:	085a      	lsrs	r2, r3, #1
 8006980:	69bb      	ldr	r3, [r7, #24]
 8006982:	441a      	add	r2, r3
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	685b      	ldr	r3, [r3, #4]
 8006988:	fbb2 f3f3 	udiv	r3, r2, r3
 800698c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800698e:	693b      	ldr	r3, [r7, #16]
 8006990:	2b0f      	cmp	r3, #15
 8006992:	d909      	bls.n	80069a8 <UART_SetConfig+0x4a0>
 8006994:	693b      	ldr	r3, [r7, #16]
 8006996:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800699a:	d205      	bcs.n	80069a8 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800699c:	693b      	ldr	r3, [r7, #16]
 800699e:	b29a      	uxth	r2, r3
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	60da      	str	r2, [r3, #12]
 80069a6:	e001      	b.n	80069ac <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80069a8:	2301      	movs	r3, #1
 80069aa:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	2200      	movs	r2, #0
 80069b0:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	2200      	movs	r2, #0
 80069b6:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80069b8:	7fbb      	ldrb	r3, [r7, #30]
}
 80069ba:	4618      	mov	r0, r3
 80069bc:	3720      	adds	r7, #32
 80069be:	46bd      	mov	sp, r7
 80069c0:	bd80      	pop	{r7, pc}
 80069c2:	bf00      	nop
 80069c4:	40007c00 	.word	0x40007c00
 80069c8:	40023800 	.word	0x40023800
 80069cc:	00f42400 	.word	0x00f42400

080069d0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80069d0:	b480      	push	{r7}
 80069d2:	b083      	sub	sp, #12
 80069d4:	af00      	add	r7, sp, #0
 80069d6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069dc:	f003 0308 	and.w	r3, r3, #8
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d00a      	beq.n	80069fa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	685b      	ldr	r3, [r3, #4]
 80069ea:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	430a      	orrs	r2, r1
 80069f8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069fe:	f003 0301 	and.w	r3, r3, #1
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d00a      	beq.n	8006a1c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	685b      	ldr	r3, [r3, #4]
 8006a0c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	430a      	orrs	r2, r1
 8006a1a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a20:	f003 0302 	and.w	r3, r3, #2
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d00a      	beq.n	8006a3e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	685b      	ldr	r3, [r3, #4]
 8006a2e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	430a      	orrs	r2, r1
 8006a3c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a42:	f003 0304 	and.w	r3, r3, #4
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d00a      	beq.n	8006a60 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	685b      	ldr	r3, [r3, #4]
 8006a50:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	430a      	orrs	r2, r1
 8006a5e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a64:	f003 0310 	and.w	r3, r3, #16
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d00a      	beq.n	8006a82 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	689b      	ldr	r3, [r3, #8]
 8006a72:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	430a      	orrs	r2, r1
 8006a80:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a86:	f003 0320 	and.w	r3, r3, #32
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d00a      	beq.n	8006aa4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	689b      	ldr	r3, [r3, #8]
 8006a94:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	430a      	orrs	r2, r1
 8006aa2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006aa8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d01a      	beq.n	8006ae6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	685b      	ldr	r3, [r3, #4]
 8006ab6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	430a      	orrs	r2, r1
 8006ac4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006aca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006ace:	d10a      	bne.n	8006ae6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	685b      	ldr	r3, [r3, #4]
 8006ad6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	430a      	orrs	r2, r1
 8006ae4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006aea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d00a      	beq.n	8006b08 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	685b      	ldr	r3, [r3, #4]
 8006af8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	430a      	orrs	r2, r1
 8006b06:	605a      	str	r2, [r3, #4]
  }
}
 8006b08:	bf00      	nop
 8006b0a:	370c      	adds	r7, #12
 8006b0c:	46bd      	mov	sp, r7
 8006b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b12:	4770      	bx	lr

08006b14 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006b14:	b580      	push	{r7, lr}
 8006b16:	b08c      	sub	sp, #48	@ 0x30
 8006b18:	af02      	add	r7, sp, #8
 8006b1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	2200      	movs	r2, #0
 8006b20:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006b24:	f7fb fcd8 	bl	80024d8 <HAL_GetTick>
 8006b28:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	f003 0308 	and.w	r3, r3, #8
 8006b34:	2b08      	cmp	r3, #8
 8006b36:	d12e      	bne.n	8006b96 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006b38:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006b3c:	9300      	str	r3, [sp, #0]
 8006b3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b40:	2200      	movs	r2, #0
 8006b42:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006b46:	6878      	ldr	r0, [r7, #4]
 8006b48:	f000 f83b 	bl	8006bc2 <UART_WaitOnFlagUntilTimeout>
 8006b4c:	4603      	mov	r3, r0
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d021      	beq.n	8006b96 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b58:	693b      	ldr	r3, [r7, #16]
 8006b5a:	e853 3f00 	ldrex	r3, [r3]
 8006b5e:	60fb      	str	r3, [r7, #12]
   return(result);
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006b66:	623b      	str	r3, [r7, #32]
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	461a      	mov	r2, r3
 8006b6e:	6a3b      	ldr	r3, [r7, #32]
 8006b70:	61fb      	str	r3, [r7, #28]
 8006b72:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b74:	69b9      	ldr	r1, [r7, #24]
 8006b76:	69fa      	ldr	r2, [r7, #28]
 8006b78:	e841 2300 	strex	r3, r2, [r1]
 8006b7c:	617b      	str	r3, [r7, #20]
   return(result);
 8006b7e:	697b      	ldr	r3, [r7, #20]
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d1e6      	bne.n	8006b52 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	2220      	movs	r2, #32
 8006b88:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	2200      	movs	r2, #0
 8006b8e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006b92:	2303      	movs	r3, #3
 8006b94:	e011      	b.n	8006bba <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	2220      	movs	r2, #32
 8006b9a:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	2220      	movs	r2, #32
 8006ba0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	2200      	movs	r2, #0
 8006ba8:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	2200      	movs	r2, #0
 8006bae:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	2200      	movs	r2, #0
 8006bb4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8006bb8:	2300      	movs	r3, #0
}
 8006bba:	4618      	mov	r0, r3
 8006bbc:	3728      	adds	r7, #40	@ 0x28
 8006bbe:	46bd      	mov	sp, r7
 8006bc0:	bd80      	pop	{r7, pc}

08006bc2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006bc2:	b580      	push	{r7, lr}
 8006bc4:	b084      	sub	sp, #16
 8006bc6:	af00      	add	r7, sp, #0
 8006bc8:	60f8      	str	r0, [r7, #12]
 8006bca:	60b9      	str	r1, [r7, #8]
 8006bcc:	603b      	str	r3, [r7, #0]
 8006bce:	4613      	mov	r3, r2
 8006bd0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006bd2:	e04f      	b.n	8006c74 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006bd4:	69bb      	ldr	r3, [r7, #24]
 8006bd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006bda:	d04b      	beq.n	8006c74 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006bdc:	f7fb fc7c 	bl	80024d8 <HAL_GetTick>
 8006be0:	4602      	mov	r2, r0
 8006be2:	683b      	ldr	r3, [r7, #0]
 8006be4:	1ad3      	subs	r3, r2, r3
 8006be6:	69ba      	ldr	r2, [r7, #24]
 8006be8:	429a      	cmp	r2, r3
 8006bea:	d302      	bcc.n	8006bf2 <UART_WaitOnFlagUntilTimeout+0x30>
 8006bec:	69bb      	ldr	r3, [r7, #24]
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d101      	bne.n	8006bf6 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006bf2:	2303      	movs	r3, #3
 8006bf4:	e04e      	b.n	8006c94 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	f003 0304 	and.w	r3, r3, #4
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d037      	beq.n	8006c74 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006c04:	68bb      	ldr	r3, [r7, #8]
 8006c06:	2b80      	cmp	r3, #128	@ 0x80
 8006c08:	d034      	beq.n	8006c74 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006c0a:	68bb      	ldr	r3, [r7, #8]
 8006c0c:	2b40      	cmp	r3, #64	@ 0x40
 8006c0e:	d031      	beq.n	8006c74 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	69db      	ldr	r3, [r3, #28]
 8006c16:	f003 0308 	and.w	r3, r3, #8
 8006c1a:	2b08      	cmp	r3, #8
 8006c1c:	d110      	bne.n	8006c40 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	2208      	movs	r2, #8
 8006c24:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006c26:	68f8      	ldr	r0, [r7, #12]
 8006c28:	f000 f8fe 	bl	8006e28 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	2208      	movs	r2, #8
 8006c30:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	2200      	movs	r2, #0
 8006c38:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8006c3c:	2301      	movs	r3, #1
 8006c3e:	e029      	b.n	8006c94 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	69db      	ldr	r3, [r3, #28]
 8006c46:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006c4a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006c4e:	d111      	bne.n	8006c74 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006c58:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006c5a:	68f8      	ldr	r0, [r7, #12]
 8006c5c:	f000 f8e4 	bl	8006e28 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	2220      	movs	r2, #32
 8006c64:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	2200      	movs	r2, #0
 8006c6c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8006c70:	2303      	movs	r3, #3
 8006c72:	e00f      	b.n	8006c94 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	69da      	ldr	r2, [r3, #28]
 8006c7a:	68bb      	ldr	r3, [r7, #8]
 8006c7c:	4013      	ands	r3, r2
 8006c7e:	68ba      	ldr	r2, [r7, #8]
 8006c80:	429a      	cmp	r2, r3
 8006c82:	bf0c      	ite	eq
 8006c84:	2301      	moveq	r3, #1
 8006c86:	2300      	movne	r3, #0
 8006c88:	b2db      	uxtb	r3, r3
 8006c8a:	461a      	mov	r2, r3
 8006c8c:	79fb      	ldrb	r3, [r7, #7]
 8006c8e:	429a      	cmp	r2, r3
 8006c90:	d0a0      	beq.n	8006bd4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006c92:	2300      	movs	r3, #0
}
 8006c94:	4618      	mov	r0, r3
 8006c96:	3710      	adds	r7, #16
 8006c98:	46bd      	mov	sp, r7
 8006c9a:	bd80      	pop	{r7, pc}

08006c9c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006c9c:	b480      	push	{r7}
 8006c9e:	b097      	sub	sp, #92	@ 0x5c
 8006ca0:	af00      	add	r7, sp, #0
 8006ca2:	60f8      	str	r0, [r7, #12]
 8006ca4:	60b9      	str	r1, [r7, #8]
 8006ca6:	4613      	mov	r3, r2
 8006ca8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	68ba      	ldr	r2, [r7, #8]
 8006cae:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	88fa      	ldrh	r2, [r7, #6]
 8006cb4:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	88fa      	ldrh	r2, [r7, #6]
 8006cbc:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	2200      	movs	r2, #0
 8006cc4:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	689b      	ldr	r3, [r3, #8]
 8006cca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006cce:	d10e      	bne.n	8006cee <UART_Start_Receive_IT+0x52>
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	691b      	ldr	r3, [r3, #16]
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d105      	bne.n	8006ce4 <UART_Start_Receive_IT+0x48>
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8006cde:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006ce2:	e02d      	b.n	8006d40 <UART_Start_Receive_IT+0xa4>
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	22ff      	movs	r2, #255	@ 0xff
 8006ce8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006cec:	e028      	b.n	8006d40 <UART_Start_Receive_IT+0xa4>
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	689b      	ldr	r3, [r3, #8]
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d10d      	bne.n	8006d12 <UART_Start_Receive_IT+0x76>
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	691b      	ldr	r3, [r3, #16]
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d104      	bne.n	8006d08 <UART_Start_Receive_IT+0x6c>
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	22ff      	movs	r2, #255	@ 0xff
 8006d02:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006d06:	e01b      	b.n	8006d40 <UART_Start_Receive_IT+0xa4>
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	227f      	movs	r2, #127	@ 0x7f
 8006d0c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006d10:	e016      	b.n	8006d40 <UART_Start_Receive_IT+0xa4>
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	689b      	ldr	r3, [r3, #8]
 8006d16:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006d1a:	d10d      	bne.n	8006d38 <UART_Start_Receive_IT+0x9c>
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	691b      	ldr	r3, [r3, #16]
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d104      	bne.n	8006d2e <UART_Start_Receive_IT+0x92>
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	227f      	movs	r2, #127	@ 0x7f
 8006d28:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006d2c:	e008      	b.n	8006d40 <UART_Start_Receive_IT+0xa4>
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	223f      	movs	r2, #63	@ 0x3f
 8006d32:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006d36:	e003      	b.n	8006d40 <UART_Start_Receive_IT+0xa4>
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	2200      	movs	r2, #0
 8006d3c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	2200      	movs	r2, #0
 8006d44:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	2222      	movs	r2, #34	@ 0x22
 8006d4c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	3308      	adds	r3, #8
 8006d56:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d58:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006d5a:	e853 3f00 	ldrex	r3, [r3]
 8006d5e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006d60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d62:	f043 0301 	orr.w	r3, r3, #1
 8006d66:	657b      	str	r3, [r7, #84]	@ 0x54
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	3308      	adds	r3, #8
 8006d6e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006d70:	64ba      	str	r2, [r7, #72]	@ 0x48
 8006d72:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d74:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006d76:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006d78:	e841 2300 	strex	r3, r2, [r1]
 8006d7c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8006d7e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d1e5      	bne.n	8006d50 <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	689b      	ldr	r3, [r3, #8]
 8006d88:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006d8c:	d107      	bne.n	8006d9e <UART_Start_Receive_IT+0x102>
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	691b      	ldr	r3, [r3, #16]
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d103      	bne.n	8006d9e <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	4a21      	ldr	r2, [pc, #132]	@ (8006e20 <UART_Start_Receive_IT+0x184>)
 8006d9a:	669a      	str	r2, [r3, #104]	@ 0x68
 8006d9c:	e002      	b.n	8006da4 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	4a20      	ldr	r2, [pc, #128]	@ (8006e24 <UART_Start_Receive_IT+0x188>)
 8006da2:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	691b      	ldr	r3, [r3, #16]
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d019      	beq.n	8006de0 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006db2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006db4:	e853 3f00 	ldrex	r3, [r3]
 8006db8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006dba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dbc:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8006dc0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	461a      	mov	r2, r3
 8006dc8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006dca:	637b      	str	r3, [r7, #52]	@ 0x34
 8006dcc:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dce:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006dd0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006dd2:	e841 2300 	strex	r3, r2, [r1]
 8006dd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8006dd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d1e6      	bne.n	8006dac <UART_Start_Receive_IT+0x110>
 8006dde:	e018      	b.n	8006e12 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006de6:	697b      	ldr	r3, [r7, #20]
 8006de8:	e853 3f00 	ldrex	r3, [r3]
 8006dec:	613b      	str	r3, [r7, #16]
   return(result);
 8006dee:	693b      	ldr	r3, [r7, #16]
 8006df0:	f043 0320 	orr.w	r3, r3, #32
 8006df4:	653b      	str	r3, [r7, #80]	@ 0x50
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	461a      	mov	r2, r3
 8006dfc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006dfe:	623b      	str	r3, [r7, #32]
 8006e00:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e02:	69f9      	ldr	r1, [r7, #28]
 8006e04:	6a3a      	ldr	r2, [r7, #32]
 8006e06:	e841 2300 	strex	r3, r2, [r1]
 8006e0a:	61bb      	str	r3, [r7, #24]
   return(result);
 8006e0c:	69bb      	ldr	r3, [r7, #24]
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d1e6      	bne.n	8006de0 <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 8006e12:	2300      	movs	r3, #0
}
 8006e14:	4618      	mov	r0, r3
 8006e16:	375c      	adds	r7, #92	@ 0x5c
 8006e18:	46bd      	mov	sp, r7
 8006e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e1e:	4770      	bx	lr
 8006e20:	08007287 	.word	0x08007287
 8006e24:	080070df 	.word	0x080070df

08006e28 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006e28:	b480      	push	{r7}
 8006e2a:	b095      	sub	sp, #84	@ 0x54
 8006e2c:	af00      	add	r7, sp, #0
 8006e2e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e38:	e853 3f00 	ldrex	r3, [r3]
 8006e3c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006e3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e40:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006e44:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	461a      	mov	r2, r3
 8006e4c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006e4e:	643b      	str	r3, [r7, #64]	@ 0x40
 8006e50:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e52:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006e54:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006e56:	e841 2300 	strex	r3, r2, [r1]
 8006e5a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006e5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d1e6      	bne.n	8006e30 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	3308      	adds	r3, #8
 8006e68:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e6a:	6a3b      	ldr	r3, [r7, #32]
 8006e6c:	e853 3f00 	ldrex	r3, [r3]
 8006e70:	61fb      	str	r3, [r7, #28]
   return(result);
 8006e72:	69fb      	ldr	r3, [r7, #28]
 8006e74:	f023 0301 	bic.w	r3, r3, #1
 8006e78:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	3308      	adds	r3, #8
 8006e80:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006e82:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006e84:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e86:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006e88:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006e8a:	e841 2300 	strex	r3, r2, [r1]
 8006e8e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006e90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d1e5      	bne.n	8006e62 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006e9a:	2b01      	cmp	r3, #1
 8006e9c:	d118      	bne.n	8006ed0 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	e853 3f00 	ldrex	r3, [r3]
 8006eaa:	60bb      	str	r3, [r7, #8]
   return(result);
 8006eac:	68bb      	ldr	r3, [r7, #8]
 8006eae:	f023 0310 	bic.w	r3, r3, #16
 8006eb2:	647b      	str	r3, [r7, #68]	@ 0x44
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	461a      	mov	r2, r3
 8006eba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006ebc:	61bb      	str	r3, [r7, #24]
 8006ebe:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ec0:	6979      	ldr	r1, [r7, #20]
 8006ec2:	69ba      	ldr	r2, [r7, #24]
 8006ec4:	e841 2300 	strex	r3, r2, [r1]
 8006ec8:	613b      	str	r3, [r7, #16]
   return(result);
 8006eca:	693b      	ldr	r3, [r7, #16]
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d1e6      	bne.n	8006e9e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	2220      	movs	r2, #32
 8006ed4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	2200      	movs	r2, #0
 8006edc:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	2200      	movs	r2, #0
 8006ee2:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8006ee4:	bf00      	nop
 8006ee6:	3754      	adds	r7, #84	@ 0x54
 8006ee8:	46bd      	mov	sp, r7
 8006eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eee:	4770      	bx	lr

08006ef0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006ef0:	b580      	push	{r7, lr}
 8006ef2:	b084      	sub	sp, #16
 8006ef4:	af00      	add	r7, sp, #0
 8006ef6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006efc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	2200      	movs	r2, #0
 8006f02:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006f06:	68f8      	ldr	r0, [r7, #12]
 8006f08:	f7ff fae8 	bl	80064dc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006f0c:	bf00      	nop
 8006f0e:	3710      	adds	r7, #16
 8006f10:	46bd      	mov	sp, r7
 8006f12:	bd80      	pop	{r7, pc}

08006f14 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8006f14:	b480      	push	{r7}
 8006f16:	b08f      	sub	sp, #60	@ 0x3c
 8006f18:	af00      	add	r7, sp, #0
 8006f1a:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006f20:	2b21      	cmp	r3, #33	@ 0x21
 8006f22:	d14c      	bne.n	8006fbe <UART_TxISR_8BIT+0xaa>
  {
    if (huart->TxXferCount == 0U)
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006f2a:	b29b      	uxth	r3, r3
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d132      	bne.n	8006f96 <UART_TxISR_8BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f36:	6a3b      	ldr	r3, [r7, #32]
 8006f38:	e853 3f00 	ldrex	r3, [r3]
 8006f3c:	61fb      	str	r3, [r7, #28]
   return(result);
 8006f3e:	69fb      	ldr	r3, [r7, #28]
 8006f40:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006f44:	637b      	str	r3, [r7, #52]	@ 0x34
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	461a      	mov	r2, r3
 8006f4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006f50:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f52:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006f54:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006f56:	e841 2300 	strex	r3, r2, [r1]
 8006f5a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006f5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d1e6      	bne.n	8006f30 <UART_TxISR_8BIT+0x1c>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	e853 3f00 	ldrex	r3, [r3]
 8006f6e:	60bb      	str	r3, [r7, #8]
   return(result);
 8006f70:	68bb      	ldr	r3, [r7, #8]
 8006f72:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006f76:	633b      	str	r3, [r7, #48]	@ 0x30
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	461a      	mov	r2, r3
 8006f7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f80:	61bb      	str	r3, [r7, #24]
 8006f82:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f84:	6979      	ldr	r1, [r7, #20]
 8006f86:	69ba      	ldr	r2, [r7, #24]
 8006f88:	e841 2300 	strex	r3, r2, [r1]
 8006f8c:	613b      	str	r3, [r7, #16]
   return(result);
 8006f8e:	693b      	ldr	r3, [r7, #16]
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d1e6      	bne.n	8006f62 <UART_TxISR_8BIT+0x4e>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8006f94:	e013      	b.n	8006fbe <UART_TxISR_8BIT+0xaa>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006f9a:	781a      	ldrb	r2, [r3, #0]
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006fa6:	1c5a      	adds	r2, r3, #1
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	64da      	str	r2, [r3, #76]	@ 0x4c
      huart->TxXferCount--;
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006fb2:	b29b      	uxth	r3, r3
 8006fb4:	3b01      	subs	r3, #1
 8006fb6:	b29a      	uxth	r2, r3
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
}
 8006fbe:	bf00      	nop
 8006fc0:	373c      	adds	r7, #60	@ 0x3c
 8006fc2:	46bd      	mov	sp, r7
 8006fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc8:	4770      	bx	lr

08006fca <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8006fca:	b480      	push	{r7}
 8006fcc:	b091      	sub	sp, #68	@ 0x44
 8006fce:	af00      	add	r7, sp, #0
 8006fd0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006fd6:	2b21      	cmp	r3, #33	@ 0x21
 8006fd8:	d151      	bne.n	800707e <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006fe0:	b29b      	uxth	r3, r3
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d132      	bne.n	800704c <UART_TxISR_16BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fee:	e853 3f00 	ldrex	r3, [r3]
 8006ff2:	623b      	str	r3, [r7, #32]
   return(result);
 8006ff4:	6a3b      	ldr	r3, [r7, #32]
 8006ff6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006ffa:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	461a      	mov	r2, r3
 8007002:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007004:	633b      	str	r3, [r7, #48]	@ 0x30
 8007006:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007008:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800700a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800700c:	e841 2300 	strex	r3, r2, [r1]
 8007010:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007012:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007014:	2b00      	cmp	r3, #0
 8007016:	d1e6      	bne.n	8006fe6 <UART_TxISR_16BIT+0x1c>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800701e:	693b      	ldr	r3, [r7, #16]
 8007020:	e853 3f00 	ldrex	r3, [r3]
 8007024:	60fb      	str	r3, [r7, #12]
   return(result);
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800702c:	637b      	str	r3, [r7, #52]	@ 0x34
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	461a      	mov	r2, r3
 8007034:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007036:	61fb      	str	r3, [r7, #28]
 8007038:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800703a:	69b9      	ldr	r1, [r7, #24]
 800703c:	69fa      	ldr	r2, [r7, #28]
 800703e:	e841 2300 	strex	r3, r2, [r1]
 8007042:	617b      	str	r3, [r7, #20]
   return(result);
 8007044:	697b      	ldr	r3, [r7, #20]
 8007046:	2b00      	cmp	r3, #0
 8007048:	d1e6      	bne.n	8007018 <UART_TxISR_16BIT+0x4e>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 800704a:	e018      	b.n	800707e <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007050:	63fb      	str	r3, [r7, #60]	@ 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8007052:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007054:	881b      	ldrh	r3, [r3, #0]
 8007056:	461a      	mov	r2, r3
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007060:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007066:	1c9a      	adds	r2, r3, #2
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	64da      	str	r2, [r3, #76]	@ 0x4c
      huart->TxXferCount--;
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8007072:	b29b      	uxth	r3, r3
 8007074:	3b01      	subs	r3, #1
 8007076:	b29a      	uxth	r2, r3
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
}
 800707e:	bf00      	nop
 8007080:	3744      	adds	r7, #68	@ 0x44
 8007082:	46bd      	mov	sp, r7
 8007084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007088:	4770      	bx	lr

0800708a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800708a:	b580      	push	{r7, lr}
 800708c:	b088      	sub	sp, #32
 800708e:	af00      	add	r7, sp, #0
 8007090:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	e853 3f00 	ldrex	r3, [r3]
 800709e:	60bb      	str	r3, [r7, #8]
   return(result);
 80070a0:	68bb      	ldr	r3, [r7, #8]
 80070a2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80070a6:	61fb      	str	r3, [r7, #28]
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	461a      	mov	r2, r3
 80070ae:	69fb      	ldr	r3, [r7, #28]
 80070b0:	61bb      	str	r3, [r7, #24]
 80070b2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070b4:	6979      	ldr	r1, [r7, #20]
 80070b6:	69ba      	ldr	r2, [r7, #24]
 80070b8:	e841 2300 	strex	r3, r2, [r1]
 80070bc:	613b      	str	r3, [r7, #16]
   return(result);
 80070be:	693b      	ldr	r3, [r7, #16]
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d1e6      	bne.n	8007092 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	2220      	movs	r2, #32
 80070c8:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	2200      	movs	r2, #0
 80070ce:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80070d0:	6878      	ldr	r0, [r7, #4]
 80070d2:	f7ff f9f9 	bl	80064c8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80070d6:	bf00      	nop
 80070d8:	3720      	adds	r7, #32
 80070da:	46bd      	mov	sp, r7
 80070dc:	bd80      	pop	{r7, pc}

080070de <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80070de:	b580      	push	{r7, lr}
 80070e0:	b09c      	sub	sp, #112	@ 0x70
 80070e2:	af00      	add	r7, sp, #0
 80070e4:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80070ec:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80070f6:	2b22      	cmp	r3, #34	@ 0x22
 80070f8:	f040 80b9 	bne.w	800726e <UART_RxISR_8BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007102:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007106:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800710a:	b2d9      	uxtb	r1, r3
 800710c:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8007110:	b2da      	uxtb	r2, r3
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007116:	400a      	ands	r2, r1
 8007118:	b2d2      	uxtb	r2, r2
 800711a:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007120:	1c5a      	adds	r2, r3, #1
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800712c:	b29b      	uxth	r3, r3
 800712e:	3b01      	subs	r3, #1
 8007130:	b29a      	uxth	r2, r3
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800713e:	b29b      	uxth	r3, r3
 8007140:	2b00      	cmp	r3, #0
 8007142:	f040 809c 	bne.w	800727e <UART_RxISR_8BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800714c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800714e:	e853 3f00 	ldrex	r3, [r3]
 8007152:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007154:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007156:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800715a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	461a      	mov	r2, r3
 8007162:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007164:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007166:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007168:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800716a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800716c:	e841 2300 	strex	r3, r2, [r1]
 8007170:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007172:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007174:	2b00      	cmp	r3, #0
 8007176:	d1e6      	bne.n	8007146 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	3308      	adds	r3, #8
 800717e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007180:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007182:	e853 3f00 	ldrex	r3, [r3]
 8007186:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007188:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800718a:	f023 0301 	bic.w	r3, r3, #1
 800718e:	667b      	str	r3, [r7, #100]	@ 0x64
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	3308      	adds	r3, #8
 8007196:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007198:	647a      	str	r2, [r7, #68]	@ 0x44
 800719a:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800719c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800719e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80071a0:	e841 2300 	strex	r3, r2, [r1]
 80071a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80071a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d1e5      	bne.n	8007178 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	2220      	movs	r2, #32
 80071b0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	2200      	movs	r2, #0
 80071b8:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	2200      	movs	r2, #0
 80071be:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	685b      	ldr	r3, [r3, #4]
 80071c6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d018      	beq.n	8007200 <UART_RxISR_8BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071d6:	e853 3f00 	ldrex	r3, [r3]
 80071da:	623b      	str	r3, [r7, #32]
   return(result);
 80071dc:	6a3b      	ldr	r3, [r7, #32]
 80071de:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80071e2:	663b      	str	r3, [r7, #96]	@ 0x60
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	461a      	mov	r2, r3
 80071ea:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80071ec:	633b      	str	r3, [r7, #48]	@ 0x30
 80071ee:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071f0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80071f2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80071f4:	e841 2300 	strex	r3, r2, [r1]
 80071f8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80071fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d1e6      	bne.n	80071ce <UART_RxISR_8BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007204:	2b01      	cmp	r3, #1
 8007206:	d12e      	bne.n	8007266 <UART_RxISR_8BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	2200      	movs	r2, #0
 800720c:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007214:	693b      	ldr	r3, [r7, #16]
 8007216:	e853 3f00 	ldrex	r3, [r3]
 800721a:	60fb      	str	r3, [r7, #12]
   return(result);
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	f023 0310 	bic.w	r3, r3, #16
 8007222:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	461a      	mov	r2, r3
 800722a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800722c:	61fb      	str	r3, [r7, #28]
 800722e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007230:	69b9      	ldr	r1, [r7, #24]
 8007232:	69fa      	ldr	r2, [r7, #28]
 8007234:	e841 2300 	strex	r3, r2, [r1]
 8007238:	617b      	str	r3, [r7, #20]
   return(result);
 800723a:	697b      	ldr	r3, [r7, #20]
 800723c:	2b00      	cmp	r3, #0
 800723e:	d1e6      	bne.n	800720e <UART_RxISR_8BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	69db      	ldr	r3, [r3, #28]
 8007246:	f003 0310 	and.w	r3, r3, #16
 800724a:	2b10      	cmp	r3, #16
 800724c:	d103      	bne.n	8007256 <UART_RxISR_8BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	2210      	movs	r2, #16
 8007254:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800725c:	4619      	mov	r1, r3
 800725e:	6878      	ldr	r0, [r7, #4]
 8007260:	f7ff f946 	bl	80064f0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007264:	e00b      	b.n	800727e <UART_RxISR_8BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8007266:	6878      	ldr	r0, [r7, #4]
 8007268:	f7fa fac2 	bl	80017f0 <HAL_UART_RxCpltCallback>
}
 800726c:	e007      	b.n	800727e <UART_RxISR_8BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	699a      	ldr	r2, [r3, #24]
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	f042 0208 	orr.w	r2, r2, #8
 800727c:	619a      	str	r2, [r3, #24]
}
 800727e:	bf00      	nop
 8007280:	3770      	adds	r7, #112	@ 0x70
 8007282:	46bd      	mov	sp, r7
 8007284:	bd80      	pop	{r7, pc}

08007286 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8007286:	b580      	push	{r7, lr}
 8007288:	b09c      	sub	sp, #112	@ 0x70
 800728a:	af00      	add	r7, sp, #0
 800728c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007294:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800729e:	2b22      	cmp	r3, #34	@ 0x22
 80072a0:	f040 80b9 	bne.w	8007416 <UART_RxISR_16BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072aa:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80072b2:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 80072b4:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 80072b8:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80072bc:	4013      	ands	r3, r2
 80072be:	b29a      	uxth	r2, r3
 80072c0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80072c2:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80072c8:	1c9a      	adds	r2, r3, #2
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80072d4:	b29b      	uxth	r3, r3
 80072d6:	3b01      	subs	r3, #1
 80072d8:	b29a      	uxth	r2, r3
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80072e6:	b29b      	uxth	r3, r3
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	f040 809c 	bne.w	8007426 <UART_RxISR_16BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072f4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80072f6:	e853 3f00 	ldrex	r3, [r3]
 80072fa:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80072fc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80072fe:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007302:	667b      	str	r3, [r7, #100]	@ 0x64
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	461a      	mov	r2, r3
 800730a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800730c:	657b      	str	r3, [r7, #84]	@ 0x54
 800730e:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007310:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8007312:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007314:	e841 2300 	strex	r3, r2, [r1]
 8007318:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800731a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800731c:	2b00      	cmp	r3, #0
 800731e:	d1e6      	bne.n	80072ee <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	3308      	adds	r3, #8
 8007326:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007328:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800732a:	e853 3f00 	ldrex	r3, [r3]
 800732e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007330:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007332:	f023 0301 	bic.w	r3, r3, #1
 8007336:	663b      	str	r3, [r7, #96]	@ 0x60
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	3308      	adds	r3, #8
 800733e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007340:	643a      	str	r2, [r7, #64]	@ 0x40
 8007342:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007344:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007346:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007348:	e841 2300 	strex	r3, r2, [r1]
 800734c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800734e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007350:	2b00      	cmp	r3, #0
 8007352:	d1e5      	bne.n	8007320 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	2220      	movs	r2, #32
 8007358:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	2200      	movs	r2, #0
 8007360:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	2200      	movs	r2, #0
 8007366:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	685b      	ldr	r3, [r3, #4]
 800736e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007372:	2b00      	cmp	r3, #0
 8007374:	d018      	beq.n	80073a8 <UART_RxISR_16BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800737c:	6a3b      	ldr	r3, [r7, #32]
 800737e:	e853 3f00 	ldrex	r3, [r3]
 8007382:	61fb      	str	r3, [r7, #28]
   return(result);
 8007384:	69fb      	ldr	r3, [r7, #28]
 8007386:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800738a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	461a      	mov	r2, r3
 8007392:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007394:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007396:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007398:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800739a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800739c:	e841 2300 	strex	r3, r2, [r1]
 80073a0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80073a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d1e6      	bne.n	8007376 <UART_RxISR_16BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80073ac:	2b01      	cmp	r3, #1
 80073ae:	d12e      	bne.n	800740e <UART_RxISR_16BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	2200      	movs	r2, #0
 80073b4:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	e853 3f00 	ldrex	r3, [r3]
 80073c2:	60bb      	str	r3, [r7, #8]
   return(result);
 80073c4:	68bb      	ldr	r3, [r7, #8]
 80073c6:	f023 0310 	bic.w	r3, r3, #16
 80073ca:	65bb      	str	r3, [r7, #88]	@ 0x58
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	461a      	mov	r2, r3
 80073d2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80073d4:	61bb      	str	r3, [r7, #24]
 80073d6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073d8:	6979      	ldr	r1, [r7, #20]
 80073da:	69ba      	ldr	r2, [r7, #24]
 80073dc:	e841 2300 	strex	r3, r2, [r1]
 80073e0:	613b      	str	r3, [r7, #16]
   return(result);
 80073e2:	693b      	ldr	r3, [r7, #16]
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d1e6      	bne.n	80073b6 <UART_RxISR_16BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	69db      	ldr	r3, [r3, #28]
 80073ee:	f003 0310 	and.w	r3, r3, #16
 80073f2:	2b10      	cmp	r3, #16
 80073f4:	d103      	bne.n	80073fe <UART_RxISR_16BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	2210      	movs	r2, #16
 80073fc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8007404:	4619      	mov	r1, r3
 8007406:	6878      	ldr	r0, [r7, #4]
 8007408:	f7ff f872 	bl	80064f0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800740c:	e00b      	b.n	8007426 <UART_RxISR_16BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 800740e:	6878      	ldr	r0, [r7, #4]
 8007410:	f7fa f9ee 	bl	80017f0 <HAL_UART_RxCpltCallback>
}
 8007414:	e007      	b.n	8007426 <UART_RxISR_16BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	699a      	ldr	r2, [r3, #24]
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	f042 0208 	orr.w	r2, r2, #8
 8007424:	619a      	str	r2, [r3, #24]
}
 8007426:	bf00      	nop
 8007428:	3770      	adds	r7, #112	@ 0x70
 800742a:	46bd      	mov	sp, r7
 800742c:	bd80      	pop	{r7, pc}

0800742e <atoi>:
 800742e:	220a      	movs	r2, #10
 8007430:	2100      	movs	r1, #0
 8007432:	f000 b87d 	b.w	8007530 <strtol>
	...

08007438 <_strtol_l.isra.0>:
 8007438:	2b24      	cmp	r3, #36	@ 0x24
 800743a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800743e:	4686      	mov	lr, r0
 8007440:	4690      	mov	r8, r2
 8007442:	d801      	bhi.n	8007448 <_strtol_l.isra.0+0x10>
 8007444:	2b01      	cmp	r3, #1
 8007446:	d106      	bne.n	8007456 <_strtol_l.isra.0+0x1e>
 8007448:	f001 f890 	bl	800856c <__errno>
 800744c:	2316      	movs	r3, #22
 800744e:	6003      	str	r3, [r0, #0]
 8007450:	2000      	movs	r0, #0
 8007452:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007456:	4834      	ldr	r0, [pc, #208]	@ (8007528 <_strtol_l.isra.0+0xf0>)
 8007458:	460d      	mov	r5, r1
 800745a:	462a      	mov	r2, r5
 800745c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007460:	5d06      	ldrb	r6, [r0, r4]
 8007462:	f016 0608 	ands.w	r6, r6, #8
 8007466:	d1f8      	bne.n	800745a <_strtol_l.isra.0+0x22>
 8007468:	2c2d      	cmp	r4, #45	@ 0x2d
 800746a:	d110      	bne.n	800748e <_strtol_l.isra.0+0x56>
 800746c:	782c      	ldrb	r4, [r5, #0]
 800746e:	2601      	movs	r6, #1
 8007470:	1c95      	adds	r5, r2, #2
 8007472:	f033 0210 	bics.w	r2, r3, #16
 8007476:	d115      	bne.n	80074a4 <_strtol_l.isra.0+0x6c>
 8007478:	2c30      	cmp	r4, #48	@ 0x30
 800747a:	d10d      	bne.n	8007498 <_strtol_l.isra.0+0x60>
 800747c:	782a      	ldrb	r2, [r5, #0]
 800747e:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8007482:	2a58      	cmp	r2, #88	@ 0x58
 8007484:	d108      	bne.n	8007498 <_strtol_l.isra.0+0x60>
 8007486:	786c      	ldrb	r4, [r5, #1]
 8007488:	3502      	adds	r5, #2
 800748a:	2310      	movs	r3, #16
 800748c:	e00a      	b.n	80074a4 <_strtol_l.isra.0+0x6c>
 800748e:	2c2b      	cmp	r4, #43	@ 0x2b
 8007490:	bf04      	itt	eq
 8007492:	782c      	ldrbeq	r4, [r5, #0]
 8007494:	1c95      	addeq	r5, r2, #2
 8007496:	e7ec      	b.n	8007472 <_strtol_l.isra.0+0x3a>
 8007498:	2b00      	cmp	r3, #0
 800749a:	d1f6      	bne.n	800748a <_strtol_l.isra.0+0x52>
 800749c:	2c30      	cmp	r4, #48	@ 0x30
 800749e:	bf14      	ite	ne
 80074a0:	230a      	movne	r3, #10
 80074a2:	2308      	moveq	r3, #8
 80074a4:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80074a8:	f10c 3cff 	add.w	ip, ip, #4294967295
 80074ac:	2200      	movs	r2, #0
 80074ae:	fbbc f9f3 	udiv	r9, ip, r3
 80074b2:	4610      	mov	r0, r2
 80074b4:	fb03 ca19 	mls	sl, r3, r9, ip
 80074b8:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80074bc:	2f09      	cmp	r7, #9
 80074be:	d80f      	bhi.n	80074e0 <_strtol_l.isra.0+0xa8>
 80074c0:	463c      	mov	r4, r7
 80074c2:	42a3      	cmp	r3, r4
 80074c4:	dd1b      	ble.n	80074fe <_strtol_l.isra.0+0xc6>
 80074c6:	1c57      	adds	r7, r2, #1
 80074c8:	d007      	beq.n	80074da <_strtol_l.isra.0+0xa2>
 80074ca:	4581      	cmp	r9, r0
 80074cc:	d314      	bcc.n	80074f8 <_strtol_l.isra.0+0xc0>
 80074ce:	d101      	bne.n	80074d4 <_strtol_l.isra.0+0x9c>
 80074d0:	45a2      	cmp	sl, r4
 80074d2:	db11      	blt.n	80074f8 <_strtol_l.isra.0+0xc0>
 80074d4:	fb00 4003 	mla	r0, r0, r3, r4
 80074d8:	2201      	movs	r2, #1
 80074da:	f815 4b01 	ldrb.w	r4, [r5], #1
 80074de:	e7eb      	b.n	80074b8 <_strtol_l.isra.0+0x80>
 80074e0:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80074e4:	2f19      	cmp	r7, #25
 80074e6:	d801      	bhi.n	80074ec <_strtol_l.isra.0+0xb4>
 80074e8:	3c37      	subs	r4, #55	@ 0x37
 80074ea:	e7ea      	b.n	80074c2 <_strtol_l.isra.0+0x8a>
 80074ec:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80074f0:	2f19      	cmp	r7, #25
 80074f2:	d804      	bhi.n	80074fe <_strtol_l.isra.0+0xc6>
 80074f4:	3c57      	subs	r4, #87	@ 0x57
 80074f6:	e7e4      	b.n	80074c2 <_strtol_l.isra.0+0x8a>
 80074f8:	f04f 32ff 	mov.w	r2, #4294967295
 80074fc:	e7ed      	b.n	80074da <_strtol_l.isra.0+0xa2>
 80074fe:	1c53      	adds	r3, r2, #1
 8007500:	d108      	bne.n	8007514 <_strtol_l.isra.0+0xdc>
 8007502:	2322      	movs	r3, #34	@ 0x22
 8007504:	f8ce 3000 	str.w	r3, [lr]
 8007508:	4660      	mov	r0, ip
 800750a:	f1b8 0f00 	cmp.w	r8, #0
 800750e:	d0a0      	beq.n	8007452 <_strtol_l.isra.0+0x1a>
 8007510:	1e69      	subs	r1, r5, #1
 8007512:	e006      	b.n	8007522 <_strtol_l.isra.0+0xea>
 8007514:	b106      	cbz	r6, 8007518 <_strtol_l.isra.0+0xe0>
 8007516:	4240      	negs	r0, r0
 8007518:	f1b8 0f00 	cmp.w	r8, #0
 800751c:	d099      	beq.n	8007452 <_strtol_l.isra.0+0x1a>
 800751e:	2a00      	cmp	r2, #0
 8007520:	d1f6      	bne.n	8007510 <_strtol_l.isra.0+0xd8>
 8007522:	f8c8 1000 	str.w	r1, [r8]
 8007526:	e794      	b.n	8007452 <_strtol_l.isra.0+0x1a>
 8007528:	0800bbcd 	.word	0x0800bbcd

0800752c <_strtol_r>:
 800752c:	f7ff bf84 	b.w	8007438 <_strtol_l.isra.0>

08007530 <strtol>:
 8007530:	4613      	mov	r3, r2
 8007532:	460a      	mov	r2, r1
 8007534:	4601      	mov	r1, r0
 8007536:	4802      	ldr	r0, [pc, #8]	@ (8007540 <strtol+0x10>)
 8007538:	6800      	ldr	r0, [r0, #0]
 800753a:	f7ff bf7d 	b.w	8007438 <_strtol_l.isra.0>
 800753e:	bf00      	nop
 8007540:	2000004c 	.word	0x2000004c

08007544 <__cvt>:
 8007544:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007548:	ec57 6b10 	vmov	r6, r7, d0
 800754c:	2f00      	cmp	r7, #0
 800754e:	460c      	mov	r4, r1
 8007550:	4619      	mov	r1, r3
 8007552:	463b      	mov	r3, r7
 8007554:	bfbb      	ittet	lt
 8007556:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800755a:	461f      	movlt	r7, r3
 800755c:	2300      	movge	r3, #0
 800755e:	232d      	movlt	r3, #45	@ 0x2d
 8007560:	700b      	strb	r3, [r1, #0]
 8007562:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007564:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8007568:	4691      	mov	r9, r2
 800756a:	f023 0820 	bic.w	r8, r3, #32
 800756e:	bfbc      	itt	lt
 8007570:	4632      	movlt	r2, r6
 8007572:	4616      	movlt	r6, r2
 8007574:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007578:	d005      	beq.n	8007586 <__cvt+0x42>
 800757a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800757e:	d100      	bne.n	8007582 <__cvt+0x3e>
 8007580:	3401      	adds	r4, #1
 8007582:	2102      	movs	r1, #2
 8007584:	e000      	b.n	8007588 <__cvt+0x44>
 8007586:	2103      	movs	r1, #3
 8007588:	ab03      	add	r3, sp, #12
 800758a:	9301      	str	r3, [sp, #4]
 800758c:	ab02      	add	r3, sp, #8
 800758e:	9300      	str	r3, [sp, #0]
 8007590:	ec47 6b10 	vmov	d0, r6, r7
 8007594:	4653      	mov	r3, sl
 8007596:	4622      	mov	r2, r4
 8007598:	f001 f8a6 	bl	80086e8 <_dtoa_r>
 800759c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80075a0:	4605      	mov	r5, r0
 80075a2:	d119      	bne.n	80075d8 <__cvt+0x94>
 80075a4:	f019 0f01 	tst.w	r9, #1
 80075a8:	d00e      	beq.n	80075c8 <__cvt+0x84>
 80075aa:	eb00 0904 	add.w	r9, r0, r4
 80075ae:	2200      	movs	r2, #0
 80075b0:	2300      	movs	r3, #0
 80075b2:	4630      	mov	r0, r6
 80075b4:	4639      	mov	r1, r7
 80075b6:	f7f9 faa7 	bl	8000b08 <__aeabi_dcmpeq>
 80075ba:	b108      	cbz	r0, 80075c0 <__cvt+0x7c>
 80075bc:	f8cd 900c 	str.w	r9, [sp, #12]
 80075c0:	2230      	movs	r2, #48	@ 0x30
 80075c2:	9b03      	ldr	r3, [sp, #12]
 80075c4:	454b      	cmp	r3, r9
 80075c6:	d31e      	bcc.n	8007606 <__cvt+0xc2>
 80075c8:	9b03      	ldr	r3, [sp, #12]
 80075ca:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80075cc:	1b5b      	subs	r3, r3, r5
 80075ce:	4628      	mov	r0, r5
 80075d0:	6013      	str	r3, [r2, #0]
 80075d2:	b004      	add	sp, #16
 80075d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80075d8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80075dc:	eb00 0904 	add.w	r9, r0, r4
 80075e0:	d1e5      	bne.n	80075ae <__cvt+0x6a>
 80075e2:	7803      	ldrb	r3, [r0, #0]
 80075e4:	2b30      	cmp	r3, #48	@ 0x30
 80075e6:	d10a      	bne.n	80075fe <__cvt+0xba>
 80075e8:	2200      	movs	r2, #0
 80075ea:	2300      	movs	r3, #0
 80075ec:	4630      	mov	r0, r6
 80075ee:	4639      	mov	r1, r7
 80075f0:	f7f9 fa8a 	bl	8000b08 <__aeabi_dcmpeq>
 80075f4:	b918      	cbnz	r0, 80075fe <__cvt+0xba>
 80075f6:	f1c4 0401 	rsb	r4, r4, #1
 80075fa:	f8ca 4000 	str.w	r4, [sl]
 80075fe:	f8da 3000 	ldr.w	r3, [sl]
 8007602:	4499      	add	r9, r3
 8007604:	e7d3      	b.n	80075ae <__cvt+0x6a>
 8007606:	1c59      	adds	r1, r3, #1
 8007608:	9103      	str	r1, [sp, #12]
 800760a:	701a      	strb	r2, [r3, #0]
 800760c:	e7d9      	b.n	80075c2 <__cvt+0x7e>

0800760e <__exponent>:
 800760e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007610:	2900      	cmp	r1, #0
 8007612:	bfba      	itte	lt
 8007614:	4249      	neglt	r1, r1
 8007616:	232d      	movlt	r3, #45	@ 0x2d
 8007618:	232b      	movge	r3, #43	@ 0x2b
 800761a:	2909      	cmp	r1, #9
 800761c:	7002      	strb	r2, [r0, #0]
 800761e:	7043      	strb	r3, [r0, #1]
 8007620:	dd29      	ble.n	8007676 <__exponent+0x68>
 8007622:	f10d 0307 	add.w	r3, sp, #7
 8007626:	461d      	mov	r5, r3
 8007628:	270a      	movs	r7, #10
 800762a:	461a      	mov	r2, r3
 800762c:	fbb1 f6f7 	udiv	r6, r1, r7
 8007630:	fb07 1416 	mls	r4, r7, r6, r1
 8007634:	3430      	adds	r4, #48	@ 0x30
 8007636:	f802 4c01 	strb.w	r4, [r2, #-1]
 800763a:	460c      	mov	r4, r1
 800763c:	2c63      	cmp	r4, #99	@ 0x63
 800763e:	f103 33ff 	add.w	r3, r3, #4294967295
 8007642:	4631      	mov	r1, r6
 8007644:	dcf1      	bgt.n	800762a <__exponent+0x1c>
 8007646:	3130      	adds	r1, #48	@ 0x30
 8007648:	1e94      	subs	r4, r2, #2
 800764a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800764e:	1c41      	adds	r1, r0, #1
 8007650:	4623      	mov	r3, r4
 8007652:	42ab      	cmp	r3, r5
 8007654:	d30a      	bcc.n	800766c <__exponent+0x5e>
 8007656:	f10d 0309 	add.w	r3, sp, #9
 800765a:	1a9b      	subs	r3, r3, r2
 800765c:	42ac      	cmp	r4, r5
 800765e:	bf88      	it	hi
 8007660:	2300      	movhi	r3, #0
 8007662:	3302      	adds	r3, #2
 8007664:	4403      	add	r3, r0
 8007666:	1a18      	subs	r0, r3, r0
 8007668:	b003      	add	sp, #12
 800766a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800766c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007670:	f801 6f01 	strb.w	r6, [r1, #1]!
 8007674:	e7ed      	b.n	8007652 <__exponent+0x44>
 8007676:	2330      	movs	r3, #48	@ 0x30
 8007678:	3130      	adds	r1, #48	@ 0x30
 800767a:	7083      	strb	r3, [r0, #2]
 800767c:	70c1      	strb	r1, [r0, #3]
 800767e:	1d03      	adds	r3, r0, #4
 8007680:	e7f1      	b.n	8007666 <__exponent+0x58>
	...

08007684 <_printf_float>:
 8007684:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007688:	b08d      	sub	sp, #52	@ 0x34
 800768a:	460c      	mov	r4, r1
 800768c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8007690:	4616      	mov	r6, r2
 8007692:	461f      	mov	r7, r3
 8007694:	4605      	mov	r5, r0
 8007696:	f000 ff1f 	bl	80084d8 <_localeconv_r>
 800769a:	6803      	ldr	r3, [r0, #0]
 800769c:	9304      	str	r3, [sp, #16]
 800769e:	4618      	mov	r0, r3
 80076a0:	f7f8 fe06 	bl	80002b0 <strlen>
 80076a4:	2300      	movs	r3, #0
 80076a6:	930a      	str	r3, [sp, #40]	@ 0x28
 80076a8:	f8d8 3000 	ldr.w	r3, [r8]
 80076ac:	9005      	str	r0, [sp, #20]
 80076ae:	3307      	adds	r3, #7
 80076b0:	f023 0307 	bic.w	r3, r3, #7
 80076b4:	f103 0208 	add.w	r2, r3, #8
 80076b8:	f894 a018 	ldrb.w	sl, [r4, #24]
 80076bc:	f8d4 b000 	ldr.w	fp, [r4]
 80076c0:	f8c8 2000 	str.w	r2, [r8]
 80076c4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80076c8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80076cc:	9307      	str	r3, [sp, #28]
 80076ce:	f8cd 8018 	str.w	r8, [sp, #24]
 80076d2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80076d6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80076da:	4b9c      	ldr	r3, [pc, #624]	@ (800794c <_printf_float+0x2c8>)
 80076dc:	f04f 32ff 	mov.w	r2, #4294967295
 80076e0:	f7f9 fa44 	bl	8000b6c <__aeabi_dcmpun>
 80076e4:	bb70      	cbnz	r0, 8007744 <_printf_float+0xc0>
 80076e6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80076ea:	4b98      	ldr	r3, [pc, #608]	@ (800794c <_printf_float+0x2c8>)
 80076ec:	f04f 32ff 	mov.w	r2, #4294967295
 80076f0:	f7f9 fa1e 	bl	8000b30 <__aeabi_dcmple>
 80076f4:	bb30      	cbnz	r0, 8007744 <_printf_float+0xc0>
 80076f6:	2200      	movs	r2, #0
 80076f8:	2300      	movs	r3, #0
 80076fa:	4640      	mov	r0, r8
 80076fc:	4649      	mov	r1, r9
 80076fe:	f7f9 fa0d 	bl	8000b1c <__aeabi_dcmplt>
 8007702:	b110      	cbz	r0, 800770a <_printf_float+0x86>
 8007704:	232d      	movs	r3, #45	@ 0x2d
 8007706:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800770a:	4a91      	ldr	r2, [pc, #580]	@ (8007950 <_printf_float+0x2cc>)
 800770c:	4b91      	ldr	r3, [pc, #580]	@ (8007954 <_printf_float+0x2d0>)
 800770e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8007712:	bf8c      	ite	hi
 8007714:	4690      	movhi	r8, r2
 8007716:	4698      	movls	r8, r3
 8007718:	2303      	movs	r3, #3
 800771a:	6123      	str	r3, [r4, #16]
 800771c:	f02b 0304 	bic.w	r3, fp, #4
 8007720:	6023      	str	r3, [r4, #0]
 8007722:	f04f 0900 	mov.w	r9, #0
 8007726:	9700      	str	r7, [sp, #0]
 8007728:	4633      	mov	r3, r6
 800772a:	aa0b      	add	r2, sp, #44	@ 0x2c
 800772c:	4621      	mov	r1, r4
 800772e:	4628      	mov	r0, r5
 8007730:	f000 f9d2 	bl	8007ad8 <_printf_common>
 8007734:	3001      	adds	r0, #1
 8007736:	f040 808d 	bne.w	8007854 <_printf_float+0x1d0>
 800773a:	f04f 30ff 	mov.w	r0, #4294967295
 800773e:	b00d      	add	sp, #52	@ 0x34
 8007740:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007744:	4642      	mov	r2, r8
 8007746:	464b      	mov	r3, r9
 8007748:	4640      	mov	r0, r8
 800774a:	4649      	mov	r1, r9
 800774c:	f7f9 fa0e 	bl	8000b6c <__aeabi_dcmpun>
 8007750:	b140      	cbz	r0, 8007764 <_printf_float+0xe0>
 8007752:	464b      	mov	r3, r9
 8007754:	2b00      	cmp	r3, #0
 8007756:	bfbc      	itt	lt
 8007758:	232d      	movlt	r3, #45	@ 0x2d
 800775a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800775e:	4a7e      	ldr	r2, [pc, #504]	@ (8007958 <_printf_float+0x2d4>)
 8007760:	4b7e      	ldr	r3, [pc, #504]	@ (800795c <_printf_float+0x2d8>)
 8007762:	e7d4      	b.n	800770e <_printf_float+0x8a>
 8007764:	6863      	ldr	r3, [r4, #4]
 8007766:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800776a:	9206      	str	r2, [sp, #24]
 800776c:	1c5a      	adds	r2, r3, #1
 800776e:	d13b      	bne.n	80077e8 <_printf_float+0x164>
 8007770:	2306      	movs	r3, #6
 8007772:	6063      	str	r3, [r4, #4]
 8007774:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8007778:	2300      	movs	r3, #0
 800777a:	6022      	str	r2, [r4, #0]
 800777c:	9303      	str	r3, [sp, #12]
 800777e:	ab0a      	add	r3, sp, #40	@ 0x28
 8007780:	e9cd a301 	strd	sl, r3, [sp, #4]
 8007784:	ab09      	add	r3, sp, #36	@ 0x24
 8007786:	9300      	str	r3, [sp, #0]
 8007788:	6861      	ldr	r1, [r4, #4]
 800778a:	ec49 8b10 	vmov	d0, r8, r9
 800778e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8007792:	4628      	mov	r0, r5
 8007794:	f7ff fed6 	bl	8007544 <__cvt>
 8007798:	9b06      	ldr	r3, [sp, #24]
 800779a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800779c:	2b47      	cmp	r3, #71	@ 0x47
 800779e:	4680      	mov	r8, r0
 80077a0:	d129      	bne.n	80077f6 <_printf_float+0x172>
 80077a2:	1cc8      	adds	r0, r1, #3
 80077a4:	db02      	blt.n	80077ac <_printf_float+0x128>
 80077a6:	6863      	ldr	r3, [r4, #4]
 80077a8:	4299      	cmp	r1, r3
 80077aa:	dd41      	ble.n	8007830 <_printf_float+0x1ac>
 80077ac:	f1aa 0a02 	sub.w	sl, sl, #2
 80077b0:	fa5f fa8a 	uxtb.w	sl, sl
 80077b4:	3901      	subs	r1, #1
 80077b6:	4652      	mov	r2, sl
 80077b8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80077bc:	9109      	str	r1, [sp, #36]	@ 0x24
 80077be:	f7ff ff26 	bl	800760e <__exponent>
 80077c2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80077c4:	1813      	adds	r3, r2, r0
 80077c6:	2a01      	cmp	r2, #1
 80077c8:	4681      	mov	r9, r0
 80077ca:	6123      	str	r3, [r4, #16]
 80077cc:	dc02      	bgt.n	80077d4 <_printf_float+0x150>
 80077ce:	6822      	ldr	r2, [r4, #0]
 80077d0:	07d2      	lsls	r2, r2, #31
 80077d2:	d501      	bpl.n	80077d8 <_printf_float+0x154>
 80077d4:	3301      	adds	r3, #1
 80077d6:	6123      	str	r3, [r4, #16]
 80077d8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d0a2      	beq.n	8007726 <_printf_float+0xa2>
 80077e0:	232d      	movs	r3, #45	@ 0x2d
 80077e2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80077e6:	e79e      	b.n	8007726 <_printf_float+0xa2>
 80077e8:	9a06      	ldr	r2, [sp, #24]
 80077ea:	2a47      	cmp	r2, #71	@ 0x47
 80077ec:	d1c2      	bne.n	8007774 <_printf_float+0xf0>
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d1c0      	bne.n	8007774 <_printf_float+0xf0>
 80077f2:	2301      	movs	r3, #1
 80077f4:	e7bd      	b.n	8007772 <_printf_float+0xee>
 80077f6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80077fa:	d9db      	bls.n	80077b4 <_printf_float+0x130>
 80077fc:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8007800:	d118      	bne.n	8007834 <_printf_float+0x1b0>
 8007802:	2900      	cmp	r1, #0
 8007804:	6863      	ldr	r3, [r4, #4]
 8007806:	dd0b      	ble.n	8007820 <_printf_float+0x19c>
 8007808:	6121      	str	r1, [r4, #16]
 800780a:	b913      	cbnz	r3, 8007812 <_printf_float+0x18e>
 800780c:	6822      	ldr	r2, [r4, #0]
 800780e:	07d0      	lsls	r0, r2, #31
 8007810:	d502      	bpl.n	8007818 <_printf_float+0x194>
 8007812:	3301      	adds	r3, #1
 8007814:	440b      	add	r3, r1
 8007816:	6123      	str	r3, [r4, #16]
 8007818:	65a1      	str	r1, [r4, #88]	@ 0x58
 800781a:	f04f 0900 	mov.w	r9, #0
 800781e:	e7db      	b.n	80077d8 <_printf_float+0x154>
 8007820:	b913      	cbnz	r3, 8007828 <_printf_float+0x1a4>
 8007822:	6822      	ldr	r2, [r4, #0]
 8007824:	07d2      	lsls	r2, r2, #31
 8007826:	d501      	bpl.n	800782c <_printf_float+0x1a8>
 8007828:	3302      	adds	r3, #2
 800782a:	e7f4      	b.n	8007816 <_printf_float+0x192>
 800782c:	2301      	movs	r3, #1
 800782e:	e7f2      	b.n	8007816 <_printf_float+0x192>
 8007830:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8007834:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007836:	4299      	cmp	r1, r3
 8007838:	db05      	blt.n	8007846 <_printf_float+0x1c2>
 800783a:	6823      	ldr	r3, [r4, #0]
 800783c:	6121      	str	r1, [r4, #16]
 800783e:	07d8      	lsls	r0, r3, #31
 8007840:	d5ea      	bpl.n	8007818 <_printf_float+0x194>
 8007842:	1c4b      	adds	r3, r1, #1
 8007844:	e7e7      	b.n	8007816 <_printf_float+0x192>
 8007846:	2900      	cmp	r1, #0
 8007848:	bfd4      	ite	le
 800784a:	f1c1 0202 	rsble	r2, r1, #2
 800784e:	2201      	movgt	r2, #1
 8007850:	4413      	add	r3, r2
 8007852:	e7e0      	b.n	8007816 <_printf_float+0x192>
 8007854:	6823      	ldr	r3, [r4, #0]
 8007856:	055a      	lsls	r2, r3, #21
 8007858:	d407      	bmi.n	800786a <_printf_float+0x1e6>
 800785a:	6923      	ldr	r3, [r4, #16]
 800785c:	4642      	mov	r2, r8
 800785e:	4631      	mov	r1, r6
 8007860:	4628      	mov	r0, r5
 8007862:	47b8      	blx	r7
 8007864:	3001      	adds	r0, #1
 8007866:	d12b      	bne.n	80078c0 <_printf_float+0x23c>
 8007868:	e767      	b.n	800773a <_printf_float+0xb6>
 800786a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800786e:	f240 80dd 	bls.w	8007a2c <_printf_float+0x3a8>
 8007872:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007876:	2200      	movs	r2, #0
 8007878:	2300      	movs	r3, #0
 800787a:	f7f9 f945 	bl	8000b08 <__aeabi_dcmpeq>
 800787e:	2800      	cmp	r0, #0
 8007880:	d033      	beq.n	80078ea <_printf_float+0x266>
 8007882:	4a37      	ldr	r2, [pc, #220]	@ (8007960 <_printf_float+0x2dc>)
 8007884:	2301      	movs	r3, #1
 8007886:	4631      	mov	r1, r6
 8007888:	4628      	mov	r0, r5
 800788a:	47b8      	blx	r7
 800788c:	3001      	adds	r0, #1
 800788e:	f43f af54 	beq.w	800773a <_printf_float+0xb6>
 8007892:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8007896:	4543      	cmp	r3, r8
 8007898:	db02      	blt.n	80078a0 <_printf_float+0x21c>
 800789a:	6823      	ldr	r3, [r4, #0]
 800789c:	07d8      	lsls	r0, r3, #31
 800789e:	d50f      	bpl.n	80078c0 <_printf_float+0x23c>
 80078a0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80078a4:	4631      	mov	r1, r6
 80078a6:	4628      	mov	r0, r5
 80078a8:	47b8      	blx	r7
 80078aa:	3001      	adds	r0, #1
 80078ac:	f43f af45 	beq.w	800773a <_printf_float+0xb6>
 80078b0:	f04f 0900 	mov.w	r9, #0
 80078b4:	f108 38ff 	add.w	r8, r8, #4294967295
 80078b8:	f104 0a1a 	add.w	sl, r4, #26
 80078bc:	45c8      	cmp	r8, r9
 80078be:	dc09      	bgt.n	80078d4 <_printf_float+0x250>
 80078c0:	6823      	ldr	r3, [r4, #0]
 80078c2:	079b      	lsls	r3, r3, #30
 80078c4:	f100 8103 	bmi.w	8007ace <_printf_float+0x44a>
 80078c8:	68e0      	ldr	r0, [r4, #12]
 80078ca:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80078cc:	4298      	cmp	r0, r3
 80078ce:	bfb8      	it	lt
 80078d0:	4618      	movlt	r0, r3
 80078d2:	e734      	b.n	800773e <_printf_float+0xba>
 80078d4:	2301      	movs	r3, #1
 80078d6:	4652      	mov	r2, sl
 80078d8:	4631      	mov	r1, r6
 80078da:	4628      	mov	r0, r5
 80078dc:	47b8      	blx	r7
 80078de:	3001      	adds	r0, #1
 80078e0:	f43f af2b 	beq.w	800773a <_printf_float+0xb6>
 80078e4:	f109 0901 	add.w	r9, r9, #1
 80078e8:	e7e8      	b.n	80078bc <_printf_float+0x238>
 80078ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	dc39      	bgt.n	8007964 <_printf_float+0x2e0>
 80078f0:	4a1b      	ldr	r2, [pc, #108]	@ (8007960 <_printf_float+0x2dc>)
 80078f2:	2301      	movs	r3, #1
 80078f4:	4631      	mov	r1, r6
 80078f6:	4628      	mov	r0, r5
 80078f8:	47b8      	blx	r7
 80078fa:	3001      	adds	r0, #1
 80078fc:	f43f af1d 	beq.w	800773a <_printf_float+0xb6>
 8007900:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8007904:	ea59 0303 	orrs.w	r3, r9, r3
 8007908:	d102      	bne.n	8007910 <_printf_float+0x28c>
 800790a:	6823      	ldr	r3, [r4, #0]
 800790c:	07d9      	lsls	r1, r3, #31
 800790e:	d5d7      	bpl.n	80078c0 <_printf_float+0x23c>
 8007910:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007914:	4631      	mov	r1, r6
 8007916:	4628      	mov	r0, r5
 8007918:	47b8      	blx	r7
 800791a:	3001      	adds	r0, #1
 800791c:	f43f af0d 	beq.w	800773a <_printf_float+0xb6>
 8007920:	f04f 0a00 	mov.w	sl, #0
 8007924:	f104 0b1a 	add.w	fp, r4, #26
 8007928:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800792a:	425b      	negs	r3, r3
 800792c:	4553      	cmp	r3, sl
 800792e:	dc01      	bgt.n	8007934 <_printf_float+0x2b0>
 8007930:	464b      	mov	r3, r9
 8007932:	e793      	b.n	800785c <_printf_float+0x1d8>
 8007934:	2301      	movs	r3, #1
 8007936:	465a      	mov	r2, fp
 8007938:	4631      	mov	r1, r6
 800793a:	4628      	mov	r0, r5
 800793c:	47b8      	blx	r7
 800793e:	3001      	adds	r0, #1
 8007940:	f43f aefb 	beq.w	800773a <_printf_float+0xb6>
 8007944:	f10a 0a01 	add.w	sl, sl, #1
 8007948:	e7ee      	b.n	8007928 <_printf_float+0x2a4>
 800794a:	bf00      	nop
 800794c:	7fefffff 	.word	0x7fefffff
 8007950:	0800bcd1 	.word	0x0800bcd1
 8007954:	0800bccd 	.word	0x0800bccd
 8007958:	0800bcd9 	.word	0x0800bcd9
 800795c:	0800bcd5 	.word	0x0800bcd5
 8007960:	0800bcdd 	.word	0x0800bcdd
 8007964:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007966:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800796a:	4553      	cmp	r3, sl
 800796c:	bfa8      	it	ge
 800796e:	4653      	movge	r3, sl
 8007970:	2b00      	cmp	r3, #0
 8007972:	4699      	mov	r9, r3
 8007974:	dc36      	bgt.n	80079e4 <_printf_float+0x360>
 8007976:	f04f 0b00 	mov.w	fp, #0
 800797a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800797e:	f104 021a 	add.w	r2, r4, #26
 8007982:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007984:	9306      	str	r3, [sp, #24]
 8007986:	eba3 0309 	sub.w	r3, r3, r9
 800798a:	455b      	cmp	r3, fp
 800798c:	dc31      	bgt.n	80079f2 <_printf_float+0x36e>
 800798e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007990:	459a      	cmp	sl, r3
 8007992:	dc3a      	bgt.n	8007a0a <_printf_float+0x386>
 8007994:	6823      	ldr	r3, [r4, #0]
 8007996:	07da      	lsls	r2, r3, #31
 8007998:	d437      	bmi.n	8007a0a <_printf_float+0x386>
 800799a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800799c:	ebaa 0903 	sub.w	r9, sl, r3
 80079a0:	9b06      	ldr	r3, [sp, #24]
 80079a2:	ebaa 0303 	sub.w	r3, sl, r3
 80079a6:	4599      	cmp	r9, r3
 80079a8:	bfa8      	it	ge
 80079aa:	4699      	movge	r9, r3
 80079ac:	f1b9 0f00 	cmp.w	r9, #0
 80079b0:	dc33      	bgt.n	8007a1a <_printf_float+0x396>
 80079b2:	f04f 0800 	mov.w	r8, #0
 80079b6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80079ba:	f104 0b1a 	add.w	fp, r4, #26
 80079be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80079c0:	ebaa 0303 	sub.w	r3, sl, r3
 80079c4:	eba3 0309 	sub.w	r3, r3, r9
 80079c8:	4543      	cmp	r3, r8
 80079ca:	f77f af79 	ble.w	80078c0 <_printf_float+0x23c>
 80079ce:	2301      	movs	r3, #1
 80079d0:	465a      	mov	r2, fp
 80079d2:	4631      	mov	r1, r6
 80079d4:	4628      	mov	r0, r5
 80079d6:	47b8      	blx	r7
 80079d8:	3001      	adds	r0, #1
 80079da:	f43f aeae 	beq.w	800773a <_printf_float+0xb6>
 80079de:	f108 0801 	add.w	r8, r8, #1
 80079e2:	e7ec      	b.n	80079be <_printf_float+0x33a>
 80079e4:	4642      	mov	r2, r8
 80079e6:	4631      	mov	r1, r6
 80079e8:	4628      	mov	r0, r5
 80079ea:	47b8      	blx	r7
 80079ec:	3001      	adds	r0, #1
 80079ee:	d1c2      	bne.n	8007976 <_printf_float+0x2f2>
 80079f0:	e6a3      	b.n	800773a <_printf_float+0xb6>
 80079f2:	2301      	movs	r3, #1
 80079f4:	4631      	mov	r1, r6
 80079f6:	4628      	mov	r0, r5
 80079f8:	9206      	str	r2, [sp, #24]
 80079fa:	47b8      	blx	r7
 80079fc:	3001      	adds	r0, #1
 80079fe:	f43f ae9c 	beq.w	800773a <_printf_float+0xb6>
 8007a02:	9a06      	ldr	r2, [sp, #24]
 8007a04:	f10b 0b01 	add.w	fp, fp, #1
 8007a08:	e7bb      	b.n	8007982 <_printf_float+0x2fe>
 8007a0a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007a0e:	4631      	mov	r1, r6
 8007a10:	4628      	mov	r0, r5
 8007a12:	47b8      	blx	r7
 8007a14:	3001      	adds	r0, #1
 8007a16:	d1c0      	bne.n	800799a <_printf_float+0x316>
 8007a18:	e68f      	b.n	800773a <_printf_float+0xb6>
 8007a1a:	9a06      	ldr	r2, [sp, #24]
 8007a1c:	464b      	mov	r3, r9
 8007a1e:	4442      	add	r2, r8
 8007a20:	4631      	mov	r1, r6
 8007a22:	4628      	mov	r0, r5
 8007a24:	47b8      	blx	r7
 8007a26:	3001      	adds	r0, #1
 8007a28:	d1c3      	bne.n	80079b2 <_printf_float+0x32e>
 8007a2a:	e686      	b.n	800773a <_printf_float+0xb6>
 8007a2c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007a30:	f1ba 0f01 	cmp.w	sl, #1
 8007a34:	dc01      	bgt.n	8007a3a <_printf_float+0x3b6>
 8007a36:	07db      	lsls	r3, r3, #31
 8007a38:	d536      	bpl.n	8007aa8 <_printf_float+0x424>
 8007a3a:	2301      	movs	r3, #1
 8007a3c:	4642      	mov	r2, r8
 8007a3e:	4631      	mov	r1, r6
 8007a40:	4628      	mov	r0, r5
 8007a42:	47b8      	blx	r7
 8007a44:	3001      	adds	r0, #1
 8007a46:	f43f ae78 	beq.w	800773a <_printf_float+0xb6>
 8007a4a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007a4e:	4631      	mov	r1, r6
 8007a50:	4628      	mov	r0, r5
 8007a52:	47b8      	blx	r7
 8007a54:	3001      	adds	r0, #1
 8007a56:	f43f ae70 	beq.w	800773a <_printf_float+0xb6>
 8007a5a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007a5e:	2200      	movs	r2, #0
 8007a60:	2300      	movs	r3, #0
 8007a62:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007a66:	f7f9 f84f 	bl	8000b08 <__aeabi_dcmpeq>
 8007a6a:	b9c0      	cbnz	r0, 8007a9e <_printf_float+0x41a>
 8007a6c:	4653      	mov	r3, sl
 8007a6e:	f108 0201 	add.w	r2, r8, #1
 8007a72:	4631      	mov	r1, r6
 8007a74:	4628      	mov	r0, r5
 8007a76:	47b8      	blx	r7
 8007a78:	3001      	adds	r0, #1
 8007a7a:	d10c      	bne.n	8007a96 <_printf_float+0x412>
 8007a7c:	e65d      	b.n	800773a <_printf_float+0xb6>
 8007a7e:	2301      	movs	r3, #1
 8007a80:	465a      	mov	r2, fp
 8007a82:	4631      	mov	r1, r6
 8007a84:	4628      	mov	r0, r5
 8007a86:	47b8      	blx	r7
 8007a88:	3001      	adds	r0, #1
 8007a8a:	f43f ae56 	beq.w	800773a <_printf_float+0xb6>
 8007a8e:	f108 0801 	add.w	r8, r8, #1
 8007a92:	45d0      	cmp	r8, sl
 8007a94:	dbf3      	blt.n	8007a7e <_printf_float+0x3fa>
 8007a96:	464b      	mov	r3, r9
 8007a98:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007a9c:	e6df      	b.n	800785e <_printf_float+0x1da>
 8007a9e:	f04f 0800 	mov.w	r8, #0
 8007aa2:	f104 0b1a 	add.w	fp, r4, #26
 8007aa6:	e7f4      	b.n	8007a92 <_printf_float+0x40e>
 8007aa8:	2301      	movs	r3, #1
 8007aaa:	4642      	mov	r2, r8
 8007aac:	e7e1      	b.n	8007a72 <_printf_float+0x3ee>
 8007aae:	2301      	movs	r3, #1
 8007ab0:	464a      	mov	r2, r9
 8007ab2:	4631      	mov	r1, r6
 8007ab4:	4628      	mov	r0, r5
 8007ab6:	47b8      	blx	r7
 8007ab8:	3001      	adds	r0, #1
 8007aba:	f43f ae3e 	beq.w	800773a <_printf_float+0xb6>
 8007abe:	f108 0801 	add.w	r8, r8, #1
 8007ac2:	68e3      	ldr	r3, [r4, #12]
 8007ac4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007ac6:	1a5b      	subs	r3, r3, r1
 8007ac8:	4543      	cmp	r3, r8
 8007aca:	dcf0      	bgt.n	8007aae <_printf_float+0x42a>
 8007acc:	e6fc      	b.n	80078c8 <_printf_float+0x244>
 8007ace:	f04f 0800 	mov.w	r8, #0
 8007ad2:	f104 0919 	add.w	r9, r4, #25
 8007ad6:	e7f4      	b.n	8007ac2 <_printf_float+0x43e>

08007ad8 <_printf_common>:
 8007ad8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007adc:	4616      	mov	r6, r2
 8007ade:	4698      	mov	r8, r3
 8007ae0:	688a      	ldr	r2, [r1, #8]
 8007ae2:	690b      	ldr	r3, [r1, #16]
 8007ae4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007ae8:	4293      	cmp	r3, r2
 8007aea:	bfb8      	it	lt
 8007aec:	4613      	movlt	r3, r2
 8007aee:	6033      	str	r3, [r6, #0]
 8007af0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007af4:	4607      	mov	r7, r0
 8007af6:	460c      	mov	r4, r1
 8007af8:	b10a      	cbz	r2, 8007afe <_printf_common+0x26>
 8007afa:	3301      	adds	r3, #1
 8007afc:	6033      	str	r3, [r6, #0]
 8007afe:	6823      	ldr	r3, [r4, #0]
 8007b00:	0699      	lsls	r1, r3, #26
 8007b02:	bf42      	ittt	mi
 8007b04:	6833      	ldrmi	r3, [r6, #0]
 8007b06:	3302      	addmi	r3, #2
 8007b08:	6033      	strmi	r3, [r6, #0]
 8007b0a:	6825      	ldr	r5, [r4, #0]
 8007b0c:	f015 0506 	ands.w	r5, r5, #6
 8007b10:	d106      	bne.n	8007b20 <_printf_common+0x48>
 8007b12:	f104 0a19 	add.w	sl, r4, #25
 8007b16:	68e3      	ldr	r3, [r4, #12]
 8007b18:	6832      	ldr	r2, [r6, #0]
 8007b1a:	1a9b      	subs	r3, r3, r2
 8007b1c:	42ab      	cmp	r3, r5
 8007b1e:	dc26      	bgt.n	8007b6e <_printf_common+0x96>
 8007b20:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007b24:	6822      	ldr	r2, [r4, #0]
 8007b26:	3b00      	subs	r3, #0
 8007b28:	bf18      	it	ne
 8007b2a:	2301      	movne	r3, #1
 8007b2c:	0692      	lsls	r2, r2, #26
 8007b2e:	d42b      	bmi.n	8007b88 <_printf_common+0xb0>
 8007b30:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007b34:	4641      	mov	r1, r8
 8007b36:	4638      	mov	r0, r7
 8007b38:	47c8      	blx	r9
 8007b3a:	3001      	adds	r0, #1
 8007b3c:	d01e      	beq.n	8007b7c <_printf_common+0xa4>
 8007b3e:	6823      	ldr	r3, [r4, #0]
 8007b40:	6922      	ldr	r2, [r4, #16]
 8007b42:	f003 0306 	and.w	r3, r3, #6
 8007b46:	2b04      	cmp	r3, #4
 8007b48:	bf02      	ittt	eq
 8007b4a:	68e5      	ldreq	r5, [r4, #12]
 8007b4c:	6833      	ldreq	r3, [r6, #0]
 8007b4e:	1aed      	subeq	r5, r5, r3
 8007b50:	68a3      	ldr	r3, [r4, #8]
 8007b52:	bf0c      	ite	eq
 8007b54:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007b58:	2500      	movne	r5, #0
 8007b5a:	4293      	cmp	r3, r2
 8007b5c:	bfc4      	itt	gt
 8007b5e:	1a9b      	subgt	r3, r3, r2
 8007b60:	18ed      	addgt	r5, r5, r3
 8007b62:	2600      	movs	r6, #0
 8007b64:	341a      	adds	r4, #26
 8007b66:	42b5      	cmp	r5, r6
 8007b68:	d11a      	bne.n	8007ba0 <_printf_common+0xc8>
 8007b6a:	2000      	movs	r0, #0
 8007b6c:	e008      	b.n	8007b80 <_printf_common+0xa8>
 8007b6e:	2301      	movs	r3, #1
 8007b70:	4652      	mov	r2, sl
 8007b72:	4641      	mov	r1, r8
 8007b74:	4638      	mov	r0, r7
 8007b76:	47c8      	blx	r9
 8007b78:	3001      	adds	r0, #1
 8007b7a:	d103      	bne.n	8007b84 <_printf_common+0xac>
 8007b7c:	f04f 30ff 	mov.w	r0, #4294967295
 8007b80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b84:	3501      	adds	r5, #1
 8007b86:	e7c6      	b.n	8007b16 <_printf_common+0x3e>
 8007b88:	18e1      	adds	r1, r4, r3
 8007b8a:	1c5a      	adds	r2, r3, #1
 8007b8c:	2030      	movs	r0, #48	@ 0x30
 8007b8e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007b92:	4422      	add	r2, r4
 8007b94:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007b98:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007b9c:	3302      	adds	r3, #2
 8007b9e:	e7c7      	b.n	8007b30 <_printf_common+0x58>
 8007ba0:	2301      	movs	r3, #1
 8007ba2:	4622      	mov	r2, r4
 8007ba4:	4641      	mov	r1, r8
 8007ba6:	4638      	mov	r0, r7
 8007ba8:	47c8      	blx	r9
 8007baa:	3001      	adds	r0, #1
 8007bac:	d0e6      	beq.n	8007b7c <_printf_common+0xa4>
 8007bae:	3601      	adds	r6, #1
 8007bb0:	e7d9      	b.n	8007b66 <_printf_common+0x8e>
	...

08007bb4 <_printf_i>:
 8007bb4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007bb8:	7e0f      	ldrb	r7, [r1, #24]
 8007bba:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007bbc:	2f78      	cmp	r7, #120	@ 0x78
 8007bbe:	4691      	mov	r9, r2
 8007bc0:	4680      	mov	r8, r0
 8007bc2:	460c      	mov	r4, r1
 8007bc4:	469a      	mov	sl, r3
 8007bc6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007bca:	d807      	bhi.n	8007bdc <_printf_i+0x28>
 8007bcc:	2f62      	cmp	r7, #98	@ 0x62
 8007bce:	d80a      	bhi.n	8007be6 <_printf_i+0x32>
 8007bd0:	2f00      	cmp	r7, #0
 8007bd2:	f000 80d1 	beq.w	8007d78 <_printf_i+0x1c4>
 8007bd6:	2f58      	cmp	r7, #88	@ 0x58
 8007bd8:	f000 80b8 	beq.w	8007d4c <_printf_i+0x198>
 8007bdc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007be0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007be4:	e03a      	b.n	8007c5c <_printf_i+0xa8>
 8007be6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007bea:	2b15      	cmp	r3, #21
 8007bec:	d8f6      	bhi.n	8007bdc <_printf_i+0x28>
 8007bee:	a101      	add	r1, pc, #4	@ (adr r1, 8007bf4 <_printf_i+0x40>)
 8007bf0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007bf4:	08007c4d 	.word	0x08007c4d
 8007bf8:	08007c61 	.word	0x08007c61
 8007bfc:	08007bdd 	.word	0x08007bdd
 8007c00:	08007bdd 	.word	0x08007bdd
 8007c04:	08007bdd 	.word	0x08007bdd
 8007c08:	08007bdd 	.word	0x08007bdd
 8007c0c:	08007c61 	.word	0x08007c61
 8007c10:	08007bdd 	.word	0x08007bdd
 8007c14:	08007bdd 	.word	0x08007bdd
 8007c18:	08007bdd 	.word	0x08007bdd
 8007c1c:	08007bdd 	.word	0x08007bdd
 8007c20:	08007d5f 	.word	0x08007d5f
 8007c24:	08007c8b 	.word	0x08007c8b
 8007c28:	08007d19 	.word	0x08007d19
 8007c2c:	08007bdd 	.word	0x08007bdd
 8007c30:	08007bdd 	.word	0x08007bdd
 8007c34:	08007d81 	.word	0x08007d81
 8007c38:	08007bdd 	.word	0x08007bdd
 8007c3c:	08007c8b 	.word	0x08007c8b
 8007c40:	08007bdd 	.word	0x08007bdd
 8007c44:	08007bdd 	.word	0x08007bdd
 8007c48:	08007d21 	.word	0x08007d21
 8007c4c:	6833      	ldr	r3, [r6, #0]
 8007c4e:	1d1a      	adds	r2, r3, #4
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	6032      	str	r2, [r6, #0]
 8007c54:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007c58:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007c5c:	2301      	movs	r3, #1
 8007c5e:	e09c      	b.n	8007d9a <_printf_i+0x1e6>
 8007c60:	6833      	ldr	r3, [r6, #0]
 8007c62:	6820      	ldr	r0, [r4, #0]
 8007c64:	1d19      	adds	r1, r3, #4
 8007c66:	6031      	str	r1, [r6, #0]
 8007c68:	0606      	lsls	r6, r0, #24
 8007c6a:	d501      	bpl.n	8007c70 <_printf_i+0xbc>
 8007c6c:	681d      	ldr	r5, [r3, #0]
 8007c6e:	e003      	b.n	8007c78 <_printf_i+0xc4>
 8007c70:	0645      	lsls	r5, r0, #25
 8007c72:	d5fb      	bpl.n	8007c6c <_printf_i+0xb8>
 8007c74:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007c78:	2d00      	cmp	r5, #0
 8007c7a:	da03      	bge.n	8007c84 <_printf_i+0xd0>
 8007c7c:	232d      	movs	r3, #45	@ 0x2d
 8007c7e:	426d      	negs	r5, r5
 8007c80:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007c84:	4858      	ldr	r0, [pc, #352]	@ (8007de8 <_printf_i+0x234>)
 8007c86:	230a      	movs	r3, #10
 8007c88:	e011      	b.n	8007cae <_printf_i+0xfa>
 8007c8a:	6821      	ldr	r1, [r4, #0]
 8007c8c:	6833      	ldr	r3, [r6, #0]
 8007c8e:	0608      	lsls	r0, r1, #24
 8007c90:	f853 5b04 	ldr.w	r5, [r3], #4
 8007c94:	d402      	bmi.n	8007c9c <_printf_i+0xe8>
 8007c96:	0649      	lsls	r1, r1, #25
 8007c98:	bf48      	it	mi
 8007c9a:	b2ad      	uxthmi	r5, r5
 8007c9c:	2f6f      	cmp	r7, #111	@ 0x6f
 8007c9e:	4852      	ldr	r0, [pc, #328]	@ (8007de8 <_printf_i+0x234>)
 8007ca0:	6033      	str	r3, [r6, #0]
 8007ca2:	bf14      	ite	ne
 8007ca4:	230a      	movne	r3, #10
 8007ca6:	2308      	moveq	r3, #8
 8007ca8:	2100      	movs	r1, #0
 8007caa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007cae:	6866      	ldr	r6, [r4, #4]
 8007cb0:	60a6      	str	r6, [r4, #8]
 8007cb2:	2e00      	cmp	r6, #0
 8007cb4:	db05      	blt.n	8007cc2 <_printf_i+0x10e>
 8007cb6:	6821      	ldr	r1, [r4, #0]
 8007cb8:	432e      	orrs	r6, r5
 8007cba:	f021 0104 	bic.w	r1, r1, #4
 8007cbe:	6021      	str	r1, [r4, #0]
 8007cc0:	d04b      	beq.n	8007d5a <_printf_i+0x1a6>
 8007cc2:	4616      	mov	r6, r2
 8007cc4:	fbb5 f1f3 	udiv	r1, r5, r3
 8007cc8:	fb03 5711 	mls	r7, r3, r1, r5
 8007ccc:	5dc7      	ldrb	r7, [r0, r7]
 8007cce:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007cd2:	462f      	mov	r7, r5
 8007cd4:	42bb      	cmp	r3, r7
 8007cd6:	460d      	mov	r5, r1
 8007cd8:	d9f4      	bls.n	8007cc4 <_printf_i+0x110>
 8007cda:	2b08      	cmp	r3, #8
 8007cdc:	d10b      	bne.n	8007cf6 <_printf_i+0x142>
 8007cde:	6823      	ldr	r3, [r4, #0]
 8007ce0:	07df      	lsls	r7, r3, #31
 8007ce2:	d508      	bpl.n	8007cf6 <_printf_i+0x142>
 8007ce4:	6923      	ldr	r3, [r4, #16]
 8007ce6:	6861      	ldr	r1, [r4, #4]
 8007ce8:	4299      	cmp	r1, r3
 8007cea:	bfde      	ittt	le
 8007cec:	2330      	movle	r3, #48	@ 0x30
 8007cee:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007cf2:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007cf6:	1b92      	subs	r2, r2, r6
 8007cf8:	6122      	str	r2, [r4, #16]
 8007cfa:	f8cd a000 	str.w	sl, [sp]
 8007cfe:	464b      	mov	r3, r9
 8007d00:	aa03      	add	r2, sp, #12
 8007d02:	4621      	mov	r1, r4
 8007d04:	4640      	mov	r0, r8
 8007d06:	f7ff fee7 	bl	8007ad8 <_printf_common>
 8007d0a:	3001      	adds	r0, #1
 8007d0c:	d14a      	bne.n	8007da4 <_printf_i+0x1f0>
 8007d0e:	f04f 30ff 	mov.w	r0, #4294967295
 8007d12:	b004      	add	sp, #16
 8007d14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d18:	6823      	ldr	r3, [r4, #0]
 8007d1a:	f043 0320 	orr.w	r3, r3, #32
 8007d1e:	6023      	str	r3, [r4, #0]
 8007d20:	4832      	ldr	r0, [pc, #200]	@ (8007dec <_printf_i+0x238>)
 8007d22:	2778      	movs	r7, #120	@ 0x78
 8007d24:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007d28:	6823      	ldr	r3, [r4, #0]
 8007d2a:	6831      	ldr	r1, [r6, #0]
 8007d2c:	061f      	lsls	r7, r3, #24
 8007d2e:	f851 5b04 	ldr.w	r5, [r1], #4
 8007d32:	d402      	bmi.n	8007d3a <_printf_i+0x186>
 8007d34:	065f      	lsls	r7, r3, #25
 8007d36:	bf48      	it	mi
 8007d38:	b2ad      	uxthmi	r5, r5
 8007d3a:	6031      	str	r1, [r6, #0]
 8007d3c:	07d9      	lsls	r1, r3, #31
 8007d3e:	bf44      	itt	mi
 8007d40:	f043 0320 	orrmi.w	r3, r3, #32
 8007d44:	6023      	strmi	r3, [r4, #0]
 8007d46:	b11d      	cbz	r5, 8007d50 <_printf_i+0x19c>
 8007d48:	2310      	movs	r3, #16
 8007d4a:	e7ad      	b.n	8007ca8 <_printf_i+0xf4>
 8007d4c:	4826      	ldr	r0, [pc, #152]	@ (8007de8 <_printf_i+0x234>)
 8007d4e:	e7e9      	b.n	8007d24 <_printf_i+0x170>
 8007d50:	6823      	ldr	r3, [r4, #0]
 8007d52:	f023 0320 	bic.w	r3, r3, #32
 8007d56:	6023      	str	r3, [r4, #0]
 8007d58:	e7f6      	b.n	8007d48 <_printf_i+0x194>
 8007d5a:	4616      	mov	r6, r2
 8007d5c:	e7bd      	b.n	8007cda <_printf_i+0x126>
 8007d5e:	6833      	ldr	r3, [r6, #0]
 8007d60:	6825      	ldr	r5, [r4, #0]
 8007d62:	6961      	ldr	r1, [r4, #20]
 8007d64:	1d18      	adds	r0, r3, #4
 8007d66:	6030      	str	r0, [r6, #0]
 8007d68:	062e      	lsls	r6, r5, #24
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	d501      	bpl.n	8007d72 <_printf_i+0x1be>
 8007d6e:	6019      	str	r1, [r3, #0]
 8007d70:	e002      	b.n	8007d78 <_printf_i+0x1c4>
 8007d72:	0668      	lsls	r0, r5, #25
 8007d74:	d5fb      	bpl.n	8007d6e <_printf_i+0x1ba>
 8007d76:	8019      	strh	r1, [r3, #0]
 8007d78:	2300      	movs	r3, #0
 8007d7a:	6123      	str	r3, [r4, #16]
 8007d7c:	4616      	mov	r6, r2
 8007d7e:	e7bc      	b.n	8007cfa <_printf_i+0x146>
 8007d80:	6833      	ldr	r3, [r6, #0]
 8007d82:	1d1a      	adds	r2, r3, #4
 8007d84:	6032      	str	r2, [r6, #0]
 8007d86:	681e      	ldr	r6, [r3, #0]
 8007d88:	6862      	ldr	r2, [r4, #4]
 8007d8a:	2100      	movs	r1, #0
 8007d8c:	4630      	mov	r0, r6
 8007d8e:	f7f8 fa3f 	bl	8000210 <memchr>
 8007d92:	b108      	cbz	r0, 8007d98 <_printf_i+0x1e4>
 8007d94:	1b80      	subs	r0, r0, r6
 8007d96:	6060      	str	r0, [r4, #4]
 8007d98:	6863      	ldr	r3, [r4, #4]
 8007d9a:	6123      	str	r3, [r4, #16]
 8007d9c:	2300      	movs	r3, #0
 8007d9e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007da2:	e7aa      	b.n	8007cfa <_printf_i+0x146>
 8007da4:	6923      	ldr	r3, [r4, #16]
 8007da6:	4632      	mov	r2, r6
 8007da8:	4649      	mov	r1, r9
 8007daa:	4640      	mov	r0, r8
 8007dac:	47d0      	blx	sl
 8007dae:	3001      	adds	r0, #1
 8007db0:	d0ad      	beq.n	8007d0e <_printf_i+0x15a>
 8007db2:	6823      	ldr	r3, [r4, #0]
 8007db4:	079b      	lsls	r3, r3, #30
 8007db6:	d413      	bmi.n	8007de0 <_printf_i+0x22c>
 8007db8:	68e0      	ldr	r0, [r4, #12]
 8007dba:	9b03      	ldr	r3, [sp, #12]
 8007dbc:	4298      	cmp	r0, r3
 8007dbe:	bfb8      	it	lt
 8007dc0:	4618      	movlt	r0, r3
 8007dc2:	e7a6      	b.n	8007d12 <_printf_i+0x15e>
 8007dc4:	2301      	movs	r3, #1
 8007dc6:	4632      	mov	r2, r6
 8007dc8:	4649      	mov	r1, r9
 8007dca:	4640      	mov	r0, r8
 8007dcc:	47d0      	blx	sl
 8007dce:	3001      	adds	r0, #1
 8007dd0:	d09d      	beq.n	8007d0e <_printf_i+0x15a>
 8007dd2:	3501      	adds	r5, #1
 8007dd4:	68e3      	ldr	r3, [r4, #12]
 8007dd6:	9903      	ldr	r1, [sp, #12]
 8007dd8:	1a5b      	subs	r3, r3, r1
 8007dda:	42ab      	cmp	r3, r5
 8007ddc:	dcf2      	bgt.n	8007dc4 <_printf_i+0x210>
 8007dde:	e7eb      	b.n	8007db8 <_printf_i+0x204>
 8007de0:	2500      	movs	r5, #0
 8007de2:	f104 0619 	add.w	r6, r4, #25
 8007de6:	e7f5      	b.n	8007dd4 <_printf_i+0x220>
 8007de8:	0800bcdf 	.word	0x0800bcdf
 8007dec:	0800bcf0 	.word	0x0800bcf0

08007df0 <_scanf_float>:
 8007df0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007df4:	b087      	sub	sp, #28
 8007df6:	4691      	mov	r9, r2
 8007df8:	9303      	str	r3, [sp, #12]
 8007dfa:	688b      	ldr	r3, [r1, #8]
 8007dfc:	1e5a      	subs	r2, r3, #1
 8007dfe:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8007e02:	bf81      	itttt	hi
 8007e04:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8007e08:	eb03 0b05 	addhi.w	fp, r3, r5
 8007e0c:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8007e10:	608b      	strhi	r3, [r1, #8]
 8007e12:	680b      	ldr	r3, [r1, #0]
 8007e14:	460a      	mov	r2, r1
 8007e16:	f04f 0500 	mov.w	r5, #0
 8007e1a:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8007e1e:	f842 3b1c 	str.w	r3, [r2], #28
 8007e22:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8007e26:	4680      	mov	r8, r0
 8007e28:	460c      	mov	r4, r1
 8007e2a:	bf98      	it	ls
 8007e2c:	f04f 0b00 	movls.w	fp, #0
 8007e30:	9201      	str	r2, [sp, #4]
 8007e32:	4616      	mov	r6, r2
 8007e34:	46aa      	mov	sl, r5
 8007e36:	462f      	mov	r7, r5
 8007e38:	9502      	str	r5, [sp, #8]
 8007e3a:	68a2      	ldr	r2, [r4, #8]
 8007e3c:	b15a      	cbz	r2, 8007e56 <_scanf_float+0x66>
 8007e3e:	f8d9 3000 	ldr.w	r3, [r9]
 8007e42:	781b      	ldrb	r3, [r3, #0]
 8007e44:	2b4e      	cmp	r3, #78	@ 0x4e
 8007e46:	d863      	bhi.n	8007f10 <_scanf_float+0x120>
 8007e48:	2b40      	cmp	r3, #64	@ 0x40
 8007e4a:	d83b      	bhi.n	8007ec4 <_scanf_float+0xd4>
 8007e4c:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8007e50:	b2c8      	uxtb	r0, r1
 8007e52:	280e      	cmp	r0, #14
 8007e54:	d939      	bls.n	8007eca <_scanf_float+0xda>
 8007e56:	b11f      	cbz	r7, 8007e60 <_scanf_float+0x70>
 8007e58:	6823      	ldr	r3, [r4, #0]
 8007e5a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007e5e:	6023      	str	r3, [r4, #0]
 8007e60:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007e64:	f1ba 0f01 	cmp.w	sl, #1
 8007e68:	f200 8114 	bhi.w	8008094 <_scanf_float+0x2a4>
 8007e6c:	9b01      	ldr	r3, [sp, #4]
 8007e6e:	429e      	cmp	r6, r3
 8007e70:	f200 8105 	bhi.w	800807e <_scanf_float+0x28e>
 8007e74:	2001      	movs	r0, #1
 8007e76:	b007      	add	sp, #28
 8007e78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e7c:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8007e80:	2a0d      	cmp	r2, #13
 8007e82:	d8e8      	bhi.n	8007e56 <_scanf_float+0x66>
 8007e84:	a101      	add	r1, pc, #4	@ (adr r1, 8007e8c <_scanf_float+0x9c>)
 8007e86:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8007e8a:	bf00      	nop
 8007e8c:	08007fd5 	.word	0x08007fd5
 8007e90:	08007e57 	.word	0x08007e57
 8007e94:	08007e57 	.word	0x08007e57
 8007e98:	08007e57 	.word	0x08007e57
 8007e9c:	08008031 	.word	0x08008031
 8007ea0:	0800800b 	.word	0x0800800b
 8007ea4:	08007e57 	.word	0x08007e57
 8007ea8:	08007e57 	.word	0x08007e57
 8007eac:	08007fe3 	.word	0x08007fe3
 8007eb0:	08007e57 	.word	0x08007e57
 8007eb4:	08007e57 	.word	0x08007e57
 8007eb8:	08007e57 	.word	0x08007e57
 8007ebc:	08007e57 	.word	0x08007e57
 8007ec0:	08007f9f 	.word	0x08007f9f
 8007ec4:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8007ec8:	e7da      	b.n	8007e80 <_scanf_float+0x90>
 8007eca:	290e      	cmp	r1, #14
 8007ecc:	d8c3      	bhi.n	8007e56 <_scanf_float+0x66>
 8007ece:	a001      	add	r0, pc, #4	@ (adr r0, 8007ed4 <_scanf_float+0xe4>)
 8007ed0:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8007ed4:	08007f8f 	.word	0x08007f8f
 8007ed8:	08007e57 	.word	0x08007e57
 8007edc:	08007f8f 	.word	0x08007f8f
 8007ee0:	0800801f 	.word	0x0800801f
 8007ee4:	08007e57 	.word	0x08007e57
 8007ee8:	08007f31 	.word	0x08007f31
 8007eec:	08007f75 	.word	0x08007f75
 8007ef0:	08007f75 	.word	0x08007f75
 8007ef4:	08007f75 	.word	0x08007f75
 8007ef8:	08007f75 	.word	0x08007f75
 8007efc:	08007f75 	.word	0x08007f75
 8007f00:	08007f75 	.word	0x08007f75
 8007f04:	08007f75 	.word	0x08007f75
 8007f08:	08007f75 	.word	0x08007f75
 8007f0c:	08007f75 	.word	0x08007f75
 8007f10:	2b6e      	cmp	r3, #110	@ 0x6e
 8007f12:	d809      	bhi.n	8007f28 <_scanf_float+0x138>
 8007f14:	2b60      	cmp	r3, #96	@ 0x60
 8007f16:	d8b1      	bhi.n	8007e7c <_scanf_float+0x8c>
 8007f18:	2b54      	cmp	r3, #84	@ 0x54
 8007f1a:	d07b      	beq.n	8008014 <_scanf_float+0x224>
 8007f1c:	2b59      	cmp	r3, #89	@ 0x59
 8007f1e:	d19a      	bne.n	8007e56 <_scanf_float+0x66>
 8007f20:	2d07      	cmp	r5, #7
 8007f22:	d198      	bne.n	8007e56 <_scanf_float+0x66>
 8007f24:	2508      	movs	r5, #8
 8007f26:	e02f      	b.n	8007f88 <_scanf_float+0x198>
 8007f28:	2b74      	cmp	r3, #116	@ 0x74
 8007f2a:	d073      	beq.n	8008014 <_scanf_float+0x224>
 8007f2c:	2b79      	cmp	r3, #121	@ 0x79
 8007f2e:	e7f6      	b.n	8007f1e <_scanf_float+0x12e>
 8007f30:	6821      	ldr	r1, [r4, #0]
 8007f32:	05c8      	lsls	r0, r1, #23
 8007f34:	d51e      	bpl.n	8007f74 <_scanf_float+0x184>
 8007f36:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8007f3a:	6021      	str	r1, [r4, #0]
 8007f3c:	3701      	adds	r7, #1
 8007f3e:	f1bb 0f00 	cmp.w	fp, #0
 8007f42:	d003      	beq.n	8007f4c <_scanf_float+0x15c>
 8007f44:	3201      	adds	r2, #1
 8007f46:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007f4a:	60a2      	str	r2, [r4, #8]
 8007f4c:	68a3      	ldr	r3, [r4, #8]
 8007f4e:	3b01      	subs	r3, #1
 8007f50:	60a3      	str	r3, [r4, #8]
 8007f52:	6923      	ldr	r3, [r4, #16]
 8007f54:	3301      	adds	r3, #1
 8007f56:	6123      	str	r3, [r4, #16]
 8007f58:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8007f5c:	3b01      	subs	r3, #1
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	f8c9 3004 	str.w	r3, [r9, #4]
 8007f64:	f340 8082 	ble.w	800806c <_scanf_float+0x27c>
 8007f68:	f8d9 3000 	ldr.w	r3, [r9]
 8007f6c:	3301      	adds	r3, #1
 8007f6e:	f8c9 3000 	str.w	r3, [r9]
 8007f72:	e762      	b.n	8007e3a <_scanf_float+0x4a>
 8007f74:	eb1a 0105 	adds.w	r1, sl, r5
 8007f78:	f47f af6d 	bne.w	8007e56 <_scanf_float+0x66>
 8007f7c:	6822      	ldr	r2, [r4, #0]
 8007f7e:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8007f82:	6022      	str	r2, [r4, #0]
 8007f84:	460d      	mov	r5, r1
 8007f86:	468a      	mov	sl, r1
 8007f88:	f806 3b01 	strb.w	r3, [r6], #1
 8007f8c:	e7de      	b.n	8007f4c <_scanf_float+0x15c>
 8007f8e:	6822      	ldr	r2, [r4, #0]
 8007f90:	0610      	lsls	r0, r2, #24
 8007f92:	f57f af60 	bpl.w	8007e56 <_scanf_float+0x66>
 8007f96:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007f9a:	6022      	str	r2, [r4, #0]
 8007f9c:	e7f4      	b.n	8007f88 <_scanf_float+0x198>
 8007f9e:	f1ba 0f00 	cmp.w	sl, #0
 8007fa2:	d10c      	bne.n	8007fbe <_scanf_float+0x1ce>
 8007fa4:	b977      	cbnz	r7, 8007fc4 <_scanf_float+0x1d4>
 8007fa6:	6822      	ldr	r2, [r4, #0]
 8007fa8:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8007fac:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8007fb0:	d108      	bne.n	8007fc4 <_scanf_float+0x1d4>
 8007fb2:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007fb6:	6022      	str	r2, [r4, #0]
 8007fb8:	f04f 0a01 	mov.w	sl, #1
 8007fbc:	e7e4      	b.n	8007f88 <_scanf_float+0x198>
 8007fbe:	f1ba 0f02 	cmp.w	sl, #2
 8007fc2:	d050      	beq.n	8008066 <_scanf_float+0x276>
 8007fc4:	2d01      	cmp	r5, #1
 8007fc6:	d002      	beq.n	8007fce <_scanf_float+0x1de>
 8007fc8:	2d04      	cmp	r5, #4
 8007fca:	f47f af44 	bne.w	8007e56 <_scanf_float+0x66>
 8007fce:	3501      	adds	r5, #1
 8007fd0:	b2ed      	uxtb	r5, r5
 8007fd2:	e7d9      	b.n	8007f88 <_scanf_float+0x198>
 8007fd4:	f1ba 0f01 	cmp.w	sl, #1
 8007fd8:	f47f af3d 	bne.w	8007e56 <_scanf_float+0x66>
 8007fdc:	f04f 0a02 	mov.w	sl, #2
 8007fe0:	e7d2      	b.n	8007f88 <_scanf_float+0x198>
 8007fe2:	b975      	cbnz	r5, 8008002 <_scanf_float+0x212>
 8007fe4:	2f00      	cmp	r7, #0
 8007fe6:	f47f af37 	bne.w	8007e58 <_scanf_float+0x68>
 8007fea:	6822      	ldr	r2, [r4, #0]
 8007fec:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8007ff0:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8007ff4:	f040 8103 	bne.w	80081fe <_scanf_float+0x40e>
 8007ff8:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007ffc:	6022      	str	r2, [r4, #0]
 8007ffe:	2501      	movs	r5, #1
 8008000:	e7c2      	b.n	8007f88 <_scanf_float+0x198>
 8008002:	2d03      	cmp	r5, #3
 8008004:	d0e3      	beq.n	8007fce <_scanf_float+0x1de>
 8008006:	2d05      	cmp	r5, #5
 8008008:	e7df      	b.n	8007fca <_scanf_float+0x1da>
 800800a:	2d02      	cmp	r5, #2
 800800c:	f47f af23 	bne.w	8007e56 <_scanf_float+0x66>
 8008010:	2503      	movs	r5, #3
 8008012:	e7b9      	b.n	8007f88 <_scanf_float+0x198>
 8008014:	2d06      	cmp	r5, #6
 8008016:	f47f af1e 	bne.w	8007e56 <_scanf_float+0x66>
 800801a:	2507      	movs	r5, #7
 800801c:	e7b4      	b.n	8007f88 <_scanf_float+0x198>
 800801e:	6822      	ldr	r2, [r4, #0]
 8008020:	0591      	lsls	r1, r2, #22
 8008022:	f57f af18 	bpl.w	8007e56 <_scanf_float+0x66>
 8008026:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800802a:	6022      	str	r2, [r4, #0]
 800802c:	9702      	str	r7, [sp, #8]
 800802e:	e7ab      	b.n	8007f88 <_scanf_float+0x198>
 8008030:	6822      	ldr	r2, [r4, #0]
 8008032:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8008036:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800803a:	d005      	beq.n	8008048 <_scanf_float+0x258>
 800803c:	0550      	lsls	r0, r2, #21
 800803e:	f57f af0a 	bpl.w	8007e56 <_scanf_float+0x66>
 8008042:	2f00      	cmp	r7, #0
 8008044:	f000 80db 	beq.w	80081fe <_scanf_float+0x40e>
 8008048:	0591      	lsls	r1, r2, #22
 800804a:	bf58      	it	pl
 800804c:	9902      	ldrpl	r1, [sp, #8]
 800804e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008052:	bf58      	it	pl
 8008054:	1a79      	subpl	r1, r7, r1
 8008056:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800805a:	bf58      	it	pl
 800805c:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8008060:	6022      	str	r2, [r4, #0]
 8008062:	2700      	movs	r7, #0
 8008064:	e790      	b.n	8007f88 <_scanf_float+0x198>
 8008066:	f04f 0a03 	mov.w	sl, #3
 800806a:	e78d      	b.n	8007f88 <_scanf_float+0x198>
 800806c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8008070:	4649      	mov	r1, r9
 8008072:	4640      	mov	r0, r8
 8008074:	4798      	blx	r3
 8008076:	2800      	cmp	r0, #0
 8008078:	f43f aedf 	beq.w	8007e3a <_scanf_float+0x4a>
 800807c:	e6eb      	b.n	8007e56 <_scanf_float+0x66>
 800807e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008082:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008086:	464a      	mov	r2, r9
 8008088:	4640      	mov	r0, r8
 800808a:	4798      	blx	r3
 800808c:	6923      	ldr	r3, [r4, #16]
 800808e:	3b01      	subs	r3, #1
 8008090:	6123      	str	r3, [r4, #16]
 8008092:	e6eb      	b.n	8007e6c <_scanf_float+0x7c>
 8008094:	1e6b      	subs	r3, r5, #1
 8008096:	2b06      	cmp	r3, #6
 8008098:	d824      	bhi.n	80080e4 <_scanf_float+0x2f4>
 800809a:	2d02      	cmp	r5, #2
 800809c:	d836      	bhi.n	800810c <_scanf_float+0x31c>
 800809e:	9b01      	ldr	r3, [sp, #4]
 80080a0:	429e      	cmp	r6, r3
 80080a2:	f67f aee7 	bls.w	8007e74 <_scanf_float+0x84>
 80080a6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80080aa:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80080ae:	464a      	mov	r2, r9
 80080b0:	4640      	mov	r0, r8
 80080b2:	4798      	blx	r3
 80080b4:	6923      	ldr	r3, [r4, #16]
 80080b6:	3b01      	subs	r3, #1
 80080b8:	6123      	str	r3, [r4, #16]
 80080ba:	e7f0      	b.n	800809e <_scanf_float+0x2ae>
 80080bc:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80080c0:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 80080c4:	464a      	mov	r2, r9
 80080c6:	4640      	mov	r0, r8
 80080c8:	4798      	blx	r3
 80080ca:	6923      	ldr	r3, [r4, #16]
 80080cc:	3b01      	subs	r3, #1
 80080ce:	6123      	str	r3, [r4, #16]
 80080d0:	f10a 3aff 	add.w	sl, sl, #4294967295
 80080d4:	fa5f fa8a 	uxtb.w	sl, sl
 80080d8:	f1ba 0f02 	cmp.w	sl, #2
 80080dc:	d1ee      	bne.n	80080bc <_scanf_float+0x2cc>
 80080de:	3d03      	subs	r5, #3
 80080e0:	b2ed      	uxtb	r5, r5
 80080e2:	1b76      	subs	r6, r6, r5
 80080e4:	6823      	ldr	r3, [r4, #0]
 80080e6:	05da      	lsls	r2, r3, #23
 80080e8:	d530      	bpl.n	800814c <_scanf_float+0x35c>
 80080ea:	055b      	lsls	r3, r3, #21
 80080ec:	d511      	bpl.n	8008112 <_scanf_float+0x322>
 80080ee:	9b01      	ldr	r3, [sp, #4]
 80080f0:	429e      	cmp	r6, r3
 80080f2:	f67f aebf 	bls.w	8007e74 <_scanf_float+0x84>
 80080f6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80080fa:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80080fe:	464a      	mov	r2, r9
 8008100:	4640      	mov	r0, r8
 8008102:	4798      	blx	r3
 8008104:	6923      	ldr	r3, [r4, #16]
 8008106:	3b01      	subs	r3, #1
 8008108:	6123      	str	r3, [r4, #16]
 800810a:	e7f0      	b.n	80080ee <_scanf_float+0x2fe>
 800810c:	46aa      	mov	sl, r5
 800810e:	46b3      	mov	fp, r6
 8008110:	e7de      	b.n	80080d0 <_scanf_float+0x2e0>
 8008112:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8008116:	6923      	ldr	r3, [r4, #16]
 8008118:	2965      	cmp	r1, #101	@ 0x65
 800811a:	f103 33ff 	add.w	r3, r3, #4294967295
 800811e:	f106 35ff 	add.w	r5, r6, #4294967295
 8008122:	6123      	str	r3, [r4, #16]
 8008124:	d00c      	beq.n	8008140 <_scanf_float+0x350>
 8008126:	2945      	cmp	r1, #69	@ 0x45
 8008128:	d00a      	beq.n	8008140 <_scanf_float+0x350>
 800812a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800812e:	464a      	mov	r2, r9
 8008130:	4640      	mov	r0, r8
 8008132:	4798      	blx	r3
 8008134:	6923      	ldr	r3, [r4, #16]
 8008136:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800813a:	3b01      	subs	r3, #1
 800813c:	1eb5      	subs	r5, r6, #2
 800813e:	6123      	str	r3, [r4, #16]
 8008140:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008144:	464a      	mov	r2, r9
 8008146:	4640      	mov	r0, r8
 8008148:	4798      	blx	r3
 800814a:	462e      	mov	r6, r5
 800814c:	6822      	ldr	r2, [r4, #0]
 800814e:	f012 0210 	ands.w	r2, r2, #16
 8008152:	d001      	beq.n	8008158 <_scanf_float+0x368>
 8008154:	2000      	movs	r0, #0
 8008156:	e68e      	b.n	8007e76 <_scanf_float+0x86>
 8008158:	7032      	strb	r2, [r6, #0]
 800815a:	6823      	ldr	r3, [r4, #0]
 800815c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8008160:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008164:	d125      	bne.n	80081b2 <_scanf_float+0x3c2>
 8008166:	9b02      	ldr	r3, [sp, #8]
 8008168:	429f      	cmp	r7, r3
 800816a:	d00a      	beq.n	8008182 <_scanf_float+0x392>
 800816c:	1bda      	subs	r2, r3, r7
 800816e:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8008172:	429e      	cmp	r6, r3
 8008174:	bf28      	it	cs
 8008176:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800817a:	4922      	ldr	r1, [pc, #136]	@ (8008204 <_scanf_float+0x414>)
 800817c:	4630      	mov	r0, r6
 800817e:	f000 f93d 	bl	80083fc <siprintf>
 8008182:	9901      	ldr	r1, [sp, #4]
 8008184:	2200      	movs	r2, #0
 8008186:	4640      	mov	r0, r8
 8008188:	f002 fc2a 	bl	800a9e0 <_strtod_r>
 800818c:	9b03      	ldr	r3, [sp, #12]
 800818e:	6821      	ldr	r1, [r4, #0]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	f011 0f02 	tst.w	r1, #2
 8008196:	ec57 6b10 	vmov	r6, r7, d0
 800819a:	f103 0204 	add.w	r2, r3, #4
 800819e:	d015      	beq.n	80081cc <_scanf_float+0x3dc>
 80081a0:	9903      	ldr	r1, [sp, #12]
 80081a2:	600a      	str	r2, [r1, #0]
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	e9c3 6700 	strd	r6, r7, [r3]
 80081aa:	68e3      	ldr	r3, [r4, #12]
 80081ac:	3301      	adds	r3, #1
 80081ae:	60e3      	str	r3, [r4, #12]
 80081b0:	e7d0      	b.n	8008154 <_scanf_float+0x364>
 80081b2:	9b04      	ldr	r3, [sp, #16]
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	d0e4      	beq.n	8008182 <_scanf_float+0x392>
 80081b8:	9905      	ldr	r1, [sp, #20]
 80081ba:	230a      	movs	r3, #10
 80081bc:	3101      	adds	r1, #1
 80081be:	4640      	mov	r0, r8
 80081c0:	f7ff f9b4 	bl	800752c <_strtol_r>
 80081c4:	9b04      	ldr	r3, [sp, #16]
 80081c6:	9e05      	ldr	r6, [sp, #20]
 80081c8:	1ac2      	subs	r2, r0, r3
 80081ca:	e7d0      	b.n	800816e <_scanf_float+0x37e>
 80081cc:	f011 0f04 	tst.w	r1, #4
 80081d0:	9903      	ldr	r1, [sp, #12]
 80081d2:	600a      	str	r2, [r1, #0]
 80081d4:	d1e6      	bne.n	80081a4 <_scanf_float+0x3b4>
 80081d6:	681d      	ldr	r5, [r3, #0]
 80081d8:	4632      	mov	r2, r6
 80081da:	463b      	mov	r3, r7
 80081dc:	4630      	mov	r0, r6
 80081de:	4639      	mov	r1, r7
 80081e0:	f7f8 fcc4 	bl	8000b6c <__aeabi_dcmpun>
 80081e4:	b128      	cbz	r0, 80081f2 <_scanf_float+0x402>
 80081e6:	4808      	ldr	r0, [pc, #32]	@ (8008208 <_scanf_float+0x418>)
 80081e8:	f000 f9ee 	bl	80085c8 <nanf>
 80081ec:	ed85 0a00 	vstr	s0, [r5]
 80081f0:	e7db      	b.n	80081aa <_scanf_float+0x3ba>
 80081f2:	4630      	mov	r0, r6
 80081f4:	4639      	mov	r1, r7
 80081f6:	f7f8 fd17 	bl	8000c28 <__aeabi_d2f>
 80081fa:	6028      	str	r0, [r5, #0]
 80081fc:	e7d5      	b.n	80081aa <_scanf_float+0x3ba>
 80081fe:	2700      	movs	r7, #0
 8008200:	e62e      	b.n	8007e60 <_scanf_float+0x70>
 8008202:	bf00      	nop
 8008204:	0800bd01 	.word	0x0800bd01
 8008208:	0800be42 	.word	0x0800be42

0800820c <std>:
 800820c:	2300      	movs	r3, #0
 800820e:	b510      	push	{r4, lr}
 8008210:	4604      	mov	r4, r0
 8008212:	e9c0 3300 	strd	r3, r3, [r0]
 8008216:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800821a:	6083      	str	r3, [r0, #8]
 800821c:	8181      	strh	r1, [r0, #12]
 800821e:	6643      	str	r3, [r0, #100]	@ 0x64
 8008220:	81c2      	strh	r2, [r0, #14]
 8008222:	6183      	str	r3, [r0, #24]
 8008224:	4619      	mov	r1, r3
 8008226:	2208      	movs	r2, #8
 8008228:	305c      	adds	r0, #92	@ 0x5c
 800822a:	f000 f94c 	bl	80084c6 <memset>
 800822e:	4b0d      	ldr	r3, [pc, #52]	@ (8008264 <std+0x58>)
 8008230:	6263      	str	r3, [r4, #36]	@ 0x24
 8008232:	4b0d      	ldr	r3, [pc, #52]	@ (8008268 <std+0x5c>)
 8008234:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008236:	4b0d      	ldr	r3, [pc, #52]	@ (800826c <std+0x60>)
 8008238:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800823a:	4b0d      	ldr	r3, [pc, #52]	@ (8008270 <std+0x64>)
 800823c:	6323      	str	r3, [r4, #48]	@ 0x30
 800823e:	4b0d      	ldr	r3, [pc, #52]	@ (8008274 <std+0x68>)
 8008240:	6224      	str	r4, [r4, #32]
 8008242:	429c      	cmp	r4, r3
 8008244:	d006      	beq.n	8008254 <std+0x48>
 8008246:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800824a:	4294      	cmp	r4, r2
 800824c:	d002      	beq.n	8008254 <std+0x48>
 800824e:	33d0      	adds	r3, #208	@ 0xd0
 8008250:	429c      	cmp	r4, r3
 8008252:	d105      	bne.n	8008260 <std+0x54>
 8008254:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008258:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800825c:	f000 b9b0 	b.w	80085c0 <__retarget_lock_init_recursive>
 8008260:	bd10      	pop	{r4, pc}
 8008262:	bf00      	nop
 8008264:	08008441 	.word	0x08008441
 8008268:	08008463 	.word	0x08008463
 800826c:	0800849b 	.word	0x0800849b
 8008270:	080084bf 	.word	0x080084bf
 8008274:	2000045c 	.word	0x2000045c

08008278 <stdio_exit_handler>:
 8008278:	4a02      	ldr	r2, [pc, #8]	@ (8008284 <stdio_exit_handler+0xc>)
 800827a:	4903      	ldr	r1, [pc, #12]	@ (8008288 <stdio_exit_handler+0x10>)
 800827c:	4803      	ldr	r0, [pc, #12]	@ (800828c <stdio_exit_handler+0x14>)
 800827e:	f000 b869 	b.w	8008354 <_fwalk_sglue>
 8008282:	bf00      	nop
 8008284:	20000040 	.word	0x20000040
 8008288:	0800ada5 	.word	0x0800ada5
 800828c:	20000050 	.word	0x20000050

08008290 <cleanup_stdio>:
 8008290:	6841      	ldr	r1, [r0, #4]
 8008292:	4b0c      	ldr	r3, [pc, #48]	@ (80082c4 <cleanup_stdio+0x34>)
 8008294:	4299      	cmp	r1, r3
 8008296:	b510      	push	{r4, lr}
 8008298:	4604      	mov	r4, r0
 800829a:	d001      	beq.n	80082a0 <cleanup_stdio+0x10>
 800829c:	f002 fd82 	bl	800ada4 <_fflush_r>
 80082a0:	68a1      	ldr	r1, [r4, #8]
 80082a2:	4b09      	ldr	r3, [pc, #36]	@ (80082c8 <cleanup_stdio+0x38>)
 80082a4:	4299      	cmp	r1, r3
 80082a6:	d002      	beq.n	80082ae <cleanup_stdio+0x1e>
 80082a8:	4620      	mov	r0, r4
 80082aa:	f002 fd7b 	bl	800ada4 <_fflush_r>
 80082ae:	68e1      	ldr	r1, [r4, #12]
 80082b0:	4b06      	ldr	r3, [pc, #24]	@ (80082cc <cleanup_stdio+0x3c>)
 80082b2:	4299      	cmp	r1, r3
 80082b4:	d004      	beq.n	80082c0 <cleanup_stdio+0x30>
 80082b6:	4620      	mov	r0, r4
 80082b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80082bc:	f002 bd72 	b.w	800ada4 <_fflush_r>
 80082c0:	bd10      	pop	{r4, pc}
 80082c2:	bf00      	nop
 80082c4:	2000045c 	.word	0x2000045c
 80082c8:	200004c4 	.word	0x200004c4
 80082cc:	2000052c 	.word	0x2000052c

080082d0 <global_stdio_init.part.0>:
 80082d0:	b510      	push	{r4, lr}
 80082d2:	4b0b      	ldr	r3, [pc, #44]	@ (8008300 <global_stdio_init.part.0+0x30>)
 80082d4:	4c0b      	ldr	r4, [pc, #44]	@ (8008304 <global_stdio_init.part.0+0x34>)
 80082d6:	4a0c      	ldr	r2, [pc, #48]	@ (8008308 <global_stdio_init.part.0+0x38>)
 80082d8:	601a      	str	r2, [r3, #0]
 80082da:	4620      	mov	r0, r4
 80082dc:	2200      	movs	r2, #0
 80082de:	2104      	movs	r1, #4
 80082e0:	f7ff ff94 	bl	800820c <std>
 80082e4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80082e8:	2201      	movs	r2, #1
 80082ea:	2109      	movs	r1, #9
 80082ec:	f7ff ff8e 	bl	800820c <std>
 80082f0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80082f4:	2202      	movs	r2, #2
 80082f6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80082fa:	2112      	movs	r1, #18
 80082fc:	f7ff bf86 	b.w	800820c <std>
 8008300:	20000594 	.word	0x20000594
 8008304:	2000045c 	.word	0x2000045c
 8008308:	08008279 	.word	0x08008279

0800830c <__sfp_lock_acquire>:
 800830c:	4801      	ldr	r0, [pc, #4]	@ (8008314 <__sfp_lock_acquire+0x8>)
 800830e:	f000 b958 	b.w	80085c2 <__retarget_lock_acquire_recursive>
 8008312:	bf00      	nop
 8008314:	2000059d 	.word	0x2000059d

08008318 <__sfp_lock_release>:
 8008318:	4801      	ldr	r0, [pc, #4]	@ (8008320 <__sfp_lock_release+0x8>)
 800831a:	f000 b953 	b.w	80085c4 <__retarget_lock_release_recursive>
 800831e:	bf00      	nop
 8008320:	2000059d 	.word	0x2000059d

08008324 <__sinit>:
 8008324:	b510      	push	{r4, lr}
 8008326:	4604      	mov	r4, r0
 8008328:	f7ff fff0 	bl	800830c <__sfp_lock_acquire>
 800832c:	6a23      	ldr	r3, [r4, #32]
 800832e:	b11b      	cbz	r3, 8008338 <__sinit+0x14>
 8008330:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008334:	f7ff bff0 	b.w	8008318 <__sfp_lock_release>
 8008338:	4b04      	ldr	r3, [pc, #16]	@ (800834c <__sinit+0x28>)
 800833a:	6223      	str	r3, [r4, #32]
 800833c:	4b04      	ldr	r3, [pc, #16]	@ (8008350 <__sinit+0x2c>)
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	2b00      	cmp	r3, #0
 8008342:	d1f5      	bne.n	8008330 <__sinit+0xc>
 8008344:	f7ff ffc4 	bl	80082d0 <global_stdio_init.part.0>
 8008348:	e7f2      	b.n	8008330 <__sinit+0xc>
 800834a:	bf00      	nop
 800834c:	08008291 	.word	0x08008291
 8008350:	20000594 	.word	0x20000594

08008354 <_fwalk_sglue>:
 8008354:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008358:	4607      	mov	r7, r0
 800835a:	4688      	mov	r8, r1
 800835c:	4614      	mov	r4, r2
 800835e:	2600      	movs	r6, #0
 8008360:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008364:	f1b9 0901 	subs.w	r9, r9, #1
 8008368:	d505      	bpl.n	8008376 <_fwalk_sglue+0x22>
 800836a:	6824      	ldr	r4, [r4, #0]
 800836c:	2c00      	cmp	r4, #0
 800836e:	d1f7      	bne.n	8008360 <_fwalk_sglue+0xc>
 8008370:	4630      	mov	r0, r6
 8008372:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008376:	89ab      	ldrh	r3, [r5, #12]
 8008378:	2b01      	cmp	r3, #1
 800837a:	d907      	bls.n	800838c <_fwalk_sglue+0x38>
 800837c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008380:	3301      	adds	r3, #1
 8008382:	d003      	beq.n	800838c <_fwalk_sglue+0x38>
 8008384:	4629      	mov	r1, r5
 8008386:	4638      	mov	r0, r7
 8008388:	47c0      	blx	r8
 800838a:	4306      	orrs	r6, r0
 800838c:	3568      	adds	r5, #104	@ 0x68
 800838e:	e7e9      	b.n	8008364 <_fwalk_sglue+0x10>

08008390 <sniprintf>:
 8008390:	b40c      	push	{r2, r3}
 8008392:	b530      	push	{r4, r5, lr}
 8008394:	4b18      	ldr	r3, [pc, #96]	@ (80083f8 <sniprintf+0x68>)
 8008396:	1e0c      	subs	r4, r1, #0
 8008398:	681d      	ldr	r5, [r3, #0]
 800839a:	b09d      	sub	sp, #116	@ 0x74
 800839c:	da08      	bge.n	80083b0 <sniprintf+0x20>
 800839e:	238b      	movs	r3, #139	@ 0x8b
 80083a0:	602b      	str	r3, [r5, #0]
 80083a2:	f04f 30ff 	mov.w	r0, #4294967295
 80083a6:	b01d      	add	sp, #116	@ 0x74
 80083a8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80083ac:	b002      	add	sp, #8
 80083ae:	4770      	bx	lr
 80083b0:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80083b4:	f8ad 3014 	strh.w	r3, [sp, #20]
 80083b8:	f04f 0300 	mov.w	r3, #0
 80083bc:	931b      	str	r3, [sp, #108]	@ 0x6c
 80083be:	bf14      	ite	ne
 80083c0:	f104 33ff 	addne.w	r3, r4, #4294967295
 80083c4:	4623      	moveq	r3, r4
 80083c6:	9304      	str	r3, [sp, #16]
 80083c8:	9307      	str	r3, [sp, #28]
 80083ca:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80083ce:	9002      	str	r0, [sp, #8]
 80083d0:	9006      	str	r0, [sp, #24]
 80083d2:	f8ad 3016 	strh.w	r3, [sp, #22]
 80083d6:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80083d8:	ab21      	add	r3, sp, #132	@ 0x84
 80083da:	a902      	add	r1, sp, #8
 80083dc:	4628      	mov	r0, r5
 80083de:	9301      	str	r3, [sp, #4]
 80083e0:	f002 fb60 	bl	800aaa4 <_svfiprintf_r>
 80083e4:	1c43      	adds	r3, r0, #1
 80083e6:	bfbc      	itt	lt
 80083e8:	238b      	movlt	r3, #139	@ 0x8b
 80083ea:	602b      	strlt	r3, [r5, #0]
 80083ec:	2c00      	cmp	r4, #0
 80083ee:	d0da      	beq.n	80083a6 <sniprintf+0x16>
 80083f0:	9b02      	ldr	r3, [sp, #8]
 80083f2:	2200      	movs	r2, #0
 80083f4:	701a      	strb	r2, [r3, #0]
 80083f6:	e7d6      	b.n	80083a6 <sniprintf+0x16>
 80083f8:	2000004c 	.word	0x2000004c

080083fc <siprintf>:
 80083fc:	b40e      	push	{r1, r2, r3}
 80083fe:	b510      	push	{r4, lr}
 8008400:	b09d      	sub	sp, #116	@ 0x74
 8008402:	ab1f      	add	r3, sp, #124	@ 0x7c
 8008404:	9002      	str	r0, [sp, #8]
 8008406:	9006      	str	r0, [sp, #24]
 8008408:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800840c:	480a      	ldr	r0, [pc, #40]	@ (8008438 <siprintf+0x3c>)
 800840e:	9107      	str	r1, [sp, #28]
 8008410:	9104      	str	r1, [sp, #16]
 8008412:	490a      	ldr	r1, [pc, #40]	@ (800843c <siprintf+0x40>)
 8008414:	f853 2b04 	ldr.w	r2, [r3], #4
 8008418:	9105      	str	r1, [sp, #20]
 800841a:	2400      	movs	r4, #0
 800841c:	a902      	add	r1, sp, #8
 800841e:	6800      	ldr	r0, [r0, #0]
 8008420:	9301      	str	r3, [sp, #4]
 8008422:	941b      	str	r4, [sp, #108]	@ 0x6c
 8008424:	f002 fb3e 	bl	800aaa4 <_svfiprintf_r>
 8008428:	9b02      	ldr	r3, [sp, #8]
 800842a:	701c      	strb	r4, [r3, #0]
 800842c:	b01d      	add	sp, #116	@ 0x74
 800842e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008432:	b003      	add	sp, #12
 8008434:	4770      	bx	lr
 8008436:	bf00      	nop
 8008438:	2000004c 	.word	0x2000004c
 800843c:	ffff0208 	.word	0xffff0208

08008440 <__sread>:
 8008440:	b510      	push	{r4, lr}
 8008442:	460c      	mov	r4, r1
 8008444:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008448:	f000 f86c 	bl	8008524 <_read_r>
 800844c:	2800      	cmp	r0, #0
 800844e:	bfab      	itete	ge
 8008450:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008452:	89a3      	ldrhlt	r3, [r4, #12]
 8008454:	181b      	addge	r3, r3, r0
 8008456:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800845a:	bfac      	ite	ge
 800845c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800845e:	81a3      	strhlt	r3, [r4, #12]
 8008460:	bd10      	pop	{r4, pc}

08008462 <__swrite>:
 8008462:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008466:	461f      	mov	r7, r3
 8008468:	898b      	ldrh	r3, [r1, #12]
 800846a:	05db      	lsls	r3, r3, #23
 800846c:	4605      	mov	r5, r0
 800846e:	460c      	mov	r4, r1
 8008470:	4616      	mov	r6, r2
 8008472:	d505      	bpl.n	8008480 <__swrite+0x1e>
 8008474:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008478:	2302      	movs	r3, #2
 800847a:	2200      	movs	r2, #0
 800847c:	f000 f840 	bl	8008500 <_lseek_r>
 8008480:	89a3      	ldrh	r3, [r4, #12]
 8008482:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008486:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800848a:	81a3      	strh	r3, [r4, #12]
 800848c:	4632      	mov	r2, r6
 800848e:	463b      	mov	r3, r7
 8008490:	4628      	mov	r0, r5
 8008492:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008496:	f000 b857 	b.w	8008548 <_write_r>

0800849a <__sseek>:
 800849a:	b510      	push	{r4, lr}
 800849c:	460c      	mov	r4, r1
 800849e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80084a2:	f000 f82d 	bl	8008500 <_lseek_r>
 80084a6:	1c43      	adds	r3, r0, #1
 80084a8:	89a3      	ldrh	r3, [r4, #12]
 80084aa:	bf15      	itete	ne
 80084ac:	6560      	strne	r0, [r4, #84]	@ 0x54
 80084ae:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80084b2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80084b6:	81a3      	strheq	r3, [r4, #12]
 80084b8:	bf18      	it	ne
 80084ba:	81a3      	strhne	r3, [r4, #12]
 80084bc:	bd10      	pop	{r4, pc}

080084be <__sclose>:
 80084be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80084c2:	f000 b80d 	b.w	80084e0 <_close_r>

080084c6 <memset>:
 80084c6:	4402      	add	r2, r0
 80084c8:	4603      	mov	r3, r0
 80084ca:	4293      	cmp	r3, r2
 80084cc:	d100      	bne.n	80084d0 <memset+0xa>
 80084ce:	4770      	bx	lr
 80084d0:	f803 1b01 	strb.w	r1, [r3], #1
 80084d4:	e7f9      	b.n	80084ca <memset+0x4>
	...

080084d8 <_localeconv_r>:
 80084d8:	4800      	ldr	r0, [pc, #0]	@ (80084dc <_localeconv_r+0x4>)
 80084da:	4770      	bx	lr
 80084dc:	2000018c 	.word	0x2000018c

080084e0 <_close_r>:
 80084e0:	b538      	push	{r3, r4, r5, lr}
 80084e2:	4d06      	ldr	r5, [pc, #24]	@ (80084fc <_close_r+0x1c>)
 80084e4:	2300      	movs	r3, #0
 80084e6:	4604      	mov	r4, r0
 80084e8:	4608      	mov	r0, r1
 80084ea:	602b      	str	r3, [r5, #0]
 80084ec:	f7f9 fbec 	bl	8001cc8 <_close>
 80084f0:	1c43      	adds	r3, r0, #1
 80084f2:	d102      	bne.n	80084fa <_close_r+0x1a>
 80084f4:	682b      	ldr	r3, [r5, #0]
 80084f6:	b103      	cbz	r3, 80084fa <_close_r+0x1a>
 80084f8:	6023      	str	r3, [r4, #0]
 80084fa:	bd38      	pop	{r3, r4, r5, pc}
 80084fc:	20000598 	.word	0x20000598

08008500 <_lseek_r>:
 8008500:	b538      	push	{r3, r4, r5, lr}
 8008502:	4d07      	ldr	r5, [pc, #28]	@ (8008520 <_lseek_r+0x20>)
 8008504:	4604      	mov	r4, r0
 8008506:	4608      	mov	r0, r1
 8008508:	4611      	mov	r1, r2
 800850a:	2200      	movs	r2, #0
 800850c:	602a      	str	r2, [r5, #0]
 800850e:	461a      	mov	r2, r3
 8008510:	f7f9 fc01 	bl	8001d16 <_lseek>
 8008514:	1c43      	adds	r3, r0, #1
 8008516:	d102      	bne.n	800851e <_lseek_r+0x1e>
 8008518:	682b      	ldr	r3, [r5, #0]
 800851a:	b103      	cbz	r3, 800851e <_lseek_r+0x1e>
 800851c:	6023      	str	r3, [r4, #0]
 800851e:	bd38      	pop	{r3, r4, r5, pc}
 8008520:	20000598 	.word	0x20000598

08008524 <_read_r>:
 8008524:	b538      	push	{r3, r4, r5, lr}
 8008526:	4d07      	ldr	r5, [pc, #28]	@ (8008544 <_read_r+0x20>)
 8008528:	4604      	mov	r4, r0
 800852a:	4608      	mov	r0, r1
 800852c:	4611      	mov	r1, r2
 800852e:	2200      	movs	r2, #0
 8008530:	602a      	str	r2, [r5, #0]
 8008532:	461a      	mov	r2, r3
 8008534:	f7f9 fb8f 	bl	8001c56 <_read>
 8008538:	1c43      	adds	r3, r0, #1
 800853a:	d102      	bne.n	8008542 <_read_r+0x1e>
 800853c:	682b      	ldr	r3, [r5, #0]
 800853e:	b103      	cbz	r3, 8008542 <_read_r+0x1e>
 8008540:	6023      	str	r3, [r4, #0]
 8008542:	bd38      	pop	{r3, r4, r5, pc}
 8008544:	20000598 	.word	0x20000598

08008548 <_write_r>:
 8008548:	b538      	push	{r3, r4, r5, lr}
 800854a:	4d07      	ldr	r5, [pc, #28]	@ (8008568 <_write_r+0x20>)
 800854c:	4604      	mov	r4, r0
 800854e:	4608      	mov	r0, r1
 8008550:	4611      	mov	r1, r2
 8008552:	2200      	movs	r2, #0
 8008554:	602a      	str	r2, [r5, #0]
 8008556:	461a      	mov	r2, r3
 8008558:	f7f9 fb9a 	bl	8001c90 <_write>
 800855c:	1c43      	adds	r3, r0, #1
 800855e:	d102      	bne.n	8008566 <_write_r+0x1e>
 8008560:	682b      	ldr	r3, [r5, #0]
 8008562:	b103      	cbz	r3, 8008566 <_write_r+0x1e>
 8008564:	6023      	str	r3, [r4, #0]
 8008566:	bd38      	pop	{r3, r4, r5, pc}
 8008568:	20000598 	.word	0x20000598

0800856c <__errno>:
 800856c:	4b01      	ldr	r3, [pc, #4]	@ (8008574 <__errno+0x8>)
 800856e:	6818      	ldr	r0, [r3, #0]
 8008570:	4770      	bx	lr
 8008572:	bf00      	nop
 8008574:	2000004c 	.word	0x2000004c

08008578 <__libc_init_array>:
 8008578:	b570      	push	{r4, r5, r6, lr}
 800857a:	4d0d      	ldr	r5, [pc, #52]	@ (80085b0 <__libc_init_array+0x38>)
 800857c:	4c0d      	ldr	r4, [pc, #52]	@ (80085b4 <__libc_init_array+0x3c>)
 800857e:	1b64      	subs	r4, r4, r5
 8008580:	10a4      	asrs	r4, r4, #2
 8008582:	2600      	movs	r6, #0
 8008584:	42a6      	cmp	r6, r4
 8008586:	d109      	bne.n	800859c <__libc_init_array+0x24>
 8008588:	4d0b      	ldr	r5, [pc, #44]	@ (80085b8 <__libc_init_array+0x40>)
 800858a:	4c0c      	ldr	r4, [pc, #48]	@ (80085bc <__libc_init_array+0x44>)
 800858c:	f003 fafa 	bl	800bb84 <_init>
 8008590:	1b64      	subs	r4, r4, r5
 8008592:	10a4      	asrs	r4, r4, #2
 8008594:	2600      	movs	r6, #0
 8008596:	42a6      	cmp	r6, r4
 8008598:	d105      	bne.n	80085a6 <__libc_init_array+0x2e>
 800859a:	bd70      	pop	{r4, r5, r6, pc}
 800859c:	f855 3b04 	ldr.w	r3, [r5], #4
 80085a0:	4798      	blx	r3
 80085a2:	3601      	adds	r6, #1
 80085a4:	e7ee      	b.n	8008584 <__libc_init_array+0xc>
 80085a6:	f855 3b04 	ldr.w	r3, [r5], #4
 80085aa:	4798      	blx	r3
 80085ac:	3601      	adds	r6, #1
 80085ae:	e7f2      	b.n	8008596 <__libc_init_array+0x1e>
 80085b0:	0800bff8 	.word	0x0800bff8
 80085b4:	0800bff8 	.word	0x0800bff8
 80085b8:	0800bff8 	.word	0x0800bff8
 80085bc:	0800bffc 	.word	0x0800bffc

080085c0 <__retarget_lock_init_recursive>:
 80085c0:	4770      	bx	lr

080085c2 <__retarget_lock_acquire_recursive>:
 80085c2:	4770      	bx	lr

080085c4 <__retarget_lock_release_recursive>:
 80085c4:	4770      	bx	lr
	...

080085c8 <nanf>:
 80085c8:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80085d0 <nanf+0x8>
 80085cc:	4770      	bx	lr
 80085ce:	bf00      	nop
 80085d0:	7fc00000 	.word	0x7fc00000

080085d4 <quorem>:
 80085d4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085d8:	6903      	ldr	r3, [r0, #16]
 80085da:	690c      	ldr	r4, [r1, #16]
 80085dc:	42a3      	cmp	r3, r4
 80085de:	4607      	mov	r7, r0
 80085e0:	db7e      	blt.n	80086e0 <quorem+0x10c>
 80085e2:	3c01      	subs	r4, #1
 80085e4:	f101 0814 	add.w	r8, r1, #20
 80085e8:	00a3      	lsls	r3, r4, #2
 80085ea:	f100 0514 	add.w	r5, r0, #20
 80085ee:	9300      	str	r3, [sp, #0]
 80085f0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80085f4:	9301      	str	r3, [sp, #4]
 80085f6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80085fa:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80085fe:	3301      	adds	r3, #1
 8008600:	429a      	cmp	r2, r3
 8008602:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008606:	fbb2 f6f3 	udiv	r6, r2, r3
 800860a:	d32e      	bcc.n	800866a <quorem+0x96>
 800860c:	f04f 0a00 	mov.w	sl, #0
 8008610:	46c4      	mov	ip, r8
 8008612:	46ae      	mov	lr, r5
 8008614:	46d3      	mov	fp, sl
 8008616:	f85c 3b04 	ldr.w	r3, [ip], #4
 800861a:	b298      	uxth	r0, r3
 800861c:	fb06 a000 	mla	r0, r6, r0, sl
 8008620:	0c02      	lsrs	r2, r0, #16
 8008622:	0c1b      	lsrs	r3, r3, #16
 8008624:	fb06 2303 	mla	r3, r6, r3, r2
 8008628:	f8de 2000 	ldr.w	r2, [lr]
 800862c:	b280      	uxth	r0, r0
 800862e:	b292      	uxth	r2, r2
 8008630:	1a12      	subs	r2, r2, r0
 8008632:	445a      	add	r2, fp
 8008634:	f8de 0000 	ldr.w	r0, [lr]
 8008638:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800863c:	b29b      	uxth	r3, r3
 800863e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8008642:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8008646:	b292      	uxth	r2, r2
 8008648:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800864c:	45e1      	cmp	r9, ip
 800864e:	f84e 2b04 	str.w	r2, [lr], #4
 8008652:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8008656:	d2de      	bcs.n	8008616 <quorem+0x42>
 8008658:	9b00      	ldr	r3, [sp, #0]
 800865a:	58eb      	ldr	r3, [r5, r3]
 800865c:	b92b      	cbnz	r3, 800866a <quorem+0x96>
 800865e:	9b01      	ldr	r3, [sp, #4]
 8008660:	3b04      	subs	r3, #4
 8008662:	429d      	cmp	r5, r3
 8008664:	461a      	mov	r2, r3
 8008666:	d32f      	bcc.n	80086c8 <quorem+0xf4>
 8008668:	613c      	str	r4, [r7, #16]
 800866a:	4638      	mov	r0, r7
 800866c:	f001 f9c8 	bl	8009a00 <__mcmp>
 8008670:	2800      	cmp	r0, #0
 8008672:	db25      	blt.n	80086c0 <quorem+0xec>
 8008674:	4629      	mov	r1, r5
 8008676:	2000      	movs	r0, #0
 8008678:	f858 2b04 	ldr.w	r2, [r8], #4
 800867c:	f8d1 c000 	ldr.w	ip, [r1]
 8008680:	fa1f fe82 	uxth.w	lr, r2
 8008684:	fa1f f38c 	uxth.w	r3, ip
 8008688:	eba3 030e 	sub.w	r3, r3, lr
 800868c:	4403      	add	r3, r0
 800868e:	0c12      	lsrs	r2, r2, #16
 8008690:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8008694:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8008698:	b29b      	uxth	r3, r3
 800869a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800869e:	45c1      	cmp	r9, r8
 80086a0:	f841 3b04 	str.w	r3, [r1], #4
 80086a4:	ea4f 4022 	mov.w	r0, r2, asr #16
 80086a8:	d2e6      	bcs.n	8008678 <quorem+0xa4>
 80086aa:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80086ae:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80086b2:	b922      	cbnz	r2, 80086be <quorem+0xea>
 80086b4:	3b04      	subs	r3, #4
 80086b6:	429d      	cmp	r5, r3
 80086b8:	461a      	mov	r2, r3
 80086ba:	d30b      	bcc.n	80086d4 <quorem+0x100>
 80086bc:	613c      	str	r4, [r7, #16]
 80086be:	3601      	adds	r6, #1
 80086c0:	4630      	mov	r0, r6
 80086c2:	b003      	add	sp, #12
 80086c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80086c8:	6812      	ldr	r2, [r2, #0]
 80086ca:	3b04      	subs	r3, #4
 80086cc:	2a00      	cmp	r2, #0
 80086ce:	d1cb      	bne.n	8008668 <quorem+0x94>
 80086d0:	3c01      	subs	r4, #1
 80086d2:	e7c6      	b.n	8008662 <quorem+0x8e>
 80086d4:	6812      	ldr	r2, [r2, #0]
 80086d6:	3b04      	subs	r3, #4
 80086d8:	2a00      	cmp	r2, #0
 80086da:	d1ef      	bne.n	80086bc <quorem+0xe8>
 80086dc:	3c01      	subs	r4, #1
 80086de:	e7ea      	b.n	80086b6 <quorem+0xe2>
 80086e0:	2000      	movs	r0, #0
 80086e2:	e7ee      	b.n	80086c2 <quorem+0xee>
 80086e4:	0000      	movs	r0, r0
	...

080086e8 <_dtoa_r>:
 80086e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086ec:	69c7      	ldr	r7, [r0, #28]
 80086ee:	b097      	sub	sp, #92	@ 0x5c
 80086f0:	ed8d 0b04 	vstr	d0, [sp, #16]
 80086f4:	ec55 4b10 	vmov	r4, r5, d0
 80086f8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80086fa:	9107      	str	r1, [sp, #28]
 80086fc:	4681      	mov	r9, r0
 80086fe:	920c      	str	r2, [sp, #48]	@ 0x30
 8008700:	9311      	str	r3, [sp, #68]	@ 0x44
 8008702:	b97f      	cbnz	r7, 8008724 <_dtoa_r+0x3c>
 8008704:	2010      	movs	r0, #16
 8008706:	f000 fe09 	bl	800931c <malloc>
 800870a:	4602      	mov	r2, r0
 800870c:	f8c9 001c 	str.w	r0, [r9, #28]
 8008710:	b920      	cbnz	r0, 800871c <_dtoa_r+0x34>
 8008712:	4ba9      	ldr	r3, [pc, #676]	@ (80089b8 <_dtoa_r+0x2d0>)
 8008714:	21ef      	movs	r1, #239	@ 0xef
 8008716:	48a9      	ldr	r0, [pc, #676]	@ (80089bc <_dtoa_r+0x2d4>)
 8008718:	f002 fbbe 	bl	800ae98 <__assert_func>
 800871c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8008720:	6007      	str	r7, [r0, #0]
 8008722:	60c7      	str	r7, [r0, #12]
 8008724:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008728:	6819      	ldr	r1, [r3, #0]
 800872a:	b159      	cbz	r1, 8008744 <_dtoa_r+0x5c>
 800872c:	685a      	ldr	r2, [r3, #4]
 800872e:	604a      	str	r2, [r1, #4]
 8008730:	2301      	movs	r3, #1
 8008732:	4093      	lsls	r3, r2
 8008734:	608b      	str	r3, [r1, #8]
 8008736:	4648      	mov	r0, r9
 8008738:	f000 fee6 	bl	8009508 <_Bfree>
 800873c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008740:	2200      	movs	r2, #0
 8008742:	601a      	str	r2, [r3, #0]
 8008744:	1e2b      	subs	r3, r5, #0
 8008746:	bfb9      	ittee	lt
 8008748:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800874c:	9305      	strlt	r3, [sp, #20]
 800874e:	2300      	movge	r3, #0
 8008750:	6033      	strge	r3, [r6, #0]
 8008752:	9f05      	ldr	r7, [sp, #20]
 8008754:	4b9a      	ldr	r3, [pc, #616]	@ (80089c0 <_dtoa_r+0x2d8>)
 8008756:	bfbc      	itt	lt
 8008758:	2201      	movlt	r2, #1
 800875a:	6032      	strlt	r2, [r6, #0]
 800875c:	43bb      	bics	r3, r7
 800875e:	d112      	bne.n	8008786 <_dtoa_r+0x9e>
 8008760:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008762:	f242 730f 	movw	r3, #9999	@ 0x270f
 8008766:	6013      	str	r3, [r2, #0]
 8008768:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800876c:	4323      	orrs	r3, r4
 800876e:	f000 855a 	beq.w	8009226 <_dtoa_r+0xb3e>
 8008772:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008774:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 80089d4 <_dtoa_r+0x2ec>
 8008778:	2b00      	cmp	r3, #0
 800877a:	f000 855c 	beq.w	8009236 <_dtoa_r+0xb4e>
 800877e:	f10a 0303 	add.w	r3, sl, #3
 8008782:	f000 bd56 	b.w	8009232 <_dtoa_r+0xb4a>
 8008786:	ed9d 7b04 	vldr	d7, [sp, #16]
 800878a:	2200      	movs	r2, #0
 800878c:	ec51 0b17 	vmov	r0, r1, d7
 8008790:	2300      	movs	r3, #0
 8008792:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8008796:	f7f8 f9b7 	bl	8000b08 <__aeabi_dcmpeq>
 800879a:	4680      	mov	r8, r0
 800879c:	b158      	cbz	r0, 80087b6 <_dtoa_r+0xce>
 800879e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80087a0:	2301      	movs	r3, #1
 80087a2:	6013      	str	r3, [r2, #0]
 80087a4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80087a6:	b113      	cbz	r3, 80087ae <_dtoa_r+0xc6>
 80087a8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80087aa:	4b86      	ldr	r3, [pc, #536]	@ (80089c4 <_dtoa_r+0x2dc>)
 80087ac:	6013      	str	r3, [r2, #0]
 80087ae:	f8df a228 	ldr.w	sl, [pc, #552]	@ 80089d8 <_dtoa_r+0x2f0>
 80087b2:	f000 bd40 	b.w	8009236 <_dtoa_r+0xb4e>
 80087b6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80087ba:	aa14      	add	r2, sp, #80	@ 0x50
 80087bc:	a915      	add	r1, sp, #84	@ 0x54
 80087be:	4648      	mov	r0, r9
 80087c0:	f001 fa3e 	bl	8009c40 <__d2b>
 80087c4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80087c8:	9002      	str	r0, [sp, #8]
 80087ca:	2e00      	cmp	r6, #0
 80087cc:	d078      	beq.n	80088c0 <_dtoa_r+0x1d8>
 80087ce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80087d0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 80087d4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80087d8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80087dc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80087e0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80087e4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80087e8:	4619      	mov	r1, r3
 80087ea:	2200      	movs	r2, #0
 80087ec:	4b76      	ldr	r3, [pc, #472]	@ (80089c8 <_dtoa_r+0x2e0>)
 80087ee:	f7f7 fd6b 	bl	80002c8 <__aeabi_dsub>
 80087f2:	a36b      	add	r3, pc, #428	@ (adr r3, 80089a0 <_dtoa_r+0x2b8>)
 80087f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087f8:	f7f7 ff1e 	bl	8000638 <__aeabi_dmul>
 80087fc:	a36a      	add	r3, pc, #424	@ (adr r3, 80089a8 <_dtoa_r+0x2c0>)
 80087fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008802:	f7f7 fd63 	bl	80002cc <__adddf3>
 8008806:	4604      	mov	r4, r0
 8008808:	4630      	mov	r0, r6
 800880a:	460d      	mov	r5, r1
 800880c:	f7f7 feaa 	bl	8000564 <__aeabi_i2d>
 8008810:	a367      	add	r3, pc, #412	@ (adr r3, 80089b0 <_dtoa_r+0x2c8>)
 8008812:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008816:	f7f7 ff0f 	bl	8000638 <__aeabi_dmul>
 800881a:	4602      	mov	r2, r0
 800881c:	460b      	mov	r3, r1
 800881e:	4620      	mov	r0, r4
 8008820:	4629      	mov	r1, r5
 8008822:	f7f7 fd53 	bl	80002cc <__adddf3>
 8008826:	4604      	mov	r4, r0
 8008828:	460d      	mov	r5, r1
 800882a:	f7f8 f9b5 	bl	8000b98 <__aeabi_d2iz>
 800882e:	2200      	movs	r2, #0
 8008830:	4607      	mov	r7, r0
 8008832:	2300      	movs	r3, #0
 8008834:	4620      	mov	r0, r4
 8008836:	4629      	mov	r1, r5
 8008838:	f7f8 f970 	bl	8000b1c <__aeabi_dcmplt>
 800883c:	b140      	cbz	r0, 8008850 <_dtoa_r+0x168>
 800883e:	4638      	mov	r0, r7
 8008840:	f7f7 fe90 	bl	8000564 <__aeabi_i2d>
 8008844:	4622      	mov	r2, r4
 8008846:	462b      	mov	r3, r5
 8008848:	f7f8 f95e 	bl	8000b08 <__aeabi_dcmpeq>
 800884c:	b900      	cbnz	r0, 8008850 <_dtoa_r+0x168>
 800884e:	3f01      	subs	r7, #1
 8008850:	2f16      	cmp	r7, #22
 8008852:	d852      	bhi.n	80088fa <_dtoa_r+0x212>
 8008854:	4b5d      	ldr	r3, [pc, #372]	@ (80089cc <_dtoa_r+0x2e4>)
 8008856:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800885a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800885e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008862:	f7f8 f95b 	bl	8000b1c <__aeabi_dcmplt>
 8008866:	2800      	cmp	r0, #0
 8008868:	d049      	beq.n	80088fe <_dtoa_r+0x216>
 800886a:	3f01      	subs	r7, #1
 800886c:	2300      	movs	r3, #0
 800886e:	9310      	str	r3, [sp, #64]	@ 0x40
 8008870:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008872:	1b9b      	subs	r3, r3, r6
 8008874:	1e5a      	subs	r2, r3, #1
 8008876:	bf45      	ittet	mi
 8008878:	f1c3 0301 	rsbmi	r3, r3, #1
 800887c:	9300      	strmi	r3, [sp, #0]
 800887e:	2300      	movpl	r3, #0
 8008880:	2300      	movmi	r3, #0
 8008882:	9206      	str	r2, [sp, #24]
 8008884:	bf54      	ite	pl
 8008886:	9300      	strpl	r3, [sp, #0]
 8008888:	9306      	strmi	r3, [sp, #24]
 800888a:	2f00      	cmp	r7, #0
 800888c:	db39      	blt.n	8008902 <_dtoa_r+0x21a>
 800888e:	9b06      	ldr	r3, [sp, #24]
 8008890:	970d      	str	r7, [sp, #52]	@ 0x34
 8008892:	443b      	add	r3, r7
 8008894:	9306      	str	r3, [sp, #24]
 8008896:	2300      	movs	r3, #0
 8008898:	9308      	str	r3, [sp, #32]
 800889a:	9b07      	ldr	r3, [sp, #28]
 800889c:	2b09      	cmp	r3, #9
 800889e:	d863      	bhi.n	8008968 <_dtoa_r+0x280>
 80088a0:	2b05      	cmp	r3, #5
 80088a2:	bfc4      	itt	gt
 80088a4:	3b04      	subgt	r3, #4
 80088a6:	9307      	strgt	r3, [sp, #28]
 80088a8:	9b07      	ldr	r3, [sp, #28]
 80088aa:	f1a3 0302 	sub.w	r3, r3, #2
 80088ae:	bfcc      	ite	gt
 80088b0:	2400      	movgt	r4, #0
 80088b2:	2401      	movle	r4, #1
 80088b4:	2b03      	cmp	r3, #3
 80088b6:	d863      	bhi.n	8008980 <_dtoa_r+0x298>
 80088b8:	e8df f003 	tbb	[pc, r3]
 80088bc:	2b375452 	.word	0x2b375452
 80088c0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80088c4:	441e      	add	r6, r3
 80088c6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80088ca:	2b20      	cmp	r3, #32
 80088cc:	bfc1      	itttt	gt
 80088ce:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80088d2:	409f      	lslgt	r7, r3
 80088d4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80088d8:	fa24 f303 	lsrgt.w	r3, r4, r3
 80088dc:	bfd6      	itet	le
 80088de:	f1c3 0320 	rsble	r3, r3, #32
 80088e2:	ea47 0003 	orrgt.w	r0, r7, r3
 80088e6:	fa04 f003 	lslle.w	r0, r4, r3
 80088ea:	f7f7 fe2b 	bl	8000544 <__aeabi_ui2d>
 80088ee:	2201      	movs	r2, #1
 80088f0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80088f4:	3e01      	subs	r6, #1
 80088f6:	9212      	str	r2, [sp, #72]	@ 0x48
 80088f8:	e776      	b.n	80087e8 <_dtoa_r+0x100>
 80088fa:	2301      	movs	r3, #1
 80088fc:	e7b7      	b.n	800886e <_dtoa_r+0x186>
 80088fe:	9010      	str	r0, [sp, #64]	@ 0x40
 8008900:	e7b6      	b.n	8008870 <_dtoa_r+0x188>
 8008902:	9b00      	ldr	r3, [sp, #0]
 8008904:	1bdb      	subs	r3, r3, r7
 8008906:	9300      	str	r3, [sp, #0]
 8008908:	427b      	negs	r3, r7
 800890a:	9308      	str	r3, [sp, #32]
 800890c:	2300      	movs	r3, #0
 800890e:	930d      	str	r3, [sp, #52]	@ 0x34
 8008910:	e7c3      	b.n	800889a <_dtoa_r+0x1b2>
 8008912:	2301      	movs	r3, #1
 8008914:	9309      	str	r3, [sp, #36]	@ 0x24
 8008916:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008918:	eb07 0b03 	add.w	fp, r7, r3
 800891c:	f10b 0301 	add.w	r3, fp, #1
 8008920:	2b01      	cmp	r3, #1
 8008922:	9303      	str	r3, [sp, #12]
 8008924:	bfb8      	it	lt
 8008926:	2301      	movlt	r3, #1
 8008928:	e006      	b.n	8008938 <_dtoa_r+0x250>
 800892a:	2301      	movs	r3, #1
 800892c:	9309      	str	r3, [sp, #36]	@ 0x24
 800892e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008930:	2b00      	cmp	r3, #0
 8008932:	dd28      	ble.n	8008986 <_dtoa_r+0x29e>
 8008934:	469b      	mov	fp, r3
 8008936:	9303      	str	r3, [sp, #12]
 8008938:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800893c:	2100      	movs	r1, #0
 800893e:	2204      	movs	r2, #4
 8008940:	f102 0514 	add.w	r5, r2, #20
 8008944:	429d      	cmp	r5, r3
 8008946:	d926      	bls.n	8008996 <_dtoa_r+0x2ae>
 8008948:	6041      	str	r1, [r0, #4]
 800894a:	4648      	mov	r0, r9
 800894c:	f000 fd9c 	bl	8009488 <_Balloc>
 8008950:	4682      	mov	sl, r0
 8008952:	2800      	cmp	r0, #0
 8008954:	d142      	bne.n	80089dc <_dtoa_r+0x2f4>
 8008956:	4b1e      	ldr	r3, [pc, #120]	@ (80089d0 <_dtoa_r+0x2e8>)
 8008958:	4602      	mov	r2, r0
 800895a:	f240 11af 	movw	r1, #431	@ 0x1af
 800895e:	e6da      	b.n	8008716 <_dtoa_r+0x2e>
 8008960:	2300      	movs	r3, #0
 8008962:	e7e3      	b.n	800892c <_dtoa_r+0x244>
 8008964:	2300      	movs	r3, #0
 8008966:	e7d5      	b.n	8008914 <_dtoa_r+0x22c>
 8008968:	2401      	movs	r4, #1
 800896a:	2300      	movs	r3, #0
 800896c:	9307      	str	r3, [sp, #28]
 800896e:	9409      	str	r4, [sp, #36]	@ 0x24
 8008970:	f04f 3bff 	mov.w	fp, #4294967295
 8008974:	2200      	movs	r2, #0
 8008976:	f8cd b00c 	str.w	fp, [sp, #12]
 800897a:	2312      	movs	r3, #18
 800897c:	920c      	str	r2, [sp, #48]	@ 0x30
 800897e:	e7db      	b.n	8008938 <_dtoa_r+0x250>
 8008980:	2301      	movs	r3, #1
 8008982:	9309      	str	r3, [sp, #36]	@ 0x24
 8008984:	e7f4      	b.n	8008970 <_dtoa_r+0x288>
 8008986:	f04f 0b01 	mov.w	fp, #1
 800898a:	f8cd b00c 	str.w	fp, [sp, #12]
 800898e:	465b      	mov	r3, fp
 8008990:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8008994:	e7d0      	b.n	8008938 <_dtoa_r+0x250>
 8008996:	3101      	adds	r1, #1
 8008998:	0052      	lsls	r2, r2, #1
 800899a:	e7d1      	b.n	8008940 <_dtoa_r+0x258>
 800899c:	f3af 8000 	nop.w
 80089a0:	636f4361 	.word	0x636f4361
 80089a4:	3fd287a7 	.word	0x3fd287a7
 80089a8:	8b60c8b3 	.word	0x8b60c8b3
 80089ac:	3fc68a28 	.word	0x3fc68a28
 80089b0:	509f79fb 	.word	0x509f79fb
 80089b4:	3fd34413 	.word	0x3fd34413
 80089b8:	0800bd13 	.word	0x0800bd13
 80089bc:	0800bd2a 	.word	0x0800bd2a
 80089c0:	7ff00000 	.word	0x7ff00000
 80089c4:	0800bcde 	.word	0x0800bcde
 80089c8:	3ff80000 	.word	0x3ff80000
 80089cc:	0800bed8 	.word	0x0800bed8
 80089d0:	0800bd82 	.word	0x0800bd82
 80089d4:	0800bd0f 	.word	0x0800bd0f
 80089d8:	0800bcdd 	.word	0x0800bcdd
 80089dc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80089e0:	6018      	str	r0, [r3, #0]
 80089e2:	9b03      	ldr	r3, [sp, #12]
 80089e4:	2b0e      	cmp	r3, #14
 80089e6:	f200 80a1 	bhi.w	8008b2c <_dtoa_r+0x444>
 80089ea:	2c00      	cmp	r4, #0
 80089ec:	f000 809e 	beq.w	8008b2c <_dtoa_r+0x444>
 80089f0:	2f00      	cmp	r7, #0
 80089f2:	dd33      	ble.n	8008a5c <_dtoa_r+0x374>
 80089f4:	4b9c      	ldr	r3, [pc, #624]	@ (8008c68 <_dtoa_r+0x580>)
 80089f6:	f007 020f 	and.w	r2, r7, #15
 80089fa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80089fe:	ed93 7b00 	vldr	d7, [r3]
 8008a02:	05f8      	lsls	r0, r7, #23
 8008a04:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8008a08:	ea4f 1427 	mov.w	r4, r7, asr #4
 8008a0c:	d516      	bpl.n	8008a3c <_dtoa_r+0x354>
 8008a0e:	4b97      	ldr	r3, [pc, #604]	@ (8008c6c <_dtoa_r+0x584>)
 8008a10:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008a14:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008a18:	f7f7 ff38 	bl	800088c <__aeabi_ddiv>
 8008a1c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008a20:	f004 040f 	and.w	r4, r4, #15
 8008a24:	2603      	movs	r6, #3
 8008a26:	4d91      	ldr	r5, [pc, #580]	@ (8008c6c <_dtoa_r+0x584>)
 8008a28:	b954      	cbnz	r4, 8008a40 <_dtoa_r+0x358>
 8008a2a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008a2e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008a32:	f7f7 ff2b 	bl	800088c <__aeabi_ddiv>
 8008a36:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008a3a:	e028      	b.n	8008a8e <_dtoa_r+0x3a6>
 8008a3c:	2602      	movs	r6, #2
 8008a3e:	e7f2      	b.n	8008a26 <_dtoa_r+0x33e>
 8008a40:	07e1      	lsls	r1, r4, #31
 8008a42:	d508      	bpl.n	8008a56 <_dtoa_r+0x36e>
 8008a44:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008a48:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008a4c:	f7f7 fdf4 	bl	8000638 <__aeabi_dmul>
 8008a50:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008a54:	3601      	adds	r6, #1
 8008a56:	1064      	asrs	r4, r4, #1
 8008a58:	3508      	adds	r5, #8
 8008a5a:	e7e5      	b.n	8008a28 <_dtoa_r+0x340>
 8008a5c:	f000 80af 	beq.w	8008bbe <_dtoa_r+0x4d6>
 8008a60:	427c      	negs	r4, r7
 8008a62:	4b81      	ldr	r3, [pc, #516]	@ (8008c68 <_dtoa_r+0x580>)
 8008a64:	4d81      	ldr	r5, [pc, #516]	@ (8008c6c <_dtoa_r+0x584>)
 8008a66:	f004 020f 	and.w	r2, r4, #15
 8008a6a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008a6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a72:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008a76:	f7f7 fddf 	bl	8000638 <__aeabi_dmul>
 8008a7a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008a7e:	1124      	asrs	r4, r4, #4
 8008a80:	2300      	movs	r3, #0
 8008a82:	2602      	movs	r6, #2
 8008a84:	2c00      	cmp	r4, #0
 8008a86:	f040 808f 	bne.w	8008ba8 <_dtoa_r+0x4c0>
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d1d3      	bne.n	8008a36 <_dtoa_r+0x34e>
 8008a8e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008a90:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8008a94:	2b00      	cmp	r3, #0
 8008a96:	f000 8094 	beq.w	8008bc2 <_dtoa_r+0x4da>
 8008a9a:	4b75      	ldr	r3, [pc, #468]	@ (8008c70 <_dtoa_r+0x588>)
 8008a9c:	2200      	movs	r2, #0
 8008a9e:	4620      	mov	r0, r4
 8008aa0:	4629      	mov	r1, r5
 8008aa2:	f7f8 f83b 	bl	8000b1c <__aeabi_dcmplt>
 8008aa6:	2800      	cmp	r0, #0
 8008aa8:	f000 808b 	beq.w	8008bc2 <_dtoa_r+0x4da>
 8008aac:	9b03      	ldr	r3, [sp, #12]
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	f000 8087 	beq.w	8008bc2 <_dtoa_r+0x4da>
 8008ab4:	f1bb 0f00 	cmp.w	fp, #0
 8008ab8:	dd34      	ble.n	8008b24 <_dtoa_r+0x43c>
 8008aba:	4620      	mov	r0, r4
 8008abc:	4b6d      	ldr	r3, [pc, #436]	@ (8008c74 <_dtoa_r+0x58c>)
 8008abe:	2200      	movs	r2, #0
 8008ac0:	4629      	mov	r1, r5
 8008ac2:	f7f7 fdb9 	bl	8000638 <__aeabi_dmul>
 8008ac6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008aca:	f107 38ff 	add.w	r8, r7, #4294967295
 8008ace:	3601      	adds	r6, #1
 8008ad0:	465c      	mov	r4, fp
 8008ad2:	4630      	mov	r0, r6
 8008ad4:	f7f7 fd46 	bl	8000564 <__aeabi_i2d>
 8008ad8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008adc:	f7f7 fdac 	bl	8000638 <__aeabi_dmul>
 8008ae0:	4b65      	ldr	r3, [pc, #404]	@ (8008c78 <_dtoa_r+0x590>)
 8008ae2:	2200      	movs	r2, #0
 8008ae4:	f7f7 fbf2 	bl	80002cc <__adddf3>
 8008ae8:	4605      	mov	r5, r0
 8008aea:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8008aee:	2c00      	cmp	r4, #0
 8008af0:	d16a      	bne.n	8008bc8 <_dtoa_r+0x4e0>
 8008af2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008af6:	4b61      	ldr	r3, [pc, #388]	@ (8008c7c <_dtoa_r+0x594>)
 8008af8:	2200      	movs	r2, #0
 8008afa:	f7f7 fbe5 	bl	80002c8 <__aeabi_dsub>
 8008afe:	4602      	mov	r2, r0
 8008b00:	460b      	mov	r3, r1
 8008b02:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008b06:	462a      	mov	r2, r5
 8008b08:	4633      	mov	r3, r6
 8008b0a:	f7f8 f825 	bl	8000b58 <__aeabi_dcmpgt>
 8008b0e:	2800      	cmp	r0, #0
 8008b10:	f040 8298 	bne.w	8009044 <_dtoa_r+0x95c>
 8008b14:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008b18:	462a      	mov	r2, r5
 8008b1a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8008b1e:	f7f7 fffd 	bl	8000b1c <__aeabi_dcmplt>
 8008b22:	bb38      	cbnz	r0, 8008b74 <_dtoa_r+0x48c>
 8008b24:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8008b28:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8008b2c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	f2c0 8157 	blt.w	8008de2 <_dtoa_r+0x6fa>
 8008b34:	2f0e      	cmp	r7, #14
 8008b36:	f300 8154 	bgt.w	8008de2 <_dtoa_r+0x6fa>
 8008b3a:	4b4b      	ldr	r3, [pc, #300]	@ (8008c68 <_dtoa_r+0x580>)
 8008b3c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008b40:	ed93 7b00 	vldr	d7, [r3]
 8008b44:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	ed8d 7b00 	vstr	d7, [sp]
 8008b4c:	f280 80e5 	bge.w	8008d1a <_dtoa_r+0x632>
 8008b50:	9b03      	ldr	r3, [sp, #12]
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	f300 80e1 	bgt.w	8008d1a <_dtoa_r+0x632>
 8008b58:	d10c      	bne.n	8008b74 <_dtoa_r+0x48c>
 8008b5a:	4b48      	ldr	r3, [pc, #288]	@ (8008c7c <_dtoa_r+0x594>)
 8008b5c:	2200      	movs	r2, #0
 8008b5e:	ec51 0b17 	vmov	r0, r1, d7
 8008b62:	f7f7 fd69 	bl	8000638 <__aeabi_dmul>
 8008b66:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008b6a:	f7f7 ffeb 	bl	8000b44 <__aeabi_dcmpge>
 8008b6e:	2800      	cmp	r0, #0
 8008b70:	f000 8266 	beq.w	8009040 <_dtoa_r+0x958>
 8008b74:	2400      	movs	r4, #0
 8008b76:	4625      	mov	r5, r4
 8008b78:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008b7a:	4656      	mov	r6, sl
 8008b7c:	ea6f 0803 	mvn.w	r8, r3
 8008b80:	2700      	movs	r7, #0
 8008b82:	4621      	mov	r1, r4
 8008b84:	4648      	mov	r0, r9
 8008b86:	f000 fcbf 	bl	8009508 <_Bfree>
 8008b8a:	2d00      	cmp	r5, #0
 8008b8c:	f000 80bd 	beq.w	8008d0a <_dtoa_r+0x622>
 8008b90:	b12f      	cbz	r7, 8008b9e <_dtoa_r+0x4b6>
 8008b92:	42af      	cmp	r7, r5
 8008b94:	d003      	beq.n	8008b9e <_dtoa_r+0x4b6>
 8008b96:	4639      	mov	r1, r7
 8008b98:	4648      	mov	r0, r9
 8008b9a:	f000 fcb5 	bl	8009508 <_Bfree>
 8008b9e:	4629      	mov	r1, r5
 8008ba0:	4648      	mov	r0, r9
 8008ba2:	f000 fcb1 	bl	8009508 <_Bfree>
 8008ba6:	e0b0      	b.n	8008d0a <_dtoa_r+0x622>
 8008ba8:	07e2      	lsls	r2, r4, #31
 8008baa:	d505      	bpl.n	8008bb8 <_dtoa_r+0x4d0>
 8008bac:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008bb0:	f7f7 fd42 	bl	8000638 <__aeabi_dmul>
 8008bb4:	3601      	adds	r6, #1
 8008bb6:	2301      	movs	r3, #1
 8008bb8:	1064      	asrs	r4, r4, #1
 8008bba:	3508      	adds	r5, #8
 8008bbc:	e762      	b.n	8008a84 <_dtoa_r+0x39c>
 8008bbe:	2602      	movs	r6, #2
 8008bc0:	e765      	b.n	8008a8e <_dtoa_r+0x3a6>
 8008bc2:	9c03      	ldr	r4, [sp, #12]
 8008bc4:	46b8      	mov	r8, r7
 8008bc6:	e784      	b.n	8008ad2 <_dtoa_r+0x3ea>
 8008bc8:	4b27      	ldr	r3, [pc, #156]	@ (8008c68 <_dtoa_r+0x580>)
 8008bca:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008bcc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008bd0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008bd4:	4454      	add	r4, sl
 8008bd6:	2900      	cmp	r1, #0
 8008bd8:	d054      	beq.n	8008c84 <_dtoa_r+0x59c>
 8008bda:	4929      	ldr	r1, [pc, #164]	@ (8008c80 <_dtoa_r+0x598>)
 8008bdc:	2000      	movs	r0, #0
 8008bde:	f7f7 fe55 	bl	800088c <__aeabi_ddiv>
 8008be2:	4633      	mov	r3, r6
 8008be4:	462a      	mov	r2, r5
 8008be6:	f7f7 fb6f 	bl	80002c8 <__aeabi_dsub>
 8008bea:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008bee:	4656      	mov	r6, sl
 8008bf0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008bf4:	f7f7 ffd0 	bl	8000b98 <__aeabi_d2iz>
 8008bf8:	4605      	mov	r5, r0
 8008bfa:	f7f7 fcb3 	bl	8000564 <__aeabi_i2d>
 8008bfe:	4602      	mov	r2, r0
 8008c00:	460b      	mov	r3, r1
 8008c02:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008c06:	f7f7 fb5f 	bl	80002c8 <__aeabi_dsub>
 8008c0a:	3530      	adds	r5, #48	@ 0x30
 8008c0c:	4602      	mov	r2, r0
 8008c0e:	460b      	mov	r3, r1
 8008c10:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008c14:	f806 5b01 	strb.w	r5, [r6], #1
 8008c18:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008c1c:	f7f7 ff7e 	bl	8000b1c <__aeabi_dcmplt>
 8008c20:	2800      	cmp	r0, #0
 8008c22:	d172      	bne.n	8008d0a <_dtoa_r+0x622>
 8008c24:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008c28:	4911      	ldr	r1, [pc, #68]	@ (8008c70 <_dtoa_r+0x588>)
 8008c2a:	2000      	movs	r0, #0
 8008c2c:	f7f7 fb4c 	bl	80002c8 <__aeabi_dsub>
 8008c30:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008c34:	f7f7 ff72 	bl	8000b1c <__aeabi_dcmplt>
 8008c38:	2800      	cmp	r0, #0
 8008c3a:	f040 80b4 	bne.w	8008da6 <_dtoa_r+0x6be>
 8008c3e:	42a6      	cmp	r6, r4
 8008c40:	f43f af70 	beq.w	8008b24 <_dtoa_r+0x43c>
 8008c44:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008c48:	4b0a      	ldr	r3, [pc, #40]	@ (8008c74 <_dtoa_r+0x58c>)
 8008c4a:	2200      	movs	r2, #0
 8008c4c:	f7f7 fcf4 	bl	8000638 <__aeabi_dmul>
 8008c50:	4b08      	ldr	r3, [pc, #32]	@ (8008c74 <_dtoa_r+0x58c>)
 8008c52:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008c56:	2200      	movs	r2, #0
 8008c58:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008c5c:	f7f7 fcec 	bl	8000638 <__aeabi_dmul>
 8008c60:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008c64:	e7c4      	b.n	8008bf0 <_dtoa_r+0x508>
 8008c66:	bf00      	nop
 8008c68:	0800bed8 	.word	0x0800bed8
 8008c6c:	0800beb0 	.word	0x0800beb0
 8008c70:	3ff00000 	.word	0x3ff00000
 8008c74:	40240000 	.word	0x40240000
 8008c78:	401c0000 	.word	0x401c0000
 8008c7c:	40140000 	.word	0x40140000
 8008c80:	3fe00000 	.word	0x3fe00000
 8008c84:	4631      	mov	r1, r6
 8008c86:	4628      	mov	r0, r5
 8008c88:	f7f7 fcd6 	bl	8000638 <__aeabi_dmul>
 8008c8c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008c90:	9413      	str	r4, [sp, #76]	@ 0x4c
 8008c92:	4656      	mov	r6, sl
 8008c94:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008c98:	f7f7 ff7e 	bl	8000b98 <__aeabi_d2iz>
 8008c9c:	4605      	mov	r5, r0
 8008c9e:	f7f7 fc61 	bl	8000564 <__aeabi_i2d>
 8008ca2:	4602      	mov	r2, r0
 8008ca4:	460b      	mov	r3, r1
 8008ca6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008caa:	f7f7 fb0d 	bl	80002c8 <__aeabi_dsub>
 8008cae:	3530      	adds	r5, #48	@ 0x30
 8008cb0:	f806 5b01 	strb.w	r5, [r6], #1
 8008cb4:	4602      	mov	r2, r0
 8008cb6:	460b      	mov	r3, r1
 8008cb8:	42a6      	cmp	r6, r4
 8008cba:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008cbe:	f04f 0200 	mov.w	r2, #0
 8008cc2:	d124      	bne.n	8008d0e <_dtoa_r+0x626>
 8008cc4:	4baf      	ldr	r3, [pc, #700]	@ (8008f84 <_dtoa_r+0x89c>)
 8008cc6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008cca:	f7f7 faff 	bl	80002cc <__adddf3>
 8008cce:	4602      	mov	r2, r0
 8008cd0:	460b      	mov	r3, r1
 8008cd2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008cd6:	f7f7 ff3f 	bl	8000b58 <__aeabi_dcmpgt>
 8008cda:	2800      	cmp	r0, #0
 8008cdc:	d163      	bne.n	8008da6 <_dtoa_r+0x6be>
 8008cde:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008ce2:	49a8      	ldr	r1, [pc, #672]	@ (8008f84 <_dtoa_r+0x89c>)
 8008ce4:	2000      	movs	r0, #0
 8008ce6:	f7f7 faef 	bl	80002c8 <__aeabi_dsub>
 8008cea:	4602      	mov	r2, r0
 8008cec:	460b      	mov	r3, r1
 8008cee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008cf2:	f7f7 ff13 	bl	8000b1c <__aeabi_dcmplt>
 8008cf6:	2800      	cmp	r0, #0
 8008cf8:	f43f af14 	beq.w	8008b24 <_dtoa_r+0x43c>
 8008cfc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8008cfe:	1e73      	subs	r3, r6, #1
 8008d00:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008d02:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008d06:	2b30      	cmp	r3, #48	@ 0x30
 8008d08:	d0f8      	beq.n	8008cfc <_dtoa_r+0x614>
 8008d0a:	4647      	mov	r7, r8
 8008d0c:	e03b      	b.n	8008d86 <_dtoa_r+0x69e>
 8008d0e:	4b9e      	ldr	r3, [pc, #632]	@ (8008f88 <_dtoa_r+0x8a0>)
 8008d10:	f7f7 fc92 	bl	8000638 <__aeabi_dmul>
 8008d14:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008d18:	e7bc      	b.n	8008c94 <_dtoa_r+0x5ac>
 8008d1a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8008d1e:	4656      	mov	r6, sl
 8008d20:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008d24:	4620      	mov	r0, r4
 8008d26:	4629      	mov	r1, r5
 8008d28:	f7f7 fdb0 	bl	800088c <__aeabi_ddiv>
 8008d2c:	f7f7 ff34 	bl	8000b98 <__aeabi_d2iz>
 8008d30:	4680      	mov	r8, r0
 8008d32:	f7f7 fc17 	bl	8000564 <__aeabi_i2d>
 8008d36:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008d3a:	f7f7 fc7d 	bl	8000638 <__aeabi_dmul>
 8008d3e:	4602      	mov	r2, r0
 8008d40:	460b      	mov	r3, r1
 8008d42:	4620      	mov	r0, r4
 8008d44:	4629      	mov	r1, r5
 8008d46:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8008d4a:	f7f7 fabd 	bl	80002c8 <__aeabi_dsub>
 8008d4e:	f806 4b01 	strb.w	r4, [r6], #1
 8008d52:	9d03      	ldr	r5, [sp, #12]
 8008d54:	eba6 040a 	sub.w	r4, r6, sl
 8008d58:	42a5      	cmp	r5, r4
 8008d5a:	4602      	mov	r2, r0
 8008d5c:	460b      	mov	r3, r1
 8008d5e:	d133      	bne.n	8008dc8 <_dtoa_r+0x6e0>
 8008d60:	f7f7 fab4 	bl	80002cc <__adddf3>
 8008d64:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008d68:	4604      	mov	r4, r0
 8008d6a:	460d      	mov	r5, r1
 8008d6c:	f7f7 fef4 	bl	8000b58 <__aeabi_dcmpgt>
 8008d70:	b9c0      	cbnz	r0, 8008da4 <_dtoa_r+0x6bc>
 8008d72:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008d76:	4620      	mov	r0, r4
 8008d78:	4629      	mov	r1, r5
 8008d7a:	f7f7 fec5 	bl	8000b08 <__aeabi_dcmpeq>
 8008d7e:	b110      	cbz	r0, 8008d86 <_dtoa_r+0x69e>
 8008d80:	f018 0f01 	tst.w	r8, #1
 8008d84:	d10e      	bne.n	8008da4 <_dtoa_r+0x6bc>
 8008d86:	9902      	ldr	r1, [sp, #8]
 8008d88:	4648      	mov	r0, r9
 8008d8a:	f000 fbbd 	bl	8009508 <_Bfree>
 8008d8e:	2300      	movs	r3, #0
 8008d90:	7033      	strb	r3, [r6, #0]
 8008d92:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008d94:	3701      	adds	r7, #1
 8008d96:	601f      	str	r7, [r3, #0]
 8008d98:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008d9a:	2b00      	cmp	r3, #0
 8008d9c:	f000 824b 	beq.w	8009236 <_dtoa_r+0xb4e>
 8008da0:	601e      	str	r6, [r3, #0]
 8008da2:	e248      	b.n	8009236 <_dtoa_r+0xb4e>
 8008da4:	46b8      	mov	r8, r7
 8008da6:	4633      	mov	r3, r6
 8008da8:	461e      	mov	r6, r3
 8008daa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008dae:	2a39      	cmp	r2, #57	@ 0x39
 8008db0:	d106      	bne.n	8008dc0 <_dtoa_r+0x6d8>
 8008db2:	459a      	cmp	sl, r3
 8008db4:	d1f8      	bne.n	8008da8 <_dtoa_r+0x6c0>
 8008db6:	2230      	movs	r2, #48	@ 0x30
 8008db8:	f108 0801 	add.w	r8, r8, #1
 8008dbc:	f88a 2000 	strb.w	r2, [sl]
 8008dc0:	781a      	ldrb	r2, [r3, #0]
 8008dc2:	3201      	adds	r2, #1
 8008dc4:	701a      	strb	r2, [r3, #0]
 8008dc6:	e7a0      	b.n	8008d0a <_dtoa_r+0x622>
 8008dc8:	4b6f      	ldr	r3, [pc, #444]	@ (8008f88 <_dtoa_r+0x8a0>)
 8008dca:	2200      	movs	r2, #0
 8008dcc:	f7f7 fc34 	bl	8000638 <__aeabi_dmul>
 8008dd0:	2200      	movs	r2, #0
 8008dd2:	2300      	movs	r3, #0
 8008dd4:	4604      	mov	r4, r0
 8008dd6:	460d      	mov	r5, r1
 8008dd8:	f7f7 fe96 	bl	8000b08 <__aeabi_dcmpeq>
 8008ddc:	2800      	cmp	r0, #0
 8008dde:	d09f      	beq.n	8008d20 <_dtoa_r+0x638>
 8008de0:	e7d1      	b.n	8008d86 <_dtoa_r+0x69e>
 8008de2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008de4:	2a00      	cmp	r2, #0
 8008de6:	f000 80ea 	beq.w	8008fbe <_dtoa_r+0x8d6>
 8008dea:	9a07      	ldr	r2, [sp, #28]
 8008dec:	2a01      	cmp	r2, #1
 8008dee:	f300 80cd 	bgt.w	8008f8c <_dtoa_r+0x8a4>
 8008df2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8008df4:	2a00      	cmp	r2, #0
 8008df6:	f000 80c1 	beq.w	8008f7c <_dtoa_r+0x894>
 8008dfa:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8008dfe:	9c08      	ldr	r4, [sp, #32]
 8008e00:	9e00      	ldr	r6, [sp, #0]
 8008e02:	9a00      	ldr	r2, [sp, #0]
 8008e04:	441a      	add	r2, r3
 8008e06:	9200      	str	r2, [sp, #0]
 8008e08:	9a06      	ldr	r2, [sp, #24]
 8008e0a:	2101      	movs	r1, #1
 8008e0c:	441a      	add	r2, r3
 8008e0e:	4648      	mov	r0, r9
 8008e10:	9206      	str	r2, [sp, #24]
 8008e12:	f000 fc77 	bl	8009704 <__i2b>
 8008e16:	4605      	mov	r5, r0
 8008e18:	b166      	cbz	r6, 8008e34 <_dtoa_r+0x74c>
 8008e1a:	9b06      	ldr	r3, [sp, #24]
 8008e1c:	2b00      	cmp	r3, #0
 8008e1e:	dd09      	ble.n	8008e34 <_dtoa_r+0x74c>
 8008e20:	42b3      	cmp	r3, r6
 8008e22:	9a00      	ldr	r2, [sp, #0]
 8008e24:	bfa8      	it	ge
 8008e26:	4633      	movge	r3, r6
 8008e28:	1ad2      	subs	r2, r2, r3
 8008e2a:	9200      	str	r2, [sp, #0]
 8008e2c:	9a06      	ldr	r2, [sp, #24]
 8008e2e:	1af6      	subs	r6, r6, r3
 8008e30:	1ad3      	subs	r3, r2, r3
 8008e32:	9306      	str	r3, [sp, #24]
 8008e34:	9b08      	ldr	r3, [sp, #32]
 8008e36:	b30b      	cbz	r3, 8008e7c <_dtoa_r+0x794>
 8008e38:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	f000 80c6 	beq.w	8008fcc <_dtoa_r+0x8e4>
 8008e40:	2c00      	cmp	r4, #0
 8008e42:	f000 80c0 	beq.w	8008fc6 <_dtoa_r+0x8de>
 8008e46:	4629      	mov	r1, r5
 8008e48:	4622      	mov	r2, r4
 8008e4a:	4648      	mov	r0, r9
 8008e4c:	f000 fd12 	bl	8009874 <__pow5mult>
 8008e50:	9a02      	ldr	r2, [sp, #8]
 8008e52:	4601      	mov	r1, r0
 8008e54:	4605      	mov	r5, r0
 8008e56:	4648      	mov	r0, r9
 8008e58:	f000 fc6a 	bl	8009730 <__multiply>
 8008e5c:	9902      	ldr	r1, [sp, #8]
 8008e5e:	4680      	mov	r8, r0
 8008e60:	4648      	mov	r0, r9
 8008e62:	f000 fb51 	bl	8009508 <_Bfree>
 8008e66:	9b08      	ldr	r3, [sp, #32]
 8008e68:	1b1b      	subs	r3, r3, r4
 8008e6a:	9308      	str	r3, [sp, #32]
 8008e6c:	f000 80b1 	beq.w	8008fd2 <_dtoa_r+0x8ea>
 8008e70:	9a08      	ldr	r2, [sp, #32]
 8008e72:	4641      	mov	r1, r8
 8008e74:	4648      	mov	r0, r9
 8008e76:	f000 fcfd 	bl	8009874 <__pow5mult>
 8008e7a:	9002      	str	r0, [sp, #8]
 8008e7c:	2101      	movs	r1, #1
 8008e7e:	4648      	mov	r0, r9
 8008e80:	f000 fc40 	bl	8009704 <__i2b>
 8008e84:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008e86:	4604      	mov	r4, r0
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	f000 81d8 	beq.w	800923e <_dtoa_r+0xb56>
 8008e8e:	461a      	mov	r2, r3
 8008e90:	4601      	mov	r1, r0
 8008e92:	4648      	mov	r0, r9
 8008e94:	f000 fcee 	bl	8009874 <__pow5mult>
 8008e98:	9b07      	ldr	r3, [sp, #28]
 8008e9a:	2b01      	cmp	r3, #1
 8008e9c:	4604      	mov	r4, r0
 8008e9e:	f300 809f 	bgt.w	8008fe0 <_dtoa_r+0x8f8>
 8008ea2:	9b04      	ldr	r3, [sp, #16]
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	f040 8097 	bne.w	8008fd8 <_dtoa_r+0x8f0>
 8008eaa:	9b05      	ldr	r3, [sp, #20]
 8008eac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	f040 8093 	bne.w	8008fdc <_dtoa_r+0x8f4>
 8008eb6:	9b05      	ldr	r3, [sp, #20]
 8008eb8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008ebc:	0d1b      	lsrs	r3, r3, #20
 8008ebe:	051b      	lsls	r3, r3, #20
 8008ec0:	b133      	cbz	r3, 8008ed0 <_dtoa_r+0x7e8>
 8008ec2:	9b00      	ldr	r3, [sp, #0]
 8008ec4:	3301      	adds	r3, #1
 8008ec6:	9300      	str	r3, [sp, #0]
 8008ec8:	9b06      	ldr	r3, [sp, #24]
 8008eca:	3301      	adds	r3, #1
 8008ecc:	9306      	str	r3, [sp, #24]
 8008ece:	2301      	movs	r3, #1
 8008ed0:	9308      	str	r3, [sp, #32]
 8008ed2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008ed4:	2b00      	cmp	r3, #0
 8008ed6:	f000 81b8 	beq.w	800924a <_dtoa_r+0xb62>
 8008eda:	6923      	ldr	r3, [r4, #16]
 8008edc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008ee0:	6918      	ldr	r0, [r3, #16]
 8008ee2:	f000 fbc3 	bl	800966c <__hi0bits>
 8008ee6:	f1c0 0020 	rsb	r0, r0, #32
 8008eea:	9b06      	ldr	r3, [sp, #24]
 8008eec:	4418      	add	r0, r3
 8008eee:	f010 001f 	ands.w	r0, r0, #31
 8008ef2:	f000 8082 	beq.w	8008ffa <_dtoa_r+0x912>
 8008ef6:	f1c0 0320 	rsb	r3, r0, #32
 8008efa:	2b04      	cmp	r3, #4
 8008efc:	dd73      	ble.n	8008fe6 <_dtoa_r+0x8fe>
 8008efe:	9b00      	ldr	r3, [sp, #0]
 8008f00:	f1c0 001c 	rsb	r0, r0, #28
 8008f04:	4403      	add	r3, r0
 8008f06:	9300      	str	r3, [sp, #0]
 8008f08:	9b06      	ldr	r3, [sp, #24]
 8008f0a:	4403      	add	r3, r0
 8008f0c:	4406      	add	r6, r0
 8008f0e:	9306      	str	r3, [sp, #24]
 8008f10:	9b00      	ldr	r3, [sp, #0]
 8008f12:	2b00      	cmp	r3, #0
 8008f14:	dd05      	ble.n	8008f22 <_dtoa_r+0x83a>
 8008f16:	9902      	ldr	r1, [sp, #8]
 8008f18:	461a      	mov	r2, r3
 8008f1a:	4648      	mov	r0, r9
 8008f1c:	f000 fd04 	bl	8009928 <__lshift>
 8008f20:	9002      	str	r0, [sp, #8]
 8008f22:	9b06      	ldr	r3, [sp, #24]
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	dd05      	ble.n	8008f34 <_dtoa_r+0x84c>
 8008f28:	4621      	mov	r1, r4
 8008f2a:	461a      	mov	r2, r3
 8008f2c:	4648      	mov	r0, r9
 8008f2e:	f000 fcfb 	bl	8009928 <__lshift>
 8008f32:	4604      	mov	r4, r0
 8008f34:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008f36:	2b00      	cmp	r3, #0
 8008f38:	d061      	beq.n	8008ffe <_dtoa_r+0x916>
 8008f3a:	9802      	ldr	r0, [sp, #8]
 8008f3c:	4621      	mov	r1, r4
 8008f3e:	f000 fd5f 	bl	8009a00 <__mcmp>
 8008f42:	2800      	cmp	r0, #0
 8008f44:	da5b      	bge.n	8008ffe <_dtoa_r+0x916>
 8008f46:	2300      	movs	r3, #0
 8008f48:	9902      	ldr	r1, [sp, #8]
 8008f4a:	220a      	movs	r2, #10
 8008f4c:	4648      	mov	r0, r9
 8008f4e:	f000 fafd 	bl	800954c <__multadd>
 8008f52:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008f54:	9002      	str	r0, [sp, #8]
 8008f56:	f107 38ff 	add.w	r8, r7, #4294967295
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	f000 8177 	beq.w	800924e <_dtoa_r+0xb66>
 8008f60:	4629      	mov	r1, r5
 8008f62:	2300      	movs	r3, #0
 8008f64:	220a      	movs	r2, #10
 8008f66:	4648      	mov	r0, r9
 8008f68:	f000 faf0 	bl	800954c <__multadd>
 8008f6c:	f1bb 0f00 	cmp.w	fp, #0
 8008f70:	4605      	mov	r5, r0
 8008f72:	dc6f      	bgt.n	8009054 <_dtoa_r+0x96c>
 8008f74:	9b07      	ldr	r3, [sp, #28]
 8008f76:	2b02      	cmp	r3, #2
 8008f78:	dc49      	bgt.n	800900e <_dtoa_r+0x926>
 8008f7a:	e06b      	b.n	8009054 <_dtoa_r+0x96c>
 8008f7c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008f7e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8008f82:	e73c      	b.n	8008dfe <_dtoa_r+0x716>
 8008f84:	3fe00000 	.word	0x3fe00000
 8008f88:	40240000 	.word	0x40240000
 8008f8c:	9b03      	ldr	r3, [sp, #12]
 8008f8e:	1e5c      	subs	r4, r3, #1
 8008f90:	9b08      	ldr	r3, [sp, #32]
 8008f92:	42a3      	cmp	r3, r4
 8008f94:	db09      	blt.n	8008faa <_dtoa_r+0x8c2>
 8008f96:	1b1c      	subs	r4, r3, r4
 8008f98:	9b03      	ldr	r3, [sp, #12]
 8008f9a:	2b00      	cmp	r3, #0
 8008f9c:	f6bf af30 	bge.w	8008e00 <_dtoa_r+0x718>
 8008fa0:	9b00      	ldr	r3, [sp, #0]
 8008fa2:	9a03      	ldr	r2, [sp, #12]
 8008fa4:	1a9e      	subs	r6, r3, r2
 8008fa6:	2300      	movs	r3, #0
 8008fa8:	e72b      	b.n	8008e02 <_dtoa_r+0x71a>
 8008faa:	9b08      	ldr	r3, [sp, #32]
 8008fac:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008fae:	9408      	str	r4, [sp, #32]
 8008fb0:	1ae3      	subs	r3, r4, r3
 8008fb2:	441a      	add	r2, r3
 8008fb4:	9e00      	ldr	r6, [sp, #0]
 8008fb6:	9b03      	ldr	r3, [sp, #12]
 8008fb8:	920d      	str	r2, [sp, #52]	@ 0x34
 8008fba:	2400      	movs	r4, #0
 8008fbc:	e721      	b.n	8008e02 <_dtoa_r+0x71a>
 8008fbe:	9c08      	ldr	r4, [sp, #32]
 8008fc0:	9e00      	ldr	r6, [sp, #0]
 8008fc2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8008fc4:	e728      	b.n	8008e18 <_dtoa_r+0x730>
 8008fc6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8008fca:	e751      	b.n	8008e70 <_dtoa_r+0x788>
 8008fcc:	9a08      	ldr	r2, [sp, #32]
 8008fce:	9902      	ldr	r1, [sp, #8]
 8008fd0:	e750      	b.n	8008e74 <_dtoa_r+0x78c>
 8008fd2:	f8cd 8008 	str.w	r8, [sp, #8]
 8008fd6:	e751      	b.n	8008e7c <_dtoa_r+0x794>
 8008fd8:	2300      	movs	r3, #0
 8008fda:	e779      	b.n	8008ed0 <_dtoa_r+0x7e8>
 8008fdc:	9b04      	ldr	r3, [sp, #16]
 8008fde:	e777      	b.n	8008ed0 <_dtoa_r+0x7e8>
 8008fe0:	2300      	movs	r3, #0
 8008fe2:	9308      	str	r3, [sp, #32]
 8008fe4:	e779      	b.n	8008eda <_dtoa_r+0x7f2>
 8008fe6:	d093      	beq.n	8008f10 <_dtoa_r+0x828>
 8008fe8:	9a00      	ldr	r2, [sp, #0]
 8008fea:	331c      	adds	r3, #28
 8008fec:	441a      	add	r2, r3
 8008fee:	9200      	str	r2, [sp, #0]
 8008ff0:	9a06      	ldr	r2, [sp, #24]
 8008ff2:	441a      	add	r2, r3
 8008ff4:	441e      	add	r6, r3
 8008ff6:	9206      	str	r2, [sp, #24]
 8008ff8:	e78a      	b.n	8008f10 <_dtoa_r+0x828>
 8008ffa:	4603      	mov	r3, r0
 8008ffc:	e7f4      	b.n	8008fe8 <_dtoa_r+0x900>
 8008ffe:	9b03      	ldr	r3, [sp, #12]
 8009000:	2b00      	cmp	r3, #0
 8009002:	46b8      	mov	r8, r7
 8009004:	dc20      	bgt.n	8009048 <_dtoa_r+0x960>
 8009006:	469b      	mov	fp, r3
 8009008:	9b07      	ldr	r3, [sp, #28]
 800900a:	2b02      	cmp	r3, #2
 800900c:	dd1e      	ble.n	800904c <_dtoa_r+0x964>
 800900e:	f1bb 0f00 	cmp.w	fp, #0
 8009012:	f47f adb1 	bne.w	8008b78 <_dtoa_r+0x490>
 8009016:	4621      	mov	r1, r4
 8009018:	465b      	mov	r3, fp
 800901a:	2205      	movs	r2, #5
 800901c:	4648      	mov	r0, r9
 800901e:	f000 fa95 	bl	800954c <__multadd>
 8009022:	4601      	mov	r1, r0
 8009024:	4604      	mov	r4, r0
 8009026:	9802      	ldr	r0, [sp, #8]
 8009028:	f000 fcea 	bl	8009a00 <__mcmp>
 800902c:	2800      	cmp	r0, #0
 800902e:	f77f ada3 	ble.w	8008b78 <_dtoa_r+0x490>
 8009032:	4656      	mov	r6, sl
 8009034:	2331      	movs	r3, #49	@ 0x31
 8009036:	f806 3b01 	strb.w	r3, [r6], #1
 800903a:	f108 0801 	add.w	r8, r8, #1
 800903e:	e59f      	b.n	8008b80 <_dtoa_r+0x498>
 8009040:	9c03      	ldr	r4, [sp, #12]
 8009042:	46b8      	mov	r8, r7
 8009044:	4625      	mov	r5, r4
 8009046:	e7f4      	b.n	8009032 <_dtoa_r+0x94a>
 8009048:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800904c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800904e:	2b00      	cmp	r3, #0
 8009050:	f000 8101 	beq.w	8009256 <_dtoa_r+0xb6e>
 8009054:	2e00      	cmp	r6, #0
 8009056:	dd05      	ble.n	8009064 <_dtoa_r+0x97c>
 8009058:	4629      	mov	r1, r5
 800905a:	4632      	mov	r2, r6
 800905c:	4648      	mov	r0, r9
 800905e:	f000 fc63 	bl	8009928 <__lshift>
 8009062:	4605      	mov	r5, r0
 8009064:	9b08      	ldr	r3, [sp, #32]
 8009066:	2b00      	cmp	r3, #0
 8009068:	d05c      	beq.n	8009124 <_dtoa_r+0xa3c>
 800906a:	6869      	ldr	r1, [r5, #4]
 800906c:	4648      	mov	r0, r9
 800906e:	f000 fa0b 	bl	8009488 <_Balloc>
 8009072:	4606      	mov	r6, r0
 8009074:	b928      	cbnz	r0, 8009082 <_dtoa_r+0x99a>
 8009076:	4b82      	ldr	r3, [pc, #520]	@ (8009280 <_dtoa_r+0xb98>)
 8009078:	4602      	mov	r2, r0
 800907a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800907e:	f7ff bb4a 	b.w	8008716 <_dtoa_r+0x2e>
 8009082:	692a      	ldr	r2, [r5, #16]
 8009084:	3202      	adds	r2, #2
 8009086:	0092      	lsls	r2, r2, #2
 8009088:	f105 010c 	add.w	r1, r5, #12
 800908c:	300c      	adds	r0, #12
 800908e:	f001 feed 	bl	800ae6c <memcpy>
 8009092:	2201      	movs	r2, #1
 8009094:	4631      	mov	r1, r6
 8009096:	4648      	mov	r0, r9
 8009098:	f000 fc46 	bl	8009928 <__lshift>
 800909c:	f10a 0301 	add.w	r3, sl, #1
 80090a0:	9300      	str	r3, [sp, #0]
 80090a2:	eb0a 030b 	add.w	r3, sl, fp
 80090a6:	9308      	str	r3, [sp, #32]
 80090a8:	9b04      	ldr	r3, [sp, #16]
 80090aa:	f003 0301 	and.w	r3, r3, #1
 80090ae:	462f      	mov	r7, r5
 80090b0:	9306      	str	r3, [sp, #24]
 80090b2:	4605      	mov	r5, r0
 80090b4:	9b00      	ldr	r3, [sp, #0]
 80090b6:	9802      	ldr	r0, [sp, #8]
 80090b8:	4621      	mov	r1, r4
 80090ba:	f103 3bff 	add.w	fp, r3, #4294967295
 80090be:	f7ff fa89 	bl	80085d4 <quorem>
 80090c2:	4603      	mov	r3, r0
 80090c4:	3330      	adds	r3, #48	@ 0x30
 80090c6:	9003      	str	r0, [sp, #12]
 80090c8:	4639      	mov	r1, r7
 80090ca:	9802      	ldr	r0, [sp, #8]
 80090cc:	9309      	str	r3, [sp, #36]	@ 0x24
 80090ce:	f000 fc97 	bl	8009a00 <__mcmp>
 80090d2:	462a      	mov	r2, r5
 80090d4:	9004      	str	r0, [sp, #16]
 80090d6:	4621      	mov	r1, r4
 80090d8:	4648      	mov	r0, r9
 80090da:	f000 fcad 	bl	8009a38 <__mdiff>
 80090de:	68c2      	ldr	r2, [r0, #12]
 80090e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80090e2:	4606      	mov	r6, r0
 80090e4:	bb02      	cbnz	r2, 8009128 <_dtoa_r+0xa40>
 80090e6:	4601      	mov	r1, r0
 80090e8:	9802      	ldr	r0, [sp, #8]
 80090ea:	f000 fc89 	bl	8009a00 <__mcmp>
 80090ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80090f0:	4602      	mov	r2, r0
 80090f2:	4631      	mov	r1, r6
 80090f4:	4648      	mov	r0, r9
 80090f6:	920c      	str	r2, [sp, #48]	@ 0x30
 80090f8:	9309      	str	r3, [sp, #36]	@ 0x24
 80090fa:	f000 fa05 	bl	8009508 <_Bfree>
 80090fe:	9b07      	ldr	r3, [sp, #28]
 8009100:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009102:	9e00      	ldr	r6, [sp, #0]
 8009104:	ea42 0103 	orr.w	r1, r2, r3
 8009108:	9b06      	ldr	r3, [sp, #24]
 800910a:	4319      	orrs	r1, r3
 800910c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800910e:	d10d      	bne.n	800912c <_dtoa_r+0xa44>
 8009110:	2b39      	cmp	r3, #57	@ 0x39
 8009112:	d027      	beq.n	8009164 <_dtoa_r+0xa7c>
 8009114:	9a04      	ldr	r2, [sp, #16]
 8009116:	2a00      	cmp	r2, #0
 8009118:	dd01      	ble.n	800911e <_dtoa_r+0xa36>
 800911a:	9b03      	ldr	r3, [sp, #12]
 800911c:	3331      	adds	r3, #49	@ 0x31
 800911e:	f88b 3000 	strb.w	r3, [fp]
 8009122:	e52e      	b.n	8008b82 <_dtoa_r+0x49a>
 8009124:	4628      	mov	r0, r5
 8009126:	e7b9      	b.n	800909c <_dtoa_r+0x9b4>
 8009128:	2201      	movs	r2, #1
 800912a:	e7e2      	b.n	80090f2 <_dtoa_r+0xa0a>
 800912c:	9904      	ldr	r1, [sp, #16]
 800912e:	2900      	cmp	r1, #0
 8009130:	db04      	blt.n	800913c <_dtoa_r+0xa54>
 8009132:	9807      	ldr	r0, [sp, #28]
 8009134:	4301      	orrs	r1, r0
 8009136:	9806      	ldr	r0, [sp, #24]
 8009138:	4301      	orrs	r1, r0
 800913a:	d120      	bne.n	800917e <_dtoa_r+0xa96>
 800913c:	2a00      	cmp	r2, #0
 800913e:	ddee      	ble.n	800911e <_dtoa_r+0xa36>
 8009140:	9902      	ldr	r1, [sp, #8]
 8009142:	9300      	str	r3, [sp, #0]
 8009144:	2201      	movs	r2, #1
 8009146:	4648      	mov	r0, r9
 8009148:	f000 fbee 	bl	8009928 <__lshift>
 800914c:	4621      	mov	r1, r4
 800914e:	9002      	str	r0, [sp, #8]
 8009150:	f000 fc56 	bl	8009a00 <__mcmp>
 8009154:	2800      	cmp	r0, #0
 8009156:	9b00      	ldr	r3, [sp, #0]
 8009158:	dc02      	bgt.n	8009160 <_dtoa_r+0xa78>
 800915a:	d1e0      	bne.n	800911e <_dtoa_r+0xa36>
 800915c:	07da      	lsls	r2, r3, #31
 800915e:	d5de      	bpl.n	800911e <_dtoa_r+0xa36>
 8009160:	2b39      	cmp	r3, #57	@ 0x39
 8009162:	d1da      	bne.n	800911a <_dtoa_r+0xa32>
 8009164:	2339      	movs	r3, #57	@ 0x39
 8009166:	f88b 3000 	strb.w	r3, [fp]
 800916a:	4633      	mov	r3, r6
 800916c:	461e      	mov	r6, r3
 800916e:	3b01      	subs	r3, #1
 8009170:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8009174:	2a39      	cmp	r2, #57	@ 0x39
 8009176:	d04e      	beq.n	8009216 <_dtoa_r+0xb2e>
 8009178:	3201      	adds	r2, #1
 800917a:	701a      	strb	r2, [r3, #0]
 800917c:	e501      	b.n	8008b82 <_dtoa_r+0x49a>
 800917e:	2a00      	cmp	r2, #0
 8009180:	dd03      	ble.n	800918a <_dtoa_r+0xaa2>
 8009182:	2b39      	cmp	r3, #57	@ 0x39
 8009184:	d0ee      	beq.n	8009164 <_dtoa_r+0xa7c>
 8009186:	3301      	adds	r3, #1
 8009188:	e7c9      	b.n	800911e <_dtoa_r+0xa36>
 800918a:	9a00      	ldr	r2, [sp, #0]
 800918c:	9908      	ldr	r1, [sp, #32]
 800918e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8009192:	428a      	cmp	r2, r1
 8009194:	d028      	beq.n	80091e8 <_dtoa_r+0xb00>
 8009196:	9902      	ldr	r1, [sp, #8]
 8009198:	2300      	movs	r3, #0
 800919a:	220a      	movs	r2, #10
 800919c:	4648      	mov	r0, r9
 800919e:	f000 f9d5 	bl	800954c <__multadd>
 80091a2:	42af      	cmp	r7, r5
 80091a4:	9002      	str	r0, [sp, #8]
 80091a6:	f04f 0300 	mov.w	r3, #0
 80091aa:	f04f 020a 	mov.w	r2, #10
 80091ae:	4639      	mov	r1, r7
 80091b0:	4648      	mov	r0, r9
 80091b2:	d107      	bne.n	80091c4 <_dtoa_r+0xadc>
 80091b4:	f000 f9ca 	bl	800954c <__multadd>
 80091b8:	4607      	mov	r7, r0
 80091ba:	4605      	mov	r5, r0
 80091bc:	9b00      	ldr	r3, [sp, #0]
 80091be:	3301      	adds	r3, #1
 80091c0:	9300      	str	r3, [sp, #0]
 80091c2:	e777      	b.n	80090b4 <_dtoa_r+0x9cc>
 80091c4:	f000 f9c2 	bl	800954c <__multadd>
 80091c8:	4629      	mov	r1, r5
 80091ca:	4607      	mov	r7, r0
 80091cc:	2300      	movs	r3, #0
 80091ce:	220a      	movs	r2, #10
 80091d0:	4648      	mov	r0, r9
 80091d2:	f000 f9bb 	bl	800954c <__multadd>
 80091d6:	4605      	mov	r5, r0
 80091d8:	e7f0      	b.n	80091bc <_dtoa_r+0xad4>
 80091da:	f1bb 0f00 	cmp.w	fp, #0
 80091de:	bfcc      	ite	gt
 80091e0:	465e      	movgt	r6, fp
 80091e2:	2601      	movle	r6, #1
 80091e4:	4456      	add	r6, sl
 80091e6:	2700      	movs	r7, #0
 80091e8:	9902      	ldr	r1, [sp, #8]
 80091ea:	9300      	str	r3, [sp, #0]
 80091ec:	2201      	movs	r2, #1
 80091ee:	4648      	mov	r0, r9
 80091f0:	f000 fb9a 	bl	8009928 <__lshift>
 80091f4:	4621      	mov	r1, r4
 80091f6:	9002      	str	r0, [sp, #8]
 80091f8:	f000 fc02 	bl	8009a00 <__mcmp>
 80091fc:	2800      	cmp	r0, #0
 80091fe:	dcb4      	bgt.n	800916a <_dtoa_r+0xa82>
 8009200:	d102      	bne.n	8009208 <_dtoa_r+0xb20>
 8009202:	9b00      	ldr	r3, [sp, #0]
 8009204:	07db      	lsls	r3, r3, #31
 8009206:	d4b0      	bmi.n	800916a <_dtoa_r+0xa82>
 8009208:	4633      	mov	r3, r6
 800920a:	461e      	mov	r6, r3
 800920c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009210:	2a30      	cmp	r2, #48	@ 0x30
 8009212:	d0fa      	beq.n	800920a <_dtoa_r+0xb22>
 8009214:	e4b5      	b.n	8008b82 <_dtoa_r+0x49a>
 8009216:	459a      	cmp	sl, r3
 8009218:	d1a8      	bne.n	800916c <_dtoa_r+0xa84>
 800921a:	2331      	movs	r3, #49	@ 0x31
 800921c:	f108 0801 	add.w	r8, r8, #1
 8009220:	f88a 3000 	strb.w	r3, [sl]
 8009224:	e4ad      	b.n	8008b82 <_dtoa_r+0x49a>
 8009226:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009228:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8009284 <_dtoa_r+0xb9c>
 800922c:	b11b      	cbz	r3, 8009236 <_dtoa_r+0xb4e>
 800922e:	f10a 0308 	add.w	r3, sl, #8
 8009232:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8009234:	6013      	str	r3, [r2, #0]
 8009236:	4650      	mov	r0, sl
 8009238:	b017      	add	sp, #92	@ 0x5c
 800923a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800923e:	9b07      	ldr	r3, [sp, #28]
 8009240:	2b01      	cmp	r3, #1
 8009242:	f77f ae2e 	ble.w	8008ea2 <_dtoa_r+0x7ba>
 8009246:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009248:	9308      	str	r3, [sp, #32]
 800924a:	2001      	movs	r0, #1
 800924c:	e64d      	b.n	8008eea <_dtoa_r+0x802>
 800924e:	f1bb 0f00 	cmp.w	fp, #0
 8009252:	f77f aed9 	ble.w	8009008 <_dtoa_r+0x920>
 8009256:	4656      	mov	r6, sl
 8009258:	9802      	ldr	r0, [sp, #8]
 800925a:	4621      	mov	r1, r4
 800925c:	f7ff f9ba 	bl	80085d4 <quorem>
 8009260:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8009264:	f806 3b01 	strb.w	r3, [r6], #1
 8009268:	eba6 020a 	sub.w	r2, r6, sl
 800926c:	4593      	cmp	fp, r2
 800926e:	ddb4      	ble.n	80091da <_dtoa_r+0xaf2>
 8009270:	9902      	ldr	r1, [sp, #8]
 8009272:	2300      	movs	r3, #0
 8009274:	220a      	movs	r2, #10
 8009276:	4648      	mov	r0, r9
 8009278:	f000 f968 	bl	800954c <__multadd>
 800927c:	9002      	str	r0, [sp, #8]
 800927e:	e7eb      	b.n	8009258 <_dtoa_r+0xb70>
 8009280:	0800bd82 	.word	0x0800bd82
 8009284:	0800bd06 	.word	0x0800bd06

08009288 <_free_r>:
 8009288:	b538      	push	{r3, r4, r5, lr}
 800928a:	4605      	mov	r5, r0
 800928c:	2900      	cmp	r1, #0
 800928e:	d041      	beq.n	8009314 <_free_r+0x8c>
 8009290:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009294:	1f0c      	subs	r4, r1, #4
 8009296:	2b00      	cmp	r3, #0
 8009298:	bfb8      	it	lt
 800929a:	18e4      	addlt	r4, r4, r3
 800929c:	f000 f8e8 	bl	8009470 <__malloc_lock>
 80092a0:	4a1d      	ldr	r2, [pc, #116]	@ (8009318 <_free_r+0x90>)
 80092a2:	6813      	ldr	r3, [r2, #0]
 80092a4:	b933      	cbnz	r3, 80092b4 <_free_r+0x2c>
 80092a6:	6063      	str	r3, [r4, #4]
 80092a8:	6014      	str	r4, [r2, #0]
 80092aa:	4628      	mov	r0, r5
 80092ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80092b0:	f000 b8e4 	b.w	800947c <__malloc_unlock>
 80092b4:	42a3      	cmp	r3, r4
 80092b6:	d908      	bls.n	80092ca <_free_r+0x42>
 80092b8:	6820      	ldr	r0, [r4, #0]
 80092ba:	1821      	adds	r1, r4, r0
 80092bc:	428b      	cmp	r3, r1
 80092be:	bf01      	itttt	eq
 80092c0:	6819      	ldreq	r1, [r3, #0]
 80092c2:	685b      	ldreq	r3, [r3, #4]
 80092c4:	1809      	addeq	r1, r1, r0
 80092c6:	6021      	streq	r1, [r4, #0]
 80092c8:	e7ed      	b.n	80092a6 <_free_r+0x1e>
 80092ca:	461a      	mov	r2, r3
 80092cc:	685b      	ldr	r3, [r3, #4]
 80092ce:	b10b      	cbz	r3, 80092d4 <_free_r+0x4c>
 80092d0:	42a3      	cmp	r3, r4
 80092d2:	d9fa      	bls.n	80092ca <_free_r+0x42>
 80092d4:	6811      	ldr	r1, [r2, #0]
 80092d6:	1850      	adds	r0, r2, r1
 80092d8:	42a0      	cmp	r0, r4
 80092da:	d10b      	bne.n	80092f4 <_free_r+0x6c>
 80092dc:	6820      	ldr	r0, [r4, #0]
 80092de:	4401      	add	r1, r0
 80092e0:	1850      	adds	r0, r2, r1
 80092e2:	4283      	cmp	r3, r0
 80092e4:	6011      	str	r1, [r2, #0]
 80092e6:	d1e0      	bne.n	80092aa <_free_r+0x22>
 80092e8:	6818      	ldr	r0, [r3, #0]
 80092ea:	685b      	ldr	r3, [r3, #4]
 80092ec:	6053      	str	r3, [r2, #4]
 80092ee:	4408      	add	r0, r1
 80092f0:	6010      	str	r0, [r2, #0]
 80092f2:	e7da      	b.n	80092aa <_free_r+0x22>
 80092f4:	d902      	bls.n	80092fc <_free_r+0x74>
 80092f6:	230c      	movs	r3, #12
 80092f8:	602b      	str	r3, [r5, #0]
 80092fa:	e7d6      	b.n	80092aa <_free_r+0x22>
 80092fc:	6820      	ldr	r0, [r4, #0]
 80092fe:	1821      	adds	r1, r4, r0
 8009300:	428b      	cmp	r3, r1
 8009302:	bf04      	itt	eq
 8009304:	6819      	ldreq	r1, [r3, #0]
 8009306:	685b      	ldreq	r3, [r3, #4]
 8009308:	6063      	str	r3, [r4, #4]
 800930a:	bf04      	itt	eq
 800930c:	1809      	addeq	r1, r1, r0
 800930e:	6021      	streq	r1, [r4, #0]
 8009310:	6054      	str	r4, [r2, #4]
 8009312:	e7ca      	b.n	80092aa <_free_r+0x22>
 8009314:	bd38      	pop	{r3, r4, r5, pc}
 8009316:	bf00      	nop
 8009318:	200005a4 	.word	0x200005a4

0800931c <malloc>:
 800931c:	4b02      	ldr	r3, [pc, #8]	@ (8009328 <malloc+0xc>)
 800931e:	4601      	mov	r1, r0
 8009320:	6818      	ldr	r0, [r3, #0]
 8009322:	f000 b825 	b.w	8009370 <_malloc_r>
 8009326:	bf00      	nop
 8009328:	2000004c 	.word	0x2000004c

0800932c <sbrk_aligned>:
 800932c:	b570      	push	{r4, r5, r6, lr}
 800932e:	4e0f      	ldr	r6, [pc, #60]	@ (800936c <sbrk_aligned+0x40>)
 8009330:	460c      	mov	r4, r1
 8009332:	6831      	ldr	r1, [r6, #0]
 8009334:	4605      	mov	r5, r0
 8009336:	b911      	cbnz	r1, 800933e <sbrk_aligned+0x12>
 8009338:	f001 fd88 	bl	800ae4c <_sbrk_r>
 800933c:	6030      	str	r0, [r6, #0]
 800933e:	4621      	mov	r1, r4
 8009340:	4628      	mov	r0, r5
 8009342:	f001 fd83 	bl	800ae4c <_sbrk_r>
 8009346:	1c43      	adds	r3, r0, #1
 8009348:	d103      	bne.n	8009352 <sbrk_aligned+0x26>
 800934a:	f04f 34ff 	mov.w	r4, #4294967295
 800934e:	4620      	mov	r0, r4
 8009350:	bd70      	pop	{r4, r5, r6, pc}
 8009352:	1cc4      	adds	r4, r0, #3
 8009354:	f024 0403 	bic.w	r4, r4, #3
 8009358:	42a0      	cmp	r0, r4
 800935a:	d0f8      	beq.n	800934e <sbrk_aligned+0x22>
 800935c:	1a21      	subs	r1, r4, r0
 800935e:	4628      	mov	r0, r5
 8009360:	f001 fd74 	bl	800ae4c <_sbrk_r>
 8009364:	3001      	adds	r0, #1
 8009366:	d1f2      	bne.n	800934e <sbrk_aligned+0x22>
 8009368:	e7ef      	b.n	800934a <sbrk_aligned+0x1e>
 800936a:	bf00      	nop
 800936c:	200005a0 	.word	0x200005a0

08009370 <_malloc_r>:
 8009370:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009374:	1ccd      	adds	r5, r1, #3
 8009376:	f025 0503 	bic.w	r5, r5, #3
 800937a:	3508      	adds	r5, #8
 800937c:	2d0c      	cmp	r5, #12
 800937e:	bf38      	it	cc
 8009380:	250c      	movcc	r5, #12
 8009382:	2d00      	cmp	r5, #0
 8009384:	4606      	mov	r6, r0
 8009386:	db01      	blt.n	800938c <_malloc_r+0x1c>
 8009388:	42a9      	cmp	r1, r5
 800938a:	d904      	bls.n	8009396 <_malloc_r+0x26>
 800938c:	230c      	movs	r3, #12
 800938e:	6033      	str	r3, [r6, #0]
 8009390:	2000      	movs	r0, #0
 8009392:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009396:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800946c <_malloc_r+0xfc>
 800939a:	f000 f869 	bl	8009470 <__malloc_lock>
 800939e:	f8d8 3000 	ldr.w	r3, [r8]
 80093a2:	461c      	mov	r4, r3
 80093a4:	bb44      	cbnz	r4, 80093f8 <_malloc_r+0x88>
 80093a6:	4629      	mov	r1, r5
 80093a8:	4630      	mov	r0, r6
 80093aa:	f7ff ffbf 	bl	800932c <sbrk_aligned>
 80093ae:	1c43      	adds	r3, r0, #1
 80093b0:	4604      	mov	r4, r0
 80093b2:	d158      	bne.n	8009466 <_malloc_r+0xf6>
 80093b4:	f8d8 4000 	ldr.w	r4, [r8]
 80093b8:	4627      	mov	r7, r4
 80093ba:	2f00      	cmp	r7, #0
 80093bc:	d143      	bne.n	8009446 <_malloc_r+0xd6>
 80093be:	2c00      	cmp	r4, #0
 80093c0:	d04b      	beq.n	800945a <_malloc_r+0xea>
 80093c2:	6823      	ldr	r3, [r4, #0]
 80093c4:	4639      	mov	r1, r7
 80093c6:	4630      	mov	r0, r6
 80093c8:	eb04 0903 	add.w	r9, r4, r3
 80093cc:	f001 fd3e 	bl	800ae4c <_sbrk_r>
 80093d0:	4581      	cmp	r9, r0
 80093d2:	d142      	bne.n	800945a <_malloc_r+0xea>
 80093d4:	6821      	ldr	r1, [r4, #0]
 80093d6:	1a6d      	subs	r5, r5, r1
 80093d8:	4629      	mov	r1, r5
 80093da:	4630      	mov	r0, r6
 80093dc:	f7ff ffa6 	bl	800932c <sbrk_aligned>
 80093e0:	3001      	adds	r0, #1
 80093e2:	d03a      	beq.n	800945a <_malloc_r+0xea>
 80093e4:	6823      	ldr	r3, [r4, #0]
 80093e6:	442b      	add	r3, r5
 80093e8:	6023      	str	r3, [r4, #0]
 80093ea:	f8d8 3000 	ldr.w	r3, [r8]
 80093ee:	685a      	ldr	r2, [r3, #4]
 80093f0:	bb62      	cbnz	r2, 800944c <_malloc_r+0xdc>
 80093f2:	f8c8 7000 	str.w	r7, [r8]
 80093f6:	e00f      	b.n	8009418 <_malloc_r+0xa8>
 80093f8:	6822      	ldr	r2, [r4, #0]
 80093fa:	1b52      	subs	r2, r2, r5
 80093fc:	d420      	bmi.n	8009440 <_malloc_r+0xd0>
 80093fe:	2a0b      	cmp	r2, #11
 8009400:	d917      	bls.n	8009432 <_malloc_r+0xc2>
 8009402:	1961      	adds	r1, r4, r5
 8009404:	42a3      	cmp	r3, r4
 8009406:	6025      	str	r5, [r4, #0]
 8009408:	bf18      	it	ne
 800940a:	6059      	strne	r1, [r3, #4]
 800940c:	6863      	ldr	r3, [r4, #4]
 800940e:	bf08      	it	eq
 8009410:	f8c8 1000 	streq.w	r1, [r8]
 8009414:	5162      	str	r2, [r4, r5]
 8009416:	604b      	str	r3, [r1, #4]
 8009418:	4630      	mov	r0, r6
 800941a:	f000 f82f 	bl	800947c <__malloc_unlock>
 800941e:	f104 000b 	add.w	r0, r4, #11
 8009422:	1d23      	adds	r3, r4, #4
 8009424:	f020 0007 	bic.w	r0, r0, #7
 8009428:	1ac2      	subs	r2, r0, r3
 800942a:	bf1c      	itt	ne
 800942c:	1a1b      	subne	r3, r3, r0
 800942e:	50a3      	strne	r3, [r4, r2]
 8009430:	e7af      	b.n	8009392 <_malloc_r+0x22>
 8009432:	6862      	ldr	r2, [r4, #4]
 8009434:	42a3      	cmp	r3, r4
 8009436:	bf0c      	ite	eq
 8009438:	f8c8 2000 	streq.w	r2, [r8]
 800943c:	605a      	strne	r2, [r3, #4]
 800943e:	e7eb      	b.n	8009418 <_malloc_r+0xa8>
 8009440:	4623      	mov	r3, r4
 8009442:	6864      	ldr	r4, [r4, #4]
 8009444:	e7ae      	b.n	80093a4 <_malloc_r+0x34>
 8009446:	463c      	mov	r4, r7
 8009448:	687f      	ldr	r7, [r7, #4]
 800944a:	e7b6      	b.n	80093ba <_malloc_r+0x4a>
 800944c:	461a      	mov	r2, r3
 800944e:	685b      	ldr	r3, [r3, #4]
 8009450:	42a3      	cmp	r3, r4
 8009452:	d1fb      	bne.n	800944c <_malloc_r+0xdc>
 8009454:	2300      	movs	r3, #0
 8009456:	6053      	str	r3, [r2, #4]
 8009458:	e7de      	b.n	8009418 <_malloc_r+0xa8>
 800945a:	230c      	movs	r3, #12
 800945c:	6033      	str	r3, [r6, #0]
 800945e:	4630      	mov	r0, r6
 8009460:	f000 f80c 	bl	800947c <__malloc_unlock>
 8009464:	e794      	b.n	8009390 <_malloc_r+0x20>
 8009466:	6005      	str	r5, [r0, #0]
 8009468:	e7d6      	b.n	8009418 <_malloc_r+0xa8>
 800946a:	bf00      	nop
 800946c:	200005a4 	.word	0x200005a4

08009470 <__malloc_lock>:
 8009470:	4801      	ldr	r0, [pc, #4]	@ (8009478 <__malloc_lock+0x8>)
 8009472:	f7ff b8a6 	b.w	80085c2 <__retarget_lock_acquire_recursive>
 8009476:	bf00      	nop
 8009478:	2000059c 	.word	0x2000059c

0800947c <__malloc_unlock>:
 800947c:	4801      	ldr	r0, [pc, #4]	@ (8009484 <__malloc_unlock+0x8>)
 800947e:	f7ff b8a1 	b.w	80085c4 <__retarget_lock_release_recursive>
 8009482:	bf00      	nop
 8009484:	2000059c 	.word	0x2000059c

08009488 <_Balloc>:
 8009488:	b570      	push	{r4, r5, r6, lr}
 800948a:	69c6      	ldr	r6, [r0, #28]
 800948c:	4604      	mov	r4, r0
 800948e:	460d      	mov	r5, r1
 8009490:	b976      	cbnz	r6, 80094b0 <_Balloc+0x28>
 8009492:	2010      	movs	r0, #16
 8009494:	f7ff ff42 	bl	800931c <malloc>
 8009498:	4602      	mov	r2, r0
 800949a:	61e0      	str	r0, [r4, #28]
 800949c:	b920      	cbnz	r0, 80094a8 <_Balloc+0x20>
 800949e:	4b18      	ldr	r3, [pc, #96]	@ (8009500 <_Balloc+0x78>)
 80094a0:	4818      	ldr	r0, [pc, #96]	@ (8009504 <_Balloc+0x7c>)
 80094a2:	216b      	movs	r1, #107	@ 0x6b
 80094a4:	f001 fcf8 	bl	800ae98 <__assert_func>
 80094a8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80094ac:	6006      	str	r6, [r0, #0]
 80094ae:	60c6      	str	r6, [r0, #12]
 80094b0:	69e6      	ldr	r6, [r4, #28]
 80094b2:	68f3      	ldr	r3, [r6, #12]
 80094b4:	b183      	cbz	r3, 80094d8 <_Balloc+0x50>
 80094b6:	69e3      	ldr	r3, [r4, #28]
 80094b8:	68db      	ldr	r3, [r3, #12]
 80094ba:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80094be:	b9b8      	cbnz	r0, 80094f0 <_Balloc+0x68>
 80094c0:	2101      	movs	r1, #1
 80094c2:	fa01 f605 	lsl.w	r6, r1, r5
 80094c6:	1d72      	adds	r2, r6, #5
 80094c8:	0092      	lsls	r2, r2, #2
 80094ca:	4620      	mov	r0, r4
 80094cc:	f001 fd02 	bl	800aed4 <_calloc_r>
 80094d0:	b160      	cbz	r0, 80094ec <_Balloc+0x64>
 80094d2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80094d6:	e00e      	b.n	80094f6 <_Balloc+0x6e>
 80094d8:	2221      	movs	r2, #33	@ 0x21
 80094da:	2104      	movs	r1, #4
 80094dc:	4620      	mov	r0, r4
 80094de:	f001 fcf9 	bl	800aed4 <_calloc_r>
 80094e2:	69e3      	ldr	r3, [r4, #28]
 80094e4:	60f0      	str	r0, [r6, #12]
 80094e6:	68db      	ldr	r3, [r3, #12]
 80094e8:	2b00      	cmp	r3, #0
 80094ea:	d1e4      	bne.n	80094b6 <_Balloc+0x2e>
 80094ec:	2000      	movs	r0, #0
 80094ee:	bd70      	pop	{r4, r5, r6, pc}
 80094f0:	6802      	ldr	r2, [r0, #0]
 80094f2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80094f6:	2300      	movs	r3, #0
 80094f8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80094fc:	e7f7      	b.n	80094ee <_Balloc+0x66>
 80094fe:	bf00      	nop
 8009500:	0800bd13 	.word	0x0800bd13
 8009504:	0800bd93 	.word	0x0800bd93

08009508 <_Bfree>:
 8009508:	b570      	push	{r4, r5, r6, lr}
 800950a:	69c6      	ldr	r6, [r0, #28]
 800950c:	4605      	mov	r5, r0
 800950e:	460c      	mov	r4, r1
 8009510:	b976      	cbnz	r6, 8009530 <_Bfree+0x28>
 8009512:	2010      	movs	r0, #16
 8009514:	f7ff ff02 	bl	800931c <malloc>
 8009518:	4602      	mov	r2, r0
 800951a:	61e8      	str	r0, [r5, #28]
 800951c:	b920      	cbnz	r0, 8009528 <_Bfree+0x20>
 800951e:	4b09      	ldr	r3, [pc, #36]	@ (8009544 <_Bfree+0x3c>)
 8009520:	4809      	ldr	r0, [pc, #36]	@ (8009548 <_Bfree+0x40>)
 8009522:	218f      	movs	r1, #143	@ 0x8f
 8009524:	f001 fcb8 	bl	800ae98 <__assert_func>
 8009528:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800952c:	6006      	str	r6, [r0, #0]
 800952e:	60c6      	str	r6, [r0, #12]
 8009530:	b13c      	cbz	r4, 8009542 <_Bfree+0x3a>
 8009532:	69eb      	ldr	r3, [r5, #28]
 8009534:	6862      	ldr	r2, [r4, #4]
 8009536:	68db      	ldr	r3, [r3, #12]
 8009538:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800953c:	6021      	str	r1, [r4, #0]
 800953e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009542:	bd70      	pop	{r4, r5, r6, pc}
 8009544:	0800bd13 	.word	0x0800bd13
 8009548:	0800bd93 	.word	0x0800bd93

0800954c <__multadd>:
 800954c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009550:	690d      	ldr	r5, [r1, #16]
 8009552:	4607      	mov	r7, r0
 8009554:	460c      	mov	r4, r1
 8009556:	461e      	mov	r6, r3
 8009558:	f101 0c14 	add.w	ip, r1, #20
 800955c:	2000      	movs	r0, #0
 800955e:	f8dc 3000 	ldr.w	r3, [ip]
 8009562:	b299      	uxth	r1, r3
 8009564:	fb02 6101 	mla	r1, r2, r1, r6
 8009568:	0c1e      	lsrs	r6, r3, #16
 800956a:	0c0b      	lsrs	r3, r1, #16
 800956c:	fb02 3306 	mla	r3, r2, r6, r3
 8009570:	b289      	uxth	r1, r1
 8009572:	3001      	adds	r0, #1
 8009574:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009578:	4285      	cmp	r5, r0
 800957a:	f84c 1b04 	str.w	r1, [ip], #4
 800957e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009582:	dcec      	bgt.n	800955e <__multadd+0x12>
 8009584:	b30e      	cbz	r6, 80095ca <__multadd+0x7e>
 8009586:	68a3      	ldr	r3, [r4, #8]
 8009588:	42ab      	cmp	r3, r5
 800958a:	dc19      	bgt.n	80095c0 <__multadd+0x74>
 800958c:	6861      	ldr	r1, [r4, #4]
 800958e:	4638      	mov	r0, r7
 8009590:	3101      	adds	r1, #1
 8009592:	f7ff ff79 	bl	8009488 <_Balloc>
 8009596:	4680      	mov	r8, r0
 8009598:	b928      	cbnz	r0, 80095a6 <__multadd+0x5a>
 800959a:	4602      	mov	r2, r0
 800959c:	4b0c      	ldr	r3, [pc, #48]	@ (80095d0 <__multadd+0x84>)
 800959e:	480d      	ldr	r0, [pc, #52]	@ (80095d4 <__multadd+0x88>)
 80095a0:	21ba      	movs	r1, #186	@ 0xba
 80095a2:	f001 fc79 	bl	800ae98 <__assert_func>
 80095a6:	6922      	ldr	r2, [r4, #16]
 80095a8:	3202      	adds	r2, #2
 80095aa:	f104 010c 	add.w	r1, r4, #12
 80095ae:	0092      	lsls	r2, r2, #2
 80095b0:	300c      	adds	r0, #12
 80095b2:	f001 fc5b 	bl	800ae6c <memcpy>
 80095b6:	4621      	mov	r1, r4
 80095b8:	4638      	mov	r0, r7
 80095ba:	f7ff ffa5 	bl	8009508 <_Bfree>
 80095be:	4644      	mov	r4, r8
 80095c0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80095c4:	3501      	adds	r5, #1
 80095c6:	615e      	str	r6, [r3, #20]
 80095c8:	6125      	str	r5, [r4, #16]
 80095ca:	4620      	mov	r0, r4
 80095cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80095d0:	0800bd82 	.word	0x0800bd82
 80095d4:	0800bd93 	.word	0x0800bd93

080095d8 <__s2b>:
 80095d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80095dc:	460c      	mov	r4, r1
 80095de:	4615      	mov	r5, r2
 80095e0:	461f      	mov	r7, r3
 80095e2:	2209      	movs	r2, #9
 80095e4:	3308      	adds	r3, #8
 80095e6:	4606      	mov	r6, r0
 80095e8:	fb93 f3f2 	sdiv	r3, r3, r2
 80095ec:	2100      	movs	r1, #0
 80095ee:	2201      	movs	r2, #1
 80095f0:	429a      	cmp	r2, r3
 80095f2:	db09      	blt.n	8009608 <__s2b+0x30>
 80095f4:	4630      	mov	r0, r6
 80095f6:	f7ff ff47 	bl	8009488 <_Balloc>
 80095fa:	b940      	cbnz	r0, 800960e <__s2b+0x36>
 80095fc:	4602      	mov	r2, r0
 80095fe:	4b19      	ldr	r3, [pc, #100]	@ (8009664 <__s2b+0x8c>)
 8009600:	4819      	ldr	r0, [pc, #100]	@ (8009668 <__s2b+0x90>)
 8009602:	21d3      	movs	r1, #211	@ 0xd3
 8009604:	f001 fc48 	bl	800ae98 <__assert_func>
 8009608:	0052      	lsls	r2, r2, #1
 800960a:	3101      	adds	r1, #1
 800960c:	e7f0      	b.n	80095f0 <__s2b+0x18>
 800960e:	9b08      	ldr	r3, [sp, #32]
 8009610:	6143      	str	r3, [r0, #20]
 8009612:	2d09      	cmp	r5, #9
 8009614:	f04f 0301 	mov.w	r3, #1
 8009618:	6103      	str	r3, [r0, #16]
 800961a:	dd16      	ble.n	800964a <__s2b+0x72>
 800961c:	f104 0909 	add.w	r9, r4, #9
 8009620:	46c8      	mov	r8, r9
 8009622:	442c      	add	r4, r5
 8009624:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009628:	4601      	mov	r1, r0
 800962a:	3b30      	subs	r3, #48	@ 0x30
 800962c:	220a      	movs	r2, #10
 800962e:	4630      	mov	r0, r6
 8009630:	f7ff ff8c 	bl	800954c <__multadd>
 8009634:	45a0      	cmp	r8, r4
 8009636:	d1f5      	bne.n	8009624 <__s2b+0x4c>
 8009638:	f1a5 0408 	sub.w	r4, r5, #8
 800963c:	444c      	add	r4, r9
 800963e:	1b2d      	subs	r5, r5, r4
 8009640:	1963      	adds	r3, r4, r5
 8009642:	42bb      	cmp	r3, r7
 8009644:	db04      	blt.n	8009650 <__s2b+0x78>
 8009646:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800964a:	340a      	adds	r4, #10
 800964c:	2509      	movs	r5, #9
 800964e:	e7f6      	b.n	800963e <__s2b+0x66>
 8009650:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009654:	4601      	mov	r1, r0
 8009656:	3b30      	subs	r3, #48	@ 0x30
 8009658:	220a      	movs	r2, #10
 800965a:	4630      	mov	r0, r6
 800965c:	f7ff ff76 	bl	800954c <__multadd>
 8009660:	e7ee      	b.n	8009640 <__s2b+0x68>
 8009662:	bf00      	nop
 8009664:	0800bd82 	.word	0x0800bd82
 8009668:	0800bd93 	.word	0x0800bd93

0800966c <__hi0bits>:
 800966c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8009670:	4603      	mov	r3, r0
 8009672:	bf36      	itet	cc
 8009674:	0403      	lslcc	r3, r0, #16
 8009676:	2000      	movcs	r0, #0
 8009678:	2010      	movcc	r0, #16
 800967a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800967e:	bf3c      	itt	cc
 8009680:	021b      	lslcc	r3, r3, #8
 8009682:	3008      	addcc	r0, #8
 8009684:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009688:	bf3c      	itt	cc
 800968a:	011b      	lslcc	r3, r3, #4
 800968c:	3004      	addcc	r0, #4
 800968e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009692:	bf3c      	itt	cc
 8009694:	009b      	lslcc	r3, r3, #2
 8009696:	3002      	addcc	r0, #2
 8009698:	2b00      	cmp	r3, #0
 800969a:	db05      	blt.n	80096a8 <__hi0bits+0x3c>
 800969c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80096a0:	f100 0001 	add.w	r0, r0, #1
 80096a4:	bf08      	it	eq
 80096a6:	2020      	moveq	r0, #32
 80096a8:	4770      	bx	lr

080096aa <__lo0bits>:
 80096aa:	6803      	ldr	r3, [r0, #0]
 80096ac:	4602      	mov	r2, r0
 80096ae:	f013 0007 	ands.w	r0, r3, #7
 80096b2:	d00b      	beq.n	80096cc <__lo0bits+0x22>
 80096b4:	07d9      	lsls	r1, r3, #31
 80096b6:	d421      	bmi.n	80096fc <__lo0bits+0x52>
 80096b8:	0798      	lsls	r0, r3, #30
 80096ba:	bf49      	itett	mi
 80096bc:	085b      	lsrmi	r3, r3, #1
 80096be:	089b      	lsrpl	r3, r3, #2
 80096c0:	2001      	movmi	r0, #1
 80096c2:	6013      	strmi	r3, [r2, #0]
 80096c4:	bf5c      	itt	pl
 80096c6:	6013      	strpl	r3, [r2, #0]
 80096c8:	2002      	movpl	r0, #2
 80096ca:	4770      	bx	lr
 80096cc:	b299      	uxth	r1, r3
 80096ce:	b909      	cbnz	r1, 80096d4 <__lo0bits+0x2a>
 80096d0:	0c1b      	lsrs	r3, r3, #16
 80096d2:	2010      	movs	r0, #16
 80096d4:	b2d9      	uxtb	r1, r3
 80096d6:	b909      	cbnz	r1, 80096dc <__lo0bits+0x32>
 80096d8:	3008      	adds	r0, #8
 80096da:	0a1b      	lsrs	r3, r3, #8
 80096dc:	0719      	lsls	r1, r3, #28
 80096de:	bf04      	itt	eq
 80096e0:	091b      	lsreq	r3, r3, #4
 80096e2:	3004      	addeq	r0, #4
 80096e4:	0799      	lsls	r1, r3, #30
 80096e6:	bf04      	itt	eq
 80096e8:	089b      	lsreq	r3, r3, #2
 80096ea:	3002      	addeq	r0, #2
 80096ec:	07d9      	lsls	r1, r3, #31
 80096ee:	d403      	bmi.n	80096f8 <__lo0bits+0x4e>
 80096f0:	085b      	lsrs	r3, r3, #1
 80096f2:	f100 0001 	add.w	r0, r0, #1
 80096f6:	d003      	beq.n	8009700 <__lo0bits+0x56>
 80096f8:	6013      	str	r3, [r2, #0]
 80096fa:	4770      	bx	lr
 80096fc:	2000      	movs	r0, #0
 80096fe:	4770      	bx	lr
 8009700:	2020      	movs	r0, #32
 8009702:	4770      	bx	lr

08009704 <__i2b>:
 8009704:	b510      	push	{r4, lr}
 8009706:	460c      	mov	r4, r1
 8009708:	2101      	movs	r1, #1
 800970a:	f7ff febd 	bl	8009488 <_Balloc>
 800970e:	4602      	mov	r2, r0
 8009710:	b928      	cbnz	r0, 800971e <__i2b+0x1a>
 8009712:	4b05      	ldr	r3, [pc, #20]	@ (8009728 <__i2b+0x24>)
 8009714:	4805      	ldr	r0, [pc, #20]	@ (800972c <__i2b+0x28>)
 8009716:	f240 1145 	movw	r1, #325	@ 0x145
 800971a:	f001 fbbd 	bl	800ae98 <__assert_func>
 800971e:	2301      	movs	r3, #1
 8009720:	6144      	str	r4, [r0, #20]
 8009722:	6103      	str	r3, [r0, #16]
 8009724:	bd10      	pop	{r4, pc}
 8009726:	bf00      	nop
 8009728:	0800bd82 	.word	0x0800bd82
 800972c:	0800bd93 	.word	0x0800bd93

08009730 <__multiply>:
 8009730:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009734:	4617      	mov	r7, r2
 8009736:	690a      	ldr	r2, [r1, #16]
 8009738:	693b      	ldr	r3, [r7, #16]
 800973a:	429a      	cmp	r2, r3
 800973c:	bfa8      	it	ge
 800973e:	463b      	movge	r3, r7
 8009740:	4689      	mov	r9, r1
 8009742:	bfa4      	itt	ge
 8009744:	460f      	movge	r7, r1
 8009746:	4699      	movge	r9, r3
 8009748:	693d      	ldr	r5, [r7, #16]
 800974a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800974e:	68bb      	ldr	r3, [r7, #8]
 8009750:	6879      	ldr	r1, [r7, #4]
 8009752:	eb05 060a 	add.w	r6, r5, sl
 8009756:	42b3      	cmp	r3, r6
 8009758:	b085      	sub	sp, #20
 800975a:	bfb8      	it	lt
 800975c:	3101      	addlt	r1, #1
 800975e:	f7ff fe93 	bl	8009488 <_Balloc>
 8009762:	b930      	cbnz	r0, 8009772 <__multiply+0x42>
 8009764:	4602      	mov	r2, r0
 8009766:	4b41      	ldr	r3, [pc, #260]	@ (800986c <__multiply+0x13c>)
 8009768:	4841      	ldr	r0, [pc, #260]	@ (8009870 <__multiply+0x140>)
 800976a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800976e:	f001 fb93 	bl	800ae98 <__assert_func>
 8009772:	f100 0414 	add.w	r4, r0, #20
 8009776:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800977a:	4623      	mov	r3, r4
 800977c:	2200      	movs	r2, #0
 800977e:	4573      	cmp	r3, lr
 8009780:	d320      	bcc.n	80097c4 <__multiply+0x94>
 8009782:	f107 0814 	add.w	r8, r7, #20
 8009786:	f109 0114 	add.w	r1, r9, #20
 800978a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800978e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8009792:	9302      	str	r3, [sp, #8]
 8009794:	1beb      	subs	r3, r5, r7
 8009796:	3b15      	subs	r3, #21
 8009798:	f023 0303 	bic.w	r3, r3, #3
 800979c:	3304      	adds	r3, #4
 800979e:	3715      	adds	r7, #21
 80097a0:	42bd      	cmp	r5, r7
 80097a2:	bf38      	it	cc
 80097a4:	2304      	movcc	r3, #4
 80097a6:	9301      	str	r3, [sp, #4]
 80097a8:	9b02      	ldr	r3, [sp, #8]
 80097aa:	9103      	str	r1, [sp, #12]
 80097ac:	428b      	cmp	r3, r1
 80097ae:	d80c      	bhi.n	80097ca <__multiply+0x9a>
 80097b0:	2e00      	cmp	r6, #0
 80097b2:	dd03      	ble.n	80097bc <__multiply+0x8c>
 80097b4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80097b8:	2b00      	cmp	r3, #0
 80097ba:	d055      	beq.n	8009868 <__multiply+0x138>
 80097bc:	6106      	str	r6, [r0, #16]
 80097be:	b005      	add	sp, #20
 80097c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80097c4:	f843 2b04 	str.w	r2, [r3], #4
 80097c8:	e7d9      	b.n	800977e <__multiply+0x4e>
 80097ca:	f8b1 a000 	ldrh.w	sl, [r1]
 80097ce:	f1ba 0f00 	cmp.w	sl, #0
 80097d2:	d01f      	beq.n	8009814 <__multiply+0xe4>
 80097d4:	46c4      	mov	ip, r8
 80097d6:	46a1      	mov	r9, r4
 80097d8:	2700      	movs	r7, #0
 80097da:	f85c 2b04 	ldr.w	r2, [ip], #4
 80097de:	f8d9 3000 	ldr.w	r3, [r9]
 80097e2:	fa1f fb82 	uxth.w	fp, r2
 80097e6:	b29b      	uxth	r3, r3
 80097e8:	fb0a 330b 	mla	r3, sl, fp, r3
 80097ec:	443b      	add	r3, r7
 80097ee:	f8d9 7000 	ldr.w	r7, [r9]
 80097f2:	0c12      	lsrs	r2, r2, #16
 80097f4:	0c3f      	lsrs	r7, r7, #16
 80097f6:	fb0a 7202 	mla	r2, sl, r2, r7
 80097fa:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80097fe:	b29b      	uxth	r3, r3
 8009800:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009804:	4565      	cmp	r5, ip
 8009806:	f849 3b04 	str.w	r3, [r9], #4
 800980a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800980e:	d8e4      	bhi.n	80097da <__multiply+0xaa>
 8009810:	9b01      	ldr	r3, [sp, #4]
 8009812:	50e7      	str	r7, [r4, r3]
 8009814:	9b03      	ldr	r3, [sp, #12]
 8009816:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800981a:	3104      	adds	r1, #4
 800981c:	f1b9 0f00 	cmp.w	r9, #0
 8009820:	d020      	beq.n	8009864 <__multiply+0x134>
 8009822:	6823      	ldr	r3, [r4, #0]
 8009824:	4647      	mov	r7, r8
 8009826:	46a4      	mov	ip, r4
 8009828:	f04f 0a00 	mov.w	sl, #0
 800982c:	f8b7 b000 	ldrh.w	fp, [r7]
 8009830:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8009834:	fb09 220b 	mla	r2, r9, fp, r2
 8009838:	4452      	add	r2, sl
 800983a:	b29b      	uxth	r3, r3
 800983c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009840:	f84c 3b04 	str.w	r3, [ip], #4
 8009844:	f857 3b04 	ldr.w	r3, [r7], #4
 8009848:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800984c:	f8bc 3000 	ldrh.w	r3, [ip]
 8009850:	fb09 330a 	mla	r3, r9, sl, r3
 8009854:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8009858:	42bd      	cmp	r5, r7
 800985a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800985e:	d8e5      	bhi.n	800982c <__multiply+0xfc>
 8009860:	9a01      	ldr	r2, [sp, #4]
 8009862:	50a3      	str	r3, [r4, r2]
 8009864:	3404      	adds	r4, #4
 8009866:	e79f      	b.n	80097a8 <__multiply+0x78>
 8009868:	3e01      	subs	r6, #1
 800986a:	e7a1      	b.n	80097b0 <__multiply+0x80>
 800986c:	0800bd82 	.word	0x0800bd82
 8009870:	0800bd93 	.word	0x0800bd93

08009874 <__pow5mult>:
 8009874:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009878:	4615      	mov	r5, r2
 800987a:	f012 0203 	ands.w	r2, r2, #3
 800987e:	4607      	mov	r7, r0
 8009880:	460e      	mov	r6, r1
 8009882:	d007      	beq.n	8009894 <__pow5mult+0x20>
 8009884:	4c25      	ldr	r4, [pc, #148]	@ (800991c <__pow5mult+0xa8>)
 8009886:	3a01      	subs	r2, #1
 8009888:	2300      	movs	r3, #0
 800988a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800988e:	f7ff fe5d 	bl	800954c <__multadd>
 8009892:	4606      	mov	r6, r0
 8009894:	10ad      	asrs	r5, r5, #2
 8009896:	d03d      	beq.n	8009914 <__pow5mult+0xa0>
 8009898:	69fc      	ldr	r4, [r7, #28]
 800989a:	b97c      	cbnz	r4, 80098bc <__pow5mult+0x48>
 800989c:	2010      	movs	r0, #16
 800989e:	f7ff fd3d 	bl	800931c <malloc>
 80098a2:	4602      	mov	r2, r0
 80098a4:	61f8      	str	r0, [r7, #28]
 80098a6:	b928      	cbnz	r0, 80098b4 <__pow5mult+0x40>
 80098a8:	4b1d      	ldr	r3, [pc, #116]	@ (8009920 <__pow5mult+0xac>)
 80098aa:	481e      	ldr	r0, [pc, #120]	@ (8009924 <__pow5mult+0xb0>)
 80098ac:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80098b0:	f001 faf2 	bl	800ae98 <__assert_func>
 80098b4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80098b8:	6004      	str	r4, [r0, #0]
 80098ba:	60c4      	str	r4, [r0, #12]
 80098bc:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80098c0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80098c4:	b94c      	cbnz	r4, 80098da <__pow5mult+0x66>
 80098c6:	f240 2171 	movw	r1, #625	@ 0x271
 80098ca:	4638      	mov	r0, r7
 80098cc:	f7ff ff1a 	bl	8009704 <__i2b>
 80098d0:	2300      	movs	r3, #0
 80098d2:	f8c8 0008 	str.w	r0, [r8, #8]
 80098d6:	4604      	mov	r4, r0
 80098d8:	6003      	str	r3, [r0, #0]
 80098da:	f04f 0900 	mov.w	r9, #0
 80098de:	07eb      	lsls	r3, r5, #31
 80098e0:	d50a      	bpl.n	80098f8 <__pow5mult+0x84>
 80098e2:	4631      	mov	r1, r6
 80098e4:	4622      	mov	r2, r4
 80098e6:	4638      	mov	r0, r7
 80098e8:	f7ff ff22 	bl	8009730 <__multiply>
 80098ec:	4631      	mov	r1, r6
 80098ee:	4680      	mov	r8, r0
 80098f0:	4638      	mov	r0, r7
 80098f2:	f7ff fe09 	bl	8009508 <_Bfree>
 80098f6:	4646      	mov	r6, r8
 80098f8:	106d      	asrs	r5, r5, #1
 80098fa:	d00b      	beq.n	8009914 <__pow5mult+0xa0>
 80098fc:	6820      	ldr	r0, [r4, #0]
 80098fe:	b938      	cbnz	r0, 8009910 <__pow5mult+0x9c>
 8009900:	4622      	mov	r2, r4
 8009902:	4621      	mov	r1, r4
 8009904:	4638      	mov	r0, r7
 8009906:	f7ff ff13 	bl	8009730 <__multiply>
 800990a:	6020      	str	r0, [r4, #0]
 800990c:	f8c0 9000 	str.w	r9, [r0]
 8009910:	4604      	mov	r4, r0
 8009912:	e7e4      	b.n	80098de <__pow5mult+0x6a>
 8009914:	4630      	mov	r0, r6
 8009916:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800991a:	bf00      	nop
 800991c:	0800bea4 	.word	0x0800bea4
 8009920:	0800bd13 	.word	0x0800bd13
 8009924:	0800bd93 	.word	0x0800bd93

08009928 <__lshift>:
 8009928:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800992c:	460c      	mov	r4, r1
 800992e:	6849      	ldr	r1, [r1, #4]
 8009930:	6923      	ldr	r3, [r4, #16]
 8009932:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009936:	68a3      	ldr	r3, [r4, #8]
 8009938:	4607      	mov	r7, r0
 800993a:	4691      	mov	r9, r2
 800993c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009940:	f108 0601 	add.w	r6, r8, #1
 8009944:	42b3      	cmp	r3, r6
 8009946:	db0b      	blt.n	8009960 <__lshift+0x38>
 8009948:	4638      	mov	r0, r7
 800994a:	f7ff fd9d 	bl	8009488 <_Balloc>
 800994e:	4605      	mov	r5, r0
 8009950:	b948      	cbnz	r0, 8009966 <__lshift+0x3e>
 8009952:	4602      	mov	r2, r0
 8009954:	4b28      	ldr	r3, [pc, #160]	@ (80099f8 <__lshift+0xd0>)
 8009956:	4829      	ldr	r0, [pc, #164]	@ (80099fc <__lshift+0xd4>)
 8009958:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800995c:	f001 fa9c 	bl	800ae98 <__assert_func>
 8009960:	3101      	adds	r1, #1
 8009962:	005b      	lsls	r3, r3, #1
 8009964:	e7ee      	b.n	8009944 <__lshift+0x1c>
 8009966:	2300      	movs	r3, #0
 8009968:	f100 0114 	add.w	r1, r0, #20
 800996c:	f100 0210 	add.w	r2, r0, #16
 8009970:	4618      	mov	r0, r3
 8009972:	4553      	cmp	r3, sl
 8009974:	db33      	blt.n	80099de <__lshift+0xb6>
 8009976:	6920      	ldr	r0, [r4, #16]
 8009978:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800997c:	f104 0314 	add.w	r3, r4, #20
 8009980:	f019 091f 	ands.w	r9, r9, #31
 8009984:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009988:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800998c:	d02b      	beq.n	80099e6 <__lshift+0xbe>
 800998e:	f1c9 0e20 	rsb	lr, r9, #32
 8009992:	468a      	mov	sl, r1
 8009994:	2200      	movs	r2, #0
 8009996:	6818      	ldr	r0, [r3, #0]
 8009998:	fa00 f009 	lsl.w	r0, r0, r9
 800999c:	4310      	orrs	r0, r2
 800999e:	f84a 0b04 	str.w	r0, [sl], #4
 80099a2:	f853 2b04 	ldr.w	r2, [r3], #4
 80099a6:	459c      	cmp	ip, r3
 80099a8:	fa22 f20e 	lsr.w	r2, r2, lr
 80099ac:	d8f3      	bhi.n	8009996 <__lshift+0x6e>
 80099ae:	ebac 0304 	sub.w	r3, ip, r4
 80099b2:	3b15      	subs	r3, #21
 80099b4:	f023 0303 	bic.w	r3, r3, #3
 80099b8:	3304      	adds	r3, #4
 80099ba:	f104 0015 	add.w	r0, r4, #21
 80099be:	4560      	cmp	r0, ip
 80099c0:	bf88      	it	hi
 80099c2:	2304      	movhi	r3, #4
 80099c4:	50ca      	str	r2, [r1, r3]
 80099c6:	b10a      	cbz	r2, 80099cc <__lshift+0xa4>
 80099c8:	f108 0602 	add.w	r6, r8, #2
 80099cc:	3e01      	subs	r6, #1
 80099ce:	4638      	mov	r0, r7
 80099d0:	612e      	str	r6, [r5, #16]
 80099d2:	4621      	mov	r1, r4
 80099d4:	f7ff fd98 	bl	8009508 <_Bfree>
 80099d8:	4628      	mov	r0, r5
 80099da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80099de:	f842 0f04 	str.w	r0, [r2, #4]!
 80099e2:	3301      	adds	r3, #1
 80099e4:	e7c5      	b.n	8009972 <__lshift+0x4a>
 80099e6:	3904      	subs	r1, #4
 80099e8:	f853 2b04 	ldr.w	r2, [r3], #4
 80099ec:	f841 2f04 	str.w	r2, [r1, #4]!
 80099f0:	459c      	cmp	ip, r3
 80099f2:	d8f9      	bhi.n	80099e8 <__lshift+0xc0>
 80099f4:	e7ea      	b.n	80099cc <__lshift+0xa4>
 80099f6:	bf00      	nop
 80099f8:	0800bd82 	.word	0x0800bd82
 80099fc:	0800bd93 	.word	0x0800bd93

08009a00 <__mcmp>:
 8009a00:	690a      	ldr	r2, [r1, #16]
 8009a02:	4603      	mov	r3, r0
 8009a04:	6900      	ldr	r0, [r0, #16]
 8009a06:	1a80      	subs	r0, r0, r2
 8009a08:	b530      	push	{r4, r5, lr}
 8009a0a:	d10e      	bne.n	8009a2a <__mcmp+0x2a>
 8009a0c:	3314      	adds	r3, #20
 8009a0e:	3114      	adds	r1, #20
 8009a10:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009a14:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009a18:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009a1c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009a20:	4295      	cmp	r5, r2
 8009a22:	d003      	beq.n	8009a2c <__mcmp+0x2c>
 8009a24:	d205      	bcs.n	8009a32 <__mcmp+0x32>
 8009a26:	f04f 30ff 	mov.w	r0, #4294967295
 8009a2a:	bd30      	pop	{r4, r5, pc}
 8009a2c:	42a3      	cmp	r3, r4
 8009a2e:	d3f3      	bcc.n	8009a18 <__mcmp+0x18>
 8009a30:	e7fb      	b.n	8009a2a <__mcmp+0x2a>
 8009a32:	2001      	movs	r0, #1
 8009a34:	e7f9      	b.n	8009a2a <__mcmp+0x2a>
	...

08009a38 <__mdiff>:
 8009a38:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a3c:	4689      	mov	r9, r1
 8009a3e:	4606      	mov	r6, r0
 8009a40:	4611      	mov	r1, r2
 8009a42:	4648      	mov	r0, r9
 8009a44:	4614      	mov	r4, r2
 8009a46:	f7ff ffdb 	bl	8009a00 <__mcmp>
 8009a4a:	1e05      	subs	r5, r0, #0
 8009a4c:	d112      	bne.n	8009a74 <__mdiff+0x3c>
 8009a4e:	4629      	mov	r1, r5
 8009a50:	4630      	mov	r0, r6
 8009a52:	f7ff fd19 	bl	8009488 <_Balloc>
 8009a56:	4602      	mov	r2, r0
 8009a58:	b928      	cbnz	r0, 8009a66 <__mdiff+0x2e>
 8009a5a:	4b3f      	ldr	r3, [pc, #252]	@ (8009b58 <__mdiff+0x120>)
 8009a5c:	f240 2137 	movw	r1, #567	@ 0x237
 8009a60:	483e      	ldr	r0, [pc, #248]	@ (8009b5c <__mdiff+0x124>)
 8009a62:	f001 fa19 	bl	800ae98 <__assert_func>
 8009a66:	2301      	movs	r3, #1
 8009a68:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009a6c:	4610      	mov	r0, r2
 8009a6e:	b003      	add	sp, #12
 8009a70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a74:	bfbc      	itt	lt
 8009a76:	464b      	movlt	r3, r9
 8009a78:	46a1      	movlt	r9, r4
 8009a7a:	4630      	mov	r0, r6
 8009a7c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009a80:	bfba      	itte	lt
 8009a82:	461c      	movlt	r4, r3
 8009a84:	2501      	movlt	r5, #1
 8009a86:	2500      	movge	r5, #0
 8009a88:	f7ff fcfe 	bl	8009488 <_Balloc>
 8009a8c:	4602      	mov	r2, r0
 8009a8e:	b918      	cbnz	r0, 8009a98 <__mdiff+0x60>
 8009a90:	4b31      	ldr	r3, [pc, #196]	@ (8009b58 <__mdiff+0x120>)
 8009a92:	f240 2145 	movw	r1, #581	@ 0x245
 8009a96:	e7e3      	b.n	8009a60 <__mdiff+0x28>
 8009a98:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009a9c:	6926      	ldr	r6, [r4, #16]
 8009a9e:	60c5      	str	r5, [r0, #12]
 8009aa0:	f109 0310 	add.w	r3, r9, #16
 8009aa4:	f109 0514 	add.w	r5, r9, #20
 8009aa8:	f104 0e14 	add.w	lr, r4, #20
 8009aac:	f100 0b14 	add.w	fp, r0, #20
 8009ab0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009ab4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8009ab8:	9301      	str	r3, [sp, #4]
 8009aba:	46d9      	mov	r9, fp
 8009abc:	f04f 0c00 	mov.w	ip, #0
 8009ac0:	9b01      	ldr	r3, [sp, #4]
 8009ac2:	f85e 0b04 	ldr.w	r0, [lr], #4
 8009ac6:	f853 af04 	ldr.w	sl, [r3, #4]!
 8009aca:	9301      	str	r3, [sp, #4]
 8009acc:	fa1f f38a 	uxth.w	r3, sl
 8009ad0:	4619      	mov	r1, r3
 8009ad2:	b283      	uxth	r3, r0
 8009ad4:	1acb      	subs	r3, r1, r3
 8009ad6:	0c00      	lsrs	r0, r0, #16
 8009ad8:	4463      	add	r3, ip
 8009ada:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8009ade:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8009ae2:	b29b      	uxth	r3, r3
 8009ae4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009ae8:	4576      	cmp	r6, lr
 8009aea:	f849 3b04 	str.w	r3, [r9], #4
 8009aee:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009af2:	d8e5      	bhi.n	8009ac0 <__mdiff+0x88>
 8009af4:	1b33      	subs	r3, r6, r4
 8009af6:	3b15      	subs	r3, #21
 8009af8:	f023 0303 	bic.w	r3, r3, #3
 8009afc:	3415      	adds	r4, #21
 8009afe:	3304      	adds	r3, #4
 8009b00:	42a6      	cmp	r6, r4
 8009b02:	bf38      	it	cc
 8009b04:	2304      	movcc	r3, #4
 8009b06:	441d      	add	r5, r3
 8009b08:	445b      	add	r3, fp
 8009b0a:	461e      	mov	r6, r3
 8009b0c:	462c      	mov	r4, r5
 8009b0e:	4544      	cmp	r4, r8
 8009b10:	d30e      	bcc.n	8009b30 <__mdiff+0xf8>
 8009b12:	f108 0103 	add.w	r1, r8, #3
 8009b16:	1b49      	subs	r1, r1, r5
 8009b18:	f021 0103 	bic.w	r1, r1, #3
 8009b1c:	3d03      	subs	r5, #3
 8009b1e:	45a8      	cmp	r8, r5
 8009b20:	bf38      	it	cc
 8009b22:	2100      	movcc	r1, #0
 8009b24:	440b      	add	r3, r1
 8009b26:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009b2a:	b191      	cbz	r1, 8009b52 <__mdiff+0x11a>
 8009b2c:	6117      	str	r7, [r2, #16]
 8009b2e:	e79d      	b.n	8009a6c <__mdiff+0x34>
 8009b30:	f854 1b04 	ldr.w	r1, [r4], #4
 8009b34:	46e6      	mov	lr, ip
 8009b36:	0c08      	lsrs	r0, r1, #16
 8009b38:	fa1c fc81 	uxtah	ip, ip, r1
 8009b3c:	4471      	add	r1, lr
 8009b3e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8009b42:	b289      	uxth	r1, r1
 8009b44:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009b48:	f846 1b04 	str.w	r1, [r6], #4
 8009b4c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009b50:	e7dd      	b.n	8009b0e <__mdiff+0xd6>
 8009b52:	3f01      	subs	r7, #1
 8009b54:	e7e7      	b.n	8009b26 <__mdiff+0xee>
 8009b56:	bf00      	nop
 8009b58:	0800bd82 	.word	0x0800bd82
 8009b5c:	0800bd93 	.word	0x0800bd93

08009b60 <__ulp>:
 8009b60:	b082      	sub	sp, #8
 8009b62:	ed8d 0b00 	vstr	d0, [sp]
 8009b66:	9a01      	ldr	r2, [sp, #4]
 8009b68:	4b0f      	ldr	r3, [pc, #60]	@ (8009ba8 <__ulp+0x48>)
 8009b6a:	4013      	ands	r3, r2
 8009b6c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8009b70:	2b00      	cmp	r3, #0
 8009b72:	dc08      	bgt.n	8009b86 <__ulp+0x26>
 8009b74:	425b      	negs	r3, r3
 8009b76:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8009b7a:	ea4f 5223 	mov.w	r2, r3, asr #20
 8009b7e:	da04      	bge.n	8009b8a <__ulp+0x2a>
 8009b80:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8009b84:	4113      	asrs	r3, r2
 8009b86:	2200      	movs	r2, #0
 8009b88:	e008      	b.n	8009b9c <__ulp+0x3c>
 8009b8a:	f1a2 0314 	sub.w	r3, r2, #20
 8009b8e:	2b1e      	cmp	r3, #30
 8009b90:	bfda      	itte	le
 8009b92:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8009b96:	40da      	lsrle	r2, r3
 8009b98:	2201      	movgt	r2, #1
 8009b9a:	2300      	movs	r3, #0
 8009b9c:	4619      	mov	r1, r3
 8009b9e:	4610      	mov	r0, r2
 8009ba0:	ec41 0b10 	vmov	d0, r0, r1
 8009ba4:	b002      	add	sp, #8
 8009ba6:	4770      	bx	lr
 8009ba8:	7ff00000 	.word	0x7ff00000

08009bac <__b2d>:
 8009bac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009bb0:	6906      	ldr	r6, [r0, #16]
 8009bb2:	f100 0814 	add.w	r8, r0, #20
 8009bb6:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8009bba:	1f37      	subs	r7, r6, #4
 8009bbc:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8009bc0:	4610      	mov	r0, r2
 8009bc2:	f7ff fd53 	bl	800966c <__hi0bits>
 8009bc6:	f1c0 0320 	rsb	r3, r0, #32
 8009bca:	280a      	cmp	r0, #10
 8009bcc:	600b      	str	r3, [r1, #0]
 8009bce:	491b      	ldr	r1, [pc, #108]	@ (8009c3c <__b2d+0x90>)
 8009bd0:	dc15      	bgt.n	8009bfe <__b2d+0x52>
 8009bd2:	f1c0 0c0b 	rsb	ip, r0, #11
 8009bd6:	fa22 f30c 	lsr.w	r3, r2, ip
 8009bda:	45b8      	cmp	r8, r7
 8009bdc:	ea43 0501 	orr.w	r5, r3, r1
 8009be0:	bf34      	ite	cc
 8009be2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8009be6:	2300      	movcs	r3, #0
 8009be8:	3015      	adds	r0, #21
 8009bea:	fa02 f000 	lsl.w	r0, r2, r0
 8009bee:	fa23 f30c 	lsr.w	r3, r3, ip
 8009bf2:	4303      	orrs	r3, r0
 8009bf4:	461c      	mov	r4, r3
 8009bf6:	ec45 4b10 	vmov	d0, r4, r5
 8009bfa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009bfe:	45b8      	cmp	r8, r7
 8009c00:	bf3a      	itte	cc
 8009c02:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8009c06:	f1a6 0708 	subcc.w	r7, r6, #8
 8009c0a:	2300      	movcs	r3, #0
 8009c0c:	380b      	subs	r0, #11
 8009c0e:	d012      	beq.n	8009c36 <__b2d+0x8a>
 8009c10:	f1c0 0120 	rsb	r1, r0, #32
 8009c14:	fa23 f401 	lsr.w	r4, r3, r1
 8009c18:	4082      	lsls	r2, r0
 8009c1a:	4322      	orrs	r2, r4
 8009c1c:	4547      	cmp	r7, r8
 8009c1e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8009c22:	bf8c      	ite	hi
 8009c24:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8009c28:	2200      	movls	r2, #0
 8009c2a:	4083      	lsls	r3, r0
 8009c2c:	40ca      	lsrs	r2, r1
 8009c2e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8009c32:	4313      	orrs	r3, r2
 8009c34:	e7de      	b.n	8009bf4 <__b2d+0x48>
 8009c36:	ea42 0501 	orr.w	r5, r2, r1
 8009c3a:	e7db      	b.n	8009bf4 <__b2d+0x48>
 8009c3c:	3ff00000 	.word	0x3ff00000

08009c40 <__d2b>:
 8009c40:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009c44:	460f      	mov	r7, r1
 8009c46:	2101      	movs	r1, #1
 8009c48:	ec59 8b10 	vmov	r8, r9, d0
 8009c4c:	4616      	mov	r6, r2
 8009c4e:	f7ff fc1b 	bl	8009488 <_Balloc>
 8009c52:	4604      	mov	r4, r0
 8009c54:	b930      	cbnz	r0, 8009c64 <__d2b+0x24>
 8009c56:	4602      	mov	r2, r0
 8009c58:	4b23      	ldr	r3, [pc, #140]	@ (8009ce8 <__d2b+0xa8>)
 8009c5a:	4824      	ldr	r0, [pc, #144]	@ (8009cec <__d2b+0xac>)
 8009c5c:	f240 310f 	movw	r1, #783	@ 0x30f
 8009c60:	f001 f91a 	bl	800ae98 <__assert_func>
 8009c64:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009c68:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009c6c:	b10d      	cbz	r5, 8009c72 <__d2b+0x32>
 8009c6e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009c72:	9301      	str	r3, [sp, #4]
 8009c74:	f1b8 0300 	subs.w	r3, r8, #0
 8009c78:	d023      	beq.n	8009cc2 <__d2b+0x82>
 8009c7a:	4668      	mov	r0, sp
 8009c7c:	9300      	str	r3, [sp, #0]
 8009c7e:	f7ff fd14 	bl	80096aa <__lo0bits>
 8009c82:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009c86:	b1d0      	cbz	r0, 8009cbe <__d2b+0x7e>
 8009c88:	f1c0 0320 	rsb	r3, r0, #32
 8009c8c:	fa02 f303 	lsl.w	r3, r2, r3
 8009c90:	430b      	orrs	r3, r1
 8009c92:	40c2      	lsrs	r2, r0
 8009c94:	6163      	str	r3, [r4, #20]
 8009c96:	9201      	str	r2, [sp, #4]
 8009c98:	9b01      	ldr	r3, [sp, #4]
 8009c9a:	61a3      	str	r3, [r4, #24]
 8009c9c:	2b00      	cmp	r3, #0
 8009c9e:	bf0c      	ite	eq
 8009ca0:	2201      	moveq	r2, #1
 8009ca2:	2202      	movne	r2, #2
 8009ca4:	6122      	str	r2, [r4, #16]
 8009ca6:	b1a5      	cbz	r5, 8009cd2 <__d2b+0x92>
 8009ca8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8009cac:	4405      	add	r5, r0
 8009cae:	603d      	str	r5, [r7, #0]
 8009cb0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8009cb4:	6030      	str	r0, [r6, #0]
 8009cb6:	4620      	mov	r0, r4
 8009cb8:	b003      	add	sp, #12
 8009cba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009cbe:	6161      	str	r1, [r4, #20]
 8009cc0:	e7ea      	b.n	8009c98 <__d2b+0x58>
 8009cc2:	a801      	add	r0, sp, #4
 8009cc4:	f7ff fcf1 	bl	80096aa <__lo0bits>
 8009cc8:	9b01      	ldr	r3, [sp, #4]
 8009cca:	6163      	str	r3, [r4, #20]
 8009ccc:	3020      	adds	r0, #32
 8009cce:	2201      	movs	r2, #1
 8009cd0:	e7e8      	b.n	8009ca4 <__d2b+0x64>
 8009cd2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009cd6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8009cda:	6038      	str	r0, [r7, #0]
 8009cdc:	6918      	ldr	r0, [r3, #16]
 8009cde:	f7ff fcc5 	bl	800966c <__hi0bits>
 8009ce2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009ce6:	e7e5      	b.n	8009cb4 <__d2b+0x74>
 8009ce8:	0800bd82 	.word	0x0800bd82
 8009cec:	0800bd93 	.word	0x0800bd93

08009cf0 <__ratio>:
 8009cf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009cf4:	b085      	sub	sp, #20
 8009cf6:	e9cd 1000 	strd	r1, r0, [sp]
 8009cfa:	a902      	add	r1, sp, #8
 8009cfc:	f7ff ff56 	bl	8009bac <__b2d>
 8009d00:	9800      	ldr	r0, [sp, #0]
 8009d02:	a903      	add	r1, sp, #12
 8009d04:	ec55 4b10 	vmov	r4, r5, d0
 8009d08:	f7ff ff50 	bl	8009bac <__b2d>
 8009d0c:	9b01      	ldr	r3, [sp, #4]
 8009d0e:	6919      	ldr	r1, [r3, #16]
 8009d10:	9b00      	ldr	r3, [sp, #0]
 8009d12:	691b      	ldr	r3, [r3, #16]
 8009d14:	1ac9      	subs	r1, r1, r3
 8009d16:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8009d1a:	1a9b      	subs	r3, r3, r2
 8009d1c:	ec5b ab10 	vmov	sl, fp, d0
 8009d20:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8009d24:	2b00      	cmp	r3, #0
 8009d26:	bfce      	itee	gt
 8009d28:	462a      	movgt	r2, r5
 8009d2a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009d2e:	465a      	movle	r2, fp
 8009d30:	462f      	mov	r7, r5
 8009d32:	46d9      	mov	r9, fp
 8009d34:	bfcc      	ite	gt
 8009d36:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8009d3a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8009d3e:	464b      	mov	r3, r9
 8009d40:	4652      	mov	r2, sl
 8009d42:	4620      	mov	r0, r4
 8009d44:	4639      	mov	r1, r7
 8009d46:	f7f6 fda1 	bl	800088c <__aeabi_ddiv>
 8009d4a:	ec41 0b10 	vmov	d0, r0, r1
 8009d4e:	b005      	add	sp, #20
 8009d50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009d54 <__copybits>:
 8009d54:	3901      	subs	r1, #1
 8009d56:	b570      	push	{r4, r5, r6, lr}
 8009d58:	1149      	asrs	r1, r1, #5
 8009d5a:	6914      	ldr	r4, [r2, #16]
 8009d5c:	3101      	adds	r1, #1
 8009d5e:	f102 0314 	add.w	r3, r2, #20
 8009d62:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009d66:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8009d6a:	1f05      	subs	r5, r0, #4
 8009d6c:	42a3      	cmp	r3, r4
 8009d6e:	d30c      	bcc.n	8009d8a <__copybits+0x36>
 8009d70:	1aa3      	subs	r3, r4, r2
 8009d72:	3b11      	subs	r3, #17
 8009d74:	f023 0303 	bic.w	r3, r3, #3
 8009d78:	3211      	adds	r2, #17
 8009d7a:	42a2      	cmp	r2, r4
 8009d7c:	bf88      	it	hi
 8009d7e:	2300      	movhi	r3, #0
 8009d80:	4418      	add	r0, r3
 8009d82:	2300      	movs	r3, #0
 8009d84:	4288      	cmp	r0, r1
 8009d86:	d305      	bcc.n	8009d94 <__copybits+0x40>
 8009d88:	bd70      	pop	{r4, r5, r6, pc}
 8009d8a:	f853 6b04 	ldr.w	r6, [r3], #4
 8009d8e:	f845 6f04 	str.w	r6, [r5, #4]!
 8009d92:	e7eb      	b.n	8009d6c <__copybits+0x18>
 8009d94:	f840 3b04 	str.w	r3, [r0], #4
 8009d98:	e7f4      	b.n	8009d84 <__copybits+0x30>

08009d9a <__any_on>:
 8009d9a:	f100 0214 	add.w	r2, r0, #20
 8009d9e:	6900      	ldr	r0, [r0, #16]
 8009da0:	114b      	asrs	r3, r1, #5
 8009da2:	4298      	cmp	r0, r3
 8009da4:	b510      	push	{r4, lr}
 8009da6:	db11      	blt.n	8009dcc <__any_on+0x32>
 8009da8:	dd0a      	ble.n	8009dc0 <__any_on+0x26>
 8009daa:	f011 011f 	ands.w	r1, r1, #31
 8009dae:	d007      	beq.n	8009dc0 <__any_on+0x26>
 8009db0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009db4:	fa24 f001 	lsr.w	r0, r4, r1
 8009db8:	fa00 f101 	lsl.w	r1, r0, r1
 8009dbc:	428c      	cmp	r4, r1
 8009dbe:	d10b      	bne.n	8009dd8 <__any_on+0x3e>
 8009dc0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009dc4:	4293      	cmp	r3, r2
 8009dc6:	d803      	bhi.n	8009dd0 <__any_on+0x36>
 8009dc8:	2000      	movs	r0, #0
 8009dca:	bd10      	pop	{r4, pc}
 8009dcc:	4603      	mov	r3, r0
 8009dce:	e7f7      	b.n	8009dc0 <__any_on+0x26>
 8009dd0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009dd4:	2900      	cmp	r1, #0
 8009dd6:	d0f5      	beq.n	8009dc4 <__any_on+0x2a>
 8009dd8:	2001      	movs	r0, #1
 8009dda:	e7f6      	b.n	8009dca <__any_on+0x30>

08009ddc <sulp>:
 8009ddc:	b570      	push	{r4, r5, r6, lr}
 8009dde:	4604      	mov	r4, r0
 8009de0:	460d      	mov	r5, r1
 8009de2:	ec45 4b10 	vmov	d0, r4, r5
 8009de6:	4616      	mov	r6, r2
 8009de8:	f7ff feba 	bl	8009b60 <__ulp>
 8009dec:	ec51 0b10 	vmov	r0, r1, d0
 8009df0:	b17e      	cbz	r6, 8009e12 <sulp+0x36>
 8009df2:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8009df6:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8009dfa:	2b00      	cmp	r3, #0
 8009dfc:	dd09      	ble.n	8009e12 <sulp+0x36>
 8009dfe:	051b      	lsls	r3, r3, #20
 8009e00:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8009e04:	2400      	movs	r4, #0
 8009e06:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8009e0a:	4622      	mov	r2, r4
 8009e0c:	462b      	mov	r3, r5
 8009e0e:	f7f6 fc13 	bl	8000638 <__aeabi_dmul>
 8009e12:	ec41 0b10 	vmov	d0, r0, r1
 8009e16:	bd70      	pop	{r4, r5, r6, pc}

08009e18 <_strtod_l>:
 8009e18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e1c:	b09f      	sub	sp, #124	@ 0x7c
 8009e1e:	460c      	mov	r4, r1
 8009e20:	9217      	str	r2, [sp, #92]	@ 0x5c
 8009e22:	2200      	movs	r2, #0
 8009e24:	921a      	str	r2, [sp, #104]	@ 0x68
 8009e26:	9005      	str	r0, [sp, #20]
 8009e28:	f04f 0a00 	mov.w	sl, #0
 8009e2c:	f04f 0b00 	mov.w	fp, #0
 8009e30:	460a      	mov	r2, r1
 8009e32:	9219      	str	r2, [sp, #100]	@ 0x64
 8009e34:	7811      	ldrb	r1, [r2, #0]
 8009e36:	292b      	cmp	r1, #43	@ 0x2b
 8009e38:	d04a      	beq.n	8009ed0 <_strtod_l+0xb8>
 8009e3a:	d838      	bhi.n	8009eae <_strtod_l+0x96>
 8009e3c:	290d      	cmp	r1, #13
 8009e3e:	d832      	bhi.n	8009ea6 <_strtod_l+0x8e>
 8009e40:	2908      	cmp	r1, #8
 8009e42:	d832      	bhi.n	8009eaa <_strtod_l+0x92>
 8009e44:	2900      	cmp	r1, #0
 8009e46:	d03b      	beq.n	8009ec0 <_strtod_l+0xa8>
 8009e48:	2200      	movs	r2, #0
 8009e4a:	920e      	str	r2, [sp, #56]	@ 0x38
 8009e4c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8009e4e:	782a      	ldrb	r2, [r5, #0]
 8009e50:	2a30      	cmp	r2, #48	@ 0x30
 8009e52:	f040 80b2 	bne.w	8009fba <_strtod_l+0x1a2>
 8009e56:	786a      	ldrb	r2, [r5, #1]
 8009e58:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8009e5c:	2a58      	cmp	r2, #88	@ 0x58
 8009e5e:	d16e      	bne.n	8009f3e <_strtod_l+0x126>
 8009e60:	9302      	str	r3, [sp, #8]
 8009e62:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009e64:	9301      	str	r3, [sp, #4]
 8009e66:	ab1a      	add	r3, sp, #104	@ 0x68
 8009e68:	9300      	str	r3, [sp, #0]
 8009e6a:	4a8f      	ldr	r2, [pc, #572]	@ (800a0a8 <_strtod_l+0x290>)
 8009e6c:	9805      	ldr	r0, [sp, #20]
 8009e6e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8009e70:	a919      	add	r1, sp, #100	@ 0x64
 8009e72:	f001 f8ab 	bl	800afcc <__gethex>
 8009e76:	f010 060f 	ands.w	r6, r0, #15
 8009e7a:	4604      	mov	r4, r0
 8009e7c:	d005      	beq.n	8009e8a <_strtod_l+0x72>
 8009e7e:	2e06      	cmp	r6, #6
 8009e80:	d128      	bne.n	8009ed4 <_strtod_l+0xbc>
 8009e82:	3501      	adds	r5, #1
 8009e84:	2300      	movs	r3, #0
 8009e86:	9519      	str	r5, [sp, #100]	@ 0x64
 8009e88:	930e      	str	r3, [sp, #56]	@ 0x38
 8009e8a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8009e8c:	2b00      	cmp	r3, #0
 8009e8e:	f040 858e 	bne.w	800a9ae <_strtod_l+0xb96>
 8009e92:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009e94:	b1cb      	cbz	r3, 8009eca <_strtod_l+0xb2>
 8009e96:	4652      	mov	r2, sl
 8009e98:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8009e9c:	ec43 2b10 	vmov	d0, r2, r3
 8009ea0:	b01f      	add	sp, #124	@ 0x7c
 8009ea2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ea6:	2920      	cmp	r1, #32
 8009ea8:	d1ce      	bne.n	8009e48 <_strtod_l+0x30>
 8009eaa:	3201      	adds	r2, #1
 8009eac:	e7c1      	b.n	8009e32 <_strtod_l+0x1a>
 8009eae:	292d      	cmp	r1, #45	@ 0x2d
 8009eb0:	d1ca      	bne.n	8009e48 <_strtod_l+0x30>
 8009eb2:	2101      	movs	r1, #1
 8009eb4:	910e      	str	r1, [sp, #56]	@ 0x38
 8009eb6:	1c51      	adds	r1, r2, #1
 8009eb8:	9119      	str	r1, [sp, #100]	@ 0x64
 8009eba:	7852      	ldrb	r2, [r2, #1]
 8009ebc:	2a00      	cmp	r2, #0
 8009ebe:	d1c5      	bne.n	8009e4c <_strtod_l+0x34>
 8009ec0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8009ec2:	9419      	str	r4, [sp, #100]	@ 0x64
 8009ec4:	2b00      	cmp	r3, #0
 8009ec6:	f040 8570 	bne.w	800a9aa <_strtod_l+0xb92>
 8009eca:	4652      	mov	r2, sl
 8009ecc:	465b      	mov	r3, fp
 8009ece:	e7e5      	b.n	8009e9c <_strtod_l+0x84>
 8009ed0:	2100      	movs	r1, #0
 8009ed2:	e7ef      	b.n	8009eb4 <_strtod_l+0x9c>
 8009ed4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009ed6:	b13a      	cbz	r2, 8009ee8 <_strtod_l+0xd0>
 8009ed8:	2135      	movs	r1, #53	@ 0x35
 8009eda:	a81c      	add	r0, sp, #112	@ 0x70
 8009edc:	f7ff ff3a 	bl	8009d54 <__copybits>
 8009ee0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009ee2:	9805      	ldr	r0, [sp, #20]
 8009ee4:	f7ff fb10 	bl	8009508 <_Bfree>
 8009ee8:	3e01      	subs	r6, #1
 8009eea:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8009eec:	2e04      	cmp	r6, #4
 8009eee:	d806      	bhi.n	8009efe <_strtod_l+0xe6>
 8009ef0:	e8df f006 	tbb	[pc, r6]
 8009ef4:	201d0314 	.word	0x201d0314
 8009ef8:	14          	.byte	0x14
 8009ef9:	00          	.byte	0x00
 8009efa:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8009efe:	05e1      	lsls	r1, r4, #23
 8009f00:	bf48      	it	mi
 8009f02:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8009f06:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009f0a:	0d1b      	lsrs	r3, r3, #20
 8009f0c:	051b      	lsls	r3, r3, #20
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	d1bb      	bne.n	8009e8a <_strtod_l+0x72>
 8009f12:	f7fe fb2b 	bl	800856c <__errno>
 8009f16:	2322      	movs	r3, #34	@ 0x22
 8009f18:	6003      	str	r3, [r0, #0]
 8009f1a:	e7b6      	b.n	8009e8a <_strtod_l+0x72>
 8009f1c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8009f20:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8009f24:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8009f28:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8009f2c:	e7e7      	b.n	8009efe <_strtod_l+0xe6>
 8009f2e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800a0b0 <_strtod_l+0x298>
 8009f32:	e7e4      	b.n	8009efe <_strtod_l+0xe6>
 8009f34:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8009f38:	f04f 3aff 	mov.w	sl, #4294967295
 8009f3c:	e7df      	b.n	8009efe <_strtod_l+0xe6>
 8009f3e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009f40:	1c5a      	adds	r2, r3, #1
 8009f42:	9219      	str	r2, [sp, #100]	@ 0x64
 8009f44:	785b      	ldrb	r3, [r3, #1]
 8009f46:	2b30      	cmp	r3, #48	@ 0x30
 8009f48:	d0f9      	beq.n	8009f3e <_strtod_l+0x126>
 8009f4a:	2b00      	cmp	r3, #0
 8009f4c:	d09d      	beq.n	8009e8a <_strtod_l+0x72>
 8009f4e:	2301      	movs	r3, #1
 8009f50:	2700      	movs	r7, #0
 8009f52:	9308      	str	r3, [sp, #32]
 8009f54:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009f56:	930c      	str	r3, [sp, #48]	@ 0x30
 8009f58:	970b      	str	r7, [sp, #44]	@ 0x2c
 8009f5a:	46b9      	mov	r9, r7
 8009f5c:	220a      	movs	r2, #10
 8009f5e:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8009f60:	7805      	ldrb	r5, [r0, #0]
 8009f62:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8009f66:	b2d9      	uxtb	r1, r3
 8009f68:	2909      	cmp	r1, #9
 8009f6a:	d928      	bls.n	8009fbe <_strtod_l+0x1a6>
 8009f6c:	494f      	ldr	r1, [pc, #316]	@ (800a0ac <_strtod_l+0x294>)
 8009f6e:	2201      	movs	r2, #1
 8009f70:	f000 ff5a 	bl	800ae28 <strncmp>
 8009f74:	2800      	cmp	r0, #0
 8009f76:	d032      	beq.n	8009fde <_strtod_l+0x1c6>
 8009f78:	2000      	movs	r0, #0
 8009f7a:	462a      	mov	r2, r5
 8009f7c:	900a      	str	r0, [sp, #40]	@ 0x28
 8009f7e:	464d      	mov	r5, r9
 8009f80:	4603      	mov	r3, r0
 8009f82:	2a65      	cmp	r2, #101	@ 0x65
 8009f84:	d001      	beq.n	8009f8a <_strtod_l+0x172>
 8009f86:	2a45      	cmp	r2, #69	@ 0x45
 8009f88:	d114      	bne.n	8009fb4 <_strtod_l+0x19c>
 8009f8a:	b91d      	cbnz	r5, 8009f94 <_strtod_l+0x17c>
 8009f8c:	9a08      	ldr	r2, [sp, #32]
 8009f8e:	4302      	orrs	r2, r0
 8009f90:	d096      	beq.n	8009ec0 <_strtod_l+0xa8>
 8009f92:	2500      	movs	r5, #0
 8009f94:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8009f96:	1c62      	adds	r2, r4, #1
 8009f98:	9219      	str	r2, [sp, #100]	@ 0x64
 8009f9a:	7862      	ldrb	r2, [r4, #1]
 8009f9c:	2a2b      	cmp	r2, #43	@ 0x2b
 8009f9e:	d07a      	beq.n	800a096 <_strtod_l+0x27e>
 8009fa0:	2a2d      	cmp	r2, #45	@ 0x2d
 8009fa2:	d07e      	beq.n	800a0a2 <_strtod_l+0x28a>
 8009fa4:	f04f 0c00 	mov.w	ip, #0
 8009fa8:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8009fac:	2909      	cmp	r1, #9
 8009fae:	f240 8085 	bls.w	800a0bc <_strtod_l+0x2a4>
 8009fb2:	9419      	str	r4, [sp, #100]	@ 0x64
 8009fb4:	f04f 0800 	mov.w	r8, #0
 8009fb8:	e0a5      	b.n	800a106 <_strtod_l+0x2ee>
 8009fba:	2300      	movs	r3, #0
 8009fbc:	e7c8      	b.n	8009f50 <_strtod_l+0x138>
 8009fbe:	f1b9 0f08 	cmp.w	r9, #8
 8009fc2:	bfd8      	it	le
 8009fc4:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8009fc6:	f100 0001 	add.w	r0, r0, #1
 8009fca:	bfda      	itte	le
 8009fcc:	fb02 3301 	mlale	r3, r2, r1, r3
 8009fd0:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8009fd2:	fb02 3707 	mlagt	r7, r2, r7, r3
 8009fd6:	f109 0901 	add.w	r9, r9, #1
 8009fda:	9019      	str	r0, [sp, #100]	@ 0x64
 8009fdc:	e7bf      	b.n	8009f5e <_strtod_l+0x146>
 8009fde:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009fe0:	1c5a      	adds	r2, r3, #1
 8009fe2:	9219      	str	r2, [sp, #100]	@ 0x64
 8009fe4:	785a      	ldrb	r2, [r3, #1]
 8009fe6:	f1b9 0f00 	cmp.w	r9, #0
 8009fea:	d03b      	beq.n	800a064 <_strtod_l+0x24c>
 8009fec:	900a      	str	r0, [sp, #40]	@ 0x28
 8009fee:	464d      	mov	r5, r9
 8009ff0:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8009ff4:	2b09      	cmp	r3, #9
 8009ff6:	d912      	bls.n	800a01e <_strtod_l+0x206>
 8009ff8:	2301      	movs	r3, #1
 8009ffa:	e7c2      	b.n	8009f82 <_strtod_l+0x16a>
 8009ffc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009ffe:	1c5a      	adds	r2, r3, #1
 800a000:	9219      	str	r2, [sp, #100]	@ 0x64
 800a002:	785a      	ldrb	r2, [r3, #1]
 800a004:	3001      	adds	r0, #1
 800a006:	2a30      	cmp	r2, #48	@ 0x30
 800a008:	d0f8      	beq.n	8009ffc <_strtod_l+0x1e4>
 800a00a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800a00e:	2b08      	cmp	r3, #8
 800a010:	f200 84d2 	bhi.w	800a9b8 <_strtod_l+0xba0>
 800a014:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a016:	900a      	str	r0, [sp, #40]	@ 0x28
 800a018:	2000      	movs	r0, #0
 800a01a:	930c      	str	r3, [sp, #48]	@ 0x30
 800a01c:	4605      	mov	r5, r0
 800a01e:	3a30      	subs	r2, #48	@ 0x30
 800a020:	f100 0301 	add.w	r3, r0, #1
 800a024:	d018      	beq.n	800a058 <_strtod_l+0x240>
 800a026:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a028:	4419      	add	r1, r3
 800a02a:	910a      	str	r1, [sp, #40]	@ 0x28
 800a02c:	462e      	mov	r6, r5
 800a02e:	f04f 0e0a 	mov.w	lr, #10
 800a032:	1c71      	adds	r1, r6, #1
 800a034:	eba1 0c05 	sub.w	ip, r1, r5
 800a038:	4563      	cmp	r3, ip
 800a03a:	dc15      	bgt.n	800a068 <_strtod_l+0x250>
 800a03c:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800a040:	182b      	adds	r3, r5, r0
 800a042:	2b08      	cmp	r3, #8
 800a044:	f105 0501 	add.w	r5, r5, #1
 800a048:	4405      	add	r5, r0
 800a04a:	dc1a      	bgt.n	800a082 <_strtod_l+0x26a>
 800a04c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a04e:	230a      	movs	r3, #10
 800a050:	fb03 2301 	mla	r3, r3, r1, r2
 800a054:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a056:	2300      	movs	r3, #0
 800a058:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a05a:	1c51      	adds	r1, r2, #1
 800a05c:	9119      	str	r1, [sp, #100]	@ 0x64
 800a05e:	7852      	ldrb	r2, [r2, #1]
 800a060:	4618      	mov	r0, r3
 800a062:	e7c5      	b.n	8009ff0 <_strtod_l+0x1d8>
 800a064:	4648      	mov	r0, r9
 800a066:	e7ce      	b.n	800a006 <_strtod_l+0x1ee>
 800a068:	2e08      	cmp	r6, #8
 800a06a:	dc05      	bgt.n	800a078 <_strtod_l+0x260>
 800a06c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800a06e:	fb0e f606 	mul.w	r6, lr, r6
 800a072:	960b      	str	r6, [sp, #44]	@ 0x2c
 800a074:	460e      	mov	r6, r1
 800a076:	e7dc      	b.n	800a032 <_strtod_l+0x21a>
 800a078:	2910      	cmp	r1, #16
 800a07a:	bfd8      	it	le
 800a07c:	fb0e f707 	mulle.w	r7, lr, r7
 800a080:	e7f8      	b.n	800a074 <_strtod_l+0x25c>
 800a082:	2b0f      	cmp	r3, #15
 800a084:	bfdc      	itt	le
 800a086:	230a      	movle	r3, #10
 800a088:	fb03 2707 	mlale	r7, r3, r7, r2
 800a08c:	e7e3      	b.n	800a056 <_strtod_l+0x23e>
 800a08e:	2300      	movs	r3, #0
 800a090:	930a      	str	r3, [sp, #40]	@ 0x28
 800a092:	2301      	movs	r3, #1
 800a094:	e77a      	b.n	8009f8c <_strtod_l+0x174>
 800a096:	f04f 0c00 	mov.w	ip, #0
 800a09a:	1ca2      	adds	r2, r4, #2
 800a09c:	9219      	str	r2, [sp, #100]	@ 0x64
 800a09e:	78a2      	ldrb	r2, [r4, #2]
 800a0a0:	e782      	b.n	8009fa8 <_strtod_l+0x190>
 800a0a2:	f04f 0c01 	mov.w	ip, #1
 800a0a6:	e7f8      	b.n	800a09a <_strtod_l+0x282>
 800a0a8:	0800bfb4 	.word	0x0800bfb4
 800a0ac:	0800bdec 	.word	0x0800bdec
 800a0b0:	7ff00000 	.word	0x7ff00000
 800a0b4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a0b6:	1c51      	adds	r1, r2, #1
 800a0b8:	9119      	str	r1, [sp, #100]	@ 0x64
 800a0ba:	7852      	ldrb	r2, [r2, #1]
 800a0bc:	2a30      	cmp	r2, #48	@ 0x30
 800a0be:	d0f9      	beq.n	800a0b4 <_strtod_l+0x29c>
 800a0c0:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800a0c4:	2908      	cmp	r1, #8
 800a0c6:	f63f af75 	bhi.w	8009fb4 <_strtod_l+0x19c>
 800a0ca:	3a30      	subs	r2, #48	@ 0x30
 800a0cc:	9209      	str	r2, [sp, #36]	@ 0x24
 800a0ce:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a0d0:	920f      	str	r2, [sp, #60]	@ 0x3c
 800a0d2:	f04f 080a 	mov.w	r8, #10
 800a0d6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a0d8:	1c56      	adds	r6, r2, #1
 800a0da:	9619      	str	r6, [sp, #100]	@ 0x64
 800a0dc:	7852      	ldrb	r2, [r2, #1]
 800a0de:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800a0e2:	f1be 0f09 	cmp.w	lr, #9
 800a0e6:	d939      	bls.n	800a15c <_strtod_l+0x344>
 800a0e8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800a0ea:	1a76      	subs	r6, r6, r1
 800a0ec:	2e08      	cmp	r6, #8
 800a0ee:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800a0f2:	dc03      	bgt.n	800a0fc <_strtod_l+0x2e4>
 800a0f4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a0f6:	4588      	cmp	r8, r1
 800a0f8:	bfa8      	it	ge
 800a0fa:	4688      	movge	r8, r1
 800a0fc:	f1bc 0f00 	cmp.w	ip, #0
 800a100:	d001      	beq.n	800a106 <_strtod_l+0x2ee>
 800a102:	f1c8 0800 	rsb	r8, r8, #0
 800a106:	2d00      	cmp	r5, #0
 800a108:	d14e      	bne.n	800a1a8 <_strtod_l+0x390>
 800a10a:	9908      	ldr	r1, [sp, #32]
 800a10c:	4308      	orrs	r0, r1
 800a10e:	f47f aebc 	bne.w	8009e8a <_strtod_l+0x72>
 800a112:	2b00      	cmp	r3, #0
 800a114:	f47f aed4 	bne.w	8009ec0 <_strtod_l+0xa8>
 800a118:	2a69      	cmp	r2, #105	@ 0x69
 800a11a:	d028      	beq.n	800a16e <_strtod_l+0x356>
 800a11c:	dc25      	bgt.n	800a16a <_strtod_l+0x352>
 800a11e:	2a49      	cmp	r2, #73	@ 0x49
 800a120:	d025      	beq.n	800a16e <_strtod_l+0x356>
 800a122:	2a4e      	cmp	r2, #78	@ 0x4e
 800a124:	f47f aecc 	bne.w	8009ec0 <_strtod_l+0xa8>
 800a128:	499a      	ldr	r1, [pc, #616]	@ (800a394 <_strtod_l+0x57c>)
 800a12a:	a819      	add	r0, sp, #100	@ 0x64
 800a12c:	f001 f970 	bl	800b410 <__match>
 800a130:	2800      	cmp	r0, #0
 800a132:	f43f aec5 	beq.w	8009ec0 <_strtod_l+0xa8>
 800a136:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a138:	781b      	ldrb	r3, [r3, #0]
 800a13a:	2b28      	cmp	r3, #40	@ 0x28
 800a13c:	d12e      	bne.n	800a19c <_strtod_l+0x384>
 800a13e:	4996      	ldr	r1, [pc, #600]	@ (800a398 <_strtod_l+0x580>)
 800a140:	aa1c      	add	r2, sp, #112	@ 0x70
 800a142:	a819      	add	r0, sp, #100	@ 0x64
 800a144:	f001 f978 	bl	800b438 <__hexnan>
 800a148:	2805      	cmp	r0, #5
 800a14a:	d127      	bne.n	800a19c <_strtod_l+0x384>
 800a14c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800a14e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800a152:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800a156:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800a15a:	e696      	b.n	8009e8a <_strtod_l+0x72>
 800a15c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a15e:	fb08 2101 	mla	r1, r8, r1, r2
 800a162:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800a166:	9209      	str	r2, [sp, #36]	@ 0x24
 800a168:	e7b5      	b.n	800a0d6 <_strtod_l+0x2be>
 800a16a:	2a6e      	cmp	r2, #110	@ 0x6e
 800a16c:	e7da      	b.n	800a124 <_strtod_l+0x30c>
 800a16e:	498b      	ldr	r1, [pc, #556]	@ (800a39c <_strtod_l+0x584>)
 800a170:	a819      	add	r0, sp, #100	@ 0x64
 800a172:	f001 f94d 	bl	800b410 <__match>
 800a176:	2800      	cmp	r0, #0
 800a178:	f43f aea2 	beq.w	8009ec0 <_strtod_l+0xa8>
 800a17c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a17e:	4988      	ldr	r1, [pc, #544]	@ (800a3a0 <_strtod_l+0x588>)
 800a180:	3b01      	subs	r3, #1
 800a182:	a819      	add	r0, sp, #100	@ 0x64
 800a184:	9319      	str	r3, [sp, #100]	@ 0x64
 800a186:	f001 f943 	bl	800b410 <__match>
 800a18a:	b910      	cbnz	r0, 800a192 <_strtod_l+0x37a>
 800a18c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a18e:	3301      	adds	r3, #1
 800a190:	9319      	str	r3, [sp, #100]	@ 0x64
 800a192:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800a3b0 <_strtod_l+0x598>
 800a196:	f04f 0a00 	mov.w	sl, #0
 800a19a:	e676      	b.n	8009e8a <_strtod_l+0x72>
 800a19c:	4881      	ldr	r0, [pc, #516]	@ (800a3a4 <_strtod_l+0x58c>)
 800a19e:	f000 fe73 	bl	800ae88 <nan>
 800a1a2:	ec5b ab10 	vmov	sl, fp, d0
 800a1a6:	e670      	b.n	8009e8a <_strtod_l+0x72>
 800a1a8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a1aa:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800a1ac:	eba8 0303 	sub.w	r3, r8, r3
 800a1b0:	f1b9 0f00 	cmp.w	r9, #0
 800a1b4:	bf08      	it	eq
 800a1b6:	46a9      	moveq	r9, r5
 800a1b8:	2d10      	cmp	r5, #16
 800a1ba:	9309      	str	r3, [sp, #36]	@ 0x24
 800a1bc:	462c      	mov	r4, r5
 800a1be:	bfa8      	it	ge
 800a1c0:	2410      	movge	r4, #16
 800a1c2:	f7f6 f9bf 	bl	8000544 <__aeabi_ui2d>
 800a1c6:	2d09      	cmp	r5, #9
 800a1c8:	4682      	mov	sl, r0
 800a1ca:	468b      	mov	fp, r1
 800a1cc:	dc13      	bgt.n	800a1f6 <_strtod_l+0x3de>
 800a1ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a1d0:	2b00      	cmp	r3, #0
 800a1d2:	f43f ae5a 	beq.w	8009e8a <_strtod_l+0x72>
 800a1d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a1d8:	dd78      	ble.n	800a2cc <_strtod_l+0x4b4>
 800a1da:	2b16      	cmp	r3, #22
 800a1dc:	dc5f      	bgt.n	800a29e <_strtod_l+0x486>
 800a1de:	4972      	ldr	r1, [pc, #456]	@ (800a3a8 <_strtod_l+0x590>)
 800a1e0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a1e4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a1e8:	4652      	mov	r2, sl
 800a1ea:	465b      	mov	r3, fp
 800a1ec:	f7f6 fa24 	bl	8000638 <__aeabi_dmul>
 800a1f0:	4682      	mov	sl, r0
 800a1f2:	468b      	mov	fp, r1
 800a1f4:	e649      	b.n	8009e8a <_strtod_l+0x72>
 800a1f6:	4b6c      	ldr	r3, [pc, #432]	@ (800a3a8 <_strtod_l+0x590>)
 800a1f8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a1fc:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800a200:	f7f6 fa1a 	bl	8000638 <__aeabi_dmul>
 800a204:	4682      	mov	sl, r0
 800a206:	4638      	mov	r0, r7
 800a208:	468b      	mov	fp, r1
 800a20a:	f7f6 f99b 	bl	8000544 <__aeabi_ui2d>
 800a20e:	4602      	mov	r2, r0
 800a210:	460b      	mov	r3, r1
 800a212:	4650      	mov	r0, sl
 800a214:	4659      	mov	r1, fp
 800a216:	f7f6 f859 	bl	80002cc <__adddf3>
 800a21a:	2d0f      	cmp	r5, #15
 800a21c:	4682      	mov	sl, r0
 800a21e:	468b      	mov	fp, r1
 800a220:	ddd5      	ble.n	800a1ce <_strtod_l+0x3b6>
 800a222:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a224:	1b2c      	subs	r4, r5, r4
 800a226:	441c      	add	r4, r3
 800a228:	2c00      	cmp	r4, #0
 800a22a:	f340 8093 	ble.w	800a354 <_strtod_l+0x53c>
 800a22e:	f014 030f 	ands.w	r3, r4, #15
 800a232:	d00a      	beq.n	800a24a <_strtod_l+0x432>
 800a234:	495c      	ldr	r1, [pc, #368]	@ (800a3a8 <_strtod_l+0x590>)
 800a236:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a23a:	4652      	mov	r2, sl
 800a23c:	465b      	mov	r3, fp
 800a23e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a242:	f7f6 f9f9 	bl	8000638 <__aeabi_dmul>
 800a246:	4682      	mov	sl, r0
 800a248:	468b      	mov	fp, r1
 800a24a:	f034 040f 	bics.w	r4, r4, #15
 800a24e:	d073      	beq.n	800a338 <_strtod_l+0x520>
 800a250:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800a254:	dd49      	ble.n	800a2ea <_strtod_l+0x4d2>
 800a256:	2400      	movs	r4, #0
 800a258:	46a0      	mov	r8, r4
 800a25a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800a25c:	46a1      	mov	r9, r4
 800a25e:	9a05      	ldr	r2, [sp, #20]
 800a260:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800a3b0 <_strtod_l+0x598>
 800a264:	2322      	movs	r3, #34	@ 0x22
 800a266:	6013      	str	r3, [r2, #0]
 800a268:	f04f 0a00 	mov.w	sl, #0
 800a26c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a26e:	2b00      	cmp	r3, #0
 800a270:	f43f ae0b 	beq.w	8009e8a <_strtod_l+0x72>
 800a274:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a276:	9805      	ldr	r0, [sp, #20]
 800a278:	f7ff f946 	bl	8009508 <_Bfree>
 800a27c:	9805      	ldr	r0, [sp, #20]
 800a27e:	4649      	mov	r1, r9
 800a280:	f7ff f942 	bl	8009508 <_Bfree>
 800a284:	9805      	ldr	r0, [sp, #20]
 800a286:	4641      	mov	r1, r8
 800a288:	f7ff f93e 	bl	8009508 <_Bfree>
 800a28c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a28e:	9805      	ldr	r0, [sp, #20]
 800a290:	f7ff f93a 	bl	8009508 <_Bfree>
 800a294:	9805      	ldr	r0, [sp, #20]
 800a296:	4621      	mov	r1, r4
 800a298:	f7ff f936 	bl	8009508 <_Bfree>
 800a29c:	e5f5      	b.n	8009e8a <_strtod_l+0x72>
 800a29e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a2a0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800a2a4:	4293      	cmp	r3, r2
 800a2a6:	dbbc      	blt.n	800a222 <_strtod_l+0x40a>
 800a2a8:	4c3f      	ldr	r4, [pc, #252]	@ (800a3a8 <_strtod_l+0x590>)
 800a2aa:	f1c5 050f 	rsb	r5, r5, #15
 800a2ae:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800a2b2:	4652      	mov	r2, sl
 800a2b4:	465b      	mov	r3, fp
 800a2b6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a2ba:	f7f6 f9bd 	bl	8000638 <__aeabi_dmul>
 800a2be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a2c0:	1b5d      	subs	r5, r3, r5
 800a2c2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800a2c6:	e9d4 2300 	ldrd	r2, r3, [r4]
 800a2ca:	e78f      	b.n	800a1ec <_strtod_l+0x3d4>
 800a2cc:	3316      	adds	r3, #22
 800a2ce:	dba8      	blt.n	800a222 <_strtod_l+0x40a>
 800a2d0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a2d2:	eba3 0808 	sub.w	r8, r3, r8
 800a2d6:	4b34      	ldr	r3, [pc, #208]	@ (800a3a8 <_strtod_l+0x590>)
 800a2d8:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800a2dc:	e9d8 2300 	ldrd	r2, r3, [r8]
 800a2e0:	4650      	mov	r0, sl
 800a2e2:	4659      	mov	r1, fp
 800a2e4:	f7f6 fad2 	bl	800088c <__aeabi_ddiv>
 800a2e8:	e782      	b.n	800a1f0 <_strtod_l+0x3d8>
 800a2ea:	2300      	movs	r3, #0
 800a2ec:	4f2f      	ldr	r7, [pc, #188]	@ (800a3ac <_strtod_l+0x594>)
 800a2ee:	1124      	asrs	r4, r4, #4
 800a2f0:	4650      	mov	r0, sl
 800a2f2:	4659      	mov	r1, fp
 800a2f4:	461e      	mov	r6, r3
 800a2f6:	2c01      	cmp	r4, #1
 800a2f8:	dc21      	bgt.n	800a33e <_strtod_l+0x526>
 800a2fa:	b10b      	cbz	r3, 800a300 <_strtod_l+0x4e8>
 800a2fc:	4682      	mov	sl, r0
 800a2fe:	468b      	mov	fp, r1
 800a300:	492a      	ldr	r1, [pc, #168]	@ (800a3ac <_strtod_l+0x594>)
 800a302:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800a306:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800a30a:	4652      	mov	r2, sl
 800a30c:	465b      	mov	r3, fp
 800a30e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a312:	f7f6 f991 	bl	8000638 <__aeabi_dmul>
 800a316:	4b26      	ldr	r3, [pc, #152]	@ (800a3b0 <_strtod_l+0x598>)
 800a318:	460a      	mov	r2, r1
 800a31a:	400b      	ands	r3, r1
 800a31c:	4925      	ldr	r1, [pc, #148]	@ (800a3b4 <_strtod_l+0x59c>)
 800a31e:	428b      	cmp	r3, r1
 800a320:	4682      	mov	sl, r0
 800a322:	d898      	bhi.n	800a256 <_strtod_l+0x43e>
 800a324:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800a328:	428b      	cmp	r3, r1
 800a32a:	bf86      	itte	hi
 800a32c:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800a3b8 <_strtod_l+0x5a0>
 800a330:	f04f 3aff 	movhi.w	sl, #4294967295
 800a334:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800a338:	2300      	movs	r3, #0
 800a33a:	9308      	str	r3, [sp, #32]
 800a33c:	e076      	b.n	800a42c <_strtod_l+0x614>
 800a33e:	07e2      	lsls	r2, r4, #31
 800a340:	d504      	bpl.n	800a34c <_strtod_l+0x534>
 800a342:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a346:	f7f6 f977 	bl	8000638 <__aeabi_dmul>
 800a34a:	2301      	movs	r3, #1
 800a34c:	3601      	adds	r6, #1
 800a34e:	1064      	asrs	r4, r4, #1
 800a350:	3708      	adds	r7, #8
 800a352:	e7d0      	b.n	800a2f6 <_strtod_l+0x4de>
 800a354:	d0f0      	beq.n	800a338 <_strtod_l+0x520>
 800a356:	4264      	negs	r4, r4
 800a358:	f014 020f 	ands.w	r2, r4, #15
 800a35c:	d00a      	beq.n	800a374 <_strtod_l+0x55c>
 800a35e:	4b12      	ldr	r3, [pc, #72]	@ (800a3a8 <_strtod_l+0x590>)
 800a360:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a364:	4650      	mov	r0, sl
 800a366:	4659      	mov	r1, fp
 800a368:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a36c:	f7f6 fa8e 	bl	800088c <__aeabi_ddiv>
 800a370:	4682      	mov	sl, r0
 800a372:	468b      	mov	fp, r1
 800a374:	1124      	asrs	r4, r4, #4
 800a376:	d0df      	beq.n	800a338 <_strtod_l+0x520>
 800a378:	2c1f      	cmp	r4, #31
 800a37a:	dd1f      	ble.n	800a3bc <_strtod_l+0x5a4>
 800a37c:	2400      	movs	r4, #0
 800a37e:	46a0      	mov	r8, r4
 800a380:	940b      	str	r4, [sp, #44]	@ 0x2c
 800a382:	46a1      	mov	r9, r4
 800a384:	9a05      	ldr	r2, [sp, #20]
 800a386:	2322      	movs	r3, #34	@ 0x22
 800a388:	f04f 0a00 	mov.w	sl, #0
 800a38c:	f04f 0b00 	mov.w	fp, #0
 800a390:	6013      	str	r3, [r2, #0]
 800a392:	e76b      	b.n	800a26c <_strtod_l+0x454>
 800a394:	0800bcda 	.word	0x0800bcda
 800a398:	0800bfa0 	.word	0x0800bfa0
 800a39c:	0800bcd2 	.word	0x0800bcd2
 800a3a0:	0800bd09 	.word	0x0800bd09
 800a3a4:	0800be42 	.word	0x0800be42
 800a3a8:	0800bed8 	.word	0x0800bed8
 800a3ac:	0800beb0 	.word	0x0800beb0
 800a3b0:	7ff00000 	.word	0x7ff00000
 800a3b4:	7ca00000 	.word	0x7ca00000
 800a3b8:	7fefffff 	.word	0x7fefffff
 800a3bc:	f014 0310 	ands.w	r3, r4, #16
 800a3c0:	bf18      	it	ne
 800a3c2:	236a      	movne	r3, #106	@ 0x6a
 800a3c4:	4ea9      	ldr	r6, [pc, #676]	@ (800a66c <_strtod_l+0x854>)
 800a3c6:	9308      	str	r3, [sp, #32]
 800a3c8:	4650      	mov	r0, sl
 800a3ca:	4659      	mov	r1, fp
 800a3cc:	2300      	movs	r3, #0
 800a3ce:	07e7      	lsls	r7, r4, #31
 800a3d0:	d504      	bpl.n	800a3dc <_strtod_l+0x5c4>
 800a3d2:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a3d6:	f7f6 f92f 	bl	8000638 <__aeabi_dmul>
 800a3da:	2301      	movs	r3, #1
 800a3dc:	1064      	asrs	r4, r4, #1
 800a3de:	f106 0608 	add.w	r6, r6, #8
 800a3e2:	d1f4      	bne.n	800a3ce <_strtod_l+0x5b6>
 800a3e4:	b10b      	cbz	r3, 800a3ea <_strtod_l+0x5d2>
 800a3e6:	4682      	mov	sl, r0
 800a3e8:	468b      	mov	fp, r1
 800a3ea:	9b08      	ldr	r3, [sp, #32]
 800a3ec:	b1b3      	cbz	r3, 800a41c <_strtod_l+0x604>
 800a3ee:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800a3f2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800a3f6:	2b00      	cmp	r3, #0
 800a3f8:	4659      	mov	r1, fp
 800a3fa:	dd0f      	ble.n	800a41c <_strtod_l+0x604>
 800a3fc:	2b1f      	cmp	r3, #31
 800a3fe:	dd56      	ble.n	800a4ae <_strtod_l+0x696>
 800a400:	2b34      	cmp	r3, #52	@ 0x34
 800a402:	bfde      	ittt	le
 800a404:	f04f 33ff 	movle.w	r3, #4294967295
 800a408:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800a40c:	4093      	lslle	r3, r2
 800a40e:	f04f 0a00 	mov.w	sl, #0
 800a412:	bfcc      	ite	gt
 800a414:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800a418:	ea03 0b01 	andle.w	fp, r3, r1
 800a41c:	2200      	movs	r2, #0
 800a41e:	2300      	movs	r3, #0
 800a420:	4650      	mov	r0, sl
 800a422:	4659      	mov	r1, fp
 800a424:	f7f6 fb70 	bl	8000b08 <__aeabi_dcmpeq>
 800a428:	2800      	cmp	r0, #0
 800a42a:	d1a7      	bne.n	800a37c <_strtod_l+0x564>
 800a42c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a42e:	9300      	str	r3, [sp, #0]
 800a430:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800a432:	9805      	ldr	r0, [sp, #20]
 800a434:	462b      	mov	r3, r5
 800a436:	464a      	mov	r2, r9
 800a438:	f7ff f8ce 	bl	80095d8 <__s2b>
 800a43c:	900b      	str	r0, [sp, #44]	@ 0x2c
 800a43e:	2800      	cmp	r0, #0
 800a440:	f43f af09 	beq.w	800a256 <_strtod_l+0x43e>
 800a444:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a446:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a448:	2a00      	cmp	r2, #0
 800a44a:	eba3 0308 	sub.w	r3, r3, r8
 800a44e:	bfa8      	it	ge
 800a450:	2300      	movge	r3, #0
 800a452:	9312      	str	r3, [sp, #72]	@ 0x48
 800a454:	2400      	movs	r4, #0
 800a456:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800a45a:	9316      	str	r3, [sp, #88]	@ 0x58
 800a45c:	46a0      	mov	r8, r4
 800a45e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a460:	9805      	ldr	r0, [sp, #20]
 800a462:	6859      	ldr	r1, [r3, #4]
 800a464:	f7ff f810 	bl	8009488 <_Balloc>
 800a468:	4681      	mov	r9, r0
 800a46a:	2800      	cmp	r0, #0
 800a46c:	f43f aef7 	beq.w	800a25e <_strtod_l+0x446>
 800a470:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a472:	691a      	ldr	r2, [r3, #16]
 800a474:	3202      	adds	r2, #2
 800a476:	f103 010c 	add.w	r1, r3, #12
 800a47a:	0092      	lsls	r2, r2, #2
 800a47c:	300c      	adds	r0, #12
 800a47e:	f000 fcf5 	bl	800ae6c <memcpy>
 800a482:	ec4b ab10 	vmov	d0, sl, fp
 800a486:	9805      	ldr	r0, [sp, #20]
 800a488:	aa1c      	add	r2, sp, #112	@ 0x70
 800a48a:	a91b      	add	r1, sp, #108	@ 0x6c
 800a48c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800a490:	f7ff fbd6 	bl	8009c40 <__d2b>
 800a494:	901a      	str	r0, [sp, #104]	@ 0x68
 800a496:	2800      	cmp	r0, #0
 800a498:	f43f aee1 	beq.w	800a25e <_strtod_l+0x446>
 800a49c:	9805      	ldr	r0, [sp, #20]
 800a49e:	2101      	movs	r1, #1
 800a4a0:	f7ff f930 	bl	8009704 <__i2b>
 800a4a4:	4680      	mov	r8, r0
 800a4a6:	b948      	cbnz	r0, 800a4bc <_strtod_l+0x6a4>
 800a4a8:	f04f 0800 	mov.w	r8, #0
 800a4ac:	e6d7      	b.n	800a25e <_strtod_l+0x446>
 800a4ae:	f04f 32ff 	mov.w	r2, #4294967295
 800a4b2:	fa02 f303 	lsl.w	r3, r2, r3
 800a4b6:	ea03 0a0a 	and.w	sl, r3, sl
 800a4ba:	e7af      	b.n	800a41c <_strtod_l+0x604>
 800a4bc:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800a4be:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800a4c0:	2d00      	cmp	r5, #0
 800a4c2:	bfab      	itete	ge
 800a4c4:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800a4c6:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800a4c8:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800a4ca:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800a4cc:	bfac      	ite	ge
 800a4ce:	18ef      	addge	r7, r5, r3
 800a4d0:	1b5e      	sublt	r6, r3, r5
 800a4d2:	9b08      	ldr	r3, [sp, #32]
 800a4d4:	1aed      	subs	r5, r5, r3
 800a4d6:	4415      	add	r5, r2
 800a4d8:	4b65      	ldr	r3, [pc, #404]	@ (800a670 <_strtod_l+0x858>)
 800a4da:	3d01      	subs	r5, #1
 800a4dc:	429d      	cmp	r5, r3
 800a4de:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800a4e2:	da50      	bge.n	800a586 <_strtod_l+0x76e>
 800a4e4:	1b5b      	subs	r3, r3, r5
 800a4e6:	2b1f      	cmp	r3, #31
 800a4e8:	eba2 0203 	sub.w	r2, r2, r3
 800a4ec:	f04f 0101 	mov.w	r1, #1
 800a4f0:	dc3d      	bgt.n	800a56e <_strtod_l+0x756>
 800a4f2:	fa01 f303 	lsl.w	r3, r1, r3
 800a4f6:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a4f8:	2300      	movs	r3, #0
 800a4fa:	9310      	str	r3, [sp, #64]	@ 0x40
 800a4fc:	18bd      	adds	r5, r7, r2
 800a4fe:	9b08      	ldr	r3, [sp, #32]
 800a500:	42af      	cmp	r7, r5
 800a502:	4416      	add	r6, r2
 800a504:	441e      	add	r6, r3
 800a506:	463b      	mov	r3, r7
 800a508:	bfa8      	it	ge
 800a50a:	462b      	movge	r3, r5
 800a50c:	42b3      	cmp	r3, r6
 800a50e:	bfa8      	it	ge
 800a510:	4633      	movge	r3, r6
 800a512:	2b00      	cmp	r3, #0
 800a514:	bfc2      	ittt	gt
 800a516:	1aed      	subgt	r5, r5, r3
 800a518:	1af6      	subgt	r6, r6, r3
 800a51a:	1aff      	subgt	r7, r7, r3
 800a51c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800a51e:	2b00      	cmp	r3, #0
 800a520:	dd16      	ble.n	800a550 <_strtod_l+0x738>
 800a522:	4641      	mov	r1, r8
 800a524:	9805      	ldr	r0, [sp, #20]
 800a526:	461a      	mov	r2, r3
 800a528:	f7ff f9a4 	bl	8009874 <__pow5mult>
 800a52c:	4680      	mov	r8, r0
 800a52e:	2800      	cmp	r0, #0
 800a530:	d0ba      	beq.n	800a4a8 <_strtod_l+0x690>
 800a532:	4601      	mov	r1, r0
 800a534:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800a536:	9805      	ldr	r0, [sp, #20]
 800a538:	f7ff f8fa 	bl	8009730 <__multiply>
 800a53c:	900a      	str	r0, [sp, #40]	@ 0x28
 800a53e:	2800      	cmp	r0, #0
 800a540:	f43f ae8d 	beq.w	800a25e <_strtod_l+0x446>
 800a544:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a546:	9805      	ldr	r0, [sp, #20]
 800a548:	f7fe ffde 	bl	8009508 <_Bfree>
 800a54c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a54e:	931a      	str	r3, [sp, #104]	@ 0x68
 800a550:	2d00      	cmp	r5, #0
 800a552:	dc1d      	bgt.n	800a590 <_strtod_l+0x778>
 800a554:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a556:	2b00      	cmp	r3, #0
 800a558:	dd23      	ble.n	800a5a2 <_strtod_l+0x78a>
 800a55a:	4649      	mov	r1, r9
 800a55c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800a55e:	9805      	ldr	r0, [sp, #20]
 800a560:	f7ff f988 	bl	8009874 <__pow5mult>
 800a564:	4681      	mov	r9, r0
 800a566:	b9e0      	cbnz	r0, 800a5a2 <_strtod_l+0x78a>
 800a568:	f04f 0900 	mov.w	r9, #0
 800a56c:	e677      	b.n	800a25e <_strtod_l+0x446>
 800a56e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800a572:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800a576:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800a57a:	35e2      	adds	r5, #226	@ 0xe2
 800a57c:	fa01 f305 	lsl.w	r3, r1, r5
 800a580:	9310      	str	r3, [sp, #64]	@ 0x40
 800a582:	9113      	str	r1, [sp, #76]	@ 0x4c
 800a584:	e7ba      	b.n	800a4fc <_strtod_l+0x6e4>
 800a586:	2300      	movs	r3, #0
 800a588:	9310      	str	r3, [sp, #64]	@ 0x40
 800a58a:	2301      	movs	r3, #1
 800a58c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a58e:	e7b5      	b.n	800a4fc <_strtod_l+0x6e4>
 800a590:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a592:	9805      	ldr	r0, [sp, #20]
 800a594:	462a      	mov	r2, r5
 800a596:	f7ff f9c7 	bl	8009928 <__lshift>
 800a59a:	901a      	str	r0, [sp, #104]	@ 0x68
 800a59c:	2800      	cmp	r0, #0
 800a59e:	d1d9      	bne.n	800a554 <_strtod_l+0x73c>
 800a5a0:	e65d      	b.n	800a25e <_strtod_l+0x446>
 800a5a2:	2e00      	cmp	r6, #0
 800a5a4:	dd07      	ble.n	800a5b6 <_strtod_l+0x79e>
 800a5a6:	4649      	mov	r1, r9
 800a5a8:	9805      	ldr	r0, [sp, #20]
 800a5aa:	4632      	mov	r2, r6
 800a5ac:	f7ff f9bc 	bl	8009928 <__lshift>
 800a5b0:	4681      	mov	r9, r0
 800a5b2:	2800      	cmp	r0, #0
 800a5b4:	d0d8      	beq.n	800a568 <_strtod_l+0x750>
 800a5b6:	2f00      	cmp	r7, #0
 800a5b8:	dd08      	ble.n	800a5cc <_strtod_l+0x7b4>
 800a5ba:	4641      	mov	r1, r8
 800a5bc:	9805      	ldr	r0, [sp, #20]
 800a5be:	463a      	mov	r2, r7
 800a5c0:	f7ff f9b2 	bl	8009928 <__lshift>
 800a5c4:	4680      	mov	r8, r0
 800a5c6:	2800      	cmp	r0, #0
 800a5c8:	f43f ae49 	beq.w	800a25e <_strtod_l+0x446>
 800a5cc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a5ce:	9805      	ldr	r0, [sp, #20]
 800a5d0:	464a      	mov	r2, r9
 800a5d2:	f7ff fa31 	bl	8009a38 <__mdiff>
 800a5d6:	4604      	mov	r4, r0
 800a5d8:	2800      	cmp	r0, #0
 800a5da:	f43f ae40 	beq.w	800a25e <_strtod_l+0x446>
 800a5de:	68c3      	ldr	r3, [r0, #12]
 800a5e0:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a5e2:	2300      	movs	r3, #0
 800a5e4:	60c3      	str	r3, [r0, #12]
 800a5e6:	4641      	mov	r1, r8
 800a5e8:	f7ff fa0a 	bl	8009a00 <__mcmp>
 800a5ec:	2800      	cmp	r0, #0
 800a5ee:	da45      	bge.n	800a67c <_strtod_l+0x864>
 800a5f0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a5f2:	ea53 030a 	orrs.w	r3, r3, sl
 800a5f6:	d16b      	bne.n	800a6d0 <_strtod_l+0x8b8>
 800a5f8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a5fc:	2b00      	cmp	r3, #0
 800a5fe:	d167      	bne.n	800a6d0 <_strtod_l+0x8b8>
 800a600:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a604:	0d1b      	lsrs	r3, r3, #20
 800a606:	051b      	lsls	r3, r3, #20
 800a608:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800a60c:	d960      	bls.n	800a6d0 <_strtod_l+0x8b8>
 800a60e:	6963      	ldr	r3, [r4, #20]
 800a610:	b913      	cbnz	r3, 800a618 <_strtod_l+0x800>
 800a612:	6923      	ldr	r3, [r4, #16]
 800a614:	2b01      	cmp	r3, #1
 800a616:	dd5b      	ble.n	800a6d0 <_strtod_l+0x8b8>
 800a618:	4621      	mov	r1, r4
 800a61a:	2201      	movs	r2, #1
 800a61c:	9805      	ldr	r0, [sp, #20]
 800a61e:	f7ff f983 	bl	8009928 <__lshift>
 800a622:	4641      	mov	r1, r8
 800a624:	4604      	mov	r4, r0
 800a626:	f7ff f9eb 	bl	8009a00 <__mcmp>
 800a62a:	2800      	cmp	r0, #0
 800a62c:	dd50      	ble.n	800a6d0 <_strtod_l+0x8b8>
 800a62e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a632:	9a08      	ldr	r2, [sp, #32]
 800a634:	0d1b      	lsrs	r3, r3, #20
 800a636:	051b      	lsls	r3, r3, #20
 800a638:	2a00      	cmp	r2, #0
 800a63a:	d06a      	beq.n	800a712 <_strtod_l+0x8fa>
 800a63c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800a640:	d867      	bhi.n	800a712 <_strtod_l+0x8fa>
 800a642:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800a646:	f67f ae9d 	bls.w	800a384 <_strtod_l+0x56c>
 800a64a:	4b0a      	ldr	r3, [pc, #40]	@ (800a674 <_strtod_l+0x85c>)
 800a64c:	4650      	mov	r0, sl
 800a64e:	4659      	mov	r1, fp
 800a650:	2200      	movs	r2, #0
 800a652:	f7f5 fff1 	bl	8000638 <__aeabi_dmul>
 800a656:	4b08      	ldr	r3, [pc, #32]	@ (800a678 <_strtod_l+0x860>)
 800a658:	400b      	ands	r3, r1
 800a65a:	4682      	mov	sl, r0
 800a65c:	468b      	mov	fp, r1
 800a65e:	2b00      	cmp	r3, #0
 800a660:	f47f ae08 	bne.w	800a274 <_strtod_l+0x45c>
 800a664:	9a05      	ldr	r2, [sp, #20]
 800a666:	2322      	movs	r3, #34	@ 0x22
 800a668:	6013      	str	r3, [r2, #0]
 800a66a:	e603      	b.n	800a274 <_strtod_l+0x45c>
 800a66c:	0800bfc8 	.word	0x0800bfc8
 800a670:	fffffc02 	.word	0xfffffc02
 800a674:	39500000 	.word	0x39500000
 800a678:	7ff00000 	.word	0x7ff00000
 800a67c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800a680:	d165      	bne.n	800a74e <_strtod_l+0x936>
 800a682:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800a684:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a688:	b35a      	cbz	r2, 800a6e2 <_strtod_l+0x8ca>
 800a68a:	4a9f      	ldr	r2, [pc, #636]	@ (800a908 <_strtod_l+0xaf0>)
 800a68c:	4293      	cmp	r3, r2
 800a68e:	d12b      	bne.n	800a6e8 <_strtod_l+0x8d0>
 800a690:	9b08      	ldr	r3, [sp, #32]
 800a692:	4651      	mov	r1, sl
 800a694:	b303      	cbz	r3, 800a6d8 <_strtod_l+0x8c0>
 800a696:	4b9d      	ldr	r3, [pc, #628]	@ (800a90c <_strtod_l+0xaf4>)
 800a698:	465a      	mov	r2, fp
 800a69a:	4013      	ands	r3, r2
 800a69c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800a6a0:	f04f 32ff 	mov.w	r2, #4294967295
 800a6a4:	d81b      	bhi.n	800a6de <_strtod_l+0x8c6>
 800a6a6:	0d1b      	lsrs	r3, r3, #20
 800a6a8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800a6ac:	fa02 f303 	lsl.w	r3, r2, r3
 800a6b0:	4299      	cmp	r1, r3
 800a6b2:	d119      	bne.n	800a6e8 <_strtod_l+0x8d0>
 800a6b4:	4b96      	ldr	r3, [pc, #600]	@ (800a910 <_strtod_l+0xaf8>)
 800a6b6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a6b8:	429a      	cmp	r2, r3
 800a6ba:	d102      	bne.n	800a6c2 <_strtod_l+0x8aa>
 800a6bc:	3101      	adds	r1, #1
 800a6be:	f43f adce 	beq.w	800a25e <_strtod_l+0x446>
 800a6c2:	4b92      	ldr	r3, [pc, #584]	@ (800a90c <_strtod_l+0xaf4>)
 800a6c4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a6c6:	401a      	ands	r2, r3
 800a6c8:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800a6cc:	f04f 0a00 	mov.w	sl, #0
 800a6d0:	9b08      	ldr	r3, [sp, #32]
 800a6d2:	2b00      	cmp	r3, #0
 800a6d4:	d1b9      	bne.n	800a64a <_strtod_l+0x832>
 800a6d6:	e5cd      	b.n	800a274 <_strtod_l+0x45c>
 800a6d8:	f04f 33ff 	mov.w	r3, #4294967295
 800a6dc:	e7e8      	b.n	800a6b0 <_strtod_l+0x898>
 800a6de:	4613      	mov	r3, r2
 800a6e0:	e7e6      	b.n	800a6b0 <_strtod_l+0x898>
 800a6e2:	ea53 030a 	orrs.w	r3, r3, sl
 800a6e6:	d0a2      	beq.n	800a62e <_strtod_l+0x816>
 800a6e8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a6ea:	b1db      	cbz	r3, 800a724 <_strtod_l+0x90c>
 800a6ec:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a6ee:	4213      	tst	r3, r2
 800a6f0:	d0ee      	beq.n	800a6d0 <_strtod_l+0x8b8>
 800a6f2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a6f4:	9a08      	ldr	r2, [sp, #32]
 800a6f6:	4650      	mov	r0, sl
 800a6f8:	4659      	mov	r1, fp
 800a6fa:	b1bb      	cbz	r3, 800a72c <_strtod_l+0x914>
 800a6fc:	f7ff fb6e 	bl	8009ddc <sulp>
 800a700:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a704:	ec53 2b10 	vmov	r2, r3, d0
 800a708:	f7f5 fde0 	bl	80002cc <__adddf3>
 800a70c:	4682      	mov	sl, r0
 800a70e:	468b      	mov	fp, r1
 800a710:	e7de      	b.n	800a6d0 <_strtod_l+0x8b8>
 800a712:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800a716:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800a71a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800a71e:	f04f 3aff 	mov.w	sl, #4294967295
 800a722:	e7d5      	b.n	800a6d0 <_strtod_l+0x8b8>
 800a724:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a726:	ea13 0f0a 	tst.w	r3, sl
 800a72a:	e7e1      	b.n	800a6f0 <_strtod_l+0x8d8>
 800a72c:	f7ff fb56 	bl	8009ddc <sulp>
 800a730:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a734:	ec53 2b10 	vmov	r2, r3, d0
 800a738:	f7f5 fdc6 	bl	80002c8 <__aeabi_dsub>
 800a73c:	2200      	movs	r2, #0
 800a73e:	2300      	movs	r3, #0
 800a740:	4682      	mov	sl, r0
 800a742:	468b      	mov	fp, r1
 800a744:	f7f6 f9e0 	bl	8000b08 <__aeabi_dcmpeq>
 800a748:	2800      	cmp	r0, #0
 800a74a:	d0c1      	beq.n	800a6d0 <_strtod_l+0x8b8>
 800a74c:	e61a      	b.n	800a384 <_strtod_l+0x56c>
 800a74e:	4641      	mov	r1, r8
 800a750:	4620      	mov	r0, r4
 800a752:	f7ff facd 	bl	8009cf0 <__ratio>
 800a756:	ec57 6b10 	vmov	r6, r7, d0
 800a75a:	2200      	movs	r2, #0
 800a75c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800a760:	4630      	mov	r0, r6
 800a762:	4639      	mov	r1, r7
 800a764:	f7f6 f9e4 	bl	8000b30 <__aeabi_dcmple>
 800a768:	2800      	cmp	r0, #0
 800a76a:	d06f      	beq.n	800a84c <_strtod_l+0xa34>
 800a76c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a76e:	2b00      	cmp	r3, #0
 800a770:	d17a      	bne.n	800a868 <_strtod_l+0xa50>
 800a772:	f1ba 0f00 	cmp.w	sl, #0
 800a776:	d158      	bne.n	800a82a <_strtod_l+0xa12>
 800a778:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a77a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a77e:	2b00      	cmp	r3, #0
 800a780:	d15a      	bne.n	800a838 <_strtod_l+0xa20>
 800a782:	4b64      	ldr	r3, [pc, #400]	@ (800a914 <_strtod_l+0xafc>)
 800a784:	2200      	movs	r2, #0
 800a786:	4630      	mov	r0, r6
 800a788:	4639      	mov	r1, r7
 800a78a:	f7f6 f9c7 	bl	8000b1c <__aeabi_dcmplt>
 800a78e:	2800      	cmp	r0, #0
 800a790:	d159      	bne.n	800a846 <_strtod_l+0xa2e>
 800a792:	4630      	mov	r0, r6
 800a794:	4639      	mov	r1, r7
 800a796:	4b60      	ldr	r3, [pc, #384]	@ (800a918 <_strtod_l+0xb00>)
 800a798:	2200      	movs	r2, #0
 800a79a:	f7f5 ff4d 	bl	8000638 <__aeabi_dmul>
 800a79e:	4606      	mov	r6, r0
 800a7a0:	460f      	mov	r7, r1
 800a7a2:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800a7a6:	9606      	str	r6, [sp, #24]
 800a7a8:	9307      	str	r3, [sp, #28]
 800a7aa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a7ae:	4d57      	ldr	r5, [pc, #348]	@ (800a90c <_strtod_l+0xaf4>)
 800a7b0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800a7b4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a7b6:	401d      	ands	r5, r3
 800a7b8:	4b58      	ldr	r3, [pc, #352]	@ (800a91c <_strtod_l+0xb04>)
 800a7ba:	429d      	cmp	r5, r3
 800a7bc:	f040 80b2 	bne.w	800a924 <_strtod_l+0xb0c>
 800a7c0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a7c2:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800a7c6:	ec4b ab10 	vmov	d0, sl, fp
 800a7ca:	f7ff f9c9 	bl	8009b60 <__ulp>
 800a7ce:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a7d2:	ec51 0b10 	vmov	r0, r1, d0
 800a7d6:	f7f5 ff2f 	bl	8000638 <__aeabi_dmul>
 800a7da:	4652      	mov	r2, sl
 800a7dc:	465b      	mov	r3, fp
 800a7de:	f7f5 fd75 	bl	80002cc <__adddf3>
 800a7e2:	460b      	mov	r3, r1
 800a7e4:	4949      	ldr	r1, [pc, #292]	@ (800a90c <_strtod_l+0xaf4>)
 800a7e6:	4a4e      	ldr	r2, [pc, #312]	@ (800a920 <_strtod_l+0xb08>)
 800a7e8:	4019      	ands	r1, r3
 800a7ea:	4291      	cmp	r1, r2
 800a7ec:	4682      	mov	sl, r0
 800a7ee:	d942      	bls.n	800a876 <_strtod_l+0xa5e>
 800a7f0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a7f2:	4b47      	ldr	r3, [pc, #284]	@ (800a910 <_strtod_l+0xaf8>)
 800a7f4:	429a      	cmp	r2, r3
 800a7f6:	d103      	bne.n	800a800 <_strtod_l+0x9e8>
 800a7f8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a7fa:	3301      	adds	r3, #1
 800a7fc:	f43f ad2f 	beq.w	800a25e <_strtod_l+0x446>
 800a800:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800a910 <_strtod_l+0xaf8>
 800a804:	f04f 3aff 	mov.w	sl, #4294967295
 800a808:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a80a:	9805      	ldr	r0, [sp, #20]
 800a80c:	f7fe fe7c 	bl	8009508 <_Bfree>
 800a810:	9805      	ldr	r0, [sp, #20]
 800a812:	4649      	mov	r1, r9
 800a814:	f7fe fe78 	bl	8009508 <_Bfree>
 800a818:	9805      	ldr	r0, [sp, #20]
 800a81a:	4641      	mov	r1, r8
 800a81c:	f7fe fe74 	bl	8009508 <_Bfree>
 800a820:	9805      	ldr	r0, [sp, #20]
 800a822:	4621      	mov	r1, r4
 800a824:	f7fe fe70 	bl	8009508 <_Bfree>
 800a828:	e619      	b.n	800a45e <_strtod_l+0x646>
 800a82a:	f1ba 0f01 	cmp.w	sl, #1
 800a82e:	d103      	bne.n	800a838 <_strtod_l+0xa20>
 800a830:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a832:	2b00      	cmp	r3, #0
 800a834:	f43f ada6 	beq.w	800a384 <_strtod_l+0x56c>
 800a838:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800a8e8 <_strtod_l+0xad0>
 800a83c:	4f35      	ldr	r7, [pc, #212]	@ (800a914 <_strtod_l+0xafc>)
 800a83e:	ed8d 7b06 	vstr	d7, [sp, #24]
 800a842:	2600      	movs	r6, #0
 800a844:	e7b1      	b.n	800a7aa <_strtod_l+0x992>
 800a846:	4f34      	ldr	r7, [pc, #208]	@ (800a918 <_strtod_l+0xb00>)
 800a848:	2600      	movs	r6, #0
 800a84a:	e7aa      	b.n	800a7a2 <_strtod_l+0x98a>
 800a84c:	4b32      	ldr	r3, [pc, #200]	@ (800a918 <_strtod_l+0xb00>)
 800a84e:	4630      	mov	r0, r6
 800a850:	4639      	mov	r1, r7
 800a852:	2200      	movs	r2, #0
 800a854:	f7f5 fef0 	bl	8000638 <__aeabi_dmul>
 800a858:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a85a:	4606      	mov	r6, r0
 800a85c:	460f      	mov	r7, r1
 800a85e:	2b00      	cmp	r3, #0
 800a860:	d09f      	beq.n	800a7a2 <_strtod_l+0x98a>
 800a862:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800a866:	e7a0      	b.n	800a7aa <_strtod_l+0x992>
 800a868:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800a8f0 <_strtod_l+0xad8>
 800a86c:	ed8d 7b06 	vstr	d7, [sp, #24]
 800a870:	ec57 6b17 	vmov	r6, r7, d7
 800a874:	e799      	b.n	800a7aa <_strtod_l+0x992>
 800a876:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800a87a:	9b08      	ldr	r3, [sp, #32]
 800a87c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800a880:	2b00      	cmp	r3, #0
 800a882:	d1c1      	bne.n	800a808 <_strtod_l+0x9f0>
 800a884:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a888:	0d1b      	lsrs	r3, r3, #20
 800a88a:	051b      	lsls	r3, r3, #20
 800a88c:	429d      	cmp	r5, r3
 800a88e:	d1bb      	bne.n	800a808 <_strtod_l+0x9f0>
 800a890:	4630      	mov	r0, r6
 800a892:	4639      	mov	r1, r7
 800a894:	f7f6 fa30 	bl	8000cf8 <__aeabi_d2lz>
 800a898:	f7f5 fea0 	bl	80005dc <__aeabi_l2d>
 800a89c:	4602      	mov	r2, r0
 800a89e:	460b      	mov	r3, r1
 800a8a0:	4630      	mov	r0, r6
 800a8a2:	4639      	mov	r1, r7
 800a8a4:	f7f5 fd10 	bl	80002c8 <__aeabi_dsub>
 800a8a8:	460b      	mov	r3, r1
 800a8aa:	4602      	mov	r2, r0
 800a8ac:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800a8b0:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800a8b4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a8b6:	ea46 060a 	orr.w	r6, r6, sl
 800a8ba:	431e      	orrs	r6, r3
 800a8bc:	d06f      	beq.n	800a99e <_strtod_l+0xb86>
 800a8be:	a30e      	add	r3, pc, #56	@ (adr r3, 800a8f8 <_strtod_l+0xae0>)
 800a8c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8c4:	f7f6 f92a 	bl	8000b1c <__aeabi_dcmplt>
 800a8c8:	2800      	cmp	r0, #0
 800a8ca:	f47f acd3 	bne.w	800a274 <_strtod_l+0x45c>
 800a8ce:	a30c      	add	r3, pc, #48	@ (adr r3, 800a900 <_strtod_l+0xae8>)
 800a8d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8d4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a8d8:	f7f6 f93e 	bl	8000b58 <__aeabi_dcmpgt>
 800a8dc:	2800      	cmp	r0, #0
 800a8de:	d093      	beq.n	800a808 <_strtod_l+0x9f0>
 800a8e0:	e4c8      	b.n	800a274 <_strtod_l+0x45c>
 800a8e2:	bf00      	nop
 800a8e4:	f3af 8000 	nop.w
 800a8e8:	00000000 	.word	0x00000000
 800a8ec:	bff00000 	.word	0xbff00000
 800a8f0:	00000000 	.word	0x00000000
 800a8f4:	3ff00000 	.word	0x3ff00000
 800a8f8:	94a03595 	.word	0x94a03595
 800a8fc:	3fdfffff 	.word	0x3fdfffff
 800a900:	35afe535 	.word	0x35afe535
 800a904:	3fe00000 	.word	0x3fe00000
 800a908:	000fffff 	.word	0x000fffff
 800a90c:	7ff00000 	.word	0x7ff00000
 800a910:	7fefffff 	.word	0x7fefffff
 800a914:	3ff00000 	.word	0x3ff00000
 800a918:	3fe00000 	.word	0x3fe00000
 800a91c:	7fe00000 	.word	0x7fe00000
 800a920:	7c9fffff 	.word	0x7c9fffff
 800a924:	9b08      	ldr	r3, [sp, #32]
 800a926:	b323      	cbz	r3, 800a972 <_strtod_l+0xb5a>
 800a928:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800a92c:	d821      	bhi.n	800a972 <_strtod_l+0xb5a>
 800a92e:	a328      	add	r3, pc, #160	@ (adr r3, 800a9d0 <_strtod_l+0xbb8>)
 800a930:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a934:	4630      	mov	r0, r6
 800a936:	4639      	mov	r1, r7
 800a938:	f7f6 f8fa 	bl	8000b30 <__aeabi_dcmple>
 800a93c:	b1a0      	cbz	r0, 800a968 <_strtod_l+0xb50>
 800a93e:	4639      	mov	r1, r7
 800a940:	4630      	mov	r0, r6
 800a942:	f7f6 f951 	bl	8000be8 <__aeabi_d2uiz>
 800a946:	2801      	cmp	r0, #1
 800a948:	bf38      	it	cc
 800a94a:	2001      	movcc	r0, #1
 800a94c:	f7f5 fdfa 	bl	8000544 <__aeabi_ui2d>
 800a950:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a952:	4606      	mov	r6, r0
 800a954:	460f      	mov	r7, r1
 800a956:	b9fb      	cbnz	r3, 800a998 <_strtod_l+0xb80>
 800a958:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800a95c:	9014      	str	r0, [sp, #80]	@ 0x50
 800a95e:	9315      	str	r3, [sp, #84]	@ 0x54
 800a960:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800a964:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800a968:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a96a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800a96e:	1b5b      	subs	r3, r3, r5
 800a970:	9311      	str	r3, [sp, #68]	@ 0x44
 800a972:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800a976:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800a97a:	f7ff f8f1 	bl	8009b60 <__ulp>
 800a97e:	4650      	mov	r0, sl
 800a980:	ec53 2b10 	vmov	r2, r3, d0
 800a984:	4659      	mov	r1, fp
 800a986:	f7f5 fe57 	bl	8000638 <__aeabi_dmul>
 800a98a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800a98e:	f7f5 fc9d 	bl	80002cc <__adddf3>
 800a992:	4682      	mov	sl, r0
 800a994:	468b      	mov	fp, r1
 800a996:	e770      	b.n	800a87a <_strtod_l+0xa62>
 800a998:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800a99c:	e7e0      	b.n	800a960 <_strtod_l+0xb48>
 800a99e:	a30e      	add	r3, pc, #56	@ (adr r3, 800a9d8 <_strtod_l+0xbc0>)
 800a9a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9a4:	f7f6 f8ba 	bl	8000b1c <__aeabi_dcmplt>
 800a9a8:	e798      	b.n	800a8dc <_strtod_l+0xac4>
 800a9aa:	2300      	movs	r3, #0
 800a9ac:	930e      	str	r3, [sp, #56]	@ 0x38
 800a9ae:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800a9b0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a9b2:	6013      	str	r3, [r2, #0]
 800a9b4:	f7ff ba6d 	b.w	8009e92 <_strtod_l+0x7a>
 800a9b8:	2a65      	cmp	r2, #101	@ 0x65
 800a9ba:	f43f ab68 	beq.w	800a08e <_strtod_l+0x276>
 800a9be:	2a45      	cmp	r2, #69	@ 0x45
 800a9c0:	f43f ab65 	beq.w	800a08e <_strtod_l+0x276>
 800a9c4:	2301      	movs	r3, #1
 800a9c6:	f7ff bba0 	b.w	800a10a <_strtod_l+0x2f2>
 800a9ca:	bf00      	nop
 800a9cc:	f3af 8000 	nop.w
 800a9d0:	ffc00000 	.word	0xffc00000
 800a9d4:	41dfffff 	.word	0x41dfffff
 800a9d8:	94a03595 	.word	0x94a03595
 800a9dc:	3fcfffff 	.word	0x3fcfffff

0800a9e0 <_strtod_r>:
 800a9e0:	4b01      	ldr	r3, [pc, #4]	@ (800a9e8 <_strtod_r+0x8>)
 800a9e2:	f7ff ba19 	b.w	8009e18 <_strtod_l>
 800a9e6:	bf00      	nop
 800a9e8:	2000009c 	.word	0x2000009c

0800a9ec <__ssputs_r>:
 800a9ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a9f0:	688e      	ldr	r6, [r1, #8]
 800a9f2:	461f      	mov	r7, r3
 800a9f4:	42be      	cmp	r6, r7
 800a9f6:	680b      	ldr	r3, [r1, #0]
 800a9f8:	4682      	mov	sl, r0
 800a9fa:	460c      	mov	r4, r1
 800a9fc:	4690      	mov	r8, r2
 800a9fe:	d82d      	bhi.n	800aa5c <__ssputs_r+0x70>
 800aa00:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800aa04:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800aa08:	d026      	beq.n	800aa58 <__ssputs_r+0x6c>
 800aa0a:	6965      	ldr	r5, [r4, #20]
 800aa0c:	6909      	ldr	r1, [r1, #16]
 800aa0e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800aa12:	eba3 0901 	sub.w	r9, r3, r1
 800aa16:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800aa1a:	1c7b      	adds	r3, r7, #1
 800aa1c:	444b      	add	r3, r9
 800aa1e:	106d      	asrs	r5, r5, #1
 800aa20:	429d      	cmp	r5, r3
 800aa22:	bf38      	it	cc
 800aa24:	461d      	movcc	r5, r3
 800aa26:	0553      	lsls	r3, r2, #21
 800aa28:	d527      	bpl.n	800aa7a <__ssputs_r+0x8e>
 800aa2a:	4629      	mov	r1, r5
 800aa2c:	f7fe fca0 	bl	8009370 <_malloc_r>
 800aa30:	4606      	mov	r6, r0
 800aa32:	b360      	cbz	r0, 800aa8e <__ssputs_r+0xa2>
 800aa34:	6921      	ldr	r1, [r4, #16]
 800aa36:	464a      	mov	r2, r9
 800aa38:	f000 fa18 	bl	800ae6c <memcpy>
 800aa3c:	89a3      	ldrh	r3, [r4, #12]
 800aa3e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800aa42:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aa46:	81a3      	strh	r3, [r4, #12]
 800aa48:	6126      	str	r6, [r4, #16]
 800aa4a:	6165      	str	r5, [r4, #20]
 800aa4c:	444e      	add	r6, r9
 800aa4e:	eba5 0509 	sub.w	r5, r5, r9
 800aa52:	6026      	str	r6, [r4, #0]
 800aa54:	60a5      	str	r5, [r4, #8]
 800aa56:	463e      	mov	r6, r7
 800aa58:	42be      	cmp	r6, r7
 800aa5a:	d900      	bls.n	800aa5e <__ssputs_r+0x72>
 800aa5c:	463e      	mov	r6, r7
 800aa5e:	6820      	ldr	r0, [r4, #0]
 800aa60:	4632      	mov	r2, r6
 800aa62:	4641      	mov	r1, r8
 800aa64:	f000 f9c6 	bl	800adf4 <memmove>
 800aa68:	68a3      	ldr	r3, [r4, #8]
 800aa6a:	1b9b      	subs	r3, r3, r6
 800aa6c:	60a3      	str	r3, [r4, #8]
 800aa6e:	6823      	ldr	r3, [r4, #0]
 800aa70:	4433      	add	r3, r6
 800aa72:	6023      	str	r3, [r4, #0]
 800aa74:	2000      	movs	r0, #0
 800aa76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aa7a:	462a      	mov	r2, r5
 800aa7c:	f000 fd89 	bl	800b592 <_realloc_r>
 800aa80:	4606      	mov	r6, r0
 800aa82:	2800      	cmp	r0, #0
 800aa84:	d1e0      	bne.n	800aa48 <__ssputs_r+0x5c>
 800aa86:	6921      	ldr	r1, [r4, #16]
 800aa88:	4650      	mov	r0, sl
 800aa8a:	f7fe fbfd 	bl	8009288 <_free_r>
 800aa8e:	230c      	movs	r3, #12
 800aa90:	f8ca 3000 	str.w	r3, [sl]
 800aa94:	89a3      	ldrh	r3, [r4, #12]
 800aa96:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800aa9a:	81a3      	strh	r3, [r4, #12]
 800aa9c:	f04f 30ff 	mov.w	r0, #4294967295
 800aaa0:	e7e9      	b.n	800aa76 <__ssputs_r+0x8a>
	...

0800aaa4 <_svfiprintf_r>:
 800aaa4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aaa8:	4698      	mov	r8, r3
 800aaaa:	898b      	ldrh	r3, [r1, #12]
 800aaac:	061b      	lsls	r3, r3, #24
 800aaae:	b09d      	sub	sp, #116	@ 0x74
 800aab0:	4607      	mov	r7, r0
 800aab2:	460d      	mov	r5, r1
 800aab4:	4614      	mov	r4, r2
 800aab6:	d510      	bpl.n	800aada <_svfiprintf_r+0x36>
 800aab8:	690b      	ldr	r3, [r1, #16]
 800aaba:	b973      	cbnz	r3, 800aada <_svfiprintf_r+0x36>
 800aabc:	2140      	movs	r1, #64	@ 0x40
 800aabe:	f7fe fc57 	bl	8009370 <_malloc_r>
 800aac2:	6028      	str	r0, [r5, #0]
 800aac4:	6128      	str	r0, [r5, #16]
 800aac6:	b930      	cbnz	r0, 800aad6 <_svfiprintf_r+0x32>
 800aac8:	230c      	movs	r3, #12
 800aaca:	603b      	str	r3, [r7, #0]
 800aacc:	f04f 30ff 	mov.w	r0, #4294967295
 800aad0:	b01d      	add	sp, #116	@ 0x74
 800aad2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aad6:	2340      	movs	r3, #64	@ 0x40
 800aad8:	616b      	str	r3, [r5, #20]
 800aada:	2300      	movs	r3, #0
 800aadc:	9309      	str	r3, [sp, #36]	@ 0x24
 800aade:	2320      	movs	r3, #32
 800aae0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800aae4:	f8cd 800c 	str.w	r8, [sp, #12]
 800aae8:	2330      	movs	r3, #48	@ 0x30
 800aaea:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800ac88 <_svfiprintf_r+0x1e4>
 800aaee:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800aaf2:	f04f 0901 	mov.w	r9, #1
 800aaf6:	4623      	mov	r3, r4
 800aaf8:	469a      	mov	sl, r3
 800aafa:	f813 2b01 	ldrb.w	r2, [r3], #1
 800aafe:	b10a      	cbz	r2, 800ab04 <_svfiprintf_r+0x60>
 800ab00:	2a25      	cmp	r2, #37	@ 0x25
 800ab02:	d1f9      	bne.n	800aaf8 <_svfiprintf_r+0x54>
 800ab04:	ebba 0b04 	subs.w	fp, sl, r4
 800ab08:	d00b      	beq.n	800ab22 <_svfiprintf_r+0x7e>
 800ab0a:	465b      	mov	r3, fp
 800ab0c:	4622      	mov	r2, r4
 800ab0e:	4629      	mov	r1, r5
 800ab10:	4638      	mov	r0, r7
 800ab12:	f7ff ff6b 	bl	800a9ec <__ssputs_r>
 800ab16:	3001      	adds	r0, #1
 800ab18:	f000 80a7 	beq.w	800ac6a <_svfiprintf_r+0x1c6>
 800ab1c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ab1e:	445a      	add	r2, fp
 800ab20:	9209      	str	r2, [sp, #36]	@ 0x24
 800ab22:	f89a 3000 	ldrb.w	r3, [sl]
 800ab26:	2b00      	cmp	r3, #0
 800ab28:	f000 809f 	beq.w	800ac6a <_svfiprintf_r+0x1c6>
 800ab2c:	2300      	movs	r3, #0
 800ab2e:	f04f 32ff 	mov.w	r2, #4294967295
 800ab32:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ab36:	f10a 0a01 	add.w	sl, sl, #1
 800ab3a:	9304      	str	r3, [sp, #16]
 800ab3c:	9307      	str	r3, [sp, #28]
 800ab3e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ab42:	931a      	str	r3, [sp, #104]	@ 0x68
 800ab44:	4654      	mov	r4, sl
 800ab46:	2205      	movs	r2, #5
 800ab48:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ab4c:	484e      	ldr	r0, [pc, #312]	@ (800ac88 <_svfiprintf_r+0x1e4>)
 800ab4e:	f7f5 fb5f 	bl	8000210 <memchr>
 800ab52:	9a04      	ldr	r2, [sp, #16]
 800ab54:	b9d8      	cbnz	r0, 800ab8e <_svfiprintf_r+0xea>
 800ab56:	06d0      	lsls	r0, r2, #27
 800ab58:	bf44      	itt	mi
 800ab5a:	2320      	movmi	r3, #32
 800ab5c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ab60:	0711      	lsls	r1, r2, #28
 800ab62:	bf44      	itt	mi
 800ab64:	232b      	movmi	r3, #43	@ 0x2b
 800ab66:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ab6a:	f89a 3000 	ldrb.w	r3, [sl]
 800ab6e:	2b2a      	cmp	r3, #42	@ 0x2a
 800ab70:	d015      	beq.n	800ab9e <_svfiprintf_r+0xfa>
 800ab72:	9a07      	ldr	r2, [sp, #28]
 800ab74:	4654      	mov	r4, sl
 800ab76:	2000      	movs	r0, #0
 800ab78:	f04f 0c0a 	mov.w	ip, #10
 800ab7c:	4621      	mov	r1, r4
 800ab7e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ab82:	3b30      	subs	r3, #48	@ 0x30
 800ab84:	2b09      	cmp	r3, #9
 800ab86:	d94b      	bls.n	800ac20 <_svfiprintf_r+0x17c>
 800ab88:	b1b0      	cbz	r0, 800abb8 <_svfiprintf_r+0x114>
 800ab8a:	9207      	str	r2, [sp, #28]
 800ab8c:	e014      	b.n	800abb8 <_svfiprintf_r+0x114>
 800ab8e:	eba0 0308 	sub.w	r3, r0, r8
 800ab92:	fa09 f303 	lsl.w	r3, r9, r3
 800ab96:	4313      	orrs	r3, r2
 800ab98:	9304      	str	r3, [sp, #16]
 800ab9a:	46a2      	mov	sl, r4
 800ab9c:	e7d2      	b.n	800ab44 <_svfiprintf_r+0xa0>
 800ab9e:	9b03      	ldr	r3, [sp, #12]
 800aba0:	1d19      	adds	r1, r3, #4
 800aba2:	681b      	ldr	r3, [r3, #0]
 800aba4:	9103      	str	r1, [sp, #12]
 800aba6:	2b00      	cmp	r3, #0
 800aba8:	bfbb      	ittet	lt
 800abaa:	425b      	neglt	r3, r3
 800abac:	f042 0202 	orrlt.w	r2, r2, #2
 800abb0:	9307      	strge	r3, [sp, #28]
 800abb2:	9307      	strlt	r3, [sp, #28]
 800abb4:	bfb8      	it	lt
 800abb6:	9204      	strlt	r2, [sp, #16]
 800abb8:	7823      	ldrb	r3, [r4, #0]
 800abba:	2b2e      	cmp	r3, #46	@ 0x2e
 800abbc:	d10a      	bne.n	800abd4 <_svfiprintf_r+0x130>
 800abbe:	7863      	ldrb	r3, [r4, #1]
 800abc0:	2b2a      	cmp	r3, #42	@ 0x2a
 800abc2:	d132      	bne.n	800ac2a <_svfiprintf_r+0x186>
 800abc4:	9b03      	ldr	r3, [sp, #12]
 800abc6:	1d1a      	adds	r2, r3, #4
 800abc8:	681b      	ldr	r3, [r3, #0]
 800abca:	9203      	str	r2, [sp, #12]
 800abcc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800abd0:	3402      	adds	r4, #2
 800abd2:	9305      	str	r3, [sp, #20]
 800abd4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800ac98 <_svfiprintf_r+0x1f4>
 800abd8:	7821      	ldrb	r1, [r4, #0]
 800abda:	2203      	movs	r2, #3
 800abdc:	4650      	mov	r0, sl
 800abde:	f7f5 fb17 	bl	8000210 <memchr>
 800abe2:	b138      	cbz	r0, 800abf4 <_svfiprintf_r+0x150>
 800abe4:	9b04      	ldr	r3, [sp, #16]
 800abe6:	eba0 000a 	sub.w	r0, r0, sl
 800abea:	2240      	movs	r2, #64	@ 0x40
 800abec:	4082      	lsls	r2, r0
 800abee:	4313      	orrs	r3, r2
 800abf0:	3401      	adds	r4, #1
 800abf2:	9304      	str	r3, [sp, #16]
 800abf4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800abf8:	4824      	ldr	r0, [pc, #144]	@ (800ac8c <_svfiprintf_r+0x1e8>)
 800abfa:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800abfe:	2206      	movs	r2, #6
 800ac00:	f7f5 fb06 	bl	8000210 <memchr>
 800ac04:	2800      	cmp	r0, #0
 800ac06:	d036      	beq.n	800ac76 <_svfiprintf_r+0x1d2>
 800ac08:	4b21      	ldr	r3, [pc, #132]	@ (800ac90 <_svfiprintf_r+0x1ec>)
 800ac0a:	bb1b      	cbnz	r3, 800ac54 <_svfiprintf_r+0x1b0>
 800ac0c:	9b03      	ldr	r3, [sp, #12]
 800ac0e:	3307      	adds	r3, #7
 800ac10:	f023 0307 	bic.w	r3, r3, #7
 800ac14:	3308      	adds	r3, #8
 800ac16:	9303      	str	r3, [sp, #12]
 800ac18:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ac1a:	4433      	add	r3, r6
 800ac1c:	9309      	str	r3, [sp, #36]	@ 0x24
 800ac1e:	e76a      	b.n	800aaf6 <_svfiprintf_r+0x52>
 800ac20:	fb0c 3202 	mla	r2, ip, r2, r3
 800ac24:	460c      	mov	r4, r1
 800ac26:	2001      	movs	r0, #1
 800ac28:	e7a8      	b.n	800ab7c <_svfiprintf_r+0xd8>
 800ac2a:	2300      	movs	r3, #0
 800ac2c:	3401      	adds	r4, #1
 800ac2e:	9305      	str	r3, [sp, #20]
 800ac30:	4619      	mov	r1, r3
 800ac32:	f04f 0c0a 	mov.w	ip, #10
 800ac36:	4620      	mov	r0, r4
 800ac38:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ac3c:	3a30      	subs	r2, #48	@ 0x30
 800ac3e:	2a09      	cmp	r2, #9
 800ac40:	d903      	bls.n	800ac4a <_svfiprintf_r+0x1a6>
 800ac42:	2b00      	cmp	r3, #0
 800ac44:	d0c6      	beq.n	800abd4 <_svfiprintf_r+0x130>
 800ac46:	9105      	str	r1, [sp, #20]
 800ac48:	e7c4      	b.n	800abd4 <_svfiprintf_r+0x130>
 800ac4a:	fb0c 2101 	mla	r1, ip, r1, r2
 800ac4e:	4604      	mov	r4, r0
 800ac50:	2301      	movs	r3, #1
 800ac52:	e7f0      	b.n	800ac36 <_svfiprintf_r+0x192>
 800ac54:	ab03      	add	r3, sp, #12
 800ac56:	9300      	str	r3, [sp, #0]
 800ac58:	462a      	mov	r2, r5
 800ac5a:	4b0e      	ldr	r3, [pc, #56]	@ (800ac94 <_svfiprintf_r+0x1f0>)
 800ac5c:	a904      	add	r1, sp, #16
 800ac5e:	4638      	mov	r0, r7
 800ac60:	f7fc fd10 	bl	8007684 <_printf_float>
 800ac64:	1c42      	adds	r2, r0, #1
 800ac66:	4606      	mov	r6, r0
 800ac68:	d1d6      	bne.n	800ac18 <_svfiprintf_r+0x174>
 800ac6a:	89ab      	ldrh	r3, [r5, #12]
 800ac6c:	065b      	lsls	r3, r3, #25
 800ac6e:	f53f af2d 	bmi.w	800aacc <_svfiprintf_r+0x28>
 800ac72:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ac74:	e72c      	b.n	800aad0 <_svfiprintf_r+0x2c>
 800ac76:	ab03      	add	r3, sp, #12
 800ac78:	9300      	str	r3, [sp, #0]
 800ac7a:	462a      	mov	r2, r5
 800ac7c:	4b05      	ldr	r3, [pc, #20]	@ (800ac94 <_svfiprintf_r+0x1f0>)
 800ac7e:	a904      	add	r1, sp, #16
 800ac80:	4638      	mov	r0, r7
 800ac82:	f7fc ff97 	bl	8007bb4 <_printf_i>
 800ac86:	e7ed      	b.n	800ac64 <_svfiprintf_r+0x1c0>
 800ac88:	0800bdee 	.word	0x0800bdee
 800ac8c:	0800bdf8 	.word	0x0800bdf8
 800ac90:	08007685 	.word	0x08007685
 800ac94:	0800a9ed 	.word	0x0800a9ed
 800ac98:	0800bdf4 	.word	0x0800bdf4

0800ac9c <__sflush_r>:
 800ac9c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800aca0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aca4:	0716      	lsls	r6, r2, #28
 800aca6:	4605      	mov	r5, r0
 800aca8:	460c      	mov	r4, r1
 800acaa:	d454      	bmi.n	800ad56 <__sflush_r+0xba>
 800acac:	684b      	ldr	r3, [r1, #4]
 800acae:	2b00      	cmp	r3, #0
 800acb0:	dc02      	bgt.n	800acb8 <__sflush_r+0x1c>
 800acb2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800acb4:	2b00      	cmp	r3, #0
 800acb6:	dd48      	ble.n	800ad4a <__sflush_r+0xae>
 800acb8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800acba:	2e00      	cmp	r6, #0
 800acbc:	d045      	beq.n	800ad4a <__sflush_r+0xae>
 800acbe:	2300      	movs	r3, #0
 800acc0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800acc4:	682f      	ldr	r7, [r5, #0]
 800acc6:	6a21      	ldr	r1, [r4, #32]
 800acc8:	602b      	str	r3, [r5, #0]
 800acca:	d030      	beq.n	800ad2e <__sflush_r+0x92>
 800accc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800acce:	89a3      	ldrh	r3, [r4, #12]
 800acd0:	0759      	lsls	r1, r3, #29
 800acd2:	d505      	bpl.n	800ace0 <__sflush_r+0x44>
 800acd4:	6863      	ldr	r3, [r4, #4]
 800acd6:	1ad2      	subs	r2, r2, r3
 800acd8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800acda:	b10b      	cbz	r3, 800ace0 <__sflush_r+0x44>
 800acdc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800acde:	1ad2      	subs	r2, r2, r3
 800ace0:	2300      	movs	r3, #0
 800ace2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ace4:	6a21      	ldr	r1, [r4, #32]
 800ace6:	4628      	mov	r0, r5
 800ace8:	47b0      	blx	r6
 800acea:	1c43      	adds	r3, r0, #1
 800acec:	89a3      	ldrh	r3, [r4, #12]
 800acee:	d106      	bne.n	800acfe <__sflush_r+0x62>
 800acf0:	6829      	ldr	r1, [r5, #0]
 800acf2:	291d      	cmp	r1, #29
 800acf4:	d82b      	bhi.n	800ad4e <__sflush_r+0xb2>
 800acf6:	4a2a      	ldr	r2, [pc, #168]	@ (800ada0 <__sflush_r+0x104>)
 800acf8:	40ca      	lsrs	r2, r1
 800acfa:	07d6      	lsls	r6, r2, #31
 800acfc:	d527      	bpl.n	800ad4e <__sflush_r+0xb2>
 800acfe:	2200      	movs	r2, #0
 800ad00:	6062      	str	r2, [r4, #4]
 800ad02:	04d9      	lsls	r1, r3, #19
 800ad04:	6922      	ldr	r2, [r4, #16]
 800ad06:	6022      	str	r2, [r4, #0]
 800ad08:	d504      	bpl.n	800ad14 <__sflush_r+0x78>
 800ad0a:	1c42      	adds	r2, r0, #1
 800ad0c:	d101      	bne.n	800ad12 <__sflush_r+0x76>
 800ad0e:	682b      	ldr	r3, [r5, #0]
 800ad10:	b903      	cbnz	r3, 800ad14 <__sflush_r+0x78>
 800ad12:	6560      	str	r0, [r4, #84]	@ 0x54
 800ad14:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ad16:	602f      	str	r7, [r5, #0]
 800ad18:	b1b9      	cbz	r1, 800ad4a <__sflush_r+0xae>
 800ad1a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ad1e:	4299      	cmp	r1, r3
 800ad20:	d002      	beq.n	800ad28 <__sflush_r+0x8c>
 800ad22:	4628      	mov	r0, r5
 800ad24:	f7fe fab0 	bl	8009288 <_free_r>
 800ad28:	2300      	movs	r3, #0
 800ad2a:	6363      	str	r3, [r4, #52]	@ 0x34
 800ad2c:	e00d      	b.n	800ad4a <__sflush_r+0xae>
 800ad2e:	2301      	movs	r3, #1
 800ad30:	4628      	mov	r0, r5
 800ad32:	47b0      	blx	r6
 800ad34:	4602      	mov	r2, r0
 800ad36:	1c50      	adds	r0, r2, #1
 800ad38:	d1c9      	bne.n	800acce <__sflush_r+0x32>
 800ad3a:	682b      	ldr	r3, [r5, #0]
 800ad3c:	2b00      	cmp	r3, #0
 800ad3e:	d0c6      	beq.n	800acce <__sflush_r+0x32>
 800ad40:	2b1d      	cmp	r3, #29
 800ad42:	d001      	beq.n	800ad48 <__sflush_r+0xac>
 800ad44:	2b16      	cmp	r3, #22
 800ad46:	d11e      	bne.n	800ad86 <__sflush_r+0xea>
 800ad48:	602f      	str	r7, [r5, #0]
 800ad4a:	2000      	movs	r0, #0
 800ad4c:	e022      	b.n	800ad94 <__sflush_r+0xf8>
 800ad4e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ad52:	b21b      	sxth	r3, r3
 800ad54:	e01b      	b.n	800ad8e <__sflush_r+0xf2>
 800ad56:	690f      	ldr	r7, [r1, #16]
 800ad58:	2f00      	cmp	r7, #0
 800ad5a:	d0f6      	beq.n	800ad4a <__sflush_r+0xae>
 800ad5c:	0793      	lsls	r3, r2, #30
 800ad5e:	680e      	ldr	r6, [r1, #0]
 800ad60:	bf08      	it	eq
 800ad62:	694b      	ldreq	r3, [r1, #20]
 800ad64:	600f      	str	r7, [r1, #0]
 800ad66:	bf18      	it	ne
 800ad68:	2300      	movne	r3, #0
 800ad6a:	eba6 0807 	sub.w	r8, r6, r7
 800ad6e:	608b      	str	r3, [r1, #8]
 800ad70:	f1b8 0f00 	cmp.w	r8, #0
 800ad74:	dde9      	ble.n	800ad4a <__sflush_r+0xae>
 800ad76:	6a21      	ldr	r1, [r4, #32]
 800ad78:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800ad7a:	4643      	mov	r3, r8
 800ad7c:	463a      	mov	r2, r7
 800ad7e:	4628      	mov	r0, r5
 800ad80:	47b0      	blx	r6
 800ad82:	2800      	cmp	r0, #0
 800ad84:	dc08      	bgt.n	800ad98 <__sflush_r+0xfc>
 800ad86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ad8a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ad8e:	81a3      	strh	r3, [r4, #12]
 800ad90:	f04f 30ff 	mov.w	r0, #4294967295
 800ad94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ad98:	4407      	add	r7, r0
 800ad9a:	eba8 0800 	sub.w	r8, r8, r0
 800ad9e:	e7e7      	b.n	800ad70 <__sflush_r+0xd4>
 800ada0:	20400001 	.word	0x20400001

0800ada4 <_fflush_r>:
 800ada4:	b538      	push	{r3, r4, r5, lr}
 800ada6:	690b      	ldr	r3, [r1, #16]
 800ada8:	4605      	mov	r5, r0
 800adaa:	460c      	mov	r4, r1
 800adac:	b913      	cbnz	r3, 800adb4 <_fflush_r+0x10>
 800adae:	2500      	movs	r5, #0
 800adb0:	4628      	mov	r0, r5
 800adb2:	bd38      	pop	{r3, r4, r5, pc}
 800adb4:	b118      	cbz	r0, 800adbe <_fflush_r+0x1a>
 800adb6:	6a03      	ldr	r3, [r0, #32]
 800adb8:	b90b      	cbnz	r3, 800adbe <_fflush_r+0x1a>
 800adba:	f7fd fab3 	bl	8008324 <__sinit>
 800adbe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800adc2:	2b00      	cmp	r3, #0
 800adc4:	d0f3      	beq.n	800adae <_fflush_r+0xa>
 800adc6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800adc8:	07d0      	lsls	r0, r2, #31
 800adca:	d404      	bmi.n	800add6 <_fflush_r+0x32>
 800adcc:	0599      	lsls	r1, r3, #22
 800adce:	d402      	bmi.n	800add6 <_fflush_r+0x32>
 800add0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800add2:	f7fd fbf6 	bl	80085c2 <__retarget_lock_acquire_recursive>
 800add6:	4628      	mov	r0, r5
 800add8:	4621      	mov	r1, r4
 800adda:	f7ff ff5f 	bl	800ac9c <__sflush_r>
 800adde:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ade0:	07da      	lsls	r2, r3, #31
 800ade2:	4605      	mov	r5, r0
 800ade4:	d4e4      	bmi.n	800adb0 <_fflush_r+0xc>
 800ade6:	89a3      	ldrh	r3, [r4, #12]
 800ade8:	059b      	lsls	r3, r3, #22
 800adea:	d4e1      	bmi.n	800adb0 <_fflush_r+0xc>
 800adec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800adee:	f7fd fbe9 	bl	80085c4 <__retarget_lock_release_recursive>
 800adf2:	e7dd      	b.n	800adb0 <_fflush_r+0xc>

0800adf4 <memmove>:
 800adf4:	4288      	cmp	r0, r1
 800adf6:	b510      	push	{r4, lr}
 800adf8:	eb01 0402 	add.w	r4, r1, r2
 800adfc:	d902      	bls.n	800ae04 <memmove+0x10>
 800adfe:	4284      	cmp	r4, r0
 800ae00:	4623      	mov	r3, r4
 800ae02:	d807      	bhi.n	800ae14 <memmove+0x20>
 800ae04:	1e43      	subs	r3, r0, #1
 800ae06:	42a1      	cmp	r1, r4
 800ae08:	d008      	beq.n	800ae1c <memmove+0x28>
 800ae0a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ae0e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ae12:	e7f8      	b.n	800ae06 <memmove+0x12>
 800ae14:	4402      	add	r2, r0
 800ae16:	4601      	mov	r1, r0
 800ae18:	428a      	cmp	r2, r1
 800ae1a:	d100      	bne.n	800ae1e <memmove+0x2a>
 800ae1c:	bd10      	pop	{r4, pc}
 800ae1e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ae22:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ae26:	e7f7      	b.n	800ae18 <memmove+0x24>

0800ae28 <strncmp>:
 800ae28:	b510      	push	{r4, lr}
 800ae2a:	b16a      	cbz	r2, 800ae48 <strncmp+0x20>
 800ae2c:	3901      	subs	r1, #1
 800ae2e:	1884      	adds	r4, r0, r2
 800ae30:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ae34:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800ae38:	429a      	cmp	r2, r3
 800ae3a:	d103      	bne.n	800ae44 <strncmp+0x1c>
 800ae3c:	42a0      	cmp	r0, r4
 800ae3e:	d001      	beq.n	800ae44 <strncmp+0x1c>
 800ae40:	2a00      	cmp	r2, #0
 800ae42:	d1f5      	bne.n	800ae30 <strncmp+0x8>
 800ae44:	1ad0      	subs	r0, r2, r3
 800ae46:	bd10      	pop	{r4, pc}
 800ae48:	4610      	mov	r0, r2
 800ae4a:	e7fc      	b.n	800ae46 <strncmp+0x1e>

0800ae4c <_sbrk_r>:
 800ae4c:	b538      	push	{r3, r4, r5, lr}
 800ae4e:	4d06      	ldr	r5, [pc, #24]	@ (800ae68 <_sbrk_r+0x1c>)
 800ae50:	2300      	movs	r3, #0
 800ae52:	4604      	mov	r4, r0
 800ae54:	4608      	mov	r0, r1
 800ae56:	602b      	str	r3, [r5, #0]
 800ae58:	f7f6 ff6a 	bl	8001d30 <_sbrk>
 800ae5c:	1c43      	adds	r3, r0, #1
 800ae5e:	d102      	bne.n	800ae66 <_sbrk_r+0x1a>
 800ae60:	682b      	ldr	r3, [r5, #0]
 800ae62:	b103      	cbz	r3, 800ae66 <_sbrk_r+0x1a>
 800ae64:	6023      	str	r3, [r4, #0]
 800ae66:	bd38      	pop	{r3, r4, r5, pc}
 800ae68:	20000598 	.word	0x20000598

0800ae6c <memcpy>:
 800ae6c:	440a      	add	r2, r1
 800ae6e:	4291      	cmp	r1, r2
 800ae70:	f100 33ff 	add.w	r3, r0, #4294967295
 800ae74:	d100      	bne.n	800ae78 <memcpy+0xc>
 800ae76:	4770      	bx	lr
 800ae78:	b510      	push	{r4, lr}
 800ae7a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ae7e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ae82:	4291      	cmp	r1, r2
 800ae84:	d1f9      	bne.n	800ae7a <memcpy+0xe>
 800ae86:	bd10      	pop	{r4, pc}

0800ae88 <nan>:
 800ae88:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800ae90 <nan+0x8>
 800ae8c:	4770      	bx	lr
 800ae8e:	bf00      	nop
 800ae90:	00000000 	.word	0x00000000
 800ae94:	7ff80000 	.word	0x7ff80000

0800ae98 <__assert_func>:
 800ae98:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ae9a:	4614      	mov	r4, r2
 800ae9c:	461a      	mov	r2, r3
 800ae9e:	4b09      	ldr	r3, [pc, #36]	@ (800aec4 <__assert_func+0x2c>)
 800aea0:	681b      	ldr	r3, [r3, #0]
 800aea2:	4605      	mov	r5, r0
 800aea4:	68d8      	ldr	r0, [r3, #12]
 800aea6:	b14c      	cbz	r4, 800aebc <__assert_func+0x24>
 800aea8:	4b07      	ldr	r3, [pc, #28]	@ (800aec8 <__assert_func+0x30>)
 800aeaa:	9100      	str	r1, [sp, #0]
 800aeac:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800aeb0:	4906      	ldr	r1, [pc, #24]	@ (800aecc <__assert_func+0x34>)
 800aeb2:	462b      	mov	r3, r5
 800aeb4:	f000 fba8 	bl	800b608 <fiprintf>
 800aeb8:	f000 fbb8 	bl	800b62c <abort>
 800aebc:	4b04      	ldr	r3, [pc, #16]	@ (800aed0 <__assert_func+0x38>)
 800aebe:	461c      	mov	r4, r3
 800aec0:	e7f3      	b.n	800aeaa <__assert_func+0x12>
 800aec2:	bf00      	nop
 800aec4:	2000004c 	.word	0x2000004c
 800aec8:	0800be07 	.word	0x0800be07
 800aecc:	0800be14 	.word	0x0800be14
 800aed0:	0800be42 	.word	0x0800be42

0800aed4 <_calloc_r>:
 800aed4:	b570      	push	{r4, r5, r6, lr}
 800aed6:	fba1 5402 	umull	r5, r4, r1, r2
 800aeda:	b934      	cbnz	r4, 800aeea <_calloc_r+0x16>
 800aedc:	4629      	mov	r1, r5
 800aede:	f7fe fa47 	bl	8009370 <_malloc_r>
 800aee2:	4606      	mov	r6, r0
 800aee4:	b928      	cbnz	r0, 800aef2 <_calloc_r+0x1e>
 800aee6:	4630      	mov	r0, r6
 800aee8:	bd70      	pop	{r4, r5, r6, pc}
 800aeea:	220c      	movs	r2, #12
 800aeec:	6002      	str	r2, [r0, #0]
 800aeee:	2600      	movs	r6, #0
 800aef0:	e7f9      	b.n	800aee6 <_calloc_r+0x12>
 800aef2:	462a      	mov	r2, r5
 800aef4:	4621      	mov	r1, r4
 800aef6:	f7fd fae6 	bl	80084c6 <memset>
 800aefa:	e7f4      	b.n	800aee6 <_calloc_r+0x12>

0800aefc <rshift>:
 800aefc:	6903      	ldr	r3, [r0, #16]
 800aefe:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800af02:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800af06:	ea4f 1261 	mov.w	r2, r1, asr #5
 800af0a:	f100 0414 	add.w	r4, r0, #20
 800af0e:	dd45      	ble.n	800af9c <rshift+0xa0>
 800af10:	f011 011f 	ands.w	r1, r1, #31
 800af14:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800af18:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800af1c:	d10c      	bne.n	800af38 <rshift+0x3c>
 800af1e:	f100 0710 	add.w	r7, r0, #16
 800af22:	4629      	mov	r1, r5
 800af24:	42b1      	cmp	r1, r6
 800af26:	d334      	bcc.n	800af92 <rshift+0x96>
 800af28:	1a9b      	subs	r3, r3, r2
 800af2a:	009b      	lsls	r3, r3, #2
 800af2c:	1eea      	subs	r2, r5, #3
 800af2e:	4296      	cmp	r6, r2
 800af30:	bf38      	it	cc
 800af32:	2300      	movcc	r3, #0
 800af34:	4423      	add	r3, r4
 800af36:	e015      	b.n	800af64 <rshift+0x68>
 800af38:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800af3c:	f1c1 0820 	rsb	r8, r1, #32
 800af40:	40cf      	lsrs	r7, r1
 800af42:	f105 0e04 	add.w	lr, r5, #4
 800af46:	46a1      	mov	r9, r4
 800af48:	4576      	cmp	r6, lr
 800af4a:	46f4      	mov	ip, lr
 800af4c:	d815      	bhi.n	800af7a <rshift+0x7e>
 800af4e:	1a9a      	subs	r2, r3, r2
 800af50:	0092      	lsls	r2, r2, #2
 800af52:	3a04      	subs	r2, #4
 800af54:	3501      	adds	r5, #1
 800af56:	42ae      	cmp	r6, r5
 800af58:	bf38      	it	cc
 800af5a:	2200      	movcc	r2, #0
 800af5c:	18a3      	adds	r3, r4, r2
 800af5e:	50a7      	str	r7, [r4, r2]
 800af60:	b107      	cbz	r7, 800af64 <rshift+0x68>
 800af62:	3304      	adds	r3, #4
 800af64:	1b1a      	subs	r2, r3, r4
 800af66:	42a3      	cmp	r3, r4
 800af68:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800af6c:	bf08      	it	eq
 800af6e:	2300      	moveq	r3, #0
 800af70:	6102      	str	r2, [r0, #16]
 800af72:	bf08      	it	eq
 800af74:	6143      	streq	r3, [r0, #20]
 800af76:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800af7a:	f8dc c000 	ldr.w	ip, [ip]
 800af7e:	fa0c fc08 	lsl.w	ip, ip, r8
 800af82:	ea4c 0707 	orr.w	r7, ip, r7
 800af86:	f849 7b04 	str.w	r7, [r9], #4
 800af8a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800af8e:	40cf      	lsrs	r7, r1
 800af90:	e7da      	b.n	800af48 <rshift+0x4c>
 800af92:	f851 cb04 	ldr.w	ip, [r1], #4
 800af96:	f847 cf04 	str.w	ip, [r7, #4]!
 800af9a:	e7c3      	b.n	800af24 <rshift+0x28>
 800af9c:	4623      	mov	r3, r4
 800af9e:	e7e1      	b.n	800af64 <rshift+0x68>

0800afa0 <__hexdig_fun>:
 800afa0:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800afa4:	2b09      	cmp	r3, #9
 800afa6:	d802      	bhi.n	800afae <__hexdig_fun+0xe>
 800afa8:	3820      	subs	r0, #32
 800afaa:	b2c0      	uxtb	r0, r0
 800afac:	4770      	bx	lr
 800afae:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800afb2:	2b05      	cmp	r3, #5
 800afb4:	d801      	bhi.n	800afba <__hexdig_fun+0x1a>
 800afb6:	3847      	subs	r0, #71	@ 0x47
 800afb8:	e7f7      	b.n	800afaa <__hexdig_fun+0xa>
 800afba:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800afbe:	2b05      	cmp	r3, #5
 800afc0:	d801      	bhi.n	800afc6 <__hexdig_fun+0x26>
 800afc2:	3827      	subs	r0, #39	@ 0x27
 800afc4:	e7f1      	b.n	800afaa <__hexdig_fun+0xa>
 800afc6:	2000      	movs	r0, #0
 800afc8:	4770      	bx	lr
	...

0800afcc <__gethex>:
 800afcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800afd0:	b085      	sub	sp, #20
 800afd2:	468a      	mov	sl, r1
 800afd4:	9302      	str	r3, [sp, #8]
 800afd6:	680b      	ldr	r3, [r1, #0]
 800afd8:	9001      	str	r0, [sp, #4]
 800afda:	4690      	mov	r8, r2
 800afdc:	1c9c      	adds	r4, r3, #2
 800afde:	46a1      	mov	r9, r4
 800afe0:	f814 0b01 	ldrb.w	r0, [r4], #1
 800afe4:	2830      	cmp	r0, #48	@ 0x30
 800afe6:	d0fa      	beq.n	800afde <__gethex+0x12>
 800afe8:	eba9 0303 	sub.w	r3, r9, r3
 800afec:	f1a3 0b02 	sub.w	fp, r3, #2
 800aff0:	f7ff ffd6 	bl	800afa0 <__hexdig_fun>
 800aff4:	4605      	mov	r5, r0
 800aff6:	2800      	cmp	r0, #0
 800aff8:	d168      	bne.n	800b0cc <__gethex+0x100>
 800affa:	49a0      	ldr	r1, [pc, #640]	@ (800b27c <__gethex+0x2b0>)
 800affc:	2201      	movs	r2, #1
 800affe:	4648      	mov	r0, r9
 800b000:	f7ff ff12 	bl	800ae28 <strncmp>
 800b004:	4607      	mov	r7, r0
 800b006:	2800      	cmp	r0, #0
 800b008:	d167      	bne.n	800b0da <__gethex+0x10e>
 800b00a:	f899 0001 	ldrb.w	r0, [r9, #1]
 800b00e:	4626      	mov	r6, r4
 800b010:	f7ff ffc6 	bl	800afa0 <__hexdig_fun>
 800b014:	2800      	cmp	r0, #0
 800b016:	d062      	beq.n	800b0de <__gethex+0x112>
 800b018:	4623      	mov	r3, r4
 800b01a:	7818      	ldrb	r0, [r3, #0]
 800b01c:	2830      	cmp	r0, #48	@ 0x30
 800b01e:	4699      	mov	r9, r3
 800b020:	f103 0301 	add.w	r3, r3, #1
 800b024:	d0f9      	beq.n	800b01a <__gethex+0x4e>
 800b026:	f7ff ffbb 	bl	800afa0 <__hexdig_fun>
 800b02a:	fab0 f580 	clz	r5, r0
 800b02e:	096d      	lsrs	r5, r5, #5
 800b030:	f04f 0b01 	mov.w	fp, #1
 800b034:	464a      	mov	r2, r9
 800b036:	4616      	mov	r6, r2
 800b038:	3201      	adds	r2, #1
 800b03a:	7830      	ldrb	r0, [r6, #0]
 800b03c:	f7ff ffb0 	bl	800afa0 <__hexdig_fun>
 800b040:	2800      	cmp	r0, #0
 800b042:	d1f8      	bne.n	800b036 <__gethex+0x6a>
 800b044:	498d      	ldr	r1, [pc, #564]	@ (800b27c <__gethex+0x2b0>)
 800b046:	2201      	movs	r2, #1
 800b048:	4630      	mov	r0, r6
 800b04a:	f7ff feed 	bl	800ae28 <strncmp>
 800b04e:	2800      	cmp	r0, #0
 800b050:	d13f      	bne.n	800b0d2 <__gethex+0x106>
 800b052:	b944      	cbnz	r4, 800b066 <__gethex+0x9a>
 800b054:	1c74      	adds	r4, r6, #1
 800b056:	4622      	mov	r2, r4
 800b058:	4616      	mov	r6, r2
 800b05a:	3201      	adds	r2, #1
 800b05c:	7830      	ldrb	r0, [r6, #0]
 800b05e:	f7ff ff9f 	bl	800afa0 <__hexdig_fun>
 800b062:	2800      	cmp	r0, #0
 800b064:	d1f8      	bne.n	800b058 <__gethex+0x8c>
 800b066:	1ba4      	subs	r4, r4, r6
 800b068:	00a7      	lsls	r7, r4, #2
 800b06a:	7833      	ldrb	r3, [r6, #0]
 800b06c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800b070:	2b50      	cmp	r3, #80	@ 0x50
 800b072:	d13e      	bne.n	800b0f2 <__gethex+0x126>
 800b074:	7873      	ldrb	r3, [r6, #1]
 800b076:	2b2b      	cmp	r3, #43	@ 0x2b
 800b078:	d033      	beq.n	800b0e2 <__gethex+0x116>
 800b07a:	2b2d      	cmp	r3, #45	@ 0x2d
 800b07c:	d034      	beq.n	800b0e8 <__gethex+0x11c>
 800b07e:	1c71      	adds	r1, r6, #1
 800b080:	2400      	movs	r4, #0
 800b082:	7808      	ldrb	r0, [r1, #0]
 800b084:	f7ff ff8c 	bl	800afa0 <__hexdig_fun>
 800b088:	1e43      	subs	r3, r0, #1
 800b08a:	b2db      	uxtb	r3, r3
 800b08c:	2b18      	cmp	r3, #24
 800b08e:	d830      	bhi.n	800b0f2 <__gethex+0x126>
 800b090:	f1a0 0210 	sub.w	r2, r0, #16
 800b094:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800b098:	f7ff ff82 	bl	800afa0 <__hexdig_fun>
 800b09c:	f100 3cff 	add.w	ip, r0, #4294967295
 800b0a0:	fa5f fc8c 	uxtb.w	ip, ip
 800b0a4:	f1bc 0f18 	cmp.w	ip, #24
 800b0a8:	f04f 030a 	mov.w	r3, #10
 800b0ac:	d91e      	bls.n	800b0ec <__gethex+0x120>
 800b0ae:	b104      	cbz	r4, 800b0b2 <__gethex+0xe6>
 800b0b0:	4252      	negs	r2, r2
 800b0b2:	4417      	add	r7, r2
 800b0b4:	f8ca 1000 	str.w	r1, [sl]
 800b0b8:	b1ed      	cbz	r5, 800b0f6 <__gethex+0x12a>
 800b0ba:	f1bb 0f00 	cmp.w	fp, #0
 800b0be:	bf0c      	ite	eq
 800b0c0:	2506      	moveq	r5, #6
 800b0c2:	2500      	movne	r5, #0
 800b0c4:	4628      	mov	r0, r5
 800b0c6:	b005      	add	sp, #20
 800b0c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b0cc:	2500      	movs	r5, #0
 800b0ce:	462c      	mov	r4, r5
 800b0d0:	e7b0      	b.n	800b034 <__gethex+0x68>
 800b0d2:	2c00      	cmp	r4, #0
 800b0d4:	d1c7      	bne.n	800b066 <__gethex+0x9a>
 800b0d6:	4627      	mov	r7, r4
 800b0d8:	e7c7      	b.n	800b06a <__gethex+0x9e>
 800b0da:	464e      	mov	r6, r9
 800b0dc:	462f      	mov	r7, r5
 800b0de:	2501      	movs	r5, #1
 800b0e0:	e7c3      	b.n	800b06a <__gethex+0x9e>
 800b0e2:	2400      	movs	r4, #0
 800b0e4:	1cb1      	adds	r1, r6, #2
 800b0e6:	e7cc      	b.n	800b082 <__gethex+0xb6>
 800b0e8:	2401      	movs	r4, #1
 800b0ea:	e7fb      	b.n	800b0e4 <__gethex+0x118>
 800b0ec:	fb03 0002 	mla	r0, r3, r2, r0
 800b0f0:	e7ce      	b.n	800b090 <__gethex+0xc4>
 800b0f2:	4631      	mov	r1, r6
 800b0f4:	e7de      	b.n	800b0b4 <__gethex+0xe8>
 800b0f6:	eba6 0309 	sub.w	r3, r6, r9
 800b0fa:	3b01      	subs	r3, #1
 800b0fc:	4629      	mov	r1, r5
 800b0fe:	2b07      	cmp	r3, #7
 800b100:	dc0a      	bgt.n	800b118 <__gethex+0x14c>
 800b102:	9801      	ldr	r0, [sp, #4]
 800b104:	f7fe f9c0 	bl	8009488 <_Balloc>
 800b108:	4604      	mov	r4, r0
 800b10a:	b940      	cbnz	r0, 800b11e <__gethex+0x152>
 800b10c:	4b5c      	ldr	r3, [pc, #368]	@ (800b280 <__gethex+0x2b4>)
 800b10e:	4602      	mov	r2, r0
 800b110:	21e4      	movs	r1, #228	@ 0xe4
 800b112:	485c      	ldr	r0, [pc, #368]	@ (800b284 <__gethex+0x2b8>)
 800b114:	f7ff fec0 	bl	800ae98 <__assert_func>
 800b118:	3101      	adds	r1, #1
 800b11a:	105b      	asrs	r3, r3, #1
 800b11c:	e7ef      	b.n	800b0fe <__gethex+0x132>
 800b11e:	f100 0a14 	add.w	sl, r0, #20
 800b122:	2300      	movs	r3, #0
 800b124:	4655      	mov	r5, sl
 800b126:	469b      	mov	fp, r3
 800b128:	45b1      	cmp	r9, r6
 800b12a:	d337      	bcc.n	800b19c <__gethex+0x1d0>
 800b12c:	f845 bb04 	str.w	fp, [r5], #4
 800b130:	eba5 050a 	sub.w	r5, r5, sl
 800b134:	10ad      	asrs	r5, r5, #2
 800b136:	6125      	str	r5, [r4, #16]
 800b138:	4658      	mov	r0, fp
 800b13a:	f7fe fa97 	bl	800966c <__hi0bits>
 800b13e:	016d      	lsls	r5, r5, #5
 800b140:	f8d8 6000 	ldr.w	r6, [r8]
 800b144:	1a2d      	subs	r5, r5, r0
 800b146:	42b5      	cmp	r5, r6
 800b148:	dd54      	ble.n	800b1f4 <__gethex+0x228>
 800b14a:	1bad      	subs	r5, r5, r6
 800b14c:	4629      	mov	r1, r5
 800b14e:	4620      	mov	r0, r4
 800b150:	f7fe fe23 	bl	8009d9a <__any_on>
 800b154:	4681      	mov	r9, r0
 800b156:	b178      	cbz	r0, 800b178 <__gethex+0x1ac>
 800b158:	1e6b      	subs	r3, r5, #1
 800b15a:	1159      	asrs	r1, r3, #5
 800b15c:	f003 021f 	and.w	r2, r3, #31
 800b160:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800b164:	f04f 0901 	mov.w	r9, #1
 800b168:	fa09 f202 	lsl.w	r2, r9, r2
 800b16c:	420a      	tst	r2, r1
 800b16e:	d003      	beq.n	800b178 <__gethex+0x1ac>
 800b170:	454b      	cmp	r3, r9
 800b172:	dc36      	bgt.n	800b1e2 <__gethex+0x216>
 800b174:	f04f 0902 	mov.w	r9, #2
 800b178:	4629      	mov	r1, r5
 800b17a:	4620      	mov	r0, r4
 800b17c:	f7ff febe 	bl	800aefc <rshift>
 800b180:	442f      	add	r7, r5
 800b182:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b186:	42bb      	cmp	r3, r7
 800b188:	da42      	bge.n	800b210 <__gethex+0x244>
 800b18a:	9801      	ldr	r0, [sp, #4]
 800b18c:	4621      	mov	r1, r4
 800b18e:	f7fe f9bb 	bl	8009508 <_Bfree>
 800b192:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b194:	2300      	movs	r3, #0
 800b196:	6013      	str	r3, [r2, #0]
 800b198:	25a3      	movs	r5, #163	@ 0xa3
 800b19a:	e793      	b.n	800b0c4 <__gethex+0xf8>
 800b19c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800b1a0:	2a2e      	cmp	r2, #46	@ 0x2e
 800b1a2:	d012      	beq.n	800b1ca <__gethex+0x1fe>
 800b1a4:	2b20      	cmp	r3, #32
 800b1a6:	d104      	bne.n	800b1b2 <__gethex+0x1e6>
 800b1a8:	f845 bb04 	str.w	fp, [r5], #4
 800b1ac:	f04f 0b00 	mov.w	fp, #0
 800b1b0:	465b      	mov	r3, fp
 800b1b2:	7830      	ldrb	r0, [r6, #0]
 800b1b4:	9303      	str	r3, [sp, #12]
 800b1b6:	f7ff fef3 	bl	800afa0 <__hexdig_fun>
 800b1ba:	9b03      	ldr	r3, [sp, #12]
 800b1bc:	f000 000f 	and.w	r0, r0, #15
 800b1c0:	4098      	lsls	r0, r3
 800b1c2:	ea4b 0b00 	orr.w	fp, fp, r0
 800b1c6:	3304      	adds	r3, #4
 800b1c8:	e7ae      	b.n	800b128 <__gethex+0x15c>
 800b1ca:	45b1      	cmp	r9, r6
 800b1cc:	d8ea      	bhi.n	800b1a4 <__gethex+0x1d8>
 800b1ce:	492b      	ldr	r1, [pc, #172]	@ (800b27c <__gethex+0x2b0>)
 800b1d0:	9303      	str	r3, [sp, #12]
 800b1d2:	2201      	movs	r2, #1
 800b1d4:	4630      	mov	r0, r6
 800b1d6:	f7ff fe27 	bl	800ae28 <strncmp>
 800b1da:	9b03      	ldr	r3, [sp, #12]
 800b1dc:	2800      	cmp	r0, #0
 800b1de:	d1e1      	bne.n	800b1a4 <__gethex+0x1d8>
 800b1e0:	e7a2      	b.n	800b128 <__gethex+0x15c>
 800b1e2:	1ea9      	subs	r1, r5, #2
 800b1e4:	4620      	mov	r0, r4
 800b1e6:	f7fe fdd8 	bl	8009d9a <__any_on>
 800b1ea:	2800      	cmp	r0, #0
 800b1ec:	d0c2      	beq.n	800b174 <__gethex+0x1a8>
 800b1ee:	f04f 0903 	mov.w	r9, #3
 800b1f2:	e7c1      	b.n	800b178 <__gethex+0x1ac>
 800b1f4:	da09      	bge.n	800b20a <__gethex+0x23e>
 800b1f6:	1b75      	subs	r5, r6, r5
 800b1f8:	4621      	mov	r1, r4
 800b1fa:	9801      	ldr	r0, [sp, #4]
 800b1fc:	462a      	mov	r2, r5
 800b1fe:	f7fe fb93 	bl	8009928 <__lshift>
 800b202:	1b7f      	subs	r7, r7, r5
 800b204:	4604      	mov	r4, r0
 800b206:	f100 0a14 	add.w	sl, r0, #20
 800b20a:	f04f 0900 	mov.w	r9, #0
 800b20e:	e7b8      	b.n	800b182 <__gethex+0x1b6>
 800b210:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800b214:	42bd      	cmp	r5, r7
 800b216:	dd6f      	ble.n	800b2f8 <__gethex+0x32c>
 800b218:	1bed      	subs	r5, r5, r7
 800b21a:	42ae      	cmp	r6, r5
 800b21c:	dc34      	bgt.n	800b288 <__gethex+0x2bc>
 800b21e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b222:	2b02      	cmp	r3, #2
 800b224:	d022      	beq.n	800b26c <__gethex+0x2a0>
 800b226:	2b03      	cmp	r3, #3
 800b228:	d024      	beq.n	800b274 <__gethex+0x2a8>
 800b22a:	2b01      	cmp	r3, #1
 800b22c:	d115      	bne.n	800b25a <__gethex+0x28e>
 800b22e:	42ae      	cmp	r6, r5
 800b230:	d113      	bne.n	800b25a <__gethex+0x28e>
 800b232:	2e01      	cmp	r6, #1
 800b234:	d10b      	bne.n	800b24e <__gethex+0x282>
 800b236:	9a02      	ldr	r2, [sp, #8]
 800b238:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800b23c:	6013      	str	r3, [r2, #0]
 800b23e:	2301      	movs	r3, #1
 800b240:	6123      	str	r3, [r4, #16]
 800b242:	f8ca 3000 	str.w	r3, [sl]
 800b246:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b248:	2562      	movs	r5, #98	@ 0x62
 800b24a:	601c      	str	r4, [r3, #0]
 800b24c:	e73a      	b.n	800b0c4 <__gethex+0xf8>
 800b24e:	1e71      	subs	r1, r6, #1
 800b250:	4620      	mov	r0, r4
 800b252:	f7fe fda2 	bl	8009d9a <__any_on>
 800b256:	2800      	cmp	r0, #0
 800b258:	d1ed      	bne.n	800b236 <__gethex+0x26a>
 800b25a:	9801      	ldr	r0, [sp, #4]
 800b25c:	4621      	mov	r1, r4
 800b25e:	f7fe f953 	bl	8009508 <_Bfree>
 800b262:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b264:	2300      	movs	r3, #0
 800b266:	6013      	str	r3, [r2, #0]
 800b268:	2550      	movs	r5, #80	@ 0x50
 800b26a:	e72b      	b.n	800b0c4 <__gethex+0xf8>
 800b26c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b26e:	2b00      	cmp	r3, #0
 800b270:	d1f3      	bne.n	800b25a <__gethex+0x28e>
 800b272:	e7e0      	b.n	800b236 <__gethex+0x26a>
 800b274:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b276:	2b00      	cmp	r3, #0
 800b278:	d1dd      	bne.n	800b236 <__gethex+0x26a>
 800b27a:	e7ee      	b.n	800b25a <__gethex+0x28e>
 800b27c:	0800bdec 	.word	0x0800bdec
 800b280:	0800bd82 	.word	0x0800bd82
 800b284:	0800be43 	.word	0x0800be43
 800b288:	1e6f      	subs	r7, r5, #1
 800b28a:	f1b9 0f00 	cmp.w	r9, #0
 800b28e:	d130      	bne.n	800b2f2 <__gethex+0x326>
 800b290:	b127      	cbz	r7, 800b29c <__gethex+0x2d0>
 800b292:	4639      	mov	r1, r7
 800b294:	4620      	mov	r0, r4
 800b296:	f7fe fd80 	bl	8009d9a <__any_on>
 800b29a:	4681      	mov	r9, r0
 800b29c:	117a      	asrs	r2, r7, #5
 800b29e:	2301      	movs	r3, #1
 800b2a0:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800b2a4:	f007 071f 	and.w	r7, r7, #31
 800b2a8:	40bb      	lsls	r3, r7
 800b2aa:	4213      	tst	r3, r2
 800b2ac:	4629      	mov	r1, r5
 800b2ae:	4620      	mov	r0, r4
 800b2b0:	bf18      	it	ne
 800b2b2:	f049 0902 	orrne.w	r9, r9, #2
 800b2b6:	f7ff fe21 	bl	800aefc <rshift>
 800b2ba:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800b2be:	1b76      	subs	r6, r6, r5
 800b2c0:	2502      	movs	r5, #2
 800b2c2:	f1b9 0f00 	cmp.w	r9, #0
 800b2c6:	d047      	beq.n	800b358 <__gethex+0x38c>
 800b2c8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b2cc:	2b02      	cmp	r3, #2
 800b2ce:	d015      	beq.n	800b2fc <__gethex+0x330>
 800b2d0:	2b03      	cmp	r3, #3
 800b2d2:	d017      	beq.n	800b304 <__gethex+0x338>
 800b2d4:	2b01      	cmp	r3, #1
 800b2d6:	d109      	bne.n	800b2ec <__gethex+0x320>
 800b2d8:	f019 0f02 	tst.w	r9, #2
 800b2dc:	d006      	beq.n	800b2ec <__gethex+0x320>
 800b2de:	f8da 3000 	ldr.w	r3, [sl]
 800b2e2:	ea49 0903 	orr.w	r9, r9, r3
 800b2e6:	f019 0f01 	tst.w	r9, #1
 800b2ea:	d10e      	bne.n	800b30a <__gethex+0x33e>
 800b2ec:	f045 0510 	orr.w	r5, r5, #16
 800b2f0:	e032      	b.n	800b358 <__gethex+0x38c>
 800b2f2:	f04f 0901 	mov.w	r9, #1
 800b2f6:	e7d1      	b.n	800b29c <__gethex+0x2d0>
 800b2f8:	2501      	movs	r5, #1
 800b2fa:	e7e2      	b.n	800b2c2 <__gethex+0x2f6>
 800b2fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b2fe:	f1c3 0301 	rsb	r3, r3, #1
 800b302:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b304:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b306:	2b00      	cmp	r3, #0
 800b308:	d0f0      	beq.n	800b2ec <__gethex+0x320>
 800b30a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800b30e:	f104 0314 	add.w	r3, r4, #20
 800b312:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800b316:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800b31a:	f04f 0c00 	mov.w	ip, #0
 800b31e:	4618      	mov	r0, r3
 800b320:	f853 2b04 	ldr.w	r2, [r3], #4
 800b324:	f1b2 3fff 	cmp.w	r2, #4294967295
 800b328:	d01b      	beq.n	800b362 <__gethex+0x396>
 800b32a:	3201      	adds	r2, #1
 800b32c:	6002      	str	r2, [r0, #0]
 800b32e:	2d02      	cmp	r5, #2
 800b330:	f104 0314 	add.w	r3, r4, #20
 800b334:	d13c      	bne.n	800b3b0 <__gethex+0x3e4>
 800b336:	f8d8 2000 	ldr.w	r2, [r8]
 800b33a:	3a01      	subs	r2, #1
 800b33c:	42b2      	cmp	r2, r6
 800b33e:	d109      	bne.n	800b354 <__gethex+0x388>
 800b340:	1171      	asrs	r1, r6, #5
 800b342:	2201      	movs	r2, #1
 800b344:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800b348:	f006 061f 	and.w	r6, r6, #31
 800b34c:	fa02 f606 	lsl.w	r6, r2, r6
 800b350:	421e      	tst	r6, r3
 800b352:	d13a      	bne.n	800b3ca <__gethex+0x3fe>
 800b354:	f045 0520 	orr.w	r5, r5, #32
 800b358:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b35a:	601c      	str	r4, [r3, #0]
 800b35c:	9b02      	ldr	r3, [sp, #8]
 800b35e:	601f      	str	r7, [r3, #0]
 800b360:	e6b0      	b.n	800b0c4 <__gethex+0xf8>
 800b362:	4299      	cmp	r1, r3
 800b364:	f843 cc04 	str.w	ip, [r3, #-4]
 800b368:	d8d9      	bhi.n	800b31e <__gethex+0x352>
 800b36a:	68a3      	ldr	r3, [r4, #8]
 800b36c:	459b      	cmp	fp, r3
 800b36e:	db17      	blt.n	800b3a0 <__gethex+0x3d4>
 800b370:	6861      	ldr	r1, [r4, #4]
 800b372:	9801      	ldr	r0, [sp, #4]
 800b374:	3101      	adds	r1, #1
 800b376:	f7fe f887 	bl	8009488 <_Balloc>
 800b37a:	4681      	mov	r9, r0
 800b37c:	b918      	cbnz	r0, 800b386 <__gethex+0x3ba>
 800b37e:	4b1a      	ldr	r3, [pc, #104]	@ (800b3e8 <__gethex+0x41c>)
 800b380:	4602      	mov	r2, r0
 800b382:	2184      	movs	r1, #132	@ 0x84
 800b384:	e6c5      	b.n	800b112 <__gethex+0x146>
 800b386:	6922      	ldr	r2, [r4, #16]
 800b388:	3202      	adds	r2, #2
 800b38a:	f104 010c 	add.w	r1, r4, #12
 800b38e:	0092      	lsls	r2, r2, #2
 800b390:	300c      	adds	r0, #12
 800b392:	f7ff fd6b 	bl	800ae6c <memcpy>
 800b396:	4621      	mov	r1, r4
 800b398:	9801      	ldr	r0, [sp, #4]
 800b39a:	f7fe f8b5 	bl	8009508 <_Bfree>
 800b39e:	464c      	mov	r4, r9
 800b3a0:	6923      	ldr	r3, [r4, #16]
 800b3a2:	1c5a      	adds	r2, r3, #1
 800b3a4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b3a8:	6122      	str	r2, [r4, #16]
 800b3aa:	2201      	movs	r2, #1
 800b3ac:	615a      	str	r2, [r3, #20]
 800b3ae:	e7be      	b.n	800b32e <__gethex+0x362>
 800b3b0:	6922      	ldr	r2, [r4, #16]
 800b3b2:	455a      	cmp	r2, fp
 800b3b4:	dd0b      	ble.n	800b3ce <__gethex+0x402>
 800b3b6:	2101      	movs	r1, #1
 800b3b8:	4620      	mov	r0, r4
 800b3ba:	f7ff fd9f 	bl	800aefc <rshift>
 800b3be:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b3c2:	3701      	adds	r7, #1
 800b3c4:	42bb      	cmp	r3, r7
 800b3c6:	f6ff aee0 	blt.w	800b18a <__gethex+0x1be>
 800b3ca:	2501      	movs	r5, #1
 800b3cc:	e7c2      	b.n	800b354 <__gethex+0x388>
 800b3ce:	f016 061f 	ands.w	r6, r6, #31
 800b3d2:	d0fa      	beq.n	800b3ca <__gethex+0x3fe>
 800b3d4:	4453      	add	r3, sl
 800b3d6:	f1c6 0620 	rsb	r6, r6, #32
 800b3da:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800b3de:	f7fe f945 	bl	800966c <__hi0bits>
 800b3e2:	42b0      	cmp	r0, r6
 800b3e4:	dbe7      	blt.n	800b3b6 <__gethex+0x3ea>
 800b3e6:	e7f0      	b.n	800b3ca <__gethex+0x3fe>
 800b3e8:	0800bd82 	.word	0x0800bd82

0800b3ec <L_shift>:
 800b3ec:	f1c2 0208 	rsb	r2, r2, #8
 800b3f0:	0092      	lsls	r2, r2, #2
 800b3f2:	b570      	push	{r4, r5, r6, lr}
 800b3f4:	f1c2 0620 	rsb	r6, r2, #32
 800b3f8:	6843      	ldr	r3, [r0, #4]
 800b3fa:	6804      	ldr	r4, [r0, #0]
 800b3fc:	fa03 f506 	lsl.w	r5, r3, r6
 800b400:	432c      	orrs	r4, r5
 800b402:	40d3      	lsrs	r3, r2
 800b404:	6004      	str	r4, [r0, #0]
 800b406:	f840 3f04 	str.w	r3, [r0, #4]!
 800b40a:	4288      	cmp	r0, r1
 800b40c:	d3f4      	bcc.n	800b3f8 <L_shift+0xc>
 800b40e:	bd70      	pop	{r4, r5, r6, pc}

0800b410 <__match>:
 800b410:	b530      	push	{r4, r5, lr}
 800b412:	6803      	ldr	r3, [r0, #0]
 800b414:	3301      	adds	r3, #1
 800b416:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b41a:	b914      	cbnz	r4, 800b422 <__match+0x12>
 800b41c:	6003      	str	r3, [r0, #0]
 800b41e:	2001      	movs	r0, #1
 800b420:	bd30      	pop	{r4, r5, pc}
 800b422:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b426:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800b42a:	2d19      	cmp	r5, #25
 800b42c:	bf98      	it	ls
 800b42e:	3220      	addls	r2, #32
 800b430:	42a2      	cmp	r2, r4
 800b432:	d0f0      	beq.n	800b416 <__match+0x6>
 800b434:	2000      	movs	r0, #0
 800b436:	e7f3      	b.n	800b420 <__match+0x10>

0800b438 <__hexnan>:
 800b438:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b43c:	680b      	ldr	r3, [r1, #0]
 800b43e:	6801      	ldr	r1, [r0, #0]
 800b440:	115e      	asrs	r6, r3, #5
 800b442:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800b446:	f013 031f 	ands.w	r3, r3, #31
 800b44a:	b087      	sub	sp, #28
 800b44c:	bf18      	it	ne
 800b44e:	3604      	addne	r6, #4
 800b450:	2500      	movs	r5, #0
 800b452:	1f37      	subs	r7, r6, #4
 800b454:	4682      	mov	sl, r0
 800b456:	4690      	mov	r8, r2
 800b458:	9301      	str	r3, [sp, #4]
 800b45a:	f846 5c04 	str.w	r5, [r6, #-4]
 800b45e:	46b9      	mov	r9, r7
 800b460:	463c      	mov	r4, r7
 800b462:	9502      	str	r5, [sp, #8]
 800b464:	46ab      	mov	fp, r5
 800b466:	784a      	ldrb	r2, [r1, #1]
 800b468:	1c4b      	adds	r3, r1, #1
 800b46a:	9303      	str	r3, [sp, #12]
 800b46c:	b342      	cbz	r2, 800b4c0 <__hexnan+0x88>
 800b46e:	4610      	mov	r0, r2
 800b470:	9105      	str	r1, [sp, #20]
 800b472:	9204      	str	r2, [sp, #16]
 800b474:	f7ff fd94 	bl	800afa0 <__hexdig_fun>
 800b478:	2800      	cmp	r0, #0
 800b47a:	d151      	bne.n	800b520 <__hexnan+0xe8>
 800b47c:	9a04      	ldr	r2, [sp, #16]
 800b47e:	9905      	ldr	r1, [sp, #20]
 800b480:	2a20      	cmp	r2, #32
 800b482:	d818      	bhi.n	800b4b6 <__hexnan+0x7e>
 800b484:	9b02      	ldr	r3, [sp, #8]
 800b486:	459b      	cmp	fp, r3
 800b488:	dd13      	ble.n	800b4b2 <__hexnan+0x7a>
 800b48a:	454c      	cmp	r4, r9
 800b48c:	d206      	bcs.n	800b49c <__hexnan+0x64>
 800b48e:	2d07      	cmp	r5, #7
 800b490:	dc04      	bgt.n	800b49c <__hexnan+0x64>
 800b492:	462a      	mov	r2, r5
 800b494:	4649      	mov	r1, r9
 800b496:	4620      	mov	r0, r4
 800b498:	f7ff ffa8 	bl	800b3ec <L_shift>
 800b49c:	4544      	cmp	r4, r8
 800b49e:	d952      	bls.n	800b546 <__hexnan+0x10e>
 800b4a0:	2300      	movs	r3, #0
 800b4a2:	f1a4 0904 	sub.w	r9, r4, #4
 800b4a6:	f844 3c04 	str.w	r3, [r4, #-4]
 800b4aa:	f8cd b008 	str.w	fp, [sp, #8]
 800b4ae:	464c      	mov	r4, r9
 800b4b0:	461d      	mov	r5, r3
 800b4b2:	9903      	ldr	r1, [sp, #12]
 800b4b4:	e7d7      	b.n	800b466 <__hexnan+0x2e>
 800b4b6:	2a29      	cmp	r2, #41	@ 0x29
 800b4b8:	d157      	bne.n	800b56a <__hexnan+0x132>
 800b4ba:	3102      	adds	r1, #2
 800b4bc:	f8ca 1000 	str.w	r1, [sl]
 800b4c0:	f1bb 0f00 	cmp.w	fp, #0
 800b4c4:	d051      	beq.n	800b56a <__hexnan+0x132>
 800b4c6:	454c      	cmp	r4, r9
 800b4c8:	d206      	bcs.n	800b4d8 <__hexnan+0xa0>
 800b4ca:	2d07      	cmp	r5, #7
 800b4cc:	dc04      	bgt.n	800b4d8 <__hexnan+0xa0>
 800b4ce:	462a      	mov	r2, r5
 800b4d0:	4649      	mov	r1, r9
 800b4d2:	4620      	mov	r0, r4
 800b4d4:	f7ff ff8a 	bl	800b3ec <L_shift>
 800b4d8:	4544      	cmp	r4, r8
 800b4da:	d936      	bls.n	800b54a <__hexnan+0x112>
 800b4dc:	f1a8 0204 	sub.w	r2, r8, #4
 800b4e0:	4623      	mov	r3, r4
 800b4e2:	f853 1b04 	ldr.w	r1, [r3], #4
 800b4e6:	f842 1f04 	str.w	r1, [r2, #4]!
 800b4ea:	429f      	cmp	r7, r3
 800b4ec:	d2f9      	bcs.n	800b4e2 <__hexnan+0xaa>
 800b4ee:	1b3b      	subs	r3, r7, r4
 800b4f0:	f023 0303 	bic.w	r3, r3, #3
 800b4f4:	3304      	adds	r3, #4
 800b4f6:	3401      	adds	r4, #1
 800b4f8:	3e03      	subs	r6, #3
 800b4fa:	42b4      	cmp	r4, r6
 800b4fc:	bf88      	it	hi
 800b4fe:	2304      	movhi	r3, #4
 800b500:	4443      	add	r3, r8
 800b502:	2200      	movs	r2, #0
 800b504:	f843 2b04 	str.w	r2, [r3], #4
 800b508:	429f      	cmp	r7, r3
 800b50a:	d2fb      	bcs.n	800b504 <__hexnan+0xcc>
 800b50c:	683b      	ldr	r3, [r7, #0]
 800b50e:	b91b      	cbnz	r3, 800b518 <__hexnan+0xe0>
 800b510:	4547      	cmp	r7, r8
 800b512:	d128      	bne.n	800b566 <__hexnan+0x12e>
 800b514:	2301      	movs	r3, #1
 800b516:	603b      	str	r3, [r7, #0]
 800b518:	2005      	movs	r0, #5
 800b51a:	b007      	add	sp, #28
 800b51c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b520:	3501      	adds	r5, #1
 800b522:	2d08      	cmp	r5, #8
 800b524:	f10b 0b01 	add.w	fp, fp, #1
 800b528:	dd06      	ble.n	800b538 <__hexnan+0x100>
 800b52a:	4544      	cmp	r4, r8
 800b52c:	d9c1      	bls.n	800b4b2 <__hexnan+0x7a>
 800b52e:	2300      	movs	r3, #0
 800b530:	f844 3c04 	str.w	r3, [r4, #-4]
 800b534:	2501      	movs	r5, #1
 800b536:	3c04      	subs	r4, #4
 800b538:	6822      	ldr	r2, [r4, #0]
 800b53a:	f000 000f 	and.w	r0, r0, #15
 800b53e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800b542:	6020      	str	r0, [r4, #0]
 800b544:	e7b5      	b.n	800b4b2 <__hexnan+0x7a>
 800b546:	2508      	movs	r5, #8
 800b548:	e7b3      	b.n	800b4b2 <__hexnan+0x7a>
 800b54a:	9b01      	ldr	r3, [sp, #4]
 800b54c:	2b00      	cmp	r3, #0
 800b54e:	d0dd      	beq.n	800b50c <__hexnan+0xd4>
 800b550:	f1c3 0320 	rsb	r3, r3, #32
 800b554:	f04f 32ff 	mov.w	r2, #4294967295
 800b558:	40da      	lsrs	r2, r3
 800b55a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800b55e:	4013      	ands	r3, r2
 800b560:	f846 3c04 	str.w	r3, [r6, #-4]
 800b564:	e7d2      	b.n	800b50c <__hexnan+0xd4>
 800b566:	3f04      	subs	r7, #4
 800b568:	e7d0      	b.n	800b50c <__hexnan+0xd4>
 800b56a:	2004      	movs	r0, #4
 800b56c:	e7d5      	b.n	800b51a <__hexnan+0xe2>

0800b56e <__ascii_mbtowc>:
 800b56e:	b082      	sub	sp, #8
 800b570:	b901      	cbnz	r1, 800b574 <__ascii_mbtowc+0x6>
 800b572:	a901      	add	r1, sp, #4
 800b574:	b142      	cbz	r2, 800b588 <__ascii_mbtowc+0x1a>
 800b576:	b14b      	cbz	r3, 800b58c <__ascii_mbtowc+0x1e>
 800b578:	7813      	ldrb	r3, [r2, #0]
 800b57a:	600b      	str	r3, [r1, #0]
 800b57c:	7812      	ldrb	r2, [r2, #0]
 800b57e:	1e10      	subs	r0, r2, #0
 800b580:	bf18      	it	ne
 800b582:	2001      	movne	r0, #1
 800b584:	b002      	add	sp, #8
 800b586:	4770      	bx	lr
 800b588:	4610      	mov	r0, r2
 800b58a:	e7fb      	b.n	800b584 <__ascii_mbtowc+0x16>
 800b58c:	f06f 0001 	mvn.w	r0, #1
 800b590:	e7f8      	b.n	800b584 <__ascii_mbtowc+0x16>

0800b592 <_realloc_r>:
 800b592:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b596:	4607      	mov	r7, r0
 800b598:	4614      	mov	r4, r2
 800b59a:	460d      	mov	r5, r1
 800b59c:	b921      	cbnz	r1, 800b5a8 <_realloc_r+0x16>
 800b59e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b5a2:	4611      	mov	r1, r2
 800b5a4:	f7fd bee4 	b.w	8009370 <_malloc_r>
 800b5a8:	b92a      	cbnz	r2, 800b5b6 <_realloc_r+0x24>
 800b5aa:	f7fd fe6d 	bl	8009288 <_free_r>
 800b5ae:	4625      	mov	r5, r4
 800b5b0:	4628      	mov	r0, r5
 800b5b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b5b6:	f000 f840 	bl	800b63a <_malloc_usable_size_r>
 800b5ba:	4284      	cmp	r4, r0
 800b5bc:	4606      	mov	r6, r0
 800b5be:	d802      	bhi.n	800b5c6 <_realloc_r+0x34>
 800b5c0:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b5c4:	d8f4      	bhi.n	800b5b0 <_realloc_r+0x1e>
 800b5c6:	4621      	mov	r1, r4
 800b5c8:	4638      	mov	r0, r7
 800b5ca:	f7fd fed1 	bl	8009370 <_malloc_r>
 800b5ce:	4680      	mov	r8, r0
 800b5d0:	b908      	cbnz	r0, 800b5d6 <_realloc_r+0x44>
 800b5d2:	4645      	mov	r5, r8
 800b5d4:	e7ec      	b.n	800b5b0 <_realloc_r+0x1e>
 800b5d6:	42b4      	cmp	r4, r6
 800b5d8:	4622      	mov	r2, r4
 800b5da:	4629      	mov	r1, r5
 800b5dc:	bf28      	it	cs
 800b5de:	4632      	movcs	r2, r6
 800b5e0:	f7ff fc44 	bl	800ae6c <memcpy>
 800b5e4:	4629      	mov	r1, r5
 800b5e6:	4638      	mov	r0, r7
 800b5e8:	f7fd fe4e 	bl	8009288 <_free_r>
 800b5ec:	e7f1      	b.n	800b5d2 <_realloc_r+0x40>

0800b5ee <__ascii_wctomb>:
 800b5ee:	4603      	mov	r3, r0
 800b5f0:	4608      	mov	r0, r1
 800b5f2:	b141      	cbz	r1, 800b606 <__ascii_wctomb+0x18>
 800b5f4:	2aff      	cmp	r2, #255	@ 0xff
 800b5f6:	d904      	bls.n	800b602 <__ascii_wctomb+0x14>
 800b5f8:	228a      	movs	r2, #138	@ 0x8a
 800b5fa:	601a      	str	r2, [r3, #0]
 800b5fc:	f04f 30ff 	mov.w	r0, #4294967295
 800b600:	4770      	bx	lr
 800b602:	700a      	strb	r2, [r1, #0]
 800b604:	2001      	movs	r0, #1
 800b606:	4770      	bx	lr

0800b608 <fiprintf>:
 800b608:	b40e      	push	{r1, r2, r3}
 800b60a:	b503      	push	{r0, r1, lr}
 800b60c:	4601      	mov	r1, r0
 800b60e:	ab03      	add	r3, sp, #12
 800b610:	4805      	ldr	r0, [pc, #20]	@ (800b628 <fiprintf+0x20>)
 800b612:	f853 2b04 	ldr.w	r2, [r3], #4
 800b616:	6800      	ldr	r0, [r0, #0]
 800b618:	9301      	str	r3, [sp, #4]
 800b61a:	f000 f83f 	bl	800b69c <_vfiprintf_r>
 800b61e:	b002      	add	sp, #8
 800b620:	f85d eb04 	ldr.w	lr, [sp], #4
 800b624:	b003      	add	sp, #12
 800b626:	4770      	bx	lr
 800b628:	2000004c 	.word	0x2000004c

0800b62c <abort>:
 800b62c:	b508      	push	{r3, lr}
 800b62e:	2006      	movs	r0, #6
 800b630:	f000 fa08 	bl	800ba44 <raise>
 800b634:	2001      	movs	r0, #1
 800b636:	f7f6 fb03 	bl	8001c40 <_exit>

0800b63a <_malloc_usable_size_r>:
 800b63a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b63e:	1f18      	subs	r0, r3, #4
 800b640:	2b00      	cmp	r3, #0
 800b642:	bfbc      	itt	lt
 800b644:	580b      	ldrlt	r3, [r1, r0]
 800b646:	18c0      	addlt	r0, r0, r3
 800b648:	4770      	bx	lr

0800b64a <__sfputc_r>:
 800b64a:	6893      	ldr	r3, [r2, #8]
 800b64c:	3b01      	subs	r3, #1
 800b64e:	2b00      	cmp	r3, #0
 800b650:	b410      	push	{r4}
 800b652:	6093      	str	r3, [r2, #8]
 800b654:	da08      	bge.n	800b668 <__sfputc_r+0x1e>
 800b656:	6994      	ldr	r4, [r2, #24]
 800b658:	42a3      	cmp	r3, r4
 800b65a:	db01      	blt.n	800b660 <__sfputc_r+0x16>
 800b65c:	290a      	cmp	r1, #10
 800b65e:	d103      	bne.n	800b668 <__sfputc_r+0x1e>
 800b660:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b664:	f000 b932 	b.w	800b8cc <__swbuf_r>
 800b668:	6813      	ldr	r3, [r2, #0]
 800b66a:	1c58      	adds	r0, r3, #1
 800b66c:	6010      	str	r0, [r2, #0]
 800b66e:	7019      	strb	r1, [r3, #0]
 800b670:	4608      	mov	r0, r1
 800b672:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b676:	4770      	bx	lr

0800b678 <__sfputs_r>:
 800b678:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b67a:	4606      	mov	r6, r0
 800b67c:	460f      	mov	r7, r1
 800b67e:	4614      	mov	r4, r2
 800b680:	18d5      	adds	r5, r2, r3
 800b682:	42ac      	cmp	r4, r5
 800b684:	d101      	bne.n	800b68a <__sfputs_r+0x12>
 800b686:	2000      	movs	r0, #0
 800b688:	e007      	b.n	800b69a <__sfputs_r+0x22>
 800b68a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b68e:	463a      	mov	r2, r7
 800b690:	4630      	mov	r0, r6
 800b692:	f7ff ffda 	bl	800b64a <__sfputc_r>
 800b696:	1c43      	adds	r3, r0, #1
 800b698:	d1f3      	bne.n	800b682 <__sfputs_r+0xa>
 800b69a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b69c <_vfiprintf_r>:
 800b69c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b6a0:	460d      	mov	r5, r1
 800b6a2:	b09d      	sub	sp, #116	@ 0x74
 800b6a4:	4614      	mov	r4, r2
 800b6a6:	4698      	mov	r8, r3
 800b6a8:	4606      	mov	r6, r0
 800b6aa:	b118      	cbz	r0, 800b6b4 <_vfiprintf_r+0x18>
 800b6ac:	6a03      	ldr	r3, [r0, #32]
 800b6ae:	b90b      	cbnz	r3, 800b6b4 <_vfiprintf_r+0x18>
 800b6b0:	f7fc fe38 	bl	8008324 <__sinit>
 800b6b4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b6b6:	07d9      	lsls	r1, r3, #31
 800b6b8:	d405      	bmi.n	800b6c6 <_vfiprintf_r+0x2a>
 800b6ba:	89ab      	ldrh	r3, [r5, #12]
 800b6bc:	059a      	lsls	r2, r3, #22
 800b6be:	d402      	bmi.n	800b6c6 <_vfiprintf_r+0x2a>
 800b6c0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b6c2:	f7fc ff7e 	bl	80085c2 <__retarget_lock_acquire_recursive>
 800b6c6:	89ab      	ldrh	r3, [r5, #12]
 800b6c8:	071b      	lsls	r3, r3, #28
 800b6ca:	d501      	bpl.n	800b6d0 <_vfiprintf_r+0x34>
 800b6cc:	692b      	ldr	r3, [r5, #16]
 800b6ce:	b99b      	cbnz	r3, 800b6f8 <_vfiprintf_r+0x5c>
 800b6d0:	4629      	mov	r1, r5
 800b6d2:	4630      	mov	r0, r6
 800b6d4:	f000 f938 	bl	800b948 <__swsetup_r>
 800b6d8:	b170      	cbz	r0, 800b6f8 <_vfiprintf_r+0x5c>
 800b6da:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b6dc:	07dc      	lsls	r4, r3, #31
 800b6de:	d504      	bpl.n	800b6ea <_vfiprintf_r+0x4e>
 800b6e0:	f04f 30ff 	mov.w	r0, #4294967295
 800b6e4:	b01d      	add	sp, #116	@ 0x74
 800b6e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b6ea:	89ab      	ldrh	r3, [r5, #12]
 800b6ec:	0598      	lsls	r0, r3, #22
 800b6ee:	d4f7      	bmi.n	800b6e0 <_vfiprintf_r+0x44>
 800b6f0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b6f2:	f7fc ff67 	bl	80085c4 <__retarget_lock_release_recursive>
 800b6f6:	e7f3      	b.n	800b6e0 <_vfiprintf_r+0x44>
 800b6f8:	2300      	movs	r3, #0
 800b6fa:	9309      	str	r3, [sp, #36]	@ 0x24
 800b6fc:	2320      	movs	r3, #32
 800b6fe:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b702:	f8cd 800c 	str.w	r8, [sp, #12]
 800b706:	2330      	movs	r3, #48	@ 0x30
 800b708:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800b8b8 <_vfiprintf_r+0x21c>
 800b70c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b710:	f04f 0901 	mov.w	r9, #1
 800b714:	4623      	mov	r3, r4
 800b716:	469a      	mov	sl, r3
 800b718:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b71c:	b10a      	cbz	r2, 800b722 <_vfiprintf_r+0x86>
 800b71e:	2a25      	cmp	r2, #37	@ 0x25
 800b720:	d1f9      	bne.n	800b716 <_vfiprintf_r+0x7a>
 800b722:	ebba 0b04 	subs.w	fp, sl, r4
 800b726:	d00b      	beq.n	800b740 <_vfiprintf_r+0xa4>
 800b728:	465b      	mov	r3, fp
 800b72a:	4622      	mov	r2, r4
 800b72c:	4629      	mov	r1, r5
 800b72e:	4630      	mov	r0, r6
 800b730:	f7ff ffa2 	bl	800b678 <__sfputs_r>
 800b734:	3001      	adds	r0, #1
 800b736:	f000 80a7 	beq.w	800b888 <_vfiprintf_r+0x1ec>
 800b73a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b73c:	445a      	add	r2, fp
 800b73e:	9209      	str	r2, [sp, #36]	@ 0x24
 800b740:	f89a 3000 	ldrb.w	r3, [sl]
 800b744:	2b00      	cmp	r3, #0
 800b746:	f000 809f 	beq.w	800b888 <_vfiprintf_r+0x1ec>
 800b74a:	2300      	movs	r3, #0
 800b74c:	f04f 32ff 	mov.w	r2, #4294967295
 800b750:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b754:	f10a 0a01 	add.w	sl, sl, #1
 800b758:	9304      	str	r3, [sp, #16]
 800b75a:	9307      	str	r3, [sp, #28]
 800b75c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b760:	931a      	str	r3, [sp, #104]	@ 0x68
 800b762:	4654      	mov	r4, sl
 800b764:	2205      	movs	r2, #5
 800b766:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b76a:	4853      	ldr	r0, [pc, #332]	@ (800b8b8 <_vfiprintf_r+0x21c>)
 800b76c:	f7f4 fd50 	bl	8000210 <memchr>
 800b770:	9a04      	ldr	r2, [sp, #16]
 800b772:	b9d8      	cbnz	r0, 800b7ac <_vfiprintf_r+0x110>
 800b774:	06d1      	lsls	r1, r2, #27
 800b776:	bf44      	itt	mi
 800b778:	2320      	movmi	r3, #32
 800b77a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b77e:	0713      	lsls	r3, r2, #28
 800b780:	bf44      	itt	mi
 800b782:	232b      	movmi	r3, #43	@ 0x2b
 800b784:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b788:	f89a 3000 	ldrb.w	r3, [sl]
 800b78c:	2b2a      	cmp	r3, #42	@ 0x2a
 800b78e:	d015      	beq.n	800b7bc <_vfiprintf_r+0x120>
 800b790:	9a07      	ldr	r2, [sp, #28]
 800b792:	4654      	mov	r4, sl
 800b794:	2000      	movs	r0, #0
 800b796:	f04f 0c0a 	mov.w	ip, #10
 800b79a:	4621      	mov	r1, r4
 800b79c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b7a0:	3b30      	subs	r3, #48	@ 0x30
 800b7a2:	2b09      	cmp	r3, #9
 800b7a4:	d94b      	bls.n	800b83e <_vfiprintf_r+0x1a2>
 800b7a6:	b1b0      	cbz	r0, 800b7d6 <_vfiprintf_r+0x13a>
 800b7a8:	9207      	str	r2, [sp, #28]
 800b7aa:	e014      	b.n	800b7d6 <_vfiprintf_r+0x13a>
 800b7ac:	eba0 0308 	sub.w	r3, r0, r8
 800b7b0:	fa09 f303 	lsl.w	r3, r9, r3
 800b7b4:	4313      	orrs	r3, r2
 800b7b6:	9304      	str	r3, [sp, #16]
 800b7b8:	46a2      	mov	sl, r4
 800b7ba:	e7d2      	b.n	800b762 <_vfiprintf_r+0xc6>
 800b7bc:	9b03      	ldr	r3, [sp, #12]
 800b7be:	1d19      	adds	r1, r3, #4
 800b7c0:	681b      	ldr	r3, [r3, #0]
 800b7c2:	9103      	str	r1, [sp, #12]
 800b7c4:	2b00      	cmp	r3, #0
 800b7c6:	bfbb      	ittet	lt
 800b7c8:	425b      	neglt	r3, r3
 800b7ca:	f042 0202 	orrlt.w	r2, r2, #2
 800b7ce:	9307      	strge	r3, [sp, #28]
 800b7d0:	9307      	strlt	r3, [sp, #28]
 800b7d2:	bfb8      	it	lt
 800b7d4:	9204      	strlt	r2, [sp, #16]
 800b7d6:	7823      	ldrb	r3, [r4, #0]
 800b7d8:	2b2e      	cmp	r3, #46	@ 0x2e
 800b7da:	d10a      	bne.n	800b7f2 <_vfiprintf_r+0x156>
 800b7dc:	7863      	ldrb	r3, [r4, #1]
 800b7de:	2b2a      	cmp	r3, #42	@ 0x2a
 800b7e0:	d132      	bne.n	800b848 <_vfiprintf_r+0x1ac>
 800b7e2:	9b03      	ldr	r3, [sp, #12]
 800b7e4:	1d1a      	adds	r2, r3, #4
 800b7e6:	681b      	ldr	r3, [r3, #0]
 800b7e8:	9203      	str	r2, [sp, #12]
 800b7ea:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b7ee:	3402      	adds	r4, #2
 800b7f0:	9305      	str	r3, [sp, #20]
 800b7f2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b8c8 <_vfiprintf_r+0x22c>
 800b7f6:	7821      	ldrb	r1, [r4, #0]
 800b7f8:	2203      	movs	r2, #3
 800b7fa:	4650      	mov	r0, sl
 800b7fc:	f7f4 fd08 	bl	8000210 <memchr>
 800b800:	b138      	cbz	r0, 800b812 <_vfiprintf_r+0x176>
 800b802:	9b04      	ldr	r3, [sp, #16]
 800b804:	eba0 000a 	sub.w	r0, r0, sl
 800b808:	2240      	movs	r2, #64	@ 0x40
 800b80a:	4082      	lsls	r2, r0
 800b80c:	4313      	orrs	r3, r2
 800b80e:	3401      	adds	r4, #1
 800b810:	9304      	str	r3, [sp, #16]
 800b812:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b816:	4829      	ldr	r0, [pc, #164]	@ (800b8bc <_vfiprintf_r+0x220>)
 800b818:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b81c:	2206      	movs	r2, #6
 800b81e:	f7f4 fcf7 	bl	8000210 <memchr>
 800b822:	2800      	cmp	r0, #0
 800b824:	d03f      	beq.n	800b8a6 <_vfiprintf_r+0x20a>
 800b826:	4b26      	ldr	r3, [pc, #152]	@ (800b8c0 <_vfiprintf_r+0x224>)
 800b828:	bb1b      	cbnz	r3, 800b872 <_vfiprintf_r+0x1d6>
 800b82a:	9b03      	ldr	r3, [sp, #12]
 800b82c:	3307      	adds	r3, #7
 800b82e:	f023 0307 	bic.w	r3, r3, #7
 800b832:	3308      	adds	r3, #8
 800b834:	9303      	str	r3, [sp, #12]
 800b836:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b838:	443b      	add	r3, r7
 800b83a:	9309      	str	r3, [sp, #36]	@ 0x24
 800b83c:	e76a      	b.n	800b714 <_vfiprintf_r+0x78>
 800b83e:	fb0c 3202 	mla	r2, ip, r2, r3
 800b842:	460c      	mov	r4, r1
 800b844:	2001      	movs	r0, #1
 800b846:	e7a8      	b.n	800b79a <_vfiprintf_r+0xfe>
 800b848:	2300      	movs	r3, #0
 800b84a:	3401      	adds	r4, #1
 800b84c:	9305      	str	r3, [sp, #20]
 800b84e:	4619      	mov	r1, r3
 800b850:	f04f 0c0a 	mov.w	ip, #10
 800b854:	4620      	mov	r0, r4
 800b856:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b85a:	3a30      	subs	r2, #48	@ 0x30
 800b85c:	2a09      	cmp	r2, #9
 800b85e:	d903      	bls.n	800b868 <_vfiprintf_r+0x1cc>
 800b860:	2b00      	cmp	r3, #0
 800b862:	d0c6      	beq.n	800b7f2 <_vfiprintf_r+0x156>
 800b864:	9105      	str	r1, [sp, #20]
 800b866:	e7c4      	b.n	800b7f2 <_vfiprintf_r+0x156>
 800b868:	fb0c 2101 	mla	r1, ip, r1, r2
 800b86c:	4604      	mov	r4, r0
 800b86e:	2301      	movs	r3, #1
 800b870:	e7f0      	b.n	800b854 <_vfiprintf_r+0x1b8>
 800b872:	ab03      	add	r3, sp, #12
 800b874:	9300      	str	r3, [sp, #0]
 800b876:	462a      	mov	r2, r5
 800b878:	4b12      	ldr	r3, [pc, #72]	@ (800b8c4 <_vfiprintf_r+0x228>)
 800b87a:	a904      	add	r1, sp, #16
 800b87c:	4630      	mov	r0, r6
 800b87e:	f7fb ff01 	bl	8007684 <_printf_float>
 800b882:	4607      	mov	r7, r0
 800b884:	1c78      	adds	r0, r7, #1
 800b886:	d1d6      	bne.n	800b836 <_vfiprintf_r+0x19a>
 800b888:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b88a:	07d9      	lsls	r1, r3, #31
 800b88c:	d405      	bmi.n	800b89a <_vfiprintf_r+0x1fe>
 800b88e:	89ab      	ldrh	r3, [r5, #12]
 800b890:	059a      	lsls	r2, r3, #22
 800b892:	d402      	bmi.n	800b89a <_vfiprintf_r+0x1fe>
 800b894:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b896:	f7fc fe95 	bl	80085c4 <__retarget_lock_release_recursive>
 800b89a:	89ab      	ldrh	r3, [r5, #12]
 800b89c:	065b      	lsls	r3, r3, #25
 800b89e:	f53f af1f 	bmi.w	800b6e0 <_vfiprintf_r+0x44>
 800b8a2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b8a4:	e71e      	b.n	800b6e4 <_vfiprintf_r+0x48>
 800b8a6:	ab03      	add	r3, sp, #12
 800b8a8:	9300      	str	r3, [sp, #0]
 800b8aa:	462a      	mov	r2, r5
 800b8ac:	4b05      	ldr	r3, [pc, #20]	@ (800b8c4 <_vfiprintf_r+0x228>)
 800b8ae:	a904      	add	r1, sp, #16
 800b8b0:	4630      	mov	r0, r6
 800b8b2:	f7fc f97f 	bl	8007bb4 <_printf_i>
 800b8b6:	e7e4      	b.n	800b882 <_vfiprintf_r+0x1e6>
 800b8b8:	0800bdee 	.word	0x0800bdee
 800b8bc:	0800bdf8 	.word	0x0800bdf8
 800b8c0:	08007685 	.word	0x08007685
 800b8c4:	0800b679 	.word	0x0800b679
 800b8c8:	0800bdf4 	.word	0x0800bdf4

0800b8cc <__swbuf_r>:
 800b8cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b8ce:	460e      	mov	r6, r1
 800b8d0:	4614      	mov	r4, r2
 800b8d2:	4605      	mov	r5, r0
 800b8d4:	b118      	cbz	r0, 800b8de <__swbuf_r+0x12>
 800b8d6:	6a03      	ldr	r3, [r0, #32]
 800b8d8:	b90b      	cbnz	r3, 800b8de <__swbuf_r+0x12>
 800b8da:	f7fc fd23 	bl	8008324 <__sinit>
 800b8de:	69a3      	ldr	r3, [r4, #24]
 800b8e0:	60a3      	str	r3, [r4, #8]
 800b8e2:	89a3      	ldrh	r3, [r4, #12]
 800b8e4:	071a      	lsls	r2, r3, #28
 800b8e6:	d501      	bpl.n	800b8ec <__swbuf_r+0x20>
 800b8e8:	6923      	ldr	r3, [r4, #16]
 800b8ea:	b943      	cbnz	r3, 800b8fe <__swbuf_r+0x32>
 800b8ec:	4621      	mov	r1, r4
 800b8ee:	4628      	mov	r0, r5
 800b8f0:	f000 f82a 	bl	800b948 <__swsetup_r>
 800b8f4:	b118      	cbz	r0, 800b8fe <__swbuf_r+0x32>
 800b8f6:	f04f 37ff 	mov.w	r7, #4294967295
 800b8fa:	4638      	mov	r0, r7
 800b8fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b8fe:	6823      	ldr	r3, [r4, #0]
 800b900:	6922      	ldr	r2, [r4, #16]
 800b902:	1a98      	subs	r0, r3, r2
 800b904:	6963      	ldr	r3, [r4, #20]
 800b906:	b2f6      	uxtb	r6, r6
 800b908:	4283      	cmp	r3, r0
 800b90a:	4637      	mov	r7, r6
 800b90c:	dc05      	bgt.n	800b91a <__swbuf_r+0x4e>
 800b90e:	4621      	mov	r1, r4
 800b910:	4628      	mov	r0, r5
 800b912:	f7ff fa47 	bl	800ada4 <_fflush_r>
 800b916:	2800      	cmp	r0, #0
 800b918:	d1ed      	bne.n	800b8f6 <__swbuf_r+0x2a>
 800b91a:	68a3      	ldr	r3, [r4, #8]
 800b91c:	3b01      	subs	r3, #1
 800b91e:	60a3      	str	r3, [r4, #8]
 800b920:	6823      	ldr	r3, [r4, #0]
 800b922:	1c5a      	adds	r2, r3, #1
 800b924:	6022      	str	r2, [r4, #0]
 800b926:	701e      	strb	r6, [r3, #0]
 800b928:	6962      	ldr	r2, [r4, #20]
 800b92a:	1c43      	adds	r3, r0, #1
 800b92c:	429a      	cmp	r2, r3
 800b92e:	d004      	beq.n	800b93a <__swbuf_r+0x6e>
 800b930:	89a3      	ldrh	r3, [r4, #12]
 800b932:	07db      	lsls	r3, r3, #31
 800b934:	d5e1      	bpl.n	800b8fa <__swbuf_r+0x2e>
 800b936:	2e0a      	cmp	r6, #10
 800b938:	d1df      	bne.n	800b8fa <__swbuf_r+0x2e>
 800b93a:	4621      	mov	r1, r4
 800b93c:	4628      	mov	r0, r5
 800b93e:	f7ff fa31 	bl	800ada4 <_fflush_r>
 800b942:	2800      	cmp	r0, #0
 800b944:	d0d9      	beq.n	800b8fa <__swbuf_r+0x2e>
 800b946:	e7d6      	b.n	800b8f6 <__swbuf_r+0x2a>

0800b948 <__swsetup_r>:
 800b948:	b538      	push	{r3, r4, r5, lr}
 800b94a:	4b29      	ldr	r3, [pc, #164]	@ (800b9f0 <__swsetup_r+0xa8>)
 800b94c:	4605      	mov	r5, r0
 800b94e:	6818      	ldr	r0, [r3, #0]
 800b950:	460c      	mov	r4, r1
 800b952:	b118      	cbz	r0, 800b95c <__swsetup_r+0x14>
 800b954:	6a03      	ldr	r3, [r0, #32]
 800b956:	b90b      	cbnz	r3, 800b95c <__swsetup_r+0x14>
 800b958:	f7fc fce4 	bl	8008324 <__sinit>
 800b95c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b960:	0719      	lsls	r1, r3, #28
 800b962:	d422      	bmi.n	800b9aa <__swsetup_r+0x62>
 800b964:	06da      	lsls	r2, r3, #27
 800b966:	d407      	bmi.n	800b978 <__swsetup_r+0x30>
 800b968:	2209      	movs	r2, #9
 800b96a:	602a      	str	r2, [r5, #0]
 800b96c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b970:	81a3      	strh	r3, [r4, #12]
 800b972:	f04f 30ff 	mov.w	r0, #4294967295
 800b976:	e033      	b.n	800b9e0 <__swsetup_r+0x98>
 800b978:	0758      	lsls	r0, r3, #29
 800b97a:	d512      	bpl.n	800b9a2 <__swsetup_r+0x5a>
 800b97c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b97e:	b141      	cbz	r1, 800b992 <__swsetup_r+0x4a>
 800b980:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b984:	4299      	cmp	r1, r3
 800b986:	d002      	beq.n	800b98e <__swsetup_r+0x46>
 800b988:	4628      	mov	r0, r5
 800b98a:	f7fd fc7d 	bl	8009288 <_free_r>
 800b98e:	2300      	movs	r3, #0
 800b990:	6363      	str	r3, [r4, #52]	@ 0x34
 800b992:	89a3      	ldrh	r3, [r4, #12]
 800b994:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800b998:	81a3      	strh	r3, [r4, #12]
 800b99a:	2300      	movs	r3, #0
 800b99c:	6063      	str	r3, [r4, #4]
 800b99e:	6923      	ldr	r3, [r4, #16]
 800b9a0:	6023      	str	r3, [r4, #0]
 800b9a2:	89a3      	ldrh	r3, [r4, #12]
 800b9a4:	f043 0308 	orr.w	r3, r3, #8
 800b9a8:	81a3      	strh	r3, [r4, #12]
 800b9aa:	6923      	ldr	r3, [r4, #16]
 800b9ac:	b94b      	cbnz	r3, 800b9c2 <__swsetup_r+0x7a>
 800b9ae:	89a3      	ldrh	r3, [r4, #12]
 800b9b0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800b9b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b9b8:	d003      	beq.n	800b9c2 <__swsetup_r+0x7a>
 800b9ba:	4621      	mov	r1, r4
 800b9bc:	4628      	mov	r0, r5
 800b9be:	f000 f883 	bl	800bac8 <__smakebuf_r>
 800b9c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b9c6:	f013 0201 	ands.w	r2, r3, #1
 800b9ca:	d00a      	beq.n	800b9e2 <__swsetup_r+0x9a>
 800b9cc:	2200      	movs	r2, #0
 800b9ce:	60a2      	str	r2, [r4, #8]
 800b9d0:	6962      	ldr	r2, [r4, #20]
 800b9d2:	4252      	negs	r2, r2
 800b9d4:	61a2      	str	r2, [r4, #24]
 800b9d6:	6922      	ldr	r2, [r4, #16]
 800b9d8:	b942      	cbnz	r2, 800b9ec <__swsetup_r+0xa4>
 800b9da:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b9de:	d1c5      	bne.n	800b96c <__swsetup_r+0x24>
 800b9e0:	bd38      	pop	{r3, r4, r5, pc}
 800b9e2:	0799      	lsls	r1, r3, #30
 800b9e4:	bf58      	it	pl
 800b9e6:	6962      	ldrpl	r2, [r4, #20]
 800b9e8:	60a2      	str	r2, [r4, #8]
 800b9ea:	e7f4      	b.n	800b9d6 <__swsetup_r+0x8e>
 800b9ec:	2000      	movs	r0, #0
 800b9ee:	e7f7      	b.n	800b9e0 <__swsetup_r+0x98>
 800b9f0:	2000004c 	.word	0x2000004c

0800b9f4 <_raise_r>:
 800b9f4:	291f      	cmp	r1, #31
 800b9f6:	b538      	push	{r3, r4, r5, lr}
 800b9f8:	4605      	mov	r5, r0
 800b9fa:	460c      	mov	r4, r1
 800b9fc:	d904      	bls.n	800ba08 <_raise_r+0x14>
 800b9fe:	2316      	movs	r3, #22
 800ba00:	6003      	str	r3, [r0, #0]
 800ba02:	f04f 30ff 	mov.w	r0, #4294967295
 800ba06:	bd38      	pop	{r3, r4, r5, pc}
 800ba08:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800ba0a:	b112      	cbz	r2, 800ba12 <_raise_r+0x1e>
 800ba0c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ba10:	b94b      	cbnz	r3, 800ba26 <_raise_r+0x32>
 800ba12:	4628      	mov	r0, r5
 800ba14:	f000 f830 	bl	800ba78 <_getpid_r>
 800ba18:	4622      	mov	r2, r4
 800ba1a:	4601      	mov	r1, r0
 800ba1c:	4628      	mov	r0, r5
 800ba1e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ba22:	f000 b817 	b.w	800ba54 <_kill_r>
 800ba26:	2b01      	cmp	r3, #1
 800ba28:	d00a      	beq.n	800ba40 <_raise_r+0x4c>
 800ba2a:	1c59      	adds	r1, r3, #1
 800ba2c:	d103      	bne.n	800ba36 <_raise_r+0x42>
 800ba2e:	2316      	movs	r3, #22
 800ba30:	6003      	str	r3, [r0, #0]
 800ba32:	2001      	movs	r0, #1
 800ba34:	e7e7      	b.n	800ba06 <_raise_r+0x12>
 800ba36:	2100      	movs	r1, #0
 800ba38:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800ba3c:	4620      	mov	r0, r4
 800ba3e:	4798      	blx	r3
 800ba40:	2000      	movs	r0, #0
 800ba42:	e7e0      	b.n	800ba06 <_raise_r+0x12>

0800ba44 <raise>:
 800ba44:	4b02      	ldr	r3, [pc, #8]	@ (800ba50 <raise+0xc>)
 800ba46:	4601      	mov	r1, r0
 800ba48:	6818      	ldr	r0, [r3, #0]
 800ba4a:	f7ff bfd3 	b.w	800b9f4 <_raise_r>
 800ba4e:	bf00      	nop
 800ba50:	2000004c 	.word	0x2000004c

0800ba54 <_kill_r>:
 800ba54:	b538      	push	{r3, r4, r5, lr}
 800ba56:	4d07      	ldr	r5, [pc, #28]	@ (800ba74 <_kill_r+0x20>)
 800ba58:	2300      	movs	r3, #0
 800ba5a:	4604      	mov	r4, r0
 800ba5c:	4608      	mov	r0, r1
 800ba5e:	4611      	mov	r1, r2
 800ba60:	602b      	str	r3, [r5, #0]
 800ba62:	f7f6 f8dd 	bl	8001c20 <_kill>
 800ba66:	1c43      	adds	r3, r0, #1
 800ba68:	d102      	bne.n	800ba70 <_kill_r+0x1c>
 800ba6a:	682b      	ldr	r3, [r5, #0]
 800ba6c:	b103      	cbz	r3, 800ba70 <_kill_r+0x1c>
 800ba6e:	6023      	str	r3, [r4, #0]
 800ba70:	bd38      	pop	{r3, r4, r5, pc}
 800ba72:	bf00      	nop
 800ba74:	20000598 	.word	0x20000598

0800ba78 <_getpid_r>:
 800ba78:	f7f6 b8ca 	b.w	8001c10 <_getpid>

0800ba7c <__swhatbuf_r>:
 800ba7c:	b570      	push	{r4, r5, r6, lr}
 800ba7e:	460c      	mov	r4, r1
 800ba80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ba84:	2900      	cmp	r1, #0
 800ba86:	b096      	sub	sp, #88	@ 0x58
 800ba88:	4615      	mov	r5, r2
 800ba8a:	461e      	mov	r6, r3
 800ba8c:	da0d      	bge.n	800baaa <__swhatbuf_r+0x2e>
 800ba8e:	89a3      	ldrh	r3, [r4, #12]
 800ba90:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800ba94:	f04f 0100 	mov.w	r1, #0
 800ba98:	bf14      	ite	ne
 800ba9a:	2340      	movne	r3, #64	@ 0x40
 800ba9c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800baa0:	2000      	movs	r0, #0
 800baa2:	6031      	str	r1, [r6, #0]
 800baa4:	602b      	str	r3, [r5, #0]
 800baa6:	b016      	add	sp, #88	@ 0x58
 800baa8:	bd70      	pop	{r4, r5, r6, pc}
 800baaa:	466a      	mov	r2, sp
 800baac:	f000 f848 	bl	800bb40 <_fstat_r>
 800bab0:	2800      	cmp	r0, #0
 800bab2:	dbec      	blt.n	800ba8e <__swhatbuf_r+0x12>
 800bab4:	9901      	ldr	r1, [sp, #4]
 800bab6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800baba:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800babe:	4259      	negs	r1, r3
 800bac0:	4159      	adcs	r1, r3
 800bac2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800bac6:	e7eb      	b.n	800baa0 <__swhatbuf_r+0x24>

0800bac8 <__smakebuf_r>:
 800bac8:	898b      	ldrh	r3, [r1, #12]
 800baca:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bacc:	079d      	lsls	r5, r3, #30
 800bace:	4606      	mov	r6, r0
 800bad0:	460c      	mov	r4, r1
 800bad2:	d507      	bpl.n	800bae4 <__smakebuf_r+0x1c>
 800bad4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800bad8:	6023      	str	r3, [r4, #0]
 800bada:	6123      	str	r3, [r4, #16]
 800badc:	2301      	movs	r3, #1
 800bade:	6163      	str	r3, [r4, #20]
 800bae0:	b003      	add	sp, #12
 800bae2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bae4:	ab01      	add	r3, sp, #4
 800bae6:	466a      	mov	r2, sp
 800bae8:	f7ff ffc8 	bl	800ba7c <__swhatbuf_r>
 800baec:	9f00      	ldr	r7, [sp, #0]
 800baee:	4605      	mov	r5, r0
 800baf0:	4639      	mov	r1, r7
 800baf2:	4630      	mov	r0, r6
 800baf4:	f7fd fc3c 	bl	8009370 <_malloc_r>
 800baf8:	b948      	cbnz	r0, 800bb0e <__smakebuf_r+0x46>
 800bafa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bafe:	059a      	lsls	r2, r3, #22
 800bb00:	d4ee      	bmi.n	800bae0 <__smakebuf_r+0x18>
 800bb02:	f023 0303 	bic.w	r3, r3, #3
 800bb06:	f043 0302 	orr.w	r3, r3, #2
 800bb0a:	81a3      	strh	r3, [r4, #12]
 800bb0c:	e7e2      	b.n	800bad4 <__smakebuf_r+0xc>
 800bb0e:	89a3      	ldrh	r3, [r4, #12]
 800bb10:	6020      	str	r0, [r4, #0]
 800bb12:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bb16:	81a3      	strh	r3, [r4, #12]
 800bb18:	9b01      	ldr	r3, [sp, #4]
 800bb1a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800bb1e:	b15b      	cbz	r3, 800bb38 <__smakebuf_r+0x70>
 800bb20:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bb24:	4630      	mov	r0, r6
 800bb26:	f000 f81d 	bl	800bb64 <_isatty_r>
 800bb2a:	b128      	cbz	r0, 800bb38 <__smakebuf_r+0x70>
 800bb2c:	89a3      	ldrh	r3, [r4, #12]
 800bb2e:	f023 0303 	bic.w	r3, r3, #3
 800bb32:	f043 0301 	orr.w	r3, r3, #1
 800bb36:	81a3      	strh	r3, [r4, #12]
 800bb38:	89a3      	ldrh	r3, [r4, #12]
 800bb3a:	431d      	orrs	r5, r3
 800bb3c:	81a5      	strh	r5, [r4, #12]
 800bb3e:	e7cf      	b.n	800bae0 <__smakebuf_r+0x18>

0800bb40 <_fstat_r>:
 800bb40:	b538      	push	{r3, r4, r5, lr}
 800bb42:	4d07      	ldr	r5, [pc, #28]	@ (800bb60 <_fstat_r+0x20>)
 800bb44:	2300      	movs	r3, #0
 800bb46:	4604      	mov	r4, r0
 800bb48:	4608      	mov	r0, r1
 800bb4a:	4611      	mov	r1, r2
 800bb4c:	602b      	str	r3, [r5, #0]
 800bb4e:	f7f6 f8c7 	bl	8001ce0 <_fstat>
 800bb52:	1c43      	adds	r3, r0, #1
 800bb54:	d102      	bne.n	800bb5c <_fstat_r+0x1c>
 800bb56:	682b      	ldr	r3, [r5, #0]
 800bb58:	b103      	cbz	r3, 800bb5c <_fstat_r+0x1c>
 800bb5a:	6023      	str	r3, [r4, #0]
 800bb5c:	bd38      	pop	{r3, r4, r5, pc}
 800bb5e:	bf00      	nop
 800bb60:	20000598 	.word	0x20000598

0800bb64 <_isatty_r>:
 800bb64:	b538      	push	{r3, r4, r5, lr}
 800bb66:	4d06      	ldr	r5, [pc, #24]	@ (800bb80 <_isatty_r+0x1c>)
 800bb68:	2300      	movs	r3, #0
 800bb6a:	4604      	mov	r4, r0
 800bb6c:	4608      	mov	r0, r1
 800bb6e:	602b      	str	r3, [r5, #0]
 800bb70:	f7f6 f8c6 	bl	8001d00 <_isatty>
 800bb74:	1c43      	adds	r3, r0, #1
 800bb76:	d102      	bne.n	800bb7e <_isatty_r+0x1a>
 800bb78:	682b      	ldr	r3, [r5, #0]
 800bb7a:	b103      	cbz	r3, 800bb7e <_isatty_r+0x1a>
 800bb7c:	6023      	str	r3, [r4, #0]
 800bb7e:	bd38      	pop	{r3, r4, r5, pc}
 800bb80:	20000598 	.word	0x20000598

0800bb84 <_init>:
 800bb84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bb86:	bf00      	nop
 800bb88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bb8a:	bc08      	pop	{r3}
 800bb8c:	469e      	mov	lr, r3
 800bb8e:	4770      	bx	lr

0800bb90 <_fini>:
 800bb90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bb92:	bf00      	nop
 800bb94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bb96:	bc08      	pop	{r3}
 800bb98:	469e      	mov	lr, r3
 800bb9a:	4770      	bx	lr
