<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="HRY302-Phase02.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALU.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DECSTAGE.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="DECSTAGE.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="DECSTAGE.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="EXSTAGE.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="EXSTAGE.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="EXSTAGE.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="IFSTAGE.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="IFSTAGE.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="IFSTAGE.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="IFSTAGE.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="IFSTAGE.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="IFSTAGE.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="IFSTAGE_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="IFSTAGE_TB_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="IFSTAGE_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="IFSTAGE_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="IFSTAGE_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="IFSTAGE_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Ifstage_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Ifstage_test_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Imm_Add_TestBench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Imm_Add_TestBench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MEMSTAGE.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MEMSTAGE.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MEMSTAGE.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MEMSTAGE_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MEMSTAGE_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Mux2to1.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Mux2to1.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Mux2to1.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Mux2x1_5Bits.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Mux2x1_5Bits.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Mux2x1_5Bits.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RAM.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="RAM.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="RAM.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RAM_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RF.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="RF.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="RF.xst"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="addition_module.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="addition_module.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="addition_module.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="addition_module_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cloud.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="cloud.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="cloud.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="cloud_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cloud_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="dec_encoder.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="dec_encoder.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="dec_encoder.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="decstage_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="decstage_test_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="exstage_testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="exstage_testbench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mem_testbench_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mem_testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="mem_testbench_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mem_testbench_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="plus4_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="plus4_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="plus4module.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="plus4module.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="plus4module.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="plus4module_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ram_testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ram_testbench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1648720909" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1648720909">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1649463434" xil_pn:in_ck="370485551095561419" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1649463434">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="Array_Variable.vhd"/>
      <outfile xil_pn:name="DECSTAGE.vhd"/>
      <outfile xil_pn:name="Decoder5to32.vhd"/>
      <outfile xil_pn:name="EXSTAGE.vhd"/>
      <outfile xil_pn:name="IFSTAGE.vhd"/>
      <outfile xil_pn:name="IFSTAGE_TB.vhd"/>
      <outfile xil_pn:name="Imm_Add_TestBench.vhd"/>
      <outfile xil_pn:name="MEMSTAGE.vhd"/>
      <outfile xil_pn:name="Mux2to1.vhd"/>
      <outfile xil_pn:name="Mux2x1_5Bits.vhd"/>
      <outfile xil_pn:name="Mux32to1.vhd"/>
      <outfile xil_pn:name="RAM.vhd"/>
      <outfile xil_pn:name="RF.vhd"/>
      <outfile xil_pn:name="Register32Bit.vhd"/>
      <outfile xil_pn:name="addition_module.vhd"/>
      <outfile xil_pn:name="cloud.vhd"/>
      <outfile xil_pn:name="cloud_test.vhd"/>
      <outfile xil_pn:name="dec_encoder.vhd"/>
      <outfile xil_pn:name="decstage_test.vhd"/>
      <outfile xil_pn:name="exstage_testbench.vhd"/>
      <outfile xil_pn:name="mem_testbench.vhd"/>
      <outfile xil_pn:name="plus4_test.vhd"/>
      <outfile xil_pn:name="plus4module.vhd"/>
      <outfile xil_pn:name="ram_testbench.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1649463031" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7000816497039680332" xil_pn:start_ts="1649463031">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1649463031" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-3323899441335013450" xil_pn:start_ts="1649463031">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1648720909" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-4321693440109481166" xil_pn:start_ts="1648720909">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1649463441" xil_pn:in_ck="370485551095561419" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1649463441">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="Array_Variable.vhd"/>
      <outfile xil_pn:name="DECSTAGE.vhd"/>
      <outfile xil_pn:name="Decoder5to32.vhd"/>
      <outfile xil_pn:name="EXSTAGE.vhd"/>
      <outfile xil_pn:name="IFSTAGE.vhd"/>
      <outfile xil_pn:name="IFSTAGE_TB.vhd"/>
      <outfile xil_pn:name="Imm_Add_TestBench.vhd"/>
      <outfile xil_pn:name="MEMSTAGE.vhd"/>
      <outfile xil_pn:name="Mux2to1.vhd"/>
      <outfile xil_pn:name="Mux2x1_5Bits.vhd"/>
      <outfile xil_pn:name="Mux32to1.vhd"/>
      <outfile xil_pn:name="RAM.vhd"/>
      <outfile xil_pn:name="RF.vhd"/>
      <outfile xil_pn:name="Register32Bit.vhd"/>
      <outfile xil_pn:name="addition_module.vhd"/>
      <outfile xil_pn:name="cloud.vhd"/>
      <outfile xil_pn:name="cloud_test.vhd"/>
      <outfile xil_pn:name="dec_encoder.vhd"/>
      <outfile xil_pn:name="decstage_test.vhd"/>
      <outfile xil_pn:name="exstage_testbench.vhd"/>
      <outfile xil_pn:name="mem_testbench.vhd"/>
      <outfile xil_pn:name="plus4_test.vhd"/>
      <outfile xil_pn:name="plus4module.vhd"/>
      <outfile xil_pn:name="ram_testbench.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1649463446" xil_pn:in_ck="370485551095561419" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="6511313619314747978" xil_pn:start_ts="1649463441">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="mem_testbench_beh.prj"/>
      <outfile xil_pn:name="mem_testbench_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1649463446" xil_pn:in_ck="-4457779452680073672" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-8293708596490080903" xil_pn:start_ts="1649463446">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="mem_testbench_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1648685584" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1648685584">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1648685584" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3631403541320010760" xil_pn:start_ts="1648685584">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1648685584" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-4321693440109481166" xil_pn:start_ts="1648685584">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1648685584" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1648685584">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1648685584" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-7763665788435924602" xil_pn:start_ts="1648685584">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1648685584" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1648685584">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1648685584" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8536157661447655300" xil_pn:start_ts="1648685584">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1648685588" xil_pn:in_ck="-4631426322593919621" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="516423308905853059" xil_pn:start_ts="1648685584">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="IFSTAGE.lso"/>
      <outfile xil_pn:name="IFSTAGE.prj"/>
      <outfile xil_pn:name="IFSTAGE.syr"/>
      <outfile xil_pn:name="IFSTAGE.xst"/>
      <outfile xil_pn:name="IFSTAGE_vhdl.prj"/>
      <outfile xil_pn:name="IFSTAGE_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:name="TRAN_postSynthesisSimModel">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="NotReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
  </transforms>

</generated_project>
