// Programs
0;CONFIG0.RES0.INSTANCE0;CONTROLADOR;

// Variables
0;FB;CONFIG0.RES0.INSTANCE0;CONFIG0.RES0.INSTANCE0;CONTROLADOR;;
1;VAR;CONFIG0.RES0.INSTANCE0.SP;CONFIG0.RES0.INSTANCE0.SP;UINT;UINT;
2;VAR;CONFIG0.RES0.INSTANCE0.PV;CONFIG0.RES0.INSTANCE0.PV;UINT;UINT;
3;VAR;CONFIG0.RES0.INSTANCE0.KP;CONFIG0.RES0.INSTANCE0.KP;UINT;UINT;
4;VAR;CONFIG0.RES0.INSTANCE0.TR;CONFIG0.RES0.INSTANCE0.TR;UINT;UINT;
5;VAR;CONFIG0.RES0.INSTANCE0.R1;CONFIG0.RES0.INSTANCE0.R1;BOOL;BOOL;
6;VAR;CONFIG0.RES0.INSTANCE0.CV;CONFIG0.RES0.INSTANCE0.CV;UINT;UINT;
7;VAR;CONFIG0.RES0.INSTANCE0.STATE;CONFIG0.RES0.INSTANCE0.STATE;BOOL;BOOL;
8;FB;CONFIG0.RES0.INSTANCE0.INTEGRAL0;CONFIG0.RES0.INSTANCE0.INTEGRAL0;INTEGRAL;;
9;VAR;CONFIG0.RES0.INSTANCE0.INTEGRAL0.EN;CONFIG0.RES0.INSTANCE0.INTEGRAL0.EN;BOOL;BOOL;
10;VAR;CONFIG0.RES0.INSTANCE0.INTEGRAL0.ENO;CONFIG0.RES0.INSTANCE0.INTEGRAL0.ENO;BOOL;BOOL;
11;VAR;CONFIG0.RES0.INSTANCE0.INTEGRAL0.RUN;CONFIG0.RES0.INSTANCE0.INTEGRAL0.RUN;BOOL;BOOL;
12;VAR;CONFIG0.RES0.INSTANCE0.INTEGRAL0.R1;CONFIG0.RES0.INSTANCE0.INTEGRAL0.R1;BOOL;BOOL;
13;VAR;CONFIG0.RES0.INSTANCE0.INTEGRAL0.XIN;CONFIG0.RES0.INSTANCE0.INTEGRAL0.XIN;REAL;REAL;
14;VAR;CONFIG0.RES0.INSTANCE0.INTEGRAL0.X0;CONFIG0.RES0.INSTANCE0.INTEGRAL0.X0;REAL;REAL;
15;VAR;CONFIG0.RES0.INSTANCE0.INTEGRAL0.CYCLE;CONFIG0.RES0.INSTANCE0.INTEGRAL0.CYCLE;TIME;TIME;
16;VAR;CONFIG0.RES0.INSTANCE0.INTEGRAL0.Q;CONFIG0.RES0.INSTANCE0.INTEGRAL0.Q;BOOL;BOOL;
17;VAR;CONFIG0.RES0.INSTANCE0.INTEGRAL0.XOUT;CONFIG0.RES0.INSTANCE0.INTEGRAL0.XOUT;REAL;REAL;
18;VAR;CONFIG0.RES0.INSTANCE0.ITERM;CONFIG0.RES0.INSTANCE0.ITERM;REAL;REAL;
19;VAR;CONFIG0.RES0.INSTANCE0.CYCLE;CONFIG0.RES0.INSTANCE0.CYCLE;REAL;REAL;
20;VAR;CONFIG0.RES0.INSTANCE0.ERROR;CONFIG0.RES0.INSTANCE0.ERROR;REAL;REAL;
21;VAR;CONFIG0.RES0.INSTANCE0.OUTMAX;CONFIG0.RES0.INSTANCE0.OUTMAX;REAL;REAL;
22;VAR;CONFIG0.RES0.INSTANCE0.OUTMIN;CONFIG0.RES0.INSTANCE0.OUTMIN;REAL;REAL;
23;VAR;CONFIG0.RES0.INSTANCE0._TMP_UINT_TO_REAL17_OUT;CONFIG0.RES0.INSTANCE0._TMP_UINT_TO_REAL17_OUT;REAL;REAL;
24;VAR;CONFIG0.RES0.INSTANCE0._TMP_UINT_TO_REAL41_OUT;CONFIG0.RES0.INSTANCE0._TMP_UINT_TO_REAL41_OUT;REAL;REAL;
25;VAR;CONFIG0.RES0.INSTANCE0._TMP_DIV28_OUT;CONFIG0.RES0.INSTANCE0._TMP_DIV28_OUT;REAL;REAL;
26;VAR;CONFIG0.RES0.INSTANCE0._TMP_DIV27_OUT;CONFIG0.RES0.INSTANCE0._TMP_DIV27_OUT;REAL;REAL;
27;VAR;CONFIG0.RES0.INSTANCE0._TMP_ADD26_OUT;CONFIG0.RES0.INSTANCE0._TMP_ADD26_OUT;REAL;REAL;
28;VAR;CONFIG0.RES0.INSTANCE0._TMP_UINT_TO_REAL13_OUT;CONFIG0.RES0.INSTANCE0._TMP_UINT_TO_REAL13_OUT;REAL;REAL;
29;VAR;CONFIG0.RES0.INSTANCE0._TMP_UINT_TO_REAL25_OUT;CONFIG0.RES0.INSTANCE0._TMP_UINT_TO_REAL25_OUT;REAL;REAL;
30;VAR;CONFIG0.RES0.INSTANCE0._TMP_DIV10_OUT;CONFIG0.RES0.INSTANCE0._TMP_DIV10_OUT;REAL;REAL;
31;VAR;CONFIG0.RES0.INSTANCE0._TMP_MUL6_OUT;CONFIG0.RES0.INSTANCE0._TMP_MUL6_OUT;REAL;REAL;
32;VAR;CONFIG0.RES0.INSTANCE0._TMP_LIMIT36_OUT;CONFIG0.RES0.INSTANCE0._TMP_LIMIT36_OUT;REAL;REAL;
33;VAR;CONFIG0.RES0.INSTANCE0._TMP_EQ39_OUT;CONFIG0.RES0.INSTANCE0._TMP_EQ39_OUT;BOOL;BOOL;
34;VAR;CONFIG0.RES0.INSTANCE0._TMP_SEL34_OUT;CONFIG0.RES0.INSTANCE0._TMP_SEL34_OUT;REAL;REAL;
35;VAR;CONFIG0.RES0.INSTANCE0._TMP_UINT_TO_REAL14_OUT;CONFIG0.RES0.INSTANCE0._TMP_UINT_TO_REAL14_OUT;REAL;REAL;
36;VAR;CONFIG0.RES0.INSTANCE0._TMP_UINT_TO_REAL20_OUT;CONFIG0.RES0.INSTANCE0._TMP_UINT_TO_REAL20_OUT;REAL;REAL;
37;VAR;CONFIG0.RES0.INSTANCE0._TMP_DIV18_OUT;CONFIG0.RES0.INSTANCE0._TMP_DIV18_OUT;REAL;REAL;
38;VAR;CONFIG0.RES0.INSTANCE0._TMP_REAL_TO_TIME16_OUT;CONFIG0.RES0.INSTANCE0._TMP_REAL_TO_TIME16_OUT;TIME;TIME;
39;VAR;CONFIG0.RES0.INSTANCE0._TMP_REAL_TO_UINT30_OUT;CONFIG0.RES0.INSTANCE0._TMP_REAL_TO_UINT30_OUT;UINT;UINT;
40;VAR;CONFIG0.RES0.INSTANCE0._TMP_SEL4_OUT;CONFIG0.RES0.INSTANCE0._TMP_SEL4_OUT;UINT;UINT;
41;VAR;CONFIG0.RES0.INSTANCE0._TMP_UINT_TO_REAL12_OUT;CONFIG0.RES0.INSTANCE0._TMP_UINT_TO_REAL12_OUT;REAL;REAL;
42;VAR;CONFIG0.RES0.INSTANCE0._TMP_UINT_TO_REAL5_OUT;CONFIG0.RES0.INSTANCE0._TMP_UINT_TO_REAL5_OUT;REAL;REAL;
43;VAR;CONFIG0.RES0.INSTANCE0._TMP_SUB9_OUT;CONFIG0.RES0.INSTANCE0._TMP_SUB9_OUT;REAL;REAL;


// Ticktime
20000000
