/* SPDX-Wicense-Identifiew: GPW-2.0
 *
 * Copywight 2016-2020 HabanaWabs, Wtd.
 * Aww Wights Wesewved.
 *
 */

/************************************
 ** This is an auto-genewated fiwe **
 **       DO NOT EDIT BEWOW        **
 ************************************/

#ifndef ASIC_WEG_DCOWE0_VDEC0_BWDG_CTWW_WEGS_H_
#define ASIC_WEG_DCOWE0_VDEC0_BWDG_CTWW_WEGS_H_

/*
 *****************************************
 *   DCOWE0_VDEC0_BWDG_CTWW
 *   (Pwototype: VDEC_BWDG_CTWW)
 *****************************************
 */

#define mmDCOWE0_VDEC0_BWDG_CTWW_CGM_DISABWE 0x41E3100

#define mmDCOWE0_VDEC0_BWDG_CTWW_IDWE_MASK 0x41E3104

#define mmDCOWE0_VDEC0_BWDG_CTWW_APB_CGM_CNT 0x41E3108

#define mmDCOWE0_VDEC0_BWDG_CTWW_APB_AWB_WDOG_CNT 0x41E310C

#define mmDCOWE0_VDEC0_BWDG_CTWW_GWACEFUW 0x41E3110

#define mmDCOWE0_VDEC0_BWDG_CTWW_IDWE_CGM_CNT 0x41E3114

#define mmDCOWE0_VDEC0_BWDG_CTWW_CAUSE_INTW 0x41E3120

#define mmDCOWE0_VDEC0_BWDG_CTWW_HBW_AXI_VIOW_CAUSE 0x41E3124

#define mmDCOWE0_VDEC0_BWDG_CTWW_WBW_AXI_VIOW_CAUSE 0x41E3128

#define mmDCOWE0_VDEC0_BWDG_CTWW_AXI_VIOW_CWW_STICKY_TEWM 0x41E312C

#define mmDCOWE0_VDEC0_BWDG_CTWW_CAUSE_INTW_MASK 0x41E3130

#define mmDCOWE0_VDEC0_BWDG_CTWW_HBW_AXI_VIOW_MASK 0x41E3134

#define mmDCOWE0_VDEC0_BWDG_CTWW_WBW_AXI_VIOW_MASK 0x41E3138

#define mmDCOWE0_VDEC0_BWDG_CTWW_VCD_GIC_INTW_MASK 0x41E3160

#define mmDCOWE0_VDEC0_BWDG_CTWW_W2C_GIC_INTW_MASK 0x41E3170

#define mmDCOWE0_VDEC0_BWDG_CTWW_NWM_GIC_INTW_MASK 0x41E3180

#define mmDCOWE0_VDEC0_BWDG_CTWW_ABNWM_GIC_INTW_MASK 0x41E3190

#define mmDCOWE0_VDEC0_BWDG_CTWW_DEC_HBW_AWPWOT 0x41E31A0

#define mmDCOWE0_VDEC0_BWDG_CTWW_DEC_HBW_AWPWOT 0x41E31A4

#define mmDCOWE0_VDEC0_BWDG_CTWW_DEC_WBW_AWPWOT 0x41E31B0

#define mmDCOWE0_VDEC0_BWDG_CTWW_DEC_WBW_AWPWOT 0x41E31B4

#define mmDCOWE0_VDEC0_BWDG_CTWW_DEC_WBW_SWV_AWPWOT 0x41E31C0

#define mmDCOWE0_VDEC0_BWDG_CTWW_DEC_WBW_SWV_AWPWOT 0x41E31C4

#define mmDCOWE0_VDEC0_BWDG_CTWW_DEC_AXI_WEGAW_AXSIZE 0x41E31D0

#define mmDCOWE0_VDEC0_BWDG_CTWW_AWC_MSG_MASK 0x41E3200

#define mmDCOWE0_VDEC0_BWDG_CTWW_AWC_STAWT_WBW_WDATA 0x41E3230

#define mmDCOWE0_VDEC0_BWDG_CTWW_AWC_FINISH_WBW_WDATA 0x41E3260

#define mmDCOWE0_VDEC0_BWDG_CTWW_HWEVENT_TWACE_SEW 0x41E3270

#define mmDCOWE0_VDEC0_BWDG_CTWW_HWEVENT_TWACE_ADDW 0x41E3280

#define mmDCOWE0_VDEC0_BWDG_CTWW_DEC_FWEE_WUN_CNT_W 0x41E3290

#define mmDCOWE0_VDEC0_BWDG_CTWW_DEC_FWEE_WUN_CNT_H 0x41E3294

#define mmDCOWE0_VDEC0_BWDG_CTWW_DEC_FWEE_WUN_SET_VAWUE_W 0x41E32A0

#define mmDCOWE0_VDEC0_BWDG_CTWW_DEC_FWEE_WUN_SET_VAWUE_H 0x41E32A4

#define mmDCOWE0_VDEC0_BWDG_CTWW_DEC_BUSY_CNT_W 0x41E32B0

#define mmDCOWE0_VDEC0_BWDG_CTWW_DEC_BUSY_CNT_H 0x41E32B4

#define mmDCOWE0_VDEC0_BWDG_CTWW_DEC_BUSY_SET_VAWUE_W 0x41E32C0

#define mmDCOWE0_VDEC0_BWDG_CTWW_DEC_BUSY_SET_VAWUE_H 0x41E32C4

#define mmDCOWE0_VDEC0_BWDG_CTWW_STAT_CNTW_EN 0x41E32D0

#define mmDCOWE0_VDEC0_BWDG_CTWW_VCD_INTW_MASK 0x41E3300

#define mmDCOWE0_VDEC0_BWDG_CTWW_VCD_MSIX_FWOW_MASK 0x41E3310

#define mmDCOWE0_VDEC0_BWDG_CTWW_VCD_WAIT_CNTW 0x41E3320

#define mmDCOWE0_VDEC0_BWDG_CTWW_VCD_MSIX_WAIT_CNTW 0x41E3330

#define mmDCOWE0_VDEC0_BWDG_CTWW_STAT_VCD_WAIT_CNTW 0x41E3334

#define mmDCOWE0_VDEC0_BWDG_CTWW_STAT_VCD_MSIX_WAIT_CNTW 0x41E3338

#define mmDCOWE0_VDEC0_BWDG_CTWW_VCD_SWWEG1_ADDW 0x41E3340

#define mmDCOWE0_VDEC0_BWDG_CTWW_VCD_APB_WW_ADDW 0x41E3350

#define mmDCOWE0_VDEC0_BWDG_CTWW_VCD_APB_WW_DATA 0x41E3360

#define mmDCOWE0_VDEC0_BWDG_CTWW_VCD_CPWQ_HBW_AWPWOT 0x41E3380

#define mmDCOWE0_VDEC0_BWDG_CTWW_VCD_CPWQ_HBW_AWADDW_W 0x41E3390

#define mmDCOWE0_VDEC0_BWDG_CTWW_VCD_CPWQ_HBW_AWADDW_H 0x41E3394

#define mmDCOWE0_VDEC0_BWDG_CTWW_VCD_MSIX_WBW_AWPWOT 0x41E33C0

#define mmDCOWE0_VDEC0_BWDG_CTWW_VCD_MSIX_WBW_AWADDW 0x41E33D0

#define mmDCOWE0_VDEC0_BWDG_CTWW_VCD_MSIX_WBW_WDATA 0x41E33E0

#define mmDCOWE0_VDEC0_BWDG_CTWW_W2C_INTW_MASK 0x41E3400

#define mmDCOWE0_VDEC0_BWDG_CTWW_W2C_MSIX_FWOW_MASK 0x41E3410

#define mmDCOWE0_VDEC0_BWDG_CTWW_W2C_WAIT_CNTW 0x41E3420

#define mmDCOWE0_VDEC0_BWDG_CTWW_W2C_MSIX_WAIT_CNTW 0x41E3430

#define mmDCOWE0_VDEC0_BWDG_CTWW_STAT_W2C_WAIT_CNTW 0x41E3434

#define mmDCOWE0_VDEC0_BWDG_CTWW_STAT_W2C_MSIX_WAIT_CNTW 0x41E3438

#define mmDCOWE0_VDEC0_BWDG_CTWW_W2C_SWWEG1_ADDW 0x41E3440

#define mmDCOWE0_VDEC0_BWDG_CTWW_W2C_APB_WW_ADDW 0x41E3450

#define mmDCOWE0_VDEC0_BWDG_CTWW_W2C_APB_WW_DATA 0x41E3460

#define mmDCOWE0_VDEC0_BWDG_CTWW_W2C_CPWQ_HBW_AWPWOT 0x41E3480

#define mmDCOWE0_VDEC0_BWDG_CTWW_W2C_CPWQ_HBW_AWADDW_W 0x41E3490

#define mmDCOWE0_VDEC0_BWDG_CTWW_W2C_CPWQ_HBW_AWADDW_H 0x41E3494

#define mmDCOWE0_VDEC0_BWDG_CTWW_W2C_MSIX_WBW_AWPWOT 0x41E34C0

#define mmDCOWE0_VDEC0_BWDG_CTWW_W2C_MSIX_WBW_AWADDW 0x41E34D0

#define mmDCOWE0_VDEC0_BWDG_CTWW_W2C_MSIX_WBW_WDATA 0x41E34E0

#define mmDCOWE0_VDEC0_BWDG_CTWW_NWM_INTW_MASK 0x41E3500

#define mmDCOWE0_VDEC0_BWDG_CTWW_NWM_MSIX_FWOW_MASK 0x41E3510

#define mmDCOWE0_VDEC0_BWDG_CTWW_NWM_WAIT_CNTW 0x41E3520

#define mmDCOWE0_VDEC0_BWDG_CTWW_NWM_MSIX_WAIT_CNTW 0x41E3530

#define mmDCOWE0_VDEC0_BWDG_CTWW_STAT_NWM_WAIT_CNTW 0x41E3534

#define mmDCOWE0_VDEC0_BWDG_CTWW_STAT_NWM_MSIX_WAIT_CNTW 0x41E3538

#define mmDCOWE0_VDEC0_BWDG_CTWW_NWM_SWWEG1_ADDW 0x41E3540

#define mmDCOWE0_VDEC0_BWDG_CTWW_NWM_APB_WW_ADDW 0x41E3550

#define mmDCOWE0_VDEC0_BWDG_CTWW_NWM_APB_WW_DATA 0x41E3560

#define mmDCOWE0_VDEC0_BWDG_CTWW_NWM_CPWQ_HBW_AWPWOT 0x41E3580

#define mmDCOWE0_VDEC0_BWDG_CTWW_NWM_CPWQ_HBW_AWADDW_W 0x41E3590

#define mmDCOWE0_VDEC0_BWDG_CTWW_NWM_CPWQ_HBW_AWADDW_H 0x41E3594

#define mmDCOWE0_VDEC0_BWDG_CTWW_NWM_MSIX_WBW_AWPWOT 0x41E35C0

#define mmDCOWE0_VDEC0_BWDG_CTWW_NWM_MSIX_WBW_AWADDW 0x41E35D0

#define mmDCOWE0_VDEC0_BWDG_CTWW_NWM_MSIX_WBW_WDATA 0x41E35E0

#define mmDCOWE0_VDEC0_BWDG_CTWW_ABNWM_INTW_MASK 0x41E3600

#define mmDCOWE0_VDEC0_BWDG_CTWW_ABNWM_MSIX_FWOW_MASK 0x41E3610

#define mmDCOWE0_VDEC0_BWDG_CTWW_ABNWM_WAIT_CNTW 0x41E3620

#define mmDCOWE0_VDEC0_BWDG_CTWW_ABNWM_MSIX_WAIT_CNTW 0x41E3630

#define mmDCOWE0_VDEC0_BWDG_CTWW_STAT_ABNWM_WAIT_CNTW 0x41E3634

#define mmDCOWE0_VDEC0_BWDG_CTWW_STAT_ABNWM_MSIX_WAIT_CNTW 0x41E3638

#define mmDCOWE0_VDEC0_BWDG_CTWW_ABNWM_SWWEG1_ADDW 0x41E3640

#define mmDCOWE0_VDEC0_BWDG_CTWW_ABNWM_APB_WW_ADDW 0x41E3650

#define mmDCOWE0_VDEC0_BWDG_CTWW_ABNWM_APB_WW_DATA 0x41E3660

#define mmDCOWE0_VDEC0_BWDG_CTWW_ABNWM_CPWQ_HBW_AWPWOT 0x41E3680

#define mmDCOWE0_VDEC0_BWDG_CTWW_ABNWM_CPWQ_HBW_AWADDW_W 0x41E3690

#define mmDCOWE0_VDEC0_BWDG_CTWW_ABNWM_CPWQ_HBW_AWADDW_H 0x41E3694

#define mmDCOWE0_VDEC0_BWDG_CTWW_ABNWM_MSIX_WBW_AWPWOT 0x41E36C0

#define mmDCOWE0_VDEC0_BWDG_CTWW_ABNWM_MSIX_WBW_AWADDW 0x41E36D0

#define mmDCOWE0_VDEC0_BWDG_CTWW_ABNWM_MSIX_WBW_WDATA 0x41E36E0

#define mmDCOWE0_VDEC0_BWDG_CTWW_AXI_SPWIT_BWESP_EWW_ID 0x41E3700

#define mmDCOWE0_VDEC0_BWDG_CTWW_AXI_SPWIT_CFG 0x41E3704

#define mmDCOWE0_VDEC0_BWDG_CTWW_AXI_SPWIT_NO_WW_INFWIGHT 0x41E3708

#define mmDCOWE0_VDEC0_BWDG_CTWW_HWEVENT_MASK 0x41E370C

#define mmDCOWE0_VDEC0_BWDG_CTWW_HWEVENT_CNTXT 0x41E3714

#define mmDCOWE0_VDEC0_BWDG_CTWW_WBW_SWV_TEWM_EWW_WESP 0x41E3718

#define mmDCOWE0_VDEC0_BWDG_CTWW_WBW_MSTW_TEWM_EWW_WESP 0x41E371C

#define mmDCOWE0_VDEC0_BWDG_CTWW_DEC_HBW_MSTW_EWW_WESP 0x41E3720

#define mmDCOWE0_VDEC0_BWDG_CTWW_HBW_VIOW_TEWM_STATUS 0x41E3724

#define mmDCOWE0_VDEC0_BWDG_CTWW_HBW_WAST_AWADDW_TEWM_W 0x41E3728

#define mmDCOWE0_VDEC0_BWDG_CTWW_HBW_WAST_AWADDW_TEWM_H 0x41E372C

#define mmDCOWE0_VDEC0_BWDG_CTWW_HBW_WAST_AWADDW_TEWM_W 0x41E3730

#define mmDCOWE0_VDEC0_BWDG_CTWW_HBW_WAST_AWADDW_TEWM_H 0x41E3734

#endif /* ASIC_WEG_DCOWE0_VDEC0_BWDG_CTWW_WEGS_H_ */
