<Results/membwl/dimm4/tcp_tx_s2_n1_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 25df
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  1934.20 --||-- Mem Ch  0: Reads (MB/s):  1926.49 --|
|--            Writes(MB/s):   719.06 --||--            Writes(MB/s):  1237.33 --|
|-- Mem Ch  1: Reads (MB/s):  1949.52 --||-- Mem Ch  1: Reads (MB/s):  1932.15 --|
|--            Writes(MB/s):   726.85 --||--            Writes(MB/s):  1240.92 --|
|-- Mem Ch  2: Reads (MB/s):  1940.79 --||-- Mem Ch  2: Reads (MB/s):  1933.44 --|
|--            Writes(MB/s):   720.52 --||--            Writes(MB/s):  1236.72 --|
|-- Mem Ch  3: Reads (MB/s):  1954.33 --||-- Mem Ch  3: Reads (MB/s):  1954.90 --|
|--            Writes(MB/s):   727.38 --||--            Writes(MB/s):  1245.27 --|
|-- NODE 0 Mem Read (MB/s) :  7778.84 --||-- NODE 1 Mem Read (MB/s) :  7746.98 --|
|-- NODE 0 Mem Write(MB/s) :  2893.80 --||-- NODE 1 Mem Write(MB/s) :  4960.24 --|
|-- NODE 0 P. Write (T/s):     133307 --||-- NODE 1 P. Write (T/s):     137486 --|
|-- NODE 0 Memory (MB/s):    10672.64 --||-- NODE 1 Memory (MB/s):    12707.22 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      15525.82                --|
            |--                System Write Throughput(MB/s):       7854.04                --|
            |--               System Memory Throughput(MB/s):      23379.86                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 26b4
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8280          24      14 M   104 M    528       0     659 K
 1     196 M        24      21 M   135 M   1376 K     0     606 K
-----------------------------------------------------------------------
 *     196 M        48      36 M   240 M   1377 K     0    1266 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...
 This utility measures Latency information


Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.55        Core1: 25.59        
Core2: 30.41        Core3: 20.33        
Core4: 16.35        Core5: 36.57        
Core6: 23.46        Core7: 29.69        
Core8: 34.74        Core9: 32.05        
Core10: 16.56        Core11: 33.95        
Core12: 23.54        Core13: 29.08        
Core14: 29.27        Core15: 30.15        
Core16: 17.13        Core17: 20.17        
Core18: 26.94        Core19: 24.10        
Core20: 26.03        Core21: 20.63        
Core22: 16.92        Core23: 18.77        
Core24: 31.31        Core25: 20.18        
Core26: 32.17        Core27: 20.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.33
Socket1: 21.91
DDR read Latency(ns)
Socket0: 1628.09
Socket1: 1141.07


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.35        Core1: 25.62        
Core2: 29.30        Core3: 21.01        
Core4: 16.96        Core5: 36.34        
Core6: 23.24        Core7: 26.24        
Core8: 37.35        Core9: 32.56        
Core10: 17.28        Core11: 34.60        
Core12: 23.53        Core13: 29.31        
Core14: 29.22        Core15: 23.81        
Core16: 17.25        Core17: 20.69        
Core18: 26.64        Core19: 23.55        
Core20: 22.72        Core21: 21.03        
Core22: 17.70        Core23: 19.34        
Core24: 29.95        Core25: 21.44        
Core26: 31.39        Core27: 21.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.51
Socket1: 22.25
DDR read Latency(ns)
Socket0: 1620.69
Socket1: 1128.62
irq_total: 262998.752910866
cpu_total: 19.87
cpu_0: 25.13
cpu_1: 7.51
cpu_2: 18.28
cpu_3: 33.31
cpu_4: 28.72
cpu_5: 2.59
cpu_6: 6.58
cpu_7: 21.61
cpu_8: 0.13
cpu_9: 7.38
cpu_10: 28.06
cpu_11: 15.49
cpu_12: 13.56
cpu_13: 23.87
cpu_14: 17.95
cpu_15: 15.56
cpu_16: 30.39
cpu_17: 35.17
cpu_18: 26.00
cpu_19: 6.58
cpu_20: 24.53
cpu_21: 32.98
cpu_22: 27.86
cpu_23: 34.71
cpu_24: 7.91
cpu_25: 29.72
cpu_26: 5.25
cpu_27: 29.39
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 21262674
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 21262674
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 20032507
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 20032507
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 1375819
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1375819
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 303522
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 303522
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 1375828
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1375828
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 303774
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 303774
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 12401640081
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 12401640081
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 12407217296
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 12407217296


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.73        Core1: 25.44        
Core2: 28.77        Core3: 21.82        
Core4: 18.53        Core5: 38.31        
Core6: 23.87        Core7: 21.93        
Core8: 30.69        Core9: 31.74        
Core10: 18.26        Core11: 34.90        
Core12: 24.80        Core13: 26.56        
Core14: 28.42        Core15: 24.04        
Core16: 18.37        Core17: 22.30        
Core18: 25.03        Core19: 23.05        
Core20: 19.49        Core21: 21.88        
Core22: 18.89        Core23: 20.55        
Core24: 31.79        Core25: 22.71        
Core26: 31.75        Core27: 22.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.81
Socket1: 22.61
DDR read Latency(ns)
Socket0: 1565.56
Socket1: 1077.90


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.34        Core1: 26.48        
Core2: 31.40        Core3: 21.92        
Core4: 20.52        Core5: 37.42        
Core6: 27.20        Core7: 21.53        
Core8: 40.08        Core9: 40.38        
Core10: 20.81        Core11: 36.28        
Core12: 28.19        Core13: 23.72        
Core14: 30.30        Core15: 28.72        
Core16: 22.20        Core17: 21.37        
Core18: 21.32        Core19: 27.12        
Core20: 21.01        Core21: 27.87        
Core22: 21.34        Core23: 19.80        
Core24: 32.58        Core25: 22.09        
Core26: 33.63        Core27: 22.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.82
Socket1: 23.03
DDR read Latency(ns)
Socket0: 1367.21
Socket1: 1131.66


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.27        Core1: 25.47        
Core2: 29.54        Core3: 21.01        
Core4: 19.59        Core5: 38.61        
Core6: 23.97        Core7: 20.85        
Core8: 32.37        Core9: 39.51        
Core10: 19.57        Core11: 35.06        
Core12: 28.72        Core13: 29.02        
Core14: 30.11        Core15: 26.85        
Core16: 26.83        Core17: 20.92        
Core18: 19.97        Core19: 23.95        
Core20: 20.72        Core21: 27.02        
Core22: 20.12        Core23: 19.17        
Core24: 33.20        Core25: 21.53        
Core26: 34.18        Core27: 21.11        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.26
Socket1: 22.74
DDR read Latency(ns)
Socket0: 1407.09
Socket1: 1172.55


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.42        Core1: 25.57        
Core2: 29.19        Core3: 21.10        
Core4: 18.98        Core5: 41.10        
Core6: 24.34        Core7: 20.65        
Core8: 37.76        Core9: 39.10        
Core10: 19.44        Core11: 35.08        
Core12: 27.94        Core13: 28.18        
Core14: 30.44        Core15: 26.99        
Core16: 26.65        Core17: 20.66        
Core18: 20.38        Core19: 26.99        
Core20: 20.20        Core21: 27.20        
Core22: 20.22        Core23: 19.63        
Core24: 40.95        Core25: 21.55        
Core26: 33.43        Core27: 21.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.15
Socket1: 22.74
DDR read Latency(ns)
Socket0: 1412.16
Socket1: 1168.22
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 10323
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14412831138; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14412838058; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206485324; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206485324; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206498611; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206498611; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206504283; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206504283; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206509610; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206509610; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005438656; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4735467; Consumed Joules: 289.03; Watts: 48.13; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 3493775; Consumed DRAM Joules: 53.45; DRAM Watts: 8.90
S1P0; QPIClocks: 14412873878; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14412876934; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206538995; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206538995; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206539386; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206539386; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206540602; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206540602; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206541781; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206541781; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005419256; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 4821564; Consumed Joules: 294.28; Watts: 49.01; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 3767029; Consumed DRAM Joules: 57.64; DRAM Watts: 9.60
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2924
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.06   0.47   0.13    0.60      20 M     23 M    0.12    0.28    0.03    0.04     2576     1647      101     68
   1    1     0.05   0.70   0.07    0.60    1571 K   2515 K    0.38    0.35    0.00    0.00      560      407       28     62
   2    0     0.11   0.84   0.13    0.60    6672 K   8031 K    0.17    0.42    0.01    0.01      224       78      352     67
   3    1     0.08   0.32   0.26    0.70      40 M     48 M    0.18    0.34    0.05    0.06     5320     8093       26     62
   4    0     0.01   0.17   0.06    0.60      17 M     18 M    0.09    0.28    0.17    0.19     2128     1295        0     68
   5    1     0.00   0.47   0.00    0.60     130 K    164 K    0.20    0.19    0.02    0.03      224       19        2     62
   6    0     0.04   0.78   0.06    0.60    2611 K   3337 K    0.22    0.37    0.01    0.01      280       31       54     67
   7    1     0.07   0.34   0.20    0.65      38 M     45 M    0.15    0.30    0.06    0.07     3752     6807       75     61
   8    0     0.00   0.27   0.00    0.60      32 K     46 K    0.29    0.08    0.02    0.03        0        5        0     67
   9    1     0.05   0.73   0.07    0.60    4043 K   4223 K    0.04    0.25    0.01    0.01      112       18       65     61
  10    0     0.06   0.32   0.17    0.60      13 M     20 M    0.34    0.59    0.02    0.04     5264     2276        7     66
  11    1     0.11   0.98   0.12    0.60    7965 K   9840 K    0.19    0.24    0.01    0.01      168      245       70     61
  12    0     0.09   0.76   0.12    0.60    4691 K   6035 K    0.22    0.42    0.01    0.01      560      143       26     67
  13    1     0.13   0.38   0.34    0.80      42 M     52 M    0.19    0.36    0.03    0.04     2408     7592       94     60
  14    0     0.11   0.79   0.14    0.60    8604 K   9959 K    0.14    0.38    0.01    0.01      168      187      208     67
  15    1     0.11   0.93   0.12    0.60    5465 K   5990 K    0.09    0.47    0.00    0.01      168      175      159     60
  16    0     0.09   0.41   0.21    0.63      15 M     23 M    0.34    0.56    0.02    0.03     4480     2214      152     67
  17    1     0.10   0.36   0.26    0.71      40 M     49 M    0.18    0.34    0.04    0.05     4424     7506      120     61
  18    0     0.09   0.41   0.21    0.63      18 M     25 M    0.28    0.53    0.02    0.03     6440     2335      211     67
  19    1     0.05   0.71   0.07    0.61    3290 K   3697 K    0.11    0.25    0.01    0.01      336      152        1     62
  20    0     0.07   0.38   0.20    0.62      16 M     24 M    0.32    0.55    0.02    0.03     5376     2239      209     67
  21    1     0.09   0.28   0.32    0.80      59 M     69 M    0.14    0.28    0.07    0.08     6832    10431       21     62
  22    0     0.04   0.25   0.16    0.60      14 M     21 M    0.30    0.57    0.04    0.05     4424     2247       13     68
  23    1     0.11   0.42   0.25    0.69      33 M     41 M    0.19    0.39    0.03    0.04     3696     7372        8     63
  24    0     0.05   0.73   0.07    0.60    2751 K   3020 K    0.09    0.30    0.01    0.01      224       35       80     68
  25    1     0.04   0.19   0.18    0.60      39 M     45 M    0.13    0.35    0.11    0.13     3248     7263        9     62
  26    0     0.05   0.70   0.07    0.61    3075 K   3694 K    0.17    0.29    0.01    0.01      224       36      110     68
  27    1     0.04   0.19   0.19    0.61      38 M     44 M    0.13    0.36    0.11    0.12     3752     7749        6     62
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.06   0.50   0.12    0.61     145 M    192 M    0.24    0.49    0.02    0.02    32368    14768     1522     60
 SKT    1     0.07   0.42   0.18    0.68     355 M    423 M    0.16    0.34    0.03    0.04    35000    63829      684     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.45   0.15    0.65     501 M    616 M    0.19    0.39    0.03    0.03     N/A     N/A     N/A      N/A

 Instructions retired:   19 G ; Active cycles:   42 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 22.97 %

 C1 core residency: 55.55 %; C3 core residency: 2.17 %; C6 core residency: 19.31 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.45 => corresponds to 11.30 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.69 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       24 G     24 G   |   25%    25%   
 SKT    1     9918 M   9915 M   |   10%    10%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   68 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    34.12    11.43     236.99      40.65         117.01
 SKT   1    54.10    32.31     254.50      52.61         112.28
---------------------------------------------------------------------------------------------------------------
       *    88.22    43.74     491.50      93.26         113.81
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_tx_s2_n1_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2a08
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  1956.16 --||-- Mem Ch  0: Reads (MB/s):  1567.74 --|
|--            Writes(MB/s):   761.47 --||--            Writes(MB/s):  1070.64 --|
|-- Mem Ch  1: Reads (MB/s):  1961.47 --||-- Mem Ch  1: Reads (MB/s):  1574.29 --|
|--            Writes(MB/s):   765.01 --||--            Writes(MB/s):  1075.84 --|
|-- Mem Ch  2: Reads (MB/s):  1958.61 --||-- Mem Ch  2: Reads (MB/s):  1572.69 --|
|--            Writes(MB/s):   762.89 --||--            Writes(MB/s):  1069.97 --|
|-- Mem Ch  3: Reads (MB/s):  1967.14 --||-- Mem Ch  3: Reads (MB/s):  1588.25 --|
|--            Writes(MB/s):   766.38 --||--            Writes(MB/s):  1077.58 --|
|-- NODE 0 Mem Read (MB/s) :  7843.39 --||-- NODE 1 Mem Read (MB/s) :  6302.97 --|
|-- NODE 0 Mem Write(MB/s) :  3055.74 --||-- NODE 1 Mem Write(MB/s) :  4294.02 --|
|-- NODE 0 P. Write (T/s):     133209 --||-- NODE 1 P. Write (T/s):     134333 --|
|-- NODE 0 Memory (MB/s):    10899.13 --||-- NODE 1 Memory (MB/s):    10596.99 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      14146.36                --|
            |--                System Write Throughput(MB/s):       7349.75                --|
            |--               System Memory Throughput(MB/s):      21496.11                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2adf
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    9216          36      15 M   115 M    252       0     693 K
 1     196 M        12      16 M   119 M    894 K   372     476 K
-----------------------------------------------------------------------
 *     196 M        48      32 M   235 M    894 K   372    1169 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.42        Core1: 26.95        
Core2: 32.51        Core3: 29.78        
Core4: 16.59        Core5: 35.71        
Core6: 26.66        Core7: 16.79        
Core8: 34.31        Core9: 38.17        
Core10: 27.64        Core11: 39.56        
Core12: 26.07        Core13: 26.00        
Core14: 24.71        Core15: 29.93        
Core16: 16.54        Core17: 16.97        
Core18: 24.10        Core19: 27.89        
Core20: 16.34        Core21: 18.18        
Core22: 17.18        Core23: 17.09        
Core24: 24.45        Core25: 17.83        
Core26: 28.04        Core27: 29.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.56
Socket1: 19.66
DDR read Latency(ns)
Socket0: 1529.89
Socket1: 1907.71


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.55        Core1: 22.61        
Core2: 30.47        Core3: 29.42        
Core4: 16.89        Core5: 35.72        
Core6: 26.83        Core7: 17.00        
Core8: 35.62        Core9: 41.59        
Core10: 27.46        Core11: 42.83        
Core12: 25.46        Core13: 25.58        
Core14: 24.77        Core15: 31.22        
Core16: 16.26        Core17: 16.84        
Core18: 23.55        Core19: 25.57        
Core20: 16.19        Core21: 18.08        
Core22: 17.32        Core23: 17.04        
Core24: 23.26        Core25: 17.54        
Core26: 27.29        Core27: 29.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.53
Socket1: 19.56
DDR read Latency(ns)
Socket0: 1533.73
Socket1: 1916.44
irq_total: 251630.880469886
cpu_total: 18.01
cpu_0: 29.45
cpu_1: 7.85
cpu_2: 9.91
cpu_3: 13.50
cpu_4: 30.45
cpu_5: 7.38
cpu_6: 21.74
cpu_7: 31.52
cpu_8: 0.33
cpu_9: 0.07
cpu_10: 7.58
cpu_11: 0.13
cpu_12: 12.17
cpu_13: 29.32
cpu_14: 14.23
cpu_15: 13.56
cpu_16: 31.78
cpu_17: 32.78
cpu_18: 24.73
cpu_19: 6.85
cpu_20: 31.05
cpu_21: 36.10
cpu_22: 27.39
cpu_23: 27.59
cpu_24: 13.76
cpu_25: 27.59
cpu_26: 7.05
cpu_27: 8.24
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 11265032
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 11265032
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 172843
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 172843
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 12292483499
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 12292483499
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 170682
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 170682
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 12286892791
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 12286892791
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 1363089
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1363089
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 1363105
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1363105
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 12086070
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 12086070


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.57        Core1: 22.90        
Core2: 30.30        Core3: 27.26        
Core4: 16.61        Core5: 35.78        
Core6: 25.85        Core7: 17.09        
Core8: 28.65        Core9: 32.79        
Core10: 26.77        Core11: 27.82        
Core12: 24.85        Core13: 26.15        
Core14: 24.12        Core15: 31.47        
Core16: 16.35        Core17: 16.88        
Core18: 24.07        Core19: 25.24        
Core20: 16.25        Core21: 18.09        
Core22: 17.35        Core23: 17.31        
Core24: 23.23        Core25: 17.67        
Core26: 26.59        Core27: 29.51        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.52
Socket1: 19.61
DDR read Latency(ns)
Socket0: 1525.75
Socket1: 1878.38


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.54        Core1: 29.22        
Core2: 31.26        Core3: 29.55        
Core4: 18.70        Core5: 36.42        
Core6: 26.89        Core7: 17.68        
Core8: 35.63        Core9: 25.25        
Core10: 19.04        Core11: 38.30        
Core12: 25.82        Core13: 27.35        
Core14: 24.31        Core15: 31.37        
Core16: 18.43        Core17: 18.25        
Core18: 26.32        Core19: 24.70        
Core20: 18.31        Core21: 19.00        
Core22: 18.77        Core23: 17.93        
Core24: 24.23        Core25: 18.36        
Core26: 27.22        Core27: 29.00        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.90
Socket1: 20.76
DDR read Latency(ns)
Socket0: 1356.33
Socket1: 1693.21


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.74        Core1: 28.09        
Core2: 32.07        Core3: 29.47        
Core4: 19.04        Core5: 36.50        
Core6: 27.95        Core7: 17.77        
Core8: 35.33        Core9: 26.71        
Core10: 18.74        Core11: 39.81        
Core12: 25.26        Core13: 26.75        
Core14: 24.36        Core15: 30.85        
Core16: 18.53        Core17: 18.05        
Core18: 25.70        Core19: 24.46        
Core20: 18.59        Core21: 19.10        
Core22: 19.06        Core23: 17.96        
Core24: 23.91        Core25: 18.10        
Core26: 27.31        Core27: 29.24        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.00
Socket1: 20.68
DDR read Latency(ns)
Socket0: 1347.25
Socket1: 1701.47


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.89        Core1: 28.21        
Core2: 32.09        Core3: 29.68        
Core4: 23.36        Core5: 35.75        
Core6: 29.24        Core7: 17.67        
Core8: 34.68        Core9: 25.36        
Core10: 16.42        Core11: 38.10        
Core12: 25.51        Core13: 27.26        
Core14: 24.00        Core15: 30.88        
Core16: 16.24        Core17: 17.63        
Core18: 24.71        Core19: 23.23        
Core20: 16.08        Core21: 18.89        
Core22: 17.04        Core23: 18.11        
Core24: 23.84        Core25: 18.29        
Core26: 27.07        Core27: 28.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.59
Socket1: 20.58
DDR read Latency(ns)
Socket0: 1520.26
Socket1: 1591.98
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 11390
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14412451562; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14412455582; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206319081; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206319081; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206319576; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206319576; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206327017; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206327017; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206328132; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206328132; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005266442; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4717443; Consumed Joules: 287.93; Watts: 47.95; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 3396556; Consumed DRAM Joules: 51.97; DRAM Watts: 8.65
S1P0; QPIClocks: 14412490326; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14412494258; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206332822; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206332822; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206333148; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206333148; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206333826; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206333826; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206341909; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206341909; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005322834; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 4787532; Consumed Joules: 292.21; Watts: 48.66; Thermal headroom below TjMax: 55
S1; Consumed DRAM energy units: 3806015; Consumed DRAM Joules: 58.23; DRAM Watts: 9.70
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2d4f
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.06   0.40   0.15    0.60      27 M     31 M    0.12    0.27    0.05    0.05     2800     2339      104     67
   1    1     0.05   0.65   0.08    0.60    3708 K   4433 K    0.16    0.27    0.01    0.01      224      340       34     62
   2    0     0.10   0.77   0.13    0.60    8241 K   8660 K    0.05    0.38    0.01    0.01      280       83      265     65
   3    1     0.17   0.42   0.40    0.89      45 M     57 M    0.20    0.33    0.03    0.03     4480     6161      130     62
   4    0     0.08   0.37   0.21    0.63      24 M     32 M    0.24    0.44    0.03    0.04     3528     2777       49     67
   5    1     0.05   0.79   0.06    0.60    3651 K   3988 K    0.08    0.26    0.01    0.01       56       58       99     63
   6    0     0.16   0.86   0.19    0.60      13 M     16 M    0.14    0.35    0.01    0.01      560       88      220     67
   7    1     0.11   0.47   0.23    0.66      38 M     42 M    0.10    0.26    0.03    0.04     3248     4365      153     62
   8    0     0.00   0.36   0.00    0.60     116 K    173 K    0.33    0.09    0.01    0.02      336       11        4     67
   9    1     0.05   0.75   0.06    0.60    2706 K   3227 K    0.16    0.30    0.01    0.01       56       12       73     62
  10    0     0.03   0.22   0.15    0.60      20 M     26 M    0.21    0.48    0.06    0.08     5768     2956        0     65
  11    1     0.00   0.25   0.00    0.60      26 K     33 K    0.23    0.07    0.03    0.03        0        0        0     61
  12    0     0.11   0.82   0.13    0.60    4094 K   6031 K    0.32    0.49    0.00    0.01      224      123       73     67
  13    1     0.04   0.20   0.17    0.60      38 M     45 M    0.14    0.32    0.11    0.13     5152     5570        9     62
  14    0     0.08   0.83   0.09    0.60    3307 K   4931 K    0.33    0.41    0.00    0.01      280      212       11     67
  15    1     0.10   0.84   0.12    0.60    4660 K   6206 K    0.25    0.48    0.00    0.01      112      187      111     61
  16    0     0.14   0.52   0.26    0.71      24 M     32 M    0.27    0.47    0.02    0.02     4256     2906      124     66
  17    1     0.07   0.30   0.23    0.67      43 M     51 M    0.15    0.30    0.06    0.07     3808     5931      105     61
  18    0     0.03   0.21   0.15    0.60      20 M     25 M    0.22    0.48    0.06    0.08     4312     3184        0     67
  19    1     0.05   0.65   0.07    0.61    3687 K   4135 K    0.11    0.22    0.01    0.01      224      120       24     62
  20    0     0.09   0.45   0.20    0.61      21 M     29 M    0.27    0.48    0.02    0.03     6272     3222       58     67
  21    1     0.06   0.14   0.44    0.92      74 M     87 M    0.16    0.31    0.12    0.14     8120    11835       17     62
  22    0     0.03   0.22   0.15    0.60      18 M     24 M    0.23    0.50    0.06    0.07     5264     2757       20     68
  23    1     0.03   0.19   0.18    0.61      39 M     45 M    0.13    0.32    0.11    0.13     4032     5805       11     63
  24    0     0.10   0.85   0.11    0.60    2175 K   3399 K    0.36    0.58    0.00    0.00      168       82       18     67
  25    1     0.07   0.33   0.22    0.65      39 M     47 M    0.16    0.32    0.05    0.06     2912     5570        3     62
  26    0     0.05   0.69   0.07    0.60    3002 K   3677 K    0.18    0.29    0.01    0.01      224       27       88     67
  27    1     0.03   0.19   0.18    0.61      39 M     45 M    0.13    0.32    0.11    0.13     3080     5769        6     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.08   0.53   0.14    0.62     192 M    245 M    0.22    0.44    0.02    0.02    34272    20767     1034     60
 SKT    1     0.06   0.36   0.18    0.70     377 M    444 M    0.15    0.31    0.04    0.05    35504    51723      775     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.44   0.16    0.66     570 M    689 M    0.17    0.37    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   19 G ; Active cycles:   44 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 24.02 %

 C1 core residency: 53.53 %; C3 core residency: 0.98 %; C6 core residency: 21.47 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.44 => corresponds to 10.88 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.73 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       24 G     25 G   |   25%    26%   
 SKT    1       10 G     10 G   |   11%    11%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   71 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    38.44    16.47     239.79      42.94         113.47
 SKT   1    58.35    33.11     253.38      53.41         112.51
---------------------------------------------------------------------------------------------------------------
       *    96.79    49.58     493.17      96.36         112.82
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_tx_s2_n1_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2e36
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  1935.25 --||-- Mem Ch  0: Reads (MB/s):  1736.66 --|
|--            Writes(MB/s):   656.56 --||--            Writes(MB/s):  1084.72 --|
|-- Mem Ch  1: Reads (MB/s):  1947.45 --||-- Mem Ch  1: Reads (MB/s):  1743.30 --|
|--            Writes(MB/s):   661.48 --||--            Writes(MB/s):  1087.99 --|
|-- Mem Ch  2: Reads (MB/s):  1939.34 --||-- Mem Ch  2: Reads (MB/s):  1745.41 --|
|--            Writes(MB/s):   658.84 --||--            Writes(MB/s):  1084.90 --|
|-- Mem Ch  3: Reads (MB/s):  1951.44 --||-- Mem Ch  3: Reads (MB/s):  1764.09 --|
|--            Writes(MB/s):   663.79 --||--            Writes(MB/s):  1091.75 --|
|-- NODE 0 Mem Read (MB/s) :  7773.48 --||-- NODE 1 Mem Read (MB/s) :  6989.46 --|
|-- NODE 0 Mem Write(MB/s) :  2640.67 --||-- NODE 1 Mem Write(MB/s) :  4349.35 --|
|-- NODE 0 P. Write (T/s):     132045 --||-- NODE 1 P. Write (T/s):     136295 --|
|-- NODE 0 Memory (MB/s):    10414.14 --||-- NODE 1 Memory (MB/s):    11338.81 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      14762.94                --|
            |--                System Write Throughput(MB/s):       6990.02                --|
            |--               System Memory Throughput(MB/s):      21752.95                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2f0d
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8304          24      16 M   119 M    516       0     628 K
 1     195 M        24      19 M   120 M   1183 K     0     492 K
-----------------------------------------------------------------------
 *     195 M        48      35 M   240 M   1183 K     0    1120 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.05        Core1: 29.32        
Core2: 27.38        Core3: 31.22        
Core4: 20.25        Core5: 40.18        
Core6: 28.45        Core7: 19.72        
Core8: 28.99        Core9: 42.31        
Core10: 19.35        Core11: 40.75        
Core12: 26.42        Core13: 19.58        
Core14: 25.97        Core15: 29.78        
Core16: 18.57        Core17: 19.81        
Core18: 22.51        Core19: 36.05        
Core20: 19.24        Core21: 29.99        
Core22: 19.09        Core23: 19.23        
Core24: 28.65        Core25: 19.87        
Core26: 32.71        Core27: 20.08        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.50
Socket1: 21.92
DDR read Latency(ns)
Socket0: 1276.00
Socket1: 1516.31


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.25        Core1: 28.27        
Core2: 25.68        Core3: 30.90        
Core4: 20.67        Core5: 44.91        
Core6: 25.91        Core7: 22.46        
Core8: 28.48        Core9: 38.20        
Core10: 19.67        Core11: 43.65        
Core12: 26.29        Core13: 17.33        
Core14: 23.44        Core15: 28.17        
Core16: 19.16        Core17: 18.70        
Core18: 21.37        Core19: 35.26        
Core20: 19.64        Core21: 29.75        
Core22: 19.59        Core23: 18.28        
Core24: 28.66        Core25: 18.73        
Core26: 32.28        Core27: 18.79        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.64
Socket1: 20.98
DDR read Latency(ns)
Socket0: 1220.55
Socket1: 1828.55
irq_total: 235516.573721368
cpu_total: 19.05
cpu_0: 28.59
cpu_1: 7.98
cpu_2: 22.41
cpu_3: 29.39
cpu_4: 22.07
cpu_5: 0.13
cpu_6: 3.99
cpu_7: 17.02
cpu_8: 4.32
cpu_9: 5.59
cpu_10: 27.53
cpu_11: 0.07
cpu_12: 7.18
cpu_13: 31.18
cpu_14: 6.38
cpu_15: 6.85
cpu_16: 27.26
cpu_17: 31.05
cpu_18: 29.92
cpu_19: 18.68
cpu_20: 26.20
cpu_21: 27.93
cpu_22: 31.58
cpu_23: 30.12
cpu_24: 5.12
cpu_25: 28.86
cpu_26: 26.33
cpu_27: 29.65
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 12334928712
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 12334928712
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 16871247
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 16871247
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 1368419
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1368419
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 12340402481
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 12340402481
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 1368419
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1368419
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 15822508
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 15822508
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 241138
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 241138
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 239734
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 239734


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.65        Core1: 26.72        
Core2: 25.69        Core3: 30.04        
Core4: 20.38        Core5: 27.61        
Core6: 26.12        Core7: 29.62        
Core8: 28.76        Core9: 38.13        
Core10: 19.91        Core11: 41.03        
Core12: 29.67        Core13: 16.46        
Core14: 23.26        Core15: 28.41        
Core16: 19.66        Core17: 17.25        
Core18: 20.78        Core19: 32.88        
Core20: 19.54        Core21: 29.66        
Core22: 19.23        Core23: 17.45        
Core24: 32.63        Core25: 17.65        
Core26: 30.55        Core27: 17.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.61
Socket1: 20.12
DDR read Latency(ns)
Socket0: 1176.80
Socket1: 2275.78


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.71        Core1: 22.43        
Core2: 25.83        Core3: 29.93        
Core4: 19.95        Core5: 37.50        
Core6: 27.90        Core7: 30.05        
Core8: 28.08        Core9: 40.44        
Core10: 19.35        Core11: 40.45        
Core12: 31.07        Core13: 16.10        
Core14: 25.26        Core15: 30.01        
Core16: 19.23        Core17: 17.48        
Core18: 20.61        Core19: 32.32        
Core20: 19.27        Core21: 29.95        
Core22: 19.01        Core23: 17.67        
Core24: 35.07        Core25: 17.44        
Core26: 28.93        Core27: 17.73        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.46
Socket1: 20.13
DDR read Latency(ns)
Socket0: 1181.33
Socket1: 2282.55


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.64        Core1: 22.82        
Core2: 26.48        Core3: 29.03        
Core4: 21.03        Core5: 38.54        
Core6: 27.50        Core7: 20.20        
Core8: 28.80        Core9: 41.00        
Core10: 19.89        Core11: 37.09        
Core12: 27.98        Core13: 18.45        
Core14: 24.09        Core15: 30.19        
Core16: 19.51        Core17: 20.27        
Core18: 20.46        Core19: 33.07        
Core20: 19.84        Core21: 29.93        
Core22: 20.19        Core23: 19.39        
Core24: 34.34        Core25: 19.99        
Core26: 32.13        Core27: 20.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.87
Socket1: 21.76
DDR read Latency(ns)
Socket0: 1269.55
Socket1: 1509.56


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.45        Core1: 27.98        
Core2: 26.27        Core3: 29.28        
Core4: 20.44        Core5: 41.00        
Core6: 26.41        Core7: 19.85        
Core8: 29.49        Core9: 39.02        
Core10: 20.14        Core11: 39.46        
Core12: 27.48        Core13: 18.08        
Core14: 23.90        Core15: 29.02        
Core16: 19.68        Core17: 20.00        
Core18: 20.39        Core19: 33.72        
Core20: 19.61        Core21: 29.65        
Core22: 19.85        Core23: 19.65        
Core24: 33.16        Core25: 20.35        
Core26: 32.35        Core27: 20.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.87
Socket1: 21.74
DDR read Latency(ns)
Socket0: 1270.73
Socket1: 1508.16
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 
0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 12460
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14412155346; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14412160406; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206147144; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206147144; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206152073; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206152073; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206156747; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206156747; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206162030; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206162030; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005183009; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4754997; Consumed Joules: 290.22; Watts: 48.33; Thermal headroom below TjMax: 59
S0; Consumed DRAM energy units: 3445082; Consumed DRAM Joules: 52.71; DRAM Watts: 8.78
S1P0; QPIClocks: 14412283042; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14412286914; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206269030; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206269030; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206251570; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206251570; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206254093; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206254093; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206270231; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206270231; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005282424; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 4813515; Consumed Joules: 293.79; Watts: 48.92; Thermal headroom below TjMax: 55
S1; Consumed DRAM energy units: 3921169; Consumed DRAM Joules: 59.99; DRAM Watts: 9.99
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 317d
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.09   0.48   0.18    0.61      29 M     33 M    0.12    0.30    0.03    0.04     2800     3203      209     67
   1    1     0.05   0.67   0.07    0.60    2964 K   3631 K    0.18    0.28    0.01    0.01      112      364       66     63
   2    0     0.15   0.96   0.16    0.60    8141 K   9655 K    0.16    0.46    0.01    0.01      280      139      462     65
   3    1     0.08   0.31   0.24    0.68      41 M     49 M    0.16    0.32    0.06    0.07     3808     7940        9     63
   4    0     0.07   0.39   0.19    0.62      22 M     28 M    0.23    0.46    0.03    0.04     4928     3707       95     67
   5    1     0.00   0.35   0.00    0.60      58 K     91 K    0.36    0.10    0.01    0.02       56        9        2     64
   6    0     0.05   0.77   0.06    0.60    2262 K   2584 K    0.12    0.35    0.00    0.01      560       64       30     66
   7    1     0.09   0.36   0.24    0.68      41 M     48 M    0.15    0.32    0.05    0.06     5040     7688       15     63
   8    0     0.04   0.73   0.05    0.60    1879 K   2875 K    0.35    0.34    0.00    0.01      280       63       41     66
   9    1     0.01   0.63   0.01    0.60     546 K    579 K    0.06    0.22    0.01    0.01       56        1       10     62
  10    0     0.03   0.23   0.15    0.60      19 M     25 M    0.23    0.49    0.06    0.07     5936     3927        3     65
  11    1     0.00   0.29   0.00    0.60      36 K     53 K    0.32    0.11    0.02    0.03        0        1        0     62
  12    0     0.05   0.74   0.06    0.60    2526 K   2850 K    0.11    0.34    0.01    0.01      224      191        8     67
  13    1     0.13   0.43   0.30    0.76      40 M     49 M    0.18    0.34    0.03    0.04     3920     7068      147     62
  14    0     0.05   0.76   0.06    0.60    1732 K   2208 K    0.22    0.33    0.00    0.00      168      150       13     67
  15    1     0.05   0.70   0.07    0.60    3144 K   3739 K    0.16    0.24    0.01    0.01      112      110      111     61
  16    0     0.03   0.23   0.15    0.60      18 M     23 M    0.23    0.51    0.05    0.07     5320     3839        2     66
  17    1     0.08   0.30   0.25    0.71      43 M     50 M    0.15    0.32    0.06    0.07     4368     6834      232     62
  18    0     0.09   0.44   0.21    0.63      23 M     30 M    0.23    0.46    0.03    0.03     5712     3821      168     67
  19    1     0.13   0.90   0.15    0.60    7976 K     10 M    0.21    0.38    0.01    0.01      392      111      327     62
  20    0     0.03   0.22   0.15    0.60      18 M     24 M    0.21    0.51    0.06    0.08     3696     3903       11     66
  21    1     0.12   0.29   0.43    0.92      66 M     79 M    0.16    0.28    0.05    0.06     5936    11484       18     62
  22    0     0.10   0.46   0.21    0.63      21 M     29 M    0.27    0.47    0.02    0.03     3864     4007       28     67
  23    1     0.14   0.44   0.31    0.77      43 M     51 M    0.16    0.32    0.03    0.04     4872     7007      318     63
  24    0     0.04   0.72   0.06    0.60    3310 K   3384 K    0.02    0.37    0.01    0.01      224       56      101     67
  25    1     0.04   0.20   0.18    0.61      40 M     46 M    0.13    0.32    0.11    0.13     3472     6924       24     63
  26    0     0.15   0.88   0.17    0.60      12 M     14 M    0.15    0.36    0.01    0.01      336      180      177     67
  27    1     0.04   0.20   0.18    0.62      40 M     46 M    0.14    0.32    0.11    0.12     3640     7221        9     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.07   0.52   0.13    0.61     185 M    233 M    0.21    0.45    0.02    0.02    34328    27250     1348     59
 SKT    1     0.07   0.38   0.17    0.71     372 M    440 M    0.16    0.31    0.04    0.05    35784    62762     1288     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.44   0.15    0.66     558 M    674 M    0.17    0.37    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   19 G ; Active cycles:   43 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 23.23 %

 C1 core residency: 51.89 %; C3 core residency: 2.87 %; C6 core residency: 22.01 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.44 => corresponds to 11.09 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.71 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       25 G     25 G   |   26%    26%   
 SKT    1       10 G     10 G   |   11%    11%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   71 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    38.14    16.23     240.93      42.77         115.39
 SKT   1    56.46    32.91     251.24      53.07         113.12
---------------------------------------------------------------------------------------------------------------
       *    94.60    49.13     492.17      95.84         113.85
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_tx_s2_n1_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3262
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  2137.55 --||-- Mem Ch  0: Reads (MB/s):  1775.31 --|
|--            Writes(MB/s):   813.09 --||--            Writes(MB/s):  1063.40 --|
|-- Mem Ch  1: Reads (MB/s):  2142.38 --||-- Mem Ch  1: Reads (MB/s):  1785.55 --|
|--            Writes(MB/s):   816.14 --||--            Writes(MB/s):  1070.54 --|
|-- Mem Ch  2: Reads (MB/s):  2140.53 --||-- Mem Ch  2: Reads (MB/s):  1782.59 --|
|--            Writes(MB/s):   812.22 --||--            Writes(MB/s):  1063.03 --|
|-- Mem Ch  3: Reads (MB/s):  2151.02 --||-- Mem Ch  3: Reads (MB/s):  1808.25 --|
|--            Writes(MB/s):   818.37 --||--            Writes(MB/s):  1073.22 --|
|-- NODE 0 Mem Read (MB/s) :  8571.47 --||-- NODE 1 Mem Read (MB/s) :  7151.70 --|
|-- NODE 0 Mem Write(MB/s) :  3259.82 --||-- NODE 1 Mem Write(MB/s) :  4270.19 --|
|-- NODE 0 P. Write (T/s):     133839 --||-- NODE 1 P. Write (T/s):     136559 --|
|-- NODE 0 Memory (MB/s):    11831.29 --||-- NODE 1 Memory (MB/s):    11421.88 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      15723.17                --|
            |--                System Write Throughput(MB/s):       7530.01                --|
            |--               System Memory Throughput(MB/s):      23253.18                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3337
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8112         156      14 M   102 M      0       0     654 K
 1     196 M         0      21 M   138 M   1099 K     0     608 K
-----------------------------------------------------------------------
 *     196 M       156      35 M   241 M   1099 K     0    1263 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.18        Core1: 29.32        
Core2: 29.31        Core3: 18.11        
Core4: 17.03        Core5: 32.76        
Core6: 32.87        Core7: 18.43        
Core8: 25.06        Core9: 25.26        
Core10: 17.57        Core11: 25.34        
Core12: 25.88        Core13: 29.84        
Core14: 28.96        Core15: 36.71        
Core16: 16.62        Core17: 18.93        
Core18: 22.57        Core19: 29.55        
Core20: 17.13        Core21: 26.76        
Core22: 22.59        Core23: 18.19        
Core24: 31.19        Core25: 30.33        
Core26: 29.69        Core27: 18.40        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.57
Socket1: 21.54
DDR read Latency(ns)
Socket0: 1480.23
Socket1: 1464.15


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.57        Core1: 28.79        
Core2: 28.23        Core3: 17.85        
Core4: 18.34        Core5: 32.97        
Core6: 30.71        Core7: 18.78        
Core8: 24.91        Core9: 24.44        
Core10: 18.69        Core11: 25.48        
Core12: 27.12        Core13: 28.86        
Core14: 28.04        Core15: 38.56        
Core16: 17.60        Core17: 18.93        
Core18: 18.52        Core19: 29.76        
Core20: 18.41        Core21: 26.85        
Core22: 27.27        Core23: 18.39        
Core24: 31.12        Core25: 30.77        
Core26: 28.48        Core27: 18.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.35
Socket1: 21.54
DDR read Latency(ns)
Socket0: 1396.78
Socket1: 1562.22
irq_total: 259293.817655772
cpu_total: 19.86
cpu_0: 36.24
cpu_1: 7.45
cpu_2: 8.05
cpu_3: 32.91
cpu_4: 27.99
cpu_5: 6.52
cpu_6: 5.92
cpu_7: 27.73
cpu_8: 9.64
cpu_9: 18.68
cpu_10: 31.98
cpu_11: 6.58
cpu_12: 4.52
cpu_13: 26.60
cpu_14: 12.10
cpu_15: 3.52
cpu_16: 21.54
cpu_17: 29.06
cpu_18: 29.12
cpu_19: 6.85
cpu_20: 26.60
cpu_21: 28.19
cpu_22: 24.67
cpu_23: 31.78
cpu_24: 12.10
cpu_25: 30.59
cpu_26: 15.82
cpu_27: 33.44
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 12412974608
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 12412974608
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 305740
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 305740
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 1376472
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1376472
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 12407515337
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 12407515337
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 305923
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 305923
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 21413487
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 21413487
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 1376466
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1376466
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 20178857
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 20178857


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.88        Core1: 34.20        
Core2: 33.51        Core3: 20.01        
Core4: 19.87        Core5: 29.97        
Core6: 28.93        Core7: 19.59        
Core8: 29.21        Core9: 25.39        
Core10: 18.39        Core11: 27.68        
Core12: 26.38        Core13: 24.25        
Core14: 28.91        Core15: 28.25        
Core16: 19.03        Core17: 21.63        
Core18: 19.69        Core19: 33.49        
Core20: 19.81        Core21: 27.60        
Core22: 20.96        Core23: 20.39        
Core24: 23.04        Core25: 24.87        
Core26: 29.72        Core27: 20.71        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.13
Socket1: 22.66
DDR read Latency(ns)
Socket0: 1327.55
Socket1: 1295.34


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.55        Core1: 34.51        
Core2: 33.05        Core3: 21.81        
Core4: 20.36        Core5: 33.78        
Core6: 30.53        Core7: 22.17        
Core8: 30.77        Core9: 26.06        
Core10: 19.35        Core11: 29.09        
Core12: 24.88        Core13: 21.73        
Core14: 26.77        Core15: 22.61        
Core16: 19.21        Core17: 22.80        
Core18: 20.74        Core19: 35.45        
Core20: 19.63        Core21: 28.64        
Core22: 20.08        Core23: 22.06        
Core24: 30.08        Core25: 21.95        
Core26: 32.26        Core27: 22.77        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.75
Socket1: 23.37
DDR read Latency(ns)
Socket0: 1342.96
Socket1: 1191.63


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.21        Core1: 28.74        
Core2: 35.27        Core3: 20.91        
Core4: 19.63        Core5: 33.35        
Core6: 29.74        Core7: 21.25        
Core8: 29.91        Core9: 25.07        
Core10: 20.19        Core11: 27.48        
Core12: 26.14        Core13: 23.47        
Core14: 27.03        Core15: 24.62        
Core16: 19.15        Core17: 22.16        
Core18: 23.31        Core19: 31.60        
Core20: 19.55        Core21: 28.72        
Core22: 19.33        Core23: 20.89        
Core24: 29.58        Core25: 21.60        
Core26: 29.09        Core27: 21.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.64
Socket1: 22.88
DDR read Latency(ns)
Socket0: 1375.33
Socket1: 1248.68


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.81        Core1: 29.71        
Core2: 32.20        Core3: 20.30        
Core4: 18.62        Core5: 32.85        
Core6: 29.24        Core7: 20.45        
Core8: 29.70        Core9: 25.02        
Core10: 19.06        Core11: 26.47        
Core12: 25.67        Core13: 28.02        
Core14: 28.29        Core15: 26.43        
Core16: 17.92        Core17: 21.15        
Core18: 26.59        Core19: 31.44        
Core20: 19.23        Core21: 27.80        
Core22: 18.93        Core23: 20.34        
Core24: 29.10        Core25: 21.10        
Core26: 25.71        Core27: 20.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.95
Socket1: 22.46
DDR read Latency(ns)
Socket0: 1417.25
Socket1: 1290.30
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 13527
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14412987610; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14412985906; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206565240; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206565240; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206567887; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206567887; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206578258; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206578258; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206580735; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206580735; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005491546; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4772567; Consumed Joules: 291.29; Watts: 48.52; Thermal headroom below TjMax: 59
S0; Consumed DRAM energy units: 3458830; Consumed DRAM Joules: 52.92; DRAM Watts: 8.81
S1P0; QPIClocks: 14412983994; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14412987078; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206609603; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206609603; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206609635; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206609635; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206611159; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206611159; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206632237; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206632237; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005546037; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 4821059; Consumed Joules: 294.25; Watts: 49.01; Thermal headroom below TjMax: 55
S1; Consumed DRAM energy units: 3783445; Consumed DRAM Joules: 57.89; DRAM Watts: 9.64
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 35a9
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.12   0.42   0.29    0.74      27 M     36 M    0.24    0.44    0.02    0.03     4816     3678      275     66
   1    1     0.05   0.67   0.07    0.60    2968 K   3718 K    0.20    0.28    0.01    0.01      168      349       68     63
   2    0     0.05   0.69   0.07    0.61    2945 K   3293 K    0.11    0.36    0.01    0.01      112       99       48     65
   3    1     0.08   0.33   0.23    0.67      39 M     48 M    0.17    0.32    0.05    0.06     4592     7638       43     63
   4    0     0.07   0.38   0.20    0.61      21 M     29 M    0.25    0.48    0.03    0.04     4872     4725       46     66
   5    1     0.03   0.52   0.05    0.60    2160 K   3663 K    0.41    0.18    0.01    0.01      224       42       33     64
   6    0     0.05   0.72   0.07    0.60    2858 K   3266 K    0.12    0.26    0.01    0.01      392     4151       17     66
   7    1     0.08   0.34   0.24    0.67      41 M     49 M    0.17    0.32    0.05    0.06     4424     7005      224     62
   8    0     0.04   0.73   0.06    0.60    1416 K   3224 K    0.56    0.27    0.00    0.01      336       97        7     66
   9    1     0.13   0.89   0.15    0.60    7083 K   9746 K    0.27    0.44    0.01    0.01      112      150       42     62
  10    0     0.08   0.41   0.21    0.62      24 M     31 M    0.22    0.46    0.03    0.04     4592     3579       62     65
  11    1     0.10   0.85   0.11    0.60    4764 K   6517 K    0.27    0.40    0.00    0.01      168      271        7     62
  12    0     0.05   0.75   0.06    0.60    2336 K   2608 K    0.10    0.36    0.01    0.01      224       76       13     66
  13    1     0.03   0.18   0.17    0.60      38 M     43 M    0.12    0.33    0.13    0.14     3752     6836       10     62
  14    0     0.10   0.76   0.13    0.60    7394 K   8034 K    0.08    0.38    0.01    0.01      168      149      134     66
  15    1     0.00   0.28   0.00    0.60      28 K     43 K    0.34    0.09    0.02    0.03       56        5        0     61
  16    0     0.07   0.39   0.19    0.61      19 M     26 M    0.28    0.49    0.03    0.04     5992     3115       34     66
  17    1     0.03   0.19   0.17    0.60      42 M     47 M    0.12    0.31    0.12    0.14     2800     6635       21     63
  18    0     0.09   0.43   0.21    0.63      20 M     29 M    0.29    0.48    0.02    0.03     6384     3276       55     67
  19    1     0.05   0.72   0.06    0.60    3354 K   3749 K    0.11    0.25    0.01    0.01      224      150        3     63
  20    0     0.03   0.20   0.15    0.60      20 M     25 M    0.20    0.49    0.07    0.09     5768     3300        3     67
  21    1     0.10   0.18   0.54    1.11      73 M     90 M    0.19    0.30    0.07    0.09     7728    13608       53     62
  22    0     0.01   0.17   0.08    0.60      23 M     26 M    0.10    0.29    0.17    0.19     1456     2384        1     67
  23    1     0.09   0.36   0.25    0.70      41 M     49 M    0.16    0.33    0.04    0.05     5208     6895     4769     63
  24    0     0.09   0.76   0.12    0.60    5716 K   6658 K    0.14    0.41    0.01    0.01      168       63      150     67
  25    1     0.11   0.57   0.19    0.62      36 M     41 M    0.12    0.23    0.03    0.04     1288     4469      176     62
  26    0     0.10   0.81   0.12    0.60    3605 K   5665 K    0.36    0.45    0.00    0.01      448       82      177     66
  27    1     0.08   0.36   0.23    0.66      41 M     50 M    0.17    0.31    0.05    0.06     4256     7221      151     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.07   0.49   0.14    0.63     184 M    236 M    0.22    0.44    0.02    0.02    35728    28774     1022     59
 SKT    1     0.07   0.38   0.18    0.70     374 M    448 M    0.16    0.31    0.04    0.05    35000    61274     5599     56
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.43   0.16    0.67     559 M    685 M    0.18    0.36    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   19 G ; Active cycles:   44 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 23.69 %

 C1 core residency: 58.72 %; C3 core residency: 3.68 %; C6 core residency: 13.91 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.43 => corresponds to 10.80 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.71 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       25 G     25 G   |   25%    25%   
 SKT    1       10 G     10 G   |   10%    10%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   70 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    38.54    16.06     244.16      43.05         114.40
 SKT   1    56.29    31.93     256.34      52.95         112.30
---------------------------------------------------------------------------------------------------------------
       *    94.83    47.98     500.51      96.01         112.98
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_tx_s2_n1_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 368d
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  1571.77 --||-- Mem Ch  0: Reads (MB/s):  2168.54 --|
|--            Writes(MB/s):   441.20 --||--            Writes(MB/s):  1422.79 --|
|-- Mem Ch  1: Reads (MB/s):  1575.92 --||-- Mem Ch  1: Reads (MB/s):  2176.86 --|
|--            Writes(MB/s):   444.87 --||--            Writes(MB/s):  1428.89 --|
|-- Mem Ch  2: Reads (MB/s):  1573.81 --||-- Mem Ch  2: Reads (MB/s):  2176.21 --|
|--            Writes(MB/s):   440.20 --||--            Writes(MB/s):  1423.27 --|
|-- Mem Ch  3: Reads (MB/s):  1577.22 --||-- Mem Ch  3: Reads (MB/s):  2186.90 --|
|--            Writes(MB/s):   444.84 --||--            Writes(MB/s):  1430.39 --|
|-- NODE 0 Mem Read (MB/s) :  6298.72 --||-- NODE 1 Mem Read (MB/s) :  8708.52 --|
|-- NODE 0 Mem Write(MB/s) :  1771.12 --||-- NODE 1 Mem Write(MB/s) :  5705.33 --|
|-- NODE 0 P. Write (T/s):     129768 --||-- NODE 1 P. Write (T/s):     139921 --|
|-- NODE 0 Memory (MB/s):     8069.83 --||-- NODE 1 Memory (MB/s):    14413.85 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      15007.23                --|
            |--                System Write Throughput(MB/s):       7476.45                --|
            |--               System Memory Throughput(MB/s):      22483.68                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3763
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8088          12      14 M    93 M    252       0     709 K
 1     195 M        12      21 M   140 M   1169 K     0     548 K
-----------------------------------------------------------------------
 *     195 M        24      35 M   234 M   1169 K     0    1258 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.36        Core1: 25.51        
Core2: 33.72        Core3: 18.11        
Core4: 14.46        Core5: 37.51        
Core6: 25.01        Core7: 27.11        
Core8: 20.43        Core9: 46.23        
Core10: 23.82        Core11: 30.23        
Core12: 20.39        Core13: 29.05        
Core14: 16.69        Core15: 26.11        
Core16: 24.48        Core17: 15.92        
Core18: 24.53        Core19: 19.05        
Core20: 15.55        Core21: 19.12        
Core22: 15.44        Core23: 17.24        
Core24: 29.22        Core25: 16.85        
Core26: 31.00        Core27: 29.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.77
Socket1: 19.98
DDR read Latency(ns)
Socket0: 1839.87
Socket1: 1366.65


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.33        Core1: 24.83        
Core2: 32.23        Core3: 17.93        
Core4: 14.17        Core5: 36.75        
Core6: 23.96        Core7: 26.75        
Core8: 20.10        Core9: 40.51        
Core10: 24.57        Core11: 30.26        
Core12: 20.27        Core13: 28.76        
Core14: 16.25        Core15: 24.89        
Core16: 23.93        Core17: 16.03        
Core18: 25.18        Core19: 18.87        
Core20: 15.45        Core21: 18.92        
Core22: 15.49        Core23: 17.29        
Core24: 26.58        Core25: 16.85        
Core26: 30.00        Core27: 28.87        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.65
Socket1: 19.88
DDR read Latency(ns)
Socket0: 1840.21
Socket1: 1366.11
irq_total: 262532.66020314
cpu_total: 18.10
cpu_0: 18.30
cpu_1: 8.05
cpu_2: 7.78
cpu_3: 31.54
cpu_4: 31.47
cpu_5: 6.12
cpu_6: 6.99
cpu_7: 31.14
cpu_8: 6.85
cpu_9: 0.07
cpu_10: 10.38
cpu_11: 10.58
cpu_12: 7.19
cpu_13: 22.36
cpu_14: 12.18
cpu_15: 6.45
cpu_16: 16.90
cpu_17: 40.72
cpu_18: 14.50
cpu_19: 6.39
cpu_20: 27.48
cpu_21: 38.79
cpu_22: 27.41
cpu_23: 31.94
cpu_24: 12.11
cpu_25: 37.99
cpu_26: 15.10
cpu_27: 20.36
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 235195
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 235195
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 15396311
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 15396311
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 1363324
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1363324
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 12294455678
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 12294455678
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 233277
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 233277
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 16452138
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 16452138
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 12288948047
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 12288948047
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 1363318
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1363318


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.84        Core1: 24.91        
Core2: 31.65        Core3: 18.43        
Core4: 15.38        Core5: 36.84        
Core6: 23.90        Core7: 18.23        
Core8: 21.57        Core9: 22.18        
Core10: 22.34        Core11: 30.68        
Core12: 22.26        Core13: 29.18        
Core14: 16.85        Core15: 25.91        
Core16: 22.00        Core17: 17.00        
Core18: 26.18        Core19: 18.42        
Core20: 16.28        Core21: 21.46        
Core22: 16.27        Core23: 18.40        
Core24: 27.09        Core25: 18.07        
Core26: 34.18        Core27: 29.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.11
Socket1: 20.12
DDR read Latency(ns)
Socket0: 1734.20
Socket1: 1347.05


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.58        Core1: 24.79        
Core2: 32.44        Core3: 18.53        
Core4: 17.57        Core5: 37.44        
Core6: 27.99        Core7: 17.84        
Core8: 23.65        Core9: 22.17        
Core10: 18.19        Core11: 32.45        
Core12: 25.09        Core13: 29.39        
Core14: 18.58        Core15: 27.06        
Core16: 17.29        Core17: 16.94        
Core18: 27.70        Core19: 18.37        
Core20: 19.14        Core21: 26.92        
Core22: 19.01        Core23: 18.42        
Core24: 27.37        Core25: 18.72        
Core26: 35.51        Core27: 29.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.49
Socket1: 21.02
DDR read Latency(ns)
Socket0: 1402.26
Socket1: 1530.68


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.86        Core1: 25.36        
Core2: 36.89        Core3: 19.80        
Core4: 19.28        Core5: 39.96        
Core6: 26.70        Core7: 18.78        
Core8: 24.38        Core9: 28.16        
Core10: 21.37        Core11: 31.85        
Core12: 36.20        Core13: 28.73        
Core14: 19.45        Core15: 27.90        
Core16: 18.86        Core17: 18.02        
Core18: 20.86        Core19: 20.34        
Core20: 20.88        Core21: 27.66        
Core22: 20.97        Core23: 19.18        
Core24: 26.59        Core25: 19.63        
Core26: 34.88        Core27: 28.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.90
Socket1: 22.25
DDR read Latency(ns)
Socket0: 1257.92
Socket1: 1362.65


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.67        Core1: 25.43        
Core2: 34.23        Core3: 19.73        
Core4: 19.37        Core5: 39.21        
Core6: 25.93        Core7: 19.06        
Core8: 24.80        Core9: 27.65        
Core10: 21.22        Core11: 32.07        
Core12: 38.36        Core13: 27.97        
Core14: 19.16        Core15: 27.44        
Core16: 18.56        Core17: 18.23        
Core18: 20.93        Core19: 19.98        
Core20: 20.94        Core21: 27.76        
Core22: 21.08        Core23: 19.37        
Core24: 27.69        Core25: 19.88        
Core26: 34.41        Core27: 28.00        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.86
Socket1: 22.29
DDR read Latency(ns)
Socket0: 1261.32
Socket1: 1359.25
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 14600
Program exited with status 0
----------------------------------------------------------------------------------------------
Cleaning upTime elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14413656114; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14413661566; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206891280; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206891280; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206894594; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206894594; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206897585; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206897585; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206908587; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206908587; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005767709; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4707020; Consumed Joules: 287.29; Watts: 47.84; Thermal headroom below TjMax: 59
S0; Consumed DRAM energy units: 3361790; Consumed DRAM Joules: 51.44; DRAM Watts: 8.57
S1P0; QPIClocks: 14413608210; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14413611166; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206931634; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206931634; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206931509; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206931509; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206938395; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206938395; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206910152; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206910152; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005806438; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 4927461; Consumed Joules: 300.75; Watts: 50.08; Thermal headroom below TjMax: 55
S1; Consumed DRAM energy units: 3971856; Consumed DRAM Joules: 60.77; DRAM Watts: 10.12
----------------------------------------------------------------------------------------------

 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 39d9
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.09   0.35   0.24    0.68      29 M     38 M    0.24    0.43    0.03    0.04     4704     4836      188     66
   1    1     0.02   0.55   0.03    0.60     987 K   1816 K    0.46    0.31    0.01    0.01      168      107       31     63
   2    0     0.05   0.68   0.07    0.60    3487 K   3580 K    0.03    0.28    0.01    0.01      168      113       42     65
   3    1     0.12   0.41   0.30    0.76      31 M     41 M    0.25    0.41    0.03    0.03     5040     5954       13     62
   4    0     0.12   0.42   0.28    0.73      26 M     36 M    0.28    0.45    0.02    0.03     4704     4582      159     66
   5    1     0.07   0.88   0.08    0.60    4038 K   5000 K    0.19    0.27    0.01    0.01      168       25      115     64
   6    0     0.05   0.74   0.07    0.60    1584 K   2297 K    0.31    0.31    0.00    0.00      168       33       33     66
   7    1     0.08   0.44   0.18    0.64      31 M     37 M    0.16    0.31    0.04    0.05     5320     4746       10     62
   8    0     0.07   0.90   0.08    0.60    1954 K   4515 K    0.57    0.28    0.00    0.01      560      134       10     65
   9    1     0.05   0.63   0.08    0.60    5441 K   5667 K    0.04    0.18    0.01    0.01        0        9      102     62
  10    0     0.04   0.23   0.17    0.60      26 M     33 M    0.19    0.44    0.07    0.09     4312     4616        0     65
  11    1     0.10   0.95   0.10    0.60    5753 K   7905 K    0.27    0.30    0.01    0.01        0      138      123     62
  12    0     0.00   0.28   0.00    0.60      31 K     48 K    0.35    0.09    0.02    0.03        0        0        0     67
  13    1     0.12   0.48   0.25    0.71      29 M     38 M    0.23    0.38    0.02    0.03     3528     5284       40     62
  14    0     0.10   0.87   0.12    0.60    2641 K   3908 K    0.32    0.56    0.00    0.00      112      216       17     66
  15    1     0.05   0.75   0.07    0.60    2917 K   3355 K    0.13    0.31    0.01    0.01      112       97      101     61
  16    0     0.20   0.53   0.38    0.85      31 M     44 M    0.30    0.44    0.02    0.02     5936     4298       26     65
  17    1     0.15   0.51   0.29    0.75      31 M     40 M    0.21    0.41    0.02    0.03     4032     5756       75     62
  18    0     0.03   0.21   0.14    0.60      27 M     32 M    0.14    0.38    0.10    0.11     3192     3772        2     67
  19    1     0.05   0.80   0.06    0.60    1404 K   1947 K    0.28    0.39    0.00    0.00      112      122        0     63
  20    0     0.04   0.24   0.17    0.61      26 M     33 M    0.19    0.44    0.07    0.08     4760     4450       22     66
  21    1     0.08   0.29   0.27    0.72      61 M     69 M    0.12    0.24    0.08    0.09     5264     8477       13     63
  22    0     0.04   0.21   0.17    0.60      27 M     32 M    0.17    0.44    0.08    0.09     5432     4845        3     67
  23    1     0.02   0.18   0.12    0.60      29 M     33 M    0.12    0.30    0.14    0.16     4704     4676        5     64
  24    0     0.12   0.85   0.14    0.60    5200 K   7209 K    0.28    0.47    0.00    0.01       56      152       81     67
  25    1     0.09   0.38   0.24    0.67      32 M     40 M    0.20    0.40    0.04    0.04     3472     6050        6     62
  26    0     0.10   0.75   0.13    0.60    6965 K   7297 K    0.05    0.38    0.01    0.01      224       74      180     66
  27    1     0.04   0.22   0.18    0.60      29 M     36 M    0.19    0.41    0.08    0.09     4480     6082        7     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.07   0.48   0.15    0.66     217 M    279 M    0.22    0.43    0.02    0.03    34328    32121      763     59
 SKT    1     0.07   0.46   0.16    0.67     296 M    362 M    0.18    0.35    0.03    0.04    36400    47523      641     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.47   0.16    0.67     513 M    642 M    0.20    0.39    0.02    0.03     N/A     N/A     N/A      N/A

 Instructions retired:   20 G ; Active cycles:   44 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 23.56 %

 C1 core residency: 54.55 %; C3 core residency: 2.70 %; C6 core residency: 19.18 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.47 => corresponds to 11.73 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.84 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       25 G     25 G   |   26%    26%   
 SKT    1     9517 M   9515 M   |    9%     9%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   70 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    44.41    19.32     242.39      44.87         111.89
 SKT   1    43.69    27.00     249.23      48.83         111.41
---------------------------------------------------------------------------------------------------------------
       *    88.10    46.32     491.61      93.70         111.61
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_tx_s2_n1_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3abe
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  1750.27 --||-- Mem Ch  0: Reads (MB/s):  2494.87 --|
|--            Writes(MB/s):   612.67 --||--            Writes(MB/s):  1538.00 --|
|-- Mem Ch  1: Reads (MB/s):  1756.09 --||-- Mem Ch  1: Reads (MB/s):  2503.95 --|
|--            Writes(MB/s):   615.31 --||--            Writes(MB/s):  1543.61 --|
|-- Mem Ch  2: Reads (MB/s):  1757.47 --||-- Mem Ch  2: Reads (MB/s):  2502.27 --|
|--            Writes(MB/s):   610.98 --||--            Writes(MB/s):  1537.65 --|
|-- Mem Ch  3: Reads (MB/s):  1756.28 --||-- Mem Ch  3: Reads (MB/s):  2516.22 --|
|--            Writes(MB/s):   615.48 --||--            Writes(MB/s):  1545.97 --|
|-- NODE 0 Mem Read (MB/s) :  7020.11 --||-- NODE 1 Mem Read (MB/s) : 10017.30 --|
|-- NODE 0 Mem Write(MB/s) :  2454.43 --||-- NODE 1 Mem Write(MB/s) :  6165.24 --|
|-- NODE 0 P. Write (T/s):     131131 --||-- NODE 1 P. Write (T/s):     143617 --|
|-- NODE 0 Memory (MB/s):     9474.54 --||-- NODE 1 Memory (MB/s):    16182.53 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      17037.41                --|
            |--                System Write Throughput(MB/s):       8619.67                --|
            |--               System Memory Throughput(MB/s):      25657.08                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3b95
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8844           0      15 M   119 M    516       0     732 K
 1     195 M        12      19 M   120 M   1186 K     0     484 K
-----------------------------------------------------------------------
 *     195 M        12      34 M   239 M   1187 K     0    1217 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.17        Core1: 26.06        
Core2: 34.03        Core3: 28.29        
Core4: 18.12        Core5: 24.71        
Core6: 31.30        Core7: 28.51        
Core8: 25.18        Core9: 29.01        
Core10: 17.46        Core11: 34.59        
Core12: 26.64        Core13: 15.87        
Core14: 24.49        Core15: 36.98        
Core16: 17.63        Core17: 16.32        
Core18: 18.31        Core19: 35.76        
Core20: 18.06        Core21: 27.87        
Core22: 27.16        Core23: 16.54        
Core24: 36.71        Core25: 16.26        
Core26: 25.24        Core27: 28.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.19
Socket1: 20.68
DDR read Latency(ns)
Socket0: 1334.11
Socket1: 1946.90


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.12        Core1: 25.99        
Core2: 34.22        Core3: 28.33        
Core4: 17.08        Core5: 25.20        
Core6: 27.81        Core7: 28.54        
Core8: 26.40        Core9: 28.53        
Core10: 17.56        Core11: 39.33        
Core12: 25.96        Core13: 15.75        
Core14: 22.71        Core15: 37.37        
Core16: 17.82        Core17: 16.45        
Core18: 18.96        Core19: 41.55        
Core20: 18.44        Core21: 28.67        
Core22: 27.62        Core23: 16.28        
Core24: 36.40        Core25: 16.41        
Core26: 24.87        Core27: 28.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.07
Socket1: 20.77
DDR read Latency(ns)
Socket0: 1303.40
Socket1: 1991.40
irq_total: 274839.801704433
cpu_total: 19.18
cpu_0: 29.79
cpu_1: 12.50
cpu_2: 13.16
cpu_3: 24.53
cpu_4: 28.39
cpu_5: 12.03
cpu_6: 7.11
cpu_7: 18.95
cpu_8: 7.78
cpu_9: 16.95
cpu_10: 30.92
cpu_11: 0.13
cpu_12: 7.11
cpu_13: 31.12
cpu_14: 6.72
cpu_15: 10.84
cpu_16: 27.26
cpu_17: 33.11
cpu_18: 25.86
cpu_19: 5.59
cpu_20: 27.13
cpu_21: 31.85
cpu_22: 15.43
cpu_23: 29.32
cpu_24: 7.31
cpu_25: 34.44
cpu_26: 14.16
cpu_27: 27.39
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 12344146971
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 12344146971
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 1369443
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1369443
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 16629266
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 16629266
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 1369441
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1369441
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 17723270
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 17723270
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 12349643626
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 12349643626
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 253304
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 253304
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 251958
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 251958


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.57        Core1: 24.91        
Core2: 32.20        Core3: 22.60        
Core4: 15.49        Core5: 25.30        
Core6: 25.99        Core7: 27.77        
Core8: 25.67        Core9: 30.00        
Core10: 16.36        Core11: 29.65        
Core12: 25.34        Core13: 23.71        
Core14: 22.50        Core15: 37.81        
Core16: 16.74        Core17: 15.70        
Core18: 26.06        Core19: 20.28        
Core20: 17.15        Core21: 28.60        
Core22: 26.90        Core23: 15.88        
Core24: 28.23        Core25: 15.50        
Core26: 24.71        Core27: 28.51        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.58
Socket1: 21.13
DDR read Latency(ns)
Socket0: 1337.96
Socket1: 1825.72


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.76        Core1: 25.73        
Core2: 31.86        Core3: 16.71        
Core4: 16.75        Core5: 25.94        
Core6: 28.90        Core7: 28.88        
Core8: 26.42        Core9: 31.05        
Core10: 17.29        Core11: 41.85        
Core12: 24.96        Core13: 20.99        
Core14: 23.54        Core15: 38.10        
Core16: 17.47        Core17: 17.34        
Core18: 24.01        Core19: 20.18        
Core20: 17.94        Core21: 28.97        
Core22: 26.38        Core23: 17.35        
Core24: 30.64        Core25: 17.49        
Core26: 25.72        Core27: 27.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.44
Socket1: 21.06
DDR read Latency(ns)
Socket0: 1352.34
Socket1: 1660.88


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.49        Core1: 25.84        
Core2: 33.31        Core3: 18.34        
Core4: 18.07        Core5: 26.14        
Core6: 30.64        Core7: 28.80        
Core8: 27.17        Core9: 29.89        
Core10: 19.06        Core11: 37.92        
Core12: 30.46        Core13: 18.52        
Core14: 23.56        Core15: 34.58        
Core16: 19.08        Core17: 19.38        
Core18: 19.99        Core19: 20.28        
Core20: 19.23        Core21: 28.94        
Core22: 22.42        Core23: 18.94        
Core24: 36.79        Core25: 19.41        
Core26: 26.31        Core27: 23.57        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.32
Socket1: 21.64
DDR read Latency(ns)
Socket0: 1342.48
Socket1: 1453.41


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.35        Core1: 25.88        
Core2: 32.05        Core3: 20.70        
Core4: 18.69        Core5: 25.98        
Core6: 30.31        Core7: 28.87        
Core8: 27.01        Core9: 30.03        
Core10: 19.30        Core11: 40.45        
Core12: 31.27        Core13: 19.43        
Core14: 23.75        Core15: 32.54        
Core16: 19.51        Core17: 20.12        
Core18: 20.70        Core19: 28.70        
Core20: 19.44        Core21: 28.21        
Core22: 20.06        Core23: 19.47        
Core24: 34.99        Core25: 20.38        
Core26: 25.00        Core27: 21.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.66
Socket1: 22.32
DDR read Latency(ns)
Socket0: 1334.18
Socket1: 1350.67
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 15668
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14415818698; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14415825754; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7207985297; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7207985297; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7207990927; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7207990927; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7207996386; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7207996386; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7208001269; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7208001269; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006673819; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4760456; Consumed Joules: 290.56; Watts: 48.38; Thermal headroom below TjMax: 59
S0; Consumed DRAM energy units: 3447498; Consumed DRAM Joules: 52.75; DRAM Watts: 8.78
S1P0; QPIClocks: 14415834754; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14415839346; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7208022733; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7208022733; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7208022928; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7208022928; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7208023815; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7208023815; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7208023994; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7208023994; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006721148; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 4883952; Consumed Joules: 298.09; Watts: 49.63; Thermal headroom below TjMax: 56
S1; Consumed DRAM energy units: 3906465; Consumed DRAM Joules: 59.77; DRAM Watts: 9.95
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3e05
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.05   0.39   0.13    0.61      25 M     28 M    0.13    0.29    0.05    0.06     2632     2770       95     67
   1    1     0.09   0.74   0.12    0.60    3884 K   5309 K    0.27    0.43    0.00    0.01      560      531       24     63
   2    0     0.08   0.72   0.11    0.60    5938 K   6757 K    0.12    0.37    0.01    0.01      560      148      185     65
   3    1     0.11   0.39   0.29    0.76      40 M     49 M    0.18    0.33    0.04    0.04     4816     6763      227     63
   4    0     0.12   0.43   0.27    0.72      26 M     34 M    0.25    0.45    0.02    0.03     4144     6355      137     66
   5    1     0.12   1.07   0.11    0.60    4095 K   7435 K    0.45    0.31    0.00    0.01      336      116       20     64
   6    0     0.05   0.74   0.06    0.60    2141 K   2519 K    0.15    0.28    0.00    0.01      392     2033       16     66
   7    1     0.04   0.22   0.18    0.60      36 M     43 M    0.15    0.34    0.10    0.11     5264     6676       41     63
   8    0     0.05   0.76   0.06    0.60    3221 K   4336 K    0.26    0.33    0.01    0.01      280      138       10     65
   9    1     0.10   0.83   0.12    0.60    6851 K   7882 K    0.13    0.38    0.01    0.01      224       81      130     62
  10    0     0.07   0.36   0.18    0.60      22 M     29 M    0.24    0.47    0.03    0.04     4984     4017       10     64
  11    1     0.00   0.27   0.00    0.60      50 K     84 K    0.41    0.10    0.02    0.03       56        0        2     62
  12    0     0.05   0.69   0.07    0.60    3682 K   4084 K    0.10    0.29    0.01    0.01      560      134        8     66
  13    1     0.08   0.32   0.23    0.67      39 M     47 M    0.16    0.33    0.05    0.06     3584     6642       97     62
  14    0     0.05   0.72   0.07    0.60    1609 K   2604 K    0.38    0.33    0.00    0.01      168      137       12     66
  15    1     0.10   0.83   0.12    0.60    7709 K   8628 K    0.11    0.37    0.01    0.01      224      174      337     61
  16    0     0.04   0.23   0.15    0.60      21 M     26 M    0.21    0.48    0.06    0.08     5544     3890       16     66
  17    1     0.10   0.40   0.25    0.68      41 M     48 M    0.15    0.33    0.04    0.05     2632     6155     4906     62
  18    0     0.08   0.39   0.21    0.63      26 M     33 M    0.21    0.44    0.03    0.04     5320     4057       80     67
  19    1     0.05   0.74   0.06    0.60    2578 K   2968 K    0.13    0.26    0.01    0.01      112       86       59     63
  20    0     0.04   0.24   0.15    0.60      20 M     26 M    0.23    0.48    0.06    0.07     5600     4004        0     66
  21    1     0.14   0.32   0.44    0.94      65 M     78 M    0.17    0.29    0.05    0.06     7616    10788       23     62
  22    0     0.03   0.22   0.16    0.60      22 M     28 M    0.19    0.46    0.07    0.08     4984     3975       16     67
  23    1     0.03   0.20   0.17    0.60      35 M     41 M    0.14    0.35    0.11    0.12     4032     6913        7     63
  24    0     0.05   0.66   0.07    0.61    3692 K   3786 K    0.03    0.22    0.01    0.01        0        8      102     67
  25    1     0.10   0.42   0.25    0.69      41 M     49 M    0.16    0.30    0.04    0.05     3024     6626      122     63
  26    0     0.12   0.96   0.12    0.60    4249 K   6049 K    0.30    0.47    0.00    0.01      280      164       21     67
  27    1     0.09   0.38   0.23    0.66      41 M     49 M    0.16    0.31    0.05    0.06     3920     6864       10     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.06   0.47   0.13    0.62     189 M    238 M    0.21    0.43    0.02    0.03    35448    31830      708     59
 SKT    1     0.08   0.45   0.18    0.69     367 M    439 M    0.17    0.32    0.03    0.04    36400    58415     6005     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.46   0.16    0.66     556 M    678 M    0.18    0.37    0.03    0.03     N/A     N/A     N/A      N/A

 Instructions retired:   20 G ; Active cycles:   44 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 23.85 %

 C1 core residency: 57.75 %; C3 core residency: 2.28 %; C6 core residency: 16.12 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.46 => corresponds to 11.39 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.79 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       24 G     24 G   |   25%    25%   
 SKT    1       10 G     10 G   |   10%    10%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   70 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    39.74    16.58     241.57      43.37         113.00
 SKT   1    54.32    32.00     253.87      52.36         112.15
---------------------------------------------------------------------------------------------------------------
       *    94.05    48.58     495.44      95.73         112.43
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_tx_s2_n1_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3eeb
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  2241.29 --||-- Mem Ch  0: Reads (MB/s):  2018.57 --|
|--            Writes(MB/s):   982.29 --||--            Writes(MB/s):  1264.03 --|
|-- Mem Ch  1: Reads (MB/s):  2246.05 --||-- Mem Ch  1: Reads (MB/s):  2028.10 --|
|--            Writes(MB/s):   983.14 --||--            Writes(MB/s):  1268.66 --|
|-- Mem Ch  2: Reads (MB/s):  2248.53 --||-- Mem Ch  2: Reads (MB/s):  2025.14 --|
|--            Writes(MB/s):   979.33 --||--            Writes(MB/s):  1263.84 --|
|-- Mem Ch  3: Reads (MB/s):  2246.91 --||-- Mem Ch  3: Reads (MB/s):  2046.82 --|
|--            Writes(MB/s):   983.31 --||--            Writes(MB/s):  1272.01 --|
|-- NODE 0 Mem Read (MB/s) :  8982.78 --||-- NODE 1 Mem Read (MB/s) :  8118.63 --|
|-- NODE 0 Mem Write(MB/s) :  3928.06 --||-- NODE 1 Mem Write(MB/s) :  5068.53 --|
|-- NODE 0 P. Write (T/s):     135482 --||-- NODE 1 P. Write (T/s):     138134 --|
|-- NODE 0 Memory (MB/s):    12910.85 --||-- NODE 1 Memory (MB/s):    13187.16 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      17101.41                --|
            |--                System Write Throughput(MB/s):       8996.60                --|
            |--               System Memory Throughput(MB/s):      26098.01                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3fc5
Program exited with status 0
Cleaning upSkt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    9108         252      16 M   114 M    252       0     781 K
 1     196 M         0      18 M   127 M   1092 K     0     562 K
-----------------------------------------------------------------------
 *     196 M       252      34 M   241 M   1092 K     0    1344 K


 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.83        Core1: 28.75        
Core2: 28.75        Core3: 20.18        
Core4: 16.46        Core5: 34.01        
Core6: 27.75        Core7: 29.06        
Core8: 21.83        Core9: 35.35        
Core10: 16.74        Core11: 24.89        
Core12: 30.40        Core13: 28.04        
Core14: 27.48        Core15: 35.19        
Core16: 16.23        Core17: 21.10        
Core18: 25.43        Core19: 33.07        
Core20: 26.14        Core21: 21.01        
Core22: 16.65        Core23: 20.12        
Core24: 27.86        Core25: 21.48        
Core26: 26.23        Core27: 20.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.15
Socket1: 22.22
DDR read Latency(ns)
Socket0: 1614.41
Socket1: 1144.55


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.00        Core1: 31.24        
Core2: 30.97        Core3: 20.10        
Core4: 16.71        Core5: 34.29        
Core6: 26.66        Core7: 29.01        
Core8: 21.96        Core9: 33.34        
Core10: 17.01        Core11: 25.22        
Core12: 29.78        Core13: 28.47        
Core14: 27.54        Core15: 33.14        
Core16: 16.54        Core17: 20.75        
Core18: 24.86        Core19: 32.72        
Core20: 25.68        Core21: 21.14        
Core22: 17.10        Core23: 20.18        
Core24: 26.66        Core25: 21.39        
Core26: 25.20        Core27: 20.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.27
Socket1: 22.29
DDR read Latency(ns)
Socket0: 1614.44
Socket1: 1146.16
irq_total: 270894.959465614
cpu_total: 19.83
cpu_0: 24.14
cpu_1: 15.23
cpu_2: 7.18
cpu_3: 32.25
cpu_4: 30.65
cpu_5: 0.27
cpu_6: 19.55
cpu_7: 14.56
cpu_8: 7.51
cpu_9: 6.52
cpu_10: 33.78
cpu_11: 10.44
cpu_12: 12.17
cpu_13: 22.21
cpu_14: 15.09
cpu_15: 7.05
cpu_16: 26.33
cpu_17: 29.32
cpu_18: 19.08
cpu_19: 14.83
cpu_20: 27.93
cpu_21: 31.38
cpu_22: 26.46
cpu_23: 31.65
cpu_24: 14.83
cpu_25: 29.19
cpu_26: 13.50
cpu_27: 31.78
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 1374731
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1374731
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 15303137
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 15303137
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 12397335318
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 12397335318
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 14397849
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 14397849
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 218660
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 218660
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 218149
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 218149
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 1374732
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1374732
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 12391832862
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 12391832862


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.30        Core1: 29.84        
Core2: 30.91        Core3: 20.24        
Core4: 16.59        Core5: 36.62        
Core6: 26.50        Core7: 28.72        
Core8: 21.82        Core9: 32.65        
Core10: 17.03        Core11: 25.28        
Core12: 29.31        Core13: 28.28        
Core14: 27.56        Core15: 31.89        
Core16: 16.32        Core17: 20.43        
Core18: 25.17        Core19: 31.34        
Core20: 24.80        Core21: 20.84        
Core22: 16.82        Core23: 19.93        
Core24: 26.61        Core25: 20.93        
Core26: 25.10        Core27: 20.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.13
Socket1: 22.14
DDR read Latency(ns)
Socket0: 1594.00
Socket1: 1167.57


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.64        Core1: 30.01        
Core2: 33.85        Core3: 20.74        
Core4: 16.33        Core5: 35.55        
Core6: 26.83        Core7: 28.87        
Core8: 22.11        Core9: 34.81        
Core10: 17.08        Core11: 25.21        
Core12: 30.59        Core13: 27.77        
Core14: 27.29        Core15: 31.31        
Core16: 16.27        Core17: 20.37        
Core18: 25.39        Core19: 30.91        
Core20: 25.61        Core21: 20.55        
Core22: 16.85        Core23: 19.49        
Core24: 26.90        Core25: 20.86        
Core26: 25.84        Core27: 21.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.15
Socket1: 22.10
DDR read Latency(ns)
Socket0: 1594.96
Socket1: 1181.10


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.83        Core1: 30.74        
Core2: 31.83        Core3: 19.76        
Core4: 17.45        Core5: 35.82        
Core6: 26.55        Core7: 27.80        
Core8: 22.31        Core9: 34.36        
Core10: 17.63        Core11: 24.75        
Core12: 29.08        Core13: 27.74        
Core14: 27.72        Core15: 36.43        
Core16: 17.75        Core17: 19.17        
Core18: 25.58        Core19: 31.17        
Core20: 26.77        Core21: 27.18        
Core22: 18.26        Core23: 18.70        
Core24: 26.70        Core25: 19.63        
Core26: 25.64        Core27: 20.41        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.15
Socket1: 22.38
DDR read Latency(ns)
Socket0: 1451.79
Socket1: 1310.29


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.35        Core1: 29.86        
Core2: 29.70        Core3: 18.72        
Core4: 17.29        Core5: 37.37        
Core6: 26.73        Core7: 28.31        
Core8: 22.28        Core9: 32.38        
Core10: 17.89        Core11: 24.90        
Core12: 29.19        Core13: 27.94        
Core14: 27.94        Core15: 35.11        
Core16: 17.73        Core17: 19.72        
Core18: 25.85        Core19: 31.36        
Core20: 26.13        Core21: 28.29        
Core22: 18.04        Core23: 19.30        
Core24: 26.62        Core25: 20.14        
Core26: 25.50        Core27: 19.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.00
Socket1: 22.45
DDR read Latency(ns)
Socket0: 1470.74
Socket1: 1296.07
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 16742
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14412907446; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14412912238; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206536252; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206536252; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206538939; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206538939; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206541563; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206541563; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206536426; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206536426; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005485777; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4750736; Consumed Joules: 289.96; Watts: 48.29; Thermal headroom below TjMax: 58
S0; Consumed DRAM energy units: 3393063; Consumed DRAM Joules: 51.91; DRAM Watts: 8.65
S1P0; QPIClocks: 14412964378; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14412967258; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206596903; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206596903; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206593216; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206593216; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206593620; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206593620; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206586784; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206586784; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005515251; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 4765821; Consumed Joules: 290.88; Watts: 48.44; Thermal headroom below TjMax: 56
S1; Consumed DRAM energy units: 3853373; Consumed DRAM Joules: 58.96; DRAM Watts: 9.82
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4237
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.03   0.34   0.10    0.60      21 M     25 M    0.12    0.29    0.06    0.07     3360     2225       66     67
   1    1     0.09   0.72   0.12    0.60    4771 K   5983 K    0.20    0.41    0.01    0.01      448      526      114     63
   2    0     0.05   0.68   0.08    0.60    3242 K   3687 K    0.12    0.26    0.01    0.01      280       93      200     65
   3    1     0.08   0.32   0.24    0.69      37 M     45 M    0.18    0.36    0.05    0.06     4032     7126       18     63
   4    0     0.07   0.39   0.18    0.64      20 M     27 M    0.24    0.45    0.03    0.04     2968     3284       94     66
   5    1     0.00   0.23   0.00    0.60     150 K    264 K    0.43    0.08    0.01    0.03      112       12       17     64
   6    0     0.14   0.87   0.16    0.60    6961 K   9721 K    0.28    0.45    0.01    0.01      448       31      204     66
   7    1     0.02   0.17   0.10    0.60      32 M     35 M    0.08    0.24    0.19    0.21     2968     4621       11     63
   8    0     0.05   0.85   0.06    0.60    1443 K   3383 K    0.57    0.35    0.00    0.01      224      116        8     66
   9    1     0.05   0.69   0.08    0.60    4623 K   4822 K    0.04    0.23    0.01    0.01      224       86       54     63
  10    0     0.11   0.45   0.25    0.69      20 M     29 M    0.31    0.52    0.02    0.03     6272     3543      190     65
  11    1     0.08   0.93   0.09    0.60    3271 K   6495 K    0.50    0.28    0.00    0.01      168      161        9     62
  12    0     0.09   0.75   0.12    0.60    5632 K   6806 K    0.17    0.40    0.01    0.01      672      129       77     66
  13    1     0.08   0.31   0.27    0.71      38 M     47 M    0.18    0.36    0.05    0.06     3472     6972      139     62
  14    0     0.11   0.76   0.14    0.60    7386 K   9082 K    0.19    0.40    0.01    0.01      504      289       88     66
  15    1     0.05   0.67   0.07    0.60    4657 K   4879 K    0.05    0.21    0.01    0.01      112      125      126     61
  16    0     0.04   0.24   0.16    0.60      13 M     19 M    0.34    0.59    0.03    0.05     5488     3182        2     66
  17    1     0.04   0.20   0.19    0.61      36 M     43 M    0.15    0.37    0.09    0.11     2856     6409       18     63
  18    0     0.04   0.23   0.16    0.60      15 M     21 M    0.30    0.57    0.04    0.06     5992     3345        0     66
  19    1     0.11   0.80   0.13    0.60    7950 K   8729 K    0.09    0.38    0.01    0.01      168      125      193     63
  20    0     0.06   0.44   0.13    0.60      24 M     28 M    0.15    0.34    0.04    0.05     2856     2729      140     67
  21    1     0.04   0.14   0.30    0.86      59 M     68 M    0.13    0.28    0.14    0.16     8400     9661       23     63
  22    0     0.04   0.23   0.16    0.60      14 M     21 M    0.31    0.57    0.04    0.06     4984     3346        0     67
  23    1     0.09   0.36   0.26    0.70      34 M     43 M    0.20    0.39    0.04    0.05     4368     6892       20     64
  24    0     0.10   0.73   0.13    0.60    7201 K   8296 K    0.13    0.37    0.01    0.01      224      133      116     67
  25    1     0.04   0.21   0.20    0.63      37 M     44 M    0.15    0.36    0.09    0.10     4200     7174       30     63
  26    0     0.11   0.79   0.13    0.60    6719 K   8340 K    0.19    0.38    0.01    0.01      560      144       79     66
  27    1     0.09   0.35   0.25    0.69      38 M     46 M    0.18    0.36    0.04    0.05     3976     7116       15     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.07   0.52   0.14    0.61     168 M    222 M    0.24    0.47    0.02    0.02    34832    22589     1264     59
 SKT    1     0.06   0.37   0.16    0.67     340 M    405 M    0.16    0.34    0.04    0.05    35504    57006      787     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.44   0.15    0.64     509 M    628 M    0.19    0.39    0.03    0.03     N/A     N/A     N/A      N/A

 Instructions retired:   18 G ; Active cycles:   42 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 23.75 %

 C1 core residency: 54.27 %; C3 core residency: 1.48 %; C6 core residency: 20.50 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.44 => corresponds to 11.06 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.69 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       24 G     24 G   |   25%    25%   
 SKT    1     9959 M   9870 M   |   10%    10%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   68 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    36.68    13.56     240.04      41.76         114.83
 SKT   1    51.30    30.68     248.71      51.53         112.67
---------------------------------------------------------------------------------------------------------------
       *    87.98    44.24     488.74      93.29         113.36
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_tx_s2_n1_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 431b
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  2098.94 --||-- Mem Ch  0: Reads (MB/s):  2260.63 --|
|--            Writes(MB/s):   882.72 --||--            Writes(MB/s):  1356.66 --|
|-- Mem Ch  1: Reads (MB/s):  2103.70 --||-- Mem Ch  1: Reads (MB/s):  2261.34 --|
|--            Writes(MB/s):   884.84 --||--            Writes(MB/s):  1360.22 --|
|-- Mem Ch  2: Reads (MB/s):  2106.43 --||-- Mem Ch  2: Reads (MB/s):  2260.29 --|
|--            Writes(MB/s):   881.18 --||--            Writes(MB/s):  1355.54 --|
|-- Mem Ch  3: Reads (MB/s):  2106.27 --||-- Mem Ch  3: Reads (MB/s):  2291.22 --|
|--            Writes(MB/s):   885.40 --||--            Writes(MB/s):  1365.72 --|
|-- NODE 0 Mem Read (MB/s) :  8415.34 --||-- NODE 1 Mem Read (MB/s) :  9073.48 --|
|-- NODE 0 Mem Write(MB/s) :  3534.14 --||-- NODE 1 Mem Write(MB/s) :  5438.13 --|
|-- NODE 0 P. Write (T/s):     134137 --||-- NODE 1 P. Write (T/s):     140851 --|
|-- NODE 0 Memory (MB/s):    11949.48 --||-- NODE 1 Memory (MB/s):    14511.61 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      17488.82                --|
            |--                System Write Throughput(MB/s):       8972.27                --|
            |--               System Memory Throughput(MB/s):      26461.09                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 43f0
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8796         120      15 M   108 M      0       0     647 K
 1     196 M         0      23 M   138 M   1546 K     0     699 K
-----------------------------------------------------------------------
 *     196 M       120      39 M   246 M   1546 K     0    1346 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.91        Core1: 35.96        
Core2: 36.04        Core3: 21.17        
Core4: 18.21        Core5: 36.32        
Core6: 32.58        Core7: 26.16        
Core8: 32.28        Core9: 43.19        
Core10: 18.25        Core11: 38.46        
Core12: 22.48        Core13: 20.43        
Core14: 27.54        Core15: 32.84        
Core16: 17.85        Core17: 21.91        
Core18: 23.32        Core19: 24.93        
Core20: 18.34        Core21: 23.07        
Core22: 19.23        Core23: 22.07        
Core24: 28.31        Core25: 22.78        
Core26: 25.75        Core27: 22.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.45
Socket1: 22.63
DDR read Latency(ns)
Socket0: 1520.65
Socket1: 1113.12


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.33        Core1: 36.19        
Core2: 37.49        Core3: 22.88        
Core4: 19.74        Core5: 34.58        
Core6: 31.89        Core7: 23.63        
Core8: 31.66        Core9: 44.98        
Core10: 19.57        Core11: 38.60        
Core12: 24.38        Core13: 20.63        
Core14: 29.19        Core15: 34.34        
Core16: 19.55        Core17: 23.03        
Core18: 19.75        Core19: 24.17        
Core20: 19.68        Core21: 23.20        
Core22: 20.37        Core23: 23.56        
Core24: 27.74        Core25: 22.92        
Core26: 24.94        Core27: 24.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.25
Socket1: 23.30
DDR read Latency(ns)
Socket0: 1481.99
Socket1: 1011.53
irq_total: 265672.383907786
cpu_total: 20.39
cpu_0: 22.67
cpu_1: 8.98
cpu_2: 4.59
cpu_3: 36.97
cpu_4: 29.92
cpu_5: 0.13
cpu_6: 15.89
cpu_7: 27.53
cpu_8: 0.13
cpu_9: 5.52
cpu_10: 35.04
cpu_11: 2.13
cpu_12: 11.50
cpu_13: 38.50
cpu_14: 11.70
cpu_15: 14.83
cpu_16: 25.07
cpu_17: 27.53
cpu_18: 34.64
cpu_19: 5.59
cpu_20: 24.53
cpu_21: 42.35
cpu_22: 25.86
cpu_23: 28.19
cpu_24: 21.48
cpu_25: 28.92
cpu_26: 12.30
cpu_27: 28.06
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 12400655004
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 12400655004
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 1375710
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1375710
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 324885
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 324885
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 1375703
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1375703
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 324880
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 324880
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 12406094075
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 12406094075
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 22741869
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 22741869
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 21442115
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 21442115


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.34        Core1: 35.54        
Core2: 40.83        Core3: 22.52        
Core4: 19.60        Core5: 27.54        
Core6: 31.69        Core7: 23.87        
Core8: 29.73        Core9: 25.50        
Core10: 19.41        Core11: 38.82        
Core12: 24.02        Core13: 20.70        
Core14: 28.86        Core15: 34.64        
Core16: 19.58        Core17: 23.53        
Core18: 19.55        Core19: 23.64        
Core20: 19.62        Core21: 23.15        
Core22: 20.35        Core23: 23.26        
Core24: 27.74        Core25: 23.27        
Core26: 25.54        Core27: 24.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.18
Socket1: 23.38
DDR read Latency(ns)
Socket0: 1478.85
Socket1: 1010.53


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.33        Core1: 36.21        
Core2: 39.09        Core3: 22.28        
Core4: 19.62        Core5: 37.43        
Core6: 33.57        Core7: 23.84        
Core8: 34.60        Core9: 23.72        
Core10: 19.44        Core11: 39.15        
Core12: 25.82        Core13: 21.17        
Core14: 29.02        Core15: 35.49        
Core16: 19.42        Core17: 23.08        
Core18: 19.68        Core19: 24.29        
Core20: 19.76        Core21: 22.99        
Core22: 20.19        Core23: 23.61        
Core24: 28.61        Core25: 22.95        
Core26: 26.37        Core27: 24.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.26
Socket1: 23.31
DDR read Latency(ns)
Socket0: 1488.36
Socket1: 1010.88


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.85        Core1: 36.74        
Core2: 37.59        Core3: 22.26        
Core4: 19.43        Core5: 39.35        
Core6: 32.21        Core7: 23.73        
Core8: 33.38        Core9: 22.32        
Core10: 19.76        Core11: 38.65        
Core12: 25.01        Core13: 20.95        
Core14: 28.91        Core15: 34.49        
Core16: 19.70        Core17: 23.13        
Core18: 19.57        Core19: 24.36        
Core20: 19.17        Core21: 23.44        
Core22: 20.03        Core23: 23.32        
Core24: 27.77        Core25: 23.16        
Core26: 25.58        Core27: 24.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.12
Socket1: 23.35
DDR read Latency(ns)
Socket0: 1485.46
Socket1: 1010.89


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.35        Core1: 37.09        
Core2: 39.58        Core3: 21.59        
Core4: 19.55        Core5: 39.55        
Core6: 32.01        Core7: 24.05        
Core8: 37.09        Core9: 26.57        
Core10: 19.49        Core11: 38.11        
Core12: 24.45        Core13: 20.94        
Core14: 29.24        Core15: 34.57        
Core16: 19.40        Core17: 23.40        
Core18: 19.77        Core19: 23.51        
Core20: 19.74        Core21: 23.22        
Core22: 20.32        Core23: 23.61        
Core24: 27.83        Core25: 22.81        
Core26: 25.48        Core27: 24.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.21
Socket1: 23.30
DDR read Latency(ns)
Socket0: 1485.54
Socket1: 1007.48
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 
1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 17809
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14412675682; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14412681186; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206416397; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206416397; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206421830; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206421830; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206427273; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206427273; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206432014; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206432014; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005373299; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4720378; Consumed Joules: 288.11; Watts: 47.98; Thermal headroom below TjMax: 59
S0; Consumed DRAM energy units: 3387152; Consumed DRAM Joules: 51.82; DRAM Watts: 8.63
S1P0; QPIClocks: 14412739642; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14412743202; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206472637; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206472637; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206467924; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206467924; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206470065; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206470065; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206472575; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206472575; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005431845; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5001128; Consumed Joules: 305.24; Watts: 50.83; Thermal headroom below TjMax: 55
S1; Consumed DRAM energy units: 4195185; Consumed DRAM Joules: 64.19; DRAM Watts: 10.69
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4662
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.06   0.39   0.15    0.60      27 M     31 M    0.13    0.28    0.05    0.05     1232     2916      144     66
   1    1     0.05   0.63   0.08    0.60    4251 K   5160 K    0.18    0.23    0.01    0.01      224      458       53     63
   2    0     0.02   0.66   0.03    0.60    1840 K   1901 K    0.03    0.37    0.01    0.01      168       59       36     65
   3    1     0.13   0.39   0.34    0.80      44 M     54 M    0.18    0.32    0.03    0.04     4928     7213      202     63
   4    0     0.08   0.38   0.20    0.61      22 M     30 M    0.26    0.46    0.03    0.04     4200     4444       75     66
   5    1     0.03   0.74   0.04    0.60    1011 K   1616 K    0.37    0.29    0.00    0.01      112      106        8     64
   6    0     0.10   0.79   0.13    0.60    7249 K   8206 K    0.12    0.39    0.01    0.01      280       22      397     66
   7    1     0.04   0.20   0.18    0.62      39 M     46 M    0.13    0.32    0.11    0.13     5208     7043       25     63
   8    0     0.00   0.31   0.00    0.60      67 K    111 K    0.39    0.10    0.01    0.02      336        2        1     66
   9    1     0.00   0.28   0.00    0.60      42 K     58 K    0.28    0.09    0.02    0.03       56        0        2     63
  10    0     0.14   0.53   0.26    0.70      26 M     36 M    0.27    0.43    0.02    0.03     5992     4596      111     65
  11    1     0.05   0.69   0.07    0.60    4181 K   4365 K    0.04    0.22    0.01    0.01      112      171      108     62
  12    0     0.08   0.79   0.11    0.60    2785 K   4031 K    0.31    0.51    0.00    0.00      392       86       42     66
  13    1     0.17   0.47   0.36    0.84      43 M     53 M    0.19    0.35    0.03    0.03     3472     7166      187     62
  14    0     0.07   0.89   0.08    0.60    3959 K   5110 K    0.23    0.31    0.01    0.01      336      181       15     66
  15    1     0.10   0.76   0.14    0.60    8703 K   9689 K    0.10    0.35    0.01    0.01      168      253      156     62
  16    0     0.05   0.29   0.17    0.61      21 M     27 M    0.22    0.48    0.04    0.06     4536     4140       42     66
  17    1     0.03   0.19   0.17    0.60      41 M     46 M    0.12    0.32    0.12    0.14     3472     6799       10     62
  18    0     0.14   0.53   0.26    0.71      26 M     36 M    0.26    0.42    0.02    0.03     5488     4153      104     66
  19    1     0.05   0.75   0.06    0.60    1468 K   2255 K    0.35    0.33    0.00    0.00        0      106       18     63
  20    0     0.03   0.21   0.15    0.60      22 M     27 M    0.20    0.47    0.07    0.09     5432     4428       13     66
  21    1     0.14   0.28   0.48    0.99      70 M     84 M    0.17    0.28    0.05    0.06     5936    11212       59     62
  22    0     0.08   0.36   0.21    0.64      26 M     33 M    0.23    0.44    0.03    0.04     4816     4347      193     66
  23    1     0.04   0.20   0.18    0.61      38 M     45 M    0.14    0.32    0.11    0.12     4256     7216       15     63
  24    0     0.14   0.85   0.17    0.61      10 M     12 M    0.17    0.40    0.01    0.01      392      213      159     67
  25    1     0.10   0.40   0.26    0.70      41 M     50 M    0.18    0.32    0.04    0.05     3248     7351       34     63
  26    0     0.09   0.79   0.11    0.60    3113 K   4336 K    0.28    0.48    0.00    0.00      280       75       86     66
  27    1     0.04   0.20   0.18    0.60      41 M     47 M    0.13    0.31    0.11    0.13     4480     7197        6     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.08   0.53   0.14    0.63     201 M    259 M    0.22    0.43    0.02    0.02    33880    29662     1418     59
 SKT    1     0.07   0.38   0.18    0.72     380 M    451 M    0.16    0.32    0.04    0.05    35672    62291      883     56
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.44   0.16    0.68     582 M    710 M    0.18    0.36    0.03    0.03     N/A     N/A     N/A      N/A

 Instructions retired:   20 G ; Active cycles:   46 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 24.01 %

 C1 core residency: 52.51 %; C3 core residency: 1.33 %; C6 core residency: 22.15 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.44 => corresponds to 11.12 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.81 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       25 G     25 G   |   26%    26%   
 SKT    1       10 G     10 G   |   11%    11%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   72 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    39.76    17.16     244.48      43.62         113.33
 SKT   1    58.92    33.46     256.37      53.93         112.44
---------------------------------------------------------------------------------------------------------------
       *    98.68    50.62     500.85      97.54         112.76
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_tx_s2_n1_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4746
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  1958.22 --||-- Mem Ch  0: Reads (MB/s):  2235.58 --|
|--            Writes(MB/s):   778.62 --||--            Writes(MB/s):  1340.28 --|
|-- Mem Ch  1: Reads (MB/s):  1955.19 --||-- Mem Ch  1: Reads (MB/s):  2236.50 --|
|--            Writes(MB/s):   782.94 --||--            Writes(MB/s):  1341.95 --|
|-- Mem Ch  2: Reads (MB/s):  1961.34 --||-- Mem Ch  2: Reads (MB/s):  2240.37 --|
|--            Writes(MB/s):   777.60 --||--            Writes(MB/s):  1339.56 --|
|-- Mem Ch  3: Reads (MB/s):  1962.97 --||-- Mem Ch  3: Reads (MB/s):  2257.28 --|
|--            Writes(MB/s):   783.79 --||--            Writes(MB/s):  1346.43 --|
|-- NODE 0 Mem Read (MB/s) :  7837.71 --||-- NODE 1 Mem Read (MB/s) :  8969.74 --|
|-- NODE 0 Mem Write(MB/s) :  3122.95 --||-- NODE 1 Mem Write(MB/s) :  5368.22 --|
|-- NODE 0 P. Write (T/s):     132702 --||-- NODE 1 P. Write (T/s):     140067 --|
|-- NODE 0 Memory (MB/s):    10960.67 --||-- NODE 1 Memory (MB/s):    14337.95 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      16807.45                --|
            |--                System Write Throughput(MB/s):       8491.17                --|
            |--               System Memory Throughput(MB/s):      25298.62                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 481b
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8136          48      17 M   116 M    276       0     647 K
 1     196 M        12      21 M   123 M   1039 K     0     556 K
-----------------------------------------------------------------------
 *     196 M        60      38 M   239 M   1039 K     0    1203 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.71        Core1: 31.97        
Core2: 28.52        Core3: 18.72        
Core4: 17.21        Core5: 38.50        
Core6: 21.52        Core7: 29.24        
Core8: 25.92        Core9: 25.28        
Core10: 17.93        Core11: 42.51        
Core12: 33.83        Core13: 17.03        
Core14: 24.69        Core15: 29.14        
Core16: 18.53        Core17: 18.61        
Core18: 18.51        Core19: 24.71        
Core20: 18.11        Core21: 28.80        
Core22: 26.28        Core23: 18.52        
Core24: 38.02        Core25: 19.16        
Core26: 34.27        Core27: 19.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.14
Socket1: 20.20
DDR read Latency(ns)
Socket0: 1495.05
Socket1: 1680.72


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.22        Core1: 31.77        
Core2: 26.68        Core3: 18.68        
Core4: 17.46        Core5: 40.92        
Core6: 20.73        Core7: 29.49        
Core8: 27.05        Core9: 29.50        
Core10: 17.83        Core11: 38.68        
Core12: 33.02        Core13: 16.82        
Core14: 24.49        Core15: 29.40        
Core16: 18.26        Core17: 18.57        
Core18: 18.58        Core19: 24.64        
Core20: 17.91        Core21: 29.30        
Core22: 26.48        Core23: 18.55        
Core24: 38.80        Core25: 19.35        
Core26: 34.54        Core27: 18.96        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.18
Socket1: 20.20
DDR read Latency(ns)
Socket0: 1501.21
Socket1: 1658.14
irq_total: 253890.138093774
cpu_total: 18.89
cpu_0: 28.06
cpu_1: 16.42
cpu_2: 6.65
cpu_3: 27.99
cpu_4: 34.91
cpu_5: 0.27
cpu_6: 13.56
cpu_7: 16.69
cpu_8: 13.43
cpu_9: 3.86
cpu_10: 23.14
cpu_11: 0.07
cpu_12: 7.65
cpu_13: 40.69
cpu_14: 6.45
cpu_15: 10.84
cpu_16: 30.19
cpu_17: 27.73
cpu_18: 32.45
cpu_19: 7.71
cpu_20: 26.13
cpu_21: 28.92
cpu_22: 26.46
cpu_23: 28.06
cpu_24: 7.51
cpu_25: 27.53
cpu_26: 7.18
cpu_27: 28.46
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 1371658
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1371658
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 12369684392
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 12369684392
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 233132
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 233132
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 232349
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 232349
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 1371666
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1371666
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 16314604
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 16314604
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 12364129044
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 12364129044
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 15335078
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 15335078


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.09        Core1: 30.79        
Core2: 27.37        Core3: 18.68        
Core4: 16.70        Core5: 25.25        
Core6: 20.60        Core7: 29.51        
Core8: 27.09        Core9: 29.23        
Core10: 18.36        Core11: 44.22        
Core12: 30.33        Core13: 16.98        
Core14: 23.01        Core15: 29.64        
Core16: 18.79        Core17: 18.87        
Core18: 18.63        Core19: 23.19        
Core20: 18.53        Core21: 29.34        
Core22: 26.56        Core23: 18.78        
Core24: 35.74        Core25: 19.33        
Core26: 31.91        Core27: 19.17        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.11
Socket1: 20.32
DDR read Latency(ns)
Socket0: 1472.79
Socket1: 1676.33


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.32        Core1: 31.04        
Core2: 28.60        Core3: 18.69        
Core4: 16.89        Core5: 36.33        
Core6: 20.64        Core7: 29.49        
Core8: 27.03        Core9: 30.51        
Core10: 18.07        Core11: 40.37        
Core12: 30.12        Core13: 17.09        
Core14: 23.75        Core15: 29.53        
Core16: 18.65        Core17: 18.59        
Core18: 18.43        Core19: 23.35        
Core20: 18.29        Core21: 29.52        
Core22: 26.20        Core23: 18.56        
Core24: 35.99        Core25: 19.17        
Core26: 32.14        Core27: 19.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.03
Socket1: 20.29
DDR read Latency(ns)
Socket0: 1479.86
Socket1: 1680.40


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.22        Core1: 31.45        
Core2: 29.61        Core3: 21.17        
Core4: 17.23        Core5: 36.21        
Core6: 21.69        Core7: 21.01        
Core8: 31.31        Core9: 30.62        
Core10: 18.26        Core11: 43.70        
Core12: 33.60        Core13: 19.12        
Core14: 25.25        Core15: 30.31        
Core16: 19.41        Core17: 20.74        
Core18: 19.33        Core19: 26.22        
Core20: 18.51        Core21: 28.51        
Core22: 26.38        Core23: 20.85        
Core24: 38.88        Core25: 21.88        
Core26: 34.36        Core27: 21.54        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.82
Socket1: 22.02
DDR read Latency(ns)
Socket0: 1536.93
Socket1: 1224.91


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.45        Core1: 31.70        
Core2: 27.52        Core3: 21.49        
Core4: 17.20        Core5: 38.32        
Core6: 21.09        Core7: 21.18        
Core8: 29.74        Core9: 30.81        
Core10: 18.63        Core11: 41.35        
Core12: 31.12        Core13: 19.38        
Core14: 24.49        Core15: 30.52        
Core16: 19.69        Core17: 21.00        
Core18: 19.11        Core19: 25.14        
Core20: 18.96        Core21: 28.32        
Core22: 26.76        Core23: 21.16        
Core24: 37.13        Core25: 21.64        
Core26: 33.08        Core27: 21.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.79
Socket1: 22.17
DDR read Latency(ns)
Socket0: 1530.17
Socket1: 1220.93
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 

Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 18876
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14414190174; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14414195354; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7207162771; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7207162771; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7207168355; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7207168355; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7207180072; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7207180072; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7207185163; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7207185163; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006000543; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4699343; Consumed Joules: 286.83; Watts: 47.76; Thermal headroom below TjMax: 59
S0; Consumed DRAM energy units: 3163087; Consumed DRAM Joules: 48.40; DRAM Watts: 8.06
S1P0; QPIClocks: 14414324754; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14414318150; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7207233937; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7207233937; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7207238214; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7207238214; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7207243011; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7207243011; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7207255726; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7207255726; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006094377; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 4907135; Consumed Joules: 299.51; Watts: 49.87; Thermal headroom below TjMax: 56
S1; Consumed DRAM energy units: 4156560; Consumed DRAM Joules: 63.60; DRAM Watts: 10.59
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4a8d
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.06   0.43   0.14    0.61      20 M     24 M    0.14    0.33    0.03    0.04     4312     2000       94     66
   1    1     0.11   0.75   0.14    0.60    7362 K   8806 K    0.16    0.36    0.01    0.01      392      527      153     63
   2    0     0.05   0.70   0.07    0.60    3029 K   3294 K    0.08    0.32    0.01    0.01      280      119      138     65
   3    1     0.08   0.31   0.27    0.71      43 M     52 M    0.17    0.32    0.05    0.06     4256     7375       15     64
   4    0     0.07   0.56   0.13    0.61      19 M     23 M    0.17    0.33    0.03    0.03     2632     1915      113     66
   5    1     0.00   0.24   0.00    0.60     138 K    239 K    0.42    0.08    0.02    0.03        0       15        1     64
   6    0     0.11   0.82   0.14    0.60    3072 K   5757 K    0.47    0.51    0.00    0.01      168       76       55     66
   7    1     0.03   0.19   0.18    0.61      39 M     45 M    0.13    0.34    0.11    0.13     4984     6913      124     63
   8    0     0.10   0.92   0.11    0.60    6778 K   9203 K    0.26    0.22    0.01    0.01      504      217      106     65
   9    1     0.05   0.71   0.07    0.62    3421 K   3584 K    0.05    0.26    0.01    0.01      112       11       86     62
  10    0     0.03   0.23   0.15    0.60      12 M     17 M    0.29    0.61    0.04    0.05     5376     2798        1     65
  11    1     0.00   0.33   0.00    0.60      45 K     72 K    0.37    0.10    0.02    0.02       56        0        2     62
  12    0     0.05   0.68   0.07    0.60    3555 K   3970 K    0.10    0.25    0.01    0.01      224       86       49     66
  13    1     0.17   0.45   0.37    0.85      45 M     56 M    0.19    0.35    0.03    0.03     4480     7336       24     62
  14    0     0.05   0.74   0.07    0.60    1419 K   2259 K    0.37    0.36    0.00    0.00      224      126       11     66
  15    1     0.10   0.81   0.12    0.60    6869 K   8225 K    0.16    0.37    0.01    0.01      168      304       87     61
  16    0     0.09   0.41   0.21    0.62      15 M     23 M    0.35    0.55    0.02    0.03     5264     2843      113     66
  17    1     0.04   0.20   0.19    0.61      41 M     47 M    0.13    0.33    0.11    0.12     3248     6761        8     62
  18    0     0.09   0.45   0.21    0.65      21 M     27 M    0.23    0.46    0.02    0.03     4704     2428      140     66
  19    1     0.10   0.81   0.12    0.60    5115 K   6770 K    0.24    0.41    0.01    0.01      224      212       10     63
  20    0     0.04   0.23   0.15    0.60      12 M     18 M    0.34    0.60    0.03    0.05     5152     2830        0     66
  21    1     0.17   0.32   0.54    1.10      63 M     79 M    0.20    0.29    0.04    0.05     6328     9916      213     62
  22    0     0.11   0.51   0.21    0.65      20 M     27 M    0.27    0.46    0.02    0.03     4704     2666       62     66
  23    1     0.04   0.20   0.19    0.60      39 M     46 M    0.14    0.34    0.11    0.12     3976     6858        8     64
  24    0     0.05   0.67   0.07    0.60    4133 K   4293 K    0.04    0.22    0.01    0.01      224       18      106     67
  25    1     0.03   0.19   0.19    0.62      42 M     48 M    0.12    0.33    0.12    0.14     4760     7268       52     64
  26    0     0.05   0.68   0.07    0.60    4492 K   4627 K    0.03    0.23    0.01    0.01      112       46       99     66
  27    1     0.04   0.20   0.19    0.62      42 M     48 M    0.13    0.32    0.11    0.13     2688     6982       11     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.07   0.53   0.13    0.62     148 M    196 M    0.24    0.47    0.02    0.02    33880    18168     1087     59
 SKT    1     0.07   0.37   0.18    0.72     380 M    451 M    0.16    0.33    0.04    0.05    35672    60478      794     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.44   0.16    0.67     529 M    648 M    0.18    0.38    0.03    0.03     N/A     N/A     N/A      N/A

 Instructions retired:   19 G ; Active cycles:   43 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 23.24 %

 C1 core residency: 52.78 %; C3 core residency: 1.97 %; C6 core residency: 22.01 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.44 => corresponds to 10.91 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.70 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       23 G     23 G   |   23%    23%   
 SKT    1     9917 M   9893 M   |   10%    10%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   65 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    32.51    11.61     239.52      40.47         117.27
 SKT   1    58.22    33.92     251.73      53.73         112.80
---------------------------------------------------------------------------------------------------------------
       *    90.74    45.53     491.24      94.20         113.99
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_tx_s2_n1_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4b71
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  1966.88 --||-- Mem Ch  0: Reads (MB/s):  2487.03 --|
|--            Writes(MB/s):   662.01 --||--            Writes(MB/s):  1449.62 --|
|-- Mem Ch  1: Reads (MB/s):  1968.57 --||-- Mem Ch  1: Reads (MB/s):  2487.82 --|
|--            Writes(MB/s):   667.31 --||--            Writes(MB/s):  1451.86 --|
|-- Mem Ch  2: Reads (MB/s):  1967.31 --||-- Mem Ch  2: Reads (MB/s):  2492.52 --|
|--            Writes(MB/s):   662.98 --||--            Writes(MB/s):  1448.13 --|
|-- Mem Ch  3: Reads (MB/s):  1973.19 --||-- Mem Ch  3: Reads (MB/s):  2514.16 --|
|--            Writes(MB/s):   668.11 --||--            Writes(MB/s):  1456.58 --|
|-- NODE 0 Mem Read (MB/s) :  7875.94 --||-- NODE 1 Mem Read (MB/s) :  9981.53 --|
|-- NODE 0 Mem Write(MB/s) :  2660.40 --||-- NODE 1 Mem Write(MB/s) :  5806.18 --|
|-- NODE 0 P. Write (T/s):     131887 --||-- NODE 1 P. Write (T/s):     142518 --|
|-- NODE 0 Memory (MB/s):    10536.34 --||-- NODE 1 Memory (MB/s):    15787.71 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      17857.47                --|
            |--                System Write Throughput(MB/s):       8466.59                --|
            |--               System Memory Throughput(MB/s):      26324.05                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4c48
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8088          36      18 M   121 M    300      12     655 K
 1     197 M        24      17 M   124 M   1328 K     0     616 K
-----------------------------------------------------------------------
 *     197 M        60      36 M   245 M   1328 K    12    1271 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.25        Core1: 29.78        
Core2: 29.10        Core3: 23.45        
Core4: 29.27        Core5: 35.83        
Core6: 28.79        Core7: 30.64        
Core8: 39.71        Core9: 32.41        
Core10: 17.86        Core11: 36.97        
Core12: 23.41        Core13: 16.63        
Core14: 30.41        Core15: 23.97        
Core16: 18.20        Core17: 16.83        
Core18: 17.71        Core19: 18.06        
Core20: 18.66        Core21: 29.18        
Core22: 18.94        Core23: 17.04        
Core24: 30.87        Core25: 23.93        
Core26: 29.58        Core27: 17.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.48
Socket1: 20.84
DDR read Latency(ns)
Socket0: 1329.81
Socket1: 1910.21


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.54        Core1: 30.26        
Core2: 28.75        Core3: 18.79        
Core4: 29.29        Core5: 36.16        
Core6: 28.68        Core7: 30.80        
Core8: 37.87        Core9: 33.56        
Core10: 18.60        Core11: 37.24        
Core12: 31.91        Core13: 19.23        
Core14: 28.85        Core15: 25.98        
Core16: 18.49        Core17: 18.92        
Core18: 18.55        Core19: 16.15        
Core20: 18.92        Core21: 29.46        
Core22: 18.74        Core23: 19.06        
Core24: 30.35        Core25: 19.17        
Core26: 28.46        Core27: 19.04        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.89
Socket1: 21.11
DDR read Latency(ns)
Socket0: 1413.19
Socket1: 1623.52
irq_total: 287418.166463858
cpu_total: 20.16
cpu_0: 32.11
cpu_1: 23.47
cpu_2: 17.95
cpu_3: 26.53
cpu_4: 21.61
cpu_5: 8.31
cpu_6: 9.64
cpu_7: 23.87
cpu_8: 0.20
cpu_9: 15.96
cpu_10: 32.38
cpu_11: 0.20
cpu_12: 1.13
cpu_13: 32.98
cpu_14: 6.98
cpu_15: 8.84
cpu_16: 24.40
cpu_17: 34.57
cpu_18: 37.77
cpu_19: 2.19
cpu_20: 28.99
cpu_21: 31.58
cpu_22: 35.17
cpu_23: 28.66
cpu_24: 6.78
cpu_25: 25.47
cpu_26: 17.75
cpu_27: 29.32
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 12406209237
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 12406209237
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 18760786
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 18760786
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 12411835813
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 12411835813
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 284254
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 284254
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 284388
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 284388
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 19906381
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 19906381
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 1376326
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1376326
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 1376340
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1376340


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.44        Core1: 29.27        
Core2: 27.90        Core3: 18.56        
Core4: 28.65        Core5: 34.06        
Core6: 29.18        Core7: 30.78        
Core8: 33.48        Core9: 33.70        
Core10: 18.36        Core11: 30.81        
Core12: 30.73        Core13: 18.86        
Core14: 28.12        Core15: 26.50        
Core16: 18.36        Core17: 18.99        
Core18: 18.50        Core19: 16.49        
Core20: 19.16        Core21: 29.32        
Core22: 18.91        Core23: 19.16        
Core24: 30.80        Core25: 19.42        
Core26: 29.39        Core27: 18.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.87
Socket1: 21.07
DDR read Latency(ns)
Socket0: 1415.83
Socket1: 1608.91


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.18        Core1: 29.77        
Core2: 29.79        Core3: 19.41        
Core4: 27.79        Core5: 36.76        
Core6: 28.32        Core7: 29.59        
Core8: 34.56        Core9: 34.52        
Core10: 17.60        Core11: 36.37        
Core12: 30.72        Core13: 20.05        
Core14: 28.03        Core15: 26.32        
Core16: 17.56        Core17: 19.55        
Core18: 17.63        Core19: 21.43        
Core20: 18.06        Core21: 29.42        
Core22: 18.32        Core23: 19.93        
Core24: 32.58        Core25: 19.87        
Core26: 30.01        Core27: 20.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.95
Socket1: 22.08
DDR read Latency(ns)
Socket0: 1515.71
Socket1: 1318.07


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.27        Core1: 30.52        
Core2: 30.30        Core3: 20.07        
Core4: 20.33        Core5: 37.67        
Core6: 27.95        Core7: 29.26        
Core8: 38.67        Core9: 34.79        
Core10: 18.22        Core11: 39.01        
Core12: 30.92        Core13: 20.43        
Core14: 29.44        Core15: 25.61        
Core16: 18.46        Core17: 20.18        
Core18: 18.72        Core19: 22.21        
Core20: 18.75        Core21: 27.93        
Core22: 20.41        Core23: 20.50        
Core24: 30.93        Core25: 20.10        
Core26: 28.89        Core27: 21.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.54
Socket1: 22.76
DDR read Latency(ns)
Socket0: 1453.32
Socket1: 1224.06


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.50        Core1: 30.33        
Core2: 30.00        Core3: 20.34        
Core4: 18.17        Core5: 38.67        
Core6: 28.92        Core7: 30.37        
Core8: 35.50        Core9: 35.67        
Core10: 19.46        Core11: 37.18        
Core12: 33.47        Core13: 20.67        
Core14: 30.20        Core15: 25.72        
Core16: 19.04        Core17: 20.33        
Core18: 19.49        Core19: 21.65        
Core20: 19.76        Core21: 27.89        
Core22: 21.58        Core23: 20.74        
Core24: 30.44        Core25: 20.42        
Core26: 28.76        Core27: 22.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.96
Socket1: 23.17
DDR read Latency(ns)
Socket0: 1393.83
Socket1: 1202.00
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 19944
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14412490838; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14412496858; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206312951; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206312951; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206317645; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206317645; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206321904; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206321904; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206326029; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206326029; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005298035; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4756466; Consumed Joules: 290.31; Watts: 48.34; Thermal headroom below TjMax: 59
S0; Consumed DRAM energy units: 3328298; Consumed DRAM Joules: 50.92; DRAM Watts: 8.48
S1P0; QPIClocks: 14412526734; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14412529802; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206379333; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206379333; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206380691; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206380691; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206382982; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206382982; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206384478; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206384478; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005520043; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 4919463; Consumed Joules: 300.26; Watts: 50.00; Thermal headroom below TjMax: 56
S1; Consumed DRAM energy units: 4137434; Consumed DRAM Joules: 63.30; DRAM Watts: 10.54
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4eba
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.08   0.36   0.21    0.64      22 M     29 M    0.25    0.48    0.03    0.04     6384     3244       88     66
   1    1     0.15   0.97   0.15    0.60      10 M     14 M    0.24    0.23    0.01    0.01      392      227      178     63
   2    0     0.11   0.72   0.15    0.61    8916 K   9405 K    0.05    0.37    0.01    0.01      112      107      341     65
   3    1     0.07   0.30   0.23    0.66      39 M     47 M    0.17    0.34    0.06    0.07     5656     7599       12     63
   4    0     0.12   0.44   0.28    0.73      27 M     35 M    0.22    0.43    0.02    0.03     5152     3303      190     66
   5    1     0.08   0.71   0.12    0.60    6817 K   7574 K    0.10    0.32    0.01    0.01      112      204       68     64
   6    0     0.10   0.75   0.14    0.61    6926 K   8321 K    0.17    0.38    0.01    0.01      280      132       81     66
   7    1     0.11   0.37   0.28    0.74      40 M     48 M    0.16    0.32    0.04    0.05     5320     6416      235     62
   8    0     0.00   0.39   0.00    0.60      96 K    136 K    0.29    0.09    0.02    0.02      336        6        1     66
   9    1     0.07   0.76   0.10    0.60    6821 K   7509 K    0.09    0.30    0.01    0.01      112       47      156     62
  10    0     0.09   0.41   0.21    0.64      22 M     30 M    0.25    0.47    0.03    0.04     5320     3443      134     65
  11    1     0.00   0.26   0.00    0.60      79 K    139 K    0.43    0.10    0.01    0.02        0        0        4     62
  12    0     0.05   0.74   0.06    0.60    2487 K   2781 K    0.11    0.29    0.01    0.01      112      128       11     66
  13    1     0.08   0.31   0.24    0.69      40 M     47 M    0.16    0.35    0.05    0.06     3976     7016       66     63
  14    0     0.05   0.69   0.07    0.60    3659 K   4246 K    0.14    0.30    0.01    0.01       56      123       87     66
  15    1     0.10   0.82   0.13    0.60    5305 K   6903 K    0.23    0.43    0.01    0.01      280      268       68     62
  16    0     0.03   0.22   0.15    0.60      18 M     23 M    0.21    0.53    0.06    0.07     5264     3173        4     66
  17    1     0.04   0.22   0.19    0.62      38 M     45 M    0.14    0.34    0.09    0.11     4648     6863       37     62
  18    0     0.09   0.42   0.21    0.64      22 M     29 M    0.25    0.48    0.03    0.03     5488     3556       87     66
  19    1     0.01   0.75   0.01    0.60     260 K    352 K    0.26    0.48    0.00    0.01      168       26        0     63
  20    0     0.06   0.45   0.13    0.60      25 M     29 M    0.14    0.30    0.04    0.05     3416     2740      129     66
  21    1     0.08   0.21   0.38    0.85      67 M     78 M    0.14    0.29    0.08    0.10     8848    11423       44     63
  22    0     0.08   0.39   0.19    0.63      24 M     30 M    0.20    0.43    0.03    0.04     2240     3180      154     66
  23    1     0.03   0.20   0.17    0.60      38 M     44 M    0.14    0.32    0.11    0.13     2912     6838        8     64
  24    0     0.05   0.72   0.07    0.60    2779 K   3109 K    0.11    0.27    0.01    0.01      392        9       96     67
  25    1     0.12   0.41   0.29    0.76      39 M     49 M    0.20    0.33    0.03    0.04     2408     6976       45     64
  26    0     0.06   0.82   0.08    0.60    3705 K   5361 K    0.31    0.25    0.01    0.01      112       77       45     67
  27    1     0.07   0.32   0.21    0.67      36 M     43 M    0.17    0.33    0.05    0.06     1456     7034       10     64
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.07   0.49   0.14    0.63     191 M    241 M    0.21    0.44    0.02    0.03    34664    23221     1448     58
 SKT    1     0.07   0.40   0.18    0.68     369 M    440 M    0.16    0.32    0.04    0.04    36288    60937      931     56
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.44   0.16    0.66     561 M    682 M    0.18    0.37    0.03    0.03     N/A     N/A     N/A      N/A

 Instructions retired:   19 G ; Active cycles:   44 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 24.11 %

 C1 core residency: 53.72 %; C3 core residency: 2.88 %; C6 core residency: 19.29 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.44 => corresponds to 11.03 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.76 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       25 G     25 G   |   26%    26%   
 SKT    1       10 G     10 G   |   11%    11%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   71 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    38.95    15.68     242.43      42.83         114.99
 SKT   1    54.63    32.11     251.84      52.41         112.63
---------------------------------------------------------------------------------------------------------------
       *    93.58    47.79     494.27      95.24         113.41
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
