// Seed: 239733013
module module_0 (
    input  wor   id_0,
    output wor   id_1,
    input  tri   id_2,
    output uwire id_3,
    input  wire  id_4,
    output tri   id_5,
    output tri   id_6,
    input  wand  id_7
);
  wire id_9, id_10;
  assign id_3 = id_7;
  wire id_11;
  wire id_12;
  wire id_13;
  wire id_14 = id_10;
  wire id_15, id_16, id_17;
endmodule
module module_1 (
    output tri   id_0,
    input  wire  id_1,
    output logic id_2,
    output tri0  id_3,
    input  tri   id_4,
    input  wor   id_5,
    output tri1  id_6,
    input  tri   id_7,
    output wire  id_8
);
  assign id_2 = 1'd0;
  if (1) reg id_10, id_11, id_12;
  else wire id_13, id_14;
  module_0(
      id_7, id_3, id_5, id_8, id_4, id_8, id_3, id_4
  );
  always begin
    id_2 <= id_12;
  end
endmodule
