clock_pll_ed097tc2_clk_wiz.v,verilog,xil_defaultlib,../../../../Eink_controller_V1.0.gen/sources_1/ip/clock_pll_ed097tc2/clock_pll_ed097tc2_clk_wiz.v,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
clock_pll_ed097tc2.v,verilog,xil_defaultlib,../../../../Eink_controller_V1.0.gen/sources_1/ip/clock_pll_ed097tc2/clock_pll_ed097tc2.v,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
glbl.v,Verilog,xil_defaultlib,glbl.v
