

================================================================
== Vitis HLS Report for 'omp_reconstruction_Pipeline_map_out'
================================================================
* Date:           Sun Nov 23 17:36:05 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        OMP_HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  22.00 ns|  16.060 ns|     5.94 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       17|       17|  0.374 us|  0.374 us|   17|   17|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- map_out  |       15|       15|         9|          1|          1|     8|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.22>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 12 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty_23, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_1, void @empty, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_out_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %x_out"   --->   Operation 14 'read' 'x_out_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc218"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_2 = load i4 %i" [src_omp.cpp:303]   --->   Operation 17 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem2"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.79ns)   --->   "%icmp_ln303 = icmp_eq  i4 %i_2, i4 8" [src_omp.cpp:303]   --->   Operation 19 'icmp' 'icmp_ln303' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.79ns)   --->   "%add_ln303 = add i4 %i_2, i4 1" [src_omp.cpp:303]   --->   Operation 20 'add' 'add_ln303' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln303 = br i1 %icmp_ln303, void %for.inc218.split, void %for.end220.exitStub" [src_omp.cpp:303]   --->   Operation 21 'br' 'br_ln303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln303 = zext i4 %i_2" [src_omp.cpp:303]   --->   Operation 22 'zext' 'zext_ln303' <Predicate = (!icmp_ln303)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%index_set_addr = getelementptr i32 %index_set, i64 0, i64 %zext_ln303" [src_omp.cpp:305]   --->   Operation 23 'getelementptr' 'index_set_addr' <Predicate = (!icmp_ln303)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (0.67ns)   --->   "%idx = load i3 %index_set_addr" [src_omp.cpp:305]   --->   Operation 24 'load' 'idx' <Predicate = (!icmp_ln303)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln303 = store i4 %add_ln303, i4 %i" [src_omp.cpp:303]   --->   Operation 25 'store' 'store_ln303' <Predicate = (!icmp_ln303)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 26 [1/2] (0.67ns)   --->   "%idx = load i3 %index_set_addr" [src_omp.cpp:305]   --->   Operation 26 'load' 'idx' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%theta_addr = getelementptr i32 %theta, i64 0, i64 %zext_ln303" [src_omp.cpp:306]   --->   Operation 27 'getelementptr' 'theta_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (0.67ns)   --->   "%theta_load = load i3 %theta_addr" [src_omp.cpp:306]   --->   Operation 28 'load' 'theta_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %idx, i2 0" [src_omp.cpp:306]   --->   Operation 29 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln306 = sext i34 %shl_ln" [src_omp.cpp:306]   --->   Operation 30 'sext' 'sext_ln306' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.08ns)   --->   "%add_ln306 = add i64 %sext_ln306, i64 %x_out_read" [src_omp.cpp:306]   --->   Operation 31 'add' 'add_ln306' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln306, i32 2, i32 63" [src_omp.cpp:306]   --->   Operation 32 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln306_1 = sext i62 %trunc_ln4" [src_omp.cpp:306]   --->   Operation 33 'sext' 'sext_ln306_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i32 %gmem2, i64 %sext_ln306_1" [src_omp.cpp:306]   --->   Operation 34 'getelementptr' 'gmem2_addr' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 16.0>
ST_3 : Operation 35 [1/2] (0.67ns)   --->   "%theta_load = load i3 %theta_addr" [src_omp.cpp:306]   --->   Operation 35 'load' 'theta_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 36 [1/1] (16.0ns)   --->   "%gmem2_addr_1_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem2_addr, i32 1" [src_omp.cpp:306]   --->   Operation 36 'writereq' 'gmem2_addr_1_req' <Predicate = true> <Delay = 16.0> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 16.0>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%bitcast_ln306 = bitcast i32 %theta_load" [src_omp.cpp:306]   --->   Operation 37 'bitcast' 'bitcast_ln306' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (16.0ns)   --->   "%write_ln306 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem2_addr, i32 %bitcast_ln306, i4 15" [src_omp.cpp:306]   --->   Operation 38 'write' 'write_ln306' <Predicate = true> <Delay = 16.0> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 16.0>
ST_5 : Operation 39 [5/5] (16.0ns)   --->   "%gmem2_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr" [src_omp.cpp:306]   --->   Operation 39 'writeresp' 'gmem2_addr_1_resp' <Predicate = true> <Delay = 16.0> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 16.0>
ST_6 : Operation 40 [4/5] (16.0ns)   --->   "%gmem2_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr" [src_omp.cpp:306]   --->   Operation 40 'writeresp' 'gmem2_addr_1_resp' <Predicate = true> <Delay = 16.0> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 16.0>
ST_7 : Operation 41 [3/5] (16.0ns)   --->   "%gmem2_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr" [src_omp.cpp:306]   --->   Operation 41 'writeresp' 'gmem2_addr_1_resp' <Predicate = true> <Delay = 16.0> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 16.0>
ST_8 : Operation 42 [2/5] (16.0ns)   --->   "%gmem2_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr" [src_omp.cpp:306]   --->   Operation 42 'writeresp' 'gmem2_addr_1_resp' <Predicate = true> <Delay = 16.0> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 48 'ret' 'ret_ln0' <Predicate = (icmp_ln303)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 16.0>
ST_9 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln304 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [src_omp.cpp:304]   --->   Operation 43 'specpipeline' 'specpipeline_ln304' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 44 [1/1] (0.00ns)   --->   "%speclooptripcount_ln303 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src_omp.cpp:303]   --->   Operation 44 'speclooptripcount' 'speclooptripcount_ln303' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln303 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [src_omp.cpp:303]   --->   Operation 45 'specloopname' 'specloopname_ln303' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 46 [1/5] (16.0ns)   --->   "%gmem2_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr" [src_omp.cpp:306]   --->   Operation 46 'writeresp' 'gmem2_addr_1_resp' <Predicate = true> <Delay = 16.0> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln303 = br void %for.inc218" [src_omp.cpp:303]   --->   Operation 47 'br' 'br_ln303' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 22.000ns, clock uncertainty: 5.940ns.

 <State 1>: 1.224ns
The critical path consists of the following:
	'alloca' operation ('i') [5]  (0.000 ns)
	'load' operation ('i', src_omp.cpp:303) on local variable 'i' [11]  (0.000 ns)
	'add' operation ('add_ln303', src_omp.cpp:303) [14]  (0.797 ns)
	'store' operation ('store_ln303', src_omp.cpp:303) of variable 'add_ln303', src_omp.cpp:303 on local variable 'i' [35]  (0.427 ns)

 <State 2>: 1.762ns
The critical path consists of the following:
	'load' operation ('idx', src_omp.cpp:305) on array 'index_set' [22]  (0.677 ns)
	'add' operation ('add_ln306', src_omp.cpp:306) [27]  (1.085 ns)

 <State 3>: 16.060ns
The critical path consists of the following:
	bus request operation ('gmem2_addr_1_req', src_omp.cpp:306) on port 'gmem2' (src_omp.cpp:306) [32]  (16.060 ns)

 <State 4>: 16.060ns
The critical path consists of the following:
	bus write operation ('write_ln306', src_omp.cpp:306) on port 'gmem2' (src_omp.cpp:306) [33]  (16.060 ns)

 <State 5>: 16.060ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_1_resp', src_omp.cpp:306) on port 'gmem2' (src_omp.cpp:306) [34]  (16.060 ns)

 <State 6>: 16.060ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_1_resp', src_omp.cpp:306) on port 'gmem2' (src_omp.cpp:306) [34]  (16.060 ns)

 <State 7>: 16.060ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_1_resp', src_omp.cpp:306) on port 'gmem2' (src_omp.cpp:306) [34]  (16.060 ns)

 <State 8>: 16.060ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_1_resp', src_omp.cpp:306) on port 'gmem2' (src_omp.cpp:306) [34]  (16.060 ns)

 <State 9>: 16.060ns
The critical path consists of the following:
	bus response operation ('gmem2_addr_1_resp', src_omp.cpp:306) on port 'gmem2' (src_omp.cpp:306) [34]  (16.060 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
