Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sun May 18 02:33:50 2025
| Host         : maskass running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  144         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (144)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (200)
5. checking no_input_delay (1)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (144)
--------------------------
 There are 50 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 94 register/latch pins with no clock driven by root clock pin: clock_div/slow_clk_int_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (200)
--------------------------------------------------
 There are 200 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  216          inf        0.000                      0                  216           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           216 Endpoints
Min Delay           216 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pipeline/DIEX_B_o_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pc_leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.167ns  (logic 6.710ns (36.937%)  route 11.457ns (63.063%))
  Logic Levels:           11  (CARRY4=3 FDRE=1 LUT2=2 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE                         0.000     0.000 r  pipeline/DIEX_B_o_reg[3]/C
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.459     0.459 f  pipeline/DIEX_B_o_reg[3]/Q
                         net (fo=17, routed)          1.441     1.900    pipeline/U_ALU/data3[1]
    SLICE_X5Y19          LUT2 (Prop_lut2_I0_O)        0.124     2.024 r  pipeline/U_ALU/multOp__0_carry_i_8/O
                         net (fo=1, routed)           0.798     2.823    pipeline/U_ALU/multOp__0_carry_i_8_n_0
    SLICE_X4Y19          LUT6 (Prop_lut6_I1_O)        0.124     2.947 r  pipeline/U_ALU/multOp__0_carry_i_4/O
                         net (fo=1, routed)           0.000     2.947    pipeline/U_ALU/multOp__0_carry_i_4_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.348 r  pipeline/U_ALU/multOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.348    pipeline/U_ALU/multOp__0_carry_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.682 r  pipeline/U_ALU/multOp__0_carry__0/O[1]
                         net (fo=2, routed)           0.804     4.486    pipeline/U_ALU/multOp__0_carry__0_n_6
    SLICE_X5Y21          LUT2 (Prop_lut2_I1_O)        0.331     4.817 r  pipeline/U_ALU/multOp__34_carry_i_1/O
                         net (fo=2, routed)           0.397     5.214    pipeline/U_ALU/multOp__34_carry_i_1_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.646     5.860 r  pipeline/U_ALU/multOp__34_carry/O[3]
                         net (fo=1, routed)           0.823     6.683    pipeline/U_ALU/data1[7]
    SLICE_X3Y21          LUT5 (Prop_lut5_I2_O)        0.306     6.989 r  pipeline/U_ALU/leds_OBUF[7]_inst_i_1/O
                         net (fo=3, routed)           0.868     7.857    pipeline/U_ALU/leds_OBUF[7]
    SLICE_X1Y21          LUT6 (Prop_lut6_I0_O)        0.124     7.981 r  pipeline/U_ALU/pc_leds_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           3.022    11.003    pipeline/U_ALU/seven_seg/bcd_digit__13[3]
    SLICE_X65Y31         LUT4 (Prop_lut4_I0_O)        0.152    11.155 r  pipeline/U_ALU/pc_leds_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.303    14.458    pc_leds_OBUF[1]
    N3                   OBUF (Prop_obuf_I_O)         3.709    18.167 r  pc_leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.167    pc_leds[1]
    N3                                                                r  pc_leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipeline/DIEX_B_o_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pc_leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.715ns  (logic 6.491ns (36.642%)  route 11.224ns (63.358%))
  Logic Levels:           11  (CARRY4=3 FDRE=1 LUT2=2 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE                         0.000     0.000 r  pipeline/DIEX_B_o_reg[3]/C
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.459     0.459 f  pipeline/DIEX_B_o_reg[3]/Q
                         net (fo=17, routed)          1.441     1.900    pipeline/U_ALU/data3[1]
    SLICE_X5Y19          LUT2 (Prop_lut2_I0_O)        0.124     2.024 r  pipeline/U_ALU/multOp__0_carry_i_8/O
                         net (fo=1, routed)           0.798     2.823    pipeline/U_ALU/multOp__0_carry_i_8_n_0
    SLICE_X4Y19          LUT6 (Prop_lut6_I1_O)        0.124     2.947 r  pipeline/U_ALU/multOp__0_carry_i_4/O
                         net (fo=1, routed)           0.000     2.947    pipeline/U_ALU/multOp__0_carry_i_4_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.348 r  pipeline/U_ALU/multOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.348    pipeline/U_ALU/multOp__0_carry_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.682 r  pipeline/U_ALU/multOp__0_carry__0/O[1]
                         net (fo=2, routed)           0.804     4.486    pipeline/U_ALU/multOp__0_carry__0_n_6
    SLICE_X5Y21          LUT2 (Prop_lut2_I1_O)        0.331     4.817 r  pipeline/U_ALU/multOp__34_carry_i_1/O
                         net (fo=2, routed)           0.397     5.214    pipeline/U_ALU/multOp__34_carry_i_1_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.646     5.860 f  pipeline/U_ALU/multOp__34_carry/O[3]
                         net (fo=1, routed)           0.823     6.683    pipeline/U_ALU/data1[7]
    SLICE_X3Y21          LUT5 (Prop_lut5_I2_O)        0.306     6.989 f  pipeline/U_ALU/leds_OBUF[7]_inst_i_1/O
                         net (fo=3, routed)           0.868     7.857    pipeline/U_ALU/leds_OBUF[7]
    SLICE_X1Y21          LUT6 (Prop_lut6_I0_O)        0.124     7.981 f  pipeline/U_ALU/pc_leds_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           3.021    11.002    pipeline/U_ALU/seven_seg/bcd_digit__13[3]
    SLICE_X65Y31         LUT4 (Prop_lut4_I0_O)        0.124    11.126 r  pipeline/U_ALU/pc_leds_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.071    14.197    pc_leds_OBUF[2]
    P3                   OBUF (Prop_obuf_I_O)         3.518    17.715 r  pc_leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.715    pc_leds[2]
    P3                                                                r  pc_leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipeline/DIEX_B_o_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pc_leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.070ns  (logic 6.488ns (38.011%)  route 10.582ns (61.989%))
  Logic Levels:           11  (CARRY4=3 FDRE=1 LUT2=2 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE                         0.000     0.000 r  pipeline/DIEX_B_o_reg[3]/C
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.459     0.459 f  pipeline/DIEX_B_o_reg[3]/Q
                         net (fo=17, routed)          1.441     1.900    pipeline/U_ALU/data3[1]
    SLICE_X5Y19          LUT2 (Prop_lut2_I0_O)        0.124     2.024 r  pipeline/U_ALU/multOp__0_carry_i_8/O
                         net (fo=1, routed)           0.798     2.823    pipeline/U_ALU/multOp__0_carry_i_8_n_0
    SLICE_X4Y19          LUT6 (Prop_lut6_I1_O)        0.124     2.947 r  pipeline/U_ALU/multOp__0_carry_i_4/O
                         net (fo=1, routed)           0.000     2.947    pipeline/U_ALU/multOp__0_carry_i_4_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.348 r  pipeline/U_ALU/multOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.348    pipeline/U_ALU/multOp__0_carry_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.682 r  pipeline/U_ALU/multOp__0_carry__0/O[1]
                         net (fo=2, routed)           0.804     4.486    pipeline/U_ALU/multOp__0_carry__0_n_6
    SLICE_X5Y21          LUT2 (Prop_lut2_I1_O)        0.331     4.817 r  pipeline/U_ALU/multOp__34_carry_i_1/O
                         net (fo=2, routed)           0.397     5.214    pipeline/U_ALU/multOp__34_carry_i_1_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.646     5.860 r  pipeline/U_ALU/multOp__34_carry/O[3]
                         net (fo=1, routed)           0.823     6.683    pipeline/U_ALU/data1[7]
    SLICE_X3Y21          LUT5 (Prop_lut5_I2_O)        0.306     6.989 r  pipeline/U_ALU/leds_OBUF[7]_inst_i_1/O
                         net (fo=3, routed)           0.868     7.857    pipeline/U_ALU/leds_OBUF[7]
    SLICE_X1Y21          LUT6 (Prop_lut6_I0_O)        0.124     7.981 r  pipeline/U_ALU/pc_leds_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           3.022    11.003    pipeline/U_ALU/seven_seg/bcd_digit__13[3]
    SLICE_X65Y31         LUT4 (Prop_lut4_I0_O)        0.124    11.127 r  pipeline/U_ALU/pc_leds_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.427    13.555    pc_leds_OBUF[0]
    P1                   OBUF (Prop_obuf_I_O)         3.515    17.070 r  pc_leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.070    pc_leds[0]
    P1                                                                r  pc_leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipeline/DIEX_B_o_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pc_leds[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.765ns  (logic 6.714ns (40.050%)  route 10.050ns (59.950%))
  Logic Levels:           11  (CARRY4=3 FDRE=1 LUT2=2 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE                         0.000     0.000 r  pipeline/DIEX_B_o_reg[3]/C
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.459     0.459 f  pipeline/DIEX_B_o_reg[3]/Q
                         net (fo=17, routed)          1.441     1.900    pipeline/U_ALU/data3[1]
    SLICE_X5Y19          LUT2 (Prop_lut2_I0_O)        0.124     2.024 r  pipeline/U_ALU/multOp__0_carry_i_8/O
                         net (fo=1, routed)           0.798     2.823    pipeline/U_ALU/multOp__0_carry_i_8_n_0
    SLICE_X4Y19          LUT6 (Prop_lut6_I1_O)        0.124     2.947 r  pipeline/U_ALU/multOp__0_carry_i_4/O
                         net (fo=1, routed)           0.000     2.947    pipeline/U_ALU/multOp__0_carry_i_4_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.348 r  pipeline/U_ALU/multOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.348    pipeline/U_ALU/multOp__0_carry_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.682 r  pipeline/U_ALU/multOp__0_carry__0/O[1]
                         net (fo=2, routed)           0.804     4.486    pipeline/U_ALU/multOp__0_carry__0_n_6
    SLICE_X5Y21          LUT2 (Prop_lut2_I1_O)        0.331     4.817 r  pipeline/U_ALU/multOp__34_carry_i_1/O
                         net (fo=2, routed)           0.397     5.214    pipeline/U_ALU/multOp__34_carry_i_1_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.646     5.860 r  pipeline/U_ALU/multOp__34_carry/O[3]
                         net (fo=1, routed)           0.823     6.683    pipeline/U_ALU/data1[7]
    SLICE_X3Y21          LUT5 (Prop_lut5_I2_O)        0.306     6.989 r  pipeline/U_ALU/leds_OBUF[7]_inst_i_1/O
                         net (fo=3, routed)           0.868     7.857    pipeline/U_ALU/leds_OBUF[7]
    SLICE_X1Y21          LUT6 (Prop_lut6_I0_O)        0.124     7.981 r  pipeline/U_ALU/pc_leds_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           3.032    11.013    pipeline/U_ALU/seven_seg/bcd_digit__13[3]
    SLICE_X65Y31         LUT4 (Prop_lut4_I0_O)        0.154    11.167 r  pipeline/U_ALU/pc_leds_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.886    13.053    pc_leds_OBUF[5]
    V3                   OBUF (Prop_obuf_I_O)         3.711    16.765 r  pc_leds_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.765    pc_leds[5]
    V3                                                                r  pc_leds[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipeline/DIEX_B_o_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pc_leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.533ns  (logic 6.713ns (40.603%)  route 9.820ns (59.397%))
  Logic Levels:           11  (CARRY4=3 FDRE=1 LUT2=2 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE                         0.000     0.000 r  pipeline/DIEX_B_o_reg[3]/C
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.459     0.459 f  pipeline/DIEX_B_o_reg[3]/Q
                         net (fo=17, routed)          1.441     1.900    pipeline/U_ALU/data3[1]
    SLICE_X5Y19          LUT2 (Prop_lut2_I0_O)        0.124     2.024 r  pipeline/U_ALU/multOp__0_carry_i_8/O
                         net (fo=1, routed)           0.798     2.823    pipeline/U_ALU/multOp__0_carry_i_8_n_0
    SLICE_X4Y19          LUT6 (Prop_lut6_I1_O)        0.124     2.947 r  pipeline/U_ALU/multOp__0_carry_i_4/O
                         net (fo=1, routed)           0.000     2.947    pipeline/U_ALU/multOp__0_carry_i_4_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.348 r  pipeline/U_ALU/multOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.348    pipeline/U_ALU/multOp__0_carry_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.682 r  pipeline/U_ALU/multOp__0_carry__0/O[1]
                         net (fo=2, routed)           0.804     4.486    pipeline/U_ALU/multOp__0_carry__0_n_6
    SLICE_X5Y21          LUT2 (Prop_lut2_I1_O)        0.331     4.817 r  pipeline/U_ALU/multOp__34_carry_i_1/O
                         net (fo=2, routed)           0.397     5.214    pipeline/U_ALU/multOp__34_carry_i_1_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.646     5.860 f  pipeline/U_ALU/multOp__34_carry/O[3]
                         net (fo=1, routed)           0.823     6.683    pipeline/U_ALU/data1[7]
    SLICE_X3Y21          LUT5 (Prop_lut5_I2_O)        0.306     6.989 f  pipeline/U_ALU/leds_OBUF[7]_inst_i_1/O
                         net (fo=3, routed)           0.868     7.857    pipeline/U_ALU/leds_OBUF[7]
    SLICE_X1Y21          LUT6 (Prop_lut6_I0_O)        0.124     7.981 f  pipeline/U_ALU/pc_leds_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           3.021    11.002    pipeline/U_ALU/seven_seg/bcd_digit__13[3]
    SLICE_X65Y31         LUT4 (Prop_lut4_I0_O)        0.152    11.154 r  pipeline/U_ALU/pc_leds_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.667    12.821    pc_leds_OBUF[3]
    U3                   OBUF (Prop_obuf_I_O)         3.712    16.533 r  pc_leds_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.533    pc_leds[3]
    U3                                                                r  pc_leds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipeline/DIEX_B_o_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pc_leds[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.524ns  (logic 6.498ns (39.327%)  route 10.026ns (60.673%))
  Logic Levels:           11  (CARRY4=3 FDRE=1 LUT2=2 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE                         0.000     0.000 r  pipeline/DIEX_B_o_reg[3]/C
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.459     0.459 f  pipeline/DIEX_B_o_reg[3]/Q
                         net (fo=17, routed)          1.441     1.900    pipeline/U_ALU/data3[1]
    SLICE_X5Y19          LUT2 (Prop_lut2_I0_O)        0.124     2.024 r  pipeline/U_ALU/multOp__0_carry_i_8/O
                         net (fo=1, routed)           0.798     2.823    pipeline/U_ALU/multOp__0_carry_i_8_n_0
    SLICE_X4Y19          LUT6 (Prop_lut6_I1_O)        0.124     2.947 r  pipeline/U_ALU/multOp__0_carry_i_4/O
                         net (fo=1, routed)           0.000     2.947    pipeline/U_ALU/multOp__0_carry_i_4_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.348 r  pipeline/U_ALU/multOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.348    pipeline/U_ALU/multOp__0_carry_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.682 r  pipeline/U_ALU/multOp__0_carry__0/O[1]
                         net (fo=2, routed)           0.804     4.486    pipeline/U_ALU/multOp__0_carry__0_n_6
    SLICE_X5Y21          LUT2 (Prop_lut2_I1_O)        0.331     4.817 r  pipeline/U_ALU/multOp__34_carry_i_1/O
                         net (fo=2, routed)           0.397     5.214    pipeline/U_ALU/multOp__34_carry_i_1_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.646     5.860 r  pipeline/U_ALU/multOp__34_carry/O[3]
                         net (fo=1, routed)           0.823     6.683    pipeline/U_ALU/data1[7]
    SLICE_X3Y21          LUT5 (Prop_lut5_I2_O)        0.306     6.989 r  pipeline/U_ALU/leds_OBUF[7]_inst_i_1/O
                         net (fo=3, routed)           0.868     7.857    pipeline/U_ALU/leds_OBUF[7]
    SLICE_X1Y21          LUT6 (Prop_lut6_I0_O)        0.124     7.981 r  pipeline/U_ALU/pc_leds_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           3.032    11.013    pipeline/U_ALU/seven_seg/bcd_digit__13[3]
    SLICE_X65Y31         LUT4 (Prop_lut4_I0_O)        0.124    11.137 r  pipeline/U_ALU/pc_leds_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.861    12.999    pc_leds_OBUF[4]
    W3                   OBUF (Prop_obuf_I_O)         3.525    16.524 r  pc_leds_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.524    pc_leds[4]
    W3                                                                r  pc_leds[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipeline/DIEX_B_o_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pc_leds[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.299ns  (logic 6.477ns (45.296%)  route 7.822ns (54.704%))
  Logic Levels:           11  (CARRY4=3 FDRE=1 LUT2=2 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE                         0.000     0.000 r  pipeline/DIEX_B_o_reg[3]/C
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.459     0.459 f  pipeline/DIEX_B_o_reg[3]/Q
                         net (fo=17, routed)          1.441     1.900    pipeline/U_ALU/data3[1]
    SLICE_X5Y19          LUT2 (Prop_lut2_I0_O)        0.124     2.024 r  pipeline/U_ALU/multOp__0_carry_i_8/O
                         net (fo=1, routed)           0.798     2.823    pipeline/U_ALU/multOp__0_carry_i_8_n_0
    SLICE_X4Y19          LUT6 (Prop_lut6_I1_O)        0.124     2.947 r  pipeline/U_ALU/multOp__0_carry_i_4/O
                         net (fo=1, routed)           0.000     2.947    pipeline/U_ALU/multOp__0_carry_i_4_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.348 r  pipeline/U_ALU/multOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.348    pipeline/U_ALU/multOp__0_carry_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.682 r  pipeline/U_ALU/multOp__0_carry__0/O[1]
                         net (fo=2, routed)           0.804     4.486    pipeline/U_ALU/multOp__0_carry__0_n_6
    SLICE_X5Y21          LUT2 (Prop_lut2_I1_O)        0.331     4.817 r  pipeline/U_ALU/multOp__34_carry_i_1/O
                         net (fo=2, routed)           0.397     5.214    pipeline/U_ALU/multOp__34_carry_i_1_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.646     5.860 r  pipeline/U_ALU/multOp__34_carry/O[3]
                         net (fo=1, routed)           0.823     6.683    pipeline/U_ALU/data1[7]
    SLICE_X3Y21          LUT5 (Prop_lut5_I2_O)        0.306     6.989 r  pipeline/U_ALU/leds_OBUF[7]_inst_i_1/O
                         net (fo=3, routed)           0.868     7.857    pipeline/U_ALU/leds_OBUF[7]
    SLICE_X1Y21          LUT6 (Prop_lut6_I0_O)        0.124     7.981 r  pipeline/U_ALU/pc_leds_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.420     8.401    pipeline/U_ALU/seven_seg/bcd_digit__13[3]
    SLICE_X1Y22          LUT4 (Prop_lut4_I0_O)        0.124     8.525 r  pipeline/U_ALU/pc_leds_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.270    10.795    pc_leds_OBUF[6]
    V13                  OBUF (Prop_obuf_I_O)         3.504    14.299 r  pc_leds_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.299    pc_leds[6]
    V13                                                               r  pc_leds[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipeline/DIEX_B_o_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            leds[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.073ns  (logic 6.226ns (47.623%)  route 6.847ns (52.377%))
  Logic Levels:           9  (CARRY4=3 FDRE=1 LUT2=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE                         0.000     0.000 r  pipeline/DIEX_B_o_reg[3]/C
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.459     0.459 f  pipeline/DIEX_B_o_reg[3]/Q
                         net (fo=17, routed)          1.441     1.900    pipeline/U_ALU/data3[1]
    SLICE_X5Y19          LUT2 (Prop_lut2_I0_O)        0.124     2.024 r  pipeline/U_ALU/multOp__0_carry_i_8/O
                         net (fo=1, routed)           0.798     2.823    pipeline/U_ALU/multOp__0_carry_i_8_n_0
    SLICE_X4Y19          LUT6 (Prop_lut6_I1_O)        0.124     2.947 r  pipeline/U_ALU/multOp__0_carry_i_4/O
                         net (fo=1, routed)           0.000     2.947    pipeline/U_ALU/multOp__0_carry_i_4_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.348 r  pipeline/U_ALU/multOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.348    pipeline/U_ALU/multOp__0_carry_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.682 r  pipeline/U_ALU/multOp__0_carry__0/O[1]
                         net (fo=2, routed)           0.804     4.486    pipeline/U_ALU/multOp__0_carry__0_n_6
    SLICE_X5Y21          LUT2 (Prop_lut2_I1_O)        0.331     4.817 r  pipeline/U_ALU/multOp__34_carry_i_1/O
                         net (fo=2, routed)           0.397     5.214    pipeline/U_ALU/multOp__34_carry_i_1_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.646     5.860 r  pipeline/U_ALU/multOp__34_carry/O[3]
                         net (fo=1, routed)           0.823     6.683    pipeline/U_ALU/data1[7]
    SLICE_X3Y21          LUT5 (Prop_lut5_I2_O)        0.306     6.989 r  pipeline/U_ALU/leds_OBUF[7]_inst_i_1/O
                         net (fo=3, routed)           2.583     9.572    leds_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    13.073 r  leds_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.073    leds[7]
    V14                                                               r  leds[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipeline/DIEX_B_o_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            leds[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.144ns  (logic 6.161ns (50.734%)  route 5.983ns (49.266%))
  Logic Levels:           10  (CARRY4=3 FDRE=1 LUT2=2 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE                         0.000     0.000 r  pipeline/DIEX_B_o_reg[3]/C
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.459     0.459 f  pipeline/DIEX_B_o_reg[3]/Q
                         net (fo=17, routed)          1.441     1.900    pipeline/U_ALU/data3[1]
    SLICE_X5Y19          LUT2 (Prop_lut2_I0_O)        0.124     2.024 r  pipeline/U_ALU/multOp__0_carry_i_8/O
                         net (fo=1, routed)           0.798     2.823    pipeline/U_ALU/multOp__0_carry_i_8_n_0
    SLICE_X4Y19          LUT6 (Prop_lut6_I1_O)        0.124     2.947 r  pipeline/U_ALU/multOp__0_carry_i_4/O
                         net (fo=1, routed)           0.000     2.947    pipeline/U_ALU/multOp__0_carry_i_4_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.348 r  pipeline/U_ALU/multOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.348    pipeline/U_ALU/multOp__0_carry_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.682 r  pipeline/U_ALU/multOp__0_carry__0/O[1]
                         net (fo=2, routed)           0.804     4.486    pipeline/U_ALU/multOp__0_carry__0_n_6
    SLICE_X5Y21          LUT2 (Prop_lut2_I1_O)        0.331     4.817 r  pipeline/U_ALU/multOp__34_carry_i_1/O
                         net (fo=2, routed)           0.281     5.098    pipeline/U_ALU/multOp__34_carry_i_1_n_0
    SLICE_X5Y21          LUT5 (Prop_lut5_I0_O)        0.332     5.430 r  pipeline/U_ALU/multOp__34_carry_i_5/O
                         net (fo=1, routed)           0.000     5.430    pipeline/U_ALU/multOp__34_carry_i_5_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     5.678 r  pipeline/U_ALU/multOp__34_carry/O[2]
                         net (fo=1, routed)           0.302     5.980    pipeline/U_ALU/data1[6]
    SLICE_X3Y21          LUT6 (Prop_lut6_I3_O)        0.302     6.282 r  pipeline/U_ALU/leds_OBUF[6]_inst_i_1/O
                         net (fo=3, routed)           2.356     8.638    leds_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    12.144 r  leds_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.144    leds[6]
    U14                                                               r  leds[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipeline/DIEX_B_o_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            leds[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.282ns  (logic 5.789ns (51.314%)  route 5.493ns (48.686%))
  Logic Levels:           9  (CARRY4=3 FDRE=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE                         0.000     0.000 r  pipeline/DIEX_B_o_reg[3]/C
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.459     0.459 f  pipeline/DIEX_B_o_reg[3]/Q
                         net (fo=17, routed)          1.441     1.900    pipeline/U_ALU/data3[1]
    SLICE_X5Y19          LUT2 (Prop_lut2_I0_O)        0.124     2.024 r  pipeline/U_ALU/multOp__0_carry_i_8/O
                         net (fo=1, routed)           0.798     2.823    pipeline/U_ALU/multOp__0_carry_i_8_n_0
    SLICE_X4Y19          LUT6 (Prop_lut6_I1_O)        0.124     2.947 r  pipeline/U_ALU/multOp__0_carry_i_4/O
                         net (fo=1, routed)           0.000     2.947    pipeline/U_ALU/multOp__0_carry_i_4_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.348 r  pipeline/U_ALU/multOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.348    pipeline/U_ALU/multOp__0_carry_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.682 r  pipeline/U_ALU/multOp__0_carry__0/O[1]
                         net (fo=2, routed)           0.804     4.486    pipeline/U_ALU/multOp__0_carry__0_n_6
    SLICE_X5Y21          LUT4 (Prop_lut4_I1_O)        0.303     4.789 r  pipeline/U_ALU/multOp__34_carry_i_6/O
                         net (fo=1, routed)           0.000     4.789    pipeline/U_ALU/multOp__34_carry_i_6_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     5.016 r  pipeline/U_ALU/multOp__34_carry/O[1]
                         net (fo=1, routed)           0.300     5.316    pipeline/U_ALU/data1[5]
    SLICE_X3Y21          LUT6 (Prop_lut6_I3_O)        0.303     5.619 r  pipeline/U_ALU/leds_OBUF[5]_inst_i_1/O
                         net (fo=3, routed)           2.149     7.768    leds_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    11.282 r  leds_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.282    leds[5]
    U15                                                               r  leds[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pipeline/EXMEM_OP_o_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipeline/MEMRE_OP_o_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.207ns  (logic 0.133ns (64.391%)  route 0.074ns (35.609%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE                         0.000     0.000 r  pipeline/EXMEM_OP_o_reg[0]/C
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.133     0.133 r  pipeline/EXMEM_OP_o_reg[0]/Q
                         net (fo=4, routed)           0.074     0.207    pipeline/EXMEM_OP_o[0]
    SLICE_X2Y24          FDRE                                         r  pipeline/MEMRE_OP_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipeline/EXMEM_B_o_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipeline/MEMRE_B_o_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.226ns  (logic 0.146ns (64.572%)  route 0.080ns (35.428%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE                         0.000     0.000 r  pipeline/EXMEM_B_o_reg[6]/C
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  pipeline/EXMEM_B_o_reg[6]/Q
                         net (fo=1, routed)           0.080     0.226    pipeline/EXMEM_B_o[6]
    SLICE_X2Y22          FDRE                                         r  pipeline/MEMRE_B_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipeline/EXMEM_B_o_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipeline/MEMRE_B_o_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.146ns (57.030%)  route 0.110ns (42.970%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE                         0.000     0.000 r  pipeline/EXMEM_B_o_reg[0]/C
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  pipeline/EXMEM_B_o_reg[0]/Q
                         net (fo=1, routed)           0.110     0.256    pipeline/EXMEM_B_o[0]
    SLICE_X3Y21          FDRE                                         r  pipeline/MEMRE_B_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipeline/U_banc_instructions/OUTD_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipeline/LIDI_A_o_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE                         0.000     0.000 r  pipeline/U_banc_instructions/OUTD_reg[0]/C
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pipeline/U_banc_instructions/OUTD_reg[0]/Q
                         net (fo=1, routed)           0.118     0.259    pipeline/OUTD[0]
    SLICE_X4Y26          FDRE                                         r  pipeline/LIDI_A_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipeline/EXMEM_A_o_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipeline/MEMRE_A_o_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.133ns (49.732%)  route 0.134ns (50.268%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE                         0.000     0.000 r  pipeline/EXMEM_A_o_reg[2]/C
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.133     0.133 r  pipeline/EXMEM_A_o_reg[2]/Q
                         net (fo=3, routed)           0.134     0.267    pipeline/EXMEM_A_o[2]
    SLICE_X2Y26          FDRE                                         r  pipeline/MEMRE_A_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipeline/LIDI_A_o_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipeline/DIEX_A_o_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.146ns (53.301%)  route 0.128ns (46.699%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE                         0.000     0.000 r  pipeline/LIDI_A_o_reg[2]/C
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  pipeline/LIDI_A_o_reg[2]/Q
                         net (fo=3, routed)           0.128     0.274    pipeline/LIDI_A_o_reg_n_0_[2]
    SLICE_X2Y26          FDRE                                         r  pipeline/DIEX_A_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipeline/DIEX_A_o_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipeline/EXMEM_A_o_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.146ns (53.269%)  route 0.128ns (46.731%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE                         0.000     0.000 r  pipeline/DIEX_A_o_reg[1]/C
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  pipeline/DIEX_A_o_reg[1]/Q
                         net (fo=3, routed)           0.128     0.274    pipeline/DIEX_A_o[1]
    SLICE_X1Y26          FDRE                                         r  pipeline/EXMEM_A_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipeline/U_banc_instructions/OUTD_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipeline/LIDI_C_o_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.141ns (51.080%)  route 0.135ns (48.920%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE                         0.000     0.000 r  pipeline/U_banc_instructions/OUTD_reg[26]/C
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pipeline/U_banc_instructions/OUTD_reg[26]/Q
                         net (fo=4, routed)           0.135     0.276    pipeline/OUTD[26]
    SLICE_X2Y27          FDRE                                         r  pipeline/LIDI_C_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipeline/U_banc_instructions/OUTD_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipeline/LIDI_C_o_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.141ns (51.049%)  route 0.135ns (48.951%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE                         0.000     0.000 r  pipeline/U_banc_instructions/OUTD_reg[24]/C
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pipeline/U_banc_instructions/OUTD_reg[24]/Q
                         net (fo=4, routed)           0.135     0.276    pipeline/OUTD[24]
    SLICE_X2Y27          FDRE                                         r  pipeline/LIDI_C_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipeline/EXMEM_A_o_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipeline/MEMRE_A_o_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.146ns (51.341%)  route 0.138ns (48.659%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE                         0.000     0.000 r  pipeline/EXMEM_A_o_reg[1]/C
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  pipeline/EXMEM_A_o_reg[1]/Q
                         net (fo=3, routed)           0.138     0.284    pipeline/EXMEM_A_o[1]
    SLICE_X1Y26          FDRE                                         r  pipeline/MEMRE_A_o_reg[1]/D
  -------------------------------------------------------------------    -------------------





