---
layout: archive
title: "CV"
permalink: /cv/
author_profile: true
redirect_from:
  - /resume
---

{% include base_path %}

[Download CV in PDF](http://b04901112.github.io/files/CV.pdf)

Research Interests
======
* Formal Verification
  * Soft/Hard-ware Model Checking
  * QBF/SAT solving
  * Automata Theory
* Electronic Design Automation (EDA)
  * Logic Synthesis & Optimization
  * Highl-level Synthesis
  * Computation Models
* Machine Learning (ML)
  * Decision Tree
  * Deep Learning (DL)
  * Machine Comprehension

Skills
======
* Programming
  * C/C++
  * Python
  * VerilogHDL (SystemVerilog)
  * MATLAB
  * Cadence SKILL
* Language
  * Mandarin Chinese (native)
  * English (IELTS 7.5, TOEFL 103, GRE 155/170/4.0)

Education
======
Received both B.S. and M.S. degree from National Taiwan University ([NTU](https://www.ntu.edu.tw/)).
* M.S. in Graduate Institute of Electroncis Engineering ([GIEE](https://giee.ntu.edu.tw/))
  * September 2018 - June 2020
  * Major in Electronic Design Automation
  * Instructed by Professor [Jie-Hong Roland Jiang](http://cc.ee.ntu.edu.tw/~jhjiang/)
  * A member of Applied Logic and Computation ([ALCom](http://alcom.ee.ntu.edu.tw/)) Lab
  * Overall GPA: 4.22 / 4.30
* B.S. in [Department of Eletrical Engineering](https://www.ee.ntu.edu.tw/)
  * September 2015 - June 2018
  * Overall GPA: 4.16 / 4.30 (top 5%)

Awards
======
  <ul>{% for post in site.awards reversed %}
    {% include archive-single-cv.html %}
  {% endfor %}</ul>

Publications
======
  <ul>{% for post in site.publications %}
    {% include archive-single-cv.html %}
  {% endfor %}</ul>

Work Experience
======
* Research Assistant
  * ALCom Lab of NTU, July 2020 - present.
  * Supervised by Professor Jie-Hong Roland Jiang.
  * Extending my [graduate research](https://b04901112.github.io/publication/2020-06-thesis) and exploring new topics.  
* Teaching Assistant of “Introduction to Electronic Design Automation”
  * NTU, March - July 2020.
  * Instructed by Professor Jie-Hong Roland Jiang.
* Teaching Assistant of “Introduction to Electronic Design Automation”
  * NTU, March - July 2019.
  * Instructed by Professor Jie-Hong Roland Jiang.
* Teaching Assistant of “Deep Learning for Human Language Processing”
  * NTU, September 2018 - January 2019.
  * Instructed by Professor [Hung-Yi Lee](https://speech.ee.ntu.edu.tw/~tlkagk/) and Professor [Yun-Nung Chen](https://www.csie.ntu.edu.tw/~yvchen/).
* Teaching Assistant of “Advanced Deep Learning”
  * NTU, March - July 2018.
  * Instructed by Professor Hung-Yi Lee and Professor Yun-Nung Chen.
* Summer Intern
  * [MediaTek](https://www.mediatek.tw/) ADCT/PDK Department, July - August 2018.
  * Developed an automatic virtual-pin labeler for LVS on analog circuits.

Research Projects
======
  <ul>{% for post in site.projects reversed %}
    {% include archive-single-cv.html %}
  {% endfor %}</ul>
  
Related Course
======
* Verification: SoC Verification, Logic Synthesis & Verification, Algorithms
* EDA: VLSI Testing, Physical Design, Data Structure & Programming
* ML: ML & have it deep and structured, Advanced DL, DL for Human Language Processing
* Others: Advanced Computer Architecture, Digital Signal Processing, Introduction to Cryptography

Personal Traits
======
* Highly motivated and eager to learn new things.
* Capable of working as an individual as well as in groups.
* Hard-working and good at time management.