  **** HLS Build v2025.1 6135595
INFO: [HLS 200-2005] Using work_dir C:/Users/marianoandre/Documents/test1/test/test 
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/Users/marianoandre/Documents/test1/test/test/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component 'C:/Users/marianoandre/Documents/test1/test/test'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file C:/Users/marianoandre/Documents/test1/test/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'syn.file=knn.h' from C:/Users/marianoandre/Documents/test1/test/hls_config.cfg(13)
INFO: [HLS 200-10] Adding design file 'C:/Users/marianoandre/Documents/test1/test/knn.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=knn_axis.h' from C:/Users/marianoandre/Documents/test1/test/hls_config.cfg(14)
INFO: [HLS 200-10] Adding design file 'C:/Users/marianoandre/Documents/test1/test/knn_axis.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=top_knn_axis.cpp' from C:/Users/marianoandre/Documents/test1/test/hls_config.cfg(15)
INFO: [HLS 200-10] Adding design file 'C:/Users/marianoandre/Documents/test1/test/top_knn_axis.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=knn_test.cpp' from C:/Users/marianoandre/Documents/test1/test/hls_config.cfg(11)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/marianoandre/Documents/test1/test/knn_test.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=top_knn_axis' from C:/Users/marianoandre/Documents/test1/test/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vitis' from C:/Users/marianoandre/Documents/test1/test/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1465] Applying config ini 'part=xc7z014sclg400-1' from C:/Users/marianoandre/Documents/test1/test/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7z014s-clg400-1'
INFO: [HLS 200-1465] Applying config ini 'csim.clean=1' from C:/Users/marianoandre/Documents/test1/test/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying config ini 'csim.code_analyzer=0' from C:/Users/marianoandre/Documents/test1/test/hls_config.cfg(9)
INFO: [HLS 200-1465] Applying config ini 'csim.setup=0' from C:/Users/marianoandre/Documents/test1/test/hls_config.cfg(12)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from C:/Users/marianoandre/Documents/test1/test/hls_config.cfg(5)
INFO: [HLS 200-1465] Applying config ini 'sim.O=1' from C:/Users/marianoandre/Documents/test1/test/hls_config.cfg(8)
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/Users/marianoandre/Documents/test1/test/test/vitis-comp.json
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 3 seconds. CPU system time: 3 seconds. Elapsed time: 7.863 seconds; current allocated memory: 151.254 MB.
INFO: [HLS 200-10] Analyzing design file 'top_knn_axis.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 13.803 seconds; current allocated memory: 153.883 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 27,312 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (C:/Users/marianoandre/Documents/test1/test/test/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 57,238 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details (C:/Users/marianoandre/Documents/test1/test/test/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 22,081 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (C:/Users/marianoandre/Documents/test1/test/test/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 20,929 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (C:/Users/marianoandre/Documents/test1/test/test/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 13,849 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (C:/Users/marianoandre/Documents/test1/test/test/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 13,849 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (C:/Users/marianoandre/Documents/test1/test/test/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 13,849 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (C:/Users/marianoandre/Documents/test1/test/test/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 13,849 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (C:/Users/marianoandre/Documents/test1/test/test/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 13,849 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (C:/Users/marianoandre/Documents/test1/test/test/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 15,657 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (C:/Users/marianoandre/Documents/test1/test/test/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 13,350 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (C:/Users/marianoandre/Documents/test1/test/test/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 13,254 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (C:/Users/marianoandre/Documents/test1/test/test/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 13,266 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (C:/Users/marianoandre/Documents/test1/test/test/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 13,156 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (C:/Users/marianoandre/Documents/test1/test/test/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 13,007 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (C:/Users/marianoandre/Documents/test1/test/test/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 12,467 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (C:/Users/marianoandre/Documents/test1/test/test/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_69_8' is marked as complete unroll implied by the pipeline pragma (./knn_axis.h:69:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_53_6' is marked as complete unroll implied by the pipeline pragma (./knn_axis.h:53:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_56_7' is marked as complete unroll implied by the pipeline pragma (./knn_axis.h:56:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_43_4' is marked as complete unroll implied by the pipeline pragma (./knn_axis.h:43:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_45_5' is marked as complete unroll implied by the pipeline pragma (./knn_axis.h:45:26)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma
INFO: [HLS 214-291] Loop 'VITIS_LOOP_34_3' is marked as complete unroll implied by the pipeline pragma (./knn_axis.h:34:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_24_1' is marked as complete unroll implied by the pipeline pragma (./knn_axis.h:24:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_25_2' is marked as complete unroll implied by the pipeline pragma (./knn_axis.h:25:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_69_8' (./knn_axis.h:69:22) in function 'knn_axis' completely with a factor of 2 (./knn_axis.h:11:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_53_6' (./knn_axis.h:53:22) in function 'knn_axis' completely with a factor of 3 (./knn_axis.h:11:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_56_7' (./knn_axis.h:56:26) in function 'knn_axis' completely with a factor of 6 (./knn_axis.h:11:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_4' (./knn_axis.h:43:22) in function 'knn_axis' completely with a factor of 6 (./knn_axis.h:11:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_45_5' (./knn_axis.h:45:26) in function 'knn_axis' completely with a factor of 4 (./knn_axis.h:11:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' () in function 'knn_axis' completely with a factor of 3 (./knn_axis.h:11:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_34_3' (./knn_axis.h:34:22) in function 'knn_axis' completely with a factor of 4 (./knn_axis.h:11:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_24_1' (./knn_axis.h:24:19) in function 'knn_axis' completely with a factor of 6 (./knn_axis.h:11:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_25_2' (./knn_axis.h:25:26) in function 'knn_axis' completely with a factor of 4 (./knn_axis.h:11:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isinf<double>(double)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.103.113.143.153)' into 'fp_struct<double>::to_double() const (.100.110.140.150)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:494:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.100.110.140.150)' into 'fp_struct<double>::to_ieee() const' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:509:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>(ap_ufixed<71, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<73, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:186:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>(ap_ufixed<73, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<83, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:186:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>(ap_ufixed<83, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<92, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:186:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>(ap_ufixed<92, -(17), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<87, -(((17) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:186:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>(ap_ufixed<87, -(22), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<82, -(((22) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:186:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>(ap_ufixed<82, -(27), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<77, -(((27) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:186:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>(ap_ufixed<77, -(32), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<72, -(((32) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:186:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'double pow_reduce::pow_generic<double>(double, double)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<double>(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1(ap_ufixed<51, -8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'double pow_reduce::pow_generic<double>(double, double)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'pow' into 'knn_axis(hls::stream<hls::axis<ap_uint<32>, 0ul, 0ul, 0ul, (unsigned char)56, false>, 0>&, hls::stream<hls::axis<ap_uint<32>, 0ul, 0ul, 0ul, (unsigned char)56, false>, 0>&, hls::stream<hls::axis<ap_uint<32>, 0ul, 0ul, 0ul, (unsigned char)56, false>, 0>&, hls::stream<hls::axis<ap_uint<32>, 0ul, 0ul, 0ul, (unsigned char)56, false>, 0>&)' (./knn_axis.h:11:0)
INFO: [HLS 214-421] Automatically partitioning small array 'vote_count' completely based on array size. (./knn_axis.h:41:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'training_labels' due to pipeline pragma (./knn_axis.h:21:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'distances' due to pipeline pragma (./knn_axis.h:21:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'vote_count' due to pipeline pragma (./knn_axis.h:21:9)
INFO: [HLS 214-248] Applying array_partition to 'training_labels': Complete partitioning on dimension 1. (./knn_axis.h:13:9)
INFO: [HLS 214-248] Applying array_partition to 'distances': Complete partitioning on dimension 1. (./knn_axis.h:40:11)
INFO: [HLS 214-248] Applying array_partition to 'vote_count': Complete partitioning on dimension 1. (./knn_axis.h:41:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 19.715 seconds; current allocated memory: 157.891 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 157.891 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.648 seconds; current allocated memory: 165.738 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:383) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::log_range_reduction<71>' into 'pow_reduce::pow_generic<double>' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.583 seconds; current allocated memory: 170.566 MB.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:383) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::log_range_reduction<71>' into 'pow_reduce::pow_generic<double>' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:661:3) in function 'pow_reduce::pow_generic<double>'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (./knn_axis.h:82:1) in function 'knn_axis'... converting 27 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pow_reduce::pow_generic<double>' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:291)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.305 seconds; current allocated memory: 194.512 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.286 seconds; current allocated memory: 209.168 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_knn_axis' ...
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<double>' to 'pow_generic_double_s'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln563) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pow_generic<double>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 81, function 'pow_generic<double>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.344 seconds; current allocated memory: 215.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.835 seconds; current allocated memory: 216.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn_axis' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'knn_axis'.
WARNING: [HLS 200-880] The II Violation in module 'knn_axis' (function 'knn_axis'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis read operation ('empty_54', ./knn_axis.h:26) on port 'training_features_in_V_data_V' (./knn_axis.h:26) and axis read operation ('empty', ./knn_axis.h:26) on port 'training_features_in_V_data_V' (./knn_axis.h:26).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'knn_axis' (function 'knn_axis'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis read operation ('empty_55', ./knn_axis.h:26) on port 'training_features_in_V_data_V' (./knn_axis.h:26) and axis read operation ('empty', ./knn_axis.h:26) on port 'training_features_in_V_data_V' (./knn_axis.h:26).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'knn_axis' (function 'knn_axis'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis read operation ('empty_56', ./knn_axis.h:26) on port 'training_features_in_V_data_V' (./knn_axis.h:26) and axis read operation ('empty', ./knn_axis.h:26) on port 'training_features_in_V_data_V' (./knn_axis.h:26).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'knn_axis' (function 'knn_axis'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between axis read operation ('empty_58', ./knn_axis.h:26) on port 'training_features_in_V_data_V' (./knn_axis.h:26) and axis read operation ('empty', ./knn_axis.h:26) on port 'training_features_in_V_data_V' (./knn_axis.h:26).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'knn_axis' (function 'knn_axis'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between axis read operation ('empty_76', ./knn_axis.h:26) on port 'training_features_in_V_data_V' (./knn_axis.h:26) and axis read operation ('empty', ./knn_axis.h:26) on port 'training_features_in_V_data_V' (./knn_axis.h:26).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'knn_axis' (function 'knn_axis'): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1) between axis read operation ('empty_81', ./knn_axis.h:26) on port 'training_features_in_V_data_V' (./knn_axis.h:26) and axis read operation ('empty', ./knn_axis.h:26) on port 'training_features_in_V_data_V' (./knn_axis.h:26).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 24, Depth = 239, function 'knn_axis'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.869 seconds; current allocated memory: 230.844 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.039 seconds; current allocated memory: 237.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_knn_axis' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (8.321 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'top_knn_axis' consists of the following:
	'call' operation 0 bit ('_ln21', top_knn_axis.cpp:21) to 'knn_axis' [51]  (8.321 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.318 seconds; current allocated memory: 238.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.282 seconds; current allocated memory: 241.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_cud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6' due to the length limit 80
INFO: [RTGEN 206-104] Estimated max fanout for 'pow_generic_double_s' is 16542 from HDL expression: ((1'b1 == ap_ce_reg) & (1'b0 == ap_block_pp0_stage0_11001))
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_19s_31_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12s_80ns_90_5_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13s_71s_71_5_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40ns_40ns_79_2_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_43ns_36ns_79_3_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_49ns_44ns_93_5_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_50ns_50ns_99_5_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_54s_6ns_54_5_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_71ns_4ns_75_5_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_73ns_6ns_79_5_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_77ns_6ns_82_5_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_82ns_6ns_87_5_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_83ns_6ns_89_5_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_87ns_6ns_92_5_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_92ns_6ns_97_5_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_3_64_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_double_s'.
INFO: [RTMG 210-279] Implementing memory 'top_knn_axis_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_knn_axis_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_cud' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_knn_axis_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_knn_axis_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_knn_axis_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_knn_axis_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_knn_axis_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_knn_axis_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_knn_axis_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'top_knn_axis_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM' using auto ROMs.
INFO: [HLS 200-2168] Implementing memory 'top_knn_axis_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW' using auto ROMs with 2 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [RTMG 210-279] Implementing memory 'top_knn_axis_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.289 seconds; current allocated memory: 248.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn_axis' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'knn_axis' pipeline 'knn_axis' pipeline type 'function pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'knn_axis' is 16798 from HDL expression: (((1'b0 == ap_block_pp0_stage20_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage20_11001_ignoreCallOp516_grp0) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage18_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage18_11001_ignoreCallOp473_grp0) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage16_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage16_11001_ignoreCallOp434_grp0) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage14_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage14_11001_ignoreCallOp399_grp0) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage12_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage12_11001_ignoreCallOp368_grp0) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage10_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage10_11001_ignoreCallOp341_grp0) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage8_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage8_11001_ignoreCallOp318_grp0) & (1'b1 
    == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_ignoreCallOp756_grp0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp684_grp0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp636_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage23_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage23_11001_ignoreCallOp588_grp0) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage21_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage21_11001_ignoreCallOp539_grp0) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage19_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage19_11001_ignoreCallOp494_grp0) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage17_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage17_11001_ignoreCallOp453_grp0) 
    & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage15_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage15_11001_ignoreCallOp416_grp0) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage13_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage13_11001_ignoreCallOp383_grp0) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage11_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage11_11001_ignoreCallOp354_grp0) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage9_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage9_11001_ignoreCallOp329_grp0) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_ignoreCallOp780_grp0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_ignoreCallOp732_grp0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp708_grp0) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) 
    & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp660_grp0) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp612_grp0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage22_11001_ignoreCallOp563_grp0) & (1'b0 == ap_block_pp0_stage22_subdone_grp0_done_reg) & (1'b1 == ap_CS_fsm_pp0_stage22)))
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_57_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_13_3_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_2_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn_axis'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 5.178 seconds; current allocated memory: 264.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_knn_axis' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_knn_axis/training_features_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_knn_axis/training_features_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_knn_axis/training_features_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_knn_axis/training_features_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_knn_axis/training_labels_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_knn_axis/training_labels_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_knn_axis/training_labels_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_knn_axis/training_labels_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_knn_axis/test_features_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_knn_axis/test_features_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_knn_axis/test_features_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_knn_axis/test_features_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_knn_axis/predicted_label_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_knn_axis/predicted_label_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_knn_axis/predicted_label_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_knn_axis/predicted_label_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'top_knn_axis' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_knn_axis'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 4.119 seconds; current allocated memory: 284.262 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.528 seconds; current allocated memory: 284.680 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.8 seconds; current allocated memory: 292.402 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_knn_axis.
INFO: [VLOG 209-307] Generating Verilog RTL for top_knn_axis.
INFO: [HLS 200-789] **** Estimated Fmax: 120.17 MHz
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Wed Jul  2 14:15:31 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=C:/Users/marianoandre/Documents/test1/test/test/hls/hls_data.json outdir=C:/Users/marianoandre/Documents/test1/test/test/hls/impl/ip srcdir=C:/Users/marianoandre/Documents/test1/test/test/hls ippack_options_dict= ippack_options_dict=
INFO: Copied 1 ipmisc file(s) to C:/Users/marianoandre/Documents/test1/test/test/hls/impl/ip/misc
INFO: Copied 57 verilog file(s) to C:/Users/marianoandre/Documents/test1/test/test/hls/impl/ip/hdl/verilog
INFO: Copied 42 vhdl file(s) to C:/Users/marianoandre/Documents/test1/test/test/hls/impl/ip/hdl/vhdl
Generating 7 subcores in C:/Users/marianoandre/Documents/test1/test/test/hls/impl/ip/subcore_prj:
impl/misc/top_knn_axis_dadd_64ns_64ns_64_7_full_dsp_1_ip.tcl
impl/misc/top_knn_axis_dmul_64ns_64ns_64_7_max_dsp_1_ip.tcl
impl/misc/top_knn_axis_dsqrt_64ns_64ns_64_57_no_dsp_1_ip.tcl
impl/misc/top_knn_axis_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl
impl/misc/top_knn_axis_fpext_32ns_64_2_no_dsp_1_ip.tcl
impl/misc/top_knn_axis_fptrunc_64ns_32_2_no_dsp_1_ip.tcl
impl/misc/top_knn_axis_fsub_32ns_32ns_32_5_full_dsp_1_ip.tcl
create_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 533.684 ; gain = 247.676
INFO: Using COE_DIR=C:/Users/marianoandre/Documents/test1/test/test/hls/impl/ip/hdl/verilog
INFO: Generating top_knn_axis_dadd_64ns_64ns_64_7_full_dsp_1_ip via file impl/misc/top_knn_axis_dadd_64ns_64ns_64_7_full_dsp_1_ip.tcl
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2025.1/Vivado/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'top_knn_axis_dadd_64ns_64ns_64_7_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
create_ip: Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 554.641 ; gain = 20.957
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_knn_axis_dadd_64ns_64ns_64_7_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'top_knn_axis_dadd_64ns_64ns_64_7_full_dsp_1_ip'...
INFO: Done generating top_knn_axis_dadd_64ns_64ns_64_7_full_dsp_1_ip via file impl/misc/top_knn_axis_dadd_64ns_64ns_64_7_full_dsp_1_ip.tcl
INFO: Generating top_knn_axis_dmul_64ns_64ns_64_7_max_dsp_1_ip via file impl/misc/top_knn_axis_dmul_64ns_64ns_64_7_max_dsp_1_ip.tcl
WARNING: [IP_Flow 19-4832] The IP name 'top_knn_axis_dmul_64ns_64ns_64_7_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_knn_axis_dmul_64ns_64ns_64_7_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'top_knn_axis_dmul_64ns_64ns_64_7_max_dsp_1_ip'...
INFO: Done generating top_knn_axis_dmul_64ns_64ns_64_7_max_dsp_1_ip via file impl/misc/top_knn_axis_dmul_64ns_64ns_64_7_max_dsp_1_ip.tcl
INFO: Generating top_knn_axis_dsqrt_64ns_64ns_64_57_no_dsp_1_ip via file impl/misc/top_knn_axis_dsqrt_64ns_64ns_64_57_no_dsp_1_ip.tcl
WARNING: [IP_Flow 19-4832] The IP name 'top_knn_axis_dsqrt_64ns_64ns_64_57_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_knn_axis_dsqrt_64ns_64ns_64_57_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'top_knn_axis_dsqrt_64ns_64ns_64_57_no_dsp_1_ip'...
INFO: Done generating top_knn_axis_dsqrt_64ns_64ns_64_57_no_dsp_1_ip via file impl/misc/top_knn_axis_dsqrt_64ns_64ns_64_57_no_dsp_1_ip.tcl
INFO: Generating top_knn_axis_fcmp_32ns_32ns_1_2_no_dsp_1_ip via file impl/misc/top_knn_axis_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl
WARNING: [IP_Flow 19-4832] The IP name 'top_knn_axis_fcmp_32ns_32ns_1_2_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_knn_axis_fcmp_32ns_32ns_1_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'top_knn_axis_fcmp_32ns_32ns_1_2_no_dsp_1_ip'...
INFO: Done generating top_knn_axis_fcmp_32ns_32ns_1_2_no_dsp_1_ip via file impl/misc/top_knn_axis_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl
INFO: Generating top_knn_axis_fpext_32ns_64_2_no_dsp_1_ip via file impl/misc/top_knn_axis_fpext_32ns_64_2_no_dsp_1_ip.tcl
WARNING: [IP_Flow 19-4832] The IP name 'top_knn_axis_fpext_32ns_64_2_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_knn_axis_fpext_32ns_64_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'top_knn_axis_fpext_32ns_64_2_no_dsp_1_ip'...
INFO: Done generating top_knn_axis_fpext_32ns_64_2_no_dsp_1_ip via file impl/misc/top_knn_axis_fpext_32ns_64_2_no_dsp_1_ip.tcl
INFO: Generating top_knn_axis_fptrunc_64ns_32_2_no_dsp_1_ip via file impl/misc/top_knn_axis_fptrunc_64ns_32_2_no_dsp_1_ip.tcl
WARNING: [IP_Flow 19-4832] The IP name 'top_knn_axis_fptrunc_64ns_32_2_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_knn_axis_fptrunc_64ns_32_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'top_knn_axis_fptrunc_64ns_32_2_no_dsp_1_ip'...
INFO: Done generating top_knn_axis_fptrunc_64ns_32_2_no_dsp_1_ip via file impl/misc/top_knn_axis_fptrunc_64ns_32_2_no_dsp_1_ip.tcl
INFO: Generating top_knn_axis_fsub_32ns_32ns_32_5_full_dsp_1_ip via file impl/misc/top_knn_axis_fsub_32ns_32ns_32_5_full_dsp_1_ip.tcl
WARNING: [IP_Flow 19-4832] The IP name 'top_knn_axis_fsub_32ns_32ns_32_5_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_knn_axis_fsub_32ns_32ns_32_5_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'top_knn_axis_fsub_32ns_32ns_32_5_full_dsp_1_ip'...
INFO: Done generating top_knn_axis_fsub_32ns_32ns_32_5_full_dsp_1_ip via file impl/misc/top_knn_axis_fsub_32ns_32ns_32_5_full_dsp_1_ip.tcl
INFO: Found 1 unique subcore IP: xilinx.com:ip:floating_point:7.1
INFO: Copied 7 subcore files: C:/Users/marianoandre/Documents/test1/test/test/hls/impl/ip/hdl/ip/top_knn_axis_dadd_64ns_64ns_64_7_full_dsp_1_ip/top_knn_axis_dadd_64ns_64ns_64_7_full_dsp_1_ip.xci C:/Users/marianoandre/Documents/test1/test/test/hls/impl/ip/hdl/ip/top_knn_axis_dmul_64ns_64ns_64_7_max_dsp_1_ip/top_knn_axis_dmul_64ns_64ns_64_7_max_dsp_1_ip.xci C:/Users/marianoandre/Documents/test1/test/test/hls/impl/ip/hdl/ip/top_knn_axis_dsqrt_64ns_64ns_64_57_no_dsp_1_ip/top_knn_axis_dsqrt_64ns_64ns_64_57_no_dsp_1_ip.xci C:/Users/marianoandre/Documents/test1/test/test/hls/impl/ip/hdl/ip/top_knn_axis_fcmp_32ns_32ns_1_2_no_dsp_1_ip/top_knn_axis_fcmp_32ns_32ns_1_2_no_dsp_1_ip.xci C:/Users/marianoandre/Documents/test1/test/test/hls/impl/ip/hdl/ip/top_knn_axis_fpext_32ns_64_2_no_dsp_1_ip/top_knn_axis_fpext_32ns_64_2_no_dsp_1_ip.xci C:/Users/marianoandre/Documents/test1/test/test/hls/impl/ip/hdl/ip/top_knn_axis_fptrunc_64ns_32_2_no_dsp_1_ip/top_knn_axis_fptrunc_64ns_32_2_no_dsp_1_ip.xci C:/Users/marianoandre/Documents/test1/test/test/hls/impl/ip/hdl/ip/top_knn_axis_fsub_32ns_32ns_32_5_full_dsp_1_ip/top_knn_axis_fsub_32ns_32ns_32_5_full_dsp_1_ip.xci
INFO: Import ports from HDL: C:/Users/marianoandre/Documents/test1/test/test/hls/impl/ip/hdl/vhdl/top_knn_axis.vhd (top_knn_axis)
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add axi4stream interface training_features_in
INFO: Add axi4stream interface training_labels_in
INFO: Add axi4stream interface test_features_in
INFO: Add axi4stream interface predicted_label_out
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2025.1/Vivado/data/ip'.
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP C:/Users/marianoandre/Documents/test1/test/test/hls/impl/ip/component.xml
INFO: Created IP archive C:/Users/marianoandre/Documents/test1/test/test/hls/impl/ip/xilinx_com_hls_top_knn_axis_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Wed Jul  2 14:18:25 2025...
INFO: [HLS 200-802] Generated output file test/top_knn_axis.zip
INFO: [HLS 200-112] Total CPU user time: 17 seconds. Total CPU system time: 9 seconds. Total elapsed time: 277.669 seconds; peak allocated memory: 296.371 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 4m 44s
