# Capstone_Code

SER needs to be in workspace from using vfit3.
Scripts will generate RL or RLC circuit model of SER and output to a netlist in the same directory under outputNetlist.cir
Run the program through main.m and specify the number of ports in the console.
