Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Nov  5 16:37:22 2020
| Host         : DESKTOP-7QAIPHN running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 100
+-----------+------------------+------------------------------------------------+------------+
| Rule      | Severity         | Description                                    | Violations |
+-----------+------------------+------------------------------------------------+------------+
| TIMING-6  | Critical Warning | No common primary clock between related clocks | 4          |
| TIMING-7  | Critical Warning | No common node between related clocks          | 4          |
| TIMING-16 | Warning          | Large setup violation                          | 45         |
| TIMING-18 | Warning          | Missing input or output delay                  | 16         |
| TIMING-20 | Warning          | Non-clocked latch                              | 31         |
+-----------+------------------+------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-6#1 Critical Warning
No common primary clock between related clocks  
The clocks clk_fpga_0 and clk_fpga_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_fpga_0] -to [get_clocks clk_fpga_1]
Related violations: <none>

TIMING-6#2 Critical Warning
No common primary clock between related clocks  
The clocks clk_fpga_0 and clk_fpga_2 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_fpga_0] -to [get_clocks clk_fpga_2]
Related violations: <none>

TIMING-6#3 Critical Warning
No common primary clock between related clocks  
The clocks clk_fpga_1 and clk_fpga_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_fpga_1] -to [get_clocks clk_fpga_0]
Related violations: <none>

TIMING-6#4 Critical Warning
No common primary clock between related clocks  
The clocks clk_fpga_2 and clk_fpga_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_fpga_2] -to [get_clocks clk_fpga_0]
Related violations: <none>

TIMING-7#1 Critical Warning
No common node between related clocks  
The clocks clk_fpga_0 and clk_fpga_1 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_fpga_0] -to [get_clocks clk_fpga_1]
Related violations: <none>

TIMING-7#2 Critical Warning
No common node between related clocks  
The clocks clk_fpga_0 and clk_fpga_2 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_fpga_0] -to [get_clocks clk_fpga_2]
Related violations: <none>

TIMING-7#3 Critical Warning
No common node between related clocks  
The clocks clk_fpga_1 and clk_fpga_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_fpga_1] -to [get_clocks clk_fpga_0]
Related violations: <none>

TIMING-7#4 Critical Warning
No common node between related clocks  
The clocks clk_fpga_2 and clk_fpga_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_fpga_2] -to [get_clocks clk_fpga_0]
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -2.023 ns between design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[6]/C (clocked by clk_fpga_1) and design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -2.059 ns between design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C (clocked by clk_fpga_0) and design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1syn_reg/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -2.106 ns between design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[9]/C (clocked by clk_fpga_1) and design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -2.114 ns between design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[8]/C (clocked by clk_fpga_1) and design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -2.162 ns between design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[1]/C (clocked by clk_fpga_1) and design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -2.162 ns between design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[2]/C (clocked by clk_fpga_1) and design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -2.187 ns between design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[3]/C (clocked by clk_fpga_1) and design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -2.200 ns between design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[7]/C (clocked by clk_fpga_1) and design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -2.250 ns between design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[4]/C (clocked by clk_fpga_1) and design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -2.274 ns between design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[11]/C (clocked by clk_fpga_1) and design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -2.278 ns between design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[0]/C (clocked by clk_fpga_1) and design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -2.295 ns between design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[10]/C (clocked by clk_fpga_1) and design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -2.358 ns between design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[5]/C (clocked by clk_fpga_1) and design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -2.438 ns between design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C (clocked by clk_fpga_0) and design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[1]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -2.442 ns between design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C (clocked by clk_fpga_0) and design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[11]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -2.449 ns between design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C (clocked by clk_fpga_0) and design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[3]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -2.459 ns between design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C (clocked by clk_fpga_0) and design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[2]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -2.460 ns between design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C (clocked by clk_fpga_0) and design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[9]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -2.474 ns between design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C (clocked by clk_fpga_0) and design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[0]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -2.475 ns between design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C (clocked by clk_fpga_0) and design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dav_reg/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -2.487 ns between design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C (clocked by clk_fpga_0) and design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[10]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -2.496 ns between design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C (clocked by clk_fpga_0) and design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[2]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -2.498 ns between design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C (clocked by clk_fpga_0) and design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[9]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -2.504 ns between design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C (clocked by clk_fpga_0) and design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[8]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -2.515 ns between design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C (clocked by clk_fpga_0) and design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[1]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -2.526 ns between design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C (clocked by clk_fpga_0) and design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[8]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -2.531 ns between design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C (clocked by clk_fpga_0) and design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[10]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -2.535 ns between design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C (clocked by clk_fpga_0) and design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[0]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -2.543 ns between design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C (clocked by clk_fpga_0) and design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[3]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -2.568 ns between design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C (clocked by clk_fpga_0) and design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[7]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -2.569 ns between design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C (clocked by clk_fpga_0) and design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[11]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -2.586 ns between design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C (clocked by clk_fpga_0) and design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[5]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -2.588 ns between design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C (clocked by clk_fpga_0) and design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[6]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -2.589 ns between design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C (clocked by clk_fpga_0) and design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[6]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -2.668 ns between design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C (clocked by clk_fpga_0) and design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[5]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -2.721 ns between design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C (clocked by clk_fpga_0) and design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[4]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -2.730 ns between design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C (clocked by clk_fpga_0) and design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[7]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -2.742 ns between design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C (clocked by clk_fpga_0) and design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[4]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -3.098 ns between design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C (clocked by clk_fpga_0) and design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[1]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -3.142 ns between design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C (clocked by clk_fpga_0) and design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[2]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -3.207 ns between design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C (clocked by clk_fpga_0) and design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[3]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -3.207 ns between design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C (clocked by clk_fpga_0) and design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[4]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -3.244 ns between design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C (clocked by clk_fpga_0) and design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[5]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -3.276 ns between design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C (clocked by clk_fpga_0) and design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1sck_reg/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -3.331 ns between design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C (clocked by clk_fpga_0) and design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[0]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on AD1dat1_0 relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on AD1dat2_0 relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on sws_4bits_tri_i[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on sws_4bits_tri_i[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on sws_4bits_tri_i[2] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on sws_4bits_tri_i[3] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on AD1sclk_0 relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on AD1sync_0 relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on DA2dat1_0 relative to clock(s) clk_fpga_2
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on DA2dat2_0 relative to clock(s) clk_fpga_2
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on DA2sclk_0 relative to clock(s) clk_fpga_2
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on DA2sync_0 relative to clock(s) clk_fpga_2
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on leds_4bits_tri_o[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on leds_4bits_tri_o[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on leds_4bits_tri_o[2] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on leds_4bits_tri_o[3] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/reg_data_out_reg[10] cannot be properly analyzed as its control pin design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/reg_data_out_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/reg_data_out_reg[11] cannot be properly analyzed as its control pin design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/reg_data_out_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/reg_data_out_reg[12] cannot be properly analyzed as its control pin design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/reg_data_out_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/reg_data_out_reg[13] cannot be properly analyzed as its control pin design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/reg_data_out_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/reg_data_out_reg[14] cannot be properly analyzed as its control pin design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/reg_data_out_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/reg_data_out_reg[15] cannot be properly analyzed as its control pin design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/reg_data_out_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/reg_data_out_reg[16] cannot be properly analyzed as its control pin design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/reg_data_out_reg[16]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/reg_data_out_reg[17] cannot be properly analyzed as its control pin design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/reg_data_out_reg[17]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/reg_data_out_reg[18] cannot be properly analyzed as its control pin design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/reg_data_out_reg[18]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/reg_data_out_reg[19] cannot be properly analyzed as its control pin design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/reg_data_out_reg[19]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/reg_data_out_reg[1] cannot be properly analyzed as its control pin design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/reg_data_out_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/reg_data_out_reg[20] cannot be properly analyzed as its control pin design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/reg_data_out_reg[20]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/reg_data_out_reg[21] cannot be properly analyzed as its control pin design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/reg_data_out_reg[21]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/reg_data_out_reg[22] cannot be properly analyzed as its control pin design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/reg_data_out_reg[22]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/reg_data_out_reg[23] cannot be properly analyzed as its control pin design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/reg_data_out_reg[23]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/reg_data_out_reg[24] cannot be properly analyzed as its control pin design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/reg_data_out_reg[24]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/reg_data_out_reg[25] cannot be properly analyzed as its control pin design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/reg_data_out_reg[25]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/reg_data_out_reg[26] cannot be properly analyzed as its control pin design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/reg_data_out_reg[26]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/reg_data_out_reg[27] cannot be properly analyzed as its control pin design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/reg_data_out_reg[27]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/reg_data_out_reg[28] cannot be properly analyzed as its control pin design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/reg_data_out_reg[28]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/reg_data_out_reg[29] cannot be properly analyzed as its control pin design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/reg_data_out_reg[29]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/reg_data_out_reg[2] cannot be properly analyzed as its control pin design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/reg_data_out_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/reg_data_out_reg[30] cannot be properly analyzed as its control pin design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/reg_data_out_reg[30]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/reg_data_out_reg[31] cannot be properly analyzed as its control pin design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/reg_data_out_reg[31]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/reg_data_out_reg[3] cannot be properly analyzed as its control pin design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/reg_data_out_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/reg_data_out_reg[4] cannot be properly analyzed as its control pin design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/reg_data_out_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/reg_data_out_reg[5] cannot be properly analyzed as its control pin design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/reg_data_out_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/reg_data_out_reg[6] cannot be properly analyzed as its control pin design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/reg_data_out_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/reg_data_out_reg[7] cannot be properly analyzed as its control pin design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/reg_data_out_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/reg_data_out_reg[8] cannot be properly analyzed as its control pin design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/reg_data_out_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/reg_data_out_reg[9] cannot be properly analyzed as its control pin design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/reg_data_out_reg[9]/G is not reached by a timing clock
Related violations: <none>


