// Seed: 1735071240
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  always @(posedge id_2 == id_4 or posedge 1)
    while (1)
      @(posedge 1 === id_2 or id_7 * id_3 * id_1 == 1 && id_3);
  assign id_6 = id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_1 = 1 == id_5;
  wire id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_3,
      id_6,
      id_6,
      id_2,
      id_6
  );
  assign modCall_1.id_1 = 0;
  wire id_7;
  assign id_1 = (1 != 1 >= 1) ? id_3 != 1 : 1 ? 1 : id_3;
endmodule
