# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 14
attribute \src "dut.sv:1.1-24.10"
attribute \cells_not_processed 1
module \scope_func
  attribute \src "dut.sv:22.13-22.30"
  wire width 16 $0\func_01$func$dut.sv:22$4.$result$11
  attribute \src "dut.sv:22.13-22.30"
  wire width 16 $0\func_01$func$dut.sv:22$5.$result$9
  attribute \src "dut.sv:22.13-22.30"
  wire width 16 $0\func_01$func$dut.sv:22$5.x$7
  attribute \src "dut.sv:22.13-22.30"
  wire width 16 $0\func_01$func$dut.sv:22$5.y$8
  attribute \src "dut.sv:16.5-23.8"
  wire width 16 $0\x
  attribute \src "dut.sv:16.5-23.8"
  wire width 16 $0\y
  attribute \src "dut.sv:22.13-22.30"
  wire width 16 $1\func_01$func$dut.sv:22$5.$result$10
  wire width 16 $auto$expression.cpp:1780:import_operation$12
  wire width 16 $auto$expression.cpp:1780:import_operation$2
  wire width 16 $func_01$func$dut.sv:22$0_result
  wire width 16 \func_01$func$dut.sv:22$4.$result
  attribute \nosync 1
  attribute \src "dut.sv:22.13-22.30"
  wire width 16 \func_01$func$dut.sv:22$5.$result
  attribute \src "dut.sv:1.31-1.32"
  wire width 4 input 1 \k
  attribute \src "dut.sv:1.52-1.53"
  wire width 16 output 2 \x
  attribute \src "dut.sv:1.55-1.56"
  wire width 16 output 3 \y
  cell $add $add$dut.sv:22$3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 16
    connect \A \x
    connect \B \k
    connect \Y $auto$expression.cpp:1780:import_operation$2
  end
  cell $add $add$dut.sv:6$13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A $0\func_01$func$dut.sv:22$5.x$7
    connect \B $0\func_01$func$dut.sv:22$5.y$8
    connect \Y $auto$expression.cpp:1780:import_operation$12
  end
  attribute \src "dut.sv:16.5-23.8"
  process $proc$dut.sv:16$1
    assign $0\x \x
    assign $0\y \y
    assign $0\x 16'0000000000000001
    assign $0\y $func_01$func$dut.sv:22$0_result
    sync always
      update \x $0\x
      update \y $0\y
  end
  attribute \src "dut.sv:22.13-22.30"
  process $proc$dut.sv:22$6
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0\func_01$func$dut.sv:22$5.x$7 $auto$expression.cpp:1780:import_operation$2
    assign $0\func_01$func$dut.sv:22$5.y$8 \x
    assign $0\func_01$func$dut.sv:22$5.$result$9 $1\func_01$func$dut.sv:22$5.$result$10
    assign $0\func_01$func$dut.sv:22$4.$result$11 $1\func_01$func$dut.sv:22$5.$result$10
    assign $1\func_01$func$dut.sv:22$5.$result$10 $auto$expression.cpp:1780:import_operation$12
    sync always
      update \func_01$func$dut.sv:22$4.$result $0\func_01$func$dut.sv:22$4.$result$11
      update \func_01$func$dut.sv:22$5.$result 16'x
  end
  connect $func_01$func$dut.sv:22$0_result \func_01$func$dut.sv:22$4.$result
end
