// Seed: 2838977133
module module_0 (
    input uwire id_0,
    input supply1 id_1,
    input wand id_2,
    output wand id_3,
    input tri0 id_4,
    input tri1 id_5
);
  wire id_7;
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1,
    input supply1 id_2,
    input wor id_3,
    input uwire id_4,
    input wor id_5,
    output tri1 id_6
    , id_52,
    output supply1 id_7,
    input tri id_8,
    input supply1 id_9,
    input uwire id_10
    , id_53,
    input wire id_11,
    input wand id_12,
    input tri id_13,
    input tri0 id_14,
    input supply0 id_15,
    input tri id_16,
    input uwire id_17,
    input tri0 id_18,
    inout tri id_19
    , id_54,
    output tri1 id_20,
    output wor id_21,
    input wand id_22,
    input supply1 id_23,
    input supply0 id_24,
    input tri0 id_25,
    input supply1 id_26,
    input wire id_27,
    output supply1 id_28,
    input tri1 id_29,
    output tri id_30,
    output tri0 id_31,
    output supply0 id_32,
    input supply1 id_33,
    output supply0 id_34,
    input supply1 id_35,
    input tri1 id_36,
    input tri1 id_37,
    input tri1 id_38,
    input wor id_39,
    input tri0 id_40,
    input uwire id_41,
    output tri1 id_42,
    input wand id_43,
    input wire id_44,
    output supply0 id_45,
    input wand id_46,
    input tri0 id_47,
    output uwire id_48,
    input supply0 id_49,
    output wor id_50
);
  logic id_55;
  ;
  module_0 modCall_1 (
      id_40,
      id_11,
      id_44,
      id_19,
      id_18,
      id_13
  );
  assign modCall_1.id_0 = 0;
endmodule
