<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>WPILib for FRC: Member List</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">WPILib for FRC
   &#160;<span id="projectnumber">2.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="inherits.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><b>nFPGA</b></li><li class="navelem"><b>nAD9A5591CC64E4DF756D77D1B57A549E</b></li><li class="navelem"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">tSPI</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI Member List</div>  </div>
</div><!--header-->
<div class="contents">

<p>This is the complete list of members for <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a>, including all inherited members.</p>
<table class="directory">
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>_configuredDmaDescriptors</b> (defined in <a class="el" href="classn_f_p_g_a_1_1t_system.html">nFPGA::tSystem</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1t_system.html">nFPGA::tSystem</a></td><td class="entry"><span class="mlabel">protected</span><span class="mlabel">static</span></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>_DeviceHandle</b> (defined in <a class="el" href="classn_f_p_g_a_1_1t_system.html">nFPGA::tSystem</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1t_system.html">nFPGA::tSystem</a></td><td class="entry"><span class="mlabel">protected</span><span class="mlabel">static</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>_LVDeviceHandle</b> (defined in <a class="el" href="classn_f_p_g_a_1_1t_system.html">nFPGA::tSystem</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1t_system.html">nFPGA::tSystem</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>_numDmaDescriptors</b> (defined in <a class="el" href="classn_f_p_g_a_1_1t_system.html">nFPGA::tSystem</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1t_system.html">nFPGA::tSystem</a></td><td class="entry"><span class="mlabel">protected</span><span class="mlabel">static</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>configDMA</b>(const tDMAChannelDescriptor *descriptors, int numChannels, unsigned int dmaVersion, tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1t_system.html">nFPGA::tSystem</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1t_system.html">nFPGA::tSystem</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>downloadFPGAImage</b>(const char *imageFileName, tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1t_system.html">nFPGA::tSystem</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1t_system.html">nFPGA::tSystem</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>getFpgaGuid</b>(unsigned *guid_ptr, tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1t_system.html">nFPGA::tSystem</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1t_system.html">nFPGA::tSystem</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>getFPGAReconfigured</b>() (defined in <a class="el" href="classn_f_p_g_a_1_1t_system.html">nFPGA::tSystem</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1t_system.html">nFPGA::tSystem</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">protected</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>getHandleOpened</b>() (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_scoped_system.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tScopedSystem</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_scoped_system.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tScopedSystem</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">protected</span></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>kNumSystems</b> enum value (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>kSPI_AvailableToLoadAddress</b> enum value (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>kSPI_ChannelsAddress</b> enum value (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>kSPI_ClearReceivedDataAddress</b> enum value (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>kSPI_ConfigAddress</b> enum value (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>kSPI_DataToLoadAddress</b> enum value (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>kSPI_LoadAddress</b> enum value (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>kSPI_ReadReceivedDataAddress</b> enum value (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>kSPI_ReceivedDataAddress</b> enum value (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>kSPI_ReceivedElementsAddress</b> enum value (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>kSPI_ResetAddress</b> enum value (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>kSPI_StatusAddress</b> enum value (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>readAvailableToLoad</b>(tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>readChannels</b>(tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>readChannels_MISO_Channel</b>(tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>readChannels_MISO_Module</b>(tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>readChannels_MOSI_Channel</b>(tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>readChannels_MOSI_Module</b>(tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>readChannels_SCLK_Channel</b>(tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>readChannels_SCLK_Module</b>(tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>readChannels_SS_Channel</b>(tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>readChannels_SS_Module</b>(tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>readConfig</b>(tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>readConfig_BusBitWidth</b>(tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>readConfig_ClockHalfPeriodDelay</b>(tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>readConfig_ClockPolarity</b>(tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>readConfig_DataOnFalling</b>(tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>readConfig_FramePolarity</b>(tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>readConfig_LatchFirst</b>(tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>readConfig_LatchLast</b>(tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>readConfig_MSBfirst</b>(tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>readConfig_WriteOnly</b>(tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>readDataToLoad</b>(tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>readReceivedData</b>(tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>readReceivedElements</b>(tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>readStatus</b>(tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>readStatus_Idle</b>(tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>readStatus_ReceivedDataOverflow</b>(tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>strobeClearReceivedData</b>(tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>strobeLoad</b>(tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>strobeReadReceivedData</b>(tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>strobeReset</b>(tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>tAvailableToLoad_Constants</b> enum name (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>tChannels_Constants</b> enum name (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>tClearReceivedData_Constants</b> enum name (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>tConfig_Constants</b> enum name (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>tConstants</b> enum name (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>tDataToLoad_Constants</b> enum name (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>tLoad_Constants</b> enum name (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>tReadReceivedData_Constants</b> enum name (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>tReceivedData_Constants</b> enum name (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>tReceivedElements_Constants</b> enum name (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>tReset_Constants</b> enum name (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>tScopedSystem</b>(tRioStatusCode *status, bool getLVHandle=false) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_scoped_system.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tScopedSystem</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_scoped_system.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tScopedSystem</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>tSPI</b>(tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>tStatus_Constants</b> enum name (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>tSystem</b>(tRioStatusCode *status, bool getLVHandle=false) (defined in <a class="el" href="classn_f_p_g_a_1_1t_system.html">nFPGA::tSystem</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1t_system.html">nFPGA::tSystem</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>writeChannels</b>(tChannels value, tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>writeChannels_MISO_Channel</b>(unsigned char value, tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>writeChannels_MISO_Module</b>(unsigned char value, tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>writeChannels_MOSI_Channel</b>(unsigned char value, tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>writeChannels_MOSI_Module</b>(unsigned char value, tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>writeChannels_SCLK_Channel</b>(unsigned char value, tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>writeChannels_SCLK_Module</b>(unsigned char value, tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>writeChannels_SS_Channel</b>(unsigned char value, tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>writeChannels_SS_Module</b>(unsigned char value, tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>writeConfig</b>(tConfig value, tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>writeConfig_BusBitWidth</b>(unsigned char value, tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>writeConfig_ClockHalfPeriodDelay</b>(unsigned char value, tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>writeConfig_ClockPolarity</b>(bool value, tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>writeConfig_DataOnFalling</b>(bool value, tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>writeConfig_FramePolarity</b>(bool value, tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>writeConfig_LatchFirst</b>(bool value, tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>writeConfig_LatchLast</b>(bool value, tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>writeConfig_MSBfirst</b>(bool value, tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>writeConfig_WriteOnly</b>(bool value, tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>writeDataToLoad</b>(unsigned int value, tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>~tScopedSystem</b>() (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_scoped_system.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tScopedSystem</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_scoped_system.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tScopedSystem</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>~tSPI</b>() (defined in <a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_a_d9_a5591_c_c64_e4_d_f756_d77_d1_b57_a549_e_1_1t_s_p_i.html">nFPGA::nAD9A5591CC64E4DF756D77D1B57A549E::tSPI</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>~tSystem</b>() (defined in <a class="el" href="classn_f_p_g_a_1_1t_system.html">nFPGA::tSystem</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1t_system.html">nFPGA::tSystem</a></td><td class="entry"></td></tr>
</table></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.6
</small></address>
</body>
</html>
