#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Nov  4 01:29:08 2022
# Process ID: 3268
# Current directory: E:/riscv_code/RISC_Final/RISC_Final.runs/synth_1
# Command line: vivado.exe -log top_riscv.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_riscv.tcl
# Log file: E:/riscv_code/RISC_Final/RISC_Final.runs/synth_1/top_riscv.vds
# Journal file: E:/riscv_code/RISC_Final/RISC_Final.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_riscv.tcl -notrace
Command: synth_design -top top_riscv -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2680 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1197.262 ; gain = 226.027
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_riscv' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/top.v:1]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/clock_divider.v:2]
	Parameter divisor bound to: 100000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (1#1) [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/clock_divider.v:2]
INFO: [Synth 8-6157] synthesizing module 'RV32I' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/RV32I.v:2]
INFO: [Synth 8-6157] synthesizing module 'datapath' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/datapath.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux2' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/mux2.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (2#1) [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/mux2.v:1]
INFO: [Synth 8-6157] synthesizing module 'pc' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/pc.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pc' (3#1) [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/pc.v:1]
INFO: [Synth 8-6157] synthesizing module 'adder' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/adder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'adder' (4#1) [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/adder.v:1]
INFO: [Synth 8-6157] synthesizing module 'instruction_memory' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/instruction_memory.v:1]
INFO: [Synth 8-3876] $readmem data file 'INSTRUCTION_MEM.mem' is read successfully [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/instruction_memory.v:5]
INFO: [Synth 8-6155] done synthesizing module 'instruction_memory' (5#1) [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/instruction_memory.v:1]
INFO: [Synth 8-6157] synthesizing module 'instruction_fetch' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/instruction_fetch.v:1]
INFO: [Synth 8-6155] done synthesizing module 'instruction_fetch' (6#1) [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/instruction_fetch.v:1]
INFO: [Synth 8-6157] synthesizing module 'extend' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/sign_extend.v:1]
INFO: [Synth 8-6155] done synthesizing module 'extend' (7#1) [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/sign_extend.v:1]
INFO: [Synth 8-6157] synthesizing module 'register_file' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/register_file.v:1]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (8#1) [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/register_file.v:1]
INFO: [Synth 8-6157] synthesizing module 'branch_cond' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/branch_cond.v:1]
INFO: [Synth 8-226] default block is never used [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/branch_cond.v:3]
INFO: [Synth 8-6155] done synthesizing module 'branch_cond' (9#1) [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/branch_cond.v:1]
INFO: [Synth 8-6157] synthesizing module 'alu' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/alu.v:1]
INFO: [Synth 8-6155] done synthesizing module 'alu' (10#1) [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/alu.v:1]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:1]
WARNING: [Synth 8-6014] Unused sequential element store_intermediate_reg was removed.  [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:11]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (11#1) [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:1]
WARNING: [Synth 8-689] width (32) of port connection 'Address' does not match port width (8) of module 'data_memory' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/datapath.v:37]
INFO: [Synth 8-6157] synthesizing module 'mux3' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/mux3.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux3' (12#1) [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/mux3.v:1]
INFO: [Synth 8-6157] synthesizing module 'result2' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/result2.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'result2' (13#1) [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/result2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (14#1) [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/datapath.v:1]
INFO: [Synth 8-6157] synthesizing module 'controller' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/controller.v:3]
INFO: [Synth 8-6155] done synthesizing module 'controller' (15#1) [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/controller.v:3]
INFO: [Synth 8-6155] done synthesizing module 'RV32I' (16#1) [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/RV32I.v:2]
INFO: [Synth 8-6157] synthesizing module 'Seven_segment_LED_Display_Controller' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/seven_segment.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Seven_segment_LED_Display_Controller' (17#1) [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/seven_segment.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top_riscv' (18#1) [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/top.v:1]
WARNING: [Synth 8-3331] design Seven_segment_LED_Display_Controller has unconnected port result_useless[31]
WARNING: [Synth 8-3331] design Seven_segment_LED_Display_Controller has unconnected port result_useless[30]
WARNING: [Synth 8-3331] design Seven_segment_LED_Display_Controller has unconnected port result_useless[29]
WARNING: [Synth 8-3331] design Seven_segment_LED_Display_Controller has unconnected port result_useless[28]
WARNING: [Synth 8-3331] design Seven_segment_LED_Display_Controller has unconnected port result_useless[27]
WARNING: [Synth 8-3331] design Seven_segment_LED_Display_Controller has unconnected port result_useless[26]
WARNING: [Synth 8-3331] design Seven_segment_LED_Display_Controller has unconnected port result_useless[25]
WARNING: [Synth 8-3331] design Seven_segment_LED_Display_Controller has unconnected port result_useless[24]
WARNING: [Synth 8-3331] design Seven_segment_LED_Display_Controller has unconnected port result_useless[23]
WARNING: [Synth 8-3331] design Seven_segment_LED_Display_Controller has unconnected port result_useless[22]
WARNING: [Synth 8-3331] design Seven_segment_LED_Display_Controller has unconnected port result_useless[21]
WARNING: [Synth 8-3331] design Seven_segment_LED_Display_Controller has unconnected port result_useless[20]
WARNING: [Synth 8-3331] design Seven_segment_LED_Display_Controller has unconnected port result_useless[19]
WARNING: [Synth 8-3331] design Seven_segment_LED_Display_Controller has unconnected port result_useless[18]
WARNING: [Synth 8-3331] design Seven_segment_LED_Display_Controller has unconnected port result_useless[17]
WARNING: [Synth 8-3331] design Seven_segment_LED_Display_Controller has unconnected port result_useless[16]
WARNING: [Synth 8-3331] design Seven_segment_LED_Display_Controller has unconnected port result_useless[15]
WARNING: [Synth 8-3331] design Seven_segment_LED_Display_Controller has unconnected port result_useless[14]
WARNING: [Synth 8-3331] design Seven_segment_LED_Display_Controller has unconnected port result_useless[13]
WARNING: [Synth 8-3331] design Seven_segment_LED_Display_Controller has unconnected port result_useless[12]
WARNING: [Synth 8-3331] design Seven_segment_LED_Display_Controller has unconnected port result_useless[11]
WARNING: [Synth 8-3331] design Seven_segment_LED_Display_Controller has unconnected port result_useless[10]
WARNING: [Synth 8-3331] design Seven_segment_LED_Display_Controller has unconnected port result_useless[9]
WARNING: [Synth 8-3331] design Seven_segment_LED_Display_Controller has unconnected port result_useless[8]
WARNING: [Synth 8-3331] design Seven_segment_LED_Display_Controller has unconnected port result_useless[7]
WARNING: [Synth 8-3331] design Seven_segment_LED_Display_Controller has unconnected port result_useless[6]
WARNING: [Synth 8-3331] design Seven_segment_LED_Display_Controller has unconnected port result_useless[5]
WARNING: [Synth 8-3331] design Seven_segment_LED_Display_Controller has unconnected port result_useless[4]
WARNING: [Synth 8-3331] design Seven_segment_LED_Display_Controller has unconnected port result_useless[3]
WARNING: [Synth 8-3331] design Seven_segment_LED_Display_Controller has unconnected port result_useless[2]
WARNING: [Synth 8-3331] design Seven_segment_LED_Display_Controller has unconnected port result_useless[1]
WARNING: [Synth 8-3331] design Seven_segment_LED_Display_Controller has unconnected port result_useless[0]
WARNING: [Synth 8-3331] design controller has unconnected port funct7[31]
WARNING: [Synth 8-3331] design controller has unconnected port funct7[29]
WARNING: [Synth 8-3331] design controller has unconnected port funct7[28]
WARNING: [Synth 8-3331] design controller has unconnected port funct7[27]
WARNING: [Synth 8-3331] design controller has unconnected port funct7[26]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1296.516 ; gain = 325.281
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1296.516 ; gain = 325.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1296.516 ; gain = 325.281
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.259 . Memory (MB): peak = 1296.516 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/riscv_code/RISC_Final/RISC_Final.srcs/constrs_1/imports/riscv_code/riscv_constraints.xdc]
Finished Parsing XDC File [E:/riscv_code/RISC_Final/RISC_Final.srcs/constrs_1/imports/riscv_code/riscv_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/riscv_code/RISC_Final/RISC_Final.srcs/constrs_1/imports/riscv_code/riscv_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_riscv_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_riscv_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1443.074 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1443.074 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1443.074 ; gain = 471.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1443.074 ; gain = 471.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1443.074 ; gain = 471.840
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "instr_mem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[254][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[253][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[252][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[251][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[250][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[249][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[248][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[247][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[246][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[245][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[244][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[243][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[242][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[241][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[240][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[239][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[238][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[237][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[236][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[235][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[234][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[233][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[232][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[231][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[230][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[229][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[228][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[227][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[226][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[225][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[224][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[223][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[222][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[221][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[220][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[219][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[218][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[217][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[216][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[215][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[214][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[213][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[212][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[211][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[210][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[209][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[208][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[207][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[206][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[205][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[204][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[203][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[202][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[201][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[200][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[199][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[198][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[197][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[196][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[195][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[194][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[193][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[192][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[191][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[190][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[189][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[188][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[187][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[186][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[185][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[184][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[183][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[182][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[181][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[180][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[179][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[178][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[177][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[176][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[175][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[174][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[173][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[172][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[171][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[170][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[169][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[168][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[167][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[166][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[165][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[164][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[163][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[162][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[161][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[160][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[159][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[158][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[157][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[156][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Synth 8-4471] merging register 'data_mem_file_reg[155][31:0]' into 'data_mem_file_reg[255][31:0]' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:9]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "ImmSrc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "R" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Ii" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "L" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "B" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "auipc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lui" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "jal" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "jalr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "alu_op" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "reg_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel_A" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel_B" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wb_sel" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'over_load_reg' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/alu.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'ReadData_reg' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/data_memory.v:38]
WARNING: [Synth 8-327] inferring latch for variable 'result2_reg' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/result2.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'temp_reg' [E:/riscv_code/RISC_Final/RISC_Final.srcs/sources_1/imports/riscv_code/result2.v:14]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1443.074 ; gain = 471.840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 100   
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 81    
	  18 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 65    
	   6 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  22 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 290   
	  12 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 128   
	  10 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clock_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module pc 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module instruction_memory 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     32 Bit        Muxes := 1     
Module register_file 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	  12 Input      1 Bit        Muxes := 2     
Module data_memory 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 65    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 72    
	   4 Input     32 Bit        Muxes := 65    
	   6 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 256   
	   4 Input      1 Bit        Muxes := 128   
Module mux3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module result2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module datapath 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module controller 
Detailed RTL Component Info : 
+---Muxes : 
	  22 Input      4 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	  10 Input      2 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 12    
Module RV32I 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module Seven_segment_LED_Display_Controller 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "rv/con/jalr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rv/con/jal" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rv/con/lui" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rv/con/auipc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rv/con/B" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rv/con/L" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rv/con/S" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rv/con/Ii" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rv/con/R" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rv/con/ImmSrc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rv/con/reg_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rv/con/sel_A" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rv/con/sel_B" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rv/con/wb_sel" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design instruction_memory has unconnected port PC[31]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port PC[30]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port PC[29]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port PC[28]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port PC[27]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port PC[26]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port PC[25]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port PC[24]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port PC[23]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port PC[22]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port PC[21]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port PC[20]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port PC[19]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port PC[18]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port PC[17]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port PC[16]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port PC[15]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port PC[14]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port PC[13]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port PC[12]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port PC[11]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port PC[10]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port PC[9]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port PC[8]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port PC[7]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port PC[1]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port PC[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp /data_mem/\data_mem_file_reg[255][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp /data_mem/\data_mem_file_reg[255][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp /data_mem/\data_mem_file_reg[255][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp /data_mem/\data_mem_file_reg[255][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp /data_mem/\data_mem_file_reg[255][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp /data_mem/\data_mem_file_reg[255][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp /data_mem/\data_mem_file_reg[255][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp /data_mem/\data_mem_file_reg[255][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp /data_mem/\data_mem_file_reg[255][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp /data_mem/\data_mem_file_reg[255][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp /data_mem/\data_mem_file_reg[255][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp /data_mem/\data_mem_file_reg[255][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp /data_mem/\data_mem_file_reg[255][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp /data_mem/\data_mem_file_reg[255][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp /data_mem/\data_mem_file_reg[255][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp /data_mem/\data_mem_file_reg[255][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp /data_mem/\data_mem_file_reg[255][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp /data_mem/\data_mem_file_reg[255][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp /data_mem/\data_mem_file_reg[255][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp /data_mem/\data_mem_file_reg[255][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp /data_mem/\data_mem_file_reg[255][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp /data_mem/\data_mem_file_reg[255][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp /data_mem/\data_mem_file_reg[255][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp /data_mem/\data_mem_file_reg[255][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp /data_mem/\data_mem_file_reg[255][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp /data_mem/\data_mem_file_reg[255][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp /data_mem/\data_mem_file_reg[255][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp /data_mem/\data_mem_file_reg[255][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp /data_mem/\data_mem_file_reg[255][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp /data_mem/\data_mem_file_reg[255][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp /data_mem/\data_mem_file_reg[255][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp /data_mem/\data_mem_file_reg[255][12] )
WARNING: [Synth 8-3332] Sequential element (ReadData_reg[31]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (ReadData_reg[30]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (ReadData_reg[29]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (ReadData_reg[28]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (ReadData_reg[27]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (ReadData_reg[26]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (ReadData_reg[25]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (ReadData_reg[24]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (ReadData_reg[23]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (ReadData_reg[22]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (ReadData_reg[21]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (ReadData_reg[20]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (ReadData_reg[19]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (ReadData_reg[18]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (ReadData_reg[17]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (ReadData_reg[16]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (ReadData_reg[15]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (ReadData_reg[14]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (ReadData_reg[13]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (ReadData_reg[12]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (ReadData_reg[11]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (ReadData_reg[10]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (ReadData_reg[9]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (ReadData_reg[8]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (ReadData_reg[7]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (ReadData_reg[6]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (ReadData_reg[5]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (ReadData_reg[4]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (ReadData_reg[3]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (ReadData_reg[2]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (ReadData_reg[1]) is unused and will be removed from module data_memory.
WARNING: [Synth 8-3332] Sequential element (ReadData_reg[0]) is unused and will be removed from module data_memory.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp /\reg_file/reg_file_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp /\reg_file/reg_file_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp /\reg_file/reg_file_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp /\reg_file/reg_file_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp /\reg_file/reg_file_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp /\reg_file/reg_file_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp /\reg_file/reg_file_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp /\reg_file/reg_file_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp /\reg_file/reg_file_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp /\reg_file/reg_file_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp /\reg_file/reg_file_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp /\reg_file/reg_file_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp /\reg_file/reg_file_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp /\reg_file/reg_file_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp /\reg_file/reg_file_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp /\reg_file/reg_file_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp /\reg_file/reg_file_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp /\reg_file/reg_file_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp /\reg_file/reg_file_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp /\reg_file/reg_file_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp /\reg_file/reg_file_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp /\reg_file/reg_file_reg[0][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp /\reg_file/reg_file_reg[0][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp /\reg_file/reg_file_reg[0][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp /\reg_file/reg_file_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp /\reg_file/reg_file_reg[0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp /\reg_file/reg_file_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp /\reg_file/reg_file_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp /\reg_file/reg_file_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp /\reg_file/reg_file_reg[0][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp /\reg_file/reg_file_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp /\reg_file/reg_file_reg[0][27] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:00 ; elapsed = 00:03:01 . Memory (MB): peak = 1532.164 ; gain = 560.930
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:09 ; elapsed = 00:03:10 . Memory (MB): peak = 1532.164 ; gain = 560.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:37 ; elapsed = 00:03:39 . Memory (MB): peak = 1532.164 ; gain = 560.930
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[7][28]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][28]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[12][28]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][28]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[13][28]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][28]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[8][28]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][28]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[9][28]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][28]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[22][28]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][28]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[23][28]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][28]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[18][28]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][28]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[19][28]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][28]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[28][28]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][28]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[29][28]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][28]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[24][28]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][28]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[25][28]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][28]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[7][29]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][29]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[12][29]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][29]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[13][29]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][29]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[8][29]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][29]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[9][29]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][29]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[22][29]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][29]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[23][29]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][29]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[18][29]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][29]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[19][29]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][29]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[28][29]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][29]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[29][29]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][29]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[24][29]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][29]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[25][29]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][29]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[12][24]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][24]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[13][24]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][24]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[8][24]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][24]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[9][24]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][24]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[7][24]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][24]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[22][24]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][24]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[23][24]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][24]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[18][24]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][24]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[19][24]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][24]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[28][24]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][24]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[29][24]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][24]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[24][24]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][24]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[25][24]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][24]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[7][26]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][26]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[12][26]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][26]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[13][26]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][26]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[8][26]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][26]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[9][26]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][26]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[22][26]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][26]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[23][26]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][26]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[18][26]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][26]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[19][26]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][26]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[28][26]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][26]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[29][26]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][26]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[24][26]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][26]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[25][26]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][26]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[7][5]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][5]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[12][5]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][5]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[13][5]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][5]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[8][5]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][5]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[9][5]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][5]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[22][5]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][5]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[23][5]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][5]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[18][5]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][5]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[19][5]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][5]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[28][5]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][5]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[29][5]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][5]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[24][5]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][5]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[25][5]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][5]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[12][6]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][6]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[13][6]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][6]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[8][6]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][6]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[9][6]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][6]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[7][6]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][6]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[22][6]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][6]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[23][6]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][6]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[18][6]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][6]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[19][6]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][6]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[28][6]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][6]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[29][6]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][6]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[24][6]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][6]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[25][6]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][6]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[7][8]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][8]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[12][8]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][8]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[13][8]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][8]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[8][8]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][8]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[9][8]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][8]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[22][8]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][8]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[23][8]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][8]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[18][8]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][8]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[19][8]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][8]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[28][8]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][8]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[29][8]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][8]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[24][8]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][8]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[25][8]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][8]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[12][10]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][10]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[13][10]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][10]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[8][10]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][10]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[9][10]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][10]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[7][10]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][10]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[22][10]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][10]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[23][10]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][10]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[18][10]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][10]'
INFO: [Synth 8-3886] merging instance 'rv/dp/reg_file/reg_file_reg[19][10]' (FDCE) to 'rv/dp/reg_file/reg_file_reg[4][10]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp/reg_file/reg_file_reg[31][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp/reg_file/reg_file_reg[21][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp/reg_file/reg_file_reg[31][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp/reg_file/reg_file_reg[21][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp/reg_file/reg_file_reg[31][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp/reg_file/reg_file_reg[14][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp/reg_file/reg_file_reg[19][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp/reg_file/reg_file_reg[4][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp/reg_file/reg_file_reg[21][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp/reg_file/reg_file_reg[19][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp/reg_file/reg_file_reg[27][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp/reg_file/reg_file_reg[14][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp/reg_file/reg_file_reg[14][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp/reg_file/reg_file_reg[14][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp/reg_file/reg_file_reg[4][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp/reg_file/reg_file_reg[4][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp/reg_file/reg_file_reg[14][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp/reg_file/reg_file_reg[21][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp/reg_file/reg_file_reg[4][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp/reg_file/reg_file_reg[21][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp/reg_file/reg_file_reg[14][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp/reg_file/reg_file_reg[19][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp/reg_file/reg_file_reg[27][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp/reg_file/reg_file_reg[14][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp/reg_file/reg_file_reg[14][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp/reg_file/reg_file_reg[27][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp/reg_file/reg_file_reg[14][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp/reg_file/reg_file_reg[27][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp/reg_file/reg_file_reg[31][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp/reg_file/reg_file_reg[19][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp/reg_file/reg_file_reg[27][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rv/dp/reg_file/reg_file_reg[27][31] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:52 ; elapsed = 00:03:53 . Memory (MB): peak = 1585.875 ; gain = 614.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:57 ; elapsed = 00:03:59 . Memory (MB): peak = 1591.078 ; gain = 619.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:57 ; elapsed = 00:03:59 . Memory (MB): peak = 1591.078 ; gain = 619.844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:58 ; elapsed = 00:03:59 . Memory (MB): peak = 1591.078 ; gain = 619.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:58 ; elapsed = 00:03:59 . Memory (MB): peak = 1591.078 ; gain = 619.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:59 ; elapsed = 00:04:00 . Memory (MB): peak = 1591.078 ; gain = 619.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:59 ; elapsed = 00:04:00 . Memory (MB): peak = 1591.078 ; gain = 619.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     5|
|2     |CARRY4 |   164|
|3     |LUT1   |    59|
|4     |LUT2   |   203|
|5     |LUT3   |   613|
|6     |LUT4   |  1011|
|7     |LUT5   |  1548|
|8     |LUT6   |  1106|
|9     |MUXF7  |   295|
|10    |MUXF8  |     2|
|11    |FDCE   |  2447|
|12    |FDRE   |    33|
|13    |LD     |    65|
|14    |IBUF   |    11|
|15    |OBUF   |    13|
+------+-------+------+

Report Instance Areas: 
+------+---------------+-------------------------------------+------+
|      |Instance       |Module                               |Cells |
+------+---------------+-------------------------------------+------+
|1     |top            |                                     |  7575|
|2     |  rv           |RV32I                                |  6503|
|3     |    dp         |datapath                             |  6503|
|4     |      aalu     |alu                                  |    10|
|5     |      data_mem |data_memory                          |  2917|
|6     |      pc_inst  |pc                                   |  3043|
|7     |      pc_plus4 |adder                                |     8|
|8     |      r2       |result2                              |    77|
|9     |      reg_file |register_file                        |   448|
|10    |  s1           |clock_divider                        |    56|
|11    |  s4           |Seven_segment_LED_Display_Controller |   985|
+------+---------------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:59 ; elapsed = 00:04:00 . Memory (MB): peak = 1591.078 ; gain = 619.844
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 63 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:44 ; elapsed = 00:03:54 . Memory (MB): peak = 1591.078 ; gain = 473.285
Synthesis Optimization Complete : Time (s): cpu = 00:03:59 ; elapsed = 00:04:00 . Memory (MB): peak = 1591.078 ; gain = 619.844
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.130 . Memory (MB): peak = 1591.078 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 526 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1591.078 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 65 instances were transformed.
  LD => LDCE: 64 instances
  LD => LDCE (inverted pins: G): 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
378 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:07 ; elapsed = 00:04:09 . Memory (MB): peak = 1591.078 ; gain = 900.027
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1591.078 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/riscv_code/RISC_Final/RISC_Final.runs/synth_1/top_riscv.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_riscv_utilization_synth.rpt -pb top_riscv_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov  4 01:33:30 2022...
