Source Block: hdl/library/axi_dmac/request_generator.v@238:254@HdlStmProcess
  if (rewind_req_valid == 1'b1 && rewind_req_ready == 1'b1) begin
    {rew_transfer_id, rew_req_xlast, rew_id} <= rewind_req_data;
  end
end

always @(posedge clk) begin
  if (resetn == 1'b0) begin
    completion_req_valid <= 1'b0;
  end else begin
    completion_req_valid <= nx_completion_req_valid;
  end
end
assign completion_req_last = cur_req_xlast;
assign completion_transfer_id = rew_transfer_id;

assign rewind_state = (state == STATE_REWIND_ID);
assign rewind_req_ready = completion_req_ready;

Diff Content:
- 243 always @(posedge clk) begin
- 244   if (resetn == 1'b0) begin
- 245     completion_req_valid <= 1'b0;
- 246   end else begin
- 247     completion_req_valid <= nx_completion_req_valid;
- 249 end
+ 247   always @(posedge clk) begin
+ 247     if (resetn == 1'b0) begin
+ 247       completion_req_valid <= 1'b0;
+ 247     end else begin
+ 247       completion_req_valid <= nx_completion_req_valid;
+ 247     end

Clone Blocks:
