

================================================================
== Vitis HLS Report for 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s'
================================================================
* Date:           Thu Jul  4 18:53:16 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        kernel_wrapper
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.643 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      172|      172|  0.860 us|  0.860 us|  172|  172|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |      170|      170|         3|          1|          1|   169|       yes|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.24>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 6 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %layer9_out, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %layer8_out, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @nnet_KD_KD_pooling2d_buffer_cl_MD_nnet_KD_KD_array_MD_ap_ufixed_MD_6_MC_AC_0_1" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 9 'specregionbegin' 'rbegin' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%store_ln241 = store i8 0, i8 %indvar_flatten" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:241->/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 10 'store' 'store_ln241' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln241 = br void %arrayctor.loop.i.i" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:241->/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 11 'br' 'br_ln241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i8 %indvar_flatten" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:241->/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 12 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.58ns)   --->   "%icmp_ln241 = icmp_eq  i8 %indvar_flatten_load, i8 169" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:241->/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 13 'icmp' 'icmp_ln241' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.70ns)   --->   "%add_ln241 = add i8 %indvar_flatten_load, i8 1" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:241->/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 14 'add' 'add_ln241' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln241 = br i1 %icmp_ln241, void %for.inc13.i, void %nnet::pooling2d_buffer_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>.region_end" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:241->/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 15 'br' 'br_ln241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sX_1_load = load i32 %sX_1" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:191]   --->   Operation 16 'load' 'sX_1_load' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.85ns)   --->   "%icmp_ln191 = icmp_eq  i32 %sX_1_load, i32 1" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:191]   --->   Operation 17 'icmp' 'icmp_ln191' <Predicate = (!icmp_ln241)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%pX_1_load = load i32 %pX_1" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:212]   --->   Operation 18 'load' 'pX_1_load' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln191, void %if.end.i.i, void %land.lhs.true.i.i" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:191]   --->   Operation 19 'br' 'br_ln191' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%pY_1_load = load i32 %pY_1" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:191]   --->   Operation 20 'load' 'pY_1_load' <Predicate = (!icmp_ln241 & icmp_ln191)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.85ns)   --->   "%icmp_ln191_5 = icmp_sgt  i32 %pY_1_load, i32 0" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:191]   --->   Operation 21 'icmp' 'icmp_ln191_5' <Predicate = (!icmp_ln241 & icmp_ln191)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.85ns)   --->   "%icmp_ln191_6 = icmp_sgt  i32 %pX_1_load, i32 0" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:191]   --->   Operation 22 'icmp' 'icmp_ln191_6' <Predicate = (!icmp_ln241 & icmp_ln191)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.88ns)   --->   "%add_ln212 = add i32 %pX_1_load, i32 1" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:212]   --->   Operation 23 'add' 'add_ln212' <Predicate = (!icmp_ln241)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.85ns)   --->   "%icmp_ln212 = icmp_eq  i32 %add_ln212, i32 13" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:212]   --->   Operation 24 'icmp' 'icmp_ln212' <Predicate = (!icmp_ln241)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln212 = br i1 %icmp_ln212, void %if.else39.i.i, void %if.then28.i.i" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:212]   --->   Operation 25 'br' 'br_ln212' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.38ns)   --->   "%store_ln225 = store i32 %add_ln212, i32 %pX_1" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:225]   --->   Operation 26 'store' 'store_ln225' <Predicate = (!icmp_ln241 & !icmp_ln212)> <Delay = 0.38>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node add_ln227)   --->   "%select_ln227 = select i1 %icmp_ln191, i32 4294967295, i32 1" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:227]   --->   Operation 27 'select' 'select_ln227' <Predicate = (!icmp_ln241 & !icmp_ln212)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln227 = add i32 %sX_1_load, i32 %select_ln227" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:227]   --->   Operation 28 'add' 'add_ln227' <Predicate = (!icmp_ln241 & !icmp_ln212)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.38ns)   --->   "%store_ln227 = store i32 %add_ln227, i32 %sX_1" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:227]   --->   Operation 29 'store' 'store_ln227' <Predicate = (!icmp_ln241 & !icmp_ln212)> <Delay = 0.38>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 30 'br' 'br_ln0' <Predicate = (!icmp_ln241 & !icmp_ln212)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.38ns)   --->   "%store_ln214 = store i32 0, i32 %pX_1" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:214]   --->   Operation 31 'store' 'store_ln214' <Predicate = (!icmp_ln241 & icmp_ln212)> <Delay = 0.38>
ST_1 : Operation 32 [1/1] (0.38ns)   --->   "%store_ln215 = store i32 0, i32 %sX_1" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:215]   --->   Operation 32 'store' 'store_ln215' <Predicate = (!icmp_ln241 & icmp_ln212)> <Delay = 0.38>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%pY_1_load_1 = load i32 %pY_1" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:216]   --->   Operation 33 'load' 'pY_1_load_1' <Predicate = (!icmp_ln241 & icmp_ln212)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.88ns)   --->   "%add_ln216 = add i32 %pY_1_load_1, i32 1" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:216]   --->   Operation 34 'add' 'add_ln216' <Predicate = (!icmp_ln241 & icmp_ln212)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.85ns)   --->   "%icmp_ln216 = icmp_eq  i32 %add_ln216, i32 13" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:216]   --->   Operation 35 'icmp' 'icmp_ln216' <Predicate = (!icmp_ln241 & icmp_ln212)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln216 = br i1 %icmp_ln216, void %if.else.i.i, void %if.then31.i.i" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:216]   --->   Operation 36 'br' 'br_ln216' <Predicate = (!icmp_ln241 & icmp_ln212)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln220 = store i32 %add_ln216, i32 %pY_1" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:220]   --->   Operation 37 'store' 'store_ln220' <Predicate = (!icmp_ln241 & icmp_ln212 & !icmp_ln216)> <Delay = 0.38>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln217 = store i32 0, i32 %pY_1" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:217]   --->   Operation 38 'store' 'store_ln217' <Predicate = (!icmp_ln241 & icmp_ln212 & icmp_ln216)> <Delay = 0.38>
ST_1 : Operation 39 [1/1] (0.38ns)   --->   "%br_ln219 = br void %if.end38.i.i" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:219]   --->   Operation 39 'br' 'br_ln219' <Predicate = (!icmp_ln241 & icmp_ln212 & icmp_ln216)> <Delay = 0.38>
ST_1 : Operation 40 [1/1] (0.38ns)   --->   "%store_ln243 = store i8 %add_ln241, i8 %indvar_flatten" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:243->/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 40 'store' 'store_ln243' <Predicate = (!icmp_ln241)> <Delay = 0.38>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln243 = br void %arrayctor.loop.i.i" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:243->/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 41 'br' 'br_ln243' <Predicate = (!icmp_ln241)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.64>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ReadInputHeight_ReadInputWidth_str"   --->   Operation 42 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 169, i64 169, i64 169"   --->   Operation 43 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specpipeline_ln245 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:245->/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 44 'specpipeline' 'specpipeline_ln245' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln247 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:247->/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 45 'specloopname' 'specloopname_ln247' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.21ns)   --->   "%layer8_out_read = read i96 @_ssdm_op_Read.ap_fifo.volatile.i96P0A, i96 %layer8_out" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:247->/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 46 'read' 'layer8_out_read' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.21> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 96> <Depth = 169> <FIFO>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln247 = trunc i96 %layer8_out_read" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:247->/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 47 'trunc' 'trunc_ln247' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln247_s = partselect i6 @_ssdm_op_PartSelect.i6.i96.i32.i32, i96 %layer8_out_read, i32 84, i32 89" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:247->/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 48 'partselect' 'trunc_ln247_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln247_23 = partselect i6 @_ssdm_op_PartSelect.i6.i96.i32.i32, i96 %layer8_out_read, i32 90, i32 95" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:247->/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 49 'partselect' 'trunc_ln247_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln247_24 = partselect i6 @_ssdm_op_PartSelect.i6.i96.i32.i32, i96 %layer8_out_read, i32 6, i32 11" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:247->/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 50 'partselect' 'trunc_ln247_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln247_25 = partselect i6 @_ssdm_op_PartSelect.i6.i96.i32.i32, i96 %layer8_out_read, i32 12, i32 17" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:247->/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 51 'partselect' 'trunc_ln247_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln247_26 = partselect i6 @_ssdm_op_PartSelect.i6.i96.i32.i32, i96 %layer8_out_read, i32 18, i32 23" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:247->/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 52 'partselect' 'trunc_ln247_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln247_27 = partselect i6 @_ssdm_op_PartSelect.i6.i96.i32.i32, i96 %layer8_out_read, i32 24, i32 29" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:247->/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 53 'partselect' 'trunc_ln247_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln247_28 = partselect i6 @_ssdm_op_PartSelect.i6.i96.i32.i32, i96 %layer8_out_read, i32 30, i32 35" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:247->/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 54 'partselect' 'trunc_ln247_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln247_29 = partselect i6 @_ssdm_op_PartSelect.i6.i96.i32.i32, i96 %layer8_out_read, i32 36, i32 41" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:247->/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 55 'partselect' 'trunc_ln247_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln247_30 = partselect i6 @_ssdm_op_PartSelect.i6.i96.i32.i32, i96 %layer8_out_read, i32 42, i32 47" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:247->/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 56 'partselect' 'trunc_ln247_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln247_31 = partselect i6 @_ssdm_op_PartSelect.i6.i96.i32.i32, i96 %layer8_out_read, i32 48, i32 53" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:247->/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 57 'partselect' 'trunc_ln247_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln247_32 = partselect i6 @_ssdm_op_PartSelect.i6.i96.i32.i32, i96 %layer8_out_read, i32 54, i32 59" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:247->/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 58 'partselect' 'trunc_ln247_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln247_33 = partselect i6 @_ssdm_op_PartSelect.i6.i96.i32.i32, i96 %layer8_out_read, i32 60, i32 65" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:247->/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 59 'partselect' 'trunc_ln247_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln247_34 = partselect i6 @_ssdm_op_PartSelect.i6.i96.i32.i32, i96 %layer8_out_read, i32 66, i32 71" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:247->/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 60 'partselect' 'trunc_ln247_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln247_35 = partselect i6 @_ssdm_op_PartSelect.i6.i96.i32.i32, i96 %layer8_out_read, i32 72, i32 77" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:247->/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 61 'partselect' 'trunc_ln247_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln247_36 = partselect i6 @_ssdm_op_PartSelect.i6.i96.i32.i32, i96 %layer8_out_read, i32 78, i32 83" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:247->/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 62 'partselect' 'trunc_ln247_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.61ns)   --->   "%p_s = memshiftread i6 @_ssdm_op_MemShiftRead.[13 x i6]P0A, i6 12, i6 %trunc_ln247, i1 1"   --->   Operation 63 'memshiftread' 'p_s' <Predicate = true> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 6> <Depth = 13> <ShiftMem>
ST_2 : Operation 64 [1/1] (0.61ns)   --->   "%p_23 = memshiftread i6 @_ssdm_op_MemShiftRead.[13 x i6]P0A, i6 12, i6 %trunc_ln247_24, i1 1"   --->   Operation 64 'memshiftread' 'p_23' <Predicate = true> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 6> <Depth = 13> <ShiftMem>
ST_2 : Operation 65 [1/1] (0.61ns)   --->   "%p_24 = memshiftread i6 @_ssdm_op_MemShiftRead.[13 x i6]P0A, i6 12, i6 %trunc_ln247_25, i1 1"   --->   Operation 65 'memshiftread' 'p_24' <Predicate = true> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 6> <Depth = 13> <ShiftMem>
ST_2 : Operation 66 [1/1] (0.61ns)   --->   "%p_25 = memshiftread i6 @_ssdm_op_MemShiftRead.[13 x i6]P0A, i6 12, i6 %trunc_ln247_26, i1 1"   --->   Operation 66 'memshiftread' 'p_25' <Predicate = true> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 6> <Depth = 13> <ShiftMem>
ST_2 : Operation 67 [1/1] (0.61ns)   --->   "%p_26 = memshiftread i6 @_ssdm_op_MemShiftRead.[13 x i6]P0A, i6 12, i6 %trunc_ln247_27, i1 1"   --->   Operation 67 'memshiftread' 'p_26' <Predicate = true> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 6> <Depth = 13> <ShiftMem>
ST_2 : Operation 68 [1/1] (0.61ns)   --->   "%p_27 = memshiftread i6 @_ssdm_op_MemShiftRead.[13 x i6]P0A, i6 12, i6 %trunc_ln247_28, i1 1"   --->   Operation 68 'memshiftread' 'p_27' <Predicate = true> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 6> <Depth = 13> <ShiftMem>
ST_2 : Operation 69 [1/1] (0.61ns)   --->   "%p_28 = memshiftread i6 @_ssdm_op_MemShiftRead.[13 x i6]P0A, i6 12, i6 %trunc_ln247_29, i1 1"   --->   Operation 69 'memshiftread' 'p_28' <Predicate = true> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 6> <Depth = 13> <ShiftMem>
ST_2 : Operation 70 [1/1] (0.61ns)   --->   "%p_29 = memshiftread i6 @_ssdm_op_MemShiftRead.[13 x i6]P0A, i6 12, i6 %trunc_ln247_30, i1 1"   --->   Operation 70 'memshiftread' 'p_29' <Predicate = true> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 6> <Depth = 13> <ShiftMem>
ST_2 : Operation 71 [1/1] (0.61ns)   --->   "%p_30 = memshiftread i6 @_ssdm_op_MemShiftRead.[13 x i6]P0A, i6 12, i6 %trunc_ln247_31, i1 1"   --->   Operation 71 'memshiftread' 'p_30' <Predicate = true> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 6> <Depth = 13> <ShiftMem>
ST_2 : Operation 72 [1/1] (0.61ns)   --->   "%p_31 = memshiftread i6 @_ssdm_op_MemShiftRead.[13 x i6]P0A, i6 12, i6 %trunc_ln247_32, i1 1"   --->   Operation 72 'memshiftread' 'p_31' <Predicate = true> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 6> <Depth = 13> <ShiftMem>
ST_2 : Operation 73 [1/1] (0.61ns)   --->   "%p_32 = memshiftread i6 @_ssdm_op_MemShiftRead.[13 x i6]P0A, i6 12, i6 %trunc_ln247_33, i1 1"   --->   Operation 73 'memshiftread' 'p_32' <Predicate = true> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 6> <Depth = 13> <ShiftMem>
ST_2 : Operation 74 [1/1] (0.61ns)   --->   "%p_33 = memshiftread i6 @_ssdm_op_MemShiftRead.[13 x i6]P0A, i6 12, i6 %trunc_ln247_34, i1 1"   --->   Operation 74 'memshiftread' 'p_33' <Predicate = true> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 6> <Depth = 13> <ShiftMem>
ST_2 : Operation 75 [1/1] (0.61ns)   --->   "%p_34 = memshiftread i6 @_ssdm_op_MemShiftRead.[13 x i6]P0A, i6 12, i6 %trunc_ln247_35, i1 1"   --->   Operation 75 'memshiftread' 'p_34' <Predicate = true> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 6> <Depth = 13> <ShiftMem>
ST_2 : Operation 76 [1/1] (0.61ns)   --->   "%p_35 = memshiftread i6 @_ssdm_op_MemShiftRead.[13 x i6]P0A, i6 12, i6 %trunc_ln247_36, i1 1"   --->   Operation 76 'memshiftread' 'p_35' <Predicate = true> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 6> <Depth = 13> <ShiftMem>
ST_2 : Operation 77 [1/1] (0.61ns)   --->   "%p_36 = memshiftread i6 @_ssdm_op_MemShiftRead.[13 x i6]P0A, i6 12, i6 %trunc_ln247_s, i1 1"   --->   Operation 77 'memshiftread' 'p_36' <Predicate = true> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 6> <Depth = 13> <ShiftMem>
ST_2 : Operation 78 [1/1] (0.61ns)   --->   "%p_0 = memshiftread i6 @_ssdm_op_MemShiftRead.[13 x i6]P0A, i6 12, i6 %trunc_ln247_23, i1 1"   --->   Operation 78 'memshiftread' 'p_0' <Predicate = true> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 6> <Depth = 13> <ShiftMem>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_171 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_79" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 79 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_172 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_78" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 80 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_172' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_173 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_77" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 81 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_173' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_174 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_76" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 82 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_175 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_75" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 83 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_175' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_176 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_74" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 84 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_176' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_177 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_73" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 85 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_177' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_178 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_72" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 86 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_178' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_179 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_71" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 87 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_179' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_180 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_70" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 88 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_180' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_181 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_69" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 89 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_181' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_182 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_68" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 90 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_182' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_183 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_67" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 91 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_183' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_184 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_66" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 92 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_184' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_185 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_65" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 93 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_185' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_186 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_64" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 94 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_186' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_187 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_63" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 95 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_187' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_188 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_62" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 96 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_188' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_189 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_61" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 97 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_189' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_190 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_60" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 98 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_190' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_191 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_59" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 99 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_191' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_192 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_58" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 100 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_193 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_57" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 101 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_193' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_194 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_56" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 102 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_194' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_195 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_55" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 103 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_195' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_196 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_54" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 104 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_196' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_197 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_53" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 105 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_197' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_198 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_52" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 106 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_198' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_199 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_51" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 107 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_199' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_200 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_50" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 108 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_200' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_201 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_49" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 109 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_201' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_202 = load i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_48" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 110 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_202' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %p_s, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_79" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 111 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %p_23, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_78" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 112 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %p_24, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_77" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 113 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %p_25, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_76" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 114 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %p_26, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_75" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 115 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %p_27, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_74" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 116 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %p_28, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_73" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 117 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %p_29, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_72" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 118 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %p_30, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_71" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 119 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %p_31, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_70" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 120 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %p_32, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_69" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 121 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %p_33, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_68" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 122 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %p_34, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_67" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 123 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %p_35, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_66" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 124 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %p_36, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_65" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 125 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %p_0, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_64" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 126 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %trunc_ln247, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_63" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 127 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %trunc_ln247_24, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_62" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 128 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %trunc_ln247_25, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_61" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 129 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %trunc_ln247_26, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_60" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 130 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %trunc_ln247_27, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_59" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 131 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %trunc_ln247_28, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_58" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 132 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %trunc_ln247_29, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_57" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 133 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %trunc_ln247_30, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_56" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 134 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %trunc_ln247_31, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_55" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 135 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %trunc_ln247_32, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_54" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 136 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %trunc_ln247_33, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_53" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 137 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %trunc_ln247_34, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_52" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 138 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %trunc_ln247_35, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_51" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 139 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %trunc_ln247_36, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_50" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 140 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %trunc_ln247_s, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_49" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 141 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%store_ln214 = store i6 %trunc_ln247_23, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_48" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 142 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%sY_1_load = load i32 %sY_1" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:191]   --->   Operation 143 'load' 'sY_1_load' <Predicate = (icmp_ln191)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.85ns)   --->   "%icmp_ln191_4 = icmp_eq  i32 %sY_1_load, i32 1" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:191]   --->   Operation 144 'icmp' 'icmp_ln191_4' <Predicate = (icmp_ln191)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node and_ln191_2)   --->   "%and_ln191 = and i1 %icmp_ln191_5, i1 %icmp_ln191_6" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:191]   --->   Operation 145 'and' 'and_ln191' <Predicate = (icmp_ln191)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln191_2 = and i1 %and_ln191, i1 %icmp_ln191_4" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:191]   --->   Operation 146 'and' 'and_ln191_2' <Predicate = (icmp_ln191)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %and_ln191_2, void %if.end.i.i, void %for.body19.i.i" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:191]   --->   Operation 147 'br' 'br_ln191' <Predicate = (icmp_ln191)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%pool_window_V = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_171, i4 0"   --->   Operation 148 'bitconcatenate' 'pool_window_V' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%pool_window_V_96 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_s, i4 0"   --->   Operation 149 'bitconcatenate' 'pool_window_V_96' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%pool_window_V_97 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_187, i4 0"   --->   Operation 150 'bitconcatenate' 'pool_window_V_97' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%pool_window_V_98 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln247, i4 0"   --->   Operation 151 'bitconcatenate' 'pool_window_V_98' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.60ns)   --->   "%icmp_ln1651 = icmp_ult  i10 %pool_window_V, i10 %pool_window_V_96"   --->   Operation 152 'icmp' 'icmp_ln1651' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node select_ln65)   --->   "%xor_ln1651 = xor i1 %icmp_ln1651, i1 1"   --->   Operation 153 'xor' 'xor_ln1651' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65 = select i1 %xor_ln1651, i10 %pool_window_V, i10 %pool_window_V_96" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 154 'select' 'select_ln65' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.60ns)   --->   "%icmp_ln1651_80 = icmp_ult  i10 %pool_window_V_97, i10 %pool_window_V_98"   --->   Operation 155 'icmp' 'icmp_ln1651_80' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_80)   --->   "%xor_ln1651_80 = xor i1 %icmp_ln1651_80, i1 1"   --->   Operation 156 'xor' 'xor_ln1651_80' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_80 = select i1 %xor_ln1651_80, i10 %pool_window_V_97, i10 %pool_window_V_98" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 157 'select' 'select_ln65_80' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.60ns)   --->   "%icmp_ln1651_81 = icmp_ult  i10 %select_ln65, i10 %select_ln65_80"   --->   Operation 158 'icmp' 'icmp_ln1651_81' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node res_pack_data)   --->   "%xor_ln1651_81 = xor i1 %icmp_ln1651_81, i1 1"   --->   Operation 159 'xor' 'xor_ln1651_81' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.30ns) (out node of the LUT)   --->   "%res_pack_data = select i1 %xor_ln1651_81, i10 %select_ln65, i10 %select_ln65_80" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 160 'select' 'res_pack_data' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%pool_window_V_99 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_172, i4 0"   --->   Operation 161 'bitconcatenate' 'pool_window_V_99' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%pool_window_V_100 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_23, i4 0"   --->   Operation 162 'bitconcatenate' 'pool_window_V_100' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%pool_window_V_101 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_188, i4 0"   --->   Operation 163 'bitconcatenate' 'pool_window_V_101' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%pool_window_V_102 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln247_24, i4 0"   --->   Operation 164 'bitconcatenate' 'pool_window_V_102' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.60ns)   --->   "%icmp_ln1651_82 = icmp_ult  i10 %pool_window_V_99, i10 %pool_window_V_100"   --->   Operation 165 'icmp' 'icmp_ln1651_82' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_82)   --->   "%xor_ln1651_82 = xor i1 %icmp_ln1651_82, i1 1"   --->   Operation 166 'xor' 'xor_ln1651_82' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_82 = select i1 %xor_ln1651_82, i10 %pool_window_V_99, i10 %pool_window_V_100" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 167 'select' 'select_ln65_82' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 168 [1/1] (0.60ns)   --->   "%icmp_ln1651_83 = icmp_ult  i10 %pool_window_V_101, i10 %pool_window_V_102"   --->   Operation 168 'icmp' 'icmp_ln1651_83' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_83)   --->   "%xor_ln1651_83 = xor i1 %icmp_ln1651_83, i1 1"   --->   Operation 169 'xor' 'xor_ln1651_83' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 170 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_83 = select i1 %xor_ln1651_83, i10 %pool_window_V_101, i10 %pool_window_V_102" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 170 'select' 'select_ln65_83' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (0.60ns)   --->   "%icmp_ln1651_84 = icmp_ult  i10 %select_ln65_82, i10 %select_ln65_83"   --->   Operation 171 'icmp' 'icmp_ln1651_84' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node res_pack_data_4)   --->   "%xor_ln1651_84 = xor i1 %icmp_ln1651_84, i1 1"   --->   Operation 172 'xor' 'xor_ln1651_84' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 173 [1/1] (0.30ns) (out node of the LUT)   --->   "%res_pack_data_4 = select i1 %xor_ln1651_84, i10 %select_ln65_82, i10 %select_ln65_83" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 173 'select' 'res_pack_data_4' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%pool_window_V_103 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_173, i4 0"   --->   Operation 174 'bitconcatenate' 'pool_window_V_103' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%pool_window_V_104 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_24, i4 0"   --->   Operation 175 'bitconcatenate' 'pool_window_V_104' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%pool_window_V_105 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_189, i4 0"   --->   Operation 176 'bitconcatenate' 'pool_window_V_105' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%pool_window_V_106 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln247_25, i4 0"   --->   Operation 177 'bitconcatenate' 'pool_window_V_106' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.60ns)   --->   "%icmp_ln1651_85 = icmp_ult  i10 %pool_window_V_103, i10 %pool_window_V_104"   --->   Operation 178 'icmp' 'icmp_ln1651_85' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_85)   --->   "%xor_ln1651_85 = xor i1 %icmp_ln1651_85, i1 1"   --->   Operation 179 'xor' 'xor_ln1651_85' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 180 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_85 = select i1 %xor_ln1651_85, i10 %pool_window_V_103, i10 %pool_window_V_104" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 180 'select' 'select_ln65_85' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 181 [1/1] (0.60ns)   --->   "%icmp_ln1651_86 = icmp_ult  i10 %pool_window_V_105, i10 %pool_window_V_106"   --->   Operation 181 'icmp' 'icmp_ln1651_86' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_86)   --->   "%xor_ln1651_86 = xor i1 %icmp_ln1651_86, i1 1"   --->   Operation 182 'xor' 'xor_ln1651_86' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 183 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_86 = select i1 %xor_ln1651_86, i10 %pool_window_V_105, i10 %pool_window_V_106" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 183 'select' 'select_ln65_86' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 184 [1/1] (0.60ns)   --->   "%icmp_ln1651_87 = icmp_ult  i10 %select_ln65_85, i10 %select_ln65_86"   --->   Operation 184 'icmp' 'icmp_ln1651_87' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node res_pack_data_5)   --->   "%xor_ln1651_87 = xor i1 %icmp_ln1651_87, i1 1"   --->   Operation 185 'xor' 'xor_ln1651_87' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 186 [1/1] (0.30ns) (out node of the LUT)   --->   "%res_pack_data_5 = select i1 %xor_ln1651_87, i10 %select_ln65_85, i10 %select_ln65_86" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 186 'select' 'res_pack_data_5' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%pool_window_V_107 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_174, i4 0"   --->   Operation 187 'bitconcatenate' 'pool_window_V_107' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%pool_window_V_108 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_25, i4 0"   --->   Operation 188 'bitconcatenate' 'pool_window_V_108' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%pool_window_V_109 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_190, i4 0"   --->   Operation 189 'bitconcatenate' 'pool_window_V_109' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%pool_window_V_110 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln247_26, i4 0"   --->   Operation 190 'bitconcatenate' 'pool_window_V_110' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.60ns)   --->   "%icmp_ln1651_88 = icmp_ult  i10 %pool_window_V_107, i10 %pool_window_V_108"   --->   Operation 191 'icmp' 'icmp_ln1651_88' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_88)   --->   "%xor_ln1651_88 = xor i1 %icmp_ln1651_88, i1 1"   --->   Operation 192 'xor' 'xor_ln1651_88' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 193 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_88 = select i1 %xor_ln1651_88, i10 %pool_window_V_107, i10 %pool_window_V_108" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 193 'select' 'select_ln65_88' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 194 [1/1] (0.60ns)   --->   "%icmp_ln1651_89 = icmp_ult  i10 %pool_window_V_109, i10 %pool_window_V_110"   --->   Operation 194 'icmp' 'icmp_ln1651_89' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_89)   --->   "%xor_ln1651_89 = xor i1 %icmp_ln1651_89, i1 1"   --->   Operation 195 'xor' 'xor_ln1651_89' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 196 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_89 = select i1 %xor_ln1651_89, i10 %pool_window_V_109, i10 %pool_window_V_110" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 196 'select' 'select_ln65_89' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 197 [1/1] (0.60ns)   --->   "%icmp_ln1651_90 = icmp_ult  i10 %select_ln65_88, i10 %select_ln65_89"   --->   Operation 197 'icmp' 'icmp_ln1651_90' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node res_pack_data_6)   --->   "%xor_ln1651_90 = xor i1 %icmp_ln1651_90, i1 1"   --->   Operation 198 'xor' 'xor_ln1651_90' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 199 [1/1] (0.30ns) (out node of the LUT)   --->   "%res_pack_data_6 = select i1 %xor_ln1651_90, i10 %select_ln65_88, i10 %select_ln65_89" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 199 'select' 'res_pack_data_6' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%pool_window_V_111 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_175, i4 0"   --->   Operation 200 'bitconcatenate' 'pool_window_V_111' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%pool_window_V_112 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_26, i4 0"   --->   Operation 201 'bitconcatenate' 'pool_window_V_112' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%pool_window_V_113 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_191, i4 0"   --->   Operation 202 'bitconcatenate' 'pool_window_V_113' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%pool_window_V_114 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln247_27, i4 0"   --->   Operation 203 'bitconcatenate' 'pool_window_V_114' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.60ns)   --->   "%icmp_ln1651_91 = icmp_ult  i10 %pool_window_V_111, i10 %pool_window_V_112"   --->   Operation 204 'icmp' 'icmp_ln1651_91' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_91)   --->   "%xor_ln1651_91 = xor i1 %icmp_ln1651_91, i1 1"   --->   Operation 205 'xor' 'xor_ln1651_91' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 206 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_91 = select i1 %xor_ln1651_91, i10 %pool_window_V_111, i10 %pool_window_V_112" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 206 'select' 'select_ln65_91' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 207 [1/1] (0.60ns)   --->   "%icmp_ln1651_92 = icmp_ult  i10 %pool_window_V_113, i10 %pool_window_V_114"   --->   Operation 207 'icmp' 'icmp_ln1651_92' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_92)   --->   "%xor_ln1651_92 = xor i1 %icmp_ln1651_92, i1 1"   --->   Operation 208 'xor' 'xor_ln1651_92' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 209 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_92 = select i1 %xor_ln1651_92, i10 %pool_window_V_113, i10 %pool_window_V_114" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 209 'select' 'select_ln65_92' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 210 [1/1] (0.60ns)   --->   "%icmp_ln1651_93 = icmp_ult  i10 %select_ln65_91, i10 %select_ln65_92"   --->   Operation 210 'icmp' 'icmp_ln1651_93' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_93)   --->   "%xor_ln1651_93 = xor i1 %icmp_ln1651_93, i1 1"   --->   Operation 211 'xor' 'xor_ln1651_93' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 212 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_93 = select i1 %xor_ln1651_93, i10 %select_ln65_91, i10 %select_ln65_92" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 212 'select' 'select_ln65_93' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%pool_window_V_115 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_176, i4 0"   --->   Operation 213 'bitconcatenate' 'pool_window_V_115' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%pool_window_V_116 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_27, i4 0"   --->   Operation 214 'bitconcatenate' 'pool_window_V_116' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%pool_window_V_117 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_192, i4 0"   --->   Operation 215 'bitconcatenate' 'pool_window_V_117' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%pool_window_V_118 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln247_28, i4 0"   --->   Operation 216 'bitconcatenate' 'pool_window_V_118' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (0.60ns)   --->   "%icmp_ln1651_94 = icmp_ult  i10 %pool_window_V_115, i10 %pool_window_V_116"   --->   Operation 217 'icmp' 'icmp_ln1651_94' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_94)   --->   "%xor_ln1651_94 = xor i1 %icmp_ln1651_94, i1 1"   --->   Operation 218 'xor' 'xor_ln1651_94' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 219 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_94 = select i1 %xor_ln1651_94, i10 %pool_window_V_115, i10 %pool_window_V_116" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 219 'select' 'select_ln65_94' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 220 [1/1] (0.60ns)   --->   "%icmp_ln1651_95 = icmp_ult  i10 %pool_window_V_117, i10 %pool_window_V_118"   --->   Operation 220 'icmp' 'icmp_ln1651_95' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_95)   --->   "%xor_ln1651_95 = xor i1 %icmp_ln1651_95, i1 1"   --->   Operation 221 'xor' 'xor_ln1651_95' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 222 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_95 = select i1 %xor_ln1651_95, i10 %pool_window_V_117, i10 %pool_window_V_118" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 222 'select' 'select_ln65_95' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 223 [1/1] (0.60ns)   --->   "%icmp_ln1651_96 = icmp_ult  i10 %select_ln65_94, i10 %select_ln65_95"   --->   Operation 223 'icmp' 'icmp_ln1651_96' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_96)   --->   "%xor_ln1651_96 = xor i1 %icmp_ln1651_96, i1 1"   --->   Operation 224 'xor' 'xor_ln1651_96' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 225 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_96 = select i1 %xor_ln1651_96, i10 %select_ln65_94, i10 %select_ln65_95" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 225 'select' 'select_ln65_96' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%pool_window_V_119 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_177, i4 0"   --->   Operation 226 'bitconcatenate' 'pool_window_V_119' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "%pool_window_V_120 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_28, i4 0"   --->   Operation 227 'bitconcatenate' 'pool_window_V_120' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "%pool_window_V_121 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_193, i4 0"   --->   Operation 228 'bitconcatenate' 'pool_window_V_121' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00>
ST_2 : Operation 229 [1/1] (0.00ns)   --->   "%pool_window_V_122 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln247_29, i4 0"   --->   Operation 229 'bitconcatenate' 'pool_window_V_122' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00>
ST_2 : Operation 230 [1/1] (0.60ns)   --->   "%icmp_ln1651_97 = icmp_ult  i10 %pool_window_V_119, i10 %pool_window_V_120"   --->   Operation 230 'icmp' 'icmp_ln1651_97' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_97)   --->   "%xor_ln1651_97 = xor i1 %icmp_ln1651_97, i1 1"   --->   Operation 231 'xor' 'xor_ln1651_97' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 232 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_97 = select i1 %xor_ln1651_97, i10 %pool_window_V_119, i10 %pool_window_V_120" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 232 'select' 'select_ln65_97' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 233 [1/1] (0.60ns)   --->   "%icmp_ln1651_98 = icmp_ult  i10 %pool_window_V_121, i10 %pool_window_V_122"   --->   Operation 233 'icmp' 'icmp_ln1651_98' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_98)   --->   "%xor_ln1651_98 = xor i1 %icmp_ln1651_98, i1 1"   --->   Operation 234 'xor' 'xor_ln1651_98' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 235 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_98 = select i1 %xor_ln1651_98, i10 %pool_window_V_121, i10 %pool_window_V_122" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 235 'select' 'select_ln65_98' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 236 [1/1] (0.60ns)   --->   "%icmp_ln1651_99 = icmp_ult  i10 %select_ln65_97, i10 %select_ln65_98"   --->   Operation 236 'icmp' 'icmp_ln1651_99' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_99)   --->   "%xor_ln1651_99 = xor i1 %icmp_ln1651_99, i1 1"   --->   Operation 237 'xor' 'xor_ln1651_99' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 238 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_99 = select i1 %xor_ln1651_99, i10 %select_ln65_97, i10 %select_ln65_98" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 238 'select' 'select_ln65_99' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "%pool_window_V_123 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_178, i4 0"   --->   Operation 239 'bitconcatenate' 'pool_window_V_123' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00>
ST_2 : Operation 240 [1/1] (0.00ns)   --->   "%pool_window_V_124 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_29, i4 0"   --->   Operation 240 'bitconcatenate' 'pool_window_V_124' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00>
ST_2 : Operation 241 [1/1] (0.00ns)   --->   "%pool_window_V_125 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_194, i4 0"   --->   Operation 241 'bitconcatenate' 'pool_window_V_125' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00>
ST_2 : Operation 242 [1/1] (0.00ns)   --->   "%pool_window_V_126 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln247_30, i4 0"   --->   Operation 242 'bitconcatenate' 'pool_window_V_126' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00>
ST_2 : Operation 243 [1/1] (0.60ns)   --->   "%icmp_ln1651_100 = icmp_ult  i10 %pool_window_V_123, i10 %pool_window_V_124"   --->   Operation 243 'icmp' 'icmp_ln1651_100' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_100)   --->   "%xor_ln1651_100 = xor i1 %icmp_ln1651_100, i1 1"   --->   Operation 244 'xor' 'xor_ln1651_100' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 245 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_100 = select i1 %xor_ln1651_100, i10 %pool_window_V_123, i10 %pool_window_V_124" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 245 'select' 'select_ln65_100' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 246 [1/1] (0.60ns)   --->   "%icmp_ln1651_101 = icmp_ult  i10 %pool_window_V_125, i10 %pool_window_V_126"   --->   Operation 246 'icmp' 'icmp_ln1651_101' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_101)   --->   "%xor_ln1651_101 = xor i1 %icmp_ln1651_101, i1 1"   --->   Operation 247 'xor' 'xor_ln1651_101' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 248 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_101 = select i1 %xor_ln1651_101, i10 %pool_window_V_125, i10 %pool_window_V_126" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 248 'select' 'select_ln65_101' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 249 [1/1] (0.60ns)   --->   "%icmp_ln1651_102 = icmp_ult  i10 %select_ln65_100, i10 %select_ln65_101"   --->   Operation 249 'icmp' 'icmp_ln1651_102' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_102)   --->   "%xor_ln1651_102 = xor i1 %icmp_ln1651_102, i1 1"   --->   Operation 250 'xor' 'xor_ln1651_102' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 251 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_102 = select i1 %xor_ln1651_102, i10 %select_ln65_100, i10 %select_ln65_101" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 251 'select' 'select_ln65_102' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 252 [1/1] (0.00ns)   --->   "%pool_window_V_127 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_179, i4 0"   --->   Operation 252 'bitconcatenate' 'pool_window_V_127' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00>
ST_2 : Operation 253 [1/1] (0.00ns)   --->   "%pool_window_V_128 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_30, i4 0"   --->   Operation 253 'bitconcatenate' 'pool_window_V_128' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00>
ST_2 : Operation 254 [1/1] (0.00ns)   --->   "%pool_window_V_129 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_195, i4 0"   --->   Operation 254 'bitconcatenate' 'pool_window_V_129' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00>
ST_2 : Operation 255 [1/1] (0.00ns)   --->   "%pool_window_V_130 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln247_31, i4 0"   --->   Operation 255 'bitconcatenate' 'pool_window_V_130' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00>
ST_2 : Operation 256 [1/1] (0.60ns)   --->   "%icmp_ln1651_103 = icmp_ult  i10 %pool_window_V_127, i10 %pool_window_V_128"   --->   Operation 256 'icmp' 'icmp_ln1651_103' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_103)   --->   "%xor_ln1651_103 = xor i1 %icmp_ln1651_103, i1 1"   --->   Operation 257 'xor' 'xor_ln1651_103' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 258 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_103 = select i1 %xor_ln1651_103, i10 %pool_window_V_127, i10 %pool_window_V_128" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 258 'select' 'select_ln65_103' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 259 [1/1] (0.60ns)   --->   "%icmp_ln1651_104 = icmp_ult  i10 %pool_window_V_129, i10 %pool_window_V_130"   --->   Operation 259 'icmp' 'icmp_ln1651_104' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_104)   --->   "%xor_ln1651_104 = xor i1 %icmp_ln1651_104, i1 1"   --->   Operation 260 'xor' 'xor_ln1651_104' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 261 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_104 = select i1 %xor_ln1651_104, i10 %pool_window_V_129, i10 %pool_window_V_130" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 261 'select' 'select_ln65_104' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 262 [1/1] (0.60ns)   --->   "%icmp_ln1651_105 = icmp_ult  i10 %select_ln65_103, i10 %select_ln65_104"   --->   Operation 262 'icmp' 'icmp_ln1651_105' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_105)   --->   "%xor_ln1651_105 = xor i1 %icmp_ln1651_105, i1 1"   --->   Operation 263 'xor' 'xor_ln1651_105' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 264 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_105 = select i1 %xor_ln1651_105, i10 %select_ln65_103, i10 %select_ln65_104" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 264 'select' 'select_ln65_105' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 265 [1/1] (0.00ns)   --->   "%pool_window_V_131 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_180, i4 0"   --->   Operation 265 'bitconcatenate' 'pool_window_V_131' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00>
ST_2 : Operation 266 [1/1] (0.00ns)   --->   "%pool_window_V_132 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_31, i4 0"   --->   Operation 266 'bitconcatenate' 'pool_window_V_132' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00>
ST_2 : Operation 267 [1/1] (0.00ns)   --->   "%pool_window_V_133 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_196, i4 0"   --->   Operation 267 'bitconcatenate' 'pool_window_V_133' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00>
ST_2 : Operation 268 [1/1] (0.00ns)   --->   "%pool_window_V_134 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln247_32, i4 0"   --->   Operation 268 'bitconcatenate' 'pool_window_V_134' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00>
ST_2 : Operation 269 [1/1] (0.60ns)   --->   "%icmp_ln1651_106 = icmp_ult  i10 %pool_window_V_131, i10 %pool_window_V_132"   --->   Operation 269 'icmp' 'icmp_ln1651_106' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_106)   --->   "%xor_ln1651_106 = xor i1 %icmp_ln1651_106, i1 1"   --->   Operation 270 'xor' 'xor_ln1651_106' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 271 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_106 = select i1 %xor_ln1651_106, i10 %pool_window_V_131, i10 %pool_window_V_132" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 271 'select' 'select_ln65_106' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 272 [1/1] (0.60ns)   --->   "%icmp_ln1651_107 = icmp_ult  i10 %pool_window_V_133, i10 %pool_window_V_134"   --->   Operation 272 'icmp' 'icmp_ln1651_107' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_107)   --->   "%xor_ln1651_107 = xor i1 %icmp_ln1651_107, i1 1"   --->   Operation 273 'xor' 'xor_ln1651_107' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 274 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_107 = select i1 %xor_ln1651_107, i10 %pool_window_V_133, i10 %pool_window_V_134" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 274 'select' 'select_ln65_107' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 275 [1/1] (0.60ns)   --->   "%icmp_ln1651_108 = icmp_ult  i10 %select_ln65_106, i10 %select_ln65_107"   --->   Operation 275 'icmp' 'icmp_ln1651_108' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_108)   --->   "%xor_ln1651_108 = xor i1 %icmp_ln1651_108, i1 1"   --->   Operation 276 'xor' 'xor_ln1651_108' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 277 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_108 = select i1 %xor_ln1651_108, i10 %select_ln65_106, i10 %select_ln65_107" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 277 'select' 'select_ln65_108' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 278 [1/1] (0.00ns)   --->   "%pool_window_V_135 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_181, i4 0"   --->   Operation 278 'bitconcatenate' 'pool_window_V_135' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00>
ST_2 : Operation 279 [1/1] (0.00ns)   --->   "%pool_window_V_136 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_32, i4 0"   --->   Operation 279 'bitconcatenate' 'pool_window_V_136' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00>
ST_2 : Operation 280 [1/1] (0.00ns)   --->   "%pool_window_V_137 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_197, i4 0"   --->   Operation 280 'bitconcatenate' 'pool_window_V_137' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00>
ST_2 : Operation 281 [1/1] (0.00ns)   --->   "%pool_window_V_138 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln247_33, i4 0"   --->   Operation 281 'bitconcatenate' 'pool_window_V_138' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00>
ST_2 : Operation 282 [1/1] (0.60ns)   --->   "%icmp_ln1651_109 = icmp_ult  i10 %pool_window_V_135, i10 %pool_window_V_136"   --->   Operation 282 'icmp' 'icmp_ln1651_109' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_109)   --->   "%xor_ln1651_109 = xor i1 %icmp_ln1651_109, i1 1"   --->   Operation 283 'xor' 'xor_ln1651_109' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 284 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_109 = select i1 %xor_ln1651_109, i10 %pool_window_V_135, i10 %pool_window_V_136" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 284 'select' 'select_ln65_109' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 285 [1/1] (0.60ns)   --->   "%icmp_ln1651_110 = icmp_ult  i10 %pool_window_V_137, i10 %pool_window_V_138"   --->   Operation 285 'icmp' 'icmp_ln1651_110' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_110)   --->   "%xor_ln1651_110 = xor i1 %icmp_ln1651_110, i1 1"   --->   Operation 286 'xor' 'xor_ln1651_110' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 287 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_110 = select i1 %xor_ln1651_110, i10 %pool_window_V_137, i10 %pool_window_V_138" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 287 'select' 'select_ln65_110' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 288 [1/1] (0.60ns)   --->   "%icmp_ln1651_111 = icmp_ult  i10 %select_ln65_109, i10 %select_ln65_110"   --->   Operation 288 'icmp' 'icmp_ln1651_111' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_111)   --->   "%xor_ln1651_111 = xor i1 %icmp_ln1651_111, i1 1"   --->   Operation 289 'xor' 'xor_ln1651_111' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 290 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_111 = select i1 %xor_ln1651_111, i10 %select_ln65_109, i10 %select_ln65_110" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 290 'select' 'select_ln65_111' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 291 [1/1] (0.00ns)   --->   "%pool_window_V_139 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_182, i4 0"   --->   Operation 291 'bitconcatenate' 'pool_window_V_139' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00>
ST_2 : Operation 292 [1/1] (0.00ns)   --->   "%pool_window_V_140 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_33, i4 0"   --->   Operation 292 'bitconcatenate' 'pool_window_V_140' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00>
ST_2 : Operation 293 [1/1] (0.00ns)   --->   "%pool_window_V_141 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_198, i4 0"   --->   Operation 293 'bitconcatenate' 'pool_window_V_141' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00>
ST_2 : Operation 294 [1/1] (0.00ns)   --->   "%pool_window_V_142 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln247_34, i4 0"   --->   Operation 294 'bitconcatenate' 'pool_window_V_142' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00>
ST_2 : Operation 295 [1/1] (0.60ns)   --->   "%icmp_ln1651_112 = icmp_ult  i10 %pool_window_V_139, i10 %pool_window_V_140"   --->   Operation 295 'icmp' 'icmp_ln1651_112' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_112)   --->   "%xor_ln1651_112 = xor i1 %icmp_ln1651_112, i1 1"   --->   Operation 296 'xor' 'xor_ln1651_112' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 297 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_112 = select i1 %xor_ln1651_112, i10 %pool_window_V_139, i10 %pool_window_V_140" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 297 'select' 'select_ln65_112' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 298 [1/1] (0.60ns)   --->   "%icmp_ln1651_113 = icmp_ult  i10 %pool_window_V_141, i10 %pool_window_V_142"   --->   Operation 298 'icmp' 'icmp_ln1651_113' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_113)   --->   "%xor_ln1651_113 = xor i1 %icmp_ln1651_113, i1 1"   --->   Operation 299 'xor' 'xor_ln1651_113' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 300 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_113 = select i1 %xor_ln1651_113, i10 %pool_window_V_141, i10 %pool_window_V_142" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 300 'select' 'select_ln65_113' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 301 [1/1] (0.60ns)   --->   "%icmp_ln1651_114 = icmp_ult  i10 %select_ln65_112, i10 %select_ln65_113"   --->   Operation 301 'icmp' 'icmp_ln1651_114' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_114)   --->   "%xor_ln1651_114 = xor i1 %icmp_ln1651_114, i1 1"   --->   Operation 302 'xor' 'xor_ln1651_114' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 303 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_114 = select i1 %xor_ln1651_114, i10 %select_ln65_112, i10 %select_ln65_113" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 303 'select' 'select_ln65_114' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 304 [1/1] (0.00ns)   --->   "%pool_window_V_143 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_183, i4 0"   --->   Operation 304 'bitconcatenate' 'pool_window_V_143' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00>
ST_2 : Operation 305 [1/1] (0.00ns)   --->   "%pool_window_V_144 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_34, i4 0"   --->   Operation 305 'bitconcatenate' 'pool_window_V_144' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00>
ST_2 : Operation 306 [1/1] (0.00ns)   --->   "%pool_window_V_145 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_199, i4 0"   --->   Operation 306 'bitconcatenate' 'pool_window_V_145' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00>
ST_2 : Operation 307 [1/1] (0.00ns)   --->   "%pool_window_V_146 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln247_35, i4 0"   --->   Operation 307 'bitconcatenate' 'pool_window_V_146' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00>
ST_2 : Operation 308 [1/1] (0.60ns)   --->   "%icmp_ln1651_115 = icmp_ult  i10 %pool_window_V_143, i10 %pool_window_V_144"   --->   Operation 308 'icmp' 'icmp_ln1651_115' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_115)   --->   "%xor_ln1651_115 = xor i1 %icmp_ln1651_115, i1 1"   --->   Operation 309 'xor' 'xor_ln1651_115' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 310 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_115 = select i1 %xor_ln1651_115, i10 %pool_window_V_143, i10 %pool_window_V_144" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 310 'select' 'select_ln65_115' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 311 [1/1] (0.60ns)   --->   "%icmp_ln1651_116 = icmp_ult  i10 %pool_window_V_145, i10 %pool_window_V_146"   --->   Operation 311 'icmp' 'icmp_ln1651_116' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_116)   --->   "%xor_ln1651_116 = xor i1 %icmp_ln1651_116, i1 1"   --->   Operation 312 'xor' 'xor_ln1651_116' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 313 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_116 = select i1 %xor_ln1651_116, i10 %pool_window_V_145, i10 %pool_window_V_146" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 313 'select' 'select_ln65_116' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 314 [1/1] (0.60ns)   --->   "%icmp_ln1651_117 = icmp_ult  i10 %select_ln65_115, i10 %select_ln65_116"   --->   Operation 314 'icmp' 'icmp_ln1651_117' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_117)   --->   "%xor_ln1651_117 = xor i1 %icmp_ln1651_117, i1 1"   --->   Operation 315 'xor' 'xor_ln1651_117' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 316 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_117 = select i1 %xor_ln1651_117, i10 %select_ln65_115, i10 %select_ln65_116" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 316 'select' 'select_ln65_117' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 317 [1/1] (0.00ns)   --->   "%pool_window_V_147 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_184, i4 0"   --->   Operation 317 'bitconcatenate' 'pool_window_V_147' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00>
ST_2 : Operation 318 [1/1] (0.00ns)   --->   "%pool_window_V_148 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_35, i4 0"   --->   Operation 318 'bitconcatenate' 'pool_window_V_148' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00>
ST_2 : Operation 319 [1/1] (0.00ns)   --->   "%pool_window_V_149 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_200, i4 0"   --->   Operation 319 'bitconcatenate' 'pool_window_V_149' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00>
ST_2 : Operation 320 [1/1] (0.00ns)   --->   "%pool_window_V_150 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln247_36, i4 0"   --->   Operation 320 'bitconcatenate' 'pool_window_V_150' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00>
ST_2 : Operation 321 [1/1] (0.60ns)   --->   "%icmp_ln1651_118 = icmp_ult  i10 %pool_window_V_147, i10 %pool_window_V_148"   --->   Operation 321 'icmp' 'icmp_ln1651_118' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_118)   --->   "%xor_ln1651_118 = xor i1 %icmp_ln1651_118, i1 1"   --->   Operation 322 'xor' 'xor_ln1651_118' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 323 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_118 = select i1 %xor_ln1651_118, i10 %pool_window_V_147, i10 %pool_window_V_148" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 323 'select' 'select_ln65_118' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 324 [1/1] (0.60ns)   --->   "%icmp_ln1651_119 = icmp_ult  i10 %pool_window_V_149, i10 %pool_window_V_150"   --->   Operation 324 'icmp' 'icmp_ln1651_119' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_119)   --->   "%xor_ln1651_119 = xor i1 %icmp_ln1651_119, i1 1"   --->   Operation 325 'xor' 'xor_ln1651_119' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 326 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_119 = select i1 %xor_ln1651_119, i10 %pool_window_V_149, i10 %pool_window_V_150" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 326 'select' 'select_ln65_119' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 327 [1/1] (0.60ns)   --->   "%icmp_ln1651_120 = icmp_ult  i10 %select_ln65_118, i10 %select_ln65_119"   --->   Operation 327 'icmp' 'icmp_ln1651_120' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_120)   --->   "%xor_ln1651_120 = xor i1 %icmp_ln1651_120, i1 1"   --->   Operation 328 'xor' 'xor_ln1651_120' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 329 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_120 = select i1 %xor_ln1651_120, i10 %select_ln65_118, i10 %select_ln65_119" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 329 'select' 'select_ln65_120' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 330 [1/1] (0.00ns)   --->   "%pool_window_V_151 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_185, i4 0"   --->   Operation 330 'bitconcatenate' 'pool_window_V_151' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00>
ST_2 : Operation 331 [1/1] (0.00ns)   --->   "%pool_window_V_152 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_36, i4 0"   --->   Operation 331 'bitconcatenate' 'pool_window_V_152' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00>
ST_2 : Operation 332 [1/1] (0.00ns)   --->   "%pool_window_V_153 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_201, i4 0"   --->   Operation 332 'bitconcatenate' 'pool_window_V_153' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00>
ST_2 : Operation 333 [1/1] (0.00ns)   --->   "%pool_window_V_154 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln247_s, i4 0"   --->   Operation 333 'bitconcatenate' 'pool_window_V_154' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00>
ST_2 : Operation 334 [1/1] (0.60ns)   --->   "%icmp_ln1651_121 = icmp_ult  i10 %pool_window_V_151, i10 %pool_window_V_152"   --->   Operation 334 'icmp' 'icmp_ln1651_121' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_121)   --->   "%xor_ln1651_121 = xor i1 %icmp_ln1651_121, i1 1"   --->   Operation 335 'xor' 'xor_ln1651_121' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 336 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_121 = select i1 %xor_ln1651_121, i10 %pool_window_V_151, i10 %pool_window_V_152" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 336 'select' 'select_ln65_121' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 337 [1/1] (0.60ns)   --->   "%icmp_ln1651_122 = icmp_ult  i10 %pool_window_V_153, i10 %pool_window_V_154"   --->   Operation 337 'icmp' 'icmp_ln1651_122' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_122)   --->   "%xor_ln1651_122 = xor i1 %icmp_ln1651_122, i1 1"   --->   Operation 338 'xor' 'xor_ln1651_122' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 339 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_122 = select i1 %xor_ln1651_122, i10 %pool_window_V_153, i10 %pool_window_V_154" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 339 'select' 'select_ln65_122' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 340 [1/1] (0.60ns)   --->   "%icmp_ln1651_123 = icmp_ult  i10 %select_ln65_121, i10 %select_ln65_122"   --->   Operation 340 'icmp' 'icmp_ln1651_123' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_123)   --->   "%xor_ln1651_123 = xor i1 %icmp_ln1651_123, i1 1"   --->   Operation 341 'xor' 'xor_ln1651_123' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 342 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_123 = select i1 %xor_ln1651_123, i10 %select_ln65_121, i10 %select_ln65_122" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 342 'select' 'select_ln65_123' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 343 [1/1] (0.00ns)   --->   "%pool_window_V_155 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_186, i4 0"   --->   Operation 343 'bitconcatenate' 'pool_window_V_155' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00>
ST_2 : Operation 344 [1/1] (0.00ns)   --->   "%pool_window_V_156 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_0, i4 0"   --->   Operation 344 'bitconcatenate' 'pool_window_V_156' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00>
ST_2 : Operation 345 [1/1] (0.00ns)   --->   "%pool_window_V_157 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_202, i4 0"   --->   Operation 345 'bitconcatenate' 'pool_window_V_157' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00>
ST_2 : Operation 346 [1/1] (0.00ns)   --->   "%pool_window_V_158 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln247_23, i4 0"   --->   Operation 346 'bitconcatenate' 'pool_window_V_158' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00>
ST_2 : Operation 347 [1/1] (0.60ns)   --->   "%icmp_ln1651_124 = icmp_ult  i10 %pool_window_V_155, i10 %pool_window_V_156"   --->   Operation 347 'icmp' 'icmp_ln1651_124' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_124)   --->   "%xor_ln1651_124 = xor i1 %icmp_ln1651_124, i1 1"   --->   Operation 348 'xor' 'xor_ln1651_124' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 349 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_124 = select i1 %xor_ln1651_124, i10 %pool_window_V_155, i10 %pool_window_V_156" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 349 'select' 'select_ln65_124' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 350 [1/1] (0.60ns)   --->   "%icmp_ln1651_125 = icmp_ult  i10 %pool_window_V_157, i10 %pool_window_V_158"   --->   Operation 350 'icmp' 'icmp_ln1651_125' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_125)   --->   "%xor_ln1651_125 = xor i1 %icmp_ln1651_125, i1 1"   --->   Operation 351 'xor' 'xor_ln1651_125' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 352 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_125 = select i1 %xor_ln1651_125, i10 %pool_window_V_157, i10 %pool_window_V_158" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 352 'select' 'select_ln65_125' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 353 [1/1] (0.60ns)   --->   "%icmp_ln1651_126 = icmp_ult  i10 %select_ln65_124, i10 %select_ln65_125"   --->   Operation 353 'icmp' 'icmp_ln1651_126' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_126)   --->   "%xor_ln1651_126 = xor i1 %icmp_ln1651_126, i1 1"   --->   Operation 354 'xor' 'xor_ln1651_126' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 355 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_126 = select i1 %xor_ln1651_126, i10 %select_ln65_124, i10 %select_ln65_125" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 355 'select' 'select_ln65_126' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 356 [1/1] (0.00ns)   --->   "%sY_1_load_1 = load i32 %sY_1" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:222]   --->   Operation 356 'load' 'sY_1_load_1' <Predicate = (!icmp_ln241 & icmp_ln212 & !icmp_ln216)> <Delay = 0.00>
ST_2 : Operation 357 [1/1] (0.85ns)   --->   "%icmp_ln222 = icmp_eq  i32 %sY_1_load_1, i32 1" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:222]   --->   Operation 357 'icmp' 'icmp_ln222' <Predicate = (!icmp_ln241 & icmp_ln212 & !icmp_ln216)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node add_ln222)   --->   "%select_ln222 = select i1 %icmp_ln222, i32 4294967295, i32 1" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:222]   --->   Operation 358 'select' 'select_ln222' <Predicate = (!icmp_ln241 & icmp_ln212 & !icmp_ln216)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 359 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln222 = add i32 %sY_1_load_1, i32 %select_ln222" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:222]   --->   Operation 359 'add' 'add_ln222' <Predicate = (!icmp_ln241 & icmp_ln212 & !icmp_ln216)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 360 [1/1] (0.38ns)   --->   "%br_ln0 = br void %if.end38.i.i"   --->   Operation 360 'br' 'br_ln0' <Predicate = (!icmp_ln241 & icmp_ln212 & !icmp_ln216)> <Delay = 0.38>
ST_2 : Operation 361 [1/1] (0.00ns)   --->   "%storemerge_i = phi i32 %add_ln222, void %if.else.i.i, i32 0, void %if.then31.i.i" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:222]   --->   Operation 361 'phi' 'storemerge_i' <Predicate = (icmp_ln212)> <Delay = 0.00>
ST_2 : Operation 362 [1/1] (0.00ns)   --->   "%store_ln218 = store i32 %storemerge_i, i32 %sY_1" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:218]   --->   Operation 362 'store' 'store_ln218' <Predicate = (icmp_ln212)> <Delay = 0.00>
ST_2 : Operation 363 [1/1] (0.00ns)   --->   "%br_ln224 = br void %for.inc.i" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:224]   --->   Operation 363 'br' 'br_ln224' <Predicate = (icmp_ln212)> <Delay = 0.00>
ST_2 : Operation 383 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @nnet_KD_KD_pooling2d_buffer_cl_MD_nnet_KD_KD_array_MD_ap_ufixed_MD_6_MC_AC_0_1, i32 %rbegin" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:263]   --->   Operation 383 'specregionend' 'rend' <Predicate = (icmp_ln241)> <Delay = 0.00>
ST_2 : Operation 384 [1/1] (0.00ns)   --->   "%ret_ln263 = ret" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:263]   --->   Operation 384 'ret' 'ret_ln263' <Predicate = (icmp_ln241)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.25>
ST_3 : Operation 364 [1/1] (0.00ns)   --->   "%zext_ln184 = zext i10 %res_pack_data" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:184]   --->   Operation 364 'zext' 'zext_ln184' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00>
ST_3 : Operation 365 [1/1] (0.00ns)   --->   "%zext_ln184_4 = zext i10 %res_pack_data_4" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:184]   --->   Operation 365 'zext' 'zext_ln184_4' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00>
ST_3 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln184_5 = zext i10 %res_pack_data_5" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:184]   --->   Operation 366 'zext' 'zext_ln184_5' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00>
ST_3 : Operation 367 [1/1] (0.00ns)   --->   "%zext_ln184_6 = zext i10 %res_pack_data_6" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:184]   --->   Operation 367 'zext' 'zext_ln184_6' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00>
ST_3 : Operation 368 [1/1] (0.00ns)   --->   "%zext_ln837 = zext i10 %select_ln65_93"   --->   Operation 368 'zext' 'zext_ln837' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00>
ST_3 : Operation 369 [1/1] (0.00ns)   --->   "%zext_ln837_19 = zext i10 %select_ln65_96"   --->   Operation 369 'zext' 'zext_ln837_19' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00>
ST_3 : Operation 370 [1/1] (0.00ns)   --->   "%zext_ln837_20 = zext i10 %select_ln65_99"   --->   Operation 370 'zext' 'zext_ln837_20' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00>
ST_3 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln837_21 = zext i10 %select_ln65_102"   --->   Operation 371 'zext' 'zext_ln837_21' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00>
ST_3 : Operation 372 [1/1] (0.00ns)   --->   "%zext_ln837_22 = zext i10 %select_ln65_105"   --->   Operation 372 'zext' 'zext_ln837_22' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00>
ST_3 : Operation 373 [1/1] (0.00ns)   --->   "%zext_ln837_23 = zext i10 %select_ln65_108"   --->   Operation 373 'zext' 'zext_ln837_23' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00>
ST_3 : Operation 374 [1/1] (0.00ns)   --->   "%zext_ln837_24 = zext i10 %select_ln65_111"   --->   Operation 374 'zext' 'zext_ln837_24' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00>
ST_3 : Operation 375 [1/1] (0.00ns)   --->   "%zext_ln837_25 = zext i10 %select_ln65_114"   --->   Operation 375 'zext' 'zext_ln837_25' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00>
ST_3 : Operation 376 [1/1] (0.00ns)   --->   "%zext_ln837_26 = zext i10 %select_ln65_117"   --->   Operation 376 'zext' 'zext_ln837_26' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00>
ST_3 : Operation 377 [1/1] (0.00ns)   --->   "%zext_ln837_27 = zext i10 %select_ln65_120"   --->   Operation 377 'zext' 'zext_ln837_27' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00>
ST_3 : Operation 378 [1/1] (0.00ns)   --->   "%zext_ln837_28 = zext i10 %select_ln65_123"   --->   Operation 378 'zext' 'zext_ln837_28' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00>
ST_3 : Operation 379 [1/1] (0.00ns)   --->   "%or_ln208_s = bitconcatenate i250 @_ssdm_op_BitConcatenate.i250.i10.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16, i10 %select_ln65_126, i16 %zext_ln837_28, i16 %zext_ln837_27, i16 %zext_ln837_26, i16 %zext_ln837_25, i16 %zext_ln837_24, i16 %zext_ln837_23, i16 %zext_ln837_22, i16 %zext_ln837_21, i16 %zext_ln837_20, i16 %zext_ln837_19, i16 %zext_ln837, i16 %zext_ln184_6, i16 %zext_ln184_5, i16 %zext_ln184_4, i16 %zext_ln184" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:208]   --->   Operation 379 'bitconcatenate' 'or_ln208_s' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00>
ST_3 : Operation 380 [1/1] (0.00ns)   --->   "%zext_ln208 = zext i250 %or_ln208_s" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:208]   --->   Operation 380 'zext' 'zext_ln208' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00>
ST_3 : Operation 381 [1/1] (1.25ns)   --->   "%write_ln208 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %layer9_out, i256 %zext_ln208" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:208]   --->   Operation 381 'write' 'write_ln208' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 1.25> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.25> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 36> <FIFO>
ST_3 : Operation 382 [1/1] (0.00ns)   --->   "%br_ln209 = br void %if.end.i.i" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:209]   --->   Operation 382 'br' 'br_ln209' <Predicate = (icmp_ln191 & and_ln191_2)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 2.25ns
The critical path consists of the following:
	'load' operation ('sX_1_load', /home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:191) on static variable 'sX_1' [152]  (0 ns)
	'icmp' operation ('icmp_ln191', /home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:191) [153]  (0.859 ns)
	'select' operation ('select_ln227', /home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:227) [399]  (0 ns)
	'add' operation ('add_ln227', /home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:227) [400]  (0.88 ns)
	'store' operation ('store_ln227', /home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:227) of variable 'add_ln227', /home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:227 on static variable 'sX_1' [401]  (0.387 ns)
	blocking operation 0.122 ns on control path)

 <State 2>: 3.64ns
The critical path consists of the following:
	fifo read operation ('layer8_out_read', /home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:247->/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:257) on port 'layer8_out' (/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:247->/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:257) [55]  (1.22 ns)
	'memshiftread' operation ('p_s') [72]  (0.611 ns)
	'icmp' operation ('icmp_ln1651') [170]  (0.605 ns)
	'xor' operation ('xor_ln1651') [171]  (0 ns)
	'select' operation ('select_ln65', /home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_common.h:65) [172]  (0.303 ns)
	'icmp' operation ('icmp_ln1651_81') [176]  (0.605 ns)
	'xor' operation ('xor_ln1651_81') [177]  (0 ns)
	'select' operation ('res_pack.data', /home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_common.h:65) [178]  (0.303 ns)

 <State 3>: 1.26ns
The critical path consists of the following:
	fifo write operation ('write_ln208', /home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:208) on port 'layer9_out' (/home/ayvol/vitis-accel-CNN/vitis_accel_prj/firmware/nnet_utils/nnet_pooling_stream.h:208) [391]  (1.26 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
