// Seed: 3002872707
module module_0 (
    output supply0 id_0,
    input uwire id_1,
    input wand id_2,
    input supply0 id_3,
    input tri id_4,
    output wand id_5,
    input wor id_6,
    output supply0 id_7,
    output tri id_8,
    input supply1 id_9
);
  assign id_8 = id_6;
endmodule
module module_1 #(
    parameter id_0  = 32'd7,
    parameter id_16 = 32'd73,
    parameter id_6  = 32'd56
) (
    input wand _id_0,
    input wand id_1,
    input supply0 id_2,
    input tri id_3,
    input tri0 id_4,
    input uwire id_5,
    input tri _id_6,
    output tri id_7,
    output tri0 id_8
    , id_19,
    output tri1 id_9,
    input wire id_10,
    output tri1 id_11,
    input wand id_12,
    output wor id_13,
    input supply0 id_14,
    output wire id_15,
    output uwire _id_16,
    output tri0 id_17
);
  wire  [ id_0 : id_0] id_20;
  logic [id_6 : id_16] id_21;
  ;
  module_0 modCall_1 (
      id_17,
      id_12,
      id_2,
      id_3,
      id_14,
      id_13,
      id_3,
      id_11,
      id_17,
      id_2
  );
  assign modCall_1.id_5 = 0;
  wire id_22;
endmodule
