/*
 * Generated by Bluespec Compiler, version 2023.01-6-g034050db (build 034050db)
 * 
 * On Mon May 15 22:19:05 EDT 2023
 * 
 */

/* Generation options: */
#ifndef __mkpipelined_h__
#define __mkpipelined_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"
#include "mkSystolicArray.h"


/* Class declaration for the mkpipelined module */
class MOD_mkpipelined : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_Reg<tUInt32> INST_addr2;
  MOD_mkSystolicArray INST_arr;
  MOD_Reg<tUInt64> INST_commit_id;
  MOD_Wire<tUInt32> INST_counter_port_0;
  MOD_Wire<tUInt32> INST_counter_port_1;
  MOD_Wire<tUInt32> INST_counter_port_2;
  MOD_Reg<tUInt8> INST_counter_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_counter_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_counter_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_counter_register;
  MOD_Fifo<tUWide> INST_d2e;
  MOD_Fifo<tUWide> INST_e2w;
  MOD_Wire<tUInt8> INST_epoch_port_0;
  MOD_Wire<tUInt8> INST_epoch_port_1;
  MOD_Reg<tUInt8> INST_epoch_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_epoch_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_epoch_register;
  MOD_Fifo<tUWide> INST_f2d;
  MOD_Reg<tUInt64> INST_fresh_id;
  MOD_CReg<tUWide> INST_fromCache_rv;
  MOD_CReg<tUWide> INST_fromDmem_rv;
  MOD_CReg<tUWide> INST_fromImem_rv;
  MOD_CReg<tUWide> INST_fromMMIO_rv;
  MOD_Reg<tUInt32> INST_lfh;
  MOD_Reg<tUWide> INST_matrix1;
  MOD_Wire<tUInt32> INST_pcF_port_0;
  MOD_Wire<tUInt32> INST_pcF_port_1;
  MOD_Reg<tUInt8> INST_pcF_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_pcF_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_pcF_register;
  MOD_Fifo<tUInt64> INST_retired;
  MOD_Wire<tUInt32> INST_rf_0_port_0;
  MOD_Wire<tUInt32> INST_rf_0_port_1;
  MOD_Reg<tUInt8> INST_rf_0_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_0_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_0_register;
  MOD_Wire<tUInt32> INST_rf_10_port_0;
  MOD_Wire<tUInt32> INST_rf_10_port_1;
  MOD_Reg<tUInt8> INST_rf_10_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_10_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_10_register;
  MOD_Wire<tUInt32> INST_rf_11_port_0;
  MOD_Wire<tUInt32> INST_rf_11_port_1;
  MOD_Reg<tUInt8> INST_rf_11_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_11_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_11_register;
  MOD_Wire<tUInt32> INST_rf_12_port_0;
  MOD_Wire<tUInt32> INST_rf_12_port_1;
  MOD_Reg<tUInt8> INST_rf_12_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_12_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_12_register;
  MOD_Wire<tUInt32> INST_rf_13_port_0;
  MOD_Wire<tUInt32> INST_rf_13_port_1;
  MOD_Reg<tUInt8> INST_rf_13_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_13_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_13_register;
  MOD_Wire<tUInt32> INST_rf_14_port_0;
  MOD_Wire<tUInt32> INST_rf_14_port_1;
  MOD_Reg<tUInt8> INST_rf_14_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_14_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_14_register;
  MOD_Wire<tUInt32> INST_rf_15_port_0;
  MOD_Wire<tUInt32> INST_rf_15_port_1;
  MOD_Reg<tUInt8> INST_rf_15_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_15_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_15_register;
  MOD_Wire<tUInt32> INST_rf_16_port_0;
  MOD_Wire<tUInt32> INST_rf_16_port_1;
  MOD_Reg<tUInt8> INST_rf_16_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_16_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_16_register;
  MOD_Wire<tUInt32> INST_rf_17_port_0;
  MOD_Wire<tUInt32> INST_rf_17_port_1;
  MOD_Reg<tUInt8> INST_rf_17_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_17_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_17_register;
  MOD_Wire<tUInt32> INST_rf_18_port_0;
  MOD_Wire<tUInt32> INST_rf_18_port_1;
  MOD_Reg<tUInt8> INST_rf_18_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_18_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_18_register;
  MOD_Wire<tUInt32> INST_rf_19_port_0;
  MOD_Wire<tUInt32> INST_rf_19_port_1;
  MOD_Reg<tUInt8> INST_rf_19_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_19_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_19_register;
  MOD_Wire<tUInt32> INST_rf_1_port_0;
  MOD_Wire<tUInt32> INST_rf_1_port_1;
  MOD_Reg<tUInt8> INST_rf_1_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_1_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_1_register;
  MOD_Wire<tUInt32> INST_rf_20_port_0;
  MOD_Wire<tUInt32> INST_rf_20_port_1;
  MOD_Reg<tUInt8> INST_rf_20_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_20_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_20_register;
  MOD_Wire<tUInt32> INST_rf_21_port_0;
  MOD_Wire<tUInt32> INST_rf_21_port_1;
  MOD_Reg<tUInt8> INST_rf_21_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_21_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_21_register;
  MOD_Wire<tUInt32> INST_rf_22_port_0;
  MOD_Wire<tUInt32> INST_rf_22_port_1;
  MOD_Reg<tUInt8> INST_rf_22_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_22_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_22_register;
  MOD_Wire<tUInt32> INST_rf_23_port_0;
  MOD_Wire<tUInt32> INST_rf_23_port_1;
  MOD_Reg<tUInt8> INST_rf_23_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_23_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_23_register;
  MOD_Wire<tUInt32> INST_rf_24_port_0;
  MOD_Wire<tUInt32> INST_rf_24_port_1;
  MOD_Reg<tUInt8> INST_rf_24_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_24_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_24_register;
  MOD_Wire<tUInt32> INST_rf_25_port_0;
  MOD_Wire<tUInt32> INST_rf_25_port_1;
  MOD_Reg<tUInt8> INST_rf_25_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_25_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_25_register;
  MOD_Wire<tUInt32> INST_rf_26_port_0;
  MOD_Wire<tUInt32> INST_rf_26_port_1;
  MOD_Reg<tUInt8> INST_rf_26_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_26_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_26_register;
  MOD_Wire<tUInt32> INST_rf_27_port_0;
  MOD_Wire<tUInt32> INST_rf_27_port_1;
  MOD_Reg<tUInt8> INST_rf_27_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_27_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_27_register;
  MOD_Wire<tUInt32> INST_rf_28_port_0;
  MOD_Wire<tUInt32> INST_rf_28_port_1;
  MOD_Reg<tUInt8> INST_rf_28_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_28_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_28_register;
  MOD_Wire<tUInt32> INST_rf_29_port_0;
  MOD_Wire<tUInt32> INST_rf_29_port_1;
  MOD_Reg<tUInt8> INST_rf_29_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_29_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_29_register;
  MOD_Wire<tUInt32> INST_rf_2_port_0;
  MOD_Wire<tUInt32> INST_rf_2_port_1;
  MOD_Reg<tUInt8> INST_rf_2_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_2_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_2_register;
  MOD_Wire<tUInt32> INST_rf_30_port_0;
  MOD_Wire<tUInt32> INST_rf_30_port_1;
  MOD_Reg<tUInt8> INST_rf_30_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_30_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_30_register;
  MOD_Wire<tUInt32> INST_rf_31_port_0;
  MOD_Wire<tUInt32> INST_rf_31_port_1;
  MOD_Reg<tUInt8> INST_rf_31_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_31_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_31_register;
  MOD_Wire<tUInt32> INST_rf_3_port_0;
  MOD_Wire<tUInt32> INST_rf_3_port_1;
  MOD_Reg<tUInt8> INST_rf_3_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_3_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_3_register;
  MOD_Wire<tUInt32> INST_rf_4_port_0;
  MOD_Wire<tUInt32> INST_rf_4_port_1;
  MOD_Reg<tUInt8> INST_rf_4_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_4_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_4_register;
  MOD_Wire<tUInt32> INST_rf_5_port_0;
  MOD_Wire<tUInt32> INST_rf_5_port_1;
  MOD_Reg<tUInt8> INST_rf_5_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_5_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_5_register;
  MOD_Wire<tUInt32> INST_rf_6_port_0;
  MOD_Wire<tUInt32> INST_rf_6_port_1;
  MOD_Reg<tUInt8> INST_rf_6_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_6_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_6_register;
  MOD_Wire<tUInt32> INST_rf_7_port_0;
  MOD_Wire<tUInt32> INST_rf_7_port_1;
  MOD_Reg<tUInt8> INST_rf_7_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_7_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_7_register;
  MOD_Wire<tUInt32> INST_rf_8_port_0;
  MOD_Wire<tUInt32> INST_rf_8_port_1;
  MOD_Reg<tUInt8> INST_rf_8_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_8_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_8_register;
  MOD_Wire<tUInt32> INST_rf_9_port_0;
  MOD_Wire<tUInt32> INST_rf_9_port_1;
  MOD_Reg<tUInt8> INST_rf_9_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_9_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_9_register;
  MOD_Wire<tUInt32> INST_scoreboard_0_port_0;
  MOD_Wire<tUInt32> INST_scoreboard_0_port_1;
  MOD_Wire<tUInt32> INST_scoreboard_0_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_0_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_0_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_0_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_scoreboard_0_register;
  MOD_Wire<tUInt32> INST_scoreboard_10_port_0;
  MOD_Wire<tUInt32> INST_scoreboard_10_port_1;
  MOD_Wire<tUInt32> INST_scoreboard_10_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_10_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_10_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_10_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_scoreboard_10_register;
  MOD_Wire<tUInt32> INST_scoreboard_11_port_0;
  MOD_Wire<tUInt32> INST_scoreboard_11_port_1;
  MOD_Wire<tUInt32> INST_scoreboard_11_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_11_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_11_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_11_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_scoreboard_11_register;
  MOD_Wire<tUInt32> INST_scoreboard_12_port_0;
  MOD_Wire<tUInt32> INST_scoreboard_12_port_1;
  MOD_Wire<tUInt32> INST_scoreboard_12_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_12_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_12_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_12_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_scoreboard_12_register;
  MOD_Wire<tUInt32> INST_scoreboard_13_port_0;
  MOD_Wire<tUInt32> INST_scoreboard_13_port_1;
  MOD_Wire<tUInt32> INST_scoreboard_13_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_13_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_13_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_13_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_scoreboard_13_register;
  MOD_Wire<tUInt32> INST_scoreboard_14_port_0;
  MOD_Wire<tUInt32> INST_scoreboard_14_port_1;
  MOD_Wire<tUInt32> INST_scoreboard_14_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_14_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_14_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_14_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_scoreboard_14_register;
  MOD_Wire<tUInt32> INST_scoreboard_15_port_0;
  MOD_Wire<tUInt32> INST_scoreboard_15_port_1;
  MOD_Wire<tUInt32> INST_scoreboard_15_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_15_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_15_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_15_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_scoreboard_15_register;
  MOD_Wire<tUInt32> INST_scoreboard_16_port_0;
  MOD_Wire<tUInt32> INST_scoreboard_16_port_1;
  MOD_Wire<tUInt32> INST_scoreboard_16_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_16_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_16_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_16_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_scoreboard_16_register;
  MOD_Wire<tUInt32> INST_scoreboard_17_port_0;
  MOD_Wire<tUInt32> INST_scoreboard_17_port_1;
  MOD_Wire<tUInt32> INST_scoreboard_17_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_17_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_17_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_17_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_scoreboard_17_register;
  MOD_Wire<tUInt32> INST_scoreboard_18_port_0;
  MOD_Wire<tUInt32> INST_scoreboard_18_port_1;
  MOD_Wire<tUInt32> INST_scoreboard_18_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_18_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_18_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_18_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_scoreboard_18_register;
  MOD_Wire<tUInt32> INST_scoreboard_19_port_0;
  MOD_Wire<tUInt32> INST_scoreboard_19_port_1;
  MOD_Wire<tUInt32> INST_scoreboard_19_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_19_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_19_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_19_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_scoreboard_19_register;
  MOD_Wire<tUInt32> INST_scoreboard_1_port_0;
  MOD_Wire<tUInt32> INST_scoreboard_1_port_1;
  MOD_Wire<tUInt32> INST_scoreboard_1_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_1_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_1_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_1_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_scoreboard_1_register;
  MOD_Wire<tUInt32> INST_scoreboard_20_port_0;
  MOD_Wire<tUInt32> INST_scoreboard_20_port_1;
  MOD_Wire<tUInt32> INST_scoreboard_20_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_20_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_20_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_20_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_scoreboard_20_register;
  MOD_Wire<tUInt32> INST_scoreboard_21_port_0;
  MOD_Wire<tUInt32> INST_scoreboard_21_port_1;
  MOD_Wire<tUInt32> INST_scoreboard_21_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_21_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_21_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_21_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_scoreboard_21_register;
  MOD_Wire<tUInt32> INST_scoreboard_22_port_0;
  MOD_Wire<tUInt32> INST_scoreboard_22_port_1;
  MOD_Wire<tUInt32> INST_scoreboard_22_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_22_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_22_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_22_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_scoreboard_22_register;
  MOD_Wire<tUInt32> INST_scoreboard_23_port_0;
  MOD_Wire<tUInt32> INST_scoreboard_23_port_1;
  MOD_Wire<tUInt32> INST_scoreboard_23_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_23_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_23_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_23_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_scoreboard_23_register;
  MOD_Wire<tUInt32> INST_scoreboard_24_port_0;
  MOD_Wire<tUInt32> INST_scoreboard_24_port_1;
  MOD_Wire<tUInt32> INST_scoreboard_24_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_24_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_24_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_24_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_scoreboard_24_register;
  MOD_Wire<tUInt32> INST_scoreboard_25_port_0;
  MOD_Wire<tUInt32> INST_scoreboard_25_port_1;
  MOD_Wire<tUInt32> INST_scoreboard_25_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_25_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_25_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_25_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_scoreboard_25_register;
  MOD_Wire<tUInt32> INST_scoreboard_26_port_0;
  MOD_Wire<tUInt32> INST_scoreboard_26_port_1;
  MOD_Wire<tUInt32> INST_scoreboard_26_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_26_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_26_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_26_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_scoreboard_26_register;
  MOD_Wire<tUInt32> INST_scoreboard_27_port_0;
  MOD_Wire<tUInt32> INST_scoreboard_27_port_1;
  MOD_Wire<tUInt32> INST_scoreboard_27_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_27_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_27_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_27_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_scoreboard_27_register;
  MOD_Wire<tUInt32> INST_scoreboard_28_port_0;
  MOD_Wire<tUInt32> INST_scoreboard_28_port_1;
  MOD_Wire<tUInt32> INST_scoreboard_28_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_28_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_28_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_28_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_scoreboard_28_register;
  MOD_Wire<tUInt32> INST_scoreboard_29_port_0;
  MOD_Wire<tUInt32> INST_scoreboard_29_port_1;
  MOD_Wire<tUInt32> INST_scoreboard_29_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_29_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_29_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_29_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_scoreboard_29_register;
  MOD_Wire<tUInt32> INST_scoreboard_2_port_0;
  MOD_Wire<tUInt32> INST_scoreboard_2_port_1;
  MOD_Wire<tUInt32> INST_scoreboard_2_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_2_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_2_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_2_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_scoreboard_2_register;
  MOD_Wire<tUInt32> INST_scoreboard_30_port_0;
  MOD_Wire<tUInt32> INST_scoreboard_30_port_1;
  MOD_Wire<tUInt32> INST_scoreboard_30_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_30_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_30_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_30_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_scoreboard_30_register;
  MOD_Wire<tUInt32> INST_scoreboard_31_port_0;
  MOD_Wire<tUInt32> INST_scoreboard_31_port_1;
  MOD_Wire<tUInt32> INST_scoreboard_31_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_31_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_31_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_31_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_scoreboard_31_register;
  MOD_Wire<tUInt32> INST_scoreboard_3_port_0;
  MOD_Wire<tUInt32> INST_scoreboard_3_port_1;
  MOD_Wire<tUInt32> INST_scoreboard_3_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_3_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_3_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_3_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_scoreboard_3_register;
  MOD_Wire<tUInt32> INST_scoreboard_4_port_0;
  MOD_Wire<tUInt32> INST_scoreboard_4_port_1;
  MOD_Wire<tUInt32> INST_scoreboard_4_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_4_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_4_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_4_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_scoreboard_4_register;
  MOD_Wire<tUInt32> INST_scoreboard_5_port_0;
  MOD_Wire<tUInt32> INST_scoreboard_5_port_1;
  MOD_Wire<tUInt32> INST_scoreboard_5_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_5_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_5_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_5_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_scoreboard_5_register;
  MOD_Wire<tUInt32> INST_scoreboard_6_port_0;
  MOD_Wire<tUInt32> INST_scoreboard_6_port_1;
  MOD_Wire<tUInt32> INST_scoreboard_6_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_6_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_6_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_6_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_scoreboard_6_register;
  MOD_Wire<tUInt32> INST_scoreboard_7_port_0;
  MOD_Wire<tUInt32> INST_scoreboard_7_port_1;
  MOD_Wire<tUInt32> INST_scoreboard_7_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_7_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_7_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_7_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_scoreboard_7_register;
  MOD_Wire<tUInt32> INST_scoreboard_8_port_0;
  MOD_Wire<tUInt32> INST_scoreboard_8_port_1;
  MOD_Wire<tUInt32> INST_scoreboard_8_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_8_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_8_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_8_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_scoreboard_8_register;
  MOD_Wire<tUInt32> INST_scoreboard_9_port_0;
  MOD_Wire<tUInt32> INST_scoreboard_9_port_1;
  MOD_Wire<tUInt32> INST_scoreboard_9_port_2;
  MOD_Reg<tUInt8> INST_scoreboard_9_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_9_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_9_readBeforeLaterWrites_2;
  MOD_Reg<tUInt32> INST_scoreboard_9_register;
  MOD_Fifo<tUInt64> INST_squashed;
  MOD_Reg<tUInt8> INST_starting;
  MOD_Reg<tUInt32> INST_systolic;
  MOD_CReg<tUWide> INST_toCache_rv;
  MOD_CReg<tUWide> INST_toDmem_rv;
  MOD_CReg<tUWide> INST_toImem_rv;
  MOD_CReg<tUWide> INST_toMMIO_rv;
 
 /* Constructor */
 public:
  MOD_mkpipelined(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
  tUWide PORT_getIResp_a;
  tUWide PORT_getDResp_a;
  tUWide PORT_getMMIOResp_a;
  tUWide PORT_getCacheLineResp_a;
  tUWide PORT_getIReq;
  tUWide PORT_getDReq;
  tUWide PORT_getMMIOReq;
  tUWide PORT_getCacheLineReq;
 
 /* Publicly accessible definitions */
 public:
  tUWide DEF_toCache_rv_port1__read____d1885;
  tUWide DEF_toMMIO_rv_port1__read____d1881;
  tUWide DEF_toDmem_rv_port1__read____d1877;
  tUWide DEF_toImem_rv_port1__read____d1873;
  tUInt8 DEF_e2w_first__417_BIT_120___d1435;
  tUInt8 DEF_e2w_first__417_BIT_117___d1437;
  tUInt8 DEF_rf_31_readBeforeLaterWrites_0_read____d1549;
  tUInt8 DEF_rd_idx__h84166;
  tUInt8 DEF_rf_30_readBeforeLaterWrites_0_read____d1546;
  tUInt8 DEF_rf_29_readBeforeLaterWrites_0_read____d1543;
  tUInt8 DEF_rf_28_readBeforeLaterWrites_0_read____d1540;
  tUInt8 DEF_rf_27_readBeforeLaterWrites_0_read____d1537;
  tUInt8 DEF_rf_26_readBeforeLaterWrites_0_read____d1534;
  tUInt8 DEF_rf_25_readBeforeLaterWrites_0_read____d1531;
  tUInt8 DEF_rf_24_readBeforeLaterWrites_0_read____d1528;
  tUInt8 DEF_rf_23_readBeforeLaterWrites_0_read____d1525;
  tUInt8 DEF_rf_22_readBeforeLaterWrites_0_read____d1522;
  tUInt8 DEF_rf_21_readBeforeLaterWrites_0_read____d1519;
  tUInt8 DEF_rf_20_readBeforeLaterWrites_0_read____d1516;
  tUInt8 DEF_rf_19_readBeforeLaterWrites_0_read____d1513;
  tUInt8 DEF_rf_18_readBeforeLaterWrites_0_read____d1510;
  tUInt8 DEF_rf_17_readBeforeLaterWrites_0_read____d1507;
  tUInt8 DEF_rf_16_readBeforeLaterWrites_0_read____d1504;
  tUInt8 DEF_rf_15_readBeforeLaterWrites_0_read____d1501;
  tUInt8 DEF_rf_14_readBeforeLaterWrites_0_read____d1498;
  tUInt8 DEF_rf_13_readBeforeLaterWrites_0_read____d1495;
  tUInt8 DEF_rf_12_readBeforeLaterWrites_0_read____d1492;
  tUInt8 DEF_rf_11_readBeforeLaterWrites_0_read____d1489;
  tUInt8 DEF_rf_10_readBeforeLaterWrites_0_read____d1486;
  tUInt8 DEF_rf_9_readBeforeLaterWrites_0_read____d1483;
  tUInt8 DEF_rf_8_readBeforeLaterWrites_0_read____d1480;
  tUInt8 DEF_rf_7_readBeforeLaterWrites_0_read____d1477;
  tUInt8 DEF_rf_6_readBeforeLaterWrites_0_read____d1474;
  tUInt8 DEF_rf_5_readBeforeLaterWrites_0_read____d1471;
  tUInt8 DEF_rf_4_readBeforeLaterWrites_0_read____d1468;
  tUInt8 DEF_rf_3_readBeforeLaterWrites_0_read____d1465;
  tUInt8 DEF_rf_1_readBeforeLaterWrites_0_read____d1459;
  tUInt8 DEF_rf_2_readBeforeLaterWrites_0_read____d1462;
  tUInt8 DEF_NOT_e2w_first__417_BIT_120_435___d1436;
  tUInt8 DEF_d2e_first__84_BIT_112_85_EQ_IF_epoch_readBefor_ETC___d988;
  tUInt8 DEF_d2e_first__84_BITS_188_TO_184___d1011;
  tUInt8 DEF_x__h46138;
  tUInt8 DEF_x__h55059;
  tUWide DEF_fromCache_rv_port1__read____d1394;
  tUWide DEF_fromCache_rv_port0__read____d1887;
  tUWide DEF_toCache_rv_port0__read____d992;
  tUWide DEF_d2e_first____d984;
  tUWide DEF_e2w_first____d1417;
  tUWide DEF_fromMMIO_rv_port1__read____d1428;
  tUWide DEF_fromMMIO_rv_port0__read____d1883;
  tUWide DEF_toMMIO_rv_port0__read____d1047;
  tUWide DEF_fromDmem_rv_port1__read____d1430;
  tUWide DEF_fromDmem_rv_port0__read____d1879;
  tUWide DEF_toDmem_rv_port0__read____d1050;
  tUWide DEF_fromImem_rv_port1__read____d602;
  tUWide DEF_fromImem_rv_port0__read____d1875;
  tUWide DEF_toImem_rv_port0__read____d579;
  tUInt32 DEF_currentVal__h46035;
  tUInt32 DEF_x_wget__h42958;
  tUInt32 DEF_currentVal__h90095;
  tUInt32 DEF_x_wget__h40603;
  tUInt32 DEF_x_wget__h40557;
  tUInt32 DEF_currentVal__h90089;
  tUInt32 DEF_x_wget__h39932;
  tUInt32 DEF_x_wget__h39886;
  tUInt32 DEF_currentVal__h90083;
  tUInt32 DEF_x_wget__h39261;
  tUInt32 DEF_x_wget__h39215;
  tUInt32 DEF_currentVal__h90077;
  tUInt32 DEF_x_wget__h38590;
  tUInt32 DEF_x_wget__h38544;
  tUInt32 DEF_currentVal__h90071;
  tUInt32 DEF_x_wget__h37919;
  tUInt32 DEF_x_wget__h37873;
  tUInt32 DEF_currentVal__h90065;
  tUInt32 DEF_x_wget__h37248;
  tUInt32 DEF_x_wget__h37202;
  tUInt32 DEF_currentVal__h90059;
  tUInt32 DEF_x_wget__h36577;
  tUInt32 DEF_x_wget__h36531;
  tUInt32 DEF_currentVal__h90053;
  tUInt32 DEF_x_wget__h35906;
  tUInt32 DEF_x_wget__h35860;
  tUInt32 DEF_currentVal__h90047;
  tUInt32 DEF_x_wget__h35235;
  tUInt32 DEF_x_wget__h35189;
  tUInt32 DEF_currentVal__h90041;
  tUInt32 DEF_x_wget__h34564;
  tUInt32 DEF_x_wget__h34518;
  tUInt32 DEF_currentVal__h90035;
  tUInt32 DEF_x_wget__h33893;
  tUInt32 DEF_x_wget__h33847;
  tUInt32 DEF_currentVal__h90029;
  tUInt32 DEF_x_wget__h33222;
  tUInt32 DEF_x_wget__h33176;
  tUInt32 DEF_currentVal__h90023;
  tUInt32 DEF_x_wget__h32551;
  tUInt32 DEF_x_wget__h32505;
  tUInt32 DEF_currentVal__h90017;
  tUInt32 DEF_x_wget__h31880;
  tUInt32 DEF_x_wget__h31834;
  tUInt32 DEF_currentVal__h90011;
  tUInt32 DEF_x_wget__h31209;
  tUInt32 DEF_x_wget__h31163;
  tUInt32 DEF_currentVal__h90005;
  tUInt32 DEF_x_wget__h30538;
  tUInt32 DEF_x_wget__h30492;
  tUInt32 DEF_currentVal__h89999;
  tUInt32 DEF_x_wget__h29867;
  tUInt32 DEF_x_wget__h29821;
  tUInt32 DEF_currentVal__h89993;
  tUInt32 DEF_x_wget__h29196;
  tUInt32 DEF_x_wget__h29150;
  tUInt32 DEF_currentVal__h89987;
  tUInt32 DEF_x_wget__h28525;
  tUInt32 DEF_x_wget__h28479;
  tUInt32 DEF_currentVal__h89981;
  tUInt32 DEF_x_wget__h27854;
  tUInt32 DEF_x_wget__h27808;
  tUInt32 DEF_currentVal__h89975;
  tUInt32 DEF_x_wget__h27183;
  tUInt32 DEF_x_wget__h27137;
  tUInt32 DEF_currentVal__h89969;
  tUInt32 DEF_x_wget__h26512;
  tUInt32 DEF_x_wget__h26466;
  tUInt32 DEF_currentVal__h89963;
  tUInt32 DEF_x_wget__h25841;
  tUInt32 DEF_x_wget__h25795;
  tUInt32 DEF_currentVal__h89957;
  tUInt32 DEF_x_wget__h25170;
  tUInt32 DEF_x_wget__h25124;
  tUInt32 DEF_currentVal__h89951;
  tUInt32 DEF_x_wget__h24499;
  tUInt32 DEF_x_wget__h24453;
  tUInt32 DEF_currentVal__h89945;
  tUInt32 DEF_x_wget__h23828;
  tUInt32 DEF_x_wget__h23782;
  tUInt32 DEF_currentVal__h89939;
  tUInt32 DEF_x_wget__h23157;
  tUInt32 DEF_x_wget__h23111;
  tUInt32 DEF_currentVal__h89933;
  tUInt32 DEF_x_wget__h22486;
  tUInt32 DEF_x_wget__h22440;
  tUInt32 DEF_currentVal__h89927;
  tUInt32 DEF_x_wget__h21815;
  tUInt32 DEF_x_wget__h21769;
  tUInt32 DEF_currentVal__h89921;
  tUInt32 DEF_x_wget__h21144;
  tUInt32 DEF_x_wget__h21098;
  tUInt32 DEF_currentVal__h89915;
  tUInt32 DEF_x_wget__h20473;
  tUInt32 DEF_x_wget__h20427;
  tUInt32 DEF_currentVal__h89909;
  tUInt32 DEF_x_wget__h19799;
  tUInt32 DEF_x_wget__h19750;
  tUInt8 DEF_currentVal__h95528;
  tUInt8 DEF_x_wget__h41437;
  tUInt8 DEF_rf_0_readBeforeLaterWrites_0_read____d1441;
  tUInt8 DEF_starting__h44341;
  tUInt32 DEF_rv1__h70763;
  tUInt32 DEF_d2e_first__84_BITS_111_TO_80_000_PLUS_IF_d2e_f_ETC___d1040;
  tUInt32 DEF_d2e_first__84_BITS_111_TO_80_000_PLUS_IF_d2e_f_ETC___d1041;
  tUInt32 DEF_x__h71587;
  tUInt8 DEF_e2w_first__417_BITS_158_TO_156___d1444;
  tUInt8 DEF_d2e_first__84_BIT_212___d1001;
  tUInt8 DEF_d2e_first__84_BIT_208___d1016;
  tUInt8 DEF_d2e_first__84_BIT_183___d995;
  tUInt8 DEF_x__h70767;
  tUInt8 DEF_e2w_first__417_BIT_153___d1426;
  tUInt8 DEF_e2w_first__417_BIT_87___d1421;
  tUInt32 DEF_n__read__h48678;
  tUInt32 DEF_n__read__h48680;
  tUInt32 DEF_n__read__h48682;
  tUInt32 DEF_n__read__h48684;
  tUInt32 DEF_n__read__h48686;
  tUInt32 DEF_n__read__h48688;
  tUInt32 DEF_n__read__h48690;
  tUInt32 DEF_n__read__h48692;
  tUInt32 DEF_n__read__h48694;
  tUInt32 DEF_n__read__h48696;
  tUInt32 DEF_n__read__h48698;
  tUInt32 DEF_n__read__h48700;
  tUInt32 DEF_n__read__h48702;
  tUInt32 DEF_n__read__h48704;
  tUInt32 DEF_n__read__h48706;
  tUInt32 DEF_n__read__h48708;
  tUInt32 DEF_n__read__h48710;
  tUInt32 DEF_n__read__h48712;
  tUInt32 DEF_n__read__h48714;
  tUInt32 DEF_n__read__h48716;
  tUInt32 DEF_n__read__h48718;
  tUInt32 DEF_n__read__h48720;
  tUInt32 DEF_n__read__h48722;
  tUInt32 DEF_n__read__h48724;
  tUInt32 DEF_n__read__h48726;
  tUInt32 DEF_n__read__h48728;
  tUInt32 DEF_n__read__h48730;
  tUInt32 DEF_n__read__h48732;
  tUInt32 DEF_n__read__h48734;
  tUInt32 DEF_n__read__h48736;
  tUInt32 DEF_n__read__h48738;
  tUInt32 DEF_n__read__h48740;
  tUInt8 DEF_e2w_first__417_BITS_87_TO_81_418_EQ_0b100111___d1419;
  tUInt32 DEF_def__h41093;
  tUInt32 DEF_def__h40422;
  tUInt32 DEF_def__h39751;
  tUInt32 DEF_def__h39080;
  tUInt32 DEF_def__h38409;
  tUInt32 DEF_def__h37738;
  tUInt32 DEF_def__h37067;
  tUInt32 DEF_def__h36396;
  tUInt32 DEF_def__h35725;
  tUInt32 DEF_def__h35054;
  tUInt32 DEF_def__h34383;
  tUInt32 DEF_def__h33712;
  tUInt32 DEF_def__h33041;
  tUInt32 DEF_def__h32370;
  tUInt32 DEF_def__h31699;
  tUInt32 DEF_def__h31028;
  tUInt32 DEF_def__h30357;
  tUInt32 DEF_def__h29686;
  tUInt32 DEF_def__h29015;
  tUInt32 DEF_def__h28344;
  tUInt32 DEF_def__h27673;
  tUInt32 DEF_def__h27002;
  tUInt32 DEF_def__h26331;
  tUInt32 DEF_def__h25660;
  tUInt32 DEF_def__h24989;
  tUInt32 DEF_def__h24318;
  tUInt32 DEF_def__h23647;
  tUInt32 DEF_def__h22976;
  tUInt32 DEF_def__h22305;
  tUInt32 DEF_def__h21634;
  tUInt32 DEF_def__h20963;
  tUInt32 DEF_def__h20292;
  tUInt32 DEF_imm__h71050;
  tUInt8 DEF_d2e_first__84_BITS_183_TO_177_90_EQ_0b100111___d991;
  tUInt32 DEF_def__h40975;
  tUInt32 DEF_def__h40304;
  tUInt32 DEF_def__h39633;
  tUInt32 DEF_def__h38962;
  tUInt32 DEF_def__h38291;
  tUInt32 DEF_def__h37620;
  tUInt32 DEF_def__h36949;
  tUInt32 DEF_def__h36278;
  tUInt32 DEF_def__h35607;
  tUInt32 DEF_def__h34936;
  tUInt32 DEF_def__h34265;
  tUInt32 DEF_def__h33594;
  tUInt32 DEF_def__h32923;
  tUInt32 DEF_def__h32252;
  tUInt32 DEF_def__h31581;
  tUInt32 DEF_def__h30910;
  tUInt32 DEF_def__h30239;
  tUInt32 DEF_def__h29568;
  tUInt32 DEF_def__h28897;
  tUInt32 DEF_def__h28226;
  tUInt32 DEF_def__h27555;
  tUInt32 DEF_def__h26884;
  tUInt32 DEF_def__h26213;
  tUInt32 DEF_def__h25542;
  tUInt32 DEF_def__h24871;
  tUInt32 DEF_def__h24200;
  tUInt32 DEF_def__h23529;
  tUInt32 DEF_def__h22858;
  tUInt32 DEF_def__h22187;
  tUInt32 DEF_def__h21516;
  tUInt32 DEF_def__h20845;
  tUInt32 DEF_def__h20174;
  tUInt32 DEF_n__read__h44133;
  tUInt32 DEF_def__h43500;
  tUInt8 DEF_IF_d2e_first__84_BIT_212_001_THEN_d2e_first__8_ETC___d1003;
  tUInt8 DEF_x_epoch__h45752;
  tUInt8 DEF_def__h41749;
  tUInt8 DEF_e2w_first__417_BITS_92_TO_88_439_EQ_0___d1440;
  tUInt8 DEF_e2w_first__417_BITS_85_TO_84_422_EQ_0b0___d1423;
  tUInt8 DEF_d2e_first__84_BITS_181_TO_180_96_EQ_0b0___d997;
  tUInt8 DEF_NOT_e2w_first__417_BIT_117_437___d1438;
  tUInt8 DEF_d2e_first__84_BIT_183_95_OR_NOT_d2e_first__84__ETC___d999;
  tUInt32 DEF_x__h71868;
  tUInt32 DEF_x__h71705;
  tUInt32 DEF_x__h71635;
 
 /* Local definitions */
 private:
  tUInt32 DEF_TASK_fopen___d575;
  tUInt32 DEF_signed_0___d588;
  tUWide DEF_v__h83561;
  tUWide DEF_data__h83134;
  tUWide DEF_f2d_first____d683;
  tUInt32 DEF_currentVal__h95429;
  tUInt32 DEF_x_wget__h42045;
  tUInt32 DEF_currentVal__h84641;
  tUInt32 DEF_x_wget__h18150;
  tUInt32 DEF_currentVal__h84636;
  tUInt32 DEF_x_wget__h17653;
  tUInt32 DEF_currentVal__h84631;
  tUInt32 DEF_x_wget__h17156;
  tUInt32 DEF_currentVal__h84626;
  tUInt32 DEF_x_wget__h16659;
  tUInt32 DEF_currentVal__h84621;
  tUInt32 DEF_x_wget__h16162;
  tUInt32 DEF_currentVal__h84616;
  tUInt32 DEF_x_wget__h15665;
  tUInt32 DEF_currentVal__h84611;
  tUInt32 DEF_x_wget__h15168;
  tUInt32 DEF_currentVal__h84606;
  tUInt32 DEF_x_wget__h14671;
  tUInt32 DEF_currentVal__h84601;
  tUInt32 DEF_x_wget__h14174;
  tUInt32 DEF_currentVal__h84596;
  tUInt32 DEF_x_wget__h13677;
  tUInt32 DEF_currentVal__h84591;
  tUInt32 DEF_x_wget__h13180;
  tUInt32 DEF_currentVal__h84586;
  tUInt32 DEF_x_wget__h12683;
  tUInt32 DEF_currentVal__h84581;
  tUInt32 DEF_x_wget__h12186;
  tUInt32 DEF_currentVal__h84576;
  tUInt32 DEF_x_wget__h11689;
  tUInt32 DEF_currentVal__h84571;
  tUInt32 DEF_x_wget__h11192;
  tUInt32 DEF_currentVal__h84566;
  tUInt32 DEF_x_wget__h10695;
  tUInt32 DEF_currentVal__h84561;
  tUInt32 DEF_x_wget__h10198;
  tUInt32 DEF_currentVal__h84556;
  tUInt32 DEF_x_wget__h9701;
  tUInt32 DEF_currentVal__h84551;
  tUInt32 DEF_x_wget__h9204;
  tUInt32 DEF_currentVal__h84546;
  tUInt32 DEF_x_wget__h8707;
  tUInt32 DEF_currentVal__h84541;
  tUInt32 DEF_x_wget__h8210;
  tUInt32 DEF_currentVal__h84536;
  tUInt32 DEF_x_wget__h7713;
  tUInt32 DEF_currentVal__h84531;
  tUInt32 DEF_x_wget__h7216;
  tUInt32 DEF_currentVal__h84526;
  tUInt32 DEF_x_wget__h6719;
  tUInt32 DEF_currentVal__h84521;
  tUInt32 DEF_x_wget__h6222;
  tUInt32 DEF_currentVal__h84516;
  tUInt32 DEF_x_wget__h5725;
  tUInt32 DEF_currentVal__h84511;
  tUInt32 DEF_x_wget__h5228;
  tUInt32 DEF_currentVal__h84506;
  tUInt32 DEF_x_wget__h4731;
  tUInt32 DEF_currentVal__h84501;
  tUInt32 DEF_x_wget__h4234;
  tUInt32 DEF_currentVal__h84496;
  tUInt32 DEF_x_wget__h3737;
  tUInt32 DEF_currentVal__h84491;
  tUInt32 DEF_x_wget__h3240;
  tUInt32 DEF_currentVal__h84486;
  tUInt32 DEF_lfh___d576;
  tUWide DEF_x__h82850;
  tUWide DEF_f2d_first__83_BITS_112_TO_48___d811;
  tUInt32 DEF_def__h18455;
  tUInt32 DEF_def__h17958;
  tUInt32 DEF_def__h17461;
  tUInt32 DEF_def__h16964;
  tUInt32 DEF_def__h16467;
  tUInt32 DEF_def__h15970;
  tUInt32 DEF_def__h15473;
  tUInt32 DEF_def__h14976;
  tUInt32 DEF_def__h14479;
  tUInt32 DEF_def__h13982;
  tUInt32 DEF_def__h13485;
  tUInt32 DEF_def__h12988;
  tUInt32 DEF_def__h12491;
  tUInt32 DEF_def__h11994;
  tUInt32 DEF_def__h11497;
  tUInt32 DEF_def__h11000;
  tUInt32 DEF_def__h10503;
  tUInt32 DEF_def__h10006;
  tUInt32 DEF_def__h9509;
  tUInt32 DEF_def__h9012;
  tUInt32 DEF_def__h8515;
  tUInt32 DEF_def__h8018;
  tUInt32 DEF_def__h7521;
  tUInt32 DEF_def__h7024;
  tUInt32 DEF_def__h6527;
  tUInt32 DEF_def__h6030;
  tUInt32 DEF_def__h5533;
  tUInt32 DEF_def__h5036;
  tUInt32 DEF_def__h4539;
  tUInt32 DEF_def__h4042;
  tUInt32 DEF_def__h3545;
  tUInt32 DEF_def__h42354;
  tUWide DEF__1_CONCAT_d2e_first__84_BITS_111_TO_82_067_PLUS_ETC___d1070;
  tUWide DEF__1_CONCAT_addr2_401_BITS_31_TO_2_402_CONCAT_0b0_ETC___d1404;
  tUWide DEF__1_CONCAT_getCacheLineResp_a___d1886;
  tUWide DEF__0_CONCAT_DONTCARE___d1399;
  tUWide DEF_IF_fromImem_rv_port1__read__02_BITS_6_TO_0_87__ETC___d883;
  tUWide DEF_IF_fromImem_rv_port1__read__02_BITS_19_TO_15_7_ETC___d882;
  tUWide DEF_NOT_d2e_first__84_BITS_183_TO_177_90_EQ_0b1001_ETC___d1192;
  tUWide DEF_d2e_first__84_BITS_216_TO_177_164_CONCAT_IF_IF_ETC___d1191;
  tUWide DEF_IF_d2e_first__84_BITS_183_TO_181_104_EQ_0b110__ETC___d1190;
  tUWide DEF_IF_pcF_port_0_whas__54_THEN_pcF_port_0_wget__5_ETC___d595;
  tUWide DEF__16_CONCAT_IF_pcF_port_0_whas__54_THEN_pcF_port_ETC___d591;
  tUWide DEF__1_CONCAT_IF_d2e_first__84_BIT_182_078_THEN_IF__ETC___d1095;
  tUWide DEF__1_CONCAT_getMMIOResp_a___d1882;
  tUWide DEF__1_CONCAT_getDResp_a___d1878;
  tUWide DEF__1_CONCAT_getIResp_a___d1874;
  tUWide DEF__0_CONCAT_DONTCARE___d682;
 
 /* Rules */
 public:
  void RL_rf_0_canonicalize();
  void RL_rf_1_canonicalize();
  void RL_rf_2_canonicalize();
  void RL_rf_3_canonicalize();
  void RL_rf_4_canonicalize();
  void RL_rf_5_canonicalize();
  void RL_rf_6_canonicalize();
  void RL_rf_7_canonicalize();
  void RL_rf_8_canonicalize();
  void RL_rf_9_canonicalize();
  void RL_rf_10_canonicalize();
  void RL_rf_11_canonicalize();
  void RL_rf_12_canonicalize();
  void RL_rf_13_canonicalize();
  void RL_rf_14_canonicalize();
  void RL_rf_15_canonicalize();
  void RL_rf_16_canonicalize();
  void RL_rf_17_canonicalize();
  void RL_rf_18_canonicalize();
  void RL_rf_19_canonicalize();
  void RL_rf_20_canonicalize();
  void RL_rf_21_canonicalize();
  void RL_rf_22_canonicalize();
  void RL_rf_23_canonicalize();
  void RL_rf_24_canonicalize();
  void RL_rf_25_canonicalize();
  void RL_rf_26_canonicalize();
  void RL_rf_27_canonicalize();
  void RL_rf_28_canonicalize();
  void RL_rf_29_canonicalize();
  void RL_rf_30_canonicalize();
  void RL_rf_31_canonicalize();
  void RL_scoreboard_0_canonicalize();
  void RL_scoreboard_1_canonicalize();
  void RL_scoreboard_2_canonicalize();
  void RL_scoreboard_3_canonicalize();
  void RL_scoreboard_4_canonicalize();
  void RL_scoreboard_5_canonicalize();
  void RL_scoreboard_6_canonicalize();
  void RL_scoreboard_7_canonicalize();
  void RL_scoreboard_8_canonicalize();
  void RL_scoreboard_9_canonicalize();
  void RL_scoreboard_10_canonicalize();
  void RL_scoreboard_11_canonicalize();
  void RL_scoreboard_12_canonicalize();
  void RL_scoreboard_13_canonicalize();
  void RL_scoreboard_14_canonicalize();
  void RL_scoreboard_15_canonicalize();
  void RL_scoreboard_16_canonicalize();
  void RL_scoreboard_17_canonicalize();
  void RL_scoreboard_18_canonicalize();
  void RL_scoreboard_19_canonicalize();
  void RL_scoreboard_20_canonicalize();
  void RL_scoreboard_21_canonicalize();
  void RL_scoreboard_22_canonicalize();
  void RL_scoreboard_23_canonicalize();
  void RL_scoreboard_24_canonicalize();
  void RL_scoreboard_25_canonicalize();
  void RL_scoreboard_26_canonicalize();
  void RL_scoreboard_27_canonicalize();
  void RL_scoreboard_28_canonicalize();
  void RL_scoreboard_29_canonicalize();
  void RL_scoreboard_30_canonicalize();
  void RL_scoreboard_31_canonicalize();
  void RL_epoch_canonicalize();
  void RL_pcF_canonicalize();
  void RL_counter_canonicalize();
  void RL_do_tic_logging();
  void RL_fetch();
  void RL_decode();
  void RL_execute();
  void RL_fetchLine();
  void RL_loadMatrix();
  void RL_computeMatrix();
  void RL_writeback();
  void RL_administrative_konata_commit();
  void RL_administrative_konata_flush();
 
 /* Methods */
 public:
  tUWide METH_getIReq();
  tUInt8 METH_RDY_getIReq();
  void METH_getIResp(tUWide ARG_getIResp_a);
  tUInt8 METH_RDY_getIResp();
  tUWide METH_getDReq();
  tUInt8 METH_RDY_getDReq();
  void METH_getDResp(tUWide ARG_getDResp_a);
  tUInt8 METH_RDY_getDResp();
  tUWide METH_getMMIOReq();
  tUInt8 METH_RDY_getMMIOReq();
  void METH_getMMIOResp(tUWide ARG_getMMIOResp_a);
  tUInt8 METH_RDY_getMMIOResp();
  tUWide METH_getCacheLineReq();
  tUInt8 METH_RDY_getCacheLineReq();
  void METH_getCacheLineResp(tUWide ARG_getCacheLineResp_a);
  tUInt8 METH_RDY_getCacheLineResp();
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkpipelined &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkpipelined &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkpipelined &backing);
  void vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mkpipelined &backing);
};

#endif /* ifndef __mkpipelined_h__ */
