@!@!@STARTMSG 2262:0 @!@!@
TLC2 Version 2.20 of Day Month 20?? (rev: 3e083e3)
@!@!@ENDMSG 2262 @!@!@
@!@!@STARTMSG 2187:0 @!@!@
Running breadth-first search Model-Checking with fp 81 and seed 5771331702638482474 with 1 worker on 16 cores with 1696MB heap and 64MB offheap memory [pid: 11400] (Windows 11 10.0 amd64, Oracle Corporation 25.0.1 x86_64, MSBDiskFPSet, DiskStateQueue).
@!@!@ENDMSG 2187 @!@!@
@!@!@STARTMSG 2220:0 @!@!@
Starting SANY...
@!@!@ENDMSG 2220 @!@!@
Parsing file C:\Users\Veronica Smith\OneDrive\Documents\github-cloudflare-agent\docs\specs\circuit_breaker.tla (file:/c:/Users/Veronica%20Smith/OneDrive/Documents/github-cloudflare-agent/docs/specs/circuit_breaker.tla)
Parsing file C:\Users\Veronica Smith\AppData\Local\Temp\tlc-18369905723638655592\Naturals.tla (jar:file:/C:/Users/Veronica%20Smith/.vscode/extensions/tlaplus.vscode-ide-2026.1.131601/tools/tla2tools.jar!/tla2sany/StandardModules/Naturals.tla)
Parsing file C:\Users\Veronica Smith\AppData\Local\Temp\tlc-18369905723638655592\Sequences.tla (jar:file:/C:/Users/Veronica%20Smith/.vscode/extensions/tlaplus.vscode-ide-2026.1.131601/tools/tla2tools.jar!/tla2sany/StandardModules/Sequences.tla)
Parsing file C:\Users\Veronica Smith\AppData\Local\Temp\tlc-18369905723638655592\TLC.tla (jar:file:/C:/Users/Veronica%20Smith/.vscode/extensions/tlaplus.vscode-ide-2026.1.131601/tools/tla2tools.jar!/tla2sany/StandardModules/TLC.tla)
Parsing file C:\Users\Veronica Smith\AppData\Local\Temp\tlc-18369905723638655592\FiniteSets.tla (jar:file:/C:/Users/Veronica%20Smith/.vscode/extensions/tlaplus.vscode-ide-2026.1.131601/tools/tla2tools.jar!/tla2sany/StandardModules/FiniteSets.tla)
Semantic processing of module Naturals
Semantic processing of module Sequences
Semantic processing of module FiniteSets
Semantic processing of module TLC
Semantic processing of module circuit_breaker
Linting of module circuit_breaker
@!@!@STARTMSG 2219:0 @!@!@
SANY finished.
@!@!@ENDMSG 2219 @!@!@
@!@!@STARTMSG 2185:0 @!@!@
Starting... (2026-01-13 15:00:48)
@!@!@ENDMSG 2185 @!@!@
@!@!@STARTMSG 2189:0 @!@!@
Computing initial states...
@!@!@ENDMSG 2189 @!@!@
@!@!@STARTMSG 2190:0 @!@!@
Finished computing initial states: 1 distinct state generated at 2026-01-13 15:00:49.
@!@!@ENDMSG 2190 @!@!@
@!@!@STARTMSG 2193:0 @!@!@
Model checking completed. No error has been found.
  Estimates of the probability that TLC did not check all reachable states
  because two distinct states had the same fingerprint:
  calculated (optimistic):  val = 3.4E-18
@!@!@ENDMSG 2193 @!@!@
@!@!@STARTMSG 2201:0 @!@!@
The coverage statistics at 2026-01-13 15:00:49 (see https://explain.tlapl.us/module-coverage-statistics for how to interpret the following statistics).
@!@!@ENDMSG 2201 @!@!@
@!@!@STARTMSG 2779:0 @!@!@
<state line 6, col 11 to line 6, col 15 of module circuit_breaker>: 3
@!@!@ENDMSG 2779 @!@!@
@!@!@STARTMSG 2779:0 @!@!@
<successCount line 6, col 32 to line 6, col 43 of module circuit_breaker>: 3
@!@!@ENDMSG 2779 @!@!@
@!@!@STARTMSG 2779:0 @!@!@
<failureCount line 6, col 18 to line 6, col 29 of module circuit_breaker>: 3
@!@!@ENDMSG 2779 @!@!@
@!@!@STARTMSG 2773:0 @!@!@
<Init line 10, col 1 to line 10, col 4 of module circuit_breaker>: 1:1
@!@!@ENDMSG 2773 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 11, col 5 to line 13, col 23 of module circuit_breaker: 1
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2772:0 @!@!@
<RecordFailure line 16, col 1 to line 16, col 13 of module circuit_breaker>: 4:4
@!@!@ENDMSG 2772 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 17, col 8 to line 17, col 23 of module circuit_breaker: 13
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  |line 17, col 8 to line 17, col 12 of module circuit_breaker: 9
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 18, col 8 to line 18, col 37 of module circuit_breaker: 4
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 19, col 8 to line 19, col 39 of module circuit_breaker: 4
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 20, col 8 to line 20, col 35 of module circuit_breaker: 4
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 21, col 11 to line 21, col 43 of module circuit_breaker: 4
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 22, col 13 to line 22, col 27 of module circuit_breaker: 2
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 23, col 13 to line 23, col 29 of module circuit_breaker: 2
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2772:0 @!@!@
<RecordFailureHalfOpen line 25, col 1 to line 25, col 21 of module circuit_breaker>: 1:2
@!@!@ENDMSG 2772 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 26, col 8 to line 26, col 26 of module circuit_breaker: 11
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  |line 26, col 8 to line 26, col 12 of module circuit_breaker: 9
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 27, col 8 to line 27, col 37 of module circuit_breaker: 2
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 28, col 8 to line 28, col 22 of module circuit_breaker: 2
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 29, col 8 to line 29, col 39 of module circuit_breaker: 2
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 30, col 8 to line 30, col 24 of module circuit_breaker: 2
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2772:0 @!@!@
<RecordSuccessClosed line 32, col 1 to line 32, col 19 of module circuit_breaker>: 0:4
@!@!@ENDMSG 2772 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 33, col 8 to line 33, col 23 of module circuit_breaker: 13
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  |line 33, col 8 to line 33, col 12 of module circuit_breaker: 9
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 34, col 8 to line 34, col 24 of module circuit_breaker: 4
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 35, col 8 to line 35, col 24 of module circuit_breaker: 4
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 36, col 8 to line 36, col 24 of module circuit_breaker: 4
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2772:0 @!@!@
<RecordSuccessHalfOpen line 38, col 1 to line 38, col 21 of module circuit_breaker>: 2:2
@!@!@ENDMSG 2772 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 39, col 8 to line 39, col 26 of module circuit_breaker: 11
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  |line 39, col 8 to line 39, col 12 of module circuit_breaker: 9
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 40, col 8 to line 40, col 39 of module circuit_breaker: 2
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 41, col 8 to line 41, col 24 of module circuit_breaker: 2
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 42, col 11 to line 42, col 43 of module circuit_breaker: 2
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 43, col 13 to line 43, col 29 of module circuit_breaker: 1
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 44, col 13 to line 44, col 32 of module circuit_breaker: 1
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2772:0 @!@!@
<TimeoutOpenToHalfOpen line 46, col 1 to line 46, col 21 of module circuit_breaker>: 1:3
@!@!@ENDMSG 2772 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 47, col 8 to line 47, col 21 of module circuit_breaker: 12
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  |line 47, col 8 to line 47, col 12 of module circuit_breaker: 9
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 48, col 8 to line 48, col 27 of module circuit_breaker: 3
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 49, col 8 to line 49, col 24 of module circuit_breaker: 3
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 50, col 8 to line 50, col 24 of module circuit_breaker: 3
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2774:0 @!@!@
<TypeOK line 60, col 1 to line 60, col 6 of module circuit_breaker>
@!@!@ENDMSG 2774 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 61, col 5 to line 63, col 43 of module circuit_breaker: 9
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2774:0 @!@!@
<Safety line 65, col 1 to line 65, col 6 of module circuit_breaker>
@!@!@ENDMSG 2774 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 66, col 5 to line 68, col 38 of module circuit_breaker: 9
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  |line 66, col 8 to line 66, col 22 of module circuit_breaker: 9
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  |line 67, col 8 to line 67, col 39 of module circuit_breaker: 3
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  |line 68, col 8 to line 68, col 38 of module circuit_breaker: 1
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2202:0 @!@!@
End of statistics.
@!@!@ENDMSG 2202 @!@!@
@!@!@STARTMSG 2200:0 @!@!@
Progress(8) at 2026-01-13 15:00:49: 16 states generated (750 s/min), 9 distinct states found (421 ds/min), 0 states left on queue.
@!@!@ENDMSG 2200 @!@!@
@!@!@STARTMSG 2199:0 @!@!@
16 states generated, 9 distinct states found, 0 states left on queue.
@!@!@ENDMSG 2199 @!@!@
@!@!@STARTMSG 2194:0 @!@!@
The depth of the complete state graph search is 8.
@!@!@ENDMSG 2194 @!@!@
@!@!@STARTMSG 2268:0 @!@!@
The average outdegree of the complete state graph is 1 (minimum is 0, the maximum 2 and the 95th percentile is 2).
@!@!@ENDMSG 2268 @!@!@
@!@!@STARTMSG 2186:0 @!@!@
Finished in 1289ms at (2026-01-13 15:00:49)
@!@!@ENDMSG 2186 @!@!@
