m255
cModel Technology
dX:\xw\8612\Xilinx_test\simulation\hdtosd_oversampling
Eaudio_clk
DP ieee vital_timing OBWK>;kUYmkG<OChK2lhV1
DP unisim vcomponents ?Z__hB0NNXhZe>=P9Ph:Q0
DP ieee std_logic_unsigned hEMVMlaNCR^<OOoVNV;m90
DP ieee std_logic_arith GJbAT?7@hRQU9IQ702DT]2
DP ieee std_logic_1164 GH1=`jDDBJ=`LM;:Ak`kf2
DP work pack_even_parity_bit W:<mD[:2=DH<NT?1=5UY;1
w1145360976
dF:\PT8612\VHDL\xilinx\test_Virtex2\audio_test1\simu
FF:/PT8612/VHDL/xilinx/test_Virtex2/audio_test1/simu/top.vhd
l0
L31
VQUk:b@dG@RoWXBEMUTL?22
OX;C;5.7g;15
31
o-work work -93 -explicit -O0
tExplicit T
Abehavioral
DP ieee vital_timing OBWK>;kUYmkG<OChK2lhV1
DP unisim vcomponents ?Z__hB0NNXhZe>=P9Ph:Q0
DP ieee std_logic_unsigned hEMVMlaNCR^<OOoVNV;m90
DP ieee std_logic_arith GJbAT?7@hRQU9IQ702DT]2
DP ieee std_logic_1164 GH1=`jDDBJ=`LM;:Ak`kf2
DP work pack_even_parity_bit W:<mD[:2=DH<NT?1=5UY;1
DE work audio_clk QUk:b@dG@RoWXBEMUTL?22
l110
L64
V2:TU9zc8ZJFl4Wfd3H24J1
OX;C;5.7g;15
31
M6 work pack_even_parity_bit
M5 ieee std_logic_1164
M4 ieee std_logic_arith
M3 ieee std_logic_unsigned
M2 unisim vcomponents
M1 ieee vital_timing
o-work work -93 -explicit -O0
tExplicit T
Eaudio_generator
DP ieee vital_timing OBWK>;kUYmkG<OChK2lhV1
DP unisim vcomponents ?Z__hB0NNXhZe>=P9Ph:Q0
DP ieee std_logic_unsigned hEMVMlaNCR^<OOoVNV;m90
DP ieee std_logic_arith GJbAT?7@hRQU9IQ702DT]2
DP ieee std_logic_1164 GH1=`jDDBJ=`LM;:Ak`kf2
w1154611669
dF:\PT8612\VHDL\xilinx\test_Virtex2\audio_test1\simu
FC:/MyProject/crc_testbench/crc_test.vhd
l0
L16
VIlUeDKnRghlKdMFJcQK:N3
OX;C;5.7g;15
31
o-work work -93 -explicit -O0
tExplicit T
Abehavioral
DP ieee vital_timing OBWK>;kUYmkG<OChK2lhV1
DP unisim vcomponents ?Z__hB0NNXhZe>=P9Ph:Q0
DP ieee std_logic_unsigned hEMVMlaNCR^<OOoVNV;m90
DP ieee std_logic_arith GJbAT?7@hRQU9IQ702DT]2
DP ieee std_logic_1164 GH1=`jDDBJ=`LM;:Ak`kf2
DE work audio_generator IlUeDKnRghlKdMFJcQK:N3
l27
L24
VgM;K^^PBZLbD@V8gjGc>]2
OX;C;5.7g;15
31
M5 ieee std_logic_1164
M4 ieee std_logic_arith
M3 ieee std_logic_unsigned
M2 unisim vcomponents
M1 ieee vital_timing
o-work work -93 -explicit -O0
tExplicit T
Ppack_even_parity_bit
DP ieee std_logic_1164 GH1=`jDDBJ=`LM;:Ak`kf2
w1133960644
dF:\PT8612\VHDL\xilinx\test_Virtex2\audio_test1\simu
FF:/PT8612/VHDL/xilinx/test_Virtex2/audio_test1/simu/pack_even_parity_bit.vhd
l0
L23
VW:<mD[:2=DH<NT?1=5UY;1
OX;C;5.7g;15
31
b1
M1 ieee std_logic_1164
o-work work -93 -explicit -O0
tExplicit T
Bbody
DB work pack_even_parity_bit W:<mD[:2=DH<NT?1=5UY;1
DP ieee std_logic_1164 GH1=`jDDBJ=`LM;:Ak`kf2
l0
L23
VW:<mD[:2=DH<NT?1=5UY;1
OX;C;5.7g;15
31
M1 ieee std_logic_1164
o-work work -93 -explicit -O0
tExplicit T
nbody
Estimuli
DP ieee std_logic_unsigned hEMVMlaNCR^<OOoVNV;m90
DP ieee std_logic_arith GJbAT?7@hRQU9IQ702DT]2
DP ieee std_logic_1164 GH1=`jDDBJ=`LM;:Ak`kf2
w1151506485
dF:\PT8612\VHDL\xilinx\test_Virtex2\audio_test1\simu
FC:/MyProject/crc_testbench/stimuli.vhd
l0
L6
VIaTI2RnOWDff]:f8U5fVl1
OX;C;5.7g;15
31
o-work work -93 -explicit -O0
tExplicit T
Abehavioral
DP ieee std_logic_unsigned hEMVMlaNCR^<OOoVNV;m90
DP ieee std_logic_arith GJbAT?7@hRQU9IQ702DT]2
DP ieee std_logic_1164 GH1=`jDDBJ=`LM;:Ak`kf2
DE work stimuli IaTI2RnOWDff]:f8U5fVl1
l23
L21
Vhz:YWk]ki<a?JO@k;GZOD0
OX;C;5.7g;15
31
M3 ieee std_logic_1164
M2 ieee std_logic_arith
M1 ieee std_logic_unsigned
o-work work -93 -explicit -O0
tExplicit T
Ctest
DE work audio_generator IlUeDKnRghlKdMFJcQK:N3
DE work stimuli IaTI2RnOWDff]:f8U5fVl1
DA work testbench a XT_A>o2`BRb3[gI1[1W8_3
DP ieee vital_timing OBWK>;kUYmkG<OChK2lhV1
DP unisim vcomponents ?Z__hB0NNXhZe>=P9Ph:Q0
DP ieee std_logic_arith GJbAT?7@hRQU9IQ702DT]2
DP ieee std_logic_unsigned hEMVMlaNCR^<OOoVNV;m90
DP ieee std_logic_1164 GH1=`jDDBJ=`LM;:Ak`kf2
DE work testbench <J7kMiZf<<0ZiMiSC]R[50
w1154083537
dF:\PT8612\VHDL\xilinx\test_Virtex2\audio_test1\simu
FC:/MyProject/crc_testbench/testbench.vhd
l0
L0
VcXl;dfRLnRLj6:d<Q?GkC2
OX;C;5.7g;15
31
M5 ieee std_logic_1164
M4 ieee std_logic_unsigned
M3 ieee std_logic_arith
M2 unisim vcomponents
M1 ieee vital_timing
aa
etestbench
o-work work -93 -explicit -O0
tExplicit T
Etestbench
DP ieee vital_timing OBWK>;kUYmkG<OChK2lhV1
DP unisim vcomponents ?Z__hB0NNXhZe>=P9Ph:Q0
DP ieee std_logic_arith GJbAT?7@hRQU9IQ702DT]2
DP ieee std_logic_unsigned hEMVMlaNCR^<OOoVNV;m90
DP ieee std_logic_1164 GH1=`jDDBJ=`LM;:Ak`kf2
w1154083537
dF:\PT8612\VHDL\xilinx\test_Virtex2\audio_test1\simu
FC:/MyProject/crc_testbench/testbench.vhd
l0
L8
V<J7kMiZf<<0ZiMiSC]R[50
OX;C;5.7g;15
31
o-work work -93 -explicit -O0
tExplicit T
Aa
DE work audio_generator IlUeDKnRghlKdMFJcQK:N3
DE work stimuli IaTI2RnOWDff]:f8U5fVl1
DP ieee vital_timing OBWK>;kUYmkG<OChK2lhV1
DP unisim vcomponents ?Z__hB0NNXhZe>=P9Ph:Q0
DP ieee std_logic_arith GJbAT?7@hRQU9IQ702DT]2
DP ieee std_logic_unsigned hEMVMlaNCR^<OOoVNV;m90
DP ieee std_logic_1164 GH1=`jDDBJ=`LM;:Ak`kf2
DE work testbench <J7kMiZf<<0ZiMiSC]R[50
l37
L11
VXT_A>o2`BRb3[gI1[1W8_3
OX;C;5.7g;15
31
M5 ieee std_logic_1164
M4 ieee std_logic_unsigned
M3 ieee std_logic_arith
M2 unisim vcomponents
M1 ieee vital_timing
o-work work -93 -explicit -O0
tExplicit T
