<pre>
FIFO:
   FIFO using True Dual Port Synchronous SRAM model.
   Configura
   Pre-fetch buffer to reduce read latency from 2 clocks to 1 clock for continuous reads.
</pre>
