*$
* LMR36506R5
*****************************************************************************
* (C) Copyright 2020 Texas Instruments Incorporated. All rights reserved.                                            
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of 
** merchantability or fitness for a particular purpose.  The model is
** provided solely on an "as is" basis.  The entire risk as to its quality
** and performance is with the customer
*****************************************************************************
*
* This model is subject to change without notice. Texas Instruments
* Incorporated is not responsible for updating this model.
*
*****************************************************************************
*
** Released by: Texas Instruments Inc.
* Part: LMR36506R5
* Date: 16DEC2020
* Model Type: TRANSIENT 
* Simulator: PSPICE
* Simulator Version: 17.4-2019 s012
* EVM Order Number: LMR36506RREVM
* EVM Users Guide: SNVU671–April 2019
* Datasheet: SNVSBB6 –DECEMBER 2019
* Topologies Supported: Buck, Inverting Buck Boost
*
* Model Version: Final 1.00
*
*****************************************************************************
*
* Updates:
*
* Final 1.00
* Release to Web.
*
*****************************************************************************
*
* Model Usage Notes:
* A. Features have been modeled
*  1. Switching Characteristics 
*  2. Current limits (Maximum valley and peak, minimum peak and negative current limit)
*  3. Power good
*  4. under voltage protection
*  5. Dropout mode and graceful recovery
*  6. Inverting buck boost Configuration
*
* B. Features have not been modeled
*  1. Operating Quiescent Current
*  2. Shutdown Current 
*  3. Temperature dependent characteristics
*
* C. Application Notes
*	1. The parameter STEADY_STATE has been used to reach the steady state faster. 
*      Keep STEADY_STATE = 0 to observe start up behaviour. 
*      Keep STEADY_STATE = 1 and appropriate IC on Inductor and capacitor to observe for faster Steady state.
*   2. The parameter FASTSS has been used to reach the steady state faster.
*	   Keep FASTSS = 0 to observe normal startup behaviour.
*      Keep FASTSS=1 to reduce the startup time to 1.75ms.
*
*****************************************************************************
.SUBCKT LMR36506R5_TRANS BOOT EN_UVLO GND PGOOD RT SW VCC VIN VOUT_BIAS
+  PARAMS: STEADY_STATE=0 FASTSS=0
C_CFF         FB VOUT_BIAS  0.2p IC={STEADY_STATE*5} 
R_RFBB         GND FB  1437.5k   
R_U6_R4         U6_N16863695 0  1Meg   
X_U6_U682         HS_GATE ZX_NEG_VY U6_N16772065 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3 DELAY={NOM_DEL}
X_U6_S30    HS_GATE 0 BOOT U6_HS_DRV Driver_U6_S30 
V_U6_V3         U6_N16865333 0 1	
V_U6_V2         U6_V5 0 5
X_U6_U873         U6_HS_TIMEOUT U6_N16874773 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=50n
X_U6_U683         HG_ON HS_GATE BUF_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
+  DELAY={DY_SHIFTDN}
X_U6_U688         HS_GATE HS_SNS_OK BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY={DY_HS_OK}
X_U6_U7         IC_ENABLE U6_N16862882 one_shot PARAMS:  T=50  
X_U6_U8         U6_N16782613 HSOFF one_shot PARAMS:  T=10  
D_U6_D16         U6_HSRAMP U6_V5 D_D1 
X_U6_U1         GT_PK LT_MINBOOT U6_HS_TIMEOUT U6_N16782613 OR3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3 DELAY=5n
C_U6_C182         GND SW  {CDS_LS}    
R_U6_R13         BOOT U6_N16841961  100m  
X_U6_U687         LSCL U6_N16770484 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3 DELAY={NOM_DEL}
X_U6_U876         U6_PREBIAS U6_N16772660 U6_LS_GATE AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3 DELAY=0.1n
X_U6_U872         U6_HSRAMP U6_N16865333 U6_HS_TIMEOUT COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY={NOM_DEL}
X_U6_U689         U6_LS_GATE U6_N16793996 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY={DY_LS_OK}
D_U6_D70         VCC U6_N16841961 D_BOOT 
X_U6_U6         U6_N16772660 N16789595 U6_N16772065 U6_N16771618
+  SRLATCHRHP_BASIC_NEW PARAMS: IC=0 THRESH=0.5 VDD=1 VSS=0
X_U6_U875         REF_EA FB_INT U6_N16863702 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY={NOM_DEL}
X_U6_U690         U6_N16793996 U6_HG_ONB U6_LS_GATE LS_SNS_OK AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3 DELAY={NOM_DEL}
X_U6_U874         U6_N16874773 CONT U6_LS_GATE HSON U6_N16873561 OR4_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3 DELAY={NOM_DEL}
D_U6_D64         SW VIN D_COMP 
X_U6_U686         U6_HSOFF_DOWN U6_N16770484 U6_N16771618 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3 DELAY={NOM_DEL}
X_U6_U871         U6_N16863695 U6_PREBIAS U6_N16863702 IC_DISABLE
+  SRLATCHRHP_BASIC_NEW PARAMS: IC=0 THRESH=0.5 VDD=1 VSS=0
X_U6_S2    U6_LS_DRV GND SW GND Driver_U6_S2 
X_U6_U5         U6_N00962 HSON one_shot PARAMS:  T=35  
X_U6_S31    U6_HS_GATEB 0 U6_HS_DRV SW Driver_U6_S31 
X_U6_S3    U6_N16873561 0 U6_HSRAMP 0 Driver_U6_S3 
E_U6_E1         U6_LS_DRV GND U6_LS_GATE 0 1
X_U6_S1    U6_HS_DRV SW VIN SW Driver_U6_S1 
X_U6_U691         HSON HSOFF HG_ON U6_HG_ONB srlatchrhp_basic_gen PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U6_U685         HSOFF U6_HSOFF_DOWN BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY={DY_ADD_LS_ON+DY_SHIFTDN}
C_U6_C11         0 U6_HS_GATEB  0.1n  
G_U6_ABMII3         U6_V5 U6_HSRAMP VALUE { if(V(IC_DISABLE) <0.5, 440u,0)    }
E_U6_ABM6         U6_N16834403 0 VALUE { IF(V(HS_GATE)>0.5,0,1)    }
X_U6_U4         HSONCLK U6_N16862882 U6_N00962 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3 DELAY={NOM_DEL}
D_U6_D65         GND SW D_COMP 
R_U6_R12         U6_HS_GATEB U6_N16834403  1  
C_U6_C178         0 U6_HSRAMP  3.3n IC=0 
E_E1         N16996414 0 FB GND 1
X_U4_U864         ZX_NEG_VY IC_DISABLE U4_VY_OK U4_N17186746 OR3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3 DELAY={NOM_DEL}
X_U4_S2    LSCL 0 VIN U4_HS_CMD PWM_LOGIC_U4_S2 
X_U4_U36         LS_SNS_OK U4_N17185563 U4_N17185905 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3 DELAY=2n
X_U4_U41         HS_SNS_OK U4_N17186238 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3 DELAY={NOM_DEL}
V_U4_V22         0 U4_N17185827 {0.01*RDSLS}
X_U4_U42         U4_N17185916 0 FPWM U4_VSC MUX2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY={NOM_DEL}
E_U4_E16         U4_N17186519 0 VALUE { LIMIT(V(U4_N17186457, U4_N17186450),
+ {IMAXNEG/2*GAIN_COMP2I},{VCOMP_MAXVY}) }
X_U4_U56         U4_SW_INT U4_ZCDTHRESH U4_N17185563 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY={NOM_DEL}
C_U4_C188         U4_N17185569 0  4.7p IC={-STEADY_STATE*IMAXNEG*RDSLS} 
E_U4_ABM4         U4_N17186450 0 VALUE { IF(V(FPWM)>0.5,V(TOFF_OFFSET),0)    }
R_U4_R3         U4_HS_CMD VIN  {RSENSE_HS}  
V_U4_V12         U4_N17186001 0 2m
X_U4_U858         U4_HS_CMD SW IC_ENABLE U4_N17186001 U4_N17186170
+  COMPHYS2_EN_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=0.1n T=10
X_U4_S18    U4_N17185653 0 U4_N17185586 U4_N17185569 PWM_LOGIC_U4_S18 
X_U4_U43         U4_VY_OK U4_VY_OK_BAR INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3 DELAY=1n
X_U4_S14    U4_N17185781 0 U4_N17185697 U4_N17185569 PWM_LOGIC_U4_S14 
X_U4_U47         U4_N17205309 U4_N17185573 asymmetric_delay PARAMS:
+  RISING_EDGE_DELAY=5n VTHRESH=0.5 FALLING_EDGE_DELAY=1n VDD=1 VSS=0
D_U4_D19         U4_N17186829 U4_N17186949 D_D1 
X_U4_U862         U4_N17185905 ZX_NEG_VY one_shot PARAMS:  T=5  
G_U4_ABMII8         0 U4_N17186068 VALUE { if( V(IC_DISABLE)< 0 .5,
+  LIMIT(V(VSLOPE)* {1/RVTOI_SLOPE}, 0 ,10),0)    }
X_U4_U34         U4_N17185827 U4_ZCDTHRESH_INT U4_FPWMEX_GATE U4_N17185586
+  MUX2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY={NOM_DEL}
X_U4_U51         CONT U4_CONTBAR U4_N17186749 U4_N17186746 SRLATCHNOP_BASIC_NEW
+  PARAMS: IC={STEADY_STATE} THRESH=0.5 VDD=1 VSS=0
X_U4_U48         CLK U4_N17185781 asymmetric_delay PARAMS: RISING_EDGE_DELAY=5n
+  VTHRESH=0.5 FALLING_EDGE_DELAY=1n VDD=1 VSS=0
R_U4_R283         U4_N17186949 U4_N17186829  144.3  
E_U4_E15         U4_ZCDTHRESH 0 U4_N17185569 0 1
G_U4_ABMII5         U4_N17186068 0 VALUE { if( V(IC_DISABLE)< 0 .5 ,
+  LIMIT(V(U4_VOFFSET)* {1/RVTOI_HS}, -1 ,10),0)    }
E_U4_E17         0 U4_N17186557 VALUE { LIMIT(V(U4_N17186519, 0)*
+ {RSENSE_LS/RVTOI_LS},-10,10) }
V_U4_V5         U4_N17186077 0 {VCOMP_V2I_MIN}
E_U4_ABM3         U4_N17251272 0 VALUE { LIMIT(V(VSLOPE)*
+ {GAIN_SLOPE2I*0.76},0,3)    }
X_U4_U863         IC_ENABLE U4_N17187179 LSCL AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3 DELAY=0.1n
C_U4_C191         U4_N17186919 0  1p  
X_U4_U52         HSON U4_N17186790 U4_N17186749 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3 DELAY={NOM_DEL}
X_U4_U44         U4_SW_INT U4_N17186557 U4_N17187176 U4_N17186587
+  COMPHYS2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY={NOM_DEL} T=10
D_U4_D20         U4_N17186919 HG_ON D_D1 
C_U4_C187         U4_N17185697 0  47f IC={-STEADY_STATE*IMAXNEG*RDSLS} 
G_U4_ABM2I2         U4_N17186068 0 VALUE { if( V(IC_DISABLE)< 0 .5,
+  LIMIT((V(VCOMP)-V(U4_N17186077))* {1/RVTOI_HS}, 0 ,20),0)    }
X_U4_U53         LSCL U4_N17186790 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3 DELAY={NOM_DEL}
C_U4_C192         U4_N17186829 0  1p  
V_U4_V10         VCOMP U4_N17186457 {VCOMP_MIN+2m}
E_U4_ABM5         U4_VOFFSET 0 VALUE { MAX(0,V(U4_N17186974))    }
V_U4_V23         U4_N17185653 0  
+PULSE {STEADY_STATE} 0 10u 10n 10n 
E_U4_E14         U4_PK_CMD 0 VIN U4_HS_CMD {1/RDSHS}
E_U4_E18         U4_VY_CMD 0 0 U4_N17186557 {1/RDSLS}
E_U4_E19         U4_NEG_CMD 0 U4_ZCDTHRESH 0 {-1/RDSLS}
X_U4_U38         0 U4_N17186068 U4_HS_CMD 0 CCCS_LIMIT PARAMS:  IMIN=0 IMAX=
+ {IPKMAX_CLAMP} GAIN=1
X_U4_U859         FFWD U4_N17186396 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=50n
X_U4_S13    SS_DONE 0 U4_N17185569 0 PWM_LOGIC_U4_S13 
X_U4_S15    U4_N17186919 0 U4_VSC U4_N17186291 PWM_LOGIC_U4_S15 
X_U4_U54         U4_N17185569 U4_N17186811 FPWM COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY={NOM_DEL}
X_U4_U861         U4_N17187179 N17187227 CLK FFWD SRLATCHNOP_BASIC_NEW PARAMS:
+  IC=0 THRESH=0.5 VDD=1 VSS=0
V_U4_V11         U4_N17250468 0 0.18
X_U4_U860         FPWM ZX_NEG_VY U4_NEG AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3 DELAY={NOM_DEL}
C_U4_C189         U4_N17186974 0  4.7p  
E_U4_E12         U4_N17185916 0 VALUE { LIMIT(V(U4_N17251272,
+  U4_N17250926),0,3) }
X_U4_U55         HG_ON U4_N17186949 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3 DELAY=0.1n
X_U4_S16    U4_N17186829 0 U4_N17186291 U4_N17186974 PWM_LOGIC_U4_S16 
X_U4_U631         U4_NEG U4_N17186396 FFWD N17186425 srlatchrhp_basic_gen
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U4_U45         CLK U4_N17205309 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3 DELAY={NOM_DEL}
E_U4_E10         U4_N17250926 0 VALUE { LIMIT(V(VCOMP, U4_N17250468),-0.2,1) }
X_U4_U39         HS_SNS_OK U4_N17186170 GT_PK AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3 DELAY={NOM_DEL}
X_U4_U35         FPWM_GATE SS_DONE U4_FPWMEX_GATE AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3 DELAY={NOM_DEL}
V_U4_V21         0 U4_ZCDTHRESH_INT {IMAXNEG*RDSLS}
C_U4_C190         U4_N17186291 0  520f  
X_U4_U46         LS_SNS_OK U4_N17186587 U4_VY_OK AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3 DELAY=2n
X_U4_S17    U4_N17185573 0 U4_N17185586 U4_N17185697 PWM_LOGIC_U4_S17 
R_U4_R282         HG_ON U4_N17186919  144.3  
E_U4_E13         U4_N17186811 0 U4_ZCDTHRESH_INT 0 0.1
X_U4_U40         HS_GATE U4_N17186170 U4_N17186238 U4_MINTON AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3 DELAY={NOM_DEL}
X_U4_U37         U4_FPWMEX_GATE U4_FPWMEX_GATE_BAR INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3 DELAY={NOM_DEL}
E_U4_E20         U4_SW_INT 0 SW GND 1
V_U4_V24         U4_N17187176 0 2m
X_U3_U7         U3_N16787762 BOOT LT_MINBOOT COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY={NOM_DEL}
X_U3_U8         U3_VCC_UVLO U3_EN_TH IC_ENABLE AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3 DELAY={NOM_DEL}
C_U3_C2         U3_N16773861 GND  1n IC={3.15*STEADY_STATE} 
V_U3_V6         U3_N16774325 GND 3.4
V_U3_V8         U3_N16787762 SW {BOOT_UVLO}
X_U3_U4         VCC U3_N16774325 U3_N16774409 U3_N16809291 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=1n
I_U3_I1         U3_N16773861 U3_N16773979 DC 15m  
V_U3_V7         U3_N16774409 0 0.8
D_U3_D1         U3_N16773979 U3_N16773861 D_D1 
X_U3_U6         IC_ENABLE IC_DISABLE INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3 DELAY={NOM_DEL}
I_U3_I2         VCC U3_N16773979 DC 15m  
V_U3_V3         U3_N00820 0 0.4
D_U3_D2         U3_N16773979 VCC D_D1 
X_U3_U3         EN_UVLO U3_N00820 U3_VCC_ENABLE COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY={NOM_DEL}
V_U3_V4         U3_N16774702 0 1.27
X_U3_U9         U3_N16809291 U3_VCC_UVLO BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=50n
X_U3_U2         EN_UVLO U3_N16774702 U3_N16774786 U3_EN_TH COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=50n
E_U3_E2         U3_N16773851 GND VALUE {
+  IF(V(U3_VCC_ENABLE)>0.5,IF(V(IC_ENABLE)>0.5,LIMIT(V(VIN,
+  0),0,3.15),LIMIT(V(VIN, 0),0,5.5)),0) }
V_U3_V5         U3_N16774786 0 0.35
R_U3_R2         U3_N16773851 U3_N16773861  1  
E_E3         VCC_INT 0 VCC GND 1
V_U5_V8         U5_N1044027 0 1
X_U5_U22         CLK U5_N1044179 t PARAMS: TD_RISE=5n TD_FALL=5n
C_U5_C1         U5_RAMP 0  {CRAMP} IC=0 
X_U5_U33         U5_RT_ACT 0 VCC_INT U5_N1048001 VCCS_LIMIT PARAMS:  IMIN=0
+  IMAX=15u GAIN=0.1
X_U5_U14         CONT TOFFBAR U5_RMPOK_MAIN U5_N1043335 CLK AND4_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3 DELAY=1n
E_U5_E1         U5_N1043995 0 VALUE { LIMIT(V(U5_RAMP, 0),0,3.3) }
X_U5_S1    U5_N1091538 0 U5_RAMP 0 Oscillator_U5_S1 
E_U5_E4         VSLOPE 0 U5_VSLOPE_EXT 0 1
X_U5_U12         U5_RMPOK_MAIN U5_RMPOKBAR_MAIN U5_N1044179 U5_RAMP_COMP_MAIN
+  SRLATCHRHP_BASIC_NEW PARAMS: IC=0 THRESH=0.5 VDD=1 VSS=0
X_U5_S3    U5_N1044115 0 U5_VSLOPE_EXT 0 Oscillator_U5_S3 
X_U5_U4         U5_N1048001 U5_N1043523 VCC_INT U5_N1043401 CCCS_LIMIT PARAMS: 
+  IMIN=0 IMAX=20u GAIN=0.9
X_U5_S4    U5_RMPOKBAR_MAIN 0 U5_VSLOPE_EXT U5_N1043401 Oscillator_U5_S4 
X_U5_U8         FFWD CLK U5_N1044479 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3 DELAY={NOM_DEL}
X_U5_U32         U5_N1044479 HSONCLK t PARAMS: TD_RISE=5n TD_FALL=5n
I_U5_I1         0 RT DC 1u  
X_U5_U15         HSOFF U5_N1044467 U5_N1043335 NAND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3 DELAY={NOM_DEL}
D_U5_D4         U5_N1043401 VCC_INT D_D1 
X_U5_U7         CLK IC_DISABLE U5_N1044115 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3 DELAY={NOM_DEL}
C_U5_C2         U5_VSLOPE_EXT 0  {CRAMP} IC=0 
D_U5_D2         U5_N1048001 VCC_INT D_D1 
E_U5_ABM1         U5_RT_ACT 0 VALUE { IF(V(U5_RT_INT)<=0, {1/7.159k},
+  IF(V(U5_RT_INT) > 0.1, {1/15.75k}, LIMIT((1u/V(U5_RT_INT)), {1/7.159k}, 
+ {1/78.75k})))    }
X_U5_U16         FPWM U5_N1044467 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3 DELAY={NOM_DEL}
X_U5_U5         U5_N1043523 U5_RAMP VCC_INT U5_VSLOPE_EXT CCCS_LIMIT PARAMS: 
+  IMIN=0 IMAX=20u GAIN=0.1
X_U5_U11         U5_N1043995 U5_N1044027 U5_N1043969 U5_RAMP_COMP_MAIN
+  COMPHYS2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY={NOM_DEL} T=10
D_U5_D5         U5_VSLOPE_EXT VCC_INT D_D1 
V_U5_V7         U5_N1043969 0 2m
X_U5_U29         CLK IC_DISABLE U5_N1091538 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3 DELAY={NOM_DEL}
E_U5_E41         U5_RT_INT 0 RT GND 1
X_U7_U2         FB_INT U7_N02955 U7_N02899 PGOOD_OV COMPHYS2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=50n T=10
V_U7_V3         U7_N02899 0 0.015
V_U7_V4         U7_N02955 0 1.07
X_U7_U5         U7_N08308 VIN U7_PG_VALID_B COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY={NOM_DEL}
X_U7_U4         U7_N03309 FB_INT U7_N03281 U7_FB_0P4 COMPHYS2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=50n T=10
X_U7_S1    U7_N09789 0 PGOOD GND POWER_GOOD_U7_S1 
X_U7_U1         U7_N02841 FB_INT U7_N02813 PGOOD_UV COMPHYS2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=50n T=10
V_U7_V5         U7_N03281 0 0.02
V_U7_V1         U7_N02813 0 0.015
X_U7_U6         PGOOD_OV IC_DISABLE U7_PG_VALID_B PGOOD_UV U7_N09789
+  OR4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3 DELAY={NOM_DEL}
V_U7_V6         U7_N03309 0 0.4
V_U7_V7         U7_N08308 0 1
V_U7_V2         U7_N02841 0 0.94
R_R11         N16996414 FB_INT  1MEG  
C_C1         0 FB_INT  133f  
C_U2_C1         SS_CAP 0  3.5n IC={STEADY_STATE*1.2} 
V_U2_V1         U2_N01448 0 1.2
G_U2_ABMII1         U2_N01448 SS_CAP VALUE { IF(V(IC_DISABLE) > 0.5,0, 1u*(1+
+ {FASTSS}))    }
X_U2_U3         SS_CAP U2_N63127 SS_DONE COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY={NOM_DEL}
X_U2_S1    IC_DISABLE 0 SS_CAP 0 SOFT_START_U2_S1 
V_U2_V2         U2_REF 0 1V
E_U2_E4         U2_N63127 0 U2_REF 0 1
D_U2_D1         SS_CAP U2_N01448 D_D1 
X_U2_U1         SS_CAP 0 REF_EA 0 VCVS_LIMIT PARAMS:  VMIN=0 VMAX=1 GAIN=1
R_U1_R15         U1_TOFFCAP U1_TOFFTIMERINPUT  990k  
C_U1_C6         0 U1_N314977  177p  
X_U1_H2    VCC_INT U1_N315655 U1_N314293 0 Error_Amplifier_U1_H2 
R_U1_R16         0 U1_TOFFCAP  1G  
D_U1_D22         U1_N314355 U1_TOFFTIMERINPUT D_COMP 
X_U1_U63         REF_EA FB_INT 0 U1_VCOMPVT VCCS_LIMIT PARAMS:  IMIN=-1.58u
+  IMAX=1.58u GAIN={EAGAIN}
C_U1_C9         0 U1_N314293  1p IC=0 
V_U1_V6         U1_N315325 0 {VCOMP_MIN}
X_U1_U693         U1_TOFFTIMERINPUT U1_N315605 TOFFBAR COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY={NOM_DEL}
V_U1_V15         U1_N314067 0 0.4
E_U1_E20         TOFF_OFFSET 0 VALUE { LIMIT(V(U1_N314293, 0)*
+ {-IMAXNEG/2/GAIN_COMP2I/EAGAIN/0.01},0,10) }
E_U1_E23         U1_N314041 0 VALUE { {LIMIT(V(U1_N315325, VCOMP),0,5)} }
E_U1_E21         U1_N314971 0 U1_N314921 0 1
X_U1_S6    U1_N315721 0 U1_TOFFCAP 0 Error_Amplifier_U1_S6 
G_U1_G3         U1_N314179 0 VALUE { LIMIT(V(VCOMP, U1_N314141)*1m,0,30u) }
R_U1_R5         0 U1_VCOMPVT  {ROUT}  
E_U1_E22         VCOMP 0 U1_N314977 0 0.77
V_U1_V14         U1_N314141 0 {VCOMP_MAXPK}
C_U1_C5         U1_N316041 0  {CCOMP}  
D_U1_D67         U1_N314067 U1_VCOMPVT D_D1 
G_U1_G1         U1_N315655 U1_VCOMPVT VALUE { LIMIT(V(U1_N314199, 0)*
+ {FdBkVTOI},1n,20u) }
R_U1_R6         U1_N316041 U1_VCOMPVT  {RCOMP}  
V_U1_V16         U1_N314713 0 5
G_U1_G2         U1_N314355 0 VALUE { LIMIT(V(U1_N314293, 0)*6.667,0,
+ {IFoldBackSupply*15}) }
I_U1_I3         U1_N314713 U1_N314355 DC {IFoldBackSupply}  
V_U1_V13         U1_N315605 0 0.9
R_U1_R17         U1_N314199 U1_N314041  {RTIMELC}   
C_U1_C7         0 U1_N314199  1n  
R_U1_R8         U1_N314971 U1_N314977  1k  
D_U1_D23         0 U1_N314355 D_COMP 
C_U1_C2         U1_VCOMPVT 0  626f  
C_U1_C8         U1_TOFFCAP 0  100f IC=0 
V_U1_V1         U1_VCOMPVT U1_N314921 0.6
X_U1_U692         U1_VCOMPVT U1_N314179 SS_CAP 0 CCCS_LIMIT PARAMS:  IMIN=0
+  IMAX={IFoldBackSupply*10} GAIN=10
X_U1_U684         TOFFBAR U1_TOFF INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3 DELAY={NOM_DEL}
X_U1_U694         CLK VCC_INT U1_N315721 NAND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3 DELAY={NOM_DEL}
D_U1_D66         0 SS_CAP D_D1 
V_V1         FPWM_GATE 0 {FPWM}
R_RFBT         FB VOUT_BIAS  5750k   
.IC         V(U4_N17186974 )=0
.IC         V(U4_N17186291 )=0
.IC         V(IC_DISABLE )={1-STEADY_STATE}
.ENDS LMR36506R5_TRANS
*$
.PARAM  cramp=6.22p fpwm=0 dy_shiftup=25n rtimelc=1k gain_comp2i=
+ {imaxpk/vcomp_max} rdsls=270m ss=0 dy_ls_ok=40n vcomp_maxvy={{pk2vl*imaxvy}/
+ {gain_comp2i}} nom_del=1n ifoldbacksupply=1u imaxneg=-0.5 rvtoi_ls=
+ {rvtoi_hs*pk2vl} vcomp_min=25m rdshs=550m cds_ls={4.8e-10/rdsls} rcomp2=200k
+  zero1=10k vcomp_max=0.9 imaxpk=1 boot_uvlo=2.1 rvtoi_hs=
+ {rsense_hs/gain_comp2i/rdshs} rsense_ls={rsense_hs*rdsls/rdshs} gain_slope2i=
+ {(0.4*imaxpk)/gain_comp2i/vosc} dy_add_ls_on=2n vcomp_maxpk={vcomp_max+0.1}
+  rcomp=1.1e6 fdbkvtoi=0.75m rsense_hs=6k pk2vl={1/1.3} vosc=1.1 rvtoi_slope=
+ {rvtoi_hs/gain_slope2i} eagain=14.5u ccomp=20p i_gyrator=150n rout=707meg
+  imaxvy=0.7 vcomp_v2i_min=0 dy_hs_ok=40n dy_shiftdn=5n ipkmax_clamp=
+ {imaxpk*rdshs/rsense_hs}
*$
.subckt Driver_U6_S30 1 2 3 4  
S_U6_S30         3 4 1 2 _U6_S30
RS_U6_S30         1 2 1G
.MODEL         _U6_S30 VSWITCH Roff=100e6 Ron=6 Voff=0.45 Von=0.55
.ends Driver_U6_S30
*$
.subckt Driver_U6_S2 1 2 3 4  
S_U6_S2         3 4 1 2 _U6_S2
RS_U6_S2         1 2 1G
.MODEL         _U6_S2 VSWITCH Roff=1e9 Ron={RDSLS} Voff=0.2 Von=0.5
.ends Driver_U6_S2
*$
.subckt Driver_U6_S31 1 2 3 4  
S_U6_S31         3 4 1 2 _U6_S31
RS_U6_S31         1 2 1G
.MODEL         _U6_S31 VSWITCH Roff=100e6 Ron=3 Voff=0.45 Von=0.55
.ends Driver_U6_S31
*$
.subckt Driver_U6_S3 1 2 3 4  
S_U6_S3         3 4 1 2 _U6_S3
RS_U6_S3         1 2 1G
.MODEL         _U6_S3 VSWITCH Roff=1e6 Ron=1.0 Voff=0.2V Von=0.8V
.ends Driver_U6_S3
*$
.subckt Driver_U6_S1 1 2 3 4  
S_U6_S1         3 4 1 2 _U6_S1
RS_U6_S1         1 2 1G
.MODEL         _U6_S1 VSWITCH Roff=1e9 Ron={RDSHS} Voff=0.2 Von=0.5
.ends Driver_U6_S1
*$
.subckt PWM_LOGIC_U4_S2 1 2 3 4  
S_U4_S2         3 4 1 2 _U4_S2
RS_U4_S2         1 2 1G
.MODEL         _U4_S2 VSWITCH Roff=1e6 Ron=1.0 Voff=0.4 Von=0.6
.ends PWM_LOGIC_U4_S2
*$
.subckt PWM_LOGIC_U4_S18 1 2 3 4  
S_U4_S18         3 4 1 2 _U4_S18
RS_U4_S18         1 2 1G
.MODEL         _U4_S18 VSWITCH Roff=10G Ron=0.1 Voff=0.4 Von=0.6
.ends PWM_LOGIC_U4_S18
*$
.subckt PWM_LOGIC_U4_S14 1 2 3 4  
S_U4_S14         3 4 1 2 _U4_S14
RS_U4_S14         1 2 1G
.MODEL         _U4_S14 VSWITCH Roff=1e9 Ron=0.1 Voff=0.4 Von=0.6
.ends PWM_LOGIC_U4_S14
*$
.subckt PWM_LOGIC_U4_S13 1 2 3 4  
S_U4_S13         3 4 1 2 _U4_S13
RS_U4_S13         1 2 1G
.MODEL         _U4_S13 VSWITCH Roff=1e9 Ron=0.1 Voff=0.6 Von=0.4
.ends PWM_LOGIC_U4_S13
*$
.subckt PWM_LOGIC_U4_S15 1 2 3 4  
S_U4_S15         3 4 1 2 _U4_S15
RS_U4_S15         1 2 1G
.MODEL         _U4_S15 VSWITCH Roff=2e9 Ron=10k Voff=.25 Von=.75
.ends PWM_LOGIC_U4_S15
*$
.subckt PWM_LOGIC_U4_S16 1 2 3 4  
S_U4_S16         3 4 1 2 _U4_S16
RS_U4_S16         1 2 1G
.MODEL         _U4_S16 VSWITCH Roff=2e9 Ron=10k Voff=.25 Von=.75
.ends PWM_LOGIC_U4_S16
*$
.subckt PWM_LOGIC_U4_S17 1 2 3 4  
S_U4_S17         3 4 1 2 _U4_S17
RS_U4_S17         1 2 1G
.MODEL         _U4_S17 VSWITCH Roff=1e9 Ron=0.1 Voff=0.4 Von=0.6
.ends PWM_LOGIC_U4_S17
*$
.subckt Oscillator_U5_S1 1 2 3 4  
S_U5_S1         3 4 1 2 _U5_S1
RS_U5_S1         1 2 1G
.MODEL         _U5_S1 VSWITCH Roff=10G Ron=10m Voff=0.4 Von=0.6
.ends Oscillator_U5_S1
*$
.subckt Oscillator_U5_S3 1 2 3 4  
S_U5_S3         3 4 1 2 _U5_S3
RS_U5_S3         1 2 1G
.MODEL         _U5_S3 VSWITCH Roff=1G Ron=1.0 Voff=0.45 Von=0.55
.ends Oscillator_U5_S3
*$
.subckt Oscillator_U5_S4 1 2 3 4  
S_U5_S4         3 4 1 2 _U5_S4
RS_U5_S4         1 2 1G
.MODEL         _U5_S4 VSWITCH Roff=1G Ron=1.0 Voff=0.45 Von=0.55
.ends Oscillator_U5_S4
*$
.subckt POWER_GOOD_U7_S1 1 2 3 4  
S_U7_S1         3 4 1 2 _U7_S1
RS_U7_S1         1 2 1G
.MODEL         _U7_S1 VSWITCH Roff=100e6 Ron=60 Voff=0.4 Von=0.6
.ends POWER_GOOD_U7_S1
*$
.subckt SOFT_START_U2_S1 1 2 3 4  
S_U2_S1         3 4 1 2 _U2_S1
RS_U2_S1         1 2 1G
.MODEL         _U2_S1 VSWITCH Roff=100e6 Ron=1.0 Voff=0.2 Von=0.8
.ends SOFT_START_U2_S1
*$
.subckt Error_Amplifier_U1_H2 1 2 3 4  
H_U1_H2         3 4 VH_U1_H2 1
VH_U1_H2         1 2 0V
.ends Error_Amplifier_U1_H2
*$
.subckt Error_Amplifier_U1_S6 1 2 3 4  
S_U1_S6         3 4 1 2 _U1_S6
RS_U1_S6         1 2 1G
.MODEL         _U1_S6 VSWITCH Roff=1e9 Ron=100m Voff=0.25 Von=0.75
.ends Error_Amplifier_U1_S6
*$
.subckt one_shot in out params:  t=100
s_s1         meas 0 reset2 0 s1
e_abm1         ch 0 value { if( v(in)>0.5 | v(out)>0.5,1,0)    }
r_r2         reset2 reset  0.1  
e_abm3         out 0 value { if( v(meas)<0.5 & v(ch)>0.5,1,0)    }
r_r1         meas ch  {t} 
c_c2         0 reset2  1.4427n  
c_c1         0 meas  1.4427n  
e_abm2         reset 0 value { if(v(ch)<0.5,1,0)    }
.model s1 vswitch
+ roff=1e+009
+ ron=1
+ voff=0.25
+ von=0.75
.ends one_shot
*$
.model D_D1 d
+ is=1e-015
+ n=0.01
+ tt=1e-011
*$
.model D_BOOT d
+ is=1e-015
+ n=1
+ rs=0.05
+ tt=1e-011
*$
.model D_COMP d
+ is=1e-015
+ n=1
+ rs=0.01
+ cjo=1e-014
+ tt=1e-011
*$
.subckt srlatchrhp_basic_gen s r q qb params: vdd=1 vss=0 vthresh=0.5 
gq 0 qint value = {if(v(r) > {vthresh},-5,if(v(s)>{vthresh},5, 0))}
cqint qint 0 1n
rqint qint 0 1000meg
d_d10 qint my5 d_d1
v1 my5 0 {vdd}
d_d11 myvss qint d_d1
v2 myvss 0 {vss} 
eq qqq 0 qint 0 1
x3 qqq qqqd1 buf_basic_gen params: vdd={vdd} vss={vss} vthresh={vthresh}
rqq qqqd1 q 1
eqb qbr 0 value = {if( v(q) > {vthresh}, {vss},{vdd})}
rqb qbr qb 1 
cdummy1 q 0 1n 
cdummy2 qb 0 1n
.ic v(qint) {vss}
.model d_d1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.01
.ends srlatchrhp_basic_gen
*$
.subckt asymmetric_delay inp  out params: rising_edge_delay=1 vthresh=0.5
+  falling_edge_delay=1 vdd=1 vss=0
e_abm3         inp1 0 value { if(v(inp) > {vthresh}, {vdd} , {vss})    }
e_abm1         yin4 0 value { if(v(yin3) > {vthresh}, {vdd} , {vss})    }
e_abm2         yin2 0 value { if(v(yin1) > {vthresh}, {vdd} , {vss})    }
r_rint         inp1 yin1  1  
c_cint         yin1 0  {1.443*rising_edge_delay} 
d_d10         yin1 inp1 d_dad
r_r1         yin4 out  1  
r_rout         yin2 yin3  1  
c_cout         yin3 0 {1.443*falling_edge_delay} 
c_c1         0 out  1n   
d_d11        yin2 yin3 d_dad
.model d_dad d
+ is=1e-015
+ tt=1e-011
+ n=0.001
.ends asymmetric_delay
*$
.subckt t in out params: td_rise=500n td_fall=200n 
e_abm2         out 0 value { if(v(n00200)>0.5,1,0)    }
d_d1         in n00067 d_t 
r_r1         in n00067  {td_fall*1e9}  
d_d2         n00200 n00217 d_t 
c_c1         0 n00067  1.443n  
e_abm1         n00217 0 value { if(v(n00067)>0.5,1,0)    }
r_r2         n00217 n00200  {td_rise*1e9}  
c_c2         0 n00200  1.443n  
.model d_t d
+ is=1e-015
+ tt=1e-011
+ n=0.001
.ends t
*$
.SUBCKT OR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=1n 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 {DELAY*1.443}
.ENDS OR2_BASIC_GEN
*$
.SUBCKT BUF_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=1n 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 {DELAY*1.443}
.ENDS BUF_BASIC_GEN
*$
.SUBCKT OR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=1n 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 {DELAY*1.443}
.ENDS OR3_BASIC_GEN
*$
.SUBCKT INV_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=1n
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 {DELAY*1.443}
.ENDS INV_BASIC_GEN
*$
.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=1n 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 {DELAY*1.443}
.ENDS AND2_BASIC_GEN
*$
.SUBCKT COMP_BASIC_GEN INP INM Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=1n	
E_ABM Yint 0 VALUE {IF (V(INP) > 
+ V(INM), {VDD},{VSS})}
R1 Yint Y 1
C1 Y 0 {DELAY*1.443}
.ENDS COMP_BASIC_GEN
*$
.SUBCKT SRLATCHRHP_BASIC_NEW Q Qb R S  PARAMS:  ic=1 thresh=2.5 vdd=5 vss=0
C_C1         Q 0  1n IC={IC} 
C_C2         0 QB  1n  
E_ABM5         N00055 0 VALUE { if(v(R) >{THRESH},{VSS},if(v(S)>{THRESH},{VDD},
+  V(Q)))    }
R_R1         N00055 Q  1  
E_ABM6         N14322195 0 VALUE { IF(V(Q)<{THRESH},{VDD},{VSS})    }
R_R2         N14322195 QB  1  
.ENDS SRLATCHRHP_BASIC_NEW
*$
.SUBCKT AND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=1n 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 {DELAY*1.443}
.ENDS AND3_BASIC_GEN
*$
.SUBCKT OR4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=1n 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 {DELAY*1.443}
.ENDS OR4_BASIC_GEN
*$
.SUBCKT MUX2_BASIC_GEN A B S Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=1n 
E_ABMGATE  YINT 0 VALUE {{IF(V(S) > {VTHRESH},  
+ V(B),V(A))}}
RINT YINT Y 1
CINT Y 0 {DELAY*1.443}
.ENDS MUX2_BASIC_GEN
*$
.SUBCKT COMPHYS2_EN_BASIC_GEN INP INM EN HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=1n	
+ T=10
EIN INP1 INM1 INP INM 1 
EHYS INM2 INM1 VALUE { IF( V(1) > {VTHRESH},-V(HYS)/2,V(HYS)/2) }
EOUT OUT 0 VALUE { IF(V(EN)>{VTHRESH},IF( V(INP1)>V(INM2), {VDD} ,{VSS}),{VSS}) }
R1 OUT 1 1
C1 1 0 {T*1e-9}
RINP1 INP1 0 10K
RINM2 INM2 0 10K
.ENDS COMPHYS2_EN_BASIC_GEN
*$
.SUBCKT SRLATCHNOP_BASIC_NEW  Q Qb R S  PARAMS:  ic=1 thresh=2.5 vdd=5 vss=0
C_C1         Q 0  1n IC={IC} 
C_C2         0 QB 1n  
E_ABM5         N00055 0 VALUE { if(v(R) >{THRESH}& v(S)<{THRESH},{VSS},
+ if(v(S)>{THRESH} & v(R)<{THRESH},{VDD},V(Q)))    }
R_R1         N00055 Q  1  
E_ABM6         N14322195 0 VALUE { IF(V(Q)<{THRESH},{VDD},{VSS})    }
R_R2         N14322195 QB  1  
.ENDS SRLATCHNOP_BASIC_NEW 
*$
.SUBCKT COMPHYS2_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=1n	
+ T=10
EIN INP1 INM1 INP INM 1 
EHYS INM2 INM1 VALUE { IF( V(1) > {VTHRESH},-V(HYS)/2,V(HYS)/2) }
EOUT OUT 0 VALUE { IF( V(INP1)>V(INM2), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 {T*1e-9}
RINP1 INP1 0 10K
RINM2 INM2 0 10K
.ENDS COMPHYS2_BASIC_GEN
*$
.SUBCKT CCCS_LIMIT IN1 IN2 OUT1 OUT2 PARAMS: imin=-1 imax=1 gain=1 
G_G1         OUT1 OUT2 VALUE { LIMIT({GAIN}*V(N00198, 0),{IMIN},{IMAX}) }
R_R1         N00211 N00198  1  
C_C1         0 N00198  0.1n 
H_H1         N00211 0 VH_H1 1
VH_H1         IN1 IN2 0V 
.ENDS CCCS_LIMIT
*$
.SUBCKT BUF_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.443}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS BUF_DELAY_BASIC_GEN
*$
.SUBCKT COMPHYS_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=1n	
EIN INP1 INM1 INP INM 1 
EHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-V(HYS),0) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 {DELAY*1.443}
RINP1 INP1 0 1K
.ENDS COMPHYS_BASIC_GEN
*$
.SUBCKT VCCS_LIMIT  IN1 IN2 OUTP OUTN PARAMS: IMIN=0 IMAX=1m GAIN=30u
G_U1_ABM2I4     OUTP OUTN VALUE { {LIMIT((V(IN1) - V(IN2))*{GAIN}, {IMIN},
+ {IMAX})}    }
.ENDS VCCS_LIMIT
*$
.SUBCKT AND4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=1n 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH} &
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 {DELAY*1.443}
.ENDS AND4_BASIC_GEN
*$
.SUBCKT NAND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=1n 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 {DELAY*1.443}
.ENDS NAND2_BASIC_GEN
*$
.SUBCKT VCVS_LIMIT  IN1 IN2 OUTP OUTN PARAMS: VMIN=0 VMAX=1m GAIN=30u
E_U1_ABM2I4     OUTP OUTN VALUE { {LIMIT((V(IN1) - V(IN2))*{GAIN}, {VMIN},
+ {VMAX})}    }
.ENDS VCVS_LIMIT
*$
*$
.SUBCKT INV_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS INV_DELAY_BASIC_GEN
*$
.SUBCKT CESR IN OUT
+ PARAMS:  C=100u ESR=0.01 X=1 IC=0
C	IN 1  {C*X} IC={IC}
RESR	1 OUT {ESR/X}
.ENDS CESR
*$
.SUBCKT LDCR IN OUT
+ PARAMS:  L=1u DCR=0.01 IC=0
L	IN 1  {L} IC={IC}
RDCR	1 OUT {DCR}
.ENDS LDCR
*$