Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 91C8D8C9DB1
	for <lists+qemu-devel@lfdr.de>; Mon, 20 May 2024 14:53:04 +0200 (CEST)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1s92Uz-0005iH-F3; Mon, 20 May 2024 08:52:17 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <rkanwal@rivosinc.com>)
 id 1s92Ux-0005g7-DX
 for qemu-devel@nongnu.org; Mon, 20 May 2024 08:52:15 -0400
Received: from mail-pl1-x629.google.com ([2607:f8b0:4864:20::629])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <rkanwal@rivosinc.com>)
 id 1s92Uu-0004Q8-PU
 for qemu-devel@nongnu.org; Mon, 20 May 2024 08:52:15 -0400
Received: by mail-pl1-x629.google.com with SMTP id
 d9443c01a7336-1ec41d82b8bso83141795ad.2
 for <qemu-devel@nongnu.org>; Mon, 20 May 2024 05:52:12 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=rivosinc-com.20230601.gappssmtp.com; s=20230601; t=1716209529; x=1716814329;
 darn=nongnu.org; 
 h=content-transfer-encoding:mime-version:references:in-reply-to
 :message-id:date:subject:cc:to:from:from:to:cc:subject:date
 :message-id:reply-to;
 bh=3thsVkbeZ10hLn8Zsk4RYDelVMSTQcDxwIaMc8H6dwI=;
 b=XqS2/dZVQEOg2AcZ5nSgbavdxjWnFp6EjCjyaTamBMVKLoFoh9cgQ3Xll3GIO9vrrY
 xIMYeqR76WsIoYyL2PGHxbwH+e9nkg0z60S9PWQOHkq9jWMEJZ8YD/QUKGZ+LVmp8LOI
 9VrBmJi2gSShLL3DbSusUZzY6plHgv2Az6+Ak9Znwuz9Bo7iJBeIOmzkWdp5Pvxl9Kw3
 CdEQiXHRf8Qcr7yEX3uHSp5wYkGQQ3fYvlDRGemhobJE8EzmNWCR8vWx3FL6yC6dxdr0
 wOB8FnCw63cN0GidBiNsdgeoKjN9JbRv95uae/Nmxzr3NXV69dnJA/eAAR7h7ygv3nzM
 maPg==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20230601; t=1716209529; x=1716814329;
 h=content-transfer-encoding:mime-version:references:in-reply-to
 :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc
 :subject:date:message-id:reply-to;
 bh=3thsVkbeZ10hLn8Zsk4RYDelVMSTQcDxwIaMc8H6dwI=;
 b=PNhfGdrP2iB0rXSHdemFD4aM6BKe4v0OIabuTuPriINBqxffam3aBqBNIfxHxewPXc
 czshVWYBXXW+gtGSEUGucdMu8Mf6os03A9e0tFmhVP6CMmlTgVmHhJSbQcRCoqnv+ZsG
 Lg4wQfEixBhUj5OPnd4Dc+xhzX1nZ2Xq+mreC1qkUZd9L+n0n+afGIUfSLueoBE4LCGo
 iiLtzV+rGgV5nOm2dU0I+D7M4/mw1NXTwNWLS0pR01ijRZirfofnMfl4bk/GbBVwZ/JO
 EGAGUq2TAmlmsp4BRuQ9GvOLAbAreOnfvObAVhSgSeZvFy/jfv10Asv/0h3mtAR2UzMB
 4wDA==
X-Forwarded-Encrypted: i=1;
 AJvYcCV5B4gB7UCa0oviyPVrC5aZku6XA8CEX5rAOS0o/S1mayQSSmFQMRotzupPdu3Jci/vwKE6KP0lG7aEyZ6TKCrJEOij6+Y=
X-Gm-Message-State: AOJu0YyXLiAITQ8ED06kJjD5evCCh9E7VA/+P5c9scpRfmwXq5RqM0xS
 zDD5YITSjCLANLcGqP+b5nsGgnJo5zL7Q/TGZiVf/vS8zMXAUCv9YR/o51rTFsg=
X-Google-Smtp-Source: AGHT+IHw4jklGUA5kfc/IiQCXYLxobMxv5z+SVUAKXfBq39OBqcYcySEa8m50VkHAjyyZv+1nmRlkQ==
X-Received: by 2002:a17:902:6ac5:b0:1e8:2c8d:b749 with SMTP id
 d9443c01a7336-1ef43e25e67mr279831485ad.30.1716209529510; 
 Mon, 20 May 2024 05:52:09 -0700 (PDT)
Received: from localhost.localdomain ([51.52.155.79])
 by smtp.gmail.com with ESMTPSA id
 d9443c01a7336-1ef0c139465sm202905145ad.269.2024.05.20.05.52.06
 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
 Mon, 20 May 2024 05:52:09 -0700 (PDT)
From: Rajnesh Kanwal <rkanwal@rivosinc.com>
To: qemu-riscv@nongnu.org,
	qemu-devel@nongnu.org
Cc: alistair.francis@wdc.com, bin.meng@windriver.com, liweiwei@iscas.ac.cn,
 dbarboza@ventanamicro.com, zhiwei_liu@linux.alibaba.com,
 atishp@rivosinc.com, apatel@ventanamicro.com, rkanwal@rivosinc.com
Subject: [PATCH v2 1/2] target/riscv: Extend virtual irq csrs masks to be 64
 bit wide.
Date: Mon, 20 May 2024 13:51:56 +0100
Message-Id: <20240520125157.311503-2-rkanwal@rivosinc.com>
X-Mailer: git-send-email 2.34.1
In-Reply-To: <20240520125157.311503-1-rkanwal@rivosinc.com>
References: <20240520125157.311503-1-rkanwal@rivosinc.com>
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
Received-SPF: pass client-ip=2607:f8b0:4864:20::629;
 envelope-from=rkanwal@rivosinc.com; helo=mail-pl1-x629.google.com
X-Spam_score_int: -18
X-Spam_score: -1.9
X-Spam_bar: -
X-Spam_report: (-1.9 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org

AIA extends the width of all IRQ CSRs to 64bit even
in 32bit systems by adding missing half CSRs.

This seems to be missed while adding support for
virtual IRQs. The whole logic seems to be correct
except the width of the masks.

Fixes: 1697837ed9 ("target/riscv: Add M-mode virtual interrupt and IRQ filtering support.")
Fixes: 40336d5b1d ("target/riscv: Add HS-mode virtual interrupt and IRQ filtering support.")

Signed-off-by: Rajnesh Kanwal <rkanwal@rivosinc.com>
Reviewed-by: Daniel Henrique Barboza <dbarboza@ventanamicro.com>
---
 target/riscv/csr.c | 14 +++++++-------
 1 file changed, 7 insertions(+), 7 deletions(-)

diff --git a/target/riscv/csr.c b/target/riscv/csr.c
index 6b460ee0e8..152796ebc0 100644
--- a/target/riscv/csr.c
+++ b/target/riscv/csr.c
@@ -1200,18 +1200,18 @@ static const target_ulong sstatus_v1_10_mask = SSTATUS_SIE | SSTATUS_SPIE |
  */
 
 /* Bit STIP can be an alias of mip.STIP that's why it's writable in mvip. */
-static const target_ulong mvip_writable_mask = MIP_SSIP | MIP_STIP | MIP_SEIP |
+static const uint64_t mvip_writable_mask = MIP_SSIP | MIP_STIP | MIP_SEIP |
                                     LOCAL_INTERRUPTS;
-static const target_ulong mvien_writable_mask = MIP_SSIP | MIP_SEIP |
+static const uint64_t mvien_writable_mask = MIP_SSIP | MIP_SEIP |
                                     LOCAL_INTERRUPTS;
 
-static const target_ulong sip_writable_mask = SIP_SSIP | LOCAL_INTERRUPTS;
-static const target_ulong hip_writable_mask = MIP_VSSIP;
-static const target_ulong hvip_writable_mask = MIP_VSSIP | MIP_VSTIP |
+static const uint64_t sip_writable_mask = SIP_SSIP | LOCAL_INTERRUPTS;
+static const uint64_t hip_writable_mask = MIP_VSSIP;
+static const uint64_t hvip_writable_mask = MIP_VSSIP | MIP_VSTIP |
                                     MIP_VSEIP | LOCAL_INTERRUPTS;
-static const target_ulong hvien_writable_mask = LOCAL_INTERRUPTS;
+static const uint64_t hvien_writable_mask = LOCAL_INTERRUPTS;
 
-static const target_ulong vsip_writable_mask = MIP_VSSIP | LOCAL_INTERRUPTS;
+static const uint64_t vsip_writable_mask = MIP_VSSIP | LOCAL_INTERRUPTS;
 
 const bool valid_vm_1_10_32[16] = {
     [VM_1_10_MBARE] = true,
-- 
2.34.1


