@00
//============================R2 type===================
0110000100110011  //LDI rd <- k 		X[1] <- 51
0110001000000001  //LDI rd <- k 		X[2] <- 1
0010100000000000  //NOP
0010100000000000  //NOP
0010100000000000  //NOP
1000001000100000  //ADD rd <- rd+rs 		X[2] <- 51+1 52  52 0011_0100
0010100000000000  //NOP
0010100000000000  //NOP
0010100000000000  //NOP
0111001000000001  //STD [A] <- rs 		RAM[1] <- X[2]


1000101000100000  //SUB rd <- rd-rs 		X[2] <- 52-51 1  1 0000_0001
0010100000000000  //NOP
0010100000000000  //NOP
0010100000000000  //NOP
0111001000000010  //STD [A] <- rs 		RAM[2] <- X[2]


1001001000100000  //AND rd <- rd&rs 		X[2] <- 0000_0001		DEC 1
0010100000000000  //NOP
0010100000000000  //NOP
0010100000000000  //NOP
0111001000000011  //STD [A] <- rs 		RAM[3] <- X[2]


1001101000100000  //OR rd <- rd|rs 		X[2] <- 0011_0011		DEC 51
0010100000000000  //NOP
0010100000000000  //NOP
0010100000000000  //NOP
0111001000000100  //STD [A] <- rs 		RAM[4] <- X[2]


1011001000100000  //EOR rd <- rd^rs 		X[2] <- 0000_0000		DEC 0
0010100000000000  //NOP
0010100000000000  //NOP
0010100000000000  //NOP
0111001000000101  //STD [A] <- rs 		RAM[5] <- X[2] 

//============================I type===================
0110001100100011  //LDI rd <- k 		X[3] <- 35
0110010000000110  //LDI rd <- k 		X[4] <- 6
0010100000000000  //NOP
0010100000000000  //NOP
0010100000000000  //NOP


0100001100000001  //ADDI rd <- rd+k 		X[3] <- X[3]+1  36	 BIN 0010_0100
0100110000000001  //SUBI rd <- rd-k 		X[4] <- X[4]-1  5	 BIN 0000_0101
0010100000000000  //NOP
0010100000000000  //NOP
0010100000000000  //NOP
0111001100000110  //STD [A] <- rs 		RAM[6] <- X[3]
0010100000000000  //NOP
0010100000000000  //NOP
0010100000000000  //NOP
0111010000000111  //STD [A] <- rs 		RAM[7] <- X[4]


0101001100000001  //ANDI rd <- rd&k 		X[3] <- X[3]&1 0	 BIN 0000_0000 
0101110000000010  //ORI rd <- rd|k 		X[4] <- X[4]|2 7	 BIN 0000_0111
0010100000000000  //NOP
0010100000000000  //NOP
0010100000000000  //NOP
0111001100001000  //STD [A] <- rs 		RAM[8] <- X[3]
0010100000000000  //NOP
0010100000000000  //NOP
0010100000000000  //NOP
0111010000001001  //STD [A] <- rs 		RAM[9] <- X[4]

//=========================R1 type==========================
0110010000110011  //LDI rd <- k 		X[4] <- 51
0110010100000010  //LDI rd <- k 		X[5] <- 2
0110011000000010  //LDI rd <- k 		X[6] <- 2

0010100000000000  //NOP
1110010000000000  //NOT rd <- ~rd 		X[4] <- ~X[4]=204	 BIN 1100_1100
1110110100000000  //SHL rd <- rd<<1 		X[5] <- X[5]<<1 4	 BIN 0000_0100
1111011000000000  //SHR rd <- rd>>1 		X[6] <- X[6]>>1 1 		BIN 0000_0001

0111010000001010  //STD [A] <- rs 		RAM[10] <- X[4]
0010100000000000  //NOP
0010100000000000  //NOP
0010100000000000  //NOP
0111010100001011  //STD [A] <- rs 		RAM[11] <- X[5]
0010100000000000  //NOP
0010100000000000  //NOP
0010100000000000  //NOP
0111011000001100  //STD [A] <- rs 		RAM[12] <- X[6]

//------------------------------LDD and check result from output---------------
0110100100000001  //LDD rd <- [A]  	X[1] <- RAM[1]		52
0010100100000001  //NOP
0010100000000000  //NOP
0010100000000000  //NOP
0110101000000010  //LDD rd <- [A]  	X[2] <- RAM[2]		1
0010101000000010  //NOP
0010100000000000  //NOP
0010100000000000  //NOP
0110101100000011  //LDD rd <- [A]  	X[3] <- RAM[3]		1
0010101100000011  //NOP
0010100000000000  //NOP
0010100000000000  //NOP
0110110000000100  //LDD rd <- [A]  	X[4] <- RAM[4]		51
0010110000000100  //NOP
0010100000000000  //NOP
0010100000000000  //NOP
0110110100000101  //LDD rd <- [A]  	X[5] <- RAM[5]		0
0010110100000101  //NOP
0010100000000000  //NOP
0010100000000000  //NOP
0110111000000110  //LDD rd <- [A]  	X[6] <- RAM[6]		36
0010111000000110  //NOP
0010100000000000  //NOP
0010100000000000  //NOP
0110111100000111  //LDD rd <- [A]  	X[7] <- RAM[7]		5
0010111100000111  //NOP
0010100000000000  //NOP
0010100000000000  //NOP
0110100100001000  //LDD rd <- [A]  	X[1] <- RAM[8]		0
0010100100001000  //NOP
0010100000000000  //NOP
0010100000000000  //NOP
0110101000001001  //LDD rd <- [A]  	X[2] <- RAM[9]		7
0010101000001001  //NOP
0010100000000000  //NOP
0010100000000000  //NOP
0110101100001010  //LDD rd <- [A]  	X[3] <- RAM[10]		204
0010101100001010  //NOP
0010100000000000  //NOP
0010100000000000  //NOP
0110110000001011  //LDD rd <- [A]  	X[4] <- RAM[11]		4
0010110000001011  //NOP
0010100000000000  //NOP
0010100000000000  //NOP
0110110100001100  //LDD rd <- [A]  	X[5] <- RAM[12]		1

0010110100001100  //NOP
0010100000000000  //NOP
0010100000000000  //NOP
0010100000000000  //NOP
0010100000000000  //NOP
0010100000000000  //NOP
0010100000000000  //NOP
0010100000000000  //NOP