---------------------Generating device model using external script:---------------------
cd scripts && ./device_model_gen.py -NR 8 -NC 8 -Arch RIKEN && cd ..
====================================================
============ Universal GRAMM (UGRAMM) ==============
======= helper script: Device Model Generator ======
====================================================

Generating device model for the following CGRA configuration: 
> Arch: RIKEN
> NR: 8
> NC: 8
Creating RIKEN architecture!!


pragma for the device model: 

 /* ------- Device model pragma ------- 
[SupportedOps] = {ALU, FADD, FSUB, FMUL, FDIV}; 
[SupportedOps] = {MemPort, INPUT, OUTPUT}; 
[SupportedOps] = {Constant, CONST}; 
*/

 
 
---------------------Executing UGRAMM and producing mapping result in ordered_dot_output.dot & unpositioned_dot_output---------------------
make && ./UGRAMM --seed 12 --verbose_level 0 --dfile scripts/riken_8_8.dot --afile Kernels/Conv_Balance/conv_nounroll_Balance.dot --config config.json --drc_verbose_level 1
make: 'UGRAMM' is up to date.
[2024-10-19 23:58:23.593] [UGRAMM] [info] Parsed JSON file {"lock-nodes":["FMUL_9::pe.w32.c4.r6.alu","FMUL_11::pe.w32.c4.r4.alu","FMUL_13::pe.w32.c3.r3.alu"],"skip-placement":["Constant"]} 
[2024-10-19 23:58:23.593] [UGRAMM] [info] Normalized JSON {"LOCK-NODES":["FMUL_9::PE.W32.C4.R6.ALU","FMUL_11::PE.W32.C4.R4.ALU","FMUL_13::PE.W32.C3.R3.ALU"],"SKIP-PLACEMENT":["CONSTANT"]} 
[2024-10-19 23:58:23.593] [UGRAMM] [info] Parsed Device-Model Pragma: 
[ALU] :: ALU :: FADD :: FSUB :: FMUL :: FDIV
[CONSTANT] :: CONSTANT :: CONST
[MEMPORT] :: MEMPORT :: INPUT :: OUTPUT
[2024-10-19 23:58:23.637] [UGRAMM] [info] Checking compatibility of SupportedOps of [ALU]
[2024-10-19 23:58:23.637] [UGRAMM] [info] [PASSED] The token FADD found in ALU
[2024-10-19 23:58:23.637] [UGRAMM] [info] [PASSED] The token FMUL found in ALU
[2024-10-19 23:58:23.637] [UGRAMM] [info] Checking compatibility of SupportedOps of [CONSTANT]
[2024-10-19 23:58:23.637] [UGRAMM] [info] [PASSED] The token CONST found in CONSTANT
[2024-10-19 23:58:23.637] [UGRAMM] [info] Checking compatibility of SupportedOps of [MEMPORT]
[2024-10-19 23:58:23.637] [UGRAMM] [info] [PASSED] The token INPUT found in MEMPORT
[2024-10-19 23:58:23.637] [UGRAMM] [info] [PASSED] The token OUTPUT found in MEMPORT
[2024-10-19 23:58:23.638] [UGRAMM] [info] [H] Ignoring placement for application node :: {Const_27|float32=5.00} 
[2024-10-19 23:58:23.638] [UGRAMM] [info] [H] Ignoring placement for application node :: {Const_28|float32=13.00} 
[2024-10-19 23:58:23.638] [UGRAMM] [info] [H] Ignoring placement for application node :: {Const_29|float32=9.00} 
[2024-10-19 23:58:23.638] [UGRAMM] [info] [H] Ignoring placement for application node :: {Const_30|float32=11.00} 
[2024-10-19 23:58:23.638] [UGRAMM] [info] [H] Ignoring placement for application node :: {Const_31|float32=3.00} 
[2024-10-19 23:58:23.638] [UGRAMM] [info] [H] Ignoring placement for application node :: {Const_32|float32=15.00} 
[2024-10-19 23:58:23.638] [UGRAMM] [info] [H] Ignoring placement for application node :: {Const_33|float32=17.00} 
[2024-10-19 23:58:23.638] [UGRAMM] [info] [H] Ignoring placement for application node :: {Const_34|float32=7.00} 
[2024-10-19 23:58:23.638] [UGRAMM] [info] [H] Ignoring placement for application node :: {Const_35|float32=19.00} 
[2024-10-19 23:58:23.638] [UGRAMM] [info] [Success] Application DFG node FMUL_11 has one-to-one lock to the device model node PE.W32.C4.R4.ALU
[2024-10-19 23:58:23.638] [UGRAMM] [info] [Success] Application DFG node FMUL_13 has one-to-one lock to the device model node PE.W32.C3.R3.ALU
[2024-10-19 23:58:23.638] [UGRAMM] [info] [Success] Application DFG node FMUL_9 has one-to-one lock to the device model node PE.W32.C4.R6.ALU
[2024-10-19 23:58:23.638] [DRC Checks] [info] --------------------------------------------------
[2024-10-19 23:58:23.638] [DRC Checks] [info] Executing DRC Rules Check
[2024-10-19 23:58:23.638] [DRC Checks] [info] --------------------------------------------------
[2024-10-19 23:58:23.850] [DRC Checks] [info] --------------------------------------------------
[2024-10-19 23:58:23.851] [DRC Checks] [info] DRC Passed --- Continueing to UGRAMM Mapping
[2024-10-19 23:58:23.851] [DRC Checks] [info] --------------------------------------------------
[2024-10-19 23:58:23.851] [UGRAMM] [info] ***** BEGINNING OUTER WHILE LOOP ***** ITER 1
[2024-10-19 23:58:24.537] [UGRAMM] [info] TOTAL OVERUSE: 5
[2024-10-19 23:58:24.537] [UGRAMM] [info] ***** BEGINNING OUTER WHILE LOOP ***** ITER 2
[2024-10-19 23:58:25.835] [UGRAMM] [info] TOTAL OVERUSE: 0
[2024-10-19 23:58:25.835] [UGRAMM] [info] FRACTION OVERLAP: 0.0
[2024-10-19 23:58:25.835] [UGRAMM] [info] SUCCESS! :: [iterCount] :: 2 :: [frac] :: 0.0 :: [num_vertices(H)] :: 36
[2024-10-19 23:58:25.835] [UGRAMM] [info] ** routing for FADD_18 | (PE.W32.C2.R2.ALU)'s output pin :: 
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 363 	 PE.W32.C2.R2.ALU.OUTPINA
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 345 	 PE.W32.C2.R2.CROSSBAR_MUX_SW
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 493 	 PE.W32.C3.R1.CROSSBAR_MUX_PEINA
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 495 	 PE.W32.C3.R1.MUX_A
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 500 	 PE.W32.C3.R1.ALU.INPINA
[2024-10-19 23:58:25.835] [UGRAMM] [info] ** routing for FADD_19 | (PE.W32.C4.R3.ALU)'s output pin :: 
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 703 	 PE.W32.C4.R3.ALU.OUTPINA
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 687 	 PE.W32.C4.R3.CROSSBAR_MUX_NW
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 506 	 PE.W32.C3.R2.CROSSBAR_MUX_W
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 494 	 PE.W32.C3.R1.CROSSBAR_MUX_PEINB
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 496 	 PE.W32.C3.R1.MUX_B
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 502 	 PE.W32.C3.R1.ALU.INPINB
[2024-10-19 23:58:25.835] [UGRAMM] [info] ** routing for FADD_20 | (PE.W32.C3.R2.ALU)'s output pin :: 
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 522 	 PE.W32.C3.R2.ALU.OUTPINA
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 508 	 PE.W32.C3.R2.CROSSBAR_MUX_N
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 354 	 PE.W32.C2.R2.CROSSBAR_MUX_PEINB
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 356 	 PE.W32.C2.R2.MUX_B
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 362 	 PE.W32.C2.R2.ALU.INPINB
[2024-10-19 23:58:25.835] [UGRAMM] [info] ** routing for FADD_21 | (PE.W32.C2.R4.ALU)'s output pin :: 
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 403 	 PE.W32.C2.R4.ALU.OUTPINA
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 384 	 PE.W32.C2.R4.CROSSBAR_MUX_S
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 545 	 PE.W32.C3.R4.CROSSBAR_MUX_SW
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 694 	 PE.W32.C4.R3.CROSSBAR_MUX_PEINB
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 696 	 PE.W32.C4.R3.MUX_B
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 702 	 PE.W32.C4.R3.ALU.INPINB
[2024-10-19 23:58:25.835] [UGRAMM] [info] ** routing for FADD_22 | (PE.W32.C6.R5.ALU)'s output pin :: 
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 1062 	 PE.W32.C6.R5.ALU.OUTPINA
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 1047 	 PE.W32.C6.R5.CROSSBAR_MUX_NW
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 869 	 PE.W32.C5.R4.CROSSBAR_MUX_N
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 707 	 PE.W32.C4.R4.CROSSBAR_MUX_NW
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 527 	 PE.W32.C3.R3.CROSSBAR_MUX_NW
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 353 	 PE.W32.C2.R2.CROSSBAR_MUX_PEINA
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 355 	 PE.W32.C2.R2.MUX_A
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 361 	 PE.W32.C2.R2.ALU.INPINA
[2024-10-19 23:58:25.835] [UGRAMM] [info] ** routing for FADD_23 | (PE.W32.C5.R3.ALU)'s output pin :: 
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 862 	 PE.W32.C5.R3.ALU.OUTPINA
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 848 	 PE.W32.C5.R3.CROSSBAR_MUX_N
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 693 	 PE.W32.C4.R3.CROSSBAR_MUX_PEINA
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 695 	 PE.W32.C4.R3.MUX_A
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 700 	 PE.W32.C4.R3.ALU.INPINA
[2024-10-19 23:58:25.835] [UGRAMM] [info] ** routing for FADD_24 | (PE.W32.C4.R2.ALU)'s output pin :: 
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 683 	 PE.W32.C4.R2.ALU.OUTPINA
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 669 	 PE.W32.C4.R2.CROSSBAR_MUX_N
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 514 	 PE.W32.C3.R2.CROSSBAR_MUX_PEINB
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 516 	 PE.W32.C3.R2.MUX_B
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 521 	 PE.W32.C3.R2.ALU.INPINB
[2024-10-19 23:58:25.835] [UGRAMM] [info] ** routing for FADD_25 | (PE.W32.C3.R1.ALU)'s output pin :: 
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 503 	 PE.W32.C3.R1.ALU.OUTPINA
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 486 	 PE.W32.C3.R1.CROSSBAR_MUX_W
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 474 	 PE.W32.C3.R0.CROSSBAR_MUX_PEINB
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 867 	 LS.W32.C0.R2.MEMPORT.INPINA
[2024-10-19 23:58:25.835] [UGRAMM] [info] ** routing for FMUL_10 | (PE.W32.C4.R7.ALU)'s output pin :: 
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 783 	 PE.W32.C4.R7.ALU.OUTPINA
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 766 	 PE.W32.C4.R7.CROSSBAR_MUX_W
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 744 	 PE.W32.C4.R6.CROSSBAR_MUX_SW
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 886 	 PE.W32.C5.R5.CROSSBAR_MUX_W
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 865 	 PE.W32.C5.R4.CROSSBAR_MUX_W
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 852 	 PE.W32.C5.R3.CROSSBAR_MUX_PEINA
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 854 	 PE.W32.C5.R3.MUX_A
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 860 	 PE.W32.C5.R3.ALU.INPINA
[2024-10-19 23:58:25.835] [UGRAMM] [info] ** routing for FMUL_11 | (PE.W32.C4.R4.ALU)'s output pin :: 
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 722 	 PE.W32.C4.R4.ALU.OUTPINA
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 705 	 PE.W32.C4.R4.CROSSBAR_MUX_SW
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 853 	 PE.W32.C5.R3.CROSSBAR_MUX_PEINB
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 855 	 PE.W32.C5.R3.MUX_B
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 861 	 PE.W32.C5.R3.ALU.INPINB
[2024-10-19 23:58:25.835] [UGRAMM] [info] ** routing for FMUL_12 | (PE.W32.C6.R6.ALU)'s output pin :: 
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 1082 	 PE.W32.C6.R6.ALU.OUTPINA
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 1065 	 PE.W32.C6.R6.CROSSBAR_MUX_W
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 1053 	 PE.W32.C6.R5.CROSSBAR_MUX_PEINB
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 1055 	 PE.W32.C6.R5.MUX_B
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 1061 	 PE.W32.C6.R5.ALU.INPINB
[2024-10-19 23:58:25.835] [UGRAMM] [info] ** routing for FMUL_13 | (PE.W32.C3.R3.ALU)'s output pin :: 
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 543 	 PE.W32.C3.R3.ALU.OUTPINA
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 529 	 PE.W32.C3.R3.CROSSBAR_MUX_NE
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 393 	 PE.W32.C2.R4.CROSSBAR_MUX_PEINA
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 395 	 PE.W32.C2.R4.MUX_A
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 400 	 PE.W32.C2.R4.ALU.INPINA
[2024-10-19 23:58:25.835] [UGRAMM] [info] ** routing for FMUL_14 | (PE.W32.C2.R6.ALU)'s output pin :: 
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 443 	 PE.W32.C2.R6.ALU.OUTPINA
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 428 	 PE.W32.C2.R6.CROSSBAR_MUX_NW
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 245 	 PE.W32.C1.R5.CROSSBAR_MUX_SW
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 386 	 PE.W32.C2.R4.CROSSBAR_MUX_W
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 365 	 PE.W32.C2.R3.CROSSBAR_MUX_SW
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 513 	 PE.W32.C3.R2.CROSSBAR_MUX_PEINA
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 515 	 PE.W32.C3.R2.MUX_A
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 520 	 PE.W32.C3.R2.ALU.INPINA
[2024-10-19 23:58:25.835] [UGRAMM] [info] ** routing for FMUL_15 | (PE.W32.C5.R4.ALU)'s output pin :: 
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 883 	 PE.W32.C5.R4.ALU.OUTPINA
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 866 	 PE.W32.C5.R4.CROSSBAR_MUX_NW
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 686 	 PE.W32.C4.R3.CROSSBAR_MUX_W
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 673 	 PE.W32.C4.R2.CROSSBAR_MUX_PEINA
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 675 	 PE.W32.C4.R2.MUX_A
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 681 	 PE.W32.C4.R2.ALU.INPINA
[2024-10-19 23:58:25.835] [UGRAMM] [info] ** routing for FMUL_16 | (PE.W32.C3.R7.ALU)'s output pin :: 
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 622 	 PE.W32.C3.R7.ALU.OUTPINA
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 606 	 PE.W32.C3.R7.CROSSBAR_MUX_W
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 586 	 PE.W32.C3.R6.CROSSBAR_MUX_W
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 567 	 PE.W32.C3.R5.CROSSBAR_MUX_NW
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 394 	 PE.W32.C2.R4.CROSSBAR_MUX_PEINB
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 396 	 PE.W32.C2.R4.MUX_B
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 402 	 PE.W32.C2.R4.ALU.INPINB
[2024-10-19 23:58:25.835] [UGRAMM] [info] ** routing for FMUL_17 | (PE.W32.C5.R0.ALU)'s output pin :: 
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 803 	 PE.W32.C5.R0.ALU.OUTPINA
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 789 	 PE.W32.C5.R0.CROSSBAR_MUX_NE
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 651 	 PE.W32.C4.R1.CROSSBAR_MUX_E
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 674 	 PE.W32.C4.R2.CROSSBAR_MUX_PEINB
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 676 	 PE.W32.C4.R2.MUX_B
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 682 	 PE.W32.C4.R2.ALU.INPINB
[2024-10-19 23:58:25.835] [UGRAMM] [info] ** routing for FMUL_9 | (PE.W32.C4.R6.ALU)'s output pin :: 
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 763 	 PE.W32.C4.R6.ALU.OUTPINA
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 743 	 PE.W32.C4.R6.CROSSBAR_MUX_S
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 905 	 PE.W32.C5.R6.CROSSBAR_MUX_SW
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 1052 	 PE.W32.C6.R5.CROSSBAR_MUX_PEINA
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 1054 	 PE.W32.C6.R5.MUX_A
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 1060 	 PE.W32.C6.R5.ALU.INPINA
[2024-10-19 23:58:25.835] [UGRAMM] [info] ** routing for Load_0 | (LS.W32.C9.R4.MEMPORT)'s output pin :: 
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 512 	 LS.W32.C9.R4.MEMPORT.OUTPINA
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 927 	 PE.W32.C5.R7.CROSSBAR_MUX_NW
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 752 	 PE.W32.C4.R6.CROSSBAR_MUX_PEINA
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 754 	 PE.W32.C4.R6.MUX_A
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 761 	 PE.W32.C4.R6.ALU.INPINA
[2024-10-19 23:58:25.835] [UGRAMM] [info] ** routing for Load_1 | (LS.W32.C9.R3.MEMPORT)'s output pin :: 
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 479 	 LS.W32.C9.R3.MEMPORT.OUTPINA
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 773 	 PE.W32.C4.R7.CROSSBAR_MUX_PEINA
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 775 	 PE.W32.C4.R7.MUX_A
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 781 	 PE.W32.C4.R7.ALU.INPINA
[2024-10-19 23:58:25.835] [UGRAMM] [info] ** routing for Load_2 | (LS.W32.C9.R6.MEMPORT)'s output pin :: 
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 579 	 LS.W32.C9.R6.MEMPORT.OUTPINA
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 50 	 PE.W32.C7.R7.CROSSBAR_MUX_N
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 1086 	 PE.W32.C6.R7.CROSSBAR_MUX_NW
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 907 	 PE.W32.C5.R6.CROSSBAR_MUX_NW
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 726 	 PE.W32.C4.R5.CROSSBAR_MUX_W
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 713 	 PE.W32.C4.R4.CROSSBAR_MUX_PEINA
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 715 	 PE.W32.C4.R4.MUX_A
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 720 	 PE.W32.C4.R4.ALU.INPINA
[2024-10-19 23:58:25.835] [UGRAMM] [info] ** routing for Load_3 | (LS.W32.C9.R5.MEMPORT)'s output pin :: 
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 546 	 LS.W32.C9.R5.MEMPORT.OUTPINA
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 1085 	 PE.W32.C6.R7.CROSSBAR_MUX_W
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 1072 	 PE.W32.C6.R6.CROSSBAR_MUX_PEINA
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 1074 	 PE.W32.C6.R6.MUX_A
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 1080 	 PE.W32.C6.R6.ALU.INPINA
[2024-10-19 23:58:25.835] [UGRAMM] [info] ** routing for Load_4 | (LS.W32.C0.R5.MEMPORT)'s output pin :: 
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 279 	 LS.W32.C0.R5.MEMPORT.OUTPINA
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 949 	 PE.W32.C6.R0.CROSSBAR_MUX_NE
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 809 	 PE.W32.C5.R1.CROSSBAR_MUX_NE
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 670 	 PE.W32.C4.R2.CROSSBAR_MUX_NE
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 532 	 PE.W32.C3.R3.CROSSBAR_MUX_PEINA
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 536 	 PE.W32.C3.R3.MUX_A
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 541 	 PE.W32.C3.R3.ALU.INPINA
[2024-10-19 23:58:25.835] [UGRAMM] [info] ** routing for Load_5 | (LS.W32.C9.R0.MEMPORT)'s output pin :: 
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 379 	 LS.W32.C9.R0.MEMPORT.OUTPINA
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 285 	 PE.W32.C1.R7.CROSSBAR_MUX_SW
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 433 	 PE.W32.C2.R6.CROSSBAR_MUX_PEINA
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 436 	 PE.W32.C2.R6.MUX_A
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 441 	 PE.W32.C2.R6.ALU.INPINA
[2024-10-19 23:58:25.835] [UGRAMM] [info] ** routing for Load_6 | (LS.W32.C9.R1.MEMPORT)'s output pin :: 
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 412 	 LS.W32.C9.R1.MEMPORT.OUTPINA
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 445 	 PE.W32.C2.R7.CROSSBAR_MUX_SW
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 585 	 PE.W32.C3.R6.CROSSBAR_MUX_SW
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 725 	 PE.W32.C4.R5.CROSSBAR_MUX_SW
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 873 	 PE.W32.C5.R4.CROSSBAR_MUX_PEINA
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 875 	 PE.W32.C5.R4.MUX_A
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 881 	 PE.W32.C5.R4.ALU.INPINA
[2024-10-19 23:58:25.835] [UGRAMM] [info] ** routing for Load_7 | (LS.W32.C9.R2.MEMPORT)'s output pin :: 
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 446 	 LS.W32.C9.R2.MEMPORT.OUTPINA
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 613 	 PE.W32.C3.R7.CROSSBAR_MUX_PEINA
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 615 	 PE.W32.C3.R7.MUX_A
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 620 	 PE.W32.C3.R7.ALU.INPINA
[2024-10-19 23:58:25.835] [UGRAMM] [info] ** routing for Load_8 | (LS.W32.C0.R4.MEMPORT)'s output pin :: 
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 246 	 LS.W32.C0.R4.MEMPORT.OUTPINA
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 793 	 PE.W32.C5.R0.CROSSBAR_MUX_PEINA
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 795 	 PE.W32.C5.R0.MUX_A
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 800 	 PE.W32.C5.R0.ALU.INPINA
[2024-10-19 23:58:25.835] [UGRAMM] [info] ** routing for Store_26 | (LS.W32.C0.R2.MEMPORT)'s output pin :: 
[2024-10-19 23:58:25.835] [UGRAMM] [info] 	 Empty vertex model (no-fanouts for the node)
[2024-10-19 23:58:25.835] [UGRAMM] [info] Writing the positioned mapping output in file 'positioned_dot_output.dot'
[2024-10-19 23:58:25.835] [UGRAMM] [info] Writing the unpositioned mapping output in file 'unpositioned_dot_output.dot'
[2024-10-19 23:58:25.837] [UGRAMM] [info] Total time taken for [DRC] :: 0.212073 Seconds
[2024-10-19 23:58:25.837] [UGRAMM] [info] Total time taken for [mapping] :: 1.986297 Seconds
[2024-10-19 23:58:25.837] [UGRAMM] [info] Total time taken for [UGRAMM]:: 2.243728 Seconds
 
 
---------------------Converting the ordered-mapped  positioned_dot_output.dot file into positioned_dot_output.png:---------------------
neato -Tpng positioned_dot_output.dot -o positioned_dot_output.png
 
 
---------------------Converting the unordered-mapped  unpositioned_dot_output.dot file into unpositioned_dot_output.png:---------------------
neato -Tpng unpositioned_dot_output.dot -o unpositioned_dot_output.png
