hal/hal_irq.o: ../hal/hal_irq.c ../hal/hal.h ../hal/cpu_types.h \
 ../hal/hw_reg_access.h \
 C:\legup\examples\github_example\training_libero_projects\training3\softconsole\RV32_simple_gpio\riscv_hal/riscv_hal.h \
 C:\legup\examples\github_example\training_libero_projects\training3\softconsole\RV32_simple_gpio\riscv_hal/riscv_plic.h \
 C:\legup\examples\github_example\training_libero_projects\training3\softconsole\RV32_simple_gpio\riscv_hal/encoding.h

../hal/hal.h:

../hal/cpu_types.h:

../hal/hw_reg_access.h:

C:\legup\examples\github_example\training_libero_projects\training3\softconsole\RV32_simple_gpio\riscv_hal/riscv_hal.h:

C:\legup\examples\github_example\training_libero_projects\training3\softconsole\RV32_simple_gpio\riscv_hal/riscv_plic.h:

C:\legup\examples\github_example\training_libero_projects\training3\softconsole\RV32_simple_gpio\riscv_hal/encoding.h:
