Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Fri Jun 16 09:52:35 2023
| Host             : LAPTOP-I9H7QH1Q running 64-bit major release  (build 9200)
| Command          : report_power -file top_module_power_routed.rpt -pb top_module_power_summary_routed.pb -rpx top_module_power_routed.rpx
| Design           : top_module
| Device           : xc7a35tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.428        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.354        |
| Device Static (W)        | 0.074        |
| Effective TJA (C/W)      | 4.8          |
| Max Ambient (C)          | 83.0         |
| Junction Temperature (C) | 27.0         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.016 |        7 |       --- |             --- |
| Slice Logic              |     0.117 |    34069 |       --- |             --- |
|   LUT as Logic           |     0.107 |    19730 |     20800 |           94.86 |
|   CARRY4                 |     0.010 |     3813 |      8150 |           46.79 |
|   Register               |    <0.001 |     4356 |     41600 |           10.47 |
|   LUT as Shift Register  |    <0.001 |      194 |      9600 |            2.02 |
|   BUFG                   |    <0.001 |        4 |        32 |           12.50 |
|   F7/F8 Muxes            |    <0.001 |      863 |     32600 |            2.65 |
|   LUT as Distributed RAM |    <0.001 |       24 |      9600 |            0.25 |
|   Others                 |     0.000 |     1723 |       --- |             --- |
| Signals                  |     0.098 |    29838 |       --- |             --- |
| Block RAM                |     0.006 |     34.5 |        50 |           69.00 |
| MMCM                     |     0.106 |        1 |         5 |           20.00 |
| DSPs                     |     0.003 |        8 |        90 |            8.89 |
| I/O                      |     0.008 |       69 |       210 |           32.86 |
| XADC                     |    <0.001 |        1 |       --- |             --- |
| Static Power             |     0.074 |          |           |                 |
| Total                    |     0.428 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.251 |       0.240 |      0.011 |
| Vccaux    |       1.800 |     0.072 |       0.059 |      0.013 |
| Vcco33    |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                                       | Constraint (ns) |
+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-----------------+
| clk_out1_clk_core                                                                          | instance_of_VGA/instance_of_bt/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core |            10.0 |
| clk_out2_clk_core                                                                          | instance_of_VGA/instance_of_bt/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core |            10.0 |
| clkfbout_clk_core                                                                          | instance_of_VGA/instance_of_bt/clk_gen_i0/clk_core_i0/inst/clkfbout_clk_core |            10.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs         |            33.0 |
| instance_of_VGA/instance_of_bt/clk_gen_i0/clk_core_i0/inst/clk_in1                         | clk_sys_IBUF_BUFG                                                            |            10.0 |
+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------------------------------------+-----------+
| Name                                                                                     | Power (W) |
+------------------------------------------------------------------------------------------+-----------+
| top_module                                                                               |     0.354 |
|   dbg_hub                                                                                |     0.003 |
|     inst                                                                                 |     0.003 |
|       BSCANID.u_xsdbm_id                                                                 |     0.003 |
|         CORE_XSDB.UUT_MASTER                                                             |     0.003 |
|           U_ICON_INTERFACE                                                               |     0.002 |
|             U_CMD1                                                                       |    <0.001 |
|             U_CMD2                                                                       |    <0.001 |
|             U_CMD3                                                                       |    <0.001 |
|             U_CMD4                                                                       |    <0.001 |
|             U_CMD5                                                                       |    <0.001 |
|             U_CMD6_RD                                                                    |    <0.001 |
|               U_RD_FIFO                                                                  |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst                                    |    <0.001 |
|                   inst_fifo_gen                                                          |    <0.001 |
|                     gconvfifo.rf                                                         |    <0.001 |
|                       grf.rf                                                             |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                       |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                           |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                           |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                           |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                           |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                         |    <0.001 |
|                           gr1.gr1_int.rfwft                                              |    <0.001 |
|                           gras.rsts                                                      |    <0.001 |
|                           rpntr                                                          |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                         |    <0.001 |
|                           gwas.wsts                                                      |    <0.001 |
|                           wpntr                                                          |    <0.001 |
|                         gntv_or_sync_fifo.mem                                            |    <0.001 |
|                           gdm.dm_gen.dm                                                  |    <0.001 |
|                             RAM_reg_0_15_0_5                                             |    <0.001 |
|                             RAM_reg_0_15_12_15                                           |    <0.001 |
|                             RAM_reg_0_15_6_11                                            |    <0.001 |
|                         rstblk                                                           |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst       |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst       |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst       |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst       |    <0.001 |
|             U_CMD6_WR                                                                    |    <0.001 |
|               U_WR_FIFO                                                                  |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst                                    |    <0.001 |
|                   inst_fifo_gen                                                          |    <0.001 |
|                     gconvfifo.rf                                                         |    <0.001 |
|                       grf.rf                                                             |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                       |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                           |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                           |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                           |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                           |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                         |    <0.001 |
|                           gras.rsts                                                      |    <0.001 |
|                           rpntr                                                          |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                         |    <0.001 |
|                           gwas.wsts                                                      |    <0.001 |
|                           wpntr                                                          |    <0.001 |
|                         gntv_or_sync_fifo.mem                                            |    <0.001 |
|                           gdm.dm_gen.dm                                                  |    <0.001 |
|                             RAM_reg_0_15_0_5                                             |    <0.001 |
|                             RAM_reg_0_15_12_15                                           |    <0.001 |
|                             RAM_reg_0_15_6_11                                            |    <0.001 |
|                         rstblk                                                           |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst       |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst       |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst       |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst       |    <0.001 |
|             U_CMD7_CTL                                                                   |    <0.001 |
|             U_CMD7_STAT                                                                  |    <0.001 |
|             U_STATIC_STATUS                                                              |    <0.001 |
|           U_XSDB_ADDRESS_CONTROLLER                                                      |    <0.001 |
|           U_XSDB_BURST_WD_LEN_CONTROLLER                                                 |    <0.001 |
|           U_XSDB_BUS_CONTROLLER                                                          |    <0.001 |
|             U_RD_ABORT_FLAG                                                              |    <0.001 |
|             U_RD_REQ_FLAG                                                                |    <0.001 |
|             U_TIMER                                                                      |    <0.001 |
|           U_XSDB_BUS_MSTR2SL_PORT_IFACE                                                  |    <0.001 |
|         CORE_XSDB.U_ICON                                                                 |    <0.001 |
|           U_CMD                                                                          |    <0.001 |
|           U_STAT                                                                         |    <0.001 |
|           U_SYNC                                                                         |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_inst                                                    |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_switch                                                  |    <0.001 |
|   instance_clk_algorithm                                                                 |    <0.001 |
|   instance_clk_led                                                                       |    <0.001 |
|   instance_of_CLK_1                                                                      |    <0.001 |
|   instance_of_VGA                                                                        |     0.119 |
|     instance_of_bt                                                                       |     0.112 |
|       char_fifo_i0                                                                       |     0.002 |
|         U0                                                                               |     0.002 |
|           inst_fifo_gen                                                                  |     0.002 |
|             gconvfifo.rf                                                                 |     0.002 |
|               grf.rf                                                                     |     0.002 |
|                 gntv_or_sync_fifo.gcx.clkx                                               |    <0.001 |
|                   rd_pntr_cdc_inst                                                       |    <0.001 |
|                   wr_pntr_cdc_inst                                                       |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                                 |    <0.001 |
|                   gr1.gr1_int.rfwft                                                      |    <0.001 |
|                   gras.rsts                                                              |    <0.001 |
|                     c0                                                                   |    <0.001 |
|                     c1                                                                   |    <0.001 |
|                   rpntr                                                                  |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                                 |    <0.001 |
|                   gwas.wsts                                                              |    <0.001 |
|                     c1                                                                   |    <0.001 |
|                     c2                                                                   |    <0.001 |
|                   wpntr                                                                  |    <0.001 |
|                 gntv_or_sync_fifo.mem                                                    |    <0.001 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                               |    <0.001 |
|                     inst_blk_mem_gen                                                     |    <0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                               |    <0.001 |
|                         valid.cstr                                                       |    <0.001 |
|                           ramloop[0].ram.r                                               |    <0.001 |
|                             prim_noinit.ram                                              |    <0.001 |
|                 rstblk                                                                   |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |    <0.001 |
|       clk_gen_i0                                                                         |     0.107 |
|         clk_core_i0                                                                      |     0.107 |
|           inst                                                                           |     0.107 |
|       cmd_parse_i0                                                                       |    <0.001 |
|       lb_ctl_i0                                                                          |    <0.001 |
|         debouncer_i0                                                                     |    <0.001 |
|           meta_harden_signal_in_i0                                                       |    <0.001 |
|         meta_harden_rxd_i0                                                               |    <0.001 |
|       resp_gen_i0                                                                        |    <0.001 |
|       rst_gen_i0                                                                         |    <0.001 |
|         reset_bridge_clk_rx_i0                                                           |    <0.001 |
|         reset_bridge_clk_tx_i0                                                           |    <0.001 |
|       uart_rx_i0                                                                         |    <0.001 |
|         meta_harden_rxd_i0                                                               |    <0.001 |
|         uart_baud_gen_rx_i0                                                              |    <0.001 |
|         uart_rx_ctl_i0                                                                   |    <0.001 |
|       uart_tx_i0                                                                         |    <0.001 |
|         uart_baud_gen_tx_i0                                                              |    <0.001 |
|         uart_tx_ctl_i0                                                                   |    <0.001 |
|     v                                                                                    |     0.001 |
|     v2                                                                                   |     0.005 |
|       p2                                                                                 |     0.003 |
|         U0                                                                               |     0.003 |
|           inst_blk_mem_gen                                                               |     0.003 |
|             gnbram.gnativebmg.native_blk_mem_gen                                         |     0.003 |
|               valid.cstr                                                                 |     0.003 |
|                 bindec_a.bindec_inst_a                                                   |    <0.001 |
|                 has_mux_a.A                                                              |    <0.001 |
|                 ramloop[10].ram.r                                                        |    <0.001 |
|                   prim_init.ram                                                          |    <0.001 |
|                 ramloop[11].ram.r                                                        |    <0.001 |
|                   prim_init.ram                                                          |    <0.001 |
|                 ramloop[12].ram.r                                                        |    <0.001 |
|                   prim_init.ram                                                          |    <0.001 |
|                 ramloop[13].ram.r                                                        |    <0.001 |
|                   prim_init.ram                                                          |    <0.001 |
|                 ramloop[14].ram.r                                                        |    <0.001 |
|                   prim_init.ram                                                          |    <0.001 |
|                 ramloop[15].ram.r                                                        |    <0.001 |
|                   prim_init.ram                                                          |    <0.001 |
|                 ramloop[16].ram.r                                                        |    <0.001 |
|                   prim_init.ram                                                          |    <0.001 |
|                 ramloop[17].ram.r                                                        |    <0.001 |
|                   prim_init.ram                                                          |    <0.001 |
|                 ramloop[18].ram.r                                                        |    <0.001 |
|                   prim_init.ram                                                          |    <0.001 |
|                 ramloop[19].ram.r                                                        |    <0.001 |
|                   prim_init.ram                                                          |    <0.001 |
|                 ramloop[20].ram.r                                                        |    <0.001 |
|                   prim_init.ram                                                          |    <0.001 |
|                 ramloop[21].ram.r                                                        |    <0.001 |
|                   prim_init.ram                                                          |    <0.001 |
|                 ramloop[22].ram.r                                                        |    <0.001 |
|                   prim_init.ram                                                          |    <0.001 |
|                 ramloop[23].ram.r                                                        |    <0.001 |
|                   prim_init.ram                                                          |    <0.001 |
|                 ramloop[24].ram.r                                                        |    <0.001 |
|                   prim_init.ram                                                          |    <0.001 |
|                 ramloop[25].ram.r                                                        |    <0.001 |
|                   prim_init.ram                                                          |    <0.001 |
|                 ramloop[26].ram.r                                                        |    <0.001 |
|                   prim_init.ram                                                          |    <0.001 |
|                 ramloop[27].ram.r                                                        |    <0.001 |
|                   prim_init.ram                                                          |    <0.001 |
|                 ramloop[2].ram.r                                                         |    <0.001 |
|                   prim_init.ram                                                          |    <0.001 |
|                 ramloop[3].ram.r                                                         |    <0.001 |
|                   prim_init.ram                                                          |    <0.001 |
|                 ramloop[4].ram.r                                                         |    <0.001 |
|                   prim_init.ram                                                          |    <0.001 |
|                 ramloop[5].ram.r                                                         |    <0.001 |
|                   prim_init.ram                                                          |    <0.001 |
|                 ramloop[6].ram.r                                                         |    <0.001 |
|                   prim_init.ram                                                          |    <0.001 |
|                 ramloop[7].ram.r                                                         |    <0.001 |
|                   prim_init.ram                                                          |    <0.001 |
|                 ramloop[8].ram.r                                                         |    <0.001 |
|                   prim_init.ram                                                          |    <0.001 |
|                 ramloop[9].ram.r                                                         |    <0.001 |
|                   prim_init.ram                                                          |    <0.001 |
|   instance_of_dclk_in                                                                    |    <0.001 |
|   instance_of_fsm_drp                                                                    |    <0.001 |
|     instance_of_xadc                                                                     |    <0.001 |
|   instance_of_hex_to_bcd                                                                 |     0.004 |
|     instance_of_Abs                                                                      |    <0.001 |
|       instance_of_Adder_absolute_value                                                   |    <0.001 |
|         U0                                                                               |    <0.001 |
|           xst_addsub                                                                     |    <0.001 |
|             xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub              |    <0.001 |
|               addsub_usecase.i_addsub                                                    |    <0.001 |
|                 i_synth_option.i_synth_model                                             |    <0.001 |
|                   opt_vx7.i_uniwrap                                                      |    <0.001 |
|     instance_of_Multiplier_one_tenth_1                                                   |     0.003 |
|       U0                                                                                 |     0.003 |
|         i_mult                                                                           |     0.003 |
|           gLUT.gLUT_speed.iLUT                                                           |     0.003 |
|     instance_of_Multiplier_one_tenth_2                                                   |     0.000 |
|       U0                                                                                 |     0.000 |
|         i_mult                                                                           |     0.000 |
|           gLUT.gLUT_speed.iLUT                                                           |     0.000 |
|     instance_of_Multiplier_one_tenth_3                                                   |     0.000 |
|       U0                                                                                 |     0.000 |
|         i_mult                                                                           |     0.000 |
|           gLUT.gLUT_speed.iLUT                                                           |     0.000 |
|     instance_of_Multiplier_one_tenth_4                                                   |     0.000 |
|       U0                                                                                 |     0.000 |
|         i_mult                                                                           |     0.000 |
|           gLUT.gLUT_speed.iLUT                                                           |     0.000 |
|     instance_of_Multiplier_ten_1                                                         |     0.000 |
|       U0                                                                                 |     0.000 |
|         i_mult                                                                           |     0.000 |
|           gLUT.gLUT_speed.iLUT                                                           |     0.000 |
|     instance_of_Multiplier_ten_2                                                         |     0.000 |
|       U0                                                                                 |     0.000 |
|         i_mult                                                                           |     0.000 |
|           gLUT.gLUT_speed.iLUT                                                           |     0.000 |
|     instance_of_Multiplier_ten_3                                                         |     0.000 |
|       U0                                                                                 |     0.000 |
|         i_mult                                                                           |     0.000 |
|           gLUT.gLUT_speed.iLUT                                                           |     0.000 |
|     instance_of_Multiplier_ten_4                                                         |     0.000 |
|       U0                                                                                 |     0.000 |
|         i_mult                                                                           |     0.000 |
|           gLUT.gLUT_speed.iLUT                                                           |     0.000 |
|     instance_of_Multiplier_ten_5                                                         |    <0.001 |
|       U0                                                                                 |    <0.001 |
|         i_mult                                                                           |    <0.001 |
|           gLUT.gLUT_speed.iLUT                                                           |    <0.001 |
|     instance_of_Multiplier_ten_6                                                         |     0.000 |
|       U0                                                                                 |     0.000 |
|         i_mult                                                                           |     0.000 |
|           gLUT.gLUT_speed.iLUT                                                           |     0.000 |
|   instance_of_led                                                                        |     0.013 |
|     inst                                                                                 |     0.013 |
|       ila_core_inst                                                                      |     0.013 |
|         ila_trace_memory_inst                                                            |     0.002 |
|           SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                       |     0.002 |
|             inst_blk_mem_gen                                                             |     0.002 |
|               gnbram.gnativebmg.native_blk_mem_gen                                       |     0.002 |
|                 valid.cstr                                                               |     0.002 |
|                   ramloop[0].ram.r                                                       |    <0.001 |
|                     prim_noinit.ram                                                      |    <0.001 |
|                   ramloop[1].ram.r                                                       |    <0.001 |
|                     prim_noinit.ram                                                      |    <0.001 |
|                   ramloop[2].ram.r                                                       |    <0.001 |
|                     prim_noinit.ram                                                      |    <0.001 |
|         u_ila_cap_ctrl                                                                   |     0.001 |
|           U_CDONE                                                                        |    <0.001 |
|           U_NS0                                                                          |    <0.001 |
|           U_NS1                                                                          |    <0.001 |
|           u_cap_addrgen                                                                  |    <0.001 |
|             U_CMPRESET                                                                   |    <0.001 |
|             u_cap_sample_counter                                                         |    <0.001 |
|               U_SCE                                                                      |    <0.001 |
|               U_SCMPCE                                                                   |    <0.001 |
|               U_SCRST                                                                    |    <0.001 |
|               u_scnt_cmp                                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                   DUT                                                                    |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                       u_srlA                                                             |    <0.001 |
|                       u_srlB                                                             |    <0.001 |
|                       u_srlC                                                             |    <0.001 |
|                       u_srlD                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                         |    <0.001 |
|                       u_srlA                                                             |    <0.001 |
|                       u_srlB                                                             |    <0.001 |
|                       u_srlC                                                             |    <0.001 |
|                       u_srlD                                                             |    <0.001 |
|             u_cap_window_counter                                                         |    <0.001 |
|               U_WCE                                                                      |    <0.001 |
|               U_WHCMPCE                                                                  |    <0.001 |
|               U_WLCMPCE                                                                  |    <0.001 |
|               u_wcnt_hcmp                                                                |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                   DUT                                                                    |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                       u_srlA                                                             |    <0.001 |
|                       u_srlB                                                             |    <0.001 |
|                       u_srlC                                                             |    <0.001 |
|                       u_srlD                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                         |    <0.001 |
|                       u_srlA                                                             |    <0.001 |
|                       u_srlB                                                             |    <0.001 |
|                       u_srlC                                                             |    <0.001 |
|                       u_srlD                                                             |    <0.001 |
|               u_wcnt_lcmp                                                                |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                   DUT                                                                    |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                       u_srlA                                                             |    <0.001 |
|                       u_srlB                                                             |    <0.001 |
|                       u_srlC                                                             |    <0.001 |
|                       u_srlD                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                         |    <0.001 |
|                       u_srlA                                                             |    <0.001 |
|                       u_srlB                                                             |    <0.001 |
|                       u_srlC                                                             |    <0.001 |
|                       u_srlD                                                             |    <0.001 |
|         u_ila_regs                                                                       |     0.005 |
|           MU_SRL[0].mu_srl_reg                                                           |    <0.001 |
|           MU_SRL[1].mu_srl_reg                                                           |    <0.001 |
|           MU_SRL[2].mu_srl_reg                                                           |    <0.001 |
|           MU_SRL[3].mu_srl_reg                                                           |    <0.001 |
|           MU_SRL[4].mu_srl_reg                                                           |    <0.001 |
|           MU_SRL[5].mu_srl_reg                                                           |    <0.001 |
|           MU_SRL[6].mu_srl_reg                                                           |    <0.001 |
|           TC_SRL[0].tc_srl_reg                                                           |    <0.001 |
|           U_XSDB_SLAVE                                                                   |     0.001 |
|           reg_15                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_16                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_17                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_18                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_19                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_1a                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_6                                                                          |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_7                                                                          |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_8                                                                          |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                         |    <0.001 |
|           reg_80                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_81                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_82                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_83                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_84                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_85                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_887                                                                        |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                         |    <0.001 |
|           reg_88d                                                                        |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                         |    <0.001 |
|           reg_890                                                                        |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                         |    <0.001 |
|           reg_9                                                                          |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                         |    <0.001 |
|           reg_srl_fff                                                                    |    <0.001 |
|           reg_stream_ffd                                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_stream_ffe                                                                 |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                         |    <0.001 |
|         u_ila_reset_ctrl                                                                 |    <0.001 |
|           arm_detection_inst                                                             |    <0.001 |
|           asyncrounous_transfer.arm_in_transfer_inst                                     |    <0.001 |
|           asyncrounous_transfer.arm_out_transfer_inst                                    |    <0.001 |
|           asyncrounous_transfer.halt_in_transfer_inst                                    |    <0.001 |
|           asyncrounous_transfer.halt_out_transfer_inst                                   |    <0.001 |
|           halt_detection_inst                                                            |    <0.001 |
|         u_trig                                                                           |     0.002 |
|           N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                 |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                      |    <0.001 |
|               DUT                                                                        |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                             |    <0.001 |
|                   u_srlA                                                                 |    <0.001 |
|                   u_srlB                                                                 |    <0.001 |
|                   u_srlC                                                                 |    <0.001 |
|                   u_srlD                                                                 |    <0.001 |
|           U_TM                                                                           |     0.002 |
|             N_DDR_MODE.G_NMU[0].U_M                                                      |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[1].U_M                                                      |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[2].U_M                                                      |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[3].U_M                                                      |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[4].U_M                                                      |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[5].U_M                                                      |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[6].U_M                                                      |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|         xsdb_memory_read_inst                                                            |    <0.001 |
|   instance_of_led_0                                                                      |     0.000 |
|   instance_of_led_1                                                                      |     0.000 |
|   instance_of_pid                                                                        |     0.203 |
|     pendulum                                                                             |     0.203 |
|       u1                                                                                 |    <0.001 |
|     pwm                                                                                  |    <0.001 |
|       u2                                                                                 |    <0.001 |
|   instance_of_seg_selection                                                              |     0.000 |
|   instance_of_switch_convert_16_to_42                                                    |     0.003 |
|     instance_of_Adder_1                                                                  |     0.000 |
|       U0                                                                                 |     0.000 |
|         xst_addsub                                                                       |     0.000 |
|           xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub                |     0.000 |
|             addsub_usecase.i_addsub                                                      |     0.000 |
|               i_synth_option.i_synth_model                                               |     0.000 |
|                 opt_vx7.i_uniwrap                                                        |     0.000 |
|     instance_of_Multiplier_1                                                             |     0.002 |
|       U0                                                                                 |     0.002 |
|         i_mult                                                                           |     0.002 |
|           gLUT.gLUT_speed.iLUT                                                           |     0.002 |
|     instance_of_Multiplier_2                                                             |    <0.001 |
|       U0                                                                                 |    <0.001 |
|         i_mult                                                                           |    <0.001 |
|           gLUT.gLUT_speed.iLUT                                                           |    <0.001 |
|     instance_of_Multiplier_3                                                             |    <0.001 |
|       U0                                                                                 |    <0.001 |
|         i_mult                                                                           |    <0.001 |
|           gLUT.gLUT_speed.iLUT                                                           |    <0.001 |
|     instance_of_Multiplier_4                                                             |    <0.001 |
|       U0                                                                                 |    <0.001 |
|         i_mult                                                                           |    <0.001 |
|           gLUT.gLUT_speed.iLUT                                                           |    <0.001 |
|     instance_of_Multiplier_5                                                             |    <0.001 |
|       U0                                                                                 |    <0.001 |
|         i_mult                                                                           |    <0.001 |
|           gLUT.gLUT_speed.iLUT                                                           |    <0.001 |
|     instance_of_Multiplier_6                                                             |    <0.001 |
|       U0                                                                                 |    <0.001 |
|         i_mult                                                                           |    <0.001 |
|           gLUT.gLUT_speed.iLUT                                                           |    <0.001 |
+------------------------------------------------------------------------------------------+-----------+


