###############################################################
#  Generated by:      Cadence Innovus 18.10-p002_1
#  OS:                Linux x86_64(Host ID c125m-16.EECS.Berkeley.EDU)
#  Generated on:      Mon Dec 14 16:43:19 2020
#  Design:            riscv_top
#  Command:           place_opt_design
###############################################################
Path 1: MET (215.370 ps) Clock Gating Setup Check with Pin mem/dcache/CLKGATE_RC_CG_HIER_INST41/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (F) mem_resp_tag[1]
              Clock: (R) clk
           Endpoint: (F) mem/dcache/CLKGATE_RC_CG_HIER_INST41/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   33.830
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  766.170
       Launch Clock:=    0.000
        Input Delay:+  180.000
          Data Path:+  370.800
              Slack:=  215.370
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc              Edge  Cell                      Fanout    Trans    Delay   Arrival  
#                                                                                                                           (ps)     (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------------------------
  mem_resp_tag[1]                                        -      mem_resp_tag[1]  F     (arrival)                      1    4.000    0.100   180.100  
  mem_resp_tag[1]                                        -      -                F     (net)                          1        -        -         -  
  mem/arbiter/g295/Y                                     -      D->Y             R     NOR4xp25_ASAP7_75t_SL          2    4.000   25.800   205.900  
  mem/arbiter/n_2                                        -      -                R     (net)                          2        -        -         -  
  mem/arbiter/g293/Y                                     -      A->Y             R     AND3x1_ASAP7_75t_SL            8   50.500   48.200   254.100  
  mem/ic_mem_resp_valid                                  -      -                R     (net)                          8        -        -         -  
  mem/icache/g8839/Y                                     -      A1->Y            R     AO21x2_ASAP7_75t_L            31   69.100   87.500   341.600  
  mem/ic_mem_req_valid                                   -      -                R     (net)                         31        -        -         -  
  mem/FE_DBTC0_ic_mem_req_valid/Y                        -      A->Y             F     INVx1_ASAP7_75t_SL            13  169.200   57.800   399.400  
  FE_OFN1215_mem_req_tag_0                               -      -                F     (net)                         13        -        -         -  
  mem/arbiter/FE_OFC1_mem_req_tag_0/Y                    -      A->Y             F     HB1xp67_ASAP7_75t_SL          18   98.900   74.100   473.500  
  mem/arbiter/FE_OFN1_mem_req_tag_0                      -      -                F     (net)                         18        -        -         -  
  mem/arbiter/g539/Y                                     -      A->Y             F     AND2x2_ASAP7_75t_SL            5  105.100   35.800   509.300  
  mem/dc_mem_req_ready                                   -      -                F     (net)                          5        -        -         -  
  mem/dcache/g13695/Y                                    -      A2->Y            R     OAI21xp5_ASAP7_75t_SL          1   17.800   10.100   519.400  
  mem/dcache/n_183                                       -      -                R     (net)                          1        -        -         -  
  mem/dcache/g13684/Y                                    -      C->Y             F     A2O1A1Ixp33_ASAP7_75t_SL       1   24.000   13.400   532.800  
  mem/dcache/n_200                                       -      -                F     (net)                          1        -        -         -  
  mem/dcache/g13571/Y                                    -      A1->Y            F     AO21x1_ASAP7_75t_SL            1   33.200   18.000   550.800  
  mem/dcache/n_324                                       -      -                F     (net)                          1        -        -         -  
  mem/dcache/CLKGATE_RC_CG_HIER_INST41/RC_CGIC_INST/ENA  -      ENA              F     ICGx1_ASAP7_75t_R              1   10.100    0.000   550.800  
#--------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                      (ps)    (ps)      (ps)  
#----------------------------------------------------------------------------------------------------------------------------
  clk                                                    -      clk  R     (arrival)              47  0.000   0.000   900.000  
  clk                                                    -      -    R     (net)                  47      -       -         -  
  mem/dcache/CLKGATE_RC_CG_HIER_INST41/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R      47  4.000   0.000   900.000  
#----------------------------------------------------------------------------------------------------------------------------
Path 2: MET (226.198 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[15][26]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[15][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   28.802
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  771.198
       Launch Clock:=    0.000
          Data Path:+  545.000
              Slack:=  226.198
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                    Fanout    Trans     Delay   Arrival  
#                                                                                                        (ps)      (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                   11    4.100    32.000    32.000  
  reset                                           -      -      R     (net)                       11        -         -         -  
  cpu/FE_OFC0_reset/Y                             -      A->Y   R     BUFx2_ASAP7_75t_SL          55   82.300    76.200   108.200  
  cpu/FE_OFN0_reset                               -      -      R     (net)                       55        -         -         -  
  cpu/stage1/regfile/FE_DBTC92_reset/Y            -      A->Y   F     INVx1_ASAP7_75t_L           39  174.900   109.900   218.100  
  cpu/stage1/regfile/FE_DBTN92_reset              -      -      F     (net)                       39        -         -         -  
  cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          75  173.500   100.800   318.900  
  cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset    -      -      F     (net)                       75        -         -         -  
  cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          68  161.900   100.200   419.100  
  cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset    -      -      F     (net)                       68        -         -         -  
  cpu/stage1/regfile/g76371/Y                     -      A->Y   R     NAND2xp33_ASAP7_75t_SL      12  144.000   125.900   545.000  
  cpu/stage1/regfile/n_112                        -      -      R     (net)                       12        -         -         -  
  cpu/stage1/regfile/mem_reg[15][26]/D            -      D      R     DFFHQNx1_ASAP7_75t_SL       12  219.200     1.800   545.000  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST23/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9626                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[15][26]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 3: MET (226.398 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[19][26]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[19][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   28.802
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  771.198
       Launch Clock:=    0.000
          Data Path:+  544.800
              Slack:=  226.398
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                    Fanout    Trans     Delay   Arrival  
#                                                                                                        (ps)      (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                   11    4.100    32.000    32.000  
  reset                                           -      -      R     (net)                       11        -         -         -  
  cpu/FE_OFC0_reset/Y                             -      A->Y   R     BUFx2_ASAP7_75t_SL          55   82.300    76.200   108.200  
  cpu/FE_OFN0_reset                               -      -      R     (net)                       55        -         -         -  
  cpu/stage1/regfile/FE_DBTC92_reset/Y            -      A->Y   F     INVx1_ASAP7_75t_L           39  174.900   109.900   218.100  
  cpu/stage1/regfile/FE_DBTN92_reset              -      -      F     (net)                       39        -         -         -  
  cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          75  173.500   100.800   318.900  
  cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset    -      -      F     (net)                       75        -         -         -  
  cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          68  161.900   100.200   419.100  
  cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset    -      -      F     (net)                       68        -         -         -  
  cpu/stage1/regfile/g76371/Y                     -      A->Y   R     NAND2xp33_ASAP7_75t_SL      12  144.000   125.700   544.800  
  cpu/stage1/regfile/n_112                        -      -      R     (net)                       12        -         -         -  
  cpu/stage1/regfile/mem_reg[19][26]/D            -      D      R     DFFHQNx1_ASAP7_75t_SL       12  219.200     1.600   544.800  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST27/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9638                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[19][26]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 4: MET (226.507 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[22][26]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[22][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   28.793
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  771.207
       Launch Clock:=    0.000
          Data Path:+  544.700
              Slack:=  226.507
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                    Fanout    Trans     Delay   Arrival  
#                                                                                                        (ps)      (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                   11    4.100    32.000    32.000  
  reset                                           -      -      R     (net)                       11        -         -         -  
  cpu/FE_OFC0_reset/Y                             -      A->Y   R     BUFx2_ASAP7_75t_SL          55   82.300    76.200   108.200  
  cpu/FE_OFN0_reset                               -      -      R     (net)                       55        -         -         -  
  cpu/stage1/regfile/FE_DBTC92_reset/Y            -      A->Y   F     INVx1_ASAP7_75t_L           39  174.900   109.900   218.100  
  cpu/stage1/regfile/FE_DBTN92_reset              -      -      F     (net)                       39        -         -         -  
  cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          75  173.500   100.800   318.900  
  cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset    -      -      F     (net)                       75        -         -         -  
  cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          68  161.900   100.200   419.100  
  cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset    -      -      F     (net)                       68        -         -         -  
  cpu/stage1/regfile/g76371/Y                     -      A->Y   R     NAND2xp33_ASAP7_75t_SL      12  144.000   125.600   544.700  
  cpu/stage1/regfile/n_112                        -      -      R     (net)                       12        -         -         -  
  cpu/stage1/regfile/mem_reg[22][26]/D            -      D      R     DFFHQNx1_ASAP7_75t_SL       12  219.100     1.500   544.700  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST30/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9647                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[22][26]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 5: MET (226.607 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[7][26]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[7][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   28.793
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  771.207
       Launch Clock:=    0.000
          Data Path:+  544.600
              Slack:=  226.607
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                    Fanout    Trans     Delay   Arrival  
#                                                                                                        (ps)      (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                   11    4.100    32.000    32.000  
  reset                                           -      -      R     (net)                       11        -         -         -  
  cpu/FE_OFC0_reset/Y                             -      A->Y   R     BUFx2_ASAP7_75t_SL          55   82.300    76.200   108.200  
  cpu/FE_OFN0_reset                               -      -      R     (net)                       55        -         -         -  
  cpu/stage1/regfile/FE_DBTC92_reset/Y            -      A->Y   F     INVx1_ASAP7_75t_L           39  174.900   109.900   218.100  
  cpu/stage1/regfile/FE_DBTN92_reset              -      -      F     (net)                       39        -         -         -  
  cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          75  173.500   100.800   318.900  
  cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset    -      -      F     (net)                       75        -         -         -  
  cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          68  161.900   100.200   419.100  
  cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset    -      -      F     (net)                       68        -         -         -  
  cpu/stage1/regfile/g76371/Y                     -      A->Y   R     NAND2xp33_ASAP7_75t_SL      12  144.000   125.500   544.600  
  cpu/stage1/regfile/n_112                        -      -      R     (net)                       12        -         -         -  
  cpu/stage1/regfile/mem_reg[7][26]/D             -      D      R     DFFHQNx1_ASAP7_75t_SL       12  219.100     1.400   544.600  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST15/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9602                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[7][26]/CLK                           -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 6: MET (226.707 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[5][26]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[5][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   28.793
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  771.207
       Launch Clock:=    0.000
          Data Path:+  544.500
              Slack:=  226.707
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                    Fanout    Trans     Delay   Arrival  
#                                                                                                        (ps)      (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                   11    4.100    32.000    32.000  
  reset                                           -      -      R     (net)                       11        -         -         -  
  cpu/FE_OFC0_reset/Y                             -      A->Y   R     BUFx2_ASAP7_75t_SL          55   82.300    76.200   108.200  
  cpu/FE_OFN0_reset                               -      -      R     (net)                       55        -         -         -  
  cpu/stage1/regfile/FE_DBTC92_reset/Y            -      A->Y   F     INVx1_ASAP7_75t_L           39  174.900   109.900   218.100  
  cpu/stage1/regfile/FE_DBTN92_reset              -      -      F     (net)                       39        -         -         -  
  cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          75  173.500   100.800   318.900  
  cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset    -      -      F     (net)                       75        -         -         -  
  cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          68  161.900   100.200   419.100  
  cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset    -      -      F     (net)                       68        -         -         -  
  cpu/stage1/regfile/g76371/Y                     -      A->Y   R     NAND2xp33_ASAP7_75t_SL      12  144.000   125.400   544.500  
  cpu/stage1/regfile/n_112                        -      -      R     (net)                       12        -         -         -  
  cpu/stage1/regfile/mem_reg[5][26]/D             -      D      R     DFFHQNx1_ASAP7_75t_SL       12  219.100     1.300   544.500  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST13/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9596                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[5][26]/CLK                           -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 7: MET (227.216 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[21][26]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[21][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   28.784
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  771.216
       Launch Clock:=    0.000
          Data Path:+  544.000
              Slack:=  227.216
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                    Fanout    Trans     Delay   Arrival  
#                                                                                                        (ps)      (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                   11    4.100    32.000    32.000  
  reset                                           -      -      R     (net)                       11        -         -         -  
  cpu/FE_OFC0_reset/Y                             -      A->Y   R     BUFx2_ASAP7_75t_SL          55   82.300    76.200   108.200  
  cpu/FE_OFN0_reset                               -      -      R     (net)                       55        -         -         -  
  cpu/stage1/regfile/FE_DBTC92_reset/Y            -      A->Y   F     INVx1_ASAP7_75t_L           39  174.900   109.900   218.100  
  cpu/stage1/regfile/FE_DBTN92_reset              -      -      F     (net)                       39        -         -         -  
  cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          75  173.500   100.800   318.900  
  cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset    -      -      F     (net)                       75        -         -         -  
  cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          68  161.900   100.200   419.100  
  cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset    -      -      F     (net)                       68        -         -         -  
  cpu/stage1/regfile/g76371/Y                     -      A->Y   R     NAND2xp33_ASAP7_75t_SL      12  144.000   124.900   544.000  
  cpu/stage1/regfile/n_112                        -      -      R     (net)                       12        -         -         -  
  cpu/stage1/regfile/mem_reg[21][26]/D            -      D      R     DFFHQNx1_ASAP7_75t_SL       12  219.000     0.800   544.000  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST29/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9644                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[21][26]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 8: MET (227.416 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[8][26]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[8][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   28.784
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  771.216
       Launch Clock:=    0.000
          Data Path:+  543.800
              Slack:=  227.416
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                    Fanout    Trans     Delay   Arrival  
#                                                                                                        (ps)      (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                   11    4.100    32.000    32.000  
  reset                                           -      -      R     (net)                       11        -         -         -  
  cpu/FE_OFC0_reset/Y                             -      A->Y   R     BUFx2_ASAP7_75t_SL          55   82.300    76.200   108.200  
  cpu/FE_OFN0_reset                               -      -      R     (net)                       55        -         -         -  
  cpu/stage1/regfile/FE_DBTC92_reset/Y            -      A->Y   F     INVx1_ASAP7_75t_L           39  174.900   109.900   218.100  
  cpu/stage1/regfile/FE_DBTN92_reset              -      -      F     (net)                       39        -         -         -  
  cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          75  173.500   100.800   318.900  
  cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset    -      -      F     (net)                       75        -         -         -  
  cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          68  161.900   100.200   419.100  
  cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset    -      -      F     (net)                       68        -         -         -  
  cpu/stage1/regfile/g76371/Y                     -      A->Y   R     NAND2xp33_ASAP7_75t_SL      12  144.000   124.700   543.800  
  cpu/stage1/regfile/n_112                        -      -      R     (net)                       12        -         -         -  
  cpu/stage1/regfile/mem_reg[8][26]/D             -      D      R     DFFHQNx1_ASAP7_75t_SL       12  219.000     0.600   543.800  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST16/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9605                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[8][26]/CLK                           -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 9: MET (227.416 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[16][26]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[16][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   28.784
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  771.216
       Launch Clock:=    0.000
          Data Path:+  543.800
              Slack:=  227.416
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                    Fanout    Trans     Delay   Arrival  
#                                                                                                        (ps)      (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                   11    4.100    32.000    32.000  
  reset                                           -      -      R     (net)                       11        -         -         -  
  cpu/FE_OFC0_reset/Y                             -      A->Y   R     BUFx2_ASAP7_75t_SL          55   82.300    76.200   108.200  
  cpu/FE_OFN0_reset                               -      -      R     (net)                       55        -         -         -  
  cpu/stage1/regfile/FE_DBTC92_reset/Y            -      A->Y   F     INVx1_ASAP7_75t_L           39  174.900   109.900   218.100  
  cpu/stage1/regfile/FE_DBTN92_reset              -      -      F     (net)                       39        -         -         -  
  cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          75  173.500   100.800   318.900  
  cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset    -      -      F     (net)                       75        -         -         -  
  cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          68  161.900   100.200   419.100  
  cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset    -      -      F     (net)                       68        -         -         -  
  cpu/stage1/regfile/g76371/Y                     -      A->Y   R     NAND2xp33_ASAP7_75t_SL      12  144.000   124.700   543.800  
  cpu/stage1/regfile/n_112                        -      -      R     (net)                       12        -         -         -  
  cpu/stage1/regfile/mem_reg[16][26]/D            -      D      R     DFFHQNx1_ASAP7_75t_SL       12  219.000     0.600   543.800  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST24/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9629                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[16][26]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 10: MET (227.416 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[24][26]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[24][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   28.784
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  771.216
       Launch Clock:=    0.000
          Data Path:+  543.800
              Slack:=  227.416
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                    Fanout    Trans     Delay   Arrival  
#                                                                                                        (ps)      (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                   11    4.100    32.000    32.000  
  reset                                           -      -      R     (net)                       11        -         -         -  
  cpu/FE_OFC0_reset/Y                             -      A->Y   R     BUFx2_ASAP7_75t_SL          55   82.300    76.200   108.200  
  cpu/FE_OFN0_reset                               -      -      R     (net)                       55        -         -         -  
  cpu/stage1/regfile/FE_DBTC92_reset/Y            -      A->Y   F     INVx1_ASAP7_75t_L           39  174.900   109.900   218.100  
  cpu/stage1/regfile/FE_DBTN92_reset              -      -      F     (net)                       39        -         -         -  
  cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          75  173.500   100.800   318.900  
  cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset    -      -      F     (net)                       75        -         -         -  
  cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          68  161.900   100.200   419.100  
  cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset    -      -      F     (net)                       68        -         -         -  
  cpu/stage1/regfile/g76371/Y                     -      A->Y   R     NAND2xp33_ASAP7_75t_SL      12  144.000   124.700   543.800  
  cpu/stage1/regfile/n_112                        -      -      R     (net)                       12        -         -         -  
  cpu/stage1/regfile/mem_reg[24][26]/D            -      D      R     DFFHQNx1_ASAP7_75t_SL       12  219.000     0.600   543.800  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST32/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9653                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[24][26]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 11: MET (227.416 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[9][26]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[9][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   28.784
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  771.216
       Launch Clock:=    0.000
          Data Path:+  543.800
              Slack:=  227.416
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                    Fanout    Trans     Delay   Arrival  
#                                                                                                        (ps)      (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                   11    4.100    32.000    32.000  
  reset                                           -      -      R     (net)                       11        -         -         -  
  cpu/FE_OFC0_reset/Y                             -      A->Y   R     BUFx2_ASAP7_75t_SL          55   82.300    76.200   108.200  
  cpu/FE_OFN0_reset                               -      -      R     (net)                       55        -         -         -  
  cpu/stage1/regfile/FE_DBTC92_reset/Y            -      A->Y   F     INVx1_ASAP7_75t_L           39  174.900   109.900   218.100  
  cpu/stage1/regfile/FE_DBTN92_reset              -      -      F     (net)                       39        -         -         -  
  cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          75  173.500   100.800   318.900  
  cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset    -      -      F     (net)                       75        -         -         -  
  cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          68  161.900   100.200   419.100  
  cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset    -      -      F     (net)                       68        -         -         -  
  cpu/stage1/regfile/g76371/Y                     -      A->Y   R     NAND2xp33_ASAP7_75t_SL      12  144.000   124.700   543.800  
  cpu/stage1/regfile/n_112                        -      -      R     (net)                       12        -         -         -  
  cpu/stage1/regfile/mem_reg[9][26]/D             -      D      R     DFFHQNx1_ASAP7_75t_SL       12  219.000     0.600   543.800  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST17/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9608                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[9][26]/CLK                           -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 12: MET (227.516 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[2][26]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[2][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   28.784
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  771.216
       Launch Clock:=    0.000
          Data Path:+  543.700
              Slack:=  227.516
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                    Fanout    Trans     Delay   Arrival  
#                                                                                                        (ps)      (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                   11    4.100    32.000    32.000  
  reset                                           -      -      R     (net)                       11        -         -         -  
  cpu/FE_OFC0_reset/Y                             -      A->Y   R     BUFx2_ASAP7_75t_SL          55   82.300    76.200   108.200  
  cpu/FE_OFN0_reset                               -      -      R     (net)                       55        -         -         -  
  cpu/stage1/regfile/FE_DBTC92_reset/Y            -      A->Y   F     INVx1_ASAP7_75t_L           39  174.900   109.900   218.100  
  cpu/stage1/regfile/FE_DBTN92_reset              -      -      F     (net)                       39        -         -         -  
  cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          75  173.500   100.800   318.900  
  cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset    -      -      F     (net)                       75        -         -         -  
  cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          68  161.900   100.200   419.100  
  cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset    -      -      F     (net)                       68        -         -         -  
  cpu/stage1/regfile/g76371/Y                     -      A->Y   R     NAND2xp33_ASAP7_75t_SL      12  144.000   124.600   543.700  
  cpu/stage1/regfile/n_112                        -      -      R     (net)                       12        -         -         -  
  cpu/stage1/regfile/mem_reg[2][26]/D             -      D      R     DFFHQNx1_ASAP7_75t_SL       12  219.000     0.500   543.700  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST10/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9587                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[2][26]/CLK                           -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 13: MET (227.516 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[20][26]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[20][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   28.784
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  771.216
       Launch Clock:=    0.000
          Data Path:+  543.700
              Slack:=  227.516
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                    Fanout    Trans     Delay   Arrival  
#                                                                                                        (ps)      (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                   11    4.100    32.000    32.000  
  reset                                           -      -      R     (net)                       11        -         -         -  
  cpu/FE_OFC0_reset/Y                             -      A->Y   R     BUFx2_ASAP7_75t_SL          55   82.300    76.200   108.200  
  cpu/FE_OFN0_reset                               -      -      R     (net)                       55        -         -         -  
  cpu/stage1/regfile/FE_DBTC92_reset/Y            -      A->Y   F     INVx1_ASAP7_75t_L           39  174.900   109.900   218.100  
  cpu/stage1/regfile/FE_DBTN92_reset              -      -      F     (net)                       39        -         -         -  
  cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          75  173.500   100.800   318.900  
  cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset    -      -      F     (net)                       75        -         -         -  
  cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          68  161.900   100.200   419.100  
  cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset    -      -      F     (net)                       68        -         -         -  
  cpu/stage1/regfile/g76371/Y                     -      A->Y   R     NAND2xp33_ASAP7_75t_SL      12  144.000   124.600   543.700  
  cpu/stage1/regfile/n_112                        -      -      R     (net)                       12        -         -         -  
  cpu/stage1/regfile/mem_reg[20][26]/D            -      D      R     DFFHQNx1_ASAP7_75t_SL       12  219.000     0.500   543.700  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST28/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9641                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[20][26]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 14: MET (234.264 ps) Setup Check with Pin mem/dcache/STATE_reg[2]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (F) mem_resp_tag[1]
              Clock: (R) clk
           Endpoint: (R) mem/dcache/STATE_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-    6.836
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  793.164
       Launch Clock:=    0.000
        Input Delay:+  180.000
          Data Path:+  378.900
              Slack:=  234.264
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc              Edge  Cell                   Fanout    Trans    Delay   Arrival  
#                                                                                                      (ps)     (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------
  mem_resp_tag[1]                      -      mem_resp_tag[1]  F     (arrival)                   1    4.000    0.100   180.100  
  mem_resp_tag[1]                      -      -                F     (net)                       1        -        -         -  
  mem/arbiter/g295/Y                   -      D->Y             R     NOR4xp25_ASAP7_75t_SL       2    4.000   25.800   205.900  
  mem/arbiter/n_2                      -      -                R     (net)                       2        -        -         -  
  mem/arbiter/g293/Y                   -      A->Y             R     AND3x1_ASAP7_75t_SL         8   50.500   48.200   254.100  
  mem/ic_mem_resp_valid                -      -                R     (net)                       8        -        -         -  
  mem/icache/g8839/Y                   -      A1->Y            R     AO21x2_ASAP7_75t_L         31   69.100   87.500   341.600  
  mem/ic_mem_req_valid                 -      -                R     (net)                      31        -        -         -  
  mem/FE_DBTC0_ic_mem_req_valid/Y      -      A->Y             F     INVx1_ASAP7_75t_SL         13  169.200   57.800   399.400  
  FE_OFN1215_mem_req_tag_0             -      -                F     (net)                      13        -        -         -  
  mem/arbiter/FE_OFC1_mem_req_tag_0/Y  -      A->Y             F     HB1xp67_ASAP7_75t_SL       18   98.900   74.100   473.500  
  mem/arbiter/FE_OFN1_mem_req_tag_0    -      -                F     (net)                      18        -        -         -  
  mem/arbiter/g539/Y                   -      A->Y             F     AND2x2_ASAP7_75t_SL         5  105.100   35.800   509.300  
  mem/dc_mem_req_ready                 -      -                F     (net)                       5        -        -         -  
  mem/dcache/g13775/Y                  -      B->Y             R     NAND2xp5_ASAP7_75t_SL       3   17.800   33.000   542.300  
  mem/dc_mem_req_rw                    -      -                R     (net)                       3        -        -         -  
  mem/dcache/g11187/Y                  -      A2->Y            R     AO21x1_ASAP7_75t_SL         1   65.500   16.600   558.900  
  mem/dcache/n_60                      -      -                R     (net)                       1        -        -         -  
  mem/dcache/STATE_reg[2]/D            -      D                R     DFFHQNx1_ASAP7_75t_SL       1   12.700    0.100   558.900  
#-----------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                 (ps)    (ps)      (ps)  
#---------------------------------------------------------------------------------------------------------------------------------------
  clk                                                     -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                     -      -          R     (net)                      47      -       -         -  
  mem/dcache/CLKGATE_RC_CG_HIER_INST41/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           3  4.000   0.000   900.000  
  mem/dcache/CLKGATE_rc_gclk                              -      -          R     (net)                       3      -       -         -  
  mem/dcache/STATE_reg[2]/CLK                             -      CLK        R     DFFHQNx1_ASAP7_75t_SL       3  0.100   0.000   900.000  
#---------------------------------------------------------------------------------------------------------------------------------------
Path 15: MET (247.442 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[22][29]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[22][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   25.858
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  774.142
       Launch Clock:=    0.000
          Data Path:+  526.700
              Slack:=  247.442
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                    Fanout    Trans     Delay   Arrival  
#                                                                                                        (ps)      (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                   11    4.100    32.000    32.000  
  reset                                           -      -      R     (net)                       11        -         -         -  
  cpu/FE_OFC0_reset/Y                             -      A->Y   R     BUFx2_ASAP7_75t_SL          55   82.300    76.200   108.200  
  cpu/FE_OFN0_reset                               -      -      R     (net)                       55        -         -         -  
  cpu/stage1/regfile/FE_DBTC92_reset/Y            -      A->Y   F     INVx1_ASAP7_75t_L           39  174.900   109.900   218.100  
  cpu/stage1/regfile/FE_DBTN92_reset              -      -      F     (net)                       39        -         -         -  
  cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          75  173.500   100.800   318.900  
  cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset    -      -      F     (net)                       75        -         -         -  
  cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          68  161.900    97.200   416.100  
  cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset    -      -      F     (net)                       68        -         -         -  
  cpu/stage1/regfile/g76228/Y                     -      A->Y   R     NAND2xp33_ASAP7_75t_SL       9  143.700   110.600   526.700  
  cpu/stage1/regfile/n_133                        -      -      R     (net)                        9        -         -         -  
  cpu/stage1/regfile/mem_reg[22][29]/D            -      D      R     DFFHQNx1_ASAP7_75t_SL        9  186.100     1.700   526.700  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST30/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9647                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[22][29]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 16: MET (247.442 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[19][29]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[19][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   25.858
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  774.142
       Launch Clock:=    0.000
          Data Path:+  526.700
              Slack:=  247.442
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                    Fanout    Trans     Delay   Arrival  
#                                                                                                        (ps)      (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                   11    4.100    32.000    32.000  
  reset                                           -      -      R     (net)                       11        -         -         -  
  cpu/FE_OFC0_reset/Y                             -      A->Y   R     BUFx2_ASAP7_75t_SL          55   82.300    76.200   108.200  
  cpu/FE_OFN0_reset                               -      -      R     (net)                       55        -         -         -  
  cpu/stage1/regfile/FE_DBTC92_reset/Y            -      A->Y   F     INVx1_ASAP7_75t_L           39  174.900   109.900   218.100  
  cpu/stage1/regfile/FE_DBTN92_reset              -      -      F     (net)                       39        -         -         -  
  cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          75  173.500   100.800   318.900  
  cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset    -      -      F     (net)                       75        -         -         -  
  cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          68  161.900    97.200   416.100  
  cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset    -      -      F     (net)                       68        -         -         -  
  cpu/stage1/regfile/g76228/Y                     -      A->Y   R     NAND2xp33_ASAP7_75t_SL       9  143.700   110.600   526.700  
  cpu/stage1/regfile/n_133                        -      -      R     (net)                        9        -         -         -  
  cpu/stage1/regfile/mem_reg[19][29]/D            -      D      R     DFFHQNx1_ASAP7_75t_SL        9  186.100     1.700   526.700  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST27/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9638                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[19][29]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 17: MET (247.442 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[23][29]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[23][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   25.858
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  774.142
       Launch Clock:=    0.000
          Data Path:+  526.700
              Slack:=  247.442
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                    Fanout    Trans     Delay   Arrival  
#                                                                                                        (ps)      (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                   11    4.100    32.000    32.000  
  reset                                           -      -      R     (net)                       11        -         -         -  
  cpu/FE_OFC0_reset/Y                             -      A->Y   R     BUFx2_ASAP7_75t_SL          55   82.300    76.200   108.200  
  cpu/FE_OFN0_reset                               -      -      R     (net)                       55        -         -         -  
  cpu/stage1/regfile/FE_DBTC92_reset/Y            -      A->Y   F     INVx1_ASAP7_75t_L           39  174.900   109.900   218.100  
  cpu/stage1/regfile/FE_DBTN92_reset              -      -      F     (net)                       39        -         -         -  
  cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          75  173.500   100.800   318.900  
  cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset    -      -      F     (net)                       75        -         -         -  
  cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          68  161.900    97.200   416.100  
  cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset    -      -      F     (net)                       68        -         -         -  
  cpu/stage1/regfile/g76228/Y                     -      A->Y   R     NAND2xp33_ASAP7_75t_SL       9  143.700   110.600   526.700  
  cpu/stage1/regfile/n_133                        -      -      R     (net)                        9        -         -         -  
  cpu/stage1/regfile/mem_reg[23][29]/D            -      D      R     DFFHQNx1_ASAP7_75t_SL        9  186.100     1.700   526.700  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST31/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9650                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[23][29]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 18: MET (247.542 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[4][29]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[4][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   25.858
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  774.142
       Launch Clock:=    0.000
          Data Path:+  526.600
              Slack:=  247.542
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                    Fanout    Trans     Delay   Arrival  
#                                                                                                        (ps)      (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                   11    4.100    32.000    32.000  
  reset                                           -      -      R     (net)                       11        -         -         -  
  cpu/FE_OFC0_reset/Y                             -      A->Y   R     BUFx2_ASAP7_75t_SL          55   82.300    76.200   108.200  
  cpu/FE_OFN0_reset                               -      -      R     (net)                       55        -         -         -  
  cpu/stage1/regfile/FE_DBTC92_reset/Y            -      A->Y   F     INVx1_ASAP7_75t_L           39  174.900   109.900   218.100  
  cpu/stage1/regfile/FE_DBTN92_reset              -      -      F     (net)                       39        -         -         -  
  cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          75  173.500   100.800   318.900  
  cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset    -      -      F     (net)                       75        -         -         -  
  cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          68  161.900    97.200   416.100  
  cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset    -      -      F     (net)                       68        -         -         -  
  cpu/stage1/regfile/g76228/Y                     -      A->Y   R     NAND2xp33_ASAP7_75t_SL       9  143.700   110.500   526.600  
  cpu/stage1/regfile/n_133                        -      -      R     (net)                        9        -         -         -  
  cpu/stage1/regfile/mem_reg[4][29]/D             -      D      R     DFFHQNx1_ASAP7_75t_SL        9  186.100     1.600   526.600  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST12/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9593                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[4][29]/CLK                           -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 19: MET (248.468 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[29][29]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[29][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   25.832
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  774.168
       Launch Clock:=    0.000
          Data Path:+  525.700
              Slack:=  248.468
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                    Fanout    Trans     Delay   Arrival  
#                                                                                                        (ps)      (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                   11    4.100    32.000    32.000  
  reset                                           -      -      R     (net)                       11        -         -         -  
  cpu/FE_OFC0_reset/Y                             -      A->Y   R     BUFx2_ASAP7_75t_SL          55   82.300    76.200   108.200  
  cpu/FE_OFN0_reset                               -      -      R     (net)                       55        -         -         -  
  cpu/stage1/regfile/FE_DBTC92_reset/Y            -      A->Y   F     INVx1_ASAP7_75t_L           39  174.900   109.900   218.100  
  cpu/stage1/regfile/FE_DBTN92_reset              -      -      F     (net)                       39        -         -         -  
  cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          75  173.500   100.800   318.900  
  cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset    -      -      F     (net)                       75        -         -         -  
  cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          68  161.900    97.200   416.100  
  cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset    -      -      F     (net)                       68        -         -         -  
  cpu/stage1/regfile/g76228/Y                     -      A->Y   R     NAND2xp33_ASAP7_75t_SL       9  143.700   109.600   525.700  
  cpu/stage1/regfile/n_133                        -      -      R     (net)                        9        -         -         -  
  cpu/stage1/regfile/mem_reg[29][29]/D            -      D      R     DFFHQNx1_ASAP7_75t_SL        9  185.800     0.700   525.700  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST37/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9668                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[29][29]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 20: MET (248.568 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[1][29]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[1][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   25.832
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  774.168
       Launch Clock:=    0.000
          Data Path:+  525.600
              Slack:=  248.568
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                    Fanout    Trans     Delay   Arrival  
#                                                                                                        (ps)      (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                   11    4.100    32.000    32.000  
  reset                                           -      -      R     (net)                       11        -         -         -  
  cpu/FE_OFC0_reset/Y                             -      A->Y   R     BUFx2_ASAP7_75t_SL          55   82.300    76.200   108.200  
  cpu/FE_OFN0_reset                               -      -      R     (net)                       55        -         -         -  
  cpu/stage1/regfile/FE_DBTC92_reset/Y            -      A->Y   F     INVx1_ASAP7_75t_L           39  174.900   109.900   218.100  
  cpu/stage1/regfile/FE_DBTN92_reset              -      -      F     (net)                       39        -         -         -  
  cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          75  173.500   100.800   318.900  
  cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset    -      -      F     (net)                       75        -         -         -  
  cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          68  161.900    97.200   416.100  
  cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset    -      -      F     (net)                       68        -         -         -  
  cpu/stage1/regfile/g76228/Y                     -      A->Y   R     NAND2xp33_ASAP7_75t_SL       9  143.700   109.500   525.600  
  cpu/stage1/regfile/n_133                        -      -      R     (net)                        9        -         -         -  
  cpu/stage1/regfile/mem_reg[1][29]/D             -      D      R     DFFHQNx1_ASAP7_75t_SL        9  185.800     0.600   525.600  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                        (ps)    (ps)      (ps)  
#----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                            -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST9/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk                             -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[1][29]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#----------------------------------------------------------------------------------------------------------------------------------------------
Path 21: MET (248.568 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[16][29]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[16][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   25.832
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  774.168
       Launch Clock:=    0.000
          Data Path:+  525.600
              Slack:=  248.568
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                    Fanout    Trans     Delay   Arrival  
#                                                                                                        (ps)      (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                   11    4.100    32.000    32.000  
  reset                                           -      -      R     (net)                       11        -         -         -  
  cpu/FE_OFC0_reset/Y                             -      A->Y   R     BUFx2_ASAP7_75t_SL          55   82.300    76.200   108.200  
  cpu/FE_OFN0_reset                               -      -      R     (net)                       55        -         -         -  
  cpu/stage1/regfile/FE_DBTC92_reset/Y            -      A->Y   F     INVx1_ASAP7_75t_L           39  174.900   109.900   218.100  
  cpu/stage1/regfile/FE_DBTN92_reset              -      -      F     (net)                       39        -         -         -  
  cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          75  173.500   100.800   318.900  
  cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset    -      -      F     (net)                       75        -         -         -  
  cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          68  161.900    97.200   416.100  
  cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset    -      -      F     (net)                       68        -         -         -  
  cpu/stage1/regfile/g76228/Y                     -      A->Y   R     NAND2xp33_ASAP7_75t_SL       9  143.700   109.500   525.600  
  cpu/stage1/regfile/n_133                        -      -      R     (net)                        9        -         -         -  
  cpu/stage1/regfile/mem_reg[16][29]/D            -      D      R     DFFHQNx1_ASAP7_75t_SL        9  185.800     0.600   525.600  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST24/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9629                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[16][29]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 22: MET (248.677 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[25][29]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[25][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   25.823
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  774.177
       Launch Clock:=    0.000
          Data Path:+  525.500
              Slack:=  248.677
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                    Fanout    Trans     Delay   Arrival  
#                                                                                                        (ps)      (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                   11    4.100    32.000    32.000  
  reset                                           -      -      R     (net)                       11        -         -         -  
  cpu/FE_OFC0_reset/Y                             -      A->Y   R     BUFx2_ASAP7_75t_SL          55   82.300    76.200   108.200  
  cpu/FE_OFN0_reset                               -      -      R     (net)                       55        -         -         -  
  cpu/stage1/regfile/FE_DBTC92_reset/Y            -      A->Y   F     INVx1_ASAP7_75t_L           39  174.900   109.900   218.100  
  cpu/stage1/regfile/FE_DBTN92_reset              -      -      F     (net)                       39        -         -         -  
  cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          75  173.500   100.800   318.900  
  cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset    -      -      F     (net)                       75        -         -         -  
  cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          68  161.900    97.200   416.100  
  cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset    -      -      F     (net)                       68        -         -         -  
  cpu/stage1/regfile/g76228/Y                     -      A->Y   R     NAND2xp33_ASAP7_75t_SL       9  143.700   109.400   525.500  
  cpu/stage1/regfile/n_133                        -      -      R     (net)                        9        -         -         -  
  cpu/stage1/regfile/mem_reg[25][29]/D            -      D      R     DFFHQNx1_ASAP7_75t_SL        9  185.700     0.500   525.500  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST33/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9656                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[25][29]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 23: MET (248.677 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[8][29]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[8][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   25.823
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  774.177
       Launch Clock:=    0.000
          Data Path:+  525.500
              Slack:=  248.677
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                    Fanout    Trans     Delay   Arrival  
#                                                                                                        (ps)      (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                   11    4.100    32.000    32.000  
  reset                                           -      -      R     (net)                       11        -         -         -  
  cpu/FE_OFC0_reset/Y                             -      A->Y   R     BUFx2_ASAP7_75t_SL          55   82.300    76.200   108.200  
  cpu/FE_OFN0_reset                               -      -      R     (net)                       55        -         -         -  
  cpu/stage1/regfile/FE_DBTC92_reset/Y            -      A->Y   F     INVx1_ASAP7_75t_L           39  174.900   109.900   218.100  
  cpu/stage1/regfile/FE_DBTN92_reset              -      -      F     (net)                       39        -         -         -  
  cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          75  173.500   100.800   318.900  
  cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset    -      -      F     (net)                       75        -         -         -  
  cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          68  161.900    97.200   416.100  
  cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset    -      -      F     (net)                       68        -         -         -  
  cpu/stage1/regfile/g76228/Y                     -      A->Y   R     NAND2xp33_ASAP7_75t_SL       9  143.700   109.400   525.500  
  cpu/stage1/regfile/n_133                        -      -      R     (net)                        9        -         -         -  
  cpu/stage1/regfile/mem_reg[8][29]/D             -      D      R     DFFHQNx1_ASAP7_75t_SL        9  185.700     0.500   525.500  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST16/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9605                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[8][29]/CLK                           -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 24: MET (249.210 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[6][15]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[6][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   27.290
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  772.710
       Launch Clock:=    0.000
          Data Path:+  523.500
              Slack:=  249.210
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                    Fanout    Trans     Delay   Arrival  
#                                                                                                        (ps)      (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                   11    4.100    32.000    32.000  
  reset                                           -      -      R     (net)                       11        -         -         -  
  cpu/FE_OFC0_reset/Y                             -      A->Y   R     BUFx2_ASAP7_75t_SL          55   82.300    76.200   108.200  
  cpu/FE_OFN0_reset                               -      -      R     (net)                       55        -         -         -  
  cpu/stage1/regfile/FE_DBTC92_reset/Y            -      A->Y   F     INVx1_ASAP7_75t_L           39  174.900   109.900   218.100  
  cpu/stage1/regfile/FE_DBTN92_reset              -      -      F     (net)                       39        -         -         -  
  cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          75  173.500   100.800   318.900  
  cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset    -      -      F     (net)                       75        -         -         -  
  cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          68  161.900    87.100   406.000  
  cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset    -      -      F     (net)                       68        -         -         -  
  cpu/stage1/regfile/g76553/Y                     -      A->Y   R     NAND2xp33_ASAP7_75t_SL      10  141.000   117.500   523.500  
  cpu/stage1/regfile/n_87                         -      -      R     (net)                       10        -         -         -  
  cpu/stage1/regfile/mem_reg[6][15]/D             -      D      R     DFFHQNx1_ASAP7_75t_SL       10  202.200     1.700   523.500  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST14/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9599                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[6][15]/CLK                           -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 25: MET (249.210 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[29][15]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[29][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   27.290
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  772.710
       Launch Clock:=    0.000
          Data Path:+  523.500
              Slack:=  249.210
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                    Fanout    Trans     Delay   Arrival  
#                                                                                                        (ps)      (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                   11    4.100    32.000    32.000  
  reset                                           -      -      R     (net)                       11        -         -         -  
  cpu/FE_OFC0_reset/Y                             -      A->Y   R     BUFx2_ASAP7_75t_SL          55   82.300    76.200   108.200  
  cpu/FE_OFN0_reset                               -      -      R     (net)                       55        -         -         -  
  cpu/stage1/regfile/FE_DBTC92_reset/Y            -      A->Y   F     INVx1_ASAP7_75t_L           39  174.900   109.900   218.100  
  cpu/stage1/regfile/FE_DBTN92_reset              -      -      F     (net)                       39        -         -         -  
  cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          75  173.500   100.800   318.900  
  cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset    -      -      F     (net)                       75        -         -         -  
  cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          68  161.900    87.100   406.000  
  cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset    -      -      F     (net)                       68        -         -         -  
  cpu/stage1/regfile/g76553/Y                     -      A->Y   R     NAND2xp33_ASAP7_75t_SL      10  141.000   117.500   523.500  
  cpu/stage1/regfile/n_87                         -      -      R     (net)                       10        -         -         -  
  cpu/stage1/regfile/mem_reg[29][15]/D            -      D      R     DFFHQNx1_ASAP7_75t_SL       10  202.200     1.700   523.500  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST37/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9668                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[29][15]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 26: MET (249.210 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[14][15]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[14][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   27.290
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  772.710
       Launch Clock:=    0.000
          Data Path:+  523.500
              Slack:=  249.210
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                    Fanout    Trans     Delay   Arrival  
#                                                                                                        (ps)      (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                   11    4.100    32.000    32.000  
  reset                                           -      -      R     (net)                       11        -         -         -  
  cpu/FE_OFC0_reset/Y                             -      A->Y   R     BUFx2_ASAP7_75t_SL          55   82.300    76.200   108.200  
  cpu/FE_OFN0_reset                               -      -      R     (net)                       55        -         -         -  
  cpu/stage1/regfile/FE_DBTC92_reset/Y            -      A->Y   F     INVx1_ASAP7_75t_L           39  174.900   109.900   218.100  
  cpu/stage1/regfile/FE_DBTN92_reset              -      -      F     (net)                       39        -         -         -  
  cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          75  173.500   100.800   318.900  
  cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset    -      -      F     (net)                       75        -         -         -  
  cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          68  161.900    87.100   406.000  
  cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset    -      -      F     (net)                       68        -         -         -  
  cpu/stage1/regfile/g76553/Y                     -      A->Y   R     NAND2xp33_ASAP7_75t_SL      10  141.000   117.500   523.500  
  cpu/stage1/regfile/n_87                         -      -      R     (net)                       10        -         -         -  
  cpu/stage1/regfile/mem_reg[14][15]/D            -      D      R     DFFHQNx1_ASAP7_75t_SL       10  202.200     1.700   523.500  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST22/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9623                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[14][15]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 27: MET (249.310 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[28][15]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[28][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   27.290
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  772.710
       Launch Clock:=    0.000
          Data Path:+  523.400
              Slack:=  249.310
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                    Fanout    Trans     Delay   Arrival  
#                                                                                                        (ps)      (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                   11    4.100    32.000    32.000  
  reset                                           -      -      R     (net)                       11        -         -         -  
  cpu/FE_OFC0_reset/Y                             -      A->Y   R     BUFx2_ASAP7_75t_SL          55   82.300    76.200   108.200  
  cpu/FE_OFN0_reset                               -      -      R     (net)                       55        -         -         -  
  cpu/stage1/regfile/FE_DBTC92_reset/Y            -      A->Y   F     INVx1_ASAP7_75t_L           39  174.900   109.900   218.100  
  cpu/stage1/regfile/FE_DBTN92_reset              -      -      F     (net)                       39        -         -         -  
  cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          75  173.500   100.800   318.900  
  cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset    -      -      F     (net)                       75        -         -         -  
  cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          68  161.900    87.100   406.000  
  cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset    -      -      F     (net)                       68        -         -         -  
  cpu/stage1/regfile/g76553/Y                     -      A->Y   R     NAND2xp33_ASAP7_75t_SL      10  141.000   117.400   523.400  
  cpu/stage1/regfile/n_87                         -      -      R     (net)                       10        -         -         -  
  cpu/stage1/regfile/mem_reg[28][15]/D            -      D      R     DFFHQNx1_ASAP7_75t_SL       10  202.200     1.600   523.400  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST36/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9665                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[28][15]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 28: MET (249.310 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[4][15]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[4][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   27.290
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  772.710
       Launch Clock:=    0.000
          Data Path:+  523.400
              Slack:=  249.310
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                    Fanout    Trans     Delay   Arrival  
#                                                                                                        (ps)      (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                   11    4.100    32.000    32.000  
  reset                                           -      -      R     (net)                       11        -         -         -  
  cpu/FE_OFC0_reset/Y                             -      A->Y   R     BUFx2_ASAP7_75t_SL          55   82.300    76.200   108.200  
  cpu/FE_OFN0_reset                               -      -      R     (net)                       55        -         -         -  
  cpu/stage1/regfile/FE_DBTC92_reset/Y            -      A->Y   F     INVx1_ASAP7_75t_L           39  174.900   109.900   218.100  
  cpu/stage1/regfile/FE_DBTN92_reset              -      -      F     (net)                       39        -         -         -  
  cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          75  173.500   100.800   318.900  
  cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset    -      -      F     (net)                       75        -         -         -  
  cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          68  161.900    87.100   406.000  
  cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset    -      -      F     (net)                       68        -         -         -  
  cpu/stage1/regfile/g76553/Y                     -      A->Y   R     NAND2xp33_ASAP7_75t_SL      10  141.000   117.400   523.400  
  cpu/stage1/regfile/n_87                         -      -      R     (net)                       10        -         -         -  
  cpu/stage1/regfile/mem_reg[4][15]/D             -      D      R     DFFHQNx1_ASAP7_75t_SL       10  202.200     1.600   523.400  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST12/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9593                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[4][15]/CLK                           -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 29: MET (249.310 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[21][15]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[21][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   27.290
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  772.710
       Launch Clock:=    0.000
          Data Path:+  523.400
              Slack:=  249.310
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                    Fanout    Trans     Delay   Arrival  
#                                                                                                        (ps)      (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                   11    4.100    32.000    32.000  
  reset                                           -      -      R     (net)                       11        -         -         -  
  cpu/FE_OFC0_reset/Y                             -      A->Y   R     BUFx2_ASAP7_75t_SL          55   82.300    76.200   108.200  
  cpu/FE_OFN0_reset                               -      -      R     (net)                       55        -         -         -  
  cpu/stage1/regfile/FE_DBTC92_reset/Y            -      A->Y   F     INVx1_ASAP7_75t_L           39  174.900   109.900   218.100  
  cpu/stage1/regfile/FE_DBTN92_reset              -      -      F     (net)                       39        -         -         -  
  cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          75  173.500   100.800   318.900  
  cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset    -      -      F     (net)                       75        -         -         -  
  cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          68  161.900    87.100   406.000  
  cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset    -      -      F     (net)                       68        -         -         -  
  cpu/stage1/regfile/g76553/Y                     -      A->Y   R     NAND2xp33_ASAP7_75t_SL      10  141.000   117.400   523.400  
  cpu/stage1/regfile/n_87                         -      -      R     (net)                       10        -         -         -  
  cpu/stage1/regfile/mem_reg[21][15]/D            -      D      R     DFFHQNx1_ASAP7_75t_SL       10  202.200     1.600   523.400  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST29/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9644                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[21][15]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 30: MET (249.410 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[16][15]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[16][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   27.290
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  772.710
       Launch Clock:=    0.000
          Data Path:+  523.300
              Slack:=  249.410
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                    Fanout    Trans     Delay   Arrival  
#                                                                                                        (ps)      (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                   11    4.100    32.000    32.000  
  reset                                           -      -      R     (net)                       11        -         -         -  
  cpu/FE_OFC0_reset/Y                             -      A->Y   R     BUFx2_ASAP7_75t_SL          55   82.300    76.200   108.200  
  cpu/FE_OFN0_reset                               -      -      R     (net)                       55        -         -         -  
  cpu/stage1/regfile/FE_DBTC92_reset/Y            -      A->Y   F     INVx1_ASAP7_75t_L           39  174.900   109.900   218.100  
  cpu/stage1/regfile/FE_DBTN92_reset              -      -      F     (net)                       39        -         -         -  
  cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          75  173.500   100.800   318.900  
  cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset    -      -      F     (net)                       75        -         -         -  
  cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          68  161.900    87.100   406.000  
  cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset    -      -      F     (net)                       68        -         -         -  
  cpu/stage1/regfile/g76553/Y                     -      A->Y   R     NAND2xp33_ASAP7_75t_SL      10  141.000   117.300   523.300  
  cpu/stage1/regfile/n_87                         -      -      R     (net)                       10        -         -         -  
  cpu/stage1/regfile/mem_reg[16][15]/D            -      D      R     DFFHQNx1_ASAP7_75t_SL       10  202.200     1.500   523.300  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST24/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9629                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[16][15]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 31: MET (249.410 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[8][15]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[8][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   27.290
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  772.710
       Launch Clock:=    0.000
          Data Path:+  523.300
              Slack:=  249.410
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                    Fanout    Trans     Delay   Arrival  
#                                                                                                        (ps)      (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                   11    4.100    32.000    32.000  
  reset                                           -      -      R     (net)                       11        -         -         -  
  cpu/FE_OFC0_reset/Y                             -      A->Y   R     BUFx2_ASAP7_75t_SL          55   82.300    76.200   108.200  
  cpu/FE_OFN0_reset                               -      -      R     (net)                       55        -         -         -  
  cpu/stage1/regfile/FE_DBTC92_reset/Y            -      A->Y   F     INVx1_ASAP7_75t_L           39  174.900   109.900   218.100  
  cpu/stage1/regfile/FE_DBTN92_reset              -      -      F     (net)                       39        -         -         -  
  cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          75  173.500   100.800   318.900  
  cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset    -      -      F     (net)                       75        -         -         -  
  cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          68  161.900    87.100   406.000  
  cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset    -      -      F     (net)                       68        -         -         -  
  cpu/stage1/regfile/g76553/Y                     -      A->Y   R     NAND2xp33_ASAP7_75t_SL      10  141.000   117.300   523.300  
  cpu/stage1/regfile/n_87                         -      -      R     (net)                       10        -         -         -  
  cpu/stage1/regfile/mem_reg[8][15]/D             -      D      R     DFFHQNx1_ASAP7_75t_SL       10  202.200     1.500   523.300  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST16/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9605                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[8][15]/CLK                           -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 32: MET (249.519 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[26][15]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[26][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   27.281
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  772.719
       Launch Clock:=    0.000
          Data Path:+  523.200
              Slack:=  249.519
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                    Fanout    Trans     Delay   Arrival  
#                                                                                                        (ps)      (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                   11    4.100    32.000    32.000  
  reset                                           -      -      R     (net)                       11        -         -         -  
  cpu/FE_OFC0_reset/Y                             -      A->Y   R     BUFx2_ASAP7_75t_SL          55   82.300    76.200   108.200  
  cpu/FE_OFN0_reset                               -      -      R     (net)                       55        -         -         -  
  cpu/stage1/regfile/FE_DBTC92_reset/Y            -      A->Y   F     INVx1_ASAP7_75t_L           39  174.900   109.900   218.100  
  cpu/stage1/regfile/FE_DBTN92_reset              -      -      F     (net)                       39        -         -         -  
  cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          75  173.500   100.800   318.900  
  cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset    -      -      F     (net)                       75        -         -         -  
  cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          68  161.900    87.100   406.000  
  cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset    -      -      F     (net)                       68        -         -         -  
  cpu/stage1/regfile/g76553/Y                     -      A->Y   R     NAND2xp33_ASAP7_75t_SL      10  141.000   117.200   523.200  
  cpu/stage1/regfile/n_87                         -      -      R     (net)                       10        -         -         -  
  cpu/stage1/regfile/mem_reg[26][15]/D            -      D      R     DFFHQNx1_ASAP7_75t_SL       10  202.100     1.400   523.200  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST34/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9659                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[26][15]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 33: MET (249.719 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[18][15]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[18][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   27.281
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  772.719
       Launch Clock:=    0.000
          Data Path:+  523.000
              Slack:=  249.719
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                    Fanout    Trans     Delay   Arrival  
#                                                                                                        (ps)      (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                   11    4.100    32.000    32.000  
  reset                                           -      -      R     (net)                       11        -         -         -  
  cpu/FE_OFC0_reset/Y                             -      A->Y   R     BUFx2_ASAP7_75t_SL          55   82.300    76.200   108.200  
  cpu/FE_OFN0_reset                               -      -      R     (net)                       55        -         -         -  
  cpu/stage1/regfile/FE_DBTC92_reset/Y            -      A->Y   F     INVx1_ASAP7_75t_L           39  174.900   109.900   218.100  
  cpu/stage1/regfile/FE_DBTN92_reset              -      -      F     (net)                       39        -         -         -  
  cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          75  173.500   100.800   318.900  
  cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset    -      -      F     (net)                       75        -         -         -  
  cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          68  161.900    87.100   406.000  
  cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset    -      -      F     (net)                       68        -         -         -  
  cpu/stage1/regfile/g76553/Y                     -      A->Y   R     NAND2xp33_ASAP7_75t_SL      10  141.000   117.000   523.000  
  cpu/stage1/regfile/n_87                         -      -      R     (net)                       10        -         -         -  
  cpu/stage1/regfile/mem_reg[18][15]/D            -      D      R     DFFHQNx1_ASAP7_75t_SL       10  202.100     1.200   523.000  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST26/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9635                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[18][15]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 34: MET (252.358 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[7][29]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[7][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   24.942
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  775.058
       Launch Clock:=    0.000
          Data Path:+  522.700
              Slack:=  252.358
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                    Fanout    Trans     Delay   Arrival  
#                                                                                                        (ps)      (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                   11    4.100    32.000    32.000  
  reset                                           -      -      R     (net)                       11        -         -         -  
  cpu/FE_OFC0_reset/Y                             -      A->Y   R     BUFx2_ASAP7_75t_SL          55   82.300    76.200   108.200  
  cpu/FE_OFN0_reset                               -      -      R     (net)                       55        -         -         -  
  cpu/stage1/regfile/FE_DBTC92_reset/Y            -      A->Y   F     INVx1_ASAP7_75t_L           39  174.900   109.900   218.100  
  cpu/stage1/regfile/FE_DBTN92_reset              -      -      F     (net)                       39        -         -         -  
  cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          75  173.500   100.800   318.900  
  cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset    -      -      F     (net)                       75        -         -         -  
  cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          68  161.900    97.400   416.300  
  cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset    -      -      F     (net)                       68        -         -         -  
  cpu/stage1/regfile/g76393/Y                     -      A->Y   R     NAND2xp33_ASAP7_75t_SL       8  143.800   106.400   522.700  
  cpu/stage1/regfile/n_109                        -      -      R     (net)                        8        -         -         -  
  cpu/stage1/regfile/mem_reg[7][29]/D             -      D      R     DFFHQNx1_ASAP7_75t_SL        8  175.800     2.200   522.700  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST15/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9602                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[7][29]/CLK                           -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 35: MET (252.358 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[6][29]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[6][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   24.942
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  775.058
       Launch Clock:=    0.000
          Data Path:+  522.700
              Slack:=  252.358
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                    Fanout    Trans     Delay   Arrival  
#                                                                                                        (ps)      (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                   11    4.100    32.000    32.000  
  reset                                           -      -      R     (net)                       11        -         -         -  
  cpu/FE_OFC0_reset/Y                             -      A->Y   R     BUFx2_ASAP7_75t_SL          55   82.300    76.200   108.200  
  cpu/FE_OFN0_reset                               -      -      R     (net)                       55        -         -         -  
  cpu/stage1/regfile/FE_DBTC92_reset/Y            -      A->Y   F     INVx1_ASAP7_75t_L           39  174.900   109.900   218.100  
  cpu/stage1/regfile/FE_DBTN92_reset              -      -      F     (net)                       39        -         -         -  
  cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          75  173.500   100.800   318.900  
  cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset    -      -      F     (net)                       75        -         -         -  
  cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          68  161.900    97.400   416.300  
  cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset    -      -      F     (net)                       68        -         -         -  
  cpu/stage1/regfile/g76393/Y                     -      A->Y   R     NAND2xp33_ASAP7_75t_SL       8  143.800   106.400   522.700  
  cpu/stage1/regfile/n_109                        -      -      R     (net)                        8        -         -         -  
  cpu/stage1/regfile/mem_reg[6][29]/D             -      D      R     DFFHQNx1_ASAP7_75t_SL        8  175.800     2.200   522.700  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST14/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9599                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[6][29]/CLK                           -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 36: MET (252.358 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[14][29]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[14][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   24.942
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  775.058
       Launch Clock:=    0.000
          Data Path:+  522.700
              Slack:=  252.358
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                    Fanout    Trans     Delay   Arrival  
#                                                                                                        (ps)      (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                   11    4.100    32.000    32.000  
  reset                                           -      -      R     (net)                       11        -         -         -  
  cpu/FE_OFC0_reset/Y                             -      A->Y   R     BUFx2_ASAP7_75t_SL          55   82.300    76.200   108.200  
  cpu/FE_OFN0_reset                               -      -      R     (net)                       55        -         -         -  
  cpu/stage1/regfile/FE_DBTC92_reset/Y            -      A->Y   F     INVx1_ASAP7_75t_L           39  174.900   109.900   218.100  
  cpu/stage1/regfile/FE_DBTN92_reset              -      -      F     (net)                       39        -         -         -  
  cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          75  173.500   100.800   318.900  
  cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset    -      -      F     (net)                       75        -         -         -  
  cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          68  161.900    97.400   416.300  
  cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset    -      -      F     (net)                       68        -         -         -  
  cpu/stage1/regfile/g76393/Y                     -      A->Y   R     NAND2xp33_ASAP7_75t_SL       8  143.800   106.400   522.700  
  cpu/stage1/regfile/n_109                        -      -      R     (net)                        8        -         -         -  
  cpu/stage1/regfile/mem_reg[14][29]/D            -      D      R     DFFHQNx1_ASAP7_75t_SL        8  175.800     2.200   522.700  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST22/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9623                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[14][29]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 37: MET (252.467 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[3][29]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[3][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   24.933
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  775.067
       Launch Clock:=    0.000
          Data Path:+  522.600
              Slack:=  252.467
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                    Fanout    Trans     Delay   Arrival  
#                                                                                                        (ps)      (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                   11    4.100    32.000    32.000  
  reset                                           -      -      R     (net)                       11        -         -         -  
  cpu/FE_OFC0_reset/Y                             -      A->Y   R     BUFx2_ASAP7_75t_SL          55   82.300    76.200   108.200  
  cpu/FE_OFN0_reset                               -      -      R     (net)                       55        -         -         -  
  cpu/stage1/regfile/FE_DBTC92_reset/Y            -      A->Y   F     INVx1_ASAP7_75t_L           39  174.900   109.900   218.100  
  cpu/stage1/regfile/FE_DBTN92_reset              -      -      F     (net)                       39        -         -         -  
  cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          75  173.500   100.800   318.900  
  cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset    -      -      F     (net)                       75        -         -         -  
  cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          68  161.900    97.400   416.300  
  cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset    -      -      F     (net)                       68        -         -         -  
  cpu/stage1/regfile/g76393/Y                     -      A->Y   R     NAND2xp33_ASAP7_75t_SL       8  143.800   106.300   522.600  
  cpu/stage1/regfile/n_109                        -      -      R     (net)                        8        -         -         -  
  cpu/stage1/regfile/mem_reg[3][29]/D             -      D      R     DFFHQNx1_ASAP7_75t_SL        8  175.700     2.100   522.600  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST11/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9590                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[3][29]/CLK                           -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 38: MET (252.567 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[2][29]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[2][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   24.933
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  775.067
       Launch Clock:=    0.000
          Data Path:+  522.500
              Slack:=  252.567
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                    Fanout    Trans     Delay   Arrival  
#                                                                                                        (ps)      (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                   11    4.100    32.000    32.000  
  reset                                           -      -      R     (net)                       11        -         -         -  
  cpu/FE_OFC0_reset/Y                             -      A->Y   R     BUFx2_ASAP7_75t_SL          55   82.300    76.200   108.200  
  cpu/FE_OFN0_reset                               -      -      R     (net)                       55        -         -         -  
  cpu/stage1/regfile/FE_DBTC92_reset/Y            -      A->Y   F     INVx1_ASAP7_75t_L           39  174.900   109.900   218.100  
  cpu/stage1/regfile/FE_DBTN92_reset              -      -      F     (net)                       39        -         -         -  
  cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          75  173.500   100.800   318.900  
  cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset    -      -      F     (net)                       75        -         -         -  
  cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          68  161.900    97.400   416.300  
  cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset    -      -      F     (net)                       68        -         -         -  
  cpu/stage1/regfile/g76393/Y                     -      A->Y   R     NAND2xp33_ASAP7_75t_SL       8  143.800   106.200   522.500  
  cpu/stage1/regfile/n_109                        -      -      R     (net)                        8        -         -         -  
  cpu/stage1/regfile/mem_reg[2][29]/D             -      D      R     DFFHQNx1_ASAP7_75t_SL        8  175.700     2.000   522.500  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST10/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9587                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[2][29]/CLK                           -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 39: MET (252.667 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[27][29]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[27][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   24.933
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  775.067
       Launch Clock:=    0.000
          Data Path:+  522.400
              Slack:=  252.667
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                    Fanout    Trans     Delay   Arrival  
#                                                                                                        (ps)      (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                   11    4.100    32.000    32.000  
  reset                                           -      -      R     (net)                       11        -         -         -  
  cpu/FE_OFC0_reset/Y                             -      A->Y   R     BUFx2_ASAP7_75t_SL          55   82.300    76.200   108.200  
  cpu/FE_OFN0_reset                               -      -      R     (net)                       55        -         -         -  
  cpu/stage1/regfile/FE_DBTC92_reset/Y            -      A->Y   F     INVx1_ASAP7_75t_L           39  174.900   109.900   218.100  
  cpu/stage1/regfile/FE_DBTN92_reset              -      -      F     (net)                       39        -         -         -  
  cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          75  173.500   100.800   318.900  
  cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset    -      -      F     (net)                       75        -         -         -  
  cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          68  161.900    97.400   416.300  
  cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset    -      -      F     (net)                       68        -         -         -  
  cpu/stage1/regfile/g76393/Y                     -      A->Y   R     NAND2xp33_ASAP7_75t_SL       8  143.800   106.100   522.400  
  cpu/stage1/regfile/n_109                        -      -      R     (net)                        8        -         -         -  
  cpu/stage1/regfile/mem_reg[27][29]/D            -      D      R     DFFHQNx1_ASAP7_75t_SL        8  175.700     1.900   522.400  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST35/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9662                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[27][29]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 40: MET (253.902 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[24][29]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[24][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   24.898
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  775.102
       Launch Clock:=    0.000
          Data Path:+  521.200
              Slack:=  253.902
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                    Fanout    Trans     Delay   Arrival  
#                                                                                                        (ps)      (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                   11    4.100    32.000    32.000  
  reset                                           -      -      R     (net)                       11        -         -         -  
  cpu/FE_OFC0_reset/Y                             -      A->Y   R     BUFx2_ASAP7_75t_SL          55   82.300    76.200   108.200  
  cpu/FE_OFN0_reset                               -      -      R     (net)                       55        -         -         -  
  cpu/stage1/regfile/FE_DBTC92_reset/Y            -      A->Y   F     INVx1_ASAP7_75t_L           39  174.900   109.900   218.100  
  cpu/stage1/regfile/FE_DBTN92_reset              -      -      F     (net)                       39        -         -         -  
  cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          75  173.500   100.800   318.900  
  cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset    -      -      F     (net)                       75        -         -         -  
  cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          68  161.900    97.400   416.300  
  cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset    -      -      F     (net)                       68        -         -         -  
  cpu/stage1/regfile/g76393/Y                     -      A->Y   R     NAND2xp33_ASAP7_75t_SL       8  143.800   104.900   521.200  
  cpu/stage1/regfile/n_109                        -      -      R     (net)                        8        -         -         -  
  cpu/stage1/regfile/mem_reg[24][29]/D            -      D      R     DFFHQNx1_ASAP7_75t_SL        8  175.300     0.700   521.200  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST32/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9653                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[24][29]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 41: MET (253.902 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[9][29]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[9][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   24.898
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  775.102
       Launch Clock:=    0.000
          Data Path:+  521.200
              Slack:=  253.902
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                    Fanout    Trans     Delay   Arrival  
#                                                                                                        (ps)      (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                   11    4.100    32.000    32.000  
  reset                                           -      -      R     (net)                       11        -         -         -  
  cpu/FE_OFC0_reset/Y                             -      A->Y   R     BUFx2_ASAP7_75t_SL          55   82.300    76.200   108.200  
  cpu/FE_OFN0_reset                               -      -      R     (net)                       55        -         -         -  
  cpu/stage1/regfile/FE_DBTC92_reset/Y            -      A->Y   F     INVx1_ASAP7_75t_L           39  174.900   109.900   218.100  
  cpu/stage1/regfile/FE_DBTN92_reset              -      -      F     (net)                       39        -         -         -  
  cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          75  173.500   100.800   318.900  
  cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset    -      -      F     (net)                       75        -         -         -  
  cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          68  161.900    97.400   416.300  
  cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset    -      -      F     (net)                       68        -         -         -  
  cpu/stage1/regfile/g76393/Y                     -      A->Y   R     NAND2xp33_ASAP7_75t_SL       8  143.800   104.900   521.200  
  cpu/stage1/regfile/n_109                        -      -      R     (net)                        8        -         -         -  
  cpu/stage1/regfile/mem_reg[9][29]/D             -      D      R     DFFHQNx1_ASAP7_75t_SL        8  175.300     0.700   521.200  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST17/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9608                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[9][29]/CLK                           -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 42: MET (256.682 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[18][5]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[18][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   26.018
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  773.982
       Launch Clock:=    0.000
          Data Path:+  517.300
              Slack:=  256.682
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                    Fanout    Trans     Delay   Arrival  
#                                                                                                        (ps)      (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                   11    4.100    32.000    32.000  
  reset                                           -      -      R     (net)                       11        -         -         -  
  cpu/FE_OFC0_reset/Y                             -      A->Y   R     BUFx2_ASAP7_75t_SL          55   82.300    76.200   108.200  
  cpu/FE_OFN0_reset                               -      -      R     (net)                       55        -         -         -  
  cpu/stage1/regfile/FE_DBTC92_reset/Y            -      A->Y   F     INVx1_ASAP7_75t_L           39  174.900   109.900   218.100  
  cpu/stage1/regfile/FE_DBTN92_reset              -      -      F     (net)                       39        -         -         -  
  cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          75  173.500   100.800   318.900  
  cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset    -      -      F     (net)                       75        -         -         -  
  cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          68  161.900    87.400   406.300  
  cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset    -      -      F     (net)                       68        -         -         -  
  cpu/stage1/regfile/g76062/Y                     -      A->Y   R     NAND2xp33_ASAP7_75t_SL       9  141.400   111.000   517.300  
  cpu/stage1/regfile/n_157                        -      -      R     (net)                        9        -         -         -  
  cpu/stage1/regfile/mem_reg[18][5]/D             -      D      R     DFFHQNx1_ASAP7_75t_SL        9  187.900     1.700   517.300  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST26/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9635                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[18][5]/CLK                           -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 43: MET (256.707 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[14][26]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[14][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   23.893
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  776.107
       Launch Clock:=    0.000
          Data Path:+  519.400
              Slack:=  256.707
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                    Fanout    Trans     Delay   Arrival  
#                                                                                                        (ps)      (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                   11    4.100    32.000    32.000  
  reset                                           -      -      R     (net)                       11        -         -         -  
  cpu/FE_OFC0_reset/Y                             -      A->Y   R     BUFx2_ASAP7_75t_SL          55   82.300    76.200   108.200  
  cpu/FE_OFN0_reset                               -      -      R     (net)                       55        -         -         -  
  cpu/stage1/regfile/FE_DBTC92_reset/Y            -      A->Y   F     INVx1_ASAP7_75t_L           39  174.900   109.900   218.100  
  cpu/stage1/regfile/FE_DBTN92_reset              -      -      F     (net)                       39        -         -         -  
  cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          75  173.500   100.800   318.900  
  cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset    -      -      F     (net)                       75        -         -         -  
  cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          68  161.900   100.200   419.100  
  cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset    -      -      F     (net)                       68        -         -         -  
  cpu/stage1/regfile/g76806/Y                     -      A->Y   R     NAND2xp33_ASAP7_75t_SL       8  144.000   100.300   519.400  
  cpu/stage1/regfile/n_47                         -      -      R     (net)                        8        -         -         -  
  cpu/stage1/regfile/mem_reg[14][26]/D            -      D      R     DFFHQNx1_ASAP7_75t_SL        8  164.000     1.300   519.400  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST22/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9623                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[14][26]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 44: MET (256.791 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[26][5]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[26][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   26.010
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  773.990
       Launch Clock:=    0.000
          Data Path:+  517.200
              Slack:=  256.791
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                    Fanout    Trans     Delay   Arrival  
#                                                                                                        (ps)      (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                   11    4.100    32.000    32.000  
  reset                                           -      -      R     (net)                       11        -         -         -  
  cpu/FE_OFC0_reset/Y                             -      A->Y   R     BUFx2_ASAP7_75t_SL          55   82.300    76.200   108.200  
  cpu/FE_OFN0_reset                               -      -      R     (net)                       55        -         -         -  
  cpu/stage1/regfile/FE_DBTC92_reset/Y            -      A->Y   F     INVx1_ASAP7_75t_L           39  174.900   109.900   218.100  
  cpu/stage1/regfile/FE_DBTN92_reset              -      -      F     (net)                       39        -         -         -  
  cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          75  173.500   100.800   318.900  
  cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset    -      -      F     (net)                       75        -         -         -  
  cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          68  161.900    87.400   406.300  
  cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset    -      -      F     (net)                       68        -         -         -  
  cpu/stage1/regfile/g76062/Y                     -      A->Y   R     NAND2xp33_ASAP7_75t_SL       9  141.400   110.900   517.200  
  cpu/stage1/regfile/n_157                        -      -      R     (net)                        9        -         -         -  
  cpu/stage1/regfile/mem_reg[26][5]/D             -      D      R     DFFHQNx1_ASAP7_75t_SL        9  187.800     1.600   517.200  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST34/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9659                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[26][5]/CLK                           -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 45: MET (256.807 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[31][26]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[31][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   23.893
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  776.107
       Launch Clock:=    0.000
          Data Path:+  519.300
              Slack:=  256.807
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                    Fanout    Trans     Delay   Arrival  
#                                                                                                        (ps)      (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                   11    4.100    32.000    32.000  
  reset                                           -      -      R     (net)                       11        -         -         -  
  cpu/FE_OFC0_reset/Y                             -      A->Y   R     BUFx2_ASAP7_75t_SL          55   82.300    76.200   108.200  
  cpu/FE_OFN0_reset                               -      -      R     (net)                       55        -         -         -  
  cpu/stage1/regfile/FE_DBTC92_reset/Y            -      A->Y   F     INVx1_ASAP7_75t_L           39  174.900   109.900   218.100  
  cpu/stage1/regfile/FE_DBTN92_reset              -      -      F     (net)                       39        -         -         -  
  cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          75  173.500   100.800   318.900  
  cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset    -      -      F     (net)                       75        -         -         -  
  cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          68  161.900   100.200   419.100  
  cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset    -      -      F     (net)                       68        -         -         -  
  cpu/stage1/regfile/g76806/Y                     -      A->Y   R     NAND2xp33_ASAP7_75t_SL       8  144.000   100.200   519.300  
  cpu/stage1/regfile/n_47                         -      -      R     (net)                        8        -         -         -  
  cpu/stage1/regfile/mem_reg[31][26]/D            -      D      R     DFFHQNx1_ASAP7_75t_SL        8  164.000     1.200   519.300  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST39/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9674                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[31][26]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 46: MET (256.891 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[2][5]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[2][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   26.010
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  773.990
       Launch Clock:=    0.000
          Data Path:+  517.100
              Slack:=  256.891
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                    Fanout    Trans     Delay   Arrival  
#                                                                                                        (ps)      (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                   11    4.100    32.000    32.000  
  reset                                           -      -      R     (net)                       11        -         -         -  
  cpu/FE_OFC0_reset/Y                             -      A->Y   R     BUFx2_ASAP7_75t_SL          55   82.300    76.200   108.200  
  cpu/FE_OFN0_reset                               -      -      R     (net)                       55        -         -         -  
  cpu/stage1/regfile/FE_DBTC92_reset/Y            -      A->Y   F     INVx1_ASAP7_75t_L           39  174.900   109.900   218.100  
  cpu/stage1/regfile/FE_DBTN92_reset              -      -      F     (net)                       39        -         -         -  
  cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          75  173.500   100.800   318.900  
  cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset    -      -      F     (net)                       75        -         -         -  
  cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          68  161.900    87.400   406.300  
  cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset    -      -      F     (net)                       68        -         -         -  
  cpu/stage1/regfile/g76062/Y                     -      A->Y   R     NAND2xp33_ASAP7_75t_SL       9  141.400   110.800   517.100  
  cpu/stage1/regfile/n_157                        -      -      R     (net)                        9        -         -         -  
  cpu/stage1/regfile/mem_reg[2][5]/D              -      D      R     DFFHQNx1_ASAP7_75t_SL        9  187.800     1.500   517.100  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST10/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9587                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[2][5]/CLK                            -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 47: MET (256.907 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[18][26]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[18][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   23.893
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  776.107
       Launch Clock:=    0.000
          Data Path:+  519.200
              Slack:=  256.907
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                    Fanout    Trans     Delay   Arrival  
#                                                                                                        (ps)      (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                   11    4.100    32.000    32.000  
  reset                                           -      -      R     (net)                       11        -         -         -  
  cpu/FE_OFC0_reset/Y                             -      A->Y   R     BUFx2_ASAP7_75t_SL          55   82.300    76.200   108.200  
  cpu/FE_OFN0_reset                               -      -      R     (net)                       55        -         -         -  
  cpu/stage1/regfile/FE_DBTC92_reset/Y            -      A->Y   F     INVx1_ASAP7_75t_L           39  174.900   109.900   218.100  
  cpu/stage1/regfile/FE_DBTN92_reset              -      -      F     (net)                       39        -         -         -  
  cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          75  173.500   100.800   318.900  
  cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset    -      -      F     (net)                       75        -         -         -  
  cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          68  161.900   100.200   419.100  
  cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset    -      -      F     (net)                       68        -         -         -  
  cpu/stage1/regfile/g76806/Y                     -      A->Y   R     NAND2xp33_ASAP7_75t_SL       8  144.000   100.100   519.200  
  cpu/stage1/regfile/n_47                         -      -      R     (net)                        8        -         -         -  
  cpu/stage1/regfile/mem_reg[18][26]/D            -      D      R     DFFHQNx1_ASAP7_75t_SL        8  164.000     1.100   519.200  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST26/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9635                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[18][26]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 48: MET (256.990 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[10][5]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[10][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   26.010
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  773.990
       Launch Clock:=    0.000
          Data Path:+  517.000
              Slack:=  256.990
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                    Fanout    Trans     Delay   Arrival  
#                                                                                                        (ps)      (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                   11    4.100    32.000    32.000  
  reset                                           -      -      R     (net)                       11        -         -         -  
  cpu/FE_OFC0_reset/Y                             -      A->Y   R     BUFx2_ASAP7_75t_SL          55   82.300    76.200   108.200  
  cpu/FE_OFN0_reset                               -      -      R     (net)                       55        -         -         -  
  cpu/stage1/regfile/FE_DBTC92_reset/Y            -      A->Y   F     INVx1_ASAP7_75t_L           39  174.900   109.900   218.100  
  cpu/stage1/regfile/FE_DBTN92_reset              -      -      F     (net)                       39        -         -         -  
  cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          75  173.500   100.800   318.900  
  cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset    -      -      F     (net)                       75        -         -         -  
  cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          68  161.900    87.400   406.300  
  cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset    -      -      F     (net)                       68        -         -         -  
  cpu/stage1/regfile/g76062/Y                     -      A->Y   R     NAND2xp33_ASAP7_75t_SL       9  141.400   110.700   517.000  
  cpu/stage1/regfile/n_157                        -      -      R     (net)                        9        -         -         -  
  cpu/stage1/regfile/mem_reg[10][5]/D             -      D      R     DFFHQNx1_ASAP7_75t_SL        9  187.800     1.400   517.000  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST18/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9611                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[10][5]/CLK                           -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 49: MET (257.007 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[26][26]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[26][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   23.893
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  776.107
       Launch Clock:=    0.000
          Data Path:+  519.100
              Slack:=  257.007
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                    Fanout    Trans     Delay   Arrival  
#                                                                                                        (ps)      (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                   11    4.100    32.000    32.000  
  reset                                           -      -      R     (net)                       11        -         -         -  
  cpu/FE_OFC0_reset/Y                             -      A->Y   R     BUFx2_ASAP7_75t_SL          55   82.300    76.200   108.200  
  cpu/FE_OFN0_reset                               -      -      R     (net)                       55        -         -         -  
  cpu/stage1/regfile/FE_DBTC92_reset/Y            -      A->Y   F     INVx1_ASAP7_75t_L           39  174.900   109.900   218.100  
  cpu/stage1/regfile/FE_DBTN92_reset              -      -      F     (net)                       39        -         -         -  
  cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          75  173.500   100.800   318.900  
  cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset    -      -      F     (net)                       75        -         -         -  
  cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          68  161.900   100.200   419.100  
  cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset    -      -      F     (net)                       68        -         -         -  
  cpu/stage1/regfile/g76806/Y                     -      A->Y   R     NAND2xp33_ASAP7_75t_SL       8  144.000   100.000   519.100  
  cpu/stage1/regfile/n_47                         -      -      R     (net)                        8        -         -         -  
  cpu/stage1/regfile/mem_reg[26][26]/D            -      D      R     DFFHQNx1_ASAP7_75t_SL        8  164.000     1.000   519.100  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST34/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9659                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[26][26]/CLK                          -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------
Path 50: MET (257.115 ps) Setup Check with Pin cpu/stage1/regfile/mem_reg[19][5]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage1/regfile/mem_reg[19][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

              Setup:-   25.885
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  774.115
       Launch Clock:=    0.000
          Data Path:+  517.000
              Slack:=  257.115
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc    Edge  Cell                    Fanout    Trans     Delay   Arrival  
#                                                                                                        (ps)      (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------
  reset                                           -      reset  R     (arrival)                   11    4.100    32.000    32.000  
  reset                                           -      -      R     (net)                       11        -         -         -  
  cpu/FE_OFC0_reset/Y                             -      A->Y   R     BUFx2_ASAP7_75t_SL          55   82.300    76.200   108.200  
  cpu/FE_OFN0_reset                               -      -      R     (net)                       55        -         -         -  
  cpu/stage1/regfile/FE_DBTC92_reset/Y            -      A->Y   F     INVx1_ASAP7_75t_L           39  174.900   109.900   218.100  
  cpu/stage1/regfile/FE_DBTN92_reset              -      -      F     (net)                       39        -         -         -  
  cpu/stage1/regfile/FE_OFC105_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          75  173.500   100.800   318.900  
  cpu/stage1/regfile/FE_OFN105_FE_DBTN92_reset    -      -      F     (net)                       75        -         -         -  
  cpu/stage1/regfile/FE_OFC106_FE_DBTN92_reset/Y  -      A->Y   F     BUFx2_ASAP7_75t_SL          68  161.900    87.900   406.800  
  cpu/stage1/regfile/FE_OFN106_FE_DBTN92_reset    -      -      F     (net)                       68        -         -         -  
  cpu/stage1/regfile/g76640/Y                     -      A->Y   R     NAND2xp33_ASAP7_75t_SL       9  141.600   110.200   517.000  
  cpu/stage1/regfile/n_76                         -      -      R     (net)                        9        -         -         -  
  cpu/stage1/regfile/mem_reg[19][5]/D             -      D      R     DFFHQNx1_ASAP7_75t_SL        9  186.400     1.500   517.000  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc        Edge  Cell                   Fanout  Trans   Delay   Arrival  
#                                                                                                                         (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                             -      clk        R     (arrival)                  47  0.000   0.000   900.000  
  clk                                                             -      -          R     (net)                      47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST27/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32  4.000   0.000   900.000  
  cpu/stage1/regfile/CLKGATE_rc_gclk_9638                         -      -          R     (net)                      32      -       -         -  
  cpu/stage1/regfile/mem_reg[19][5]/CLK                           -      CLK        R     DFFHQNx1_ASAP7_75t_SL      32  0.100   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------------------

