
---------- Begin Simulation Statistics ----------
final_tick                                 5322877000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 145767                       # Simulator instruction rate (inst/s)
host_mem_usage                                 725104                       # Number of bytes of host memory used
host_op_rate                                   249127                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    65.49                       # Real time elapsed on the host
host_tick_rate                               81271821                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     9546925                       # Number of instructions simulated
sim_ops                                      16316477                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005323                       # Number of seconds simulated
sim_ticks                                  5322877000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  12797080                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  9984097                       # number of cc regfile writes
system.cpu.committedInsts                     9546925                       # Number of Instructions Simulated
system.cpu.committedOps                      16316477                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.115098                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.115098                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   1468479                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1125276                       # number of floating regfile writes
system.cpu.idleCycles                          431137                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               177826                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2342064                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.049866                       # Inst execution rate
system.cpu.iew.exec_refs                      3030031                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     610555                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1463424                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2842877                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                175                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              8937                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               839018                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            24780413                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2419476                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            329840                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              21822369                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  16961                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                233004                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 170717                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                257897                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            346                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        72483                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         105343                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  30136765                       # num instructions consuming a value
system.cpu.iew.wb_count                      21623677                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.582692                       # average fanout of values written-back
system.cpu.iew.wb_producers                  17560452                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.031202                       # insts written-back per cycle
system.cpu.iew.wb_sent                       21705223                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 30853366                       # number of integer regfile reads
system.cpu.int_regfile_writes                18824122                       # number of integer regfile writes
system.cpu.ipc                               0.896782                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.896782                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            196940      0.89%      0.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              17455983     78.80%     79.69% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                19819      0.09%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                630673      2.85%     82.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              252908      1.14%     83.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     83.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     83.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     83.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     83.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     83.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     83.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     83.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 2446      0.01%     83.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     83.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                48022      0.22%     84.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     84.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                10555      0.05%     84.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                5343      0.02%     84.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     84.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     84.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1234      0.01%     84.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     84.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     84.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     84.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          158250      0.71%     84.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     84.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     84.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt          162752      0.73%     85.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv           56697      0.26%     85.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     85.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult          50504      0.23%     86.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     86.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     86.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     86.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     86.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     86.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     86.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     86.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     86.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     86.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     86.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     86.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     86.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     86.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     86.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     86.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     86.01% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2076118      9.37%     95.38% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              463927      2.09%     97.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          395681      1.79%     99.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         164357      0.74%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               22152209                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 1356943                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             2686508                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      1287668                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            1912198                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      154454                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.006972                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  113646     73.58%     73.58% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     73.58% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     73.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     73.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     73.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     73.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     73.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     73.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     73.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     73.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     73.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     73.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     73.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    290      0.19%     73.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     73.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     91      0.06%     73.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   131      0.08%     73.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     73.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     73.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     73.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     73.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     73.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     73.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd               861      0.56%     74.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     74.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     74.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt               610      0.39%     74.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                18      0.01%     74.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     74.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     74.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     74.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     74.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     74.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     74.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     74.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     74.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     74.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     74.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     74.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     74.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     74.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     74.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     74.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     74.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     74.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     74.87% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   5047      3.27%     78.14% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  7036      4.56%     82.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             20409     13.21%     95.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             6315      4.09%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               20752780                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           52016022                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     20336009                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          31332451                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   24777655                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  22152209                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2758                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         8463930                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             29040                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           2522                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     10981270                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      10214618                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.168677                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.199877                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             3820934     37.41%     37.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              963415      9.43%     46.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1260996     12.35%     59.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1282634     12.56%     71.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1127926     11.04%     82.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              755092      7.39%     90.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              612872      6.00%     96.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              271488      2.66%     98.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              119261      1.17%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        10214618                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.080849                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            318085                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           255245                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2842877                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              839018                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 7917748                       # number of misc regfile reads
system.cpu.numCycles                         10645755                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            9486                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   227                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        12820                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         27746                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           67                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       112848                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2728                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       226208                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2728                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              10549                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         4059                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8761                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4377                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4377                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10549                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        42672                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        42672                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  42672                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      1215040                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      1215040                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 1215040                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             14926                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   14926    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               14926                       # Request fanout histogram
system.membus.reqLayer2.occupancy            47679000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy           79346000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   5322877000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             94363                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        71904                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        15357                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           41002                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            18996                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           18996                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         15615                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        78749                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        46581                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       292983                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                339564                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      1981824                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     10597760                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               12579584                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           15422                       # Total snoops (count)
system.tol2bus.snoopTraffic                    260096                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           128779                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.021712                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.145741                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 125983     97.83%     97.83% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2796      2.17%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             128779                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          196306000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         146621993                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          23432477                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   5322877000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                11403                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                87024                       # number of demand (read+write) hits
system.l2.demand_hits::total                    98427                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               11403                       # number of overall hits
system.l2.overall_hits::.cpu.data               87024                       # number of overall hits
system.l2.overall_hits::total                   98427                       # number of overall hits
system.l2.demand_misses::.cpu.inst               4207                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              10721                       # number of demand (read+write) misses
system.l2.demand_misses::total                  14928                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              4207                       # number of overall misses
system.l2.overall_misses::.cpu.data             10721                       # number of overall misses
system.l2.overall_misses::total                 14928                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    339433000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    843678500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1183111500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    339433000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    843678500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1183111500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            15610                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            97745                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               113355                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           15610                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           97745                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              113355                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.269507                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.109683                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.131692                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.269507                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.109683                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.131692                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 80682.909437                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78694.011753                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79254.521704                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 80682.909437                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78694.011753                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79254.521704                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                4059                       # number of writebacks
system.l2.writebacks::total                      4059                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          4207                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         10720                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             14927                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         4207                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        10720                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            14927                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    297373000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    736419000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1033792000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    297373000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    736419000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1033792000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.269507                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.109673                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.131684                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.269507                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.109673                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.131684                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 70685.286427                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68695.802239                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69256.515040                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 70685.286427                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68695.802239                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69256.515040                       # average overall mshr miss latency
system.l2.replacements                          15417                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        67845                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            67845                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        67845                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        67845                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        15350                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            15350                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        15350                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        15350                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          131                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           131                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             14619                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 14619                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            4377                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4377                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    331503500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     331503500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         18996                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             18996                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.230417                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.230417                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 75737.605666                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75737.605666                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         4377                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           4377                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    287733500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    287733500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.230417                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.230417                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 65737.605666                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65737.605666                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          11403                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              11403                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         4207                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4207                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    339433000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    339433000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        15610                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          15610                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.269507                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.269507                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 80682.909437                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80682.909437                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         4207                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4207                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    297373000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    297373000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.269507                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.269507                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 70685.286427                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70685.286427                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         72405                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             72405                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         6344                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6344                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    512175000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    512175000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        78749                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         78749                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.080560                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.080560                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80733.764187                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80733.764187                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         6343                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6343                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    448685500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    448685500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.080547                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.080547                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70737.111777                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70737.111777                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   5322877000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1997.454881                       # Cycle average of tags in use
system.l2.tags.total_refs                      226062                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     17465                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.943716                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     167.447053                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       296.234626                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1533.773203                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.081761                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.144646                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.748913                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.975320                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          180                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          134                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          161                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1573                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    922245                       # Number of tag accesses
system.l2.tags.data_accesses                   922245                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5322877000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      4007.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      4206.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     10083.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000851538500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          234                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          234                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               33500                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               3752                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       14926                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       4059                       # Number of write requests accepted
system.mem_ctrls.readBursts                     14926                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     4059                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    637                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    52                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.40                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 14926                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 4059                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   12302                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1591                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     311                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      72                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          234                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      60.982906                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     35.037516                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    129.905775                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            185     79.06%     79.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           24     10.26%     89.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            7      2.99%     92.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           13      5.56%     97.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            3      1.28%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            1      0.43%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1728-1791            1      0.43%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           234                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          234                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.017094                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.979202                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.149606                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              124     52.99%     52.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                6      2.56%     55.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               84     35.90%     91.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               16      6.84%     98.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      1.71%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           234                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   40768                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  955264                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               259776                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    179.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     48.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    5322788500                       # Total gap between requests
system.mem_ctrls.avgGap                     280368.11                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       269184                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       645312                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       254848                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 50571147.896147139370                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 121233686.218937605619                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 47877867.551701828837                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         4206                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        10720                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         4059                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    124272750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    302343250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 122045160000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29546.54                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28203.66                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  30067790.10                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       269184                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       686080                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        955264                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       269184                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       269184                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       259776                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       259776                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         4206                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        10720                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          14926                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         4059                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          4059                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     50571148                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    128892702                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        179463850                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     50571148                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     50571148                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     48803683                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        48803683                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     48803683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     50571148                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    128892702                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       228267533                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                14289                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                3982                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          571                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          797                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         1238                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          741                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          685                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         1088                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1511                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          601                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         1155                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1468                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         1445                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          495                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          783                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          642                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          677                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          392                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          193                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          163                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          271                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          225                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          257                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          462                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          622                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          196                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          160                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          184                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          193                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          115                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          129                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          230                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          437                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          145                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               158697250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              71445000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          426616000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                11106.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29856.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                9938                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               3233                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            69.55                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           81.19                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         5085                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   229.367945                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   153.803496                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   241.408679                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1832     36.03%     36.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1726     33.94%     69.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          585     11.50%     81.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          324      6.37%     87.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          188      3.70%     91.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          101      1.99%     93.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           63      1.24%     94.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           35      0.69%     95.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          231      4.54%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         5085                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                914496                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             254848                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              171.804834                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               47.877868                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.72                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.34                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.37                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               72.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy        18278400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         9684840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       50386980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       8315460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 419799120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1805312550                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    523721760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    2835499110                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   532.700476                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1344918750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    177580000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   3800378250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy        18135600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         9612735                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       51636480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      12470580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 419799120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1639174650                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    663627360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    2814456525                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   528.747240                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1709467250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    177580000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   3435829750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   5322877000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   5322877000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.rename.squashCycles                 170717                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  3181100                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 1870338                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            579                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   3805349                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               1186535                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               26089924                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 12699                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 412150                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  59507                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 555059                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents           27377                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            35804416                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    67015032                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 38601190                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   1736191                       # Number of floating rename lookups
system.cpu.rename.committedMaps              22676867                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 13127543                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                       8                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                   7                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1978503                       # count of insts added to the skid buffer
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5322877000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5322877000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2837304                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2837304                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2837304                       # number of overall hits
system.cpu.icache.overall_hits::total         2837304                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        17269                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          17269                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        17269                       # number of overall misses
system.cpu.icache.overall_misses::total         17269                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    570454999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    570454999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    570454999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    570454999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2854573                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2854573                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2854573                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2854573                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.006050                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006050                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.006050                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006050                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 33033.470323                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 33033.470323                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 33033.470323                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 33033.470323                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1123                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                20                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    56.150000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        15357                       # number of writebacks
system.cpu.icache.writebacks::total             15357                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1654                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1654                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1654                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1654                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        15615                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        15615                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        15615                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        15615                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    484388499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    484388499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    484388499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    484388499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005470                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005470                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005470                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005470                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 31020.717195                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 31020.717195                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 31020.717195                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 31020.717195                       # average overall mshr miss latency
system.cpu.icache.replacements                  15357                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2837304                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2837304                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        17269                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         17269                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    570454999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    570454999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2854573                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2854573                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.006050                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006050                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 33033.470323                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 33033.470323                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1654                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1654                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        15615                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        15615                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    484388499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    484388499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005470                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005470                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 31020.717195                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 31020.717195                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   5322877000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.293852                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2852918                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             15614                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            182.715384                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.293852                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.997242                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997242                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           70                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5724760                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5724760                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5322877000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       81762                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  976200                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                  509                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 346                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 380550                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                  119                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    561                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.dtb.rdAccesses                     2422012                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      611279                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           241                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           246                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5322877000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5322877000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5322877000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     2855410                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           996                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5322877000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  2967067                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               3006338                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   3555824                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                514672                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 170717                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              2178769                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  2874                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               26710097                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 11749                       # Number of squashed instructions handled by decode
system.cpu.rob.reads                         32658811                       # The number of ROB reads
system.cpu.rob.writes                        50537166                       # The number of ROB writes
system.cpu.dcache.demand_hits::.cpu.data      2569524                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2569524                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2581688                       # number of overall hits
system.cpu.dcache.overall_hits::total         2581688                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       216433                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         216433                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       217261                       # number of overall misses
system.cpu.dcache.overall_misses::total        217261                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   4333183492                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4333183492                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4333183492                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4333183492                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2785957                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2785957                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2798949                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2798949                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.077687                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.077687                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.077622                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.077622                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 20020.900195                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 20020.900195                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 19944.598856                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19944.598856                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        13240                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               691                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.160637                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        67845                       # number of writebacks
system.cpu.dcache.writebacks::total             67845                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       119240                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       119240                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       119240                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       119240                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        97193                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        97193                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        97747                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        97747                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1902074493                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1902074493                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1915959493                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1915959493                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.034887                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.034887                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.034923                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.034923                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 19570.076991                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 19570.076991                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 19601.210196                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 19601.210196                       # average overall mshr miss latency
system.cpu.dcache.replacements                  97489                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2129350                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2129350                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       197427                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        197427                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3798557500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3798557500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2326777                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2326777                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.084850                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.084850                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 19240.314141                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19240.314141                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       119232                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       119232                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        78195                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        78195                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1386702000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1386702000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.033607                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.033607                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 17733.896029                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17733.896029                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       440174                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         440174                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        19006                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19006                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    534625992                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    534625992                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       459180                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       459180                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.041391                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.041391                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 28129.327160                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 28129.327160                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        18998                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        18998                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    515372493                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    515372493                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.041374                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.041374                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 27127.723602                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 27127.723602                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        12164                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         12164                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          828                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          828                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        12992                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        12992                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.063732                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.063732                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          554                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          554                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     13885000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     13885000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.042642                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.042642                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 25063.176895                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 25063.176895                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   5322877000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           254.803936                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2679437                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             97745                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             27.412522                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   254.803936                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995328                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995328                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          151                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5695643                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5695643                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5322877000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   5322877000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 3288442                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3103507                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            169009                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2291047                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2286424                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.798215                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   37346                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 24                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           11057                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               7647                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3410                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          632                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         8379367                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             236                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            167032                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      9073312                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.798293                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.665655                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         4668480     51.45%     51.45% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1432912     15.79%     67.25% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          536057      5.91%     73.15% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          672550      7.41%     80.57% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          413852      4.56%     85.13% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          154669      1.70%     86.83% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           64199      0.71%     87.54% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           64890      0.72%     88.25% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         1065703     11.75%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      9073312                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted              9546925                       # Number of instructions committed
system.cpu.commit.opsCommitted               16316477                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     2325145                       # Number of memory references committed
system.cpu.commit.loads                       1866677                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    1924706                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    1000258                       # Number of committed floating point instructions.
system.cpu.commit.integer                    15537225                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 26553                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       141784      0.87%      0.87% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     12650747     77.53%     78.40% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        19489      0.12%     78.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       567545      3.48%     82.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       186956      1.15%     83.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     83.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     83.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     83.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     83.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     83.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     83.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     83.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2442      0.01%     83.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     83.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        44554      0.27%     83.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     83.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        10540      0.06%     83.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         5265      0.03%     83.53% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     83.53% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.53% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1222      0.01%     83.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     83.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     83.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd       135717      0.83%     84.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt       135902      0.83%     85.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv        46666      0.29%     85.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     85.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult        42503      0.26%     85.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     85.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     85.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      1605301      9.84%     95.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       350555      2.15%     97.74% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       261376      1.60%     99.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       107913      0.66%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     16316477                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       1065703                       # number cycles where commit BW limit reached
system.cpu.thread0.numInsts                   9546925                       # Number of Instructions committed
system.cpu.thread0.numOps                    16316477                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu.fetch.icacheStallCycles            3283922                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       16692709                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     3288442                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2331417                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       6751112                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  346914                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  867                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          5107                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            1                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          152                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   2854575                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 65269                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           10214618                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.729369                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.382471                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  5620638     55.03%     55.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   128249      1.26%     56.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   565755      5.54%     61.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   134226      1.31%     63.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   417394      4.09%     67.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   120201      1.18%     68.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   628650      6.15%     74.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   621494      6.08%     80.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  1978011     19.36%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             10214618                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.308897                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.568016                       # Number of inst fetches per cycle

---------- End Simulation Statistics   ----------
