Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu May 21 05:09:52 2020
| Host         : DESKTOP-VG3SLB4 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file manageScene_control_sets_placed.rpt
| Design       : manageScene
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    79 |
| Unused register locations in slices containing registers |   451 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           47 |
|      2 |            1 |
|      3 |            2 |
|      4 |            7 |
|      5 |            1 |
|      6 |            2 |
|      7 |            1 |
|      8 |            1 |
|      9 |            6 |
|     10 |            2 |
|     14 |            4 |
|    16+ |            5 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             175 |          105 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              81 |           24 |
| Yes          | No                    | No                     |              63 |           22 |
| Yes          | No                    | Yes                    |               3 |            1 |
| Yes          | Yes                   | No                     |              91 |           30 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------+-----------------------------------+-------------------------------------------------+------------------+----------------+
|            Clock Signal            |           Enable Signal           |                 Set/Reset Signal                | Slice Load Count | Bel Load Count |
+------------------------------------+-----------------------------------+-------------------------------------------------+------------------+----------------+
|  genblk1[0].fdiv2/clkDiv_reg_0     |                                   |                                                 |                1 |              1 |
|  ats/genblk1[8].fdiv/clkDiv_reg_0  |                                   |                                                 |                1 |              1 |
|  clk_IBUF_BUFG                     | RsTx_reg_i_1_n_0                  |                                                 |                1 |              1 |
|  genblk1[10].fdiv2/clkDiv_reg_0    |                                   |                                                 |                1 |              1 |
|  genblk1[23].fdiv2/clkDiv_reg_0    |                                   |                                                 |                1 |              1 |
|  genblk1[19].fdiv2/clkDiv_reg_0    |                                   |                                                 |                1 |              1 |
|  genblk1[24].fdiv2/clkDiv_reg_0    |                                   |                                                 |                1 |              1 |
|  genblk1[21].fdiv2/clkDiv_reg_0    |                                   |                                                 |                1 |              1 |
|  genblk1[1].fdiv2/clkDiv_reg_0     |                                   |                                                 |                1 |              1 |
|  genblk1[20].fdiv2/clkDiv_reg_0    |                                   |                                                 |                1 |              1 |
|  genblk1[22].fdiv2/clkDiv_reg_0    |                                   |                                                 |                1 |              1 |
|  genblk1[27].fdiv2/clkDiv_reg_0    |                                   |                                                 |                1 |              1 |
|  genblk1[3].fdiv2/clkDiv_reg_0     |                                   |                                                 |                1 |              1 |
|  genblk1[2].fdiv2/clkDiv_reg_0     |                                   |                                                 |                1 |              1 |
|  genblk1[11].fdiv2/clkDiv_reg_0    |                                   |                                                 |                1 |              1 |
|  genblk1[26].fdiv2/clkDiv_reg_0    |                                   |                                                 |                1 |              1 |
|  genblk1[25].fdiv2/clkDiv_reg_0    |                                   |                                                 |                1 |              1 |
|  genblk1[4].fdiv2/clkDiv_reg_0     |                                   |                                                 |                1 |              1 |
|  genblk1[9].fdiv2/clkDiv_reg_0     |                                   |                                                 |                1 |              1 |
|  genblk1[12].fdiv2/clkDiv_reg_0    |                                   |                                                 |                1 |              1 |
|  genblk1[5].fdiv2/clkDiv_reg_0     |                                   |                                                 |                1 |              1 |
|  genblk1[8].fdiv2/clkDiv_reg_0     |                                   |                                                 |                1 |              1 |
|  genblk1[7].fdiv2/clkDiv_reg_0     |                                   |                                                 |                1 |              1 |
|  genblk1[6].fdiv2/clkDiv_reg_0     |                                   |                                                 |                1 |              1 |
|  genblk1[14].fdiv2/clkDiv_reg_0    |                                   |                                                 |                1 |              1 |
|  genblk1[18].fdiv2/clkDiv_reg_0    |                                   |                                                 |                1 |              1 |
|  genblk1[13].fdiv2/clkDiv_reg_0    |                                   |                                                 |                1 |              1 |
|  genblk1[15].fdiv2/clkDiv_reg_0    |                                   |                                                 |                1 |              1 |
|  genblk1[16].fdiv2/clkDiv_reg_0    |                                   |                                                 |                1 |              1 |
|  genblk1[17].fdiv2/clkDiv_reg_0    |                                   |                                                 |                1 |              1 |
|  ats/genblk1[11].fdiv/clkDiv_reg_0 |                                   |                                                 |                1 |              1 |
|  ats/genblk1[12].fdiv/clkDiv_reg_0 |                                   |                                                 |                1 |              1 |
|  ats/genblk1[10].fdiv/clkDiv_reg_0 |                                   |                                                 |                1 |              1 |
|  ats/genblk1[0].fdiv/clkDiv_reg_0  |                                   |                                                 |                1 |              1 |
|  ats/genblk1[16].fdiv/clkDiv_reg_0 |                                   |                                                 |                1 |              1 |
|  ats/genblk1[1].fdiv/clkDiv_reg_0  |                                   |                                                 |                1 |              1 |
|  ats/genblk1[14].fdiv/clkDiv_reg_0 |                                   |                                                 |                1 |              1 |
|  ats/genblk1[13].fdiv/clkDiv_reg_0 |                                   |                                                 |                1 |              1 |
|  ats/genblk1[15].fdiv/clkDiv_reg_0 |                                   |                                                 |                1 |              1 |
|  ats/genblk1[17].fdiv/clkDiv       |                                   |                                                 |                1 |              1 |
|  ats/genblk1[3].fdiv/clkDiv_reg_0  |                                   |                                                 |                1 |              1 |
|  ats/genblk1[6].fdiv/clkDiv_reg_0  |                                   |                                                 |                1 |              1 |
|  ats/genblk1[4].fdiv/clkDiv_reg_0  |                                   |                                                 |                1 |              1 |
|  ats/genblk1[7].fdiv/clkDiv_reg_0  |                                   |                                                 |                1 |              1 |
|  ats/genblk1[5].fdiv/clkDiv_reg_0  |                                   |                                                 |                1 |              1 |
|  ats/genblk1[2].fdiv/clkDiv_reg_0  |                                   |                                                 |                1 |              1 |
|  ats/genblk1[9].fdiv/clkDiv_reg_0  |                                   |                                                 |                1 |              1 |
|  ats/newpic                        |                                   |                                                 |                2 |              2 |
|  fdivTarget2/CLK                   |                                   |                                                 |                1 |              3 |
|  fdivTarget2/CLK                   | changeScene[2]_i_1_n_0            | ats/isDie                                       |                1 |              3 |
|  clk_IBUF_BUFG                     | ats/receiver_unit/bitcounter      | ats/receiver_unit/bitcounter[3]_i_1_n_0         |                1 |              4 |
|  clk_IBUF_BUFG                     | ats/receiver_unit/E[0]            |                                                 |                1 |              4 |
|  clk_IBUF_BUFG                     | ats/nolabel_line59/bitcounter     | ats/nolabel_line59/bitcounter[3]_i_1__0_n_0     |                1 |              4 |
|  clk_IBUF_BUFG                     | ats/nolabel_line59/rightshiftreg  | ats/nolabel_line59/rightshiftreg[8]_i_1_n_0     |                1 |              4 |
|  clk_IBUF_BUFG                     | menu/receiver_unit/bitcounter     | menu/receiver_unit/bitcounter[3]_i_1__1_n_0     |                1 |              4 |
|  clk_IBUF_BUFG                     | menu/nolabel_line53/bitcounter    | menu/nolabel_line53/bitcounter[3]_i_1__2_n_0    |                1 |              4 |
|  clk_IBUF_BUFG                     | menu/nolabel_line53/rightshiftreg |                                                 |                1 |              4 |
|  clk_IBUF_BUFG                     | vga_sync_unit/v_count_reg0        | vga_sync_unit/v_count_reg[9]_i_1_n_0            |                4 |              5 |
|  clk_IBUF_BUFG                     | ats/nolabel_line59/rightshiftreg  |                                                 |                1 |              6 |
|  clk_IBUF_BUFG                     | menu/nolabel_line53/rightshiftreg | menu/nolabel_line53/rightshiftreg[8]_i_1__0_n_0 |                2 |              6 |
|  newSpeed_y_reg[0]_i_2_n_0         |                                   | ats/ec1/newSpeed_y[9]_i_1__0_n_0                |                2 |              7 |
|  vga_sync_unit/pixel_reg_reg[0]_0  |                                   |                                                 |                4 |              8 |
|  ats/newpic                        | ats/x_pos[9]_i_1_n_0              | ats/clear                                       |                3 |              9 |
|  clk_IBUF_BUFG                     | ats/receiver_unit/rxshiftreg      |                                                 |                3 |              9 |
|  clk_IBUF_BUFG                     | menu/receiver_unit/rxshiftreg     |                                                 |                3 |              9 |
|  clk_IBUF_BUFG                     | vga_sync_unit/pixel_reg_reg[0]_0  | vga_sync_unit/v_count_reg0                      |                4 |              9 |
|  newSpeed_y_reg[0]_i_2_n_0         |                                   | ats/ec1/newSpeed_x[9]_i_1_n_0                   |                3 |              9 |
|  newSpeed_y_reg[0]_i_2_n_0         |                                   | ats/ec2/newSpeed_y[9]_i_1_n_0                   |                3 |              9 |
|  ats/newpic                        | ats/y_pos[9]_i_2_n_0              | ats/clear                                       |                4 |             10 |
|  clk_IBUF_BUFG                     | ats/ec1/E[0]                      |                                                 |                3 |             10 |
|  clk_IBUF_BUFG                     |                                   | ats/receiver_unit/counter[0]_i_1_n_0            |                4 |             14 |
|  clk_IBUF_BUFG                     |                                   | ats/nolabel_line59/counter[0]_i_1__0_n_0        |                4 |             14 |
|  clk_IBUF_BUFG                     |                                   | menu/receiver_unit/counter[0]_i_1__2_n_0        |                4 |             14 |
|  clk_IBUF_BUFG                     |                                   | menu/nolabel_line53/counter[0]_i_1__3_n_0       |                4 |             14 |
|  clk_IBUF_BUFG                     | ats/counter[0]_i_1__1_n_0         | ats/receiver_unit/E[0]                          |                4 |             16 |
|  clk_IBUF_BUFG                     | menu/sel                          | menu/receiver_unit/clear                        |                4 |             16 |
|  clk_IBUF_BUFG                     | vga_sync_unit/v_count_reg0        |                                                 |                9 |             20 |
|  newSpeed_y_reg[0]_i_2_n_0         |                                   |                                                 |               15 |             46 |
|  clk_IBUF_BUFG                     |                                   |                                                 |               37 |             70 |
+------------------------------------+-----------------------------------+-------------------------------------------------+------------------+----------------+


