TimeQuest Timing Analyzer report for DE2Gen1x1If64
Mon Nov 20 18:18:32 2017
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 14. Slow 1200mV 85C Model Setup: 'clk125'
 15. Slow 1200mV 85C Model Setup: 'clk50'
 16. Slow 1200mV 85C Model Setup: 'n/a'
 17. Slow 1200mV 85C Model Setup: 'CLK1_50'
 18. Slow 1200mV 85C Model Hold: 'pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 19. Slow 1200mV 85C Model Hold: 'CLK1_50'
 20. Slow 1200mV 85C Model Hold: 'clk50'
 21. Slow 1200mV 85C Model Hold: 'clk125'
 22. Slow 1200mV 85C Model Hold: 'n/a'
 23. Slow 1200mV 85C Model Recovery: 'pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 24. Slow 1200mV 85C Model Removal: 'pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 25. Slow 1200mV 85C Model Metastability Summary
 26. Slow 1200mV 0C Model Fmax Summary
 27. Slow 1200mV 0C Model Setup Summary
 28. Slow 1200mV 0C Model Hold Summary
 29. Slow 1200mV 0C Model Recovery Summary
 30. Slow 1200mV 0C Model Removal Summary
 31. Slow 1200mV 0C Model Minimum Pulse Width Summary
 32. Slow 1200mV 0C Model Setup: 'pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 33. Slow 1200mV 0C Model Setup: 'clk125'
 34. Slow 1200mV 0C Model Setup: 'clk50'
 35. Slow 1200mV 0C Model Setup: 'n/a'
 36. Slow 1200mV 0C Model Setup: 'CLK1_50'
 37. Slow 1200mV 0C Model Hold: 'pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 38. Slow 1200mV 0C Model Hold: 'CLK1_50'
 39. Slow 1200mV 0C Model Hold: 'clk50'
 40. Slow 1200mV 0C Model Hold: 'clk125'
 41. Slow 1200mV 0C Model Hold: 'n/a'
 42. Slow 1200mV 0C Model Recovery: 'pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 43. Slow 1200mV 0C Model Removal: 'pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 44. Slow 1200mV 0C Model Metastability Summary
 45. Fast 1200mV 0C Model Setup Summary
 46. Fast 1200mV 0C Model Hold Summary
 47. Fast 1200mV 0C Model Recovery Summary
 48. Fast 1200mV 0C Model Removal Summary
 49. Fast 1200mV 0C Model Minimum Pulse Width Summary
 50. Fast 1200mV 0C Model Setup: 'pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 51. Fast 1200mV 0C Model Setup: 'clk125'
 52. Fast 1200mV 0C Model Setup: 'n/a'
 53. Fast 1200mV 0C Model Setup: 'CLK1_50'
 54. Fast 1200mV 0C Model Setup: 'clk50'
 55. Fast 1200mV 0C Model Hold: 'pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 56. Fast 1200mV 0C Model Hold: 'CLK1_50'
 57. Fast 1200mV 0C Model Hold: 'clk50'
 58. Fast 1200mV 0C Model Hold: 'clk125'
 59. Fast 1200mV 0C Model Hold: 'n/a'
 60. Fast 1200mV 0C Model Recovery: 'pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 61. Fast 1200mV 0C Model Removal: 'pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 62. Fast 1200mV 0C Model Metastability Summary
 63. Multicorner Timing Analysis Summary
 64. Board Trace Model Assignments
 65. Input Transition Times
 66. Signal Integrity Metrics (Slow 1200mv 0c Model)
 67. Signal Integrity Metrics (Slow 1200mv 85c Model)
 68. Signal Integrity Metrics (Fast 1200mv 0c Model)
 69. Setup Transfers
 70. Hold Transfers
 71. Recovery Transfers
 72. Removal Transfers
 73. Report TCCS
 74. Report RSKM
 75. Unconstrained Paths Summary
 76. Clock Status Summary
 77. Unconstrained Input Ports
 78. Unconstrained Output Ports
 79. Unconstrained Input Ports
 80. Unconstrained Output Ports
 81. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; DE2Gen1x1If64                                       ;
; Device Family         ; Cyclone IV GX                                       ;
; Device Name           ; EP4CGX150DF31C7                                     ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.22        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  21.5%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------+
; SDC File List                                                   ;
+-----------------------------+--------+--------------------------+
; SDC File Path               ; Status ; Read at                  ;
+-----------------------------+--------+--------------------------+
; ../constr/DE2Gen1x1If64.sdc ; OK     ; Mon Nov 20 18:18:25 2017 ;
; ../ip/PCIeGen1x1If64.sdc    ; OK     ; Mon Nov 20 18:18:25 2017 ;
+-----------------------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                       ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                                                                           ; Source                                                                                            ; Targets                                                                                              ;
+--------------------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
; CLK1_50                                                                                          ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                  ;                                                                                                   ; { CLK1_50 }                                                                                          ;
; CLK2_50                                                                                          ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                  ;                                                                                                   ; { CLK2_50 }                                                                                          ;
; CLK3_50                                                                                          ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                  ;                                                                                                   ; { CLK3_50 }                                                                                          ;
; clk50                                                                                            ; Generated ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; CLK1_50                                                                                          ; CLK1_50                                                                                           ; { ALTPLL50I50O125O250O_inst|altpll_component|auto_generated|pll1|clk[0] }                            ;
; clk125                                                                                           ; Generated ; 8.000  ; 125.0 MHz  ; 0.000 ; 4.000  ;            ; 2         ; 5           ;       ;        ;           ;            ; false    ; CLK1_50                                                                                          ; CLK1_50                                                                                           ; { ALTPLL50I50O125O250O_inst|altpll_component|auto_generated|pll1|clk[1] }                            ;
; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|clk[0]  ; Generated ; 0.800  ; 1250.0 MHz ; 0.000 ; 0.400  ; 50.00      ; 2         ; 25          ;       ;        ;           ;            ; false    ; refclk                                                                                           ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|inclk[0] ; { pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|clk[0] }  ;
; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|clk[1]  ; Generated ; 4.000  ; 250.0 MHz  ; 0.000 ; 2.000  ; 50.00      ; 2         ; 5           ;       ;        ;           ;            ; false    ; refclk                                                                                           ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|inclk[0] ; { pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|clk[1] }  ;
; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|clk[2]  ; Generated ; 4.000  ; 250.0 MHz  ; 0.000 ; 0.800  ; 20.00      ; 2         ; 5           ;       ;        ;           ;            ; false    ; refclk                                                                                           ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|inclk[0] ; { pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|clk[2] }  ;
; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|icdrclk ; Generated ; 0.800  ; 1250.0 MHz ; 0.000 ; 0.400  ; 50.00      ; 2         ; 25          ;       ;        ;           ;            ; false    ; refclk                                                                                           ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|inclk[0] ; { pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|icdrclk } ;
; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|receive_pma0|clockout            ; Generated ; 4.000  ; 250.0 MHz  ; 0.000 ; 2.000  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|icdrclk ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|icdrclk  ; { pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|receive_pma0|clockout }            ;
; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0|hiptxclkout        ; Generated ; 4.000  ; 250.0 MHz  ; 0.000 ; 2.000  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pma0|clockout           ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0|localrefclk         ; { pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0|hiptxclkout }        ;
; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pma0|clockout           ; Generated ; 4.000  ; 250.0 MHz  ; 0.000 ; 2.000  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|clk[1]  ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|clk[1]   ; { pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pma0|clockout }           ;
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout        ; Generated ; 8.000  ; 125.0 MHz  ; 0.000 ; 4.000  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0            ; { pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout }        ;
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0           ; Generated ; 8.000  ; 125.0 MHz  ; 0.000 ; 4.000  ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0|hiptxclkout        ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0|hiptxclkout         ; { pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 }           ;
; refclk                                                                                           ; Base      ; 10.000 ; 100.0 MHz  ; 0.000 ; 5.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                  ;                                                                                                   ; { PCIE_REFCLK }                                                                                      ;
+--------------------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                                        ;
+------------+-----------------+-------------------------------------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                ; Note                                           ;
+------------+-----------------+-------------------------------------------------------------------------------------------+------------------------------------------------+
; 135.83 MHz ; 135.83 MHz      ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;                                                ;
; 151.98 MHz ; 50.0 MHz        ; clk50                                                                                     ; limit due to minimum period restriction (tmin) ;
; 158.7 MHz  ; 158.7 MHz       ; CLK1_50                                                                                   ;                                                ;
; 940.73 MHz ; 400.0 MHz       ; clk125                                                                                    ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-------------------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                                ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                     ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.183  ; 0.000         ;
; clk125                                                                                    ; 2.079  ; 0.000         ;
; clk50                                                                                     ; 13.420 ; 0.000         ;
; n/a                                                                                       ; 13.586 ; 0.000         ;
; CLK1_50                                                                                   ; 13.699 ; 0.000         ;
+-------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                                ;
+-------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                     ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------------------+-------+---------------+
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.211 ; 0.000         ;
; CLK1_50                                                                                   ; 0.393 ; 0.000         ;
; clk50                                                                                     ; 0.394 ; 0.000         ;
; clk125                                                                                    ; 0.399 ; 0.000         ;
; n/a                                                                                       ; 2.187 ; 0.000         ;
+-------------------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                                            ;
+-------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                     ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------------------+-------+---------------+
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 3.134 ; 0.000         ;
+-------------------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                                             ;
+-------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                     ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------------------+-------+---------------+
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 1.031 ; 0.000         ;
+-------------------------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                                  ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                     ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; clk50                                                                                     ; 0.000  ; 0.000         ;
; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0|hiptxclkout ; 2.000  ; 0.000         ;
; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pma0|clockout    ; 2.000  ; 0.000         ;
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 3.562  ; 0.000         ;
; clk125                                                                                    ; 3.623  ; 0.000         ;
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0    ; 3.977  ; 0.000         ;
; refclk                                                                                    ; 4.813  ; 0.000         ;
; CLK1_50                                                                                   ; 9.667  ; 0.000         ;
; CLK2_50                                                                                   ; 16.000 ; 0.000         ;
; CLK3_50                                                                                   ; 16.000 ; 0.000         ;
+-------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                                               ; Launch Clock                                                                              ; Latch Clock                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.183 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                                                                              ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[0]                                                                                                                                                                                        ; clk50                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 4.000        ; 4.230      ; 7.915      ;
; 0.638 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][32]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.098     ; 7.262      ;
; 0.638 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][34]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.098     ; 7.262      ;
; 0.638 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][98]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.098     ; 7.262      ;
; 0.638 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][99]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.098     ; 7.262      ;
; 0.638 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][43]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.098     ; 7.262      ;
; 0.638 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][108] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.098     ; 7.262      ;
; 0.638 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][111] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.098     ; 7.262      ;
; 0.638 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][67]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.098     ; 7.262      ;
; 0.638 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][17]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.098     ; 7.262      ;
; 0.638 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][18]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.098     ; 7.262      ;
; 0.721 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][11]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.091     ; 7.186      ;
; 0.721 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][26]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.091     ; 7.186      ;
; 0.721 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][27]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.091     ; 7.186      ;
; 0.721 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][28]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.091     ; 7.186      ;
; 0.721 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][0]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.091     ; 7.186      ;
; 0.721 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][120] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.091     ; 7.186      ;
; 0.842 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|rRdPtrPlus1[3]                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.087     ; 7.069      ;
; 0.842 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|rRdPtrPlus1[0]                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.087     ; 7.069      ;
; 0.842 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|rRdPtrPlus1[1]                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.087     ; 7.069      ;
; 0.842 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|rRdPtrPlus1[2]                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.087     ; 7.069      ;
; 0.842 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|rRdPtrPlus1[4]                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.087     ; 7.069      ;
; 0.846 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][115] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.090     ; 7.062      ;
; 0.846 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][116] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.090     ; 7.062      ;
; 0.846 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][135] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.090     ; 7.062      ;
; 0.846 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][71]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.090     ; 7.062      ;
; 0.846 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][136] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.090     ; 7.062      ;
; 0.846 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][72]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.090     ; 7.062      ;
; 0.846 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][73]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.090     ; 7.062      ;
; 0.846 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][138] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.090     ; 7.062      ;
; 0.846 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][82]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.090     ; 7.062      ;
; 0.846 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][92]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.090     ; 7.062      ;
; 0.846 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][156] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.090     ; 7.062      ;
; 0.846 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][93]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.090     ; 7.062      ;
; 0.846 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][29]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.090     ; 7.062      ;
; 0.852 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][36]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.094     ; 7.052      ;
; 0.852 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][37]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.094     ; 7.052      ;
; 0.852 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][102] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.094     ; 7.052      ;
; 0.852 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][38]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.094     ; 7.052      ;
; 0.852 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][103] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.094     ; 7.052      ;
; 0.852 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][105] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.094     ; 7.052      ;
; 0.852 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][112] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.094     ; 7.052      ;
; 0.852 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][113] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.094     ; 7.052      ;
; 0.852 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][114] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.094     ; 7.052      ;
; 0.899 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][146] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 7.016      ;
; 0.903 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][70]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.091     ; 7.004      ;
; 0.903 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][137] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.091     ; 7.004      ;
; 0.903 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][89]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.091     ; 7.004      ;
; 0.903 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][154] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.091     ; 7.004      ;
; 0.903 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][90]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.091     ; 7.004      ;
; 0.903 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][155] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.091     ; 7.004      ;
; 0.903 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][91]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.091     ; 7.004      ;
; 0.903 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][157] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.091     ; 7.004      ;
; 0.906 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][97]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.099     ; 6.993      ;
; 0.906 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][33]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.099     ; 6.993      ;
; 0.906 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][131] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.099     ; 6.993      ;
; 0.906 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][122] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.099     ; 6.993      ;
; 0.915 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[0] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][32]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.098     ; 6.985      ;
; 0.915 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[0] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][34]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.098     ; 6.985      ;
; 0.915 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[0] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][98]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.098     ; 6.985      ;
; 0.915 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[0] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][99]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.098     ; 6.985      ;
; 0.915 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[0] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][43]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.098     ; 6.985      ;
; 0.915 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[0] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][108] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.098     ; 6.985      ;
; 0.915 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[0] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][111] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.098     ; 6.985      ;
; 0.915 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[0] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][67]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.098     ; 6.985      ;
; 0.915 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[0] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][17]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.098     ; 6.985      ;
; 0.915 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[0] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][18]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.098     ; 6.985      ;
; 0.917 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][100] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.095     ; 6.986      ;
; 0.917 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][101] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.095     ; 6.986      ;
; 0.917 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][39]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.095     ; 6.986      ;
; 0.917 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][106] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.095     ; 6.986      ;
; 0.917 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][107] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.095     ; 6.986      ;
; 0.917 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][109] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.095     ; 6.986      ;
; 0.917 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][48]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.095     ; 6.986      ;
; 0.917 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][123] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.095     ; 6.986      ;
; 0.933 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][139] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 6.982      ;
; 0.933 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][140] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 6.982      ;
; 0.933 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][141] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 6.982      ;
; 0.933 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][142] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 6.982      ;
; 0.933 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][144] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 6.982      ;
; 0.933 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][145] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 6.982      ;
; 0.933 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][85]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 6.982      ;
; 0.937 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][128] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 6.976      ;
; 0.937 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][66]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 6.976      ;
; 0.937 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][81]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 6.976      ;
; 0.937 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][150] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 6.976      ;
; 0.937 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][86]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 6.976      ;
; 0.937 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][151] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 6.976      ;
; 0.937 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][87]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 6.976      ;
; 0.937 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][88]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 6.976      ;
; 0.937 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][153] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 6.976      ;
; 0.947 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][125] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.086     ; 6.965      ;
; 0.947 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][62]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.086     ; 6.965      ;
; 0.947 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][63]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.086     ; 6.965      ;
; 0.947 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][64]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.086     ; 6.965      ;
; 0.947 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][129] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.086     ; 6.965      ;
; 0.947 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][65]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.086     ; 6.965      ;
; 0.947 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][130] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.086     ; 6.965      ;
; 0.964 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[1] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][32]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.098     ; 6.936      ;
; 0.964 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[1] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][34]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.098     ; 6.936      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk125'                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                            ; To Node                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.079 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy            ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|reconfig_togxb_busy_reg[0] ; clk50        ; clk125      ; 4.000        ; -0.319     ; 1.600      ;
; 6.937 ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|reconfig_togxb_busy_reg[0] ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|reconfig_togxb_busy_reg[1] ; clk125       ; clk125      ; 8.000        ; -0.086     ; 0.975      ;
; 7.144 ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|fixedclk_div[0]            ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|fixedclk_div[0]            ; clk125       ; clk125      ; 8.000        ; -0.089     ; 0.765      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                        ; To Node                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.420 ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|wire_cent_unit0_dprioout                                                               ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[0]      ; clk50        ; clk50       ; 20.000       ; -0.131     ; 6.447      ;
; 13.449 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                        ; clk50        ; clk50       ; 20.000       ; -0.086     ; 6.463      ;
; 13.569 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                  ; clk50        ; clk50       ; 20.000       ; -0.086     ; 6.343      ;
; 13.646 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                        ; clk50        ; clk50       ; 20.000       ; -0.086     ; 6.266      ;
; 13.766 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                  ; clk50        ; clk50       ; 20.000       ; -0.086     ; 6.146      ;
; 13.830 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                        ; clk50        ; clk50       ; 20.000       ; -0.086     ; 6.082      ;
; 13.950 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                  ; clk50        ; clk50       ; 20.000       ; -0.086     ; 5.962      ;
; 14.088 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD         ; clk50        ; clk50       ; 20.000       ; -0.086     ; 5.824      ;
; 14.164 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[5]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                        ; clk50        ; clk50       ; 20.000       ; -0.087     ; 5.747      ;
; 14.267 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[7]  ; clk50        ; clk50       ; 20.000       ; -0.092     ; 5.639      ;
; 14.270 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[4]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                        ; clk50        ; clk50       ; 20.000       ; -0.087     ; 5.641      ;
; 14.284 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[5]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                  ; clk50        ; clk50       ; 20.000       ; -0.087     ; 5.627      ;
; 14.285 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD         ; clk50        ; clk50       ; 20.000       ; -0.086     ; 5.627      ;
; 14.296 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[23]        ; clk50        ; clk50       ; 20.000       ; -0.092     ; 5.610      ;
; 14.421 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[4]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                  ; clk50        ; clk50       ; 20.000       ; -0.087     ; 5.490      ;
; 14.449 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[7]  ; clk50        ; clk50       ; 20.000       ; -0.092     ; 5.457      ;
; 14.469 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD         ; clk50        ; clk50       ; 20.000       ; -0.086     ; 5.443      ;
; 14.478 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[23]        ; clk50        ; clk50       ; 20.000       ; -0.092     ; 5.428      ;
; 14.504 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[3]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                        ; clk50        ; clk50       ; 20.000       ; -0.087     ; 5.407      ;
; 14.510 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[20]        ; clk50        ; clk50       ; 20.000       ; -0.092     ; 5.396      ;
; 14.523 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24] ; clk50        ; clk50       ; 20.000       ; -0.092     ; 5.383      ;
; 14.566 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[31]                                               ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLE_DPRIO_IN           ; clk50        ; clk50       ; 20.000       ; -0.051     ; 3.567      ;
; 14.606 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[1]                                                         ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLE_DPRIO_IN           ; clk50        ; clk50       ; 20.000       ; -0.044     ; 3.534      ;
; 14.624 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[3]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                  ; clk50        ; clk50       ; 20.000       ; -0.087     ; 5.287      ;
; 14.638 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[7]  ; clk50        ; clk50       ; 20.000       ; -0.092     ; 5.268      ;
; 14.639 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[7]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                        ; clk50        ; clk50       ; 20.000       ; -0.087     ; 5.272      ;
; 14.648 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[4]  ; clk50        ; clk50       ; 20.000       ; -0.092     ; 5.258      ;
; 14.656 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[25] ; clk50        ; clk50       ; 20.000       ; -0.085     ; 5.257      ;
; 14.659 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[0]                                                         ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLE_DPRIO_IN           ; clk50        ; clk50       ; 20.000       ; -0.044     ; 3.481      ;
; 14.662 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|state_mc_reg[0]                                                         ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLE_DPRIO_IN           ; clk50        ; clk50       ; 20.000       ; -0.044     ; 3.478      ;
; 14.667 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[23]        ; clk50        ; clk50       ; 20.000       ; -0.092     ; 5.239      ;
; 14.707 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[20]        ; clk50        ; clk50       ; 20.000       ; -0.092     ; 5.199      ;
; 14.723 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24] ; clk50        ; clk50       ; 20.000       ; -0.092     ; 5.183      ;
; 14.728 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[10] ; clk50        ; clk50       ; 20.000       ; -0.085     ; 5.185      ;
; 14.748 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[4] ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLE_DPRIO_IN           ; clk50        ; clk50       ; 20.000       ; -0.042     ; 3.394      ;
; 14.767 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[15]                                               ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLE_DPRIO_IN           ; clk50        ; clk50       ; 20.000       ; -0.051     ; 3.366      ;
; 14.775 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[20] ; clk50        ; clk50       ; 20.000       ; -0.081     ; 5.142      ;
; 14.781 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[23] ; clk50        ; clk50       ; 20.000       ; -0.092     ; 5.125      ;
; 14.787 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[7]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                  ; clk50        ; clk50       ; 20.000       ; -0.087     ; 5.124      ;
; 14.803 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[5]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD         ; clk50        ; clk50       ; 20.000       ; -0.087     ; 5.108      ;
; 14.804 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[8]  ; clk50        ; clk50       ; 20.000       ; -0.092     ; 5.102      ;
; 14.805 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[24]        ; clk50        ; clk50       ; 20.000       ; -0.092     ; 5.101      ;
; 14.845 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[4]  ; clk50        ; clk50       ; 20.000       ; -0.092     ; 5.061      ;
; 14.854 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[8]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                        ; clk50        ; clk50       ; 20.000       ; -0.087     ; 5.057      ;
; 14.858 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[25] ; clk50        ; clk50       ; 20.000       ; -0.085     ; 5.055      ;
; 14.883 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[2]                                                         ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLE_DPRIO_IN           ; clk50        ; clk50       ; 20.000       ; -0.044     ; 3.257      ;
; 14.891 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[20]        ; clk50        ; clk50       ; 20.000       ; -0.092     ; 5.015      ;
; 14.906 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24] ; clk50        ; clk50       ; 20.000       ; -0.092     ; 5.000      ;
; 14.910 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[10] ; clk50        ; clk50       ; 20.000       ; -0.085     ; 5.003      ;
; 14.912 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[4]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD         ; clk50        ; clk50       ; 20.000       ; -0.087     ; 4.999      ;
; 14.916 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[6]  ; clk50        ; clk50       ; 20.000       ; -0.092     ; 4.990      ;
; 14.935 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[6]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                        ; clk50        ; clk50       ; 20.000       ; -0.087     ; 4.976      ;
; 14.953 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[13]        ; clk50        ; clk50       ; 20.000       ; -0.086     ; 4.959      ;
; 14.960 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[5]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[7]  ; clk50        ; clk50       ; 20.000       ; -0.093     ; 4.945      ;
; 14.963 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[23] ; clk50        ; clk50       ; 20.000       ; -0.092     ; 4.943      ;
; 14.972 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[20] ; clk50        ; clk50       ; 20.000       ; -0.081     ; 4.945      ;
; 14.975 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[8]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                  ; clk50        ; clk50       ; 20.000       ; -0.087     ; 4.936      ;
; 14.989 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[5]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[23]        ; clk50        ; clk50       ; 20.000       ; -0.093     ; 4.916      ;
; 15.004 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[8]  ; clk50        ; clk50       ; 20.000       ; -0.092     ; 4.902      ;
; 15.005 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[24]        ; clk50        ; clk50       ; 20.000       ; -0.092     ; 4.901      ;
; 15.029 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[4]  ; clk50        ; clk50       ; 20.000       ; -0.092     ; 4.877      ;
; 15.039 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[26]        ; clk50        ; clk50       ; 20.000       ; -0.085     ; 4.874      ;
; 15.039 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[25] ; clk50        ; clk50       ; 20.000       ; -0.085     ; 4.874      ;
; 15.043 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[5] ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLE_DPRIO_IN           ; clk50        ; clk50       ; 20.000       ; -0.042     ; 3.099      ;
; 15.047 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[22]        ; clk50        ; clk50       ; 20.000       ; -0.092     ; 4.859      ;
; 15.086 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[6]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                  ; clk50        ; clk50       ; 20.000       ; -0.087     ; 4.825      ;
; 15.099 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[4]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[7]  ; clk50        ; clk50       ; 20.000       ; -0.093     ; 4.806      ;
; 15.099 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[10] ; clk50        ; clk50       ; 20.000       ; -0.085     ; 4.814      ;
; 15.107 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[6]  ; clk50        ; clk50       ; 20.000       ; -0.092     ; 4.799      ;
; 15.128 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[4]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[23]        ; clk50        ; clk50       ; 20.000       ; -0.093     ; 4.777      ;
; 15.143 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[3]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD         ; clk50        ; clk50       ; 20.000       ; -0.087     ; 4.768      ;
; 15.152 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[23] ; clk50        ; clk50       ; 20.000       ; -0.092     ; 4.754      ;
; 15.156 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[20] ; clk50        ; clk50       ; 20.000       ; -0.081     ; 4.761      ;
; 15.187 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[8]  ; clk50        ; clk50       ; 20.000       ; -0.092     ; 4.719      ;
; 15.188 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[24]        ; clk50        ; clk50       ; 20.000       ; -0.092     ; 4.718      ;
; 15.212 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[5]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[25] ; clk50        ; clk50       ; 20.000       ; -0.086     ; 4.700      ;
; 15.217 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[5]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24] ; clk50        ; clk50       ; 20.000       ; -0.093     ; 4.688      ;
; 15.221 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[26]        ; clk50        ; clk50       ; 20.000       ; -0.085     ; 4.692      ;
; 15.225 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[5]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[20]        ; clk50        ; clk50       ; 20.000       ; -0.093     ; 4.680      ;
; 15.232 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[5]  ; clk50        ; clk50       ; 20.000       ; -0.092     ; 4.674      ;
; 15.238 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[22]        ; clk50        ; clk50       ; 20.000       ; -0.092     ; 4.668      ;
; 15.244 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[18] ; clk50        ; clk50       ; 20.000       ; -0.081     ; 4.673      ;
; 15.254 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[21]        ; clk50        ; clk50       ; 20.000       ; -0.092     ; 4.652      ;
; 15.281 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[7]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD         ; clk50        ; clk50       ; 20.000       ; -0.087     ; 4.630      ;
; 15.289 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[3]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[7]  ; clk50        ; clk50       ; 20.000       ; -0.093     ; 4.616      ;
; 15.293 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[3]  ; clk50        ; clk50       ; 20.000       ; -0.081     ; 4.624      ;
; 15.294 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[6]  ; clk50        ; clk50       ; 20.000       ; -0.092     ; 4.612      ;
; 15.298 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[19] ; clk50        ; clk50       ; 20.000       ; -0.081     ; 4.619      ;
; 15.305 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[19]        ; clk50        ; clk50       ; 20.000       ; -0.085     ; 4.608      ;
; 15.309 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[2]  ; clk50        ; clk50       ; 20.000       ; -0.081     ; 4.608      ;
; 15.310 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|state_mc_reg[2]                                                         ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLE_DPRIO_IN           ; clk50        ; clk50       ; 20.000       ; -0.044     ; 2.830      ;
; 15.318 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[3]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[23]        ; clk50        ; clk50       ; 20.000       ; -0.093     ; 4.587      ;
; 15.319 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[22] ; clk50        ; clk50       ; 20.000       ; -0.092     ; 4.587      ;
; 15.335 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[13]        ; clk50        ; clk50       ; 20.000       ; -0.086     ; 4.577      ;
; 15.342 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[5]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[10] ; clk50        ; clk50       ; 20.000       ; -0.086     ; 4.570      ;
; 15.342 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[4]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[25] ; clk50        ; clk50       ; 20.000       ; -0.086     ; 4.570      ;
; 15.361 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[4]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24] ; clk50        ; clk50       ; 20.000       ; -0.093     ; 4.544      ;
; 15.363 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[5]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[4]  ; clk50        ; clk50       ; 20.000       ; -0.093     ; 4.542      ;
; 15.372 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[4]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[20]        ; clk50        ; clk50       ; 20.000       ; -0.093     ; 4.533      ;
; 15.373 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[1]                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                  ; clk50        ; clk50       ; 20.000       ; -0.083     ; 4.542      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'n/a'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                ; To Node                                                                                                                                                                          ; Launch Clock                                                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 13.586 ; PCIE_RESET_N                                                                                                                                                             ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|receive_pcs0~OBSERVABLEQUADRESET       ; n/a                                                                                       ; n/a         ; 20.000       ; 0.000      ; 6.414      ;
; 13.586 ; PCIE_RESET_N                                                                                                                                                             ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIORESET        ; n/a                                                                                       ; n/a         ; 20.000       ; 0.000      ; 6.414      ;
; 13.586 ; PCIE_RESET_N                                                                                                                                                             ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0~OBSERVABLEQUADRESET      ; n/a                                                                                       ; n/a         ; 20.000       ; 0.000      ; 6.414      ;
; 13.675 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                                           ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.908     ; 1.417      ;
; 13.999 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                    ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.908     ; 1.093      ;
; 13.999 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                    ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.908     ; 1.093      ;
; 14.023 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                    ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.908     ; 1.069      ;
; 14.023 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                    ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.908     ; 1.069      ;
; 14.164 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; clk50                                                                                     ; n/a         ; 20.000       ; -0.450     ; 5.386      ;
; 16.696 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[1] ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk50                                                                                     ; n/a         ; 20.000       ; -0.438     ; 2.866      ;
; 16.725 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[0] ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk50                                                                                     ; n/a         ; 20.000       ; -0.438     ; 2.837      ;
; 16.967 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[2] ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk50                                                                                     ; n/a         ; 20.000       ; -0.438     ; 2.595      ;
; 16.975 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[1] ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk50                                                                                     ; n/a         ; 20.000       ; -0.438     ; 2.587      ;
; 17.070 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[0] ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk50                                                                                     ; n/a         ; 20.000       ; -0.438     ; 2.492      ;
; 17.095 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[2] ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk50                                                                                     ; n/a         ; 20.000       ; -0.438     ; 2.467      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK1_50'                                                                                                                                                                                                ;
+--------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node           ; To Node                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.699 ; LCD_SD:lm|L_Addr[1] ; chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_0|altsyncram_44d1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK1_50      ; CLK1_50     ; 20.000       ; 0.212      ; 6.551      ;
; 14.014 ; LCD_SD:lm|L_Addr[2] ; chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_0|altsyncram_44d1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK1_50      ; CLK1_50     ; 20.000       ; 0.208      ; 6.232      ;
; 14.233 ; LCD_SD:lm|L_Addr[4] ; chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_0|altsyncram_44d1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK1_50      ; CLK1_50     ; 20.000       ; 0.208      ; 6.013      ;
; 14.240 ; LCD_SD:lm|L_Addr[0] ; chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_0|altsyncram_44d1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK1_50      ; CLK1_50     ; 20.000       ; 0.212      ; 6.010      ;
; 14.375 ; LCD_SD:lm|L_Addr[3] ; chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_0|altsyncram_44d1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK1_50      ; CLK1_50     ; 20.000       ; 0.208      ; 5.871      ;
; 15.428 ; LCD_SD:lm|L_Addr[1] ; LCD_SD:lm|L_Addr[2]                                                                                                              ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.086     ; 4.484      ;
; 15.428 ; LCD_SD:lm|L_Addr[1] ; LCD_SD:lm|L_Addr[3]                                                                                                              ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.086     ; 4.484      ;
; 15.428 ; LCD_SD:lm|L_Addr[1] ; LCD_SD:lm|L_Addr[4]                                                                                                              ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.086     ; 4.484      ;
; 15.519 ; LCD_SD:lm|state[0]  ; chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_0|altsyncram_44d1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK1_50      ; CLK1_50     ; 20.000       ; 0.212      ; 4.731      ;
; 15.548 ; LCD_SD:lm|L_Addr[1] ; LCD_SD:lm|LCD_Controller:u0|next_state[0]                                                                                        ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.090     ; 4.360      ;
; 15.548 ; LCD_SD:lm|L_Addr[1] ; LCD_SD:lm|LCD_Controller:u0|next_state[1]                                                                                        ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.090     ; 4.360      ;
; 15.583 ; LCD_SD:lm|L_Addr[1] ; LCD_SD:lm|Delay[1]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.090     ; 4.325      ;
; 15.583 ; LCD_SD:lm|L_Addr[1] ; LCD_SD:lm|Delay[0]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.090     ; 4.325      ;
; 15.583 ; LCD_SD:lm|L_Addr[1] ; LCD_SD:lm|Delay[3]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.090     ; 4.325      ;
; 15.583 ; LCD_SD:lm|L_Addr[1] ; LCD_SD:lm|Delay[2]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.090     ; 4.325      ;
; 15.583 ; LCD_SD:lm|L_Addr[1] ; LCD_SD:lm|Delay[4]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.090     ; 4.325      ;
; 15.583 ; LCD_SD:lm|L_Addr[1] ; LCD_SD:lm|Delay[7]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.090     ; 4.325      ;
; 15.583 ; LCD_SD:lm|L_Addr[1] ; LCD_SD:lm|Delay[5]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.090     ; 4.325      ;
; 15.583 ; LCD_SD:lm|L_Addr[1] ; LCD_SD:lm|Delay[6]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.090     ; 4.325      ;
; 15.583 ; LCD_SD:lm|L_Addr[1] ; LCD_SD:lm|Delay[8]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.090     ; 4.325      ;
; 15.621 ; LCD_SD:lm|L_Addr[5] ; chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_0|altsyncram_44d1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK1_50      ; CLK1_50     ; 20.000       ; 0.212      ; 4.629      ;
; 15.706 ; LCD_SD:lm|state[1]  ; chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_0|altsyncram_44d1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK1_50      ; CLK1_50     ; 20.000       ; 0.212      ; 4.544      ;
; 15.739 ; LCD_SD:lm|L_Addr[2] ; LCD_SD:lm|L_Addr[2]                                                                                                              ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.090     ; 4.169      ;
; 15.739 ; LCD_SD:lm|L_Addr[2] ; LCD_SD:lm|L_Addr[3]                                                                                                              ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.090     ; 4.169      ;
; 15.739 ; LCD_SD:lm|L_Addr[2] ; LCD_SD:lm|L_Addr[4]                                                                                                              ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.090     ; 4.169      ;
; 15.859 ; LCD_SD:lm|L_Addr[2] ; LCD_SD:lm|LCD_Controller:u0|next_state[0]                                                                                        ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.094     ; 4.045      ;
; 15.859 ; LCD_SD:lm|L_Addr[2] ; LCD_SD:lm|LCD_Controller:u0|next_state[1]                                                                                        ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.094     ; 4.045      ;
; 15.894 ; LCD_SD:lm|L_Addr[2] ; LCD_SD:lm|Delay[1]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.094     ; 4.010      ;
; 15.894 ; LCD_SD:lm|L_Addr[2] ; LCD_SD:lm|Delay[0]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.094     ; 4.010      ;
; 15.894 ; LCD_SD:lm|L_Addr[2] ; LCD_SD:lm|Delay[3]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.094     ; 4.010      ;
; 15.894 ; LCD_SD:lm|L_Addr[2] ; LCD_SD:lm|Delay[2]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.094     ; 4.010      ;
; 15.894 ; LCD_SD:lm|L_Addr[2] ; LCD_SD:lm|Delay[4]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.094     ; 4.010      ;
; 15.894 ; LCD_SD:lm|L_Addr[2] ; LCD_SD:lm|Delay[7]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.094     ; 4.010      ;
; 15.894 ; LCD_SD:lm|L_Addr[2] ; LCD_SD:lm|Delay[5]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.094     ; 4.010      ;
; 15.894 ; LCD_SD:lm|L_Addr[2] ; LCD_SD:lm|Delay[6]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.094     ; 4.010      ;
; 15.894 ; LCD_SD:lm|L_Addr[2] ; LCD_SD:lm|Delay[8]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.094     ; 4.010      ;
; 15.926 ; LCD_SD:lm|L_Addr[1] ; LCD_SD:lm|L_Addr[5]                                                                                                              ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.090     ; 3.982      ;
; 15.926 ; LCD_SD:lm|L_Addr[1] ; LCD_SD:lm|L_Addr[1]                                                                                                              ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.090     ; 3.982      ;
; 15.966 ; LCD_SD:lm|L_Addr[4] ; LCD_SD:lm|L_Addr[2]                                                                                                              ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.090     ; 3.942      ;
; 15.966 ; LCD_SD:lm|L_Addr[4] ; LCD_SD:lm|L_Addr[3]                                                                                                              ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.090     ; 3.942      ;
; 15.966 ; LCD_SD:lm|L_Addr[4] ; LCD_SD:lm|L_Addr[4]                                                                                                              ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.090     ; 3.942      ;
; 16.018 ; LCD_SD:lm|state[0]  ; LCD_SD:lm|Delay[1]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.090     ; 3.890      ;
; 16.018 ; LCD_SD:lm|state[0]  ; LCD_SD:lm|Delay[0]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.090     ; 3.890      ;
; 16.018 ; LCD_SD:lm|state[0]  ; LCD_SD:lm|Delay[3]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.090     ; 3.890      ;
; 16.018 ; LCD_SD:lm|state[0]  ; LCD_SD:lm|Delay[2]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.090     ; 3.890      ;
; 16.018 ; LCD_SD:lm|state[0]  ; LCD_SD:lm|Delay[4]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.090     ; 3.890      ;
; 16.018 ; LCD_SD:lm|state[0]  ; LCD_SD:lm|Delay[7]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.090     ; 3.890      ;
; 16.018 ; LCD_SD:lm|state[0]  ; LCD_SD:lm|Delay[5]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.090     ; 3.890      ;
; 16.018 ; LCD_SD:lm|state[0]  ; LCD_SD:lm|Delay[6]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.090     ; 3.890      ;
; 16.018 ; LCD_SD:lm|state[0]  ; LCD_SD:lm|Delay[8]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.090     ; 3.890      ;
; 16.086 ; LCD_SD:lm|L_Addr[4] ; LCD_SD:lm|LCD_Controller:u0|next_state[0]                                                                                        ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.094     ; 3.818      ;
; 16.086 ; LCD_SD:lm|L_Addr[4] ; LCD_SD:lm|LCD_Controller:u0|next_state[1]                                                                                        ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.094     ; 3.818      ;
; 16.095 ; LCD_SD:lm|L_Addr[3] ; LCD_SD:lm|L_Addr[2]                                                                                                              ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.090     ; 3.813      ;
; 16.095 ; LCD_SD:lm|L_Addr[3] ; LCD_SD:lm|L_Addr[3]                                                                                                              ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.090     ; 3.813      ;
; 16.095 ; LCD_SD:lm|L_Addr[3] ; LCD_SD:lm|L_Addr[4]                                                                                                              ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.090     ; 3.813      ;
; 16.121 ; LCD_SD:lm|L_Addr[1] ; LCD_SD:lm|L_Addr[0]                                                                                                              ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.090     ; 3.787      ;
; 16.121 ; LCD_SD:lm|L_Addr[1] ; LCD_SD:lm|Delay[9]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.086     ; 3.791      ;
; 16.121 ; LCD_SD:lm|L_Addr[1] ; LCD_SD:lm|Delay[11]                                                                                                              ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.086     ; 3.791      ;
; 16.121 ; LCD_SD:lm|L_Addr[1] ; LCD_SD:lm|Delay[10]                                                                                                              ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.086     ; 3.791      ;
; 16.121 ; LCD_SD:lm|L_Addr[1] ; LCD_SD:lm|Delay[15]                                                                                                              ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.086     ; 3.791      ;
; 16.121 ; LCD_SD:lm|L_Addr[1] ; LCD_SD:lm|Delay[12]                                                                                                              ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.086     ; 3.791      ;
; 16.121 ; LCD_SD:lm|L_Addr[1] ; LCD_SD:lm|Delay[13]                                                                                                              ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.086     ; 3.791      ;
; 16.121 ; LCD_SD:lm|L_Addr[1] ; LCD_SD:lm|Delay[14]                                                                                                              ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.086     ; 3.791      ;
; 16.121 ; LCD_SD:lm|L_Addr[1] ; LCD_SD:lm|Delay[17]                                                                                                              ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.086     ; 3.791      ;
; 16.121 ; LCD_SD:lm|L_Addr[1] ; LCD_SD:lm|Delay[16]                                                                                                              ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.086     ; 3.791      ;
; 16.121 ; LCD_SD:lm|L_Addr[4] ; LCD_SD:lm|Delay[1]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.094     ; 3.783      ;
; 16.121 ; LCD_SD:lm|L_Addr[4] ; LCD_SD:lm|Delay[0]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.094     ; 3.783      ;
; 16.121 ; LCD_SD:lm|L_Addr[4] ; LCD_SD:lm|Delay[3]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.094     ; 3.783      ;
; 16.121 ; LCD_SD:lm|L_Addr[4] ; LCD_SD:lm|Delay[2]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.094     ; 3.783      ;
; 16.121 ; LCD_SD:lm|L_Addr[4] ; LCD_SD:lm|Delay[4]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.094     ; 3.783      ;
; 16.121 ; LCD_SD:lm|L_Addr[4] ; LCD_SD:lm|Delay[7]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.094     ; 3.783      ;
; 16.121 ; LCD_SD:lm|L_Addr[4] ; LCD_SD:lm|Delay[5]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.094     ; 3.783      ;
; 16.121 ; LCD_SD:lm|L_Addr[4] ; LCD_SD:lm|Delay[6]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.094     ; 3.783      ;
; 16.121 ; LCD_SD:lm|L_Addr[4] ; LCD_SD:lm|Delay[8]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.094     ; 3.783      ;
; 16.215 ; LCD_SD:lm|L_Addr[3] ; LCD_SD:lm|LCD_Controller:u0|next_state[0]                                                                                        ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.094     ; 3.689      ;
; 16.215 ; LCD_SD:lm|L_Addr[3] ; LCD_SD:lm|LCD_Controller:u0|next_state[1]                                                                                        ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.094     ; 3.689      ;
; 16.237 ; LCD_SD:lm|L_Addr[2] ; LCD_SD:lm|L_Addr[5]                                                                                                              ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.094     ; 3.667      ;
; 16.237 ; LCD_SD:lm|L_Addr[2] ; LCD_SD:lm|L_Addr[1]                                                                                                              ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.094     ; 3.667      ;
; 16.238 ; LCD_SD:lm|state[1]  ; LCD_SD:lm|Delay[1]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.090     ; 3.670      ;
; 16.238 ; LCD_SD:lm|state[1]  ; LCD_SD:lm|Delay[0]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.090     ; 3.670      ;
; 16.238 ; LCD_SD:lm|state[1]  ; LCD_SD:lm|Delay[3]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.090     ; 3.670      ;
; 16.238 ; LCD_SD:lm|state[1]  ; LCD_SD:lm|Delay[2]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.090     ; 3.670      ;
; 16.238 ; LCD_SD:lm|state[1]  ; LCD_SD:lm|Delay[4]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.090     ; 3.670      ;
; 16.238 ; LCD_SD:lm|state[1]  ; LCD_SD:lm|Delay[7]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.090     ; 3.670      ;
; 16.238 ; LCD_SD:lm|state[1]  ; LCD_SD:lm|Delay[5]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.090     ; 3.670      ;
; 16.238 ; LCD_SD:lm|state[1]  ; LCD_SD:lm|Delay[6]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.090     ; 3.670      ;
; 16.238 ; LCD_SD:lm|state[1]  ; LCD_SD:lm|Delay[8]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.090     ; 3.670      ;
; 16.250 ; LCD_SD:lm|L_Addr[3] ; LCD_SD:lm|Delay[1]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.094     ; 3.654      ;
; 16.250 ; LCD_SD:lm|L_Addr[3] ; LCD_SD:lm|Delay[0]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.094     ; 3.654      ;
; 16.250 ; LCD_SD:lm|L_Addr[3] ; LCD_SD:lm|Delay[3]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.094     ; 3.654      ;
; 16.250 ; LCD_SD:lm|L_Addr[3] ; LCD_SD:lm|Delay[2]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.094     ; 3.654      ;
; 16.250 ; LCD_SD:lm|L_Addr[3] ; LCD_SD:lm|Delay[4]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.094     ; 3.654      ;
; 16.250 ; LCD_SD:lm|L_Addr[3] ; LCD_SD:lm|Delay[7]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.094     ; 3.654      ;
; 16.250 ; LCD_SD:lm|L_Addr[3] ; LCD_SD:lm|Delay[5]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.094     ; 3.654      ;
; 16.250 ; LCD_SD:lm|L_Addr[3] ; LCD_SD:lm|Delay[6]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.094     ; 3.654      ;
; 16.250 ; LCD_SD:lm|L_Addr[3] ; LCD_SD:lm|Delay[8]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.094     ; 3.654      ;
; 16.405 ; LCD_SD:lm|L_Addr[0] ; LCD_SD:lm|L_Addr[5]                                                                                                              ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.090     ; 3.503      ;
; 16.432 ; LCD_SD:lm|L_Addr[2] ; LCD_SD:lm|Delay[9]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.090     ; 3.476      ;
; 16.432 ; LCD_SD:lm|L_Addr[2] ; LCD_SD:lm|Delay[11]                                                                                                              ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.090     ; 3.476      ;
; 16.432 ; LCD_SD:lm|L_Addr[2] ; LCD_SD:lm|Delay[10]                                                                                                              ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.090     ; 3.476      ;
+--------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                                             ; Launch Clock                                                                              ; Latch Clock                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.211 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[3]                                                                                                                                                             ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a3~porta_datain_reg0                                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.471      ; 0.904      ;
; 0.223 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[6]                                                                                                                                                             ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a3~porta_datain_reg0                                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.471      ; 0.916      ;
; 0.237 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[47]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a42~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.459      ; 0.918      ;
; 0.263 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|rPos[1]                                                                                                                                                                                                                                        ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:mapRam|altsyncram:rRAM_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.465      ; 0.950      ;
; 0.280 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[7]                                                                                                                               ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a9~portb_address_reg0                                                                                                         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.455      ; 0.957      ;
; 0.285 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|rPos[4]                                                                                                                                                                                                                                        ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:mapRam|altsyncram:rRAM_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.465      ; 0.972      ;
; 0.293 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rTag[2]                                                                                                                                                                                                         ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ram_1clk_1w_1r:countRam|altsyncram:rRAM_rtl_0|altsyncram_etg1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.465      ; 0.980      ;
; 0.300 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rTag[0]                                                                                                                                                                                                       ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:mapRam|altsyncram:rRAM_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.466      ; 0.988      ;
; 0.300 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rTag[3]                                                                                                                                                                                                       ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:mapRam|altsyncram:rRAM_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.466      ; 0.988      ;
; 0.301 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[43]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a42~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.472      ; 0.995      ;
; 0.304 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[63]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.461      ; 0.987      ;
; 0.306 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|rPos[2]                                                                                                                                                                                                                                        ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:mapRam|altsyncram:rRAM_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.465      ; 0.993      ;
; 0.309 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[11]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a3~porta_datain_reg0                                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.462      ; 0.993      ;
; 0.310 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rTag[1]                                                                                                                                                                                                       ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:mapRam|altsyncram:rRAM_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.466      ; 0.998      ;
; 0.311 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rTag[25]                                                                                                                                                                                                        ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:pktRam|altsyncram:rRAM_rtl_0|altsyncram_40h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.463      ; 0.996      ;
; 0.312 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[54]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a51~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.468      ; 1.002      ;
; 0.312 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[60]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.465      ; 0.999      ;
; 0.314 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[29]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 0.988      ;
; 0.315 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[52]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a51~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.468      ; 1.005      ;
; 0.315 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rPos[5]                                                                                                                                                                                                         ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ram_1clk_1w_1r:posRam|altsyncram:rRAM_rtl_0|altsyncram_40h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.463      ; 1.000      ;
; 0.316 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[42]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a42~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.472      ; 1.010      ;
; 0.317 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[51]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a51~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.449      ; 0.988      ;
; 0.317 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[49]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a42~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.458      ; 0.997      ;
; 0.317 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[62]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.472      ; 1.011      ;
; 0.319 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[29]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.449      ; 0.990      ;
; 0.322 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[52]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a51~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.466      ; 1.010      ;
; 0.323 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|rWrPtr[0]                                                                                                        ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_83h1:auto_generated|ram_block1a27~porta_address_reg0                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.451      ; 0.996      ;
; 0.324 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[42]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a42~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.451      ; 0.997      ;
; 0.324 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[9]                                                                                                                                                             ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a3~porta_datain_reg0                                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.462      ; 1.008      ;
; 0.325 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[45]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a42~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.458      ; 1.005      ;
; 0.325 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[28]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.459      ; 1.006      ;
; 0.326 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rAddr[9]                                                                                                                                                                                                        ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|altsyncram:rRAM_rtl_0|altsyncram_k9h1:auto_generated|ram_block1a20~porta_address_reg0                                                                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.443      ; 0.991      ;
; 0.327 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][19] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_69h1:auto_generated|ram_block1a18~porta_datain_reg0  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.446      ; 0.995      ;
; 0.327 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[58]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a51~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.462      ; 1.011      ;
; 0.328 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rWords[23]                                                                                                                                                                                                      ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:pktRam|altsyncram:rRAM_rtl_0|altsyncram_40h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                      ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.445      ; 0.995      ;
; 0.329 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[55]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a51~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.462      ; 1.013      ;
; 0.329 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[40]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a33~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.479      ; 1.030      ;
; 0.329 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rTag[1]                                                                                                                                                                                                         ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ram_1clk_1w_1r:countRam|altsyncram:rRAM_rtl_0|altsyncram_etg1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.465      ; 1.016      ;
; 0.330 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|rData[10]                                                                                                                                                                       ; chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_1|altsyncram_u0h1:auto_generated|ram_block1a3~porta_datain_reg0                                                                                                                                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.464      ; 1.016      ;
; 0.330 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|rData[35]                                                                                                                                                                       ; chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_1|altsyncram_u0h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.467      ; 1.019      ;
; 0.330 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][23] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_69h1:auto_generated|ram_block1a18~porta_datain_reg0  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.447      ; 0.999      ;
; 0.330 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[1]                                                                                                                                                             ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.471      ; 1.023      ;
; 0.331 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|rRdPtr[1]                                                                                                                                                                             ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a3~portb_address_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 1.005      ;
; 0.332 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[30]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.472      ; 1.026      ;
; 0.333 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][21] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_69h1:auto_generated|ram_block1a18~porta_datain_reg0  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.450      ; 1.005      ;
; 0.333 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[31]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.461      ; 1.016      ;
; 0.333 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[10]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a3~porta_datain_reg0                                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.462      ; 1.017      ;
; 0.334 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|rData[62]                                                                                                                                                                       ; chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_1|altsyncram_u0h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.457      ; 1.013      ;
; 0.335 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|rWrPtr[8]                                             ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_69h1:auto_generated|ram_block1a9~porta_address_reg0  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.459      ; 1.016      ;
; 0.336 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[48]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a42~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.456      ; 1.014      ;
; 0.337 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][31] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_69h1:auto_generated|ram_block1a27~porta_datain_reg0  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 1.011      ;
; 0.338 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|rData[34]                                                                                                                                                                       ; chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_1|altsyncram_u0h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.467      ; 1.027      ;
; 0.338 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|rWrPtr[3]                                                                                                                                                        ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_04h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                          ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.447      ; 1.007      ;
; 0.339 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|rWrPtr[1]                                             ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_69h1:auto_generated|ram_block1a27~porta_address_reg0 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.458      ; 1.019      ;
; 0.340 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][87]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_e0h1:auto_generated|ram_block1a0~porta_datain_reg0                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.447      ; 1.009      ;
; 0.340 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[53]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a51~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.462      ; 1.024      ;
; 0.341 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|rRdPtr[4]                                                                                                                                                                             ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.443      ; 1.006      ;
; 0.341 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[59]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a51~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.456      ; 1.019      ;
; 0.341 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[56]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a51~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.449      ; 1.012      ;
; 0.341 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[61]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.449      ; 1.012      ;
; 0.342 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rDataAddr[1]                                                                                                                                                                                                  ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|altsyncram:rRAM_rtl_0|altsyncram_k9h1:auto_generated|ram_block1a12~portb_address_reg0                                                                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.460      ; 1.024      ;
; 0.343 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[19]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.472      ; 1.037      ;
; 0.344 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|rData[37]                                                                                                                                                                       ; chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_1|altsyncram_u0h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.467      ; 1.033      ;
; 0.344 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[50]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a42~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.450      ; 1.016      ;
; 0.345 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|altshift_taps:rValsProp_rtl_0|shift_taps_1am:auto_generated|cntr_0tf:cntr1|counter_reg_bit[1]                                                                                      ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|altshift_taps:rValsProp_rtl_0|shift_taps_1am:auto_generated|altsyncram_jo31:altsyncram4|ram_block5a0~porta_address_reg0                                                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.444      ; 1.011      ;
; 0.345 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rPos[1]                                                                                                                                                                                                         ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ram_1clk_1w_1r:posRam|altsyncram:rRAM_rtl_0|altsyncram_40h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.463      ; 1.030      ;
; 0.346 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|rData[50]                                                                                                                                                                       ; chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_1|altsyncram_u0h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.461      ; 1.029      ;
; 0.346 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|altshift_taps:rValsProp_rtl_0|shift_taps_1am:auto_generated|dffe3a[0]                                                                                                              ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|altshift_taps:rValsProp_rtl_0|shift_taps_1am:auto_generated|altsyncram_jo31:altsyncram4|ram_block5a0~portb_address_reg0                                                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.445      ; 1.013      ;
; 0.346 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][21] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_69h1:auto_generated|ram_block1a18~porta_datain_reg0  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.446      ; 1.014      ;
; 0.346 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|rWrPtr[4]                                                                                                                                                        ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_04h1:auto_generated|ram_block1a27~porta_address_reg0                                                                                                         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.446      ; 1.014      ;
; 0.346 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|rWrPtr[5]                                                                                                                                                                             ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a32~porta_address_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 1.020      ;
; 0.347 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|rData[12]                                                                                                                                                                       ; chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_1|altsyncram_u0h1:auto_generated|ram_block1a3~porta_datain_reg0                                                                                                                                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.458      ; 1.027      ;
; 0.347 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|rDout[43]                                                                                                                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_04h1:auto_generated|ram_block1a9~porta_datain_reg0                                                                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 1.021      ;
; 0.347 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|rWrPtr[4]                                                                                                                                                                             ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a3~porta_address_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.441      ; 1.010      ;
; 0.348 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|rWrPtr[0]                                             ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_69h1:auto_generated|ram_block1a9~porta_address_reg0  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.460      ; 1.030      ;
; 0.348 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[0]                                                                                                                                                             ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.471      ; 1.041      ;
; 0.349 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|altshift_taps:rValsProp_rtl_0|shift_taps_1am:auto_generated|cntr_0tf:cntr1|counter_reg_bit[0]                                                                                      ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|altshift_taps:rValsProp_rtl_0|shift_taps_1am:auto_generated|altsyncram_jo31:altsyncram4|ram_block5a0~porta_address_reg0                                                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.444      ; 1.015      ;
; 0.349 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|rWrPtr[7]                                                                                                                                                                             ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a3~porta_address_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.442      ; 1.013      ;
; 0.349 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|rWrPtr[1]                                                                                                                                                                             ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.448      ; 1.019      ;
; 0.349 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[25]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.479      ; 1.050      ;
; 0.350 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|rWrPtr[1]                                             ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_69h1:auto_generated|ram_block1a9~porta_address_reg0  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.455      ; 1.027      ;
; 0.350 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[25]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.472      ; 1.044      ;
; 0.350 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[2]                                                                                                                                                             ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.471      ; 1.043      ;
; 0.350 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[21]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.479      ; 1.051      ;
; 0.350 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[24]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.479      ; 1.051      ;
; 0.350 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rPos[3]                                                                                                                                                                                                         ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ram_1clk_1w_1r:posRam|altsyncram:rRAM_rtl_0|altsyncram_40h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.463      ; 1.035      ;
; 0.351 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][23] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_69h1:auto_generated|ram_block1a18~porta_datain_reg0  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.446      ; 1.019      ;
; 0.351 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|rRdPtr[8]                                                                                                                                                        ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_04h1:auto_generated|ram_block1a27~portb_address_reg0                                                                                                         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.448      ; 1.021      ;
; 0.351 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[47]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a42~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.476      ; 1.049      ;
; 0.352 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|rWrPtr[4]                                                                                                                                                        ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_04h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                          ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.447      ; 1.021      ;
; 0.352 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|rRdPtr[3]                                                                                                                                                                             ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.443      ; 1.017      ;
; 0.352 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rCount[1]                                                                                                                                                                                                       ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ram_1clk_1w_1r:countRam|altsyncram:rRAM_rtl_0|altsyncram_etg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.462      ; 1.036      ;
; 0.353 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|rWrPtr[8]                                             ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_69h1:auto_generated|ram_block1a27~porta_address_reg0 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.444      ; 1.019      ;
; 0.353 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[57]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a51~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.462      ; 1.037      ;
; 0.354 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|rWrPtr[5]                                             ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_69h1:auto_generated|ram_block1a9~porta_address_reg0  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.457      ; 1.033      ;
; 0.355 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|rWrPtr[5]                                             ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_69h1:auto_generated|ram_block1a9~porta_address_reg0  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.456      ; 1.033      ;
; 0.355 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|rWrPtr[6]                                                                                                                                                                             ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a3~porta_address_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.441      ; 1.018      ;
; 0.355 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rDataAddr[3]                                                                                                                                                                                                  ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|altsyncram:rRAM_rtl_0|altsyncram_k9h1:auto_generated|ram_block1a12~portb_address_reg0                                                                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.460      ; 1.037      ;
; 0.357 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|rWrPtr[5]                                                                                                                                                        ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_04h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                          ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.447      ; 1.026      ;
; 0.357 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|rRdPtr[8]                                                                                                                                                                             ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a3~portb_address_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.436      ; 1.015      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK1_50'                                                                                                                               ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.393 ; LCD_SD:lm|LCD_Controller:u0|LCD_EN        ; LCD_SD:lm|LCD_Controller:u0|LCD_EN        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; LCD_SD:lm|L_Addr[0]                       ; LCD_SD:lm|L_Addr[0]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; LCD_SD:lm|state[1]                        ; LCD_SD:lm|state[1]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; LCD_SD:lm|LCD_Controller:u0|LCD_DONE      ; LCD_SD:lm|LCD_Controller:u0|LCD_DONE      ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; LCD_SD:lm|LCD_Controller:u0|counter[4]    ; LCD_SD:lm|LCD_Controller:u0|counter[4]    ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; LCD_SD:lm|LCD_Controller:u0|counter[0]    ; LCD_SD:lm|LCD_Controller:u0|counter[0]    ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; LCD_SD:lm|LCD_Controller:u0|counter[1]    ; LCD_SD:lm|LCD_Controller:u0|counter[1]    ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; LCD_SD:lm|LCD_Controller:u0|counter[2]    ; LCD_SD:lm|LCD_Controller:u0|counter[2]    ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; LCD_SD:lm|LCD_Controller:u0|counter[3]    ; LCD_SD:lm|LCD_Controller:u0|counter[3]    ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 0.669      ;
; 0.414 ; LCD_SD:lm|Delay[17]                       ; LCD_SD:lm|Delay[17]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 0.690      ;
; 0.452 ; LCD_SD:lm|LCD_Controller:u0|state[0]      ; LCD_SD:lm|LCD_Controller:u0|LCD_EN        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 0.728      ;
; 0.457 ; LCD_SD:lm|LCD_Controller:u0|state[0]      ; LCD_SD:lm|LCD_Controller:u0|LCD_DONE      ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 0.733      ;
; 0.578 ; LCD_SD:lm|LCD_Controller:u0|next_state[1] ; LCD_SD:lm|LCD_Controller:u0|state[1]      ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 0.854      ;
; 0.634 ; LCD_SD:lm|LCD_Controller:u0|state[0]      ; LCD_SD:lm|LCD_Controller:u0|next_state[1] ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 0.910      ;
; 0.635 ; LCD_SD:lm|Delay[9]                        ; LCD_SD:lm|Delay[9]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 0.911      ;
; 0.635 ; LCD_SD:lm|LCD_Controller:u0|state[0]      ; LCD_SD:lm|LCD_Controller:u0|next_state[0] ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 0.911      ;
; 0.636 ; LCD_SD:lm|Delay[11]                       ; LCD_SD:lm|Delay[11]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 0.912      ;
; 0.637 ; LCD_SD:lm|Delay[1]                        ; LCD_SD:lm|Delay[1]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 0.913      ;
; 0.637 ; LCD_SD:lm|Delay[15]                       ; LCD_SD:lm|Delay[15]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 0.913      ;
; 0.637 ; LCD_SD:lm|Delay[13]                       ; LCD_SD:lm|Delay[13]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 0.913      ;
; 0.638 ; LCD_SD:lm|Delay[10]                       ; LCD_SD:lm|Delay[10]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 0.914      ;
; 0.640 ; LCD_SD:lm|Delay[2]                        ; LCD_SD:lm|Delay[2]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 0.916      ;
; 0.641 ; LCD_SD:lm|Delay[14]                       ; LCD_SD:lm|Delay[14]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 0.917      ;
; 0.641 ; LCD_SD:lm|Delay[16]                       ; LCD_SD:lm|Delay[16]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 0.917      ;
; 0.650 ; LCD_SD:lm|Delay[7]                        ; LCD_SD:lm|Delay[7]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 0.926      ;
; 0.651 ; LCD_SD:lm|Delay[3]                        ; LCD_SD:lm|Delay[3]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 0.927      ;
; 0.651 ; LCD_SD:lm|Delay[5]                        ; LCD_SD:lm|Delay[5]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 0.927      ;
; 0.652 ; LCD_SD:lm|Delay[6]                        ; LCD_SD:lm|Delay[6]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 0.928      ;
; 0.652 ; LCD_SD:lm|Delay[8]                        ; LCD_SD:lm|Delay[8]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 0.928      ;
; 0.653 ; LCD_SD:lm|Delay[4]                        ; LCD_SD:lm|Delay[4]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 0.929      ;
; 0.653 ; LCD_SD:lm|Delay[12]                       ; LCD_SD:lm|Delay[12]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 0.929      ;
; 0.656 ; LCD_SD:lm|Delay[0]                        ; LCD_SD:lm|Delay[0]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 0.932      ;
; 0.657 ; LCD_SD:lm|LCD_Controller:u0|LCD_DONE      ; LCD_SD:lm|state[1]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 0.933      ;
; 0.670 ; LCD_SD:lm|LCD_Controller:u0|state[1]      ; LCD_SD:lm|LCD_Controller:u0|LCD_DONE      ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 0.946      ;
; 0.696 ; LCD_SD:lm|LCD_Controller:u0|state[1]      ; LCD_SD:lm|LCD_Controller:u0|LCD_EN        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 0.972      ;
; 0.825 ; LCD_SD:lm|LCD_Controller:u0|next_state[0] ; LCD_SD:lm|LCD_Controller:u0|state[0]      ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 1.101      ;
; 0.835 ; LCD_SD:lm|L_Addr[5]                       ; LCD_SD:lm|state[1]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 1.111      ;
; 0.859 ; LCD_SD:lm|LCD_Controller:u0|state[1]      ; LCD_SD:lm|LCD_Controller:u0|counter[4]    ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 1.135      ;
; 0.861 ; LCD_SD:lm|state[0]                        ; LCD_SD:lm|state[1]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 1.137      ;
; 0.861 ; LCD_SD:lm|LCD_Controller:u0|state[1]      ; LCD_SD:lm|LCD_Controller:u0|next_state[1] ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 1.137      ;
; 0.886 ; LCD_SD:lm|LCD_Controller:u0|state[0]      ; LCD_SD:lm|LCD_Controller:u0|counter[4]    ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 1.162      ;
; 0.934 ; LCD_SD:lm|LCD_Controller:u0|counter[4]    ; LCD_SD:lm|LCD_Controller:u0|counter[0]    ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 1.210      ;
; 0.934 ; LCD_SD:lm|LCD_Controller:u0|counter[4]    ; LCD_SD:lm|LCD_Controller:u0|counter[1]    ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 1.210      ;
; 0.937 ; LCD_SD:lm|LCD_Controller:u0|counter[4]    ; LCD_SD:lm|LCD_Controller:u0|counter[2]    ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 1.213      ;
; 0.937 ; LCD_SD:lm|LCD_Controller:u0|counter[4]    ; LCD_SD:lm|LCD_Controller:u0|counter[3]    ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 1.213      ;
; 0.952 ; LCD_SD:lm|Delay[9]                        ; LCD_SD:lm|Delay[10]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 1.228      ;
; 0.953 ; LCD_SD:lm|Delay[11]                       ; LCD_SD:lm|Delay[12]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 1.229      ;
; 0.954 ; LCD_SD:lm|Delay[1]                        ; LCD_SD:lm|Delay[2]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 1.230      ;
; 0.954 ; LCD_SD:lm|Delay[13]                       ; LCD_SD:lm|Delay[14]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 1.230      ;
; 0.955 ; LCD_SD:lm|Delay[15]                       ; LCD_SD:lm|Delay[16]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 1.231      ;
; 0.960 ; LCD_SD:lm|Delay[0]                        ; LCD_SD:lm|Delay[1]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 1.236      ;
; 0.962 ; LCD_SD:lm|L_Addr[5]                       ; LCD_SD:lm|state[0]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 1.238      ;
; 0.965 ; LCD_SD:lm|Delay[10]                       ; LCD_SD:lm|Delay[11]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 1.241      ;
; 0.965 ; LCD_SD:lm|Delay[0]                        ; LCD_SD:lm|Delay[2]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 1.241      ;
; 0.967 ; LCD_SD:lm|Delay[7]                        ; LCD_SD:lm|Delay[8]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 1.243      ;
; 0.967 ; LCD_SD:lm|Delay[2]                        ; LCD_SD:lm|Delay[3]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 1.243      ;
; 0.968 ; LCD_SD:lm|Delay[16]                       ; LCD_SD:lm|Delay[17]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 1.244      ;
; 0.968 ; LCD_SD:lm|Delay[5]                        ; LCD_SD:lm|Delay[6]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 1.244      ;
; 0.968 ; LCD_SD:lm|Delay[3]                        ; LCD_SD:lm|Delay[4]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 1.244      ;
; 0.968 ; LCD_SD:lm|Delay[14]                       ; LCD_SD:lm|Delay[15]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 1.244      ;
; 0.970 ; LCD_SD:lm|Delay[10]                       ; LCD_SD:lm|Delay[12]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 1.246      ;
; 0.972 ; LCD_SD:lm|Delay[2]                        ; LCD_SD:lm|Delay[4]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 1.248      ;
; 0.973 ; LCD_SD:lm|Delay[14]                       ; LCD_SD:lm|Delay[16]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 1.249      ;
; 0.975 ; LCD_SD:lm|Delay[8]                        ; LCD_SD:lm|Delay[9]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.094      ; 1.255      ;
; 0.979 ; LCD_SD:lm|Delay[6]                        ; LCD_SD:lm|Delay[7]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 1.255      ;
; 0.980 ; LCD_SD:lm|Delay[12]                       ; LCD_SD:lm|Delay[13]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 1.256      ;
; 0.980 ; LCD_SD:lm|Delay[4]                        ; LCD_SD:lm|Delay[5]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 1.256      ;
; 0.980 ; LCD_SD:lm|Delay[8]                        ; LCD_SD:lm|Delay[10]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.094      ; 1.260      ;
; 0.984 ; LCD_SD:lm|Delay[6]                        ; LCD_SD:lm|Delay[8]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 1.260      ;
; 0.985 ; LCD_SD:lm|Delay[12]                       ; LCD_SD:lm|Delay[14]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 1.261      ;
; 0.985 ; LCD_SD:lm|Delay[4]                        ; LCD_SD:lm|Delay[6]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 1.261      ;
; 1.023 ; LCD_SD:lm|state[1]                        ; LCD_SD:lm|L_Addr[0]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 1.299      ;
; 1.027 ; LCD_SD:lm|state[0]                        ; LCD_SD:lm|state[0]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 1.303      ;
; 1.073 ; LCD_SD:lm|Delay[9]                        ; LCD_SD:lm|Delay[11]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 1.349      ;
; 1.074 ; LCD_SD:lm|Delay[11]                       ; LCD_SD:lm|Delay[13]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 1.350      ;
; 1.075 ; LCD_SD:lm|Delay[1]                        ; LCD_SD:lm|Delay[3]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 1.351      ;
; 1.075 ; LCD_SD:lm|Delay[13]                       ; LCD_SD:lm|Delay[15]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 1.351      ;
; 1.076 ; LCD_SD:lm|Delay[15]                       ; LCD_SD:lm|Delay[17]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 1.352      ;
; 1.078 ; LCD_SD:lm|Delay[9]                        ; LCD_SD:lm|Delay[12]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 1.354      ;
; 1.079 ; LCD_SD:lm|Delay[11]                       ; LCD_SD:lm|Delay[14]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 1.355      ;
; 1.080 ; LCD_SD:lm|Delay[1]                        ; LCD_SD:lm|Delay[4]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 1.356      ;
; 1.080 ; LCD_SD:lm|Delay[13]                       ; LCD_SD:lm|Delay[16]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 1.356      ;
; 1.084 ; LCD_SD:lm|Delay[7]                        ; LCD_SD:lm|Delay[9]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.094      ; 1.364      ;
; 1.086 ; LCD_SD:lm|Delay[0]                        ; LCD_SD:lm|Delay[3]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 1.362      ;
; 1.089 ; LCD_SD:lm|Delay[5]                        ; LCD_SD:lm|Delay[7]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 1.365      ;
; 1.089 ; LCD_SD:lm|Delay[3]                        ; LCD_SD:lm|Delay[5]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 1.365      ;
; 1.089 ; LCD_SD:lm|Delay[7]                        ; LCD_SD:lm|Delay[10]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.094      ; 1.369      ;
; 1.091 ; LCD_SD:lm|Delay[10]                       ; LCD_SD:lm|Delay[13]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 1.367      ;
; 1.091 ; LCD_SD:lm|Delay[0]                        ; LCD_SD:lm|Delay[4]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 1.367      ;
; 1.093 ; LCD_SD:lm|Delay[2]                        ; LCD_SD:lm|Delay[5]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 1.369      ;
; 1.094 ; LCD_SD:lm|Delay[5]                        ; LCD_SD:lm|Delay[8]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 1.370      ;
; 1.094 ; LCD_SD:lm|Delay[3]                        ; LCD_SD:lm|Delay[6]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 1.370      ;
; 1.094 ; LCD_SD:lm|Delay[14]                       ; LCD_SD:lm|Delay[17]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 1.370      ;
; 1.096 ; LCD_SD:lm|Delay[10]                       ; LCD_SD:lm|Delay[14]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 1.372      ;
; 1.098 ; LCD_SD:lm|Delay[2]                        ; LCD_SD:lm|Delay[6]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 1.374      ;
; 1.101 ; LCD_SD:lm|Delay[8]                        ; LCD_SD:lm|Delay[11]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.094      ; 1.381      ;
; 1.101 ; LCD_SD:lm|Delay[6]                        ; LCD_SD:lm|Delay[9]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.094      ; 1.381      ;
; 1.106 ; LCD_SD:lm|Delay[12]                       ; LCD_SD:lm|Delay[15]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 1.382      ;
; 1.106 ; LCD_SD:lm|Delay[8]                        ; LCD_SD:lm|Delay[12]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.094      ; 1.386      ;
; 1.106 ; LCD_SD:lm|Delay[4]                        ; LCD_SD:lm|Delay[7]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.090      ; 1.382      ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.394 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                                                                        ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                                                                        ; clk50        ; clk50       ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                                                                  ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                                                                  ; clk50        ; clk50       ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                                                                      ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                                                                      ; clk50        ; clk50       ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.IDLE                                                              ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.IDLE                                                              ; clk50        ; clk50       ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|read                                                                        ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|read                                                                        ; clk50        ; clk50       ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|did_dprio                                                                   ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|did_dprio                                                                   ; clk50        ; clk50       ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|done                                                                        ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|done                                                                        ; clk50        ; clk50       ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WRITE                                                           ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WRITE                                                           ; clk50        ; clk50       ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|write_reg                                                                   ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|write_reg                                                                   ; clk50        ; clk50       ; 0.000        ; 0.089      ; 0.669      ;
; 0.395 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|address[1]                                                                  ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|address[1]                                                                  ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|address[0]                                                                  ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|address[0]                                                                  ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|state_mc_reg[0]                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|state_mc_reg[0]                                                         ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|state_mc_reg[2]                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|state_mc_reg[2]                                                         ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.OFFSETS_PDEN_WR                                                   ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.OFFSETS_PDEN_WR                                                   ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_WR                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_WR                                                         ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.DPRIO_WAIT                                                        ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.DPRIO_WAIT                                                        ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_RD                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_RD                                                         ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CH_ADV                                                            ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CH_ADV                                                            ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|state_mc_reg[1]                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|state_mc_reg[1]                                                         ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WAIT                                                            ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WAIT                                                            ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[2]                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[2]                                                         ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[1]                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[1]                                                         ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dprio_reuse                                                                 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dprio_reuse                                                                 ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[4]                                                                ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[4]                                                                ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.SAMPLE_TB                                                             ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.SAMPLE_TB                                                             ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.669      ;
; 0.400 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[0]                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[0]                                                         ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.674      ;
; 0.418 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[3]                                                ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[4]                                                ; clk50        ; clk50       ; 0.000        ; 0.089      ; 0.693      ;
; 0.418 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[6]                                                    ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[7]                                                    ; clk50        ; clk50       ; 0.000        ; 0.089      ; 0.693      ;
; 0.418 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.DPRIO_WAIT                                                        ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WAIT                                                            ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.692      ;
; 0.419 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_WR                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CAL_RX_WR                                                             ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.693      ;
; 0.420 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[12]                                               ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[13]                                               ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.694      ;
; 0.420 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[0]                                                ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[1]                                                ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.694      ;
; 0.421 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[1]                                                ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[2]                                                ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.695      ;
; 0.425 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[22]                                               ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[23]                                               ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.699      ;
; 0.426 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[1]                                                ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[2]                                                ; clk50        ; clk50       ; 0.000        ; 0.089      ; 0.701      ;
; 0.427 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|done                                                                        ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_WAIT                                                               ; clk50        ; clk50       ; 0.000        ; 0.089      ; 0.702      ;
; 0.439 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[5]                                                    ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[6]                                                    ; clk50        ; clk50       ; 0.000        ; 0.089      ; 0.714      ;
; 0.440 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[8]                                                    ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[9]                                                    ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.714      ;
; 0.440 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[4]                                                    ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[5]                                                    ; clk50        ; clk50       ; 0.000        ; 0.089      ; 0.715      ;
; 0.441 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[3]                                                    ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[4]                                                    ; clk50        ; clk50       ; 0.000        ; 0.089      ; 0.716      ;
; 0.442 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[15]                                                   ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[7]                                                               ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.716      ;
; 0.443 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[0]                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[1]                                                         ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.717      ;
; 0.446 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                                                                        ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[1]                                                       ; clk50        ; clk50       ; 0.000        ; 0.089      ; 0.721      ;
; 0.447 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[13]                                                   ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[5]                                                               ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.721      ;
; 0.448 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[13]                                                   ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[14]                                                   ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.722      ;
; 0.448 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[11]                                                   ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[3]                                                               ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.722      ;
; 0.448 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[0]                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[2]                                                         ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.722      ;
; 0.449 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[11]                                                   ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[12]                                                   ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.723      ;
; 0.449 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_READ                                                            ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|read                                                                        ; clk50        ; clk50       ; 0.000        ; 0.089      ; 0.724      ;
; 0.465 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[2]                                                    ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[3]                                                    ; clk50        ; clk50       ; 0.000        ; 0.089      ; 0.740      ;
; 0.468 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[2]                                                    ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[2]                                                               ; clk50        ; clk50       ; 0.000        ; 0.089      ; 0.743      ;
; 0.473 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CAL_RX_WR                                                             ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.DPRIO_WAIT                                                        ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.747      ;
; 0.476 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[4]                                                                ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[0]                                                                ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.750      ;
; 0.476 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[4]                                                                ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[1]                                                                ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.750      ;
; 0.477 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[4]                                                                ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[3]                                                                ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.751      ;
; 0.477 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[4]                                                                ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[2]                                                                ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.751      ;
; 0.485 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[5] ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[5] ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.759      ;
; 0.493 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[5] ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[9]                                                       ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.767      ;
; 0.493 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[5] ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[4]                                                       ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.767      ;
; 0.494 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[5] ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[8]                                                       ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.768      ;
; 0.497 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[5] ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[7]                                                       ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.771      ;
; 0.498 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[5] ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[5]                                                       ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.772      ;
; 0.499 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[5] ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[6]                                                       ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.773      ;
; 0.499 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[5] ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[3]                                                       ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.773      ;
; 0.545 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[9]                                                                  ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[9]                                                ; clk50        ; clk50       ; 0.000        ; 0.089      ; 0.820      ;
; 0.545 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[0]                                                ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[1]                                                ; clk50        ; clk50       ; 0.000        ; 0.089      ; 0.820      ;
; 0.546 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[16]                                               ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[17]                                               ; clk50        ; clk50       ; 0.000        ; 0.089      ; 0.821      ;
; 0.546 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[4]                                                                  ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[4]                                                ; clk50        ; clk50       ; 0.000        ; 0.089      ; 0.821      ;
; 0.546 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[1]                                                                  ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[1]                                                ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.820      ;
; 0.547 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[15]                                                                 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[15]                                               ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.821      ;
; 0.547 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[14]                                                                 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[14]                                               ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.821      ;
; 0.547 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[7]                                                                  ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[7]                                                ; clk50        ; clk50       ; 0.000        ; 0.089      ; 0.822      ;
; 0.548 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[11]                                                                 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[11]                                               ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.822      ;
; 0.548 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[7]                                                ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[8]                                                ; clk50        ; clk50       ; 0.000        ; 0.089      ; 0.823      ;
; 0.548 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.OFFSETS_PDEN_WR                                                   ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_WR                                                       ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.822      ;
; 0.548 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[0]                                                       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[1]                                                       ; clk50        ; clk50       ; 0.000        ; 0.089      ; 0.823      ;
; 0.549 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[6]                                                                  ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[6]                                                ; clk50        ; clk50       ; 0.000        ; 0.089      ; 0.824      ;
; 0.549 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[12]                                                      ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[13]                                                      ; clk50        ; clk50       ; 0.000        ; 0.089      ; 0.824      ;
; 0.554 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[17]                                               ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[18]                                               ; clk50        ; clk50       ; 0.000        ; 0.089      ; 0.829      ;
; 0.554 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[20]                                                      ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[21]                                                      ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.828      ;
; 0.555 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[25]                                                      ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[26]                                                      ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.829      ;
; 0.557 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[19]                                               ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[20]                                               ; clk50        ; clk50       ; 0.000        ; 0.089      ; 0.832      ;
; 0.559 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[9]                                                ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[10]                                               ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.833      ;
; 0.569 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.TEST_INPUT                                                            ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CAL_RX_RD                                                             ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.843      ;
; 0.570 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dprio_reuse                                                                 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CAL_RX_WR                                                             ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.844      ;
; 0.588 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                                                                  ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                                                                        ; clk50        ; clk50       ; 0.000        ; 0.089      ; 0.863      ;
; 0.591 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[23]                                               ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24]                                               ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.865      ;
; 0.598 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|state_mc_reg[1]                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|state_mc_reg[0]                                                         ; clk50        ; clk50       ; 0.000        ; 0.089      ; 0.873      ;
; 0.604 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[0]                                                                ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[7]                                                                  ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.878      ;
; 0.612 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[5]                                                ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[6]                                                ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.886      ;
; 0.615 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[0] ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[7]                                                       ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.889      ;
; 0.615 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[0] ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[6]                                                       ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.889      ;
; 0.615 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[0] ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[5]                                                       ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.889      ;
; 0.615 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[0] ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[3]                                                       ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.889      ;
; 0.616 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[0] ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[9]                                                       ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.890      ;
; 0.616 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[0] ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[4]                                                       ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.890      ;
; 0.616 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[0] ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[8]                                                       ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.890      ;
; 0.617 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[9]                                                    ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[10]                                                   ; clk50        ; clk50       ; 0.000        ; 0.088      ; 0.891      ;
; 0.621 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[1]                                                    ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[2]                                                    ; clk50        ; clk50       ; 0.000        ; 0.089      ; 0.896      ;
; 0.621 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[0]                                                    ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[1]                                                    ; clk50        ; clk50       ; 0.000        ; 0.089      ; 0.896      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk125'                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                            ; To Node                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.399 ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|fixedclk_div[0]            ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|fixedclk_div[0]            ; clk125       ; clk125      ; 0.000        ; 0.089      ; 0.674      ;
; 0.605 ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|reconfig_togxb_busy_reg[0] ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|reconfig_togxb_busy_reg[1] ; clk125       ; clk125      ; 0.000        ; 0.086      ; 0.877      ;
; 1.195 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy            ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|reconfig_togxb_busy_reg[0] ; clk50        ; clk125      ; 0.000        ; 0.094      ; 1.495      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'n/a'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                ; To Node                                                                                                                                                                          ; Launch Clock                                                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 2.187 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[2] ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk50                                                                                     ; n/a         ; 0.000        ; 0.081      ; 2.268      ;
; 2.203 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[1] ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk50                                                                                     ; n/a         ; 0.000        ; 0.081      ; 2.284      ;
; 2.221 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[0] ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk50                                                                                     ; n/a         ; 0.000        ; 0.081      ; 2.302      ;
; 2.271 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[2] ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk50                                                                                     ; n/a         ; 0.000        ; 0.081      ; 2.352      ;
; 2.492 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[0] ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk50                                                                                     ; n/a         ; 0.000        ; 0.081      ; 2.573      ;
; 2.495 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[1] ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk50                                                                                     ; n/a         ; 0.000        ; 0.081      ; 2.576      ;
; 4.965 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; clk50                                                                                     ; n/a         ; 0.000        ; 0.070      ; 5.035      ;
; 5.684 ; PCIE_RESET_N                                                                                                                                                             ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|receive_pcs0~OBSERVABLEQUADRESET       ; n/a                                                                                       ; n/a         ; 0.000        ; 0.000      ; 5.684      ;
; 5.684 ; PCIE_RESET_N                                                                                                                                                             ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIORESET        ; n/a                                                                                       ; n/a         ; 0.000        ; 0.000      ; 5.684      ;
; 5.684 ; PCIE_RESET_N                                                                                                                                                             ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0~OBSERVABLEQUADRESET      ; n/a                                                                                       ; n/a         ; 0.000        ; 0.000      ; 5.684      ;
; 5.705 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                    ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.680     ; 1.025      ;
; 5.705 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                    ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.680     ; 1.025      ;
; 5.721 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                    ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.680     ; 1.041      ;
; 5.721 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                    ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.680     ; 1.041      ;
; 5.998 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                                           ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.680     ; 1.318      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                      ; To Node                                                                                                                                                                               ; Launch Clock                                                                              ; Latch Clock                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; 3.134 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMainState[1] ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBin[3]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 4.751      ;
; 3.134 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMainState[1] ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBin[5]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 4.751      ;
; 3.134 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMainState[1] ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBin[7]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 4.751      ;
; 3.134 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMainState[1] ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[6] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 4.751      ;
; 3.134 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMainState[1] ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBin[8]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 4.751      ;
; 3.134 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMainState[1] ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[7] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 4.751      ;
; 3.195 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rState.01                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.099     ; 4.704      ;
; 3.195 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rLen[9]                                                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.097     ; 4.706      ;
; 3.195 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rLen[10]                                                                                                                                   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.097     ; 4.706      ;
; 3.195 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rLen[12]                                                                                                                                   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.097     ; 4.706      ;
; 3.195 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rLen[14]                                                                                                                                   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.097     ; 4.706      ;
; 3.195 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rState.00                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.099     ; 4.704      ;
; 3.195 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rData[3]                                                                                                                                   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.102     ; 4.701      ;
; 3.195 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rData[2]                                                                                                                                   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.102     ; 4.701      ;
; 3.195 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rData[15]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.102     ; 4.701      ;
; 3.195 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rData[14]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.102     ; 4.701      ;
; 3.195 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rData[13]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.102     ; 4.701      ;
; 3.195 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rData[12]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.102     ; 4.701      ;
; 3.195 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rData[11]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.102     ; 4.701      ;
; 3.195 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rData[10]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.102     ; 4.701      ;
; 3.195 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rState.11                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.099     ; 4.704      ;
; 3.196 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rState.10                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.094     ; 4.708      ;
; 3.196 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rCount[2]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.096     ; 4.706      ;
; 3.196 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rCount[3]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.096     ; 4.706      ;
; 3.196 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rCount[4]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.096     ; 4.706      ;
; 3.196 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rCount[5]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.096     ; 4.706      ;
; 3.196 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rCount[6]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.096     ; 4.706      ;
; 3.196 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rCount[7]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.096     ; 4.706      ;
; 3.196 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rCount[8]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.096     ; 4.706      ;
; 3.196 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rCount[9]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.096     ; 4.706      ;
; 3.196 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rCount[10]                                                                                                                                 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.096     ; 4.706      ;
; 3.196 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rCount[11]                                                                                                                                 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.096     ; 4.706      ;
; 3.196 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rCount[12]                                                                                                                                 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.096     ; 4.706      ;
; 3.196 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rCount[13]                                                                                                                                 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.096     ; 4.706      ;
; 3.196 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rCount[14]                                                                                                                                 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.096     ; 4.706      ;
; 3.196 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rLen[15]                                                                                                                                   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.096     ; 4.706      ;
; 3.196 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rCount[15]                                                                                                                                 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.096     ; 4.706      ;
; 3.196 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rCount[16]                                                                                                                                 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.094     ; 4.708      ;
; 3.196 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rCount[17]                                                                                                                                 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.094     ; 4.708      ;
; 3.196 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rCount[18]                                                                                                                                 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.094     ; 4.708      ;
; 3.196 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rCount[19]                                                                                                                                 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.094     ; 4.708      ;
; 3.196 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rCount[20]                                                                                                                                 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.094     ; 4.708      ;
; 3.196 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rCount[21]                                                                                                                                 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.094     ; 4.708      ;
; 3.196 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rCount[22]                                                                                                                                 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.094     ; 4.708      ;
; 3.196 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rCount[23]                                                                                                                                 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.094     ; 4.708      ;
; 3.196 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rCount[24]                                                                                                                                 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.094     ; 4.708      ;
; 3.196 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rCount[25]                                                                                                                                 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.096     ; 4.706      ;
; 3.196 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rCount[26]                                                                                                                                 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.094     ; 4.708      ;
; 3.196 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rCount[27]                                                                                                                                 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.094     ; 4.708      ;
; 3.196 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rCount[28]                                                                                                                                 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.094     ; 4.708      ;
; 3.196 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rCount[29]                                                                                                                                 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.094     ; 4.708      ;
; 3.196 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rCount[30]                                                                                                                                 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.094     ; 4.708      ;
; 3.196 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rCount[31]                                                                                                                                 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.094     ; 4.708      ;
; 3.196 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rCount[0]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.096     ; 4.706      ;
; 3.196 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rCount[1]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.096     ; 4.706      ;
; 3.196 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[2]                                                                                                                      ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.099     ; 4.703      ;
; 3.196 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[4]                                                                                                                      ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.099     ; 4.703      ;
; 3.196 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[12]                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.099     ; 4.703      ;
; 3.196 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[10]                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.099     ; 4.703      ;
; 3.196 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[6]                                                                                                                      ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.099     ; 4.703      ;
; 3.196 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[8]                                                                                                                      ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.099     ; 4.703      ;
; 3.196 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|datos~0                                                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.097     ; 4.705      ;
; 3.196 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rData[33]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.097     ; 4.705      ;
; 3.196 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rData[34]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.099     ; 4.703      ;
; 3.196 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rData[37]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.099     ; 4.703      ;
; 3.196 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rData[35]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.099     ; 4.703      ;
; 3.196 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rData[36]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.099     ; 4.703      ;
; 3.196 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rData[41]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.099     ; 4.703      ;
; 3.196 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rData[38]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.099     ; 4.703      ;
; 3.196 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rData[39]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.099     ; 4.703      ;
; 3.196 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rData[40]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.099     ; 4.703      ;
; 3.196 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rData[43]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.099     ; 4.703      ;
; 3.196 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rData[44]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.099     ; 4.703      ;
; 3.196 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rData[45]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.099     ; 4.703      ;
; 3.196 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rData[42]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.099     ; 4.703      ;
; 3.196 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rData[47]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.099     ; 4.703      ;
; 3.196 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rData[46]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.099     ; 4.703      ;
; 3.196 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rData[32]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.097     ; 4.705      ;
; 3.196 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rData[48]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.099     ; 4.703      ;
; 3.196 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rData[51]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.099     ; 4.703      ;
; 3.196 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rData[50]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.099     ; 4.703      ;
; 3.196 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rData[49]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.099     ; 4.703      ;
; 3.196 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rData[58]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.102     ; 4.700      ;
; 3.196 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rData[59]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.102     ; 4.700      ;
; 3.196 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rData[57]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.102     ; 4.700      ;
; 3.196 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rData[56]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.102     ; 4.700      ;
; 3.196 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rData[55]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.102     ; 4.700      ;
; 3.196 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rData[52]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.099     ; 4.703      ;
; 3.196 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rData[53]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.102     ; 4.700      ;
; 3.196 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rData[54]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.102     ; 4.700      ;
; 3.196 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rData[60]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.097     ; 4.705      ;
; 3.196 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rData[63]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.097     ; 4.705      ;
; 3.196 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rData[62]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.097     ; 4.705      ;
; 3.196 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rData[61]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.097     ; 4.705      ;
; 3.196 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rData[0]                                                                                                                                   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.099     ; 4.703      ;
; 3.196 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rData[7]                                                                                                                                   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.099     ; 4.703      ;
; 3.196 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rData[6]                                                                                                                                   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.099     ; 4.703      ;
; 3.196 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rData[5]                                                                                                                                   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.099     ; 4.703      ;
; 3.196 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rData[4]                                                                                                                                   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.099     ; 4.703      ;
; 3.196 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rData[1]                                                                                                                                   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.097     ; 4.705      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                       ; To Node                                                                                                                                                                                     ; Launch Clock                                                                              ; Latch Clock                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; 1.031 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                                       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.305      ;
; 1.031 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                                       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.305      ;
; 1.031 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|serdes_rst_state~4                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.305      ;
; 1.031 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|ld_ws_tmr                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.305      ;
; 1.031 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|ld_ws_tmr_short                                                                                                                        ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.305      ;
; 1.031 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|serdes_rst_state~5                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.305      ;
; 1.031 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|pll_locked_r[2]                                                                                                                        ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.305      ;
; 1.031 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|pll_locked_r[1]                                                                                                                        ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.305      ;
; 1.031 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[1]                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.305      ;
; 1.031 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|ws_tmr_eq_0                                                                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.305      ;
; 1.031 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|pll_locked_r[0]                                                                                                                        ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.305      ;
; 1.031 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[0]                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.305      ;
; 1.438 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[1]                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.713      ;
; 1.438 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[0]                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.713      ;
; 1.438 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[2]                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.713      ;
; 1.438 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_sync_r                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.713      ;
; 1.438 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[2]                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.713      ;
; 1.438 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[1]                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.713      ;
; 1.438 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_locked_sync_r[0]                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.713      ;
; 1.438 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[0]                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.713      ;
; 1.438 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_locked_rrr[0]                                                                                                                   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.713      ;
; 1.438 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_locked_rr[0]                                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.713      ;
; 1.438 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[0]                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.713      ;
; 1.502 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[6]                                                                                                                      ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.104      ; 1.792      ;
; 1.502 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|pll_locked_stable                                                                                                                      ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.104      ; 1.792      ;
; 1.502 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[0]                                                                                                                      ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.104      ; 1.792      ;
; 1.502 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[1]                                                                                                                      ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.104      ; 1.792      ;
; 1.502 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[2]                                                                                                                      ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.104      ; 1.792      ;
; 1.502 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[3]                                                                                                                      ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.104      ; 1.792      ;
; 1.502 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[4]                                                                                                                      ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.104      ; 1.792      ;
; 1.502 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[5]                                                                                                                      ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.104      ; 1.792      ;
; 1.759 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[1]                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.093      ; 2.038      ;
; 1.759 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[2]                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.093      ; 2.038      ;
; 1.759 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[3]                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.093      ; 2.038      ;
; 1.759 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[4]                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.093      ; 2.038      ;
; 1.759 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[5]                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.093      ; 2.038      ;
; 1.761 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[12]                                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.099      ; 2.046      ;
; 1.761 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[18]                                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.099      ; 2.046      ;
; 1.793 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[19]                                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.093      ; 2.072      ;
; 1.793 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[17]                                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.093      ; 2.072      ;
; 1.793 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[0]                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.093      ; 2.072      ;
; 1.793 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[6]                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.093      ; 2.072      ;
; 1.793 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[7]                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.093      ; 2.072      ;
; 1.793 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[8]                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.093      ; 2.072      ;
; 1.793 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[9]                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.093      ; 2.072      ;
; 1.793 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[16]                                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.093      ; 2.072      ;
; 1.818 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[10]                                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.100      ; 2.104      ;
; 1.818 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[11]                                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.100      ; 2.104      ;
; 1.818 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[13]                                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.100      ; 2.104      ;
; 1.818 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[14]                                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.100      ; 2.104      ;
; 1.818 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[15]                                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.100      ; 2.104      ;
; 2.955 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[1]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.124      ; 3.265      ;
; 2.955 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[0]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.124      ; 3.265      ;
; 2.955 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[0]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.124      ; 3.265      ;
; 2.955 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtrP1[0]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.124      ; 3.265      ;
; 2.955 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBinP1[2]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.124      ; 3.265      ;
; 2.955 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtrP1[1]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.124      ; 3.265      ;
; 2.955 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBinP1[1]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.124      ; 3.265      ;
; 2.955 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBinP1[0]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.124      ; 3.265      ;
; 2.961 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBin[2]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.126      ; 3.273      ;
; 2.961 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[1]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.126      ; 3.273      ;
; 2.961 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBin[0]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.126      ; 3.273      ;
; 2.961 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[0]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.126      ; 3.273      ;
; 2.961 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBin[1]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.126      ; 3.273      ;
; 2.961 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtrP1[0] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.126      ; 3.273      ;
; 2.961 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBinP1[2]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.126      ; 3.273      ;
; 2.961 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBinP1[0]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.126      ; 3.273      ;
; 2.961 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtrP1[1] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.126      ; 3.273      ;
; 2.961 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBinP1[1]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.126      ; 3.273      ;
; 3.180 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[2]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.124      ; 3.490      ;
; 3.180 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[2]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.124      ; 3.490      ;
; 3.180 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[2]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.124      ; 3.490      ;
; 3.180 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[1]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.124      ; 3.490      ;
; 3.259 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBinP1[0]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.111      ; 3.556      ;
; 3.259 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBinP1[2]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.111      ; 3.556      ;
; 3.259 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtrP1[1]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.111      ; 3.556      ;
; 3.259 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtrP1[0]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.111      ; 3.556      ;
; 3.259 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[1]           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.111      ; 3.556      ;
; 3.259 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[2]           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.111      ; 3.556      ;
; 3.259 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[1]           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.111      ; 3.556      ;
; 3.259 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[0]           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.111      ; 3.556      ;
; 3.259 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[3]           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.111      ; 3.556      ;
; 3.259 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[2]           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.111      ; 3.556      ;
; 3.259 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[4]           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.111      ; 3.556      ;
; 3.259 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[3]           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.111      ; 3.556      ;
; 3.259 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[0]           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.111      ; 3.556      ;
; 3.288 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[8]           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.113      ; 3.587      ;
; 3.288 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[6]           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.113      ; 3.587      ;
; 3.288 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBin[9]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.113      ; 3.587      ;
; 3.288 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[8]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.113      ; 3.587      ;
; 3.288 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[9]           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.113      ; 3.587      ;
; 3.288 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[8]           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.113      ; 3.587      ;
; 3.288 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBinP1[9]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.113      ; 3.587      ;
; 3.288 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtrP1[8]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.113      ; 3.587      ;
; 3.288 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[9]           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.113      ; 3.587      ;
; 3.288 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[9]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.113      ; 3.587      ;
; 3.295 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[7]           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.112      ; 3.593      ;
; 3.295 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[7]           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.112      ; 3.593      ;
; 3.295 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[6]           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.112      ; 3.593      ;
; 3.295 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[5]           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.112      ; 3.593      ;
+-------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 3
Shortest Synchronizer Chain: 3 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 20.027 ns




+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                         ;
+------------+-----------------+-------------------------------------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                ; Note                                           ;
+------------+-----------------+-------------------------------------------------------------------------------------------+------------------------------------------------+
; 149.41 MHz ; 149.41 MHz      ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;                                                ;
; 153.66 MHz ; 50.0 MHz        ; clk50                                                                                     ; limit due to minimum period restriction (tmin) ;
; 172.98 MHz ; 172.98 MHz      ; CLK1_50                                                                                   ;                                                ;
; 1035.2 MHz ; 400.0 MHz       ; clk125                                                                                    ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-------------------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                                 ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                     ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.400  ; 0.000         ;
; clk125                                                                                    ; 2.238  ; 0.000         ;
; clk50                                                                                     ; 13.492 ; 0.000         ;
; n/a                                                                                       ; 14.181 ; 0.000         ;
; CLK1_50                                                                                   ; 14.219 ; 0.000         ;
+-------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                                 ;
+-------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                     ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------------------+-------+---------------+
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.217 ; 0.000         ;
; CLK1_50                                                                                   ; 0.345 ; 0.000         ;
; clk50                                                                                     ; 0.346 ; 0.000         ;
; clk125                                                                                    ; 0.357 ; 0.000         ;
; n/a                                                                                       ; 2.090 ; 0.000         ;
+-------------------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                                             ;
+-------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                     ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------------------+-------+---------------+
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 3.544 ; 0.000         ;
+-------------------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                                              ;
+-------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                     ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------------------+-------+---------------+
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.937 ; 0.000         ;
+-------------------------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                                   ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                     ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; clk50                                                                                     ; 0.000  ; 0.000         ;
; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0|hiptxclkout ; 2.000  ; 0.000         ;
; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pma0|clockout    ; 2.000  ; 0.000         ;
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 3.490  ; 0.000         ;
; clk125                                                                                    ; 3.623  ; 0.000         ;
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0    ; 3.971  ; 0.000         ;
; refclk                                                                                    ; 4.811  ; 0.000         ;
; CLK1_50                                                                                   ; 9.654  ; 0.000         ;
; CLK2_50                                                                                   ; 16.000 ; 0.000         ;
; CLK3_50                                                                                   ; 16.000 ; 0.000         ;
+-------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                                               ; Launch Clock                                                                              ; Latch Clock                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.400 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                                                                              ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[0]                                                                                                                                                                                        ; clk50                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 4.000        ; 3.783      ; 7.252      ;
; 1.307 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][32]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.089     ; 6.603      ;
; 1.307 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][34]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.089     ; 6.603      ;
; 1.307 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][98]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.089     ; 6.603      ;
; 1.307 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][99]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.089     ; 6.603      ;
; 1.307 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][43]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.089     ; 6.603      ;
; 1.307 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][108] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.089     ; 6.603      ;
; 1.307 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][111] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.089     ; 6.603      ;
; 1.307 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][67]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.089     ; 6.603      ;
; 1.307 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][17]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.089     ; 6.603      ;
; 1.307 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][18]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.089     ; 6.603      ;
; 1.377 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][11]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 6.539      ;
; 1.377 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][26]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 6.539      ;
; 1.377 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][27]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 6.539      ;
; 1.377 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][28]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 6.539      ;
; 1.377 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][0]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 6.539      ;
; 1.377 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][120] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 6.539      ;
; 1.498 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|rRdPtrPlus1[3]                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.078     ; 6.423      ;
; 1.498 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|rRdPtrPlus1[0]                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.078     ; 6.423      ;
; 1.498 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|rRdPtrPlus1[1]                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.078     ; 6.423      ;
; 1.498 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|rRdPtrPlus1[2]                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.078     ; 6.423      ;
; 1.498 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|rRdPtrPlus1[4]                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.078     ; 6.423      ;
; 1.505 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][36]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.084     ; 6.410      ;
; 1.505 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][37]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.084     ; 6.410      ;
; 1.505 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][102] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.084     ; 6.410      ;
; 1.505 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][38]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.084     ; 6.410      ;
; 1.505 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][103] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.084     ; 6.410      ;
; 1.505 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][105] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.084     ; 6.410      ;
; 1.505 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][112] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.084     ; 6.410      ;
; 1.505 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][113] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.084     ; 6.410      ;
; 1.505 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][114] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.084     ; 6.410      ;
; 1.505 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][115] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.081     ; 6.413      ;
; 1.505 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][116] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.081     ; 6.413      ;
; 1.505 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][135] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.081     ; 6.413      ;
; 1.505 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][71]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.081     ; 6.413      ;
; 1.505 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][136] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.081     ; 6.413      ;
; 1.505 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][72]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.081     ; 6.413      ;
; 1.505 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][73]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.081     ; 6.413      ;
; 1.505 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][138] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.081     ; 6.413      ;
; 1.505 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][82]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.081     ; 6.413      ;
; 1.505 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][92]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.081     ; 6.413      ;
; 1.505 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][156] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.081     ; 6.413      ;
; 1.505 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][93]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.081     ; 6.413      ;
; 1.505 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][29]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.081     ; 6.413      ;
; 1.547 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][146] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.073     ; 6.379      ;
; 1.549 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[0] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][32]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.089     ; 6.361      ;
; 1.549 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[0] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][34]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.089     ; 6.361      ;
; 1.549 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[0] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][98]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.089     ; 6.361      ;
; 1.549 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[0] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][99]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.089     ; 6.361      ;
; 1.549 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[0] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][43]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.089     ; 6.361      ;
; 1.549 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[0] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][108] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.089     ; 6.361      ;
; 1.549 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[0] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][111] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.089     ; 6.361      ;
; 1.549 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[0] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][67]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.089     ; 6.361      ;
; 1.549 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[0] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][17]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.089     ; 6.361      ;
; 1.549 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[0] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][18]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.089     ; 6.361      ;
; 1.551 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][97]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.090     ; 6.358      ;
; 1.551 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][33]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.090     ; 6.358      ;
; 1.551 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][131] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.090     ; 6.358      ;
; 1.551 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][122] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.090     ; 6.358      ;
; 1.554 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][70]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.082     ; 6.363      ;
; 1.554 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][137] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.082     ; 6.363      ;
; 1.554 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][89]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.082     ; 6.363      ;
; 1.554 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][154] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.082     ; 6.363      ;
; 1.554 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][90]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.082     ; 6.363      ;
; 1.554 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][155] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.082     ; 6.363      ;
; 1.554 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][91]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.082     ; 6.363      ;
; 1.554 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][157] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.082     ; 6.363      ;
; 1.565 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][100] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 6.349      ;
; 1.565 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][101] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 6.349      ;
; 1.565 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][39]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 6.349      ;
; 1.565 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][106] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 6.349      ;
; 1.565 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][107] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 6.349      ;
; 1.565 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][109] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 6.349      ;
; 1.565 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][48]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 6.349      ;
; 1.565 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][123] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 6.349      ;
; 1.580 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][139] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 6.345      ;
; 1.580 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][140] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 6.345      ;
; 1.580 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][141] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 6.345      ;
; 1.580 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][142] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 6.345      ;
; 1.580 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][144] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 6.345      ;
; 1.580 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][145] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 6.345      ;
; 1.580 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][85]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 6.345      ;
; 1.584 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][128] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.075     ; 6.340      ;
; 1.584 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][66]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.075     ; 6.340      ;
; 1.584 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][81]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.075     ; 6.340      ;
; 1.584 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][150] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.075     ; 6.340      ;
; 1.584 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][86]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.075     ; 6.340      ;
; 1.584 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][151] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.075     ; 6.340      ;
; 1.584 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][87]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.075     ; 6.340      ;
; 1.584 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][88]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.075     ; 6.340      ;
; 1.584 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][153] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.075     ; 6.340      ;
; 1.592 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][125] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.078     ; 6.329      ;
; 1.592 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][62]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.078     ; 6.329      ;
; 1.592 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][63]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.078     ; 6.329      ;
; 1.592 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][64]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.078     ; 6.329      ;
; 1.592 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][129] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.078     ; 6.329      ;
; 1.592 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][65]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.078     ; 6.329      ;
; 1.592 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][130] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.078     ; 6.329      ;
; 1.594 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[1] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][32]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.089     ; 6.316      ;
; 1.594 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[1] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][34]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.089     ; 6.316      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk125'                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                            ; To Node                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.238 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy            ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|reconfig_togxb_busy_reg[0] ; clk50        ; clk125      ; 4.000        ; -0.303     ; 1.458      ;
; 7.034 ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|reconfig_togxb_busy_reg[0] ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|reconfig_togxb_busy_reg[1] ; clk125       ; clk125      ; 8.000        ; -0.077     ; 0.888      ;
; 7.236 ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|fixedclk_div[0]            ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|fixedclk_div[0]            ; clk125       ; clk125      ; 8.000        ; -0.080     ; 0.683      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                        ; To Node                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.492 ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|wire_cent_unit0_dprioout                                                               ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[0]      ; clk50        ; clk50       ; 20.000       ; -0.134     ; 6.373      ;
; 14.039 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                        ; clk50        ; clk50       ; 20.000       ; -0.077     ; 5.883      ;
; 14.159 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                  ; clk50        ; clk50       ; 20.000       ; -0.077     ; 5.763      ;
; 14.200 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                        ; clk50        ; clk50       ; 20.000       ; -0.077     ; 5.722      ;
; 14.320 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                  ; clk50        ; clk50       ; 20.000       ; -0.077     ; 5.602      ;
; 14.338 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                        ; clk50        ; clk50       ; 20.000       ; -0.077     ; 5.584      ;
; 14.458 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                  ; clk50        ; clk50       ; 20.000       ; -0.077     ; 5.464      ;
; 14.610 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD         ; clk50        ; clk50       ; 20.000       ; -0.077     ; 5.312      ;
; 14.652 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[5]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                        ; clk50        ; clk50       ; 20.000       ; -0.078     ; 5.269      ;
; 14.740 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[4]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                        ; clk50        ; clk50       ; 20.000       ; -0.078     ; 5.181      ;
; 14.771 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD         ; clk50        ; clk50       ; 20.000       ; -0.077     ; 5.151      ;
; 14.772 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[5]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                  ; clk50        ; clk50       ; 20.000       ; -0.078     ; 5.149      ;
; 14.786 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[23]        ; clk50        ; clk50       ; 20.000       ; -0.086     ; 5.127      ;
; 14.804 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[7]  ; clk50        ; clk50       ; 20.000       ; -0.086     ; 5.109      ;
; 14.842 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[31]                                               ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLE_DPRIO_IN           ; clk50        ; clk50       ; 20.000       ; -0.031     ; 3.311      ;
; 14.860 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[4]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                  ; clk50        ; clk50       ; 20.000       ; -0.078     ; 5.061      ;
; 14.909 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD         ; clk50        ; clk50       ; 20.000       ; -0.077     ; 5.013      ;
; 14.911 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[1]                                                         ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLE_DPRIO_IN           ; clk50        ; clk50       ; 20.000       ; -0.021     ; 3.252      ;
; 14.930 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[0]                                                         ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLE_DPRIO_IN           ; clk50        ; clk50       ; 20.000       ; -0.021     ; 3.233      ;
; 14.937 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[23]        ; clk50        ; clk50       ; 20.000       ; -0.086     ; 4.976      ;
; 14.955 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[7]  ; clk50        ; clk50       ; 20.000       ; -0.086     ; 4.958      ;
; 14.960 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|state_mc_reg[0]                                                         ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLE_DPRIO_IN           ; clk50        ; clk50       ; 20.000       ; -0.021     ; 3.203      ;
; 14.993 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[4] ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLE_DPRIO_IN           ; clk50        ; clk50       ; 20.000       ; -0.018     ; 3.173      ;
; 15.000 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[20]        ; clk50        ; clk50       ; 20.000       ; -0.087     ; 4.912      ;
; 15.002 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[3]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                        ; clk50        ; clk50       ; 20.000       ; -0.078     ; 4.919      ;
; 15.023 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24] ; clk50        ; clk50       ; 20.000       ; -0.086     ; 4.890      ;
; 15.023 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[15]                                               ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLE_DPRIO_IN           ; clk50        ; clk50       ; 20.000       ; -0.031     ; 3.130      ;
; 15.079 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[23]        ; clk50        ; clk50       ; 20.000       ; -0.086     ; 4.834      ;
; 15.084 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[7]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                        ; clk50        ; clk50       ; 20.000       ; -0.078     ; 4.837      ;
; 15.097 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[7]  ; clk50        ; clk50       ; 20.000       ; -0.086     ; 4.816      ;
; 15.101 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[25] ; clk50        ; clk50       ; 20.000       ; -0.076     ; 4.822      ;
; 15.122 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[3]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                  ; clk50        ; clk50       ; 20.000       ; -0.078     ; 4.799      ;
; 15.141 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[4]  ; clk50        ; clk50       ; 20.000       ; -0.087     ; 4.771      ;
; 15.156 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[2]                                                         ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLE_DPRIO_IN           ; clk50        ; clk50       ; 20.000       ; -0.021     ; 3.007      ;
; 15.161 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[20]        ; clk50        ; clk50       ; 20.000       ; -0.087     ; 4.751      ;
; 15.187 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24] ; clk50        ; clk50       ; 20.000       ; -0.086     ; 4.726      ;
; 15.204 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[7]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                  ; clk50        ; clk50       ; 20.000       ; -0.078     ; 4.717      ;
; 15.223 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[5]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD         ; clk50        ; clk50       ; 20.000       ; -0.078     ; 4.698      ;
; 15.232 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[20] ; clk50        ; clk50       ; 20.000       ; -0.072     ; 4.695      ;
; 15.241 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[23] ; clk50        ; clk50       ; 20.000       ; -0.087     ; 4.671      ;
; 15.265 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[10] ; clk50        ; clk50       ; 20.000       ; -0.076     ; 4.658      ;
; 15.266 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[25] ; clk50        ; clk50       ; 20.000       ; -0.076     ; 4.657      ;
; 15.297 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[8]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                        ; clk50        ; clk50       ; 20.000       ; -0.078     ; 4.624      ;
; 15.299 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[20]        ; clk50        ; clk50       ; 20.000       ; -0.087     ; 4.613      ;
; 15.302 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[4]  ; clk50        ; clk50       ; 20.000       ; -0.087     ; 4.610      ;
; 15.306 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[24]        ; clk50        ; clk50       ; 20.000       ; -0.086     ; 4.607      ;
; 15.307 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[8]  ; clk50        ; clk50       ; 20.000       ; -0.086     ; 4.606      ;
; 15.308 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[5] ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLE_DPRIO_IN           ; clk50        ; clk50       ; 20.000       ; -0.018     ; 2.858      ;
; 15.311 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[4]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD         ; clk50        ; clk50       ; 20.000       ; -0.078     ; 4.610      ;
; 15.324 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24] ; clk50        ; clk50       ; 20.000       ; -0.086     ; 4.589      ;
; 15.351 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[6]  ; clk50        ; clk50       ; 20.000       ; -0.086     ; 4.562      ;
; 15.362 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[6]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                        ; clk50        ; clk50       ; 20.000       ; -0.078     ; 4.559      ;
; 15.368 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[13]        ; clk50        ; clk50       ; 20.000       ; -0.077     ; 4.554      ;
; 15.375 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[5]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[23]        ; clk50        ; clk50       ; 20.000       ; -0.087     ; 4.537      ;
; 15.392 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[23] ; clk50        ; clk50       ; 20.000       ; -0.087     ; 4.520      ;
; 15.393 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[5]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[7]  ; clk50        ; clk50       ; 20.000       ; -0.087     ; 4.519      ;
; 15.393 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[20] ; clk50        ; clk50       ; 20.000       ; -0.072     ; 4.534      ;
; 15.402 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[25] ; clk50        ; clk50       ; 20.000       ; -0.076     ; 4.521      ;
; 15.411 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[10] ; clk50        ; clk50       ; 20.000       ; -0.076     ; 4.512      ;
; 15.417 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[8]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                  ; clk50        ; clk50       ; 20.000       ; -0.078     ; 4.504      ;
; 15.440 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[4]  ; clk50        ; clk50       ; 20.000       ; -0.087     ; 4.472      ;
; 15.455 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[4]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[23]        ; clk50        ; clk50       ; 20.000       ; -0.087     ; 4.457      ;
; 15.470 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[24]        ; clk50        ; clk50       ; 20.000       ; -0.086     ; 4.443      ;
; 15.471 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[8]  ; clk50        ; clk50       ; 20.000       ; -0.086     ; 4.442      ;
; 15.473 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[4]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[7]  ; clk50        ; clk50       ; 20.000       ; -0.087     ; 4.439      ;
; 15.482 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[6]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                  ; clk50        ; clk50       ; 20.000       ; -0.078     ; 4.439      ;
; 15.499 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[22]        ; clk50        ; clk50       ; 20.000       ; -0.086     ; 4.414      ;
; 15.508 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[6]  ; clk50        ; clk50       ; 20.000       ; -0.086     ; 4.405      ;
; 15.530 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|state_mc_reg[2]                                                         ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLE_DPRIO_IN           ; clk50        ; clk50       ; 20.000       ; -0.021     ; 2.633      ;
; 15.531 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[20] ; clk50        ; clk50       ; 20.000       ; -0.072     ; 4.396      ;
; 15.533 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[26]        ; clk50        ; clk50       ; 20.000       ; -0.076     ; 4.390      ;
; 15.534 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[23] ; clk50        ; clk50       ; 20.000       ; -0.087     ; 4.378      ;
; 15.555 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[10] ; clk50        ; clk50       ; 20.000       ; -0.076     ; 4.368      ;
; 15.559 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[5]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[25] ; clk50        ; clk50       ; 20.000       ; -0.077     ; 4.363      ;
; 15.573 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[3]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD         ; clk50        ; clk50       ; 20.000       ; -0.078     ; 4.348      ;
; 15.607 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[24]        ; clk50        ; clk50       ; 20.000       ; -0.086     ; 4.306      ;
; 15.608 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[8]  ; clk50        ; clk50       ; 20.000       ; -0.086     ; 4.305      ;
; 15.610 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[5]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24] ; clk50        ; clk50       ; 20.000       ; -0.087     ; 4.302      ;
; 15.613 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[5]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[20]        ; clk50        ; clk50       ; 20.000       ; -0.088     ; 4.298      ;
; 15.648 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[4]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[25] ; clk50        ; clk50       ; 20.000       ; -0.077     ; 4.274      ;
; 15.648 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[6]  ; clk50        ; clk50       ; 20.000       ; -0.086     ; 4.265      ;
; 15.655 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[7]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD         ; clk50        ; clk50       ; 20.000       ; -0.078     ; 4.266      ;
; 15.656 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[22]        ; clk50        ; clk50       ; 20.000       ; -0.086     ; 4.257      ;
; 15.658 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[2]  ; clk50        ; clk50       ; 20.000       ; -0.072     ; 4.269      ;
; 15.663 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[13]        ; clk50        ; clk50       ; 20.000       ; -0.077     ; 4.259      ;
; 15.666 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[18] ; clk50        ; clk50       ; 20.000       ; -0.072     ; 4.261      ;
; 15.668 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[5]  ; clk50        ; clk50       ; 20.000       ; -0.087     ; 4.244      ;
; 15.679 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[26]        ; clk50        ; clk50       ; 20.000       ; -0.076     ; 4.244      ;
; 15.695 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[4]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24] ; clk50        ; clk50       ; 20.000       ; -0.087     ; 4.217      ;
; 15.701 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[4]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[20]        ; clk50        ; clk50       ; 20.000       ; -0.088     ; 4.210      ;
; 15.706 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[5]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[10] ; clk50        ; clk50       ; 20.000       ; -0.077     ; 4.216      ;
; 15.716 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[3]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[23]        ; clk50        ; clk50       ; 20.000       ; -0.087     ; 4.196      ;
; 15.717 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[21]        ; clk50        ; clk50       ; 20.000       ; -0.087     ; 4.195      ;
; 15.727 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[3]  ; clk50        ; clk50       ; 20.000       ; -0.072     ; 4.200      ;
; 15.729 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[19]        ; clk50        ; clk50       ; 20.000       ; -0.076     ; 4.194      ;
; 15.729 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[31]                                                      ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLE_DPRIO_IN           ; clk50        ; clk50       ; 20.000       ; -0.031     ; 2.424      ;
; 15.734 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[19] ; clk50        ; clk50       ; 20.000       ; -0.072     ; 4.193      ;
; 15.734 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[3]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[7]  ; clk50        ; clk50       ; 20.000       ; -0.087     ; 4.178      ;
; 15.737 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[13]        ; clk50        ; clk50       ; 20.000       ; -0.077     ; 4.185      ;
; 15.752 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[3]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[10] ; clk50        ; clk50       ; 20.000       ; -0.077     ; 4.170      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'n/a'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                ; To Node                                                                                                                                                                          ; Launch Clock                                                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 14.181 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                                           ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.507     ; 1.312      ;
; 14.330 ; PCIE_RESET_N                                                                                                                                                             ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|receive_pcs0~OBSERVABLEQUADRESET       ; n/a                                                                                       ; n/a         ; 20.000       ; 0.000      ; 5.670      ;
; 14.330 ; PCIE_RESET_N                                                                                                                                                             ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIORESET        ; n/a                                                                                       ; n/a         ; 20.000       ; 0.000      ; 5.670      ;
; 14.330 ; PCIE_RESET_N                                                                                                                                                             ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0~OBSERVABLEQUADRESET      ; n/a                                                                                       ; n/a         ; 20.000       ; 0.000      ; 5.670      ;
; 14.466 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                    ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.507     ; 1.027      ;
; 14.466 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                    ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.507     ; 1.027      ;
; 14.489 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                    ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.507     ; 1.004      ;
; 14.489 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                    ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.507     ; 1.004      ;
; 14.569 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; clk50                                                                                     ; n/a         ; 20.000       ; -0.513     ; 4.918      ;
; 16.852 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[1] ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk50                                                                                     ; n/a         ; 20.000       ; -0.500     ; 2.648      ;
; 16.874 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[0] ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk50                                                                                     ; n/a         ; 20.000       ; -0.500     ; 2.626      ;
; 17.102 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[2] ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk50                                                                                     ; n/a         ; 20.000       ; -0.500     ; 2.398      ;
; 17.111 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[1] ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk50                                                                                     ; n/a         ; 20.000       ; -0.500     ; 2.389      ;
; 17.188 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[0] ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk50                                                                                     ; n/a         ; 20.000       ; -0.500     ; 2.312      ;
; 17.190 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[2] ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk50                                                                                     ; n/a         ; 20.000       ; -0.500     ; 2.310      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK1_50'                                                                                                                                                                                                 ;
+--------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node           ; To Node                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.219 ; LCD_SD:lm|L_Addr[1] ; chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_0|altsyncram_44d1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK1_50      ; CLK1_50     ; 20.000       ; 0.190      ; 6.001      ;
; 14.494 ; LCD_SD:lm|L_Addr[2] ; chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_0|altsyncram_44d1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK1_50      ; CLK1_50     ; 20.000       ; 0.183      ; 5.719      ;
; 14.689 ; LCD_SD:lm|L_Addr[4] ; chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_0|altsyncram_44d1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK1_50      ; CLK1_50     ; 20.000       ; 0.183      ; 5.524      ;
; 14.760 ; LCD_SD:lm|L_Addr[0] ; chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_0|altsyncram_44d1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK1_50      ; CLK1_50     ; 20.000       ; 0.190      ; 5.460      ;
; 14.809 ; LCD_SD:lm|L_Addr[3] ; chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_0|altsyncram_44d1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK1_50      ; CLK1_50     ; 20.000       ; 0.183      ; 5.404      ;
; 15.802 ; LCD_SD:lm|L_Addr[1] ; LCD_SD:lm|L_Addr[2]                                                                                                              ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.074     ; 4.123      ;
; 15.802 ; LCD_SD:lm|L_Addr[1] ; LCD_SD:lm|L_Addr[3]                                                                                                              ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.074     ; 4.123      ;
; 15.802 ; LCD_SD:lm|L_Addr[1] ; LCD_SD:lm|L_Addr[4]                                                                                                              ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.074     ; 4.123      ;
; 15.917 ; LCD_SD:lm|L_Addr[1] ; LCD_SD:lm|LCD_Controller:u0|next_state[0]                                                                                        ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.081     ; 4.001      ;
; 15.917 ; LCD_SD:lm|L_Addr[1] ; LCD_SD:lm|LCD_Controller:u0|next_state[1]                                                                                        ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.081     ; 4.001      ;
; 15.941 ; LCD_SD:lm|L_Addr[5] ; chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_0|altsyncram_44d1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK1_50      ; CLK1_50     ; 20.000       ; 0.190      ; 4.279      ;
; 15.960 ; LCD_SD:lm|L_Addr[1] ; LCD_SD:lm|Delay[1]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.081     ; 3.958      ;
; 15.960 ; LCD_SD:lm|L_Addr[1] ; LCD_SD:lm|Delay[0]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.081     ; 3.958      ;
; 15.960 ; LCD_SD:lm|L_Addr[1] ; LCD_SD:lm|Delay[3]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.081     ; 3.958      ;
; 15.960 ; LCD_SD:lm|L_Addr[1] ; LCD_SD:lm|Delay[2]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.081     ; 3.958      ;
; 15.960 ; LCD_SD:lm|L_Addr[1] ; LCD_SD:lm|Delay[4]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.081     ; 3.958      ;
; 15.960 ; LCD_SD:lm|L_Addr[1] ; LCD_SD:lm|Delay[7]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.081     ; 3.958      ;
; 15.960 ; LCD_SD:lm|L_Addr[1] ; LCD_SD:lm|Delay[5]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.081     ; 3.958      ;
; 15.960 ; LCD_SD:lm|L_Addr[1] ; LCD_SD:lm|Delay[6]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.081     ; 3.958      ;
; 15.960 ; LCD_SD:lm|L_Addr[1] ; LCD_SD:lm|Delay[8]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.081     ; 3.958      ;
; 15.970 ; LCD_SD:lm|state[0]  ; chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_0|altsyncram_44d1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK1_50      ; CLK1_50     ; 20.000       ; 0.190      ; 4.250      ;
; 16.077 ; LCD_SD:lm|L_Addr[2] ; LCD_SD:lm|L_Addr[2]                                                                                                              ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.081     ; 3.841      ;
; 16.077 ; LCD_SD:lm|L_Addr[2] ; LCD_SD:lm|L_Addr[3]                                                                                                              ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.081     ; 3.841      ;
; 16.077 ; LCD_SD:lm|L_Addr[2] ; LCD_SD:lm|L_Addr[4]                                                                                                              ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.081     ; 3.841      ;
; 16.143 ; LCD_SD:lm|state[1]  ; chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_0|altsyncram_44d1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK1_50      ; CLK1_50     ; 20.000       ; 0.190      ; 4.077      ;
; 16.192 ; LCD_SD:lm|L_Addr[2] ; LCD_SD:lm|LCD_Controller:u0|next_state[0]                                                                                        ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.088     ; 3.719      ;
; 16.192 ; LCD_SD:lm|L_Addr[2] ; LCD_SD:lm|LCD_Controller:u0|next_state[1]                                                                                        ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.088     ; 3.719      ;
; 16.235 ; LCD_SD:lm|L_Addr[2] ; LCD_SD:lm|Delay[1]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.088     ; 3.676      ;
; 16.235 ; LCD_SD:lm|L_Addr[2] ; LCD_SD:lm|Delay[0]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.088     ; 3.676      ;
; 16.235 ; LCD_SD:lm|L_Addr[2] ; LCD_SD:lm|Delay[3]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.088     ; 3.676      ;
; 16.235 ; LCD_SD:lm|L_Addr[2] ; LCD_SD:lm|Delay[2]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.088     ; 3.676      ;
; 16.235 ; LCD_SD:lm|L_Addr[2] ; LCD_SD:lm|Delay[4]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.088     ; 3.676      ;
; 16.235 ; LCD_SD:lm|L_Addr[2] ; LCD_SD:lm|Delay[7]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.088     ; 3.676      ;
; 16.235 ; LCD_SD:lm|L_Addr[2] ; LCD_SD:lm|Delay[5]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.088     ; 3.676      ;
; 16.235 ; LCD_SD:lm|L_Addr[2] ; LCD_SD:lm|Delay[6]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.088     ; 3.676      ;
; 16.235 ; LCD_SD:lm|L_Addr[2] ; LCD_SD:lm|Delay[8]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.088     ; 3.676      ;
; 16.272 ; LCD_SD:lm|L_Addr[4] ; LCD_SD:lm|L_Addr[2]                                                                                                              ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.081     ; 3.646      ;
; 16.272 ; LCD_SD:lm|L_Addr[4] ; LCD_SD:lm|L_Addr[3]                                                                                                              ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.081     ; 3.646      ;
; 16.272 ; LCD_SD:lm|L_Addr[4] ; LCD_SD:lm|L_Addr[4]                                                                                                              ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.081     ; 3.646      ;
; 16.277 ; LCD_SD:lm|L_Addr[1] ; LCD_SD:lm|L_Addr[5]                                                                                                              ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.081     ; 3.641      ;
; 16.277 ; LCD_SD:lm|L_Addr[1] ; LCD_SD:lm|L_Addr[1]                                                                                                              ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.081     ; 3.641      ;
; 16.372 ; LCD_SD:lm|state[0]  ; LCD_SD:lm|Delay[1]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.081     ; 3.546      ;
; 16.372 ; LCD_SD:lm|state[0]  ; LCD_SD:lm|Delay[0]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.081     ; 3.546      ;
; 16.372 ; LCD_SD:lm|state[0]  ; LCD_SD:lm|Delay[3]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.081     ; 3.546      ;
; 16.372 ; LCD_SD:lm|state[0]  ; LCD_SD:lm|Delay[2]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.081     ; 3.546      ;
; 16.372 ; LCD_SD:lm|state[0]  ; LCD_SD:lm|Delay[4]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.081     ; 3.546      ;
; 16.372 ; LCD_SD:lm|state[0]  ; LCD_SD:lm|Delay[7]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.081     ; 3.546      ;
; 16.372 ; LCD_SD:lm|state[0]  ; LCD_SD:lm|Delay[5]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.081     ; 3.546      ;
; 16.372 ; LCD_SD:lm|state[0]  ; LCD_SD:lm|Delay[6]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.081     ; 3.546      ;
; 16.372 ; LCD_SD:lm|state[0]  ; LCD_SD:lm|Delay[8]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.081     ; 3.546      ;
; 16.387 ; LCD_SD:lm|L_Addr[4] ; LCD_SD:lm|LCD_Controller:u0|next_state[0]                                                                                        ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.088     ; 3.524      ;
; 16.387 ; LCD_SD:lm|L_Addr[4] ; LCD_SD:lm|LCD_Controller:u0|next_state[1]                                                                                        ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.088     ; 3.524      ;
; 16.392 ; LCD_SD:lm|L_Addr[3] ; LCD_SD:lm|L_Addr[2]                                                                                                              ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.081     ; 3.526      ;
; 16.392 ; LCD_SD:lm|L_Addr[3] ; LCD_SD:lm|L_Addr[3]                                                                                                              ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.081     ; 3.526      ;
; 16.392 ; LCD_SD:lm|L_Addr[3] ; LCD_SD:lm|L_Addr[4]                                                                                                              ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.081     ; 3.526      ;
; 16.430 ; LCD_SD:lm|L_Addr[4] ; LCD_SD:lm|Delay[1]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.088     ; 3.481      ;
; 16.430 ; LCD_SD:lm|L_Addr[4] ; LCD_SD:lm|Delay[0]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.088     ; 3.481      ;
; 16.430 ; LCD_SD:lm|L_Addr[4] ; LCD_SD:lm|Delay[3]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.088     ; 3.481      ;
; 16.430 ; LCD_SD:lm|L_Addr[4] ; LCD_SD:lm|Delay[2]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.088     ; 3.481      ;
; 16.430 ; LCD_SD:lm|L_Addr[4] ; LCD_SD:lm|Delay[4]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.088     ; 3.481      ;
; 16.430 ; LCD_SD:lm|L_Addr[4] ; LCD_SD:lm|Delay[7]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.088     ; 3.481      ;
; 16.430 ; LCD_SD:lm|L_Addr[4] ; LCD_SD:lm|Delay[5]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.088     ; 3.481      ;
; 16.430 ; LCD_SD:lm|L_Addr[4] ; LCD_SD:lm|Delay[6]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.088     ; 3.481      ;
; 16.430 ; LCD_SD:lm|L_Addr[4] ; LCD_SD:lm|Delay[8]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.088     ; 3.481      ;
; 16.441 ; LCD_SD:lm|L_Addr[1] ; LCD_SD:lm|Delay[9]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.074     ; 3.484      ;
; 16.441 ; LCD_SD:lm|L_Addr[1] ; LCD_SD:lm|Delay[11]                                                                                                              ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.074     ; 3.484      ;
; 16.441 ; LCD_SD:lm|L_Addr[1] ; LCD_SD:lm|Delay[10]                                                                                                              ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.074     ; 3.484      ;
; 16.441 ; LCD_SD:lm|L_Addr[1] ; LCD_SD:lm|Delay[15]                                                                                                              ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.074     ; 3.484      ;
; 16.441 ; LCD_SD:lm|L_Addr[1] ; LCD_SD:lm|Delay[12]                                                                                                              ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.074     ; 3.484      ;
; 16.441 ; LCD_SD:lm|L_Addr[1] ; LCD_SD:lm|Delay[13]                                                                                                              ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.074     ; 3.484      ;
; 16.441 ; LCD_SD:lm|L_Addr[1] ; LCD_SD:lm|Delay[14]                                                                                                              ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.074     ; 3.484      ;
; 16.441 ; LCD_SD:lm|L_Addr[1] ; LCD_SD:lm|Delay[17]                                                                                                              ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.074     ; 3.484      ;
; 16.441 ; LCD_SD:lm|L_Addr[1] ; LCD_SD:lm|Delay[16]                                                                                                              ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.074     ; 3.484      ;
; 16.459 ; LCD_SD:lm|L_Addr[1] ; LCD_SD:lm|L_Addr[0]                                                                                                              ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.081     ; 3.459      ;
; 16.507 ; LCD_SD:lm|L_Addr[3] ; LCD_SD:lm|LCD_Controller:u0|next_state[0]                                                                                        ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.088     ; 3.404      ;
; 16.507 ; LCD_SD:lm|L_Addr[3] ; LCD_SD:lm|LCD_Controller:u0|next_state[1]                                                                                        ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.088     ; 3.404      ;
; 16.550 ; LCD_SD:lm|L_Addr[3] ; LCD_SD:lm|Delay[1]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.088     ; 3.361      ;
; 16.550 ; LCD_SD:lm|L_Addr[3] ; LCD_SD:lm|Delay[0]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.088     ; 3.361      ;
; 16.550 ; LCD_SD:lm|L_Addr[3] ; LCD_SD:lm|Delay[3]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.088     ; 3.361      ;
; 16.550 ; LCD_SD:lm|L_Addr[3] ; LCD_SD:lm|Delay[2]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.088     ; 3.361      ;
; 16.550 ; LCD_SD:lm|L_Addr[3] ; LCD_SD:lm|Delay[4]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.088     ; 3.361      ;
; 16.550 ; LCD_SD:lm|L_Addr[3] ; LCD_SD:lm|Delay[7]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.088     ; 3.361      ;
; 16.550 ; LCD_SD:lm|L_Addr[3] ; LCD_SD:lm|Delay[5]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.088     ; 3.361      ;
; 16.550 ; LCD_SD:lm|L_Addr[3] ; LCD_SD:lm|Delay[6]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.088     ; 3.361      ;
; 16.550 ; LCD_SD:lm|L_Addr[3] ; LCD_SD:lm|Delay[8]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.088     ; 3.361      ;
; 16.552 ; LCD_SD:lm|L_Addr[2] ; LCD_SD:lm|L_Addr[5]                                                                                                              ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.088     ; 3.359      ;
; 16.552 ; LCD_SD:lm|L_Addr[2] ; LCD_SD:lm|L_Addr[1]                                                                                                              ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.088     ; 3.359      ;
; 16.568 ; LCD_SD:lm|state[1]  ; LCD_SD:lm|Delay[1]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.081     ; 3.350      ;
; 16.568 ; LCD_SD:lm|state[1]  ; LCD_SD:lm|Delay[0]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.081     ; 3.350      ;
; 16.568 ; LCD_SD:lm|state[1]  ; LCD_SD:lm|Delay[3]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.081     ; 3.350      ;
; 16.568 ; LCD_SD:lm|state[1]  ; LCD_SD:lm|Delay[2]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.081     ; 3.350      ;
; 16.568 ; LCD_SD:lm|state[1]  ; LCD_SD:lm|Delay[4]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.081     ; 3.350      ;
; 16.568 ; LCD_SD:lm|state[1]  ; LCD_SD:lm|Delay[7]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.081     ; 3.350      ;
; 16.568 ; LCD_SD:lm|state[1]  ; LCD_SD:lm|Delay[5]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.081     ; 3.350      ;
; 16.568 ; LCD_SD:lm|state[1]  ; LCD_SD:lm|Delay[6]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.081     ; 3.350      ;
; 16.568 ; LCD_SD:lm|state[1]  ; LCD_SD:lm|Delay[8]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.081     ; 3.350      ;
; 16.700 ; LCD_SD:lm|L_Addr[0] ; LCD_SD:lm|L_Addr[5]                                                                                                              ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.081     ; 3.218      ;
; 16.716 ; LCD_SD:lm|L_Addr[2] ; LCD_SD:lm|Delay[9]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.081     ; 3.202      ;
; 16.716 ; LCD_SD:lm|L_Addr[2] ; LCD_SD:lm|Delay[11]                                                                                                              ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.081     ; 3.202      ;
; 16.716 ; LCD_SD:lm|L_Addr[2] ; LCD_SD:lm|Delay[10]                                                                                                              ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.081     ; 3.202      ;
+--------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                                             ; Launch Clock                                                                              ; Latch Clock                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.217 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[3]                                                                                                                                                             ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a3~porta_datain_reg0                                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.423      ; 0.841      ;
; 0.225 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[6]                                                                                                                                                             ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a3~porta_datain_reg0                                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.423      ; 0.849      ;
; 0.241 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[47]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a42~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.410      ; 0.852      ;
; 0.267 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|rPos[1]                                                                                                                                                                                                                                        ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:mapRam|altsyncram:rRAM_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.421      ; 0.889      ;
; 0.287 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[7]                                                                                                                               ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a9~portb_address_reg0                                                                                                         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.408      ; 0.896      ;
; 0.287 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|rPos[4]                                                                                                                                                                                                                                        ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:mapRam|altsyncram:rRAM_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.421      ; 0.909      ;
; 0.294 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rTag[2]                                                                                                                                                                                                         ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ram_1clk_1w_1r:countRam|altsyncram:rRAM_rtl_0|altsyncram_etg1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.421      ; 0.916      ;
; 0.299 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rTag[0]                                                                                                                                                                                                       ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:mapRam|altsyncram:rRAM_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.421      ; 0.921      ;
; 0.301 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rTag[3]                                                                                                                                                                                                       ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:mapRam|altsyncram:rRAM_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.421      ; 0.923      ;
; 0.305 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[63]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.411      ; 0.917      ;
; 0.309 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|rPos[2]                                                                                                                                                                                                                                        ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:mapRam|altsyncram:rRAM_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.421      ; 0.931      ;
; 0.310 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rTag[25]                                                                                                                                                                                                        ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:pktRam|altsyncram:rRAM_rtl_0|altsyncram_40h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.418      ; 0.929      ;
; 0.310 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rTag[1]                                                                                                                                                                                                       ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:mapRam|altsyncram:rRAM_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.421      ; 0.932      ;
; 0.311 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[11]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a3~porta_datain_reg0                                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.413      ; 0.925      ;
; 0.312 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[49]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a42~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.409      ; 0.922      ;
; 0.313 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[43]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a42~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.419      ; 0.933      ;
; 0.315 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[54]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a51~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.418      ; 0.934      ;
; 0.316 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[60]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.416      ; 0.933      ;
; 0.318 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[1]                                                                                         ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][1]                                                                                                 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.443      ; 0.932      ;
; 0.320 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|rWrPtr[0]                                                                                                        ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_83h1:auto_generated|ram_block1a27~porta_address_reg0                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.405      ; 0.926      ;
; 0.320 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[29]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.403      ; 0.924      ;
; 0.321 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[9]                                                                                                                                                             ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a3~porta_datain_reg0                                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.413      ; 0.935      ;
; 0.321 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rPos[5]                                                                                                                                                                                                         ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ram_1clk_1w_1r:posRam|altsyncram:rRAM_rtl_0|altsyncram_40h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.416      ; 0.938      ;
; 0.322 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[52]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a51~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.418      ; 0.941      ;
; 0.323 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[62]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.421      ; 0.945      ;
; 0.325 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[51]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a51~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.400      ; 0.926      ;
; 0.325 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[58]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a51~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.411      ; 0.937      ;
; 0.326 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[45]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a42~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.409      ; 0.936      ;
; 0.326 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[28]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.412      ; 0.939      ;
; 0.326 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[29]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.400      ; 0.927      ;
; 0.327 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rAddr[9]                                                                                                                                                                                                        ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|altsyncram:rRAM_rtl_0|altsyncram_k9h1:auto_generated|ram_block1a20~porta_address_reg0                                                                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.394      ; 0.922      ;
; 0.328 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:satctr_inst|rCtrValue[1]                                                                              ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:satctr_inst|rCtrValue[1]                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:satctr_inst|rCtrValue[0]                                                                              ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:satctr_inst|rCtrValue[0]                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rValid[1]                                                     ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rValid[1]                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[42]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a42~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.419      ; 0.948      ;
; 0.329 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|rWrPtr[8]                                             ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_69h1:auto_generated|ram_block1a9~porta_address_reg0  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.414      ; 0.944      ;
; 0.329 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[42]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a42~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.403      ; 0.933      ;
; 0.330 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[52]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a51~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.417      ; 0.948      ;
; 0.330 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|rRdPtr[1]                                                                                                                                                                             ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a3~portb_address_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.405      ; 0.936      ;
; 0.331 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[48]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a42~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.409      ; 0.941      ;
; 0.331 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rTag[1]                                                                                                                                                                                                         ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ram_1clk_1w_1r:countRam|altsyncram:rRAM_rtl_0|altsyncram_etg1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.421      ; 0.953      ;
; 0.332 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|rRdPtr[0]                                             ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_69h1:auto_generated|ram_block1a18~portb_address_reg0 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.411      ; 0.944      ;
; 0.333 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|rData[10]                                                                                                                                                                       ; chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_1|altsyncram_u0h1:auto_generated|ram_block1a3~porta_datain_reg0                                                                                                                                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.414      ; 0.948      ;
; 0.334 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|rData[35]                                                                                                                                                                       ; chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_1|altsyncram_u0h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.416      ; 0.951      ;
; 0.334 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][23] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_69h1:auto_generated|ram_block1a18~porta_datain_reg0  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.401      ; 0.936      ;
; 0.334 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[55]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a51~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.411      ; 0.946      ;
; 0.334 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[1]                                                                                                                                                             ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.423      ; 0.958      ;
; 0.334 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rWords[23]                                                                                                                                                                                                      ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:pktRam|altsyncram:rRAM_rtl_0|altsyncram_40h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                      ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.397      ; 0.932      ;
; 0.335 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][19] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_69h1:auto_generated|ram_block1a18~porta_datain_reg0  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.397      ; 0.933      ;
; 0.335 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[10]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a3~porta_datain_reg0                                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.413      ; 0.949      ;
; 0.336 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][21] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_69h1:auto_generated|ram_block1a18~porta_datain_reg0  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.404      ; 0.941      ;
; 0.336 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|rWrPtr[1]                                             ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_69h1:auto_generated|ram_block1a27~porta_address_reg0 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.411      ; 0.948      ;
; 0.336 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[40]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a33~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.426      ; 0.963      ;
; 0.337 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|rWrPtr[3]                                                                                                                                                        ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_04h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                          ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.401      ; 0.939      ;
; 0.338 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|rData[62]                                                                                                                                                                       ; chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_1|altsyncram_u0h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.409      ; 0.948      ;
; 0.338 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][87]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_e0h1:auto_generated|ram_block1a0~porta_datain_reg0                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.401      ; 0.940      ;
; 0.338 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[31]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.411      ; 0.950      ;
; 0.339 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[59]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a51~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.408      ; 0.948      ;
; 0.339 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[30]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.421      ; 0.961      ;
; 0.341 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|rData[34]                                                                                                                                                                       ; chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_1|altsyncram_u0h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.416      ; 0.958      ;
; 0.341 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|rWrPtr[5]                                                                                                                                                                             ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a32~porta_address_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.405      ; 0.947      ;
; 0.342 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][31] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_69h1:auto_generated|ram_block1a27~porta_datain_reg0  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.404      ; 0.947      ;
; 0.343 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rData[72]                                                                                                                                                                       ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rData[72]                                                                                                                                                                                                                       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rData[73]                                                                                                                                                                       ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rData[73]                                                                                                                                                                                                                       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rData[74]                                                                                                                                                                       ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rData[74]                                                                                                                                                                                                                       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rData[76]                                                                                                                                                                       ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rData[76]                                                                                                                                                                                                                       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rData[79]                                                                                                                                                                       ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rData[79]                                                                                                                                                                                                                       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rData[80]                                                                                                                                                                       ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rData[80]                                                                                                                                                                                                                       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|rRdPtr[4]                                                                                                        ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|rRdPtr[4]                                                                                                                                                        ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rData[64]                                                                                                                                                                       ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rData[64]                                                                                                                                                                                                                       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rData[66]                                                                                                                                                                       ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rData[66]                                                                                                                                                                                                                       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rData[67]                                                                                                                                                                       ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rData[67]                                                                                                                                                                                                                       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rData[68]                                                                                                                                                                       ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rData[68]                                                                                                                                                                                                                       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rData[69]                                                                                                                                                                       ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rData[69]                                                                                                                                                                                                                       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux|rCountValid                                                                                                                                                                                                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux|rCountValid                                                                                                                                                                                                                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|altshift_taps:rValsProp_rtl_0|shift_taps_1am:auto_generated|cntr_0tf:cntr1|counter_reg_bit[1]                                                                                      ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|altshift_taps:rValsProp_rtl_0|shift_taps_1am:auto_generated|altsyncram_jo31:altsyncram4|ram_block5a0~porta_address_reg0                                                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.399      ; 0.943      ;
; 0.343 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_writer:writer|rTxErrd                                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_writer:writer|rTxErrd                                                                                                                                                                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|rWrPtrPlus1[0]                                                                                                                                                   ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|rWrPtrPlus1[0]                                                                                                                                                                                                   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rWrPtr[0]                                                                                                                                                                       ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rWrPtr[0]                                                                                                                                                                                                                       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rWrPtr[1]                                                                                                                                                                       ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rWrPtr[1]                                                                                                                                                                                                                       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|rRdPtrPlus1[0]                                                                                                                                                   ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|rRdPtrPlus1[0]                                                                                                                                                                                                   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rData[81]                                                                                                                                                                       ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rData[81]                                                                                                                                                                                                                       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rData[82]                                                                                                                                                                       ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rData[82]                                                                                                                                                                                                                       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rData[84]                                                                                                                                                                       ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rData[84]                                                                                                                                                                                                                       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rData[85]                                                                                                                                                                       ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rData[85]                                                                                                                                                                                                                       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rData[87]                                                                                                                                                                       ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rData[87]                                                                                                                                                                                                                       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rData[88]                                                                                                                                                                       ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rData[88]                                                                                                                                                                                                                       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rData[89]                                                                                                                                                                       ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rData[89]                                                                                                                                                                                                                       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rData[90]                                                                                                                                                                       ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rData[90]                                                                                                                                                                                                                       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rData[91]                                                                                                                                                                       ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rData[91]                                                                                                                                                                                                                       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rData[93]                                                                                                                                                                       ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rData[93]                                                                                                                                                                                                                       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|rWrPtr[0]                                             ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_69h1:auto_generated|ram_block1a9~porta_address_reg0  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.413      ; 0.957      ;
; 0.343 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|rWrPtr[4]                                                                                                                                                        ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_04h1:auto_generated|ram_block1a27~porta_address_reg0                                                                                                         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.400      ; 0.944      ;
; 0.343 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[56]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a51~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.400      ; 0.944      ;
; 0.343 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rPos[1]                                                                                                                                                                                                         ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ram_1clk_1w_1r:posRam|altsyncram:rRAM_rtl_0|altsyncram_40h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.416      ; 0.960      ;
; 0.343 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rCount[1]                                                                                                                                                                                                       ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ram_1clk_1w_1r:countRam|altsyncram:rRAM_rtl_0|altsyncram_etg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.416      ; 0.960      ;
; 0.344 ; chnl_tester:test_channels[0].chnl_tester_i|rState.11                                                                                                                                                                                                                                                                ; chnl_tester:test_channels[0].chnl_tester_i|rState.11                                                                                                                                                                                                                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; chnl_tester:test_channels[0].chnl_tester_i|rState.01                                                                                                                                                                                                                                                                ; chnl_tester:test_channels[0].chnl_tester_i|rState.01                                                                                                                                                                                                                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rData[75]                                                                                                                                                                       ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rData[75]                                                                                                                                                                                                                       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rData[77]                                                                                                                                                                       ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rData[77]                                                                                                                                                                                                                       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.082      ; 0.597      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK1_50'                                                                                                                                ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.345 ; LCD_SD:lm|LCD_Controller:u0|LCD_EN        ; LCD_SD:lm|LCD_Controller:u0|LCD_EN        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; LCD_SD:lm|L_Addr[0]                       ; LCD_SD:lm|L_Addr[0]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; LCD_SD:lm|state[1]                        ; LCD_SD:lm|state[1]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; LCD_SD:lm|LCD_Controller:u0|LCD_DONE      ; LCD_SD:lm|LCD_Controller:u0|LCD_DONE      ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; LCD_SD:lm|LCD_Controller:u0|counter[4]    ; LCD_SD:lm|LCD_Controller:u0|counter[4]    ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; LCD_SD:lm|LCD_Controller:u0|counter[0]    ; LCD_SD:lm|LCD_Controller:u0|counter[0]    ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; LCD_SD:lm|LCD_Controller:u0|counter[1]    ; LCD_SD:lm|LCD_Controller:u0|counter[1]    ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; LCD_SD:lm|LCD_Controller:u0|counter[2]    ; LCD_SD:lm|LCD_Controller:u0|counter[2]    ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; LCD_SD:lm|LCD_Controller:u0|counter[3]    ; LCD_SD:lm|LCD_Controller:u0|counter[3]    ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 0.597      ;
; 0.373 ; LCD_SD:lm|Delay[17]                       ; LCD_SD:lm|Delay[17]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 0.625      ;
; 0.409 ; LCD_SD:lm|LCD_Controller:u0|state[0]      ; LCD_SD:lm|LCD_Controller:u0|LCD_EN        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 0.661      ;
; 0.420 ; LCD_SD:lm|LCD_Controller:u0|state[0]      ; LCD_SD:lm|LCD_Controller:u0|LCD_DONE      ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 0.672      ;
; 0.532 ; LCD_SD:lm|LCD_Controller:u0|next_state[1] ; LCD_SD:lm|LCD_Controller:u0|state[1]      ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 0.784      ;
; 0.581 ; LCD_SD:lm|Delay[9]                        ; LCD_SD:lm|Delay[9]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 0.833      ;
; 0.582 ; LCD_SD:lm|Delay[15]                       ; LCD_SD:lm|Delay[15]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 0.834      ;
; 0.583 ; LCD_SD:lm|Delay[11]                       ; LCD_SD:lm|Delay[11]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 0.835      ;
; 0.584 ; LCD_SD:lm|Delay[1]                        ; LCD_SD:lm|Delay[1]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 0.836      ;
; 0.584 ; LCD_SD:lm|Delay[13]                       ; LCD_SD:lm|Delay[13]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 0.836      ;
; 0.584 ; LCD_SD:lm|Delay[14]                       ; LCD_SD:lm|Delay[14]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 0.836      ;
; 0.585 ; LCD_SD:lm|Delay[10]                       ; LCD_SD:lm|Delay[10]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 0.837      ;
; 0.586 ; LCD_SD:lm|Delay[2]                        ; LCD_SD:lm|Delay[2]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 0.838      ;
; 0.588 ; LCD_SD:lm|Delay[16]                       ; LCD_SD:lm|Delay[16]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 0.840      ;
; 0.589 ; LCD_SD:lm|LCD_Controller:u0|state[0]      ; LCD_SD:lm|LCD_Controller:u0|next_state[1] ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 0.841      ;
; 0.590 ; LCD_SD:lm|LCD_Controller:u0|state[0]      ; LCD_SD:lm|LCD_Controller:u0|next_state[0] ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 0.842      ;
; 0.594 ; LCD_SD:lm|Delay[6]                        ; LCD_SD:lm|Delay[6]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 0.846      ;
; 0.594 ; LCD_SD:lm|Delay[8]                        ; LCD_SD:lm|Delay[8]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 0.846      ;
; 0.595 ; LCD_SD:lm|Delay[4]                        ; LCD_SD:lm|Delay[4]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 0.847      ;
; 0.595 ; LCD_SD:lm|Delay[7]                        ; LCD_SD:lm|Delay[7]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 0.847      ;
; 0.595 ; LCD_SD:lm|Delay[12]                       ; LCD_SD:lm|Delay[12]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 0.847      ;
; 0.596 ; LCD_SD:lm|Delay[3]                        ; LCD_SD:lm|Delay[3]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 0.848      ;
; 0.596 ; LCD_SD:lm|Delay[5]                        ; LCD_SD:lm|Delay[5]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 0.848      ;
; 0.600 ; LCD_SD:lm|Delay[0]                        ; LCD_SD:lm|Delay[0]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 0.852      ;
; 0.602 ; LCD_SD:lm|LCD_Controller:u0|LCD_DONE      ; LCD_SD:lm|state[1]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 0.854      ;
; 0.615 ; LCD_SD:lm|LCD_Controller:u0|state[1]      ; LCD_SD:lm|LCD_Controller:u0|LCD_DONE      ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 0.867      ;
; 0.638 ; LCD_SD:lm|LCD_Controller:u0|state[1]      ; LCD_SD:lm|LCD_Controller:u0|LCD_EN        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 0.890      ;
; 0.751 ; LCD_SD:lm|L_Addr[5]                       ; LCD_SD:lm|state[1]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 1.003      ;
; 0.766 ; LCD_SD:lm|LCD_Controller:u0|next_state[0] ; LCD_SD:lm|LCD_Controller:u0|state[0]      ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 1.018      ;
; 0.776 ; LCD_SD:lm|LCD_Controller:u0|state[1]      ; LCD_SD:lm|LCD_Controller:u0|counter[4]    ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 1.028      ;
; 0.796 ; LCD_SD:lm|LCD_Controller:u0|state[1]      ; LCD_SD:lm|LCD_Controller:u0|next_state[1] ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 1.048      ;
; 0.801 ; LCD_SD:lm|state[0]                        ; LCD_SD:lm|state[1]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 1.053      ;
; 0.803 ; LCD_SD:lm|LCD_Controller:u0|state[0]      ; LCD_SD:lm|LCD_Controller:u0|counter[4]    ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 1.055      ;
; 0.842 ; LCD_SD:lm|LCD_Controller:u0|counter[4]    ; LCD_SD:lm|LCD_Controller:u0|counter[0]    ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 1.094      ;
; 0.842 ; LCD_SD:lm|LCD_Controller:u0|counter[4]    ; LCD_SD:lm|LCD_Controller:u0|counter[1]    ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 1.094      ;
; 0.845 ; LCD_SD:lm|LCD_Controller:u0|counter[4]    ; LCD_SD:lm|LCD_Controller:u0|counter[2]    ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 1.097      ;
; 0.845 ; LCD_SD:lm|LCD_Controller:u0|counter[4]    ; LCD_SD:lm|LCD_Controller:u0|counter[3]    ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 1.097      ;
; 0.861 ; LCD_SD:lm|L_Addr[5]                       ; LCD_SD:lm|state[0]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 1.113      ;
; 0.867 ; LCD_SD:lm|Delay[0]                        ; LCD_SD:lm|Delay[1]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 1.119      ;
; 0.868 ; LCD_SD:lm|Delay[9]                        ; LCD_SD:lm|Delay[10]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 1.120      ;
; 0.868 ; LCD_SD:lm|Delay[15]                       ; LCD_SD:lm|Delay[16]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 1.120      ;
; 0.870 ; LCD_SD:lm|Delay[11]                       ; LCD_SD:lm|Delay[12]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 1.122      ;
; 0.871 ; LCD_SD:lm|Delay[13]                       ; LCD_SD:lm|Delay[14]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 1.123      ;
; 0.871 ; LCD_SD:lm|Delay[1]                        ; LCD_SD:lm|Delay[2]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 1.123      ;
; 0.872 ; LCD_SD:lm|Delay[14]                       ; LCD_SD:lm|Delay[15]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 1.124      ;
; 0.873 ; LCD_SD:lm|Delay[10]                       ; LCD_SD:lm|Delay[11]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 1.125      ;
; 0.874 ; LCD_SD:lm|Delay[2]                        ; LCD_SD:lm|Delay[3]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 1.126      ;
; 0.875 ; LCD_SD:lm|Delay[8]                        ; LCD_SD:lm|Delay[9]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.088      ; 1.134      ;
; 0.876 ; LCD_SD:lm|Delay[16]                       ; LCD_SD:lm|Delay[17]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 1.128      ;
; 0.878 ; LCD_SD:lm|Delay[0]                        ; LCD_SD:lm|Delay[2]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 1.130      ;
; 0.882 ; LCD_SD:lm|Delay[7]                        ; LCD_SD:lm|Delay[8]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 1.134      ;
; 0.882 ; LCD_SD:lm|Delay[6]                        ; LCD_SD:lm|Delay[7]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 1.134      ;
; 0.883 ; LCD_SD:lm|Delay[5]                        ; LCD_SD:lm|Delay[6]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 1.135      ;
; 0.883 ; LCD_SD:lm|Delay[3]                        ; LCD_SD:lm|Delay[4]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 1.135      ;
; 0.883 ; LCD_SD:lm|Delay[12]                       ; LCD_SD:lm|Delay[13]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 1.135      ;
; 0.883 ; LCD_SD:lm|Delay[4]                        ; LCD_SD:lm|Delay[5]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 1.135      ;
; 0.883 ; LCD_SD:lm|Delay[14]                       ; LCD_SD:lm|Delay[16]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 1.135      ;
; 0.884 ; LCD_SD:lm|Delay[10]                       ; LCD_SD:lm|Delay[12]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 1.136      ;
; 0.885 ; LCD_SD:lm|Delay[2]                        ; LCD_SD:lm|Delay[4]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 1.137      ;
; 0.886 ; LCD_SD:lm|Delay[8]                        ; LCD_SD:lm|Delay[10]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.088      ; 1.145      ;
; 0.893 ; LCD_SD:lm|Delay[6]                        ; LCD_SD:lm|Delay[8]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 1.145      ;
; 0.894 ; LCD_SD:lm|Delay[12]                       ; LCD_SD:lm|Delay[14]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 1.146      ;
; 0.894 ; LCD_SD:lm|Delay[4]                        ; LCD_SD:lm|Delay[6]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 1.146      ;
; 0.920 ; LCD_SD:lm|state[0]                        ; LCD_SD:lm|state[0]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 1.172      ;
; 0.931 ; LCD_SD:lm|state[1]                        ; LCD_SD:lm|L_Addr[0]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 1.183      ;
; 0.967 ; LCD_SD:lm|Delay[9]                        ; LCD_SD:lm|Delay[11]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 1.219      ;
; 0.967 ; LCD_SD:lm|Delay[15]                       ; LCD_SD:lm|Delay[17]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 1.219      ;
; 0.969 ; LCD_SD:lm|Delay[11]                       ; LCD_SD:lm|Delay[13]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 1.221      ;
; 0.970 ; LCD_SD:lm|Delay[13]                       ; LCD_SD:lm|Delay[15]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 1.222      ;
; 0.970 ; LCD_SD:lm|Delay[1]                        ; LCD_SD:lm|Delay[3]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 1.222      ;
; 0.974 ; LCD_SD:lm|Delay[7]                        ; LCD_SD:lm|Delay[9]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.088      ; 1.233      ;
; 0.977 ; LCD_SD:lm|Delay[0]                        ; LCD_SD:lm|Delay[3]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 1.229      ;
; 0.978 ; LCD_SD:lm|Delay[9]                        ; LCD_SD:lm|Delay[12]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 1.230      ;
; 0.980 ; LCD_SD:lm|Delay[11]                       ; LCD_SD:lm|Delay[14]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 1.232      ;
; 0.981 ; LCD_SD:lm|Delay[13]                       ; LCD_SD:lm|Delay[16]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 1.233      ;
; 0.981 ; LCD_SD:lm|Delay[1]                        ; LCD_SD:lm|Delay[4]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 1.233      ;
; 0.982 ; LCD_SD:lm|Delay[5]                        ; LCD_SD:lm|Delay[7]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 1.234      ;
; 0.982 ; LCD_SD:lm|Delay[3]                        ; LCD_SD:lm|Delay[5]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 1.234      ;
; 0.982 ; LCD_SD:lm|Delay[14]                       ; LCD_SD:lm|Delay[17]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 1.234      ;
; 0.983 ; LCD_SD:lm|Delay[10]                       ; LCD_SD:lm|Delay[13]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 1.235      ;
; 0.984 ; LCD_SD:lm|Delay[2]                        ; LCD_SD:lm|Delay[5]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 1.236      ;
; 0.985 ; LCD_SD:lm|Delay[7]                        ; LCD_SD:lm|Delay[10]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.088      ; 1.244      ;
; 0.985 ; LCD_SD:lm|Delay[8]                        ; LCD_SD:lm|Delay[11]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.088      ; 1.244      ;
; 0.985 ; LCD_SD:lm|Delay[6]                        ; LCD_SD:lm|Delay[9]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.088      ; 1.244      ;
; 0.988 ; LCD_SD:lm|Delay[0]                        ; LCD_SD:lm|Delay[4]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 1.240      ;
; 0.993 ; LCD_SD:lm|Delay[5]                        ; LCD_SD:lm|Delay[8]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 1.245      ;
; 0.993 ; LCD_SD:lm|Delay[3]                        ; LCD_SD:lm|Delay[6]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 1.245      ;
; 0.993 ; LCD_SD:lm|Delay[12]                       ; LCD_SD:lm|Delay[15]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 1.245      ;
; 0.993 ; LCD_SD:lm|Delay[4]                        ; LCD_SD:lm|Delay[7]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 1.245      ;
; 0.994 ; LCD_SD:lm|Delay[10]                       ; LCD_SD:lm|Delay[14]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 1.246      ;
; 0.995 ; LCD_SD:lm|Delay[2]                        ; LCD_SD:lm|Delay[6]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.081      ; 1.247      ;
; 0.996 ; LCD_SD:lm|Delay[8]                        ; LCD_SD:lm|Delay[12]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.088      ; 1.255      ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.346 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|address[1]                                                                  ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|address[1]                                                                  ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|address[0]                                                                  ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|address[0]                                                                  ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|state_mc_reg[0]                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|state_mc_reg[0]                                                         ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|state_mc_reg[2]                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|state_mc_reg[2]                                                         ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                                                                      ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                                                                      ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.OFFSETS_PDEN_WR                                                   ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.OFFSETS_PDEN_WR                                                   ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|read                                                                        ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|read                                                                        ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_WR                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_WR                                                         ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|did_dprio                                                                   ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|did_dprio                                                                   ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.DPRIO_WAIT                                                        ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.DPRIO_WAIT                                                        ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_RD                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_RD                                                         ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CH_ADV                                                            ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CH_ADV                                                            ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WRITE                                                           ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WRITE                                                           ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WAIT                                                            ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WAIT                                                            ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|write_reg                                                                   ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|write_reg                                                                   ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[2]                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[2]                                                         ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[1]                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[1]                                                         ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dprio_reuse                                                                 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dprio_reuse                                                                 ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[4]                                                                ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[4]                                                                ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.SAMPLE_TB                                                             ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.SAMPLE_TB                                                             ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.597      ;
; 0.347 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                                                                        ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                                                                        ; clk50        ; clk50       ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                                                                  ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                                                                  ; clk50        ; clk50       ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.IDLE                                                              ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.IDLE                                                              ; clk50        ; clk50       ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|done                                                                        ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|done                                                                        ; clk50        ; clk50       ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|state_mc_reg[1]                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|state_mc_reg[1]                                                         ; clk50        ; clk50       ; 0.000        ; 0.079      ; 0.597      ;
; 0.357 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[0]                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[0]                                                         ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.608      ;
; 0.382 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.DPRIO_WAIT                                                        ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WAIT                                                            ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.633      ;
; 0.384 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[12]                                               ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[13]                                               ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.635      ;
; 0.384 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[3]                                                ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[4]                                                ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.635      ;
; 0.384 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_WR                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CAL_RX_WR                                                             ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.635      ;
; 0.385 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[1]                                                ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[2]                                                ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.636      ;
; 0.385 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[0]                                                ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[1]                                                ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.636      ;
; 0.385 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[6]                                                    ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[7]                                                    ; clk50        ; clk50       ; 0.000        ; 0.079      ; 0.635      ;
; 0.385 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|done                                                                        ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_WAIT                                                               ; clk50        ; clk50       ; 0.000        ; 0.079      ; 0.635      ;
; 0.390 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[22]                                               ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[23]                                               ; clk50        ; clk50       ; 0.000        ; 0.079      ; 0.640      ;
; 0.392 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[1]                                                ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[2]                                                ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.643      ;
; 0.398 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[0]                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[1]                                                         ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.649      ;
; 0.403 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[0]                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[2]                                                         ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.654      ;
; 0.404 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[8]                                                    ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[9]                                                    ; clk50        ; clk50       ; 0.000        ; 0.079      ; 0.654      ;
; 0.404 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[5]                                                    ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[6]                                                    ; clk50        ; clk50       ; 0.000        ; 0.079      ; 0.654      ;
; 0.404 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[4]                                                    ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[5]                                                    ; clk50        ; clk50       ; 0.000        ; 0.079      ; 0.654      ;
; 0.405 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[15]                                                   ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[7]                                                               ; clk50        ; clk50       ; 0.000        ; 0.079      ; 0.655      ;
; 0.406 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[3]                                                    ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[4]                                                    ; clk50        ; clk50       ; 0.000        ; 0.079      ; 0.656      ;
; 0.408 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_READ                                                            ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|read                                                                        ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.659      ;
; 0.411 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[13]                                                   ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[5]                                                               ; clk50        ; clk50       ; 0.000        ; 0.079      ; 0.661      ;
; 0.411 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[13]                                                   ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[14]                                                   ; clk50        ; clk50       ; 0.000        ; 0.079      ; 0.661      ;
; 0.411 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[11]                                                   ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[3]                                                               ; clk50        ; clk50       ; 0.000        ; 0.079      ; 0.661      ;
; 0.411 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                                                                        ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[1]                                                       ; clk50        ; clk50       ; 0.000        ; 0.079      ; 0.661      ;
; 0.413 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[11]                                                   ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[12]                                                   ; clk50        ; clk50       ; 0.000        ; 0.079      ; 0.663      ;
; 0.429 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[2]                                                    ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[3]                                                    ; clk50        ; clk50       ; 0.000        ; 0.079      ; 0.679      ;
; 0.433 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[2]                                                    ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[2]                                                               ; clk50        ; clk50       ; 0.000        ; 0.079      ; 0.683      ;
; 0.437 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CAL_RX_WR                                                             ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.DPRIO_WAIT                                                        ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.688      ;
; 0.438 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[5] ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[5] ; clk50        ; clk50       ; 0.000        ; 0.079      ; 0.688      ;
; 0.438 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[4]                                                                ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[0]                                                                ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.689      ;
; 0.438 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[4]                                                                ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[1]                                                                ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.689      ;
; 0.439 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[4]                                                                ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[3]                                                                ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.690      ;
; 0.439 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[4]                                                                ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[2]                                                                ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.690      ;
; 0.452 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[5] ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[4]                                                       ; clk50        ; clk50       ; 0.000        ; 0.079      ; 0.702      ;
; 0.453 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[5] ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[9]                                                       ; clk50        ; clk50       ; 0.000        ; 0.079      ; 0.703      ;
; 0.453 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[5] ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[8]                                                       ; clk50        ; clk50       ; 0.000        ; 0.079      ; 0.703      ;
; 0.457 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[5] ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[7]                                                       ; clk50        ; clk50       ; 0.000        ; 0.079      ; 0.707      ;
; 0.458 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[5] ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[6]                                                       ; clk50        ; clk50       ; 0.000        ; 0.079      ; 0.708      ;
; 0.458 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[5] ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[5]                                                       ; clk50        ; clk50       ; 0.000        ; 0.079      ; 0.708      ;
; 0.459 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[5] ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[3]                                                       ; clk50        ; clk50       ; 0.000        ; 0.079      ; 0.709      ;
; 0.500 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[16]                                               ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[17]                                               ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.751      ;
; 0.500 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[9]                                                                  ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[9]                                                ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.751      ;
; 0.500 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[0]                                                ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[1]                                                ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.751      ;
; 0.500 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[1]                                                                  ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[1]                                                ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.751      ;
; 0.501 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[15]                                                                 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[15]                                               ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.752      ;
; 0.501 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[14]                                                                 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[14]                                               ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.752      ;
; 0.501 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[7]                                                                  ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[7]                                                ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.752      ;
; 0.501 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[4]                                                                  ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[4]                                                ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.752      ;
; 0.502 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[11]                                                                 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[11]                                               ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.753      ;
; 0.502 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[7]                                                ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[8]                                                ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.753      ;
; 0.502 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.OFFSETS_PDEN_WR                                                   ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_WR                                                       ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.753      ;
; 0.503 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[6]                                                                  ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[6]                                                ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.754      ;
; 0.503 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[0]                                                       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[1]                                                       ; clk50        ; clk50       ; 0.000        ; 0.079      ; 0.753      ;
; 0.504 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[12]                                                      ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[13]                                                      ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.755      ;
; 0.508 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[25]                                                      ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[26]                                                      ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.759      ;
; 0.508 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[20]                                                      ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[21]                                                      ; clk50        ; clk50       ; 0.000        ; 0.079      ; 0.758      ;
; 0.509 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[17]                                               ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[18]                                               ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.760      ;
; 0.511 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[19]                                               ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[20]                                               ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.762      ;
; 0.512 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[9]                                                ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[10]                                               ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.763      ;
; 0.520 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.TEST_INPUT                                                            ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CAL_RX_RD                                                             ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.771      ;
; 0.521 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dprio_reuse                                                                 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CAL_RX_WR                                                             ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.772      ;
; 0.544 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[23]                                               ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24]                                               ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.795      ;
; 0.544 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[0]                                                                ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[7]                                                                  ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.795      ;
; 0.546 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                                                                  ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                                                                        ; clk50        ; clk50       ; 0.000        ; 0.079      ; 0.796      ;
; 0.554 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|state_mc_reg[1]                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|state_mc_reg[0]                                                         ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.805      ;
; 0.562 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[0] ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[7]                                                       ; clk50        ; clk50       ; 0.000        ; 0.079      ; 0.812      ;
; 0.562 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[0] ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[5]                                                       ; clk50        ; clk50       ; 0.000        ; 0.079      ; 0.812      ;
; 0.562 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[0] ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[6]                                                       ; clk50        ; clk50       ; 0.000        ; 0.079      ; 0.812      ;
; 0.562 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[0] ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[3]                                                       ; clk50        ; clk50       ; 0.000        ; 0.079      ; 0.812      ;
; 0.563 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[9]                                                    ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[10]                                                   ; clk50        ; clk50       ; 0.000        ; 0.079      ; 0.813      ;
; 0.563 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[5]                                                ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[6]                                                ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.814      ;
; 0.563 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[0] ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[4]                                                       ; clk50        ; clk50       ; 0.000        ; 0.079      ; 0.813      ;
; 0.563 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[0] ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[9]                                                       ; clk50        ; clk50       ; 0.000        ; 0.079      ; 0.813      ;
; 0.563 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[0] ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[8]                                                       ; clk50        ; clk50       ; 0.000        ; 0.079      ; 0.813      ;
; 0.568 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[14]                                                   ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[15]                                                   ; clk50        ; clk50       ; 0.000        ; 0.079      ; 0.818      ;
; 0.568 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[12]                                                   ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[4]                                                               ; clk50        ; clk50       ; 0.000        ; 0.079      ; 0.818      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk125'                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                            ; To Node                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.357 ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|fixedclk_div[0]            ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|fixedclk_div[0]            ; clk125       ; clk125      ; 0.000        ; 0.080      ; 0.608      ;
; 0.553 ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|reconfig_togxb_busy_reg[0] ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|reconfig_togxb_busy_reg[1] ; clk125       ; clk125      ; 0.000        ; 0.077      ; 0.801      ;
; 1.109 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy            ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|reconfig_togxb_busy_reg[0] ; clk50        ; clk125      ; 0.000        ; 0.064      ; 1.364      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'n/a'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                ; To Node                                                                                                                                                                          ; Launch Clock                                                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 2.090 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[2] ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk50                                                                                     ; n/a         ; 0.000        ; -0.037     ; 2.053      ;
; 2.092 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[1] ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk50                                                                                     ; n/a         ; 0.000        ; -0.037     ; 2.055      ;
; 2.125 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[0] ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk50                                                                                     ; n/a         ; 0.000        ; -0.037     ; 2.088      ;
; 2.146 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[2] ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk50                                                                                     ; n/a         ; 0.000        ; -0.037     ; 2.109      ;
; 2.365 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[0] ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk50                                                                                     ; n/a         ; 0.000        ; -0.037     ; 2.328      ;
; 2.368 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[1] ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk50                                                                                     ; n/a         ; 0.000        ; -0.037     ; 2.331      ;
; 4.660 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; clk50                                                                                     ; n/a         ; 0.000        ; -0.051     ; 4.609      ;
; 5.141 ; PCIE_RESET_N                                                                                                                                                             ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|receive_pcs0~OBSERVABLEQUADRESET       ; n/a                                                                                       ; n/a         ; 0.000        ; 0.000      ; 5.141      ;
; 5.141 ; PCIE_RESET_N                                                                                                                                                             ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIORESET        ; n/a                                                                                       ; n/a         ; 0.000        ; 0.000      ; 5.141      ;
; 5.141 ; PCIE_RESET_N                                                                                                                                                             ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0~OBSERVABLEQUADRESET      ; n/a                                                                                       ; n/a         ; 0.000        ; 0.000      ; 5.141      ;
; 5.216 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                    ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.296     ; 0.920      ;
; 5.216 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                    ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.296     ; 0.920      ;
; 5.231 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                    ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.296     ; 0.935      ;
; 5.231 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                    ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.296     ; 0.935      ;
; 5.475 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                                           ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.296     ; 1.179      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                      ; To Node                                                                                                                                                                               ; Launch Clock                                                                              ; Latch Clock                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; 3.544 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMainState[1] ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBin[3]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.096     ; 4.359      ;
; 3.544 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMainState[1] ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBin[5]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.096     ; 4.359      ;
; 3.544 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMainState[1] ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBin[7]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.096     ; 4.359      ;
; 3.544 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMainState[1] ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[6] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.096     ; 4.359      ;
; 3.544 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMainState[1] ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBin[8]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.096     ; 4.359      ;
; 3.544 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMainState[1] ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[7] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.096     ; 4.359      ;
; 3.610 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMainState[1] ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBin[0]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.100     ; 4.289      ;
; 3.610 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMainState[1] ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBin[1]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.100     ; 4.289      ;
; 3.610 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMainState[1] ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBin[2]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.100     ; 4.289      ;
; 3.610 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMainState[1] ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[2] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.100     ; 4.289      ;
; 3.610 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMainState[1] ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[1] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.100     ; 4.289      ;
; 3.610 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMainState[1] ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[0] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.100     ; 4.289      ;
; 3.639 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rState.01                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 4.275      ;
; 3.639 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rCount[2]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 4.277      ;
; 3.639 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rCount[3]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 4.277      ;
; 3.639 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rCount[4]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 4.277      ;
; 3.639 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rCount[5]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 4.277      ;
; 3.639 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rCount[6]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 4.277      ;
; 3.639 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rCount[7]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 4.277      ;
; 3.639 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rCount[8]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 4.277      ;
; 3.639 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rCount[9]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 4.277      ;
; 3.639 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rCount[10]                                                                                                                                 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 4.277      ;
; 3.639 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rCount[11]                                                                                                                                 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 4.277      ;
; 3.639 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rCount[12]                                                                                                                                 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 4.277      ;
; 3.639 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rCount[13]                                                                                                                                 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 4.277      ;
; 3.639 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rCount[14]                                                                                                                                 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 4.277      ;
; 3.639 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rLen[15]                                                                                                                                   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 4.277      ;
; 3.639 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rCount[15]                                                                                                                                 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 4.277      ;
; 3.639 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rCount[25]                                                                                                                                 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 4.277      ;
; 3.639 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rState.00                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 4.275      ;
; 3.639 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rCount[0]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 4.277      ;
; 3.639 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rCount[1]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 4.277      ;
; 3.639 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[2]                                                                                                                      ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 4.275      ;
; 3.639 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[4]                                                                                                                      ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 4.275      ;
; 3.639 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[12]                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 4.275      ;
; 3.639 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[10]                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 4.275      ;
; 3.639 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[6]                                                                                                                      ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 4.275      ;
; 3.639 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[8]                                                                                                                      ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 4.275      ;
; 3.639 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|datos~0                                                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.084     ; 4.276      ;
; 3.639 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rData[34]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.086     ; 4.274      ;
; 3.639 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rData[37]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.086     ; 4.274      ;
; 3.639 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rData[35]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.086     ; 4.274      ;
; 3.639 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rData[36]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.086     ; 4.274      ;
; 3.639 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rData[38]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.086     ; 4.274      ;
; 3.639 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rData[0]                                                                                                                                   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.086     ; 4.274      ;
; 3.639 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rData[5]                                                                                                                                   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.086     ; 4.274      ;
; 3.639 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rData[4]                                                                                                                                   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.086     ; 4.274      ;
; 3.639 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rData[3]                                                                                                                                   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.088     ; 4.272      ;
; 3.639 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rData[2]                                                                                                                                   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.088     ; 4.272      ;
; 3.639 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rData[15]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.088     ; 4.272      ;
; 3.639 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rData[14]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.088     ; 4.272      ;
; 3.639 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rData[13]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.088     ; 4.272      ;
; 3.639 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rData[12]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.088     ; 4.272      ;
; 3.639 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rData[11]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.088     ; 4.272      ;
; 3.639 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rData[10]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.088     ; 4.272      ;
; 3.639 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rData[9]                                                                                                                                   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.084     ; 4.276      ;
; 3.639 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rState.11                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 4.275      ;
; 3.640 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rState.10                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.080     ; 4.279      ;
; 3.640 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rLen[9]                                                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 4.276      ;
; 3.640 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rLen[10]                                                                                                                                   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 4.276      ;
; 3.640 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rLen[12]                                                                                                                                   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 4.276      ;
; 3.640 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rLen[14]                                                                                                                                   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 4.276      ;
; 3.640 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rCount[16]                                                                                                                                 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.080     ; 4.279      ;
; 3.640 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rCount[17]                                                                                                                                 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.080     ; 4.279      ;
; 3.640 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rCount[18]                                                                                                                                 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.080     ; 4.279      ;
; 3.640 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rCount[19]                                                                                                                                 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.080     ; 4.279      ;
; 3.640 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rCount[20]                                                                                                                                 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.080     ; 4.279      ;
; 3.640 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rCount[21]                                                                                                                                 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.080     ; 4.279      ;
; 3.640 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rCount[22]                                                                                                                                 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.080     ; 4.279      ;
; 3.640 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rCount[23]                                                                                                                                 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.080     ; 4.279      ;
; 3.640 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rCount[24]                                                                                                                                 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.080     ; 4.279      ;
; 3.640 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rCount[26]                                                                                                                                 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.080     ; 4.279      ;
; 3.640 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rCount[27]                                                                                                                                 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.080     ; 4.279      ;
; 3.640 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rCount[28]                                                                                                                                 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.080     ; 4.279      ;
; 3.640 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rCount[29]                                                                                                                                 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.080     ; 4.279      ;
; 3.640 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rCount[30]                                                                                                                                 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.080     ; 4.279      ;
; 3.640 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rCount[31]                                                                                                                                 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.080     ; 4.279      ;
; 3.640 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rData[33]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 4.276      ;
; 3.640 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rData[41]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 4.274      ;
; 3.640 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rData[39]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 4.274      ;
; 3.640 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rData[40]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 4.274      ;
; 3.640 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rData[43]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 4.274      ;
; 3.640 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rData[44]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 4.274      ;
; 3.640 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rData[45]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 4.274      ;
; 3.640 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rData[42]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 4.274      ;
; 3.640 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rData[47]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 4.274      ;
; 3.640 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rData[46]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 4.274      ;
; 3.640 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rData[32]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 4.276      ;
; 3.640 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rData[48]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 4.274      ;
; 3.640 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rData[51]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 4.274      ;
; 3.640 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rData[50]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 4.274      ;
; 3.640 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rData[49]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 4.274      ;
; 3.640 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rData[58]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.089     ; 4.270      ;
; 3.640 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rData[59]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.089     ; 4.270      ;
; 3.640 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rData[57]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.089     ; 4.270      ;
; 3.640 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rData[56]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.089     ; 4.270      ;
; 3.640 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rData[55]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.089     ; 4.270      ;
; 3.640 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rData[52]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 4.274      ;
; 3.640 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rData[53]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.089     ; 4.270      ;
; 3.640 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0]                            ; chnl_tester:test_channels[0].chnl_tester_i|rData[54]                                                                                                                                  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.089     ; 4.270      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                       ; To Node                                                                                                                                                                                     ; Launch Clock                                                                              ; Latch Clock                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.937 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                                       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.189      ;
; 0.937 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                                       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.189      ;
; 0.937 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|serdes_rst_state~4                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.189      ;
; 0.937 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|ld_ws_tmr                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.189      ;
; 0.937 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|ld_ws_tmr_short                                                                                                                        ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.189      ;
; 0.937 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|serdes_rst_state~5                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.189      ;
; 0.937 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|pll_locked_r[2]                                                                                                                        ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.189      ;
; 0.937 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|pll_locked_r[1]                                                                                                                        ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.189      ;
; 0.937 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[1]                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.189      ;
; 0.937 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|ws_tmr_eq_0                                                                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.189      ;
; 0.937 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|pll_locked_r[0]                                                                                                                        ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.189      ;
; 0.937 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[0]                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.189      ;
; 1.300 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[1]                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.552      ;
; 1.300 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[0]                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.552      ;
; 1.300 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[2]                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.552      ;
; 1.300 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_sync_r                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.552      ;
; 1.300 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[2]                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.552      ;
; 1.300 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[1]                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.552      ;
; 1.300 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_locked_sync_r[0]                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.552      ;
; 1.300 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[0]                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.552      ;
; 1.300 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_locked_rrr[0]                                                                                                                   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.552      ;
; 1.300 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_locked_rr[0]                                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.552      ;
; 1.300 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[0]                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.552      ;
; 1.378 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[6]                                                                                                                      ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.095      ; 1.644      ;
; 1.378 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|pll_locked_stable                                                                                                                      ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.095      ; 1.644      ;
; 1.378 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[0]                                                                                                                      ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.095      ; 1.644      ;
; 1.378 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[1]                                                                                                                      ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.095      ; 1.644      ;
; 1.378 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[2]                                                                                                                      ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.095      ; 1.644      ;
; 1.378 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[3]                                                                                                                      ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.095      ; 1.644      ;
; 1.378 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[4]                                                                                                                      ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.095      ; 1.644      ;
; 1.378 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[5]                                                                                                                      ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.095      ; 1.644      ;
; 1.581 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[1]                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 1.835      ;
; 1.581 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[2]                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 1.835      ;
; 1.581 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[3]                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 1.835      ;
; 1.581 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[4]                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 1.835      ;
; 1.581 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[5]                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 1.835      ;
; 1.584 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[12]                                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.844      ;
; 1.584 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[18]                                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.844      ;
; 1.614 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[19]                                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.082      ; 1.867      ;
; 1.614 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[17]                                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.082      ; 1.867      ;
; 1.614 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[0]                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.082      ; 1.867      ;
; 1.614 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[6]                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.082      ; 1.867      ;
; 1.614 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[7]                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.082      ; 1.867      ;
; 1.614 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[8]                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.082      ; 1.867      ;
; 1.614 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[9]                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.082      ; 1.867      ;
; 1.614 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[16]                                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.082      ; 1.867      ;
; 1.647 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[10]                                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.090      ; 1.908      ;
; 1.647 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[11]                                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.090      ; 1.908      ;
; 1.647 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[13]                                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.090      ; 1.908      ;
; 1.647 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[14]                                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.090      ; 1.908      ;
; 1.647 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[15]                                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.090      ; 1.908      ;
; 2.695 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[1]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.118      ; 2.984      ;
; 2.695 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[0]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.118      ; 2.984      ;
; 2.695 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[0]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.118      ; 2.984      ;
; 2.695 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtrP1[0]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.118      ; 2.984      ;
; 2.695 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBinP1[2]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.118      ; 2.984      ;
; 2.695 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtrP1[1]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.118      ; 2.984      ;
; 2.695 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBinP1[1]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.118      ; 2.984      ;
; 2.695 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBinP1[0]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.118      ; 2.984      ;
; 2.720 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBin[2]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.119      ; 3.010      ;
; 2.720 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[1]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.119      ; 3.010      ;
; 2.720 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBin[0]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.119      ; 3.010      ;
; 2.720 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[0]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.119      ; 3.010      ;
; 2.720 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBin[1]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.119      ; 3.010      ;
; 2.720 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtrP1[0] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.119      ; 3.010      ;
; 2.720 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBinP1[2]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.119      ; 3.010      ;
; 2.720 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBinP1[0]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.119      ; 3.010      ;
; 2.720 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtrP1[1] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.119      ; 3.010      ;
; 2.720 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBinP1[1]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.119      ; 3.010      ;
; 2.933 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[2]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.118      ; 3.222      ;
; 2.933 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[2]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.118      ; 3.222      ;
; 2.933 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[2]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.118      ; 3.222      ;
; 2.933 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[1]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.118      ; 3.222      ;
; 2.971 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBinP1[0]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.105      ; 3.247      ;
; 2.971 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBinP1[2]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.105      ; 3.247      ;
; 2.971 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtrP1[1]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.105      ; 3.247      ;
; 2.971 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtrP1[0]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.105      ; 3.247      ;
; 2.971 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[1]           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.105      ; 3.247      ;
; 2.971 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[2]           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.105      ; 3.247      ;
; 2.971 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[1]           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.105      ; 3.247      ;
; 2.971 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[0]           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.105      ; 3.247      ;
; 2.971 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[3]           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.105      ; 3.247      ;
; 2.971 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[2]           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.105      ; 3.247      ;
; 2.971 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[4]           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.105      ; 3.247      ;
; 2.971 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[3]           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.105      ; 3.247      ;
; 2.971 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[0]           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.105      ; 3.247      ;
; 2.995 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[8]           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.107      ; 3.273      ;
; 2.995 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[6]           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.107      ; 3.273      ;
; 2.995 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBin[9]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.107      ; 3.273      ;
; 2.995 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[8]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.107      ; 3.273      ;
; 2.995 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[9]           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.107      ; 3.273      ;
; 2.995 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[8]           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.107      ; 3.273      ;
; 2.995 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBinP1[9]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.107      ; 3.273      ;
; 2.995 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtrP1[8]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.107      ; 3.273      ;
; 2.995 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[9]           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.107      ; 3.273      ;
; 2.995 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[9]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.107      ; 3.273      ;
; 2.999 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[7]           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.106      ; 3.276      ;
; 2.999 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[7]           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.106      ; 3.276      ;
; 2.999 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[6]           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.106      ; 3.276      ;
; 2.999 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[5]           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.106      ; 3.276      ;
+-------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 3
Shortest Synchronizer Chain: 3 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 20.430 ns




+--------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                                 ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                     ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 2.136  ; 0.000         ;
; clk125                                                                                    ; 3.005  ; 0.000         ;
; n/a                                                                                       ; 16.167 ; 0.000         ;
; CLK1_50                                                                                   ; 16.691 ; 0.000         ;
; clk50                                                                                     ; 16.785 ; 0.000         ;
+-------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                                 ;
+-------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                     ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------------------+-------+---------------+
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.056 ; 0.000         ;
; CLK1_50                                                                                   ; 0.176 ; 0.000         ;
; clk50                                                                                     ; 0.176 ; 0.000         ;
; clk125                                                                                    ; 0.184 ; 0.000         ;
; n/a                                                                                       ; 0.884 ; 0.000         ;
+-------------------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                                             ;
+-------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                     ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------------------+-------+---------------+
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 5.414 ; 0.000         ;
+-------------------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                                              ;
+-------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                     ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------------------+-------+---------------+
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.490 ; 0.000         ;
+-------------------------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                                   ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                     ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; clk50                                                                                     ; 0.000  ; 0.000         ;
; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0|hiptxclkout ; 2.000  ; 0.000         ;
; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pma0|clockout    ; 2.000  ; 0.000         ;
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 3.670  ; 0.000         ;
; clk125                                                                                    ; 3.731  ; 0.000         ;
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0    ; 3.994  ; 0.000         ;
; refclk                                                                                    ; 4.570  ; 0.000         ;
; CLK1_50                                                                                   ; 9.252  ; 0.000         ;
; CLK2_50                                                                                   ; 16.000 ; 0.000         ;
; CLK3_50                                                                                   ; 16.000 ; 0.000         ;
+-------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                                               ; Launch Clock                                                                              ; Latch Clock                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; 2.136 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                                                                              ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[0]                                                                                                                                                                                        ; clk50                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 4.000        ; 2.425      ; 4.146      ;
; 4.389 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][32]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.053     ; 3.545      ;
; 4.389 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][34]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.053     ; 3.545      ;
; 4.389 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][98]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.053     ; 3.545      ;
; 4.389 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][99]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.053     ; 3.545      ;
; 4.389 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][43]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.053     ; 3.545      ;
; 4.389 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][108] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.053     ; 3.545      ;
; 4.389 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][111] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.053     ; 3.545      ;
; 4.389 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][67]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.053     ; 3.545      ;
; 4.389 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][17]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.053     ; 3.545      ;
; 4.389 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][18]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.053     ; 3.545      ;
; 4.442 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][11]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.048     ; 3.497      ;
; 4.442 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][26]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.048     ; 3.497      ;
; 4.442 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][27]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.048     ; 3.497      ;
; 4.442 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][28]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.048     ; 3.497      ;
; 4.442 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][0]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.048     ; 3.497      ;
; 4.442 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][120] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.048     ; 3.497      ;
; 4.491 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][36]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.050     ; 3.446      ;
; 4.491 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][37]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.050     ; 3.446      ;
; 4.491 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][102] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.050     ; 3.446      ;
; 4.491 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][38]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.050     ; 3.446      ;
; 4.491 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][103] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.050     ; 3.446      ;
; 4.491 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][105] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.050     ; 3.446      ;
; 4.491 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][112] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.050     ; 3.446      ;
; 4.491 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][113] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.050     ; 3.446      ;
; 4.491 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][114] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.050     ; 3.446      ;
; 4.493 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][115] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.047     ; 3.447      ;
; 4.493 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][116] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.047     ; 3.447      ;
; 4.493 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][135] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.047     ; 3.447      ;
; 4.493 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][71]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.047     ; 3.447      ;
; 4.493 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][136] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.047     ; 3.447      ;
; 4.493 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][72]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.047     ; 3.447      ;
; 4.493 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][73]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.047     ; 3.447      ;
; 4.493 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][138] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.047     ; 3.447      ;
; 4.493 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][82]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.047     ; 3.447      ;
; 4.493 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][92]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.047     ; 3.447      ;
; 4.493 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][156] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.047     ; 3.447      ;
; 4.493 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][93]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.047     ; 3.447      ;
; 4.493 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][29]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.047     ; 3.447      ;
; 4.514 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][97]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.054     ; 3.419      ;
; 4.514 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][33]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.054     ; 3.419      ;
; 4.514 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][131] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.054     ; 3.419      ;
; 4.514 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][122] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.054     ; 3.419      ;
; 4.524 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][100] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.051     ; 3.412      ;
; 4.524 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][101] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.051     ; 3.412      ;
; 4.524 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][39]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.051     ; 3.412      ;
; 4.524 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][106] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.051     ; 3.412      ;
; 4.524 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][107] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.051     ; 3.412      ;
; 4.524 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][109] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.051     ; 3.412      ;
; 4.524 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][48]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.051     ; 3.412      ;
; 4.524 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][123] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.051     ; 3.412      ;
; 4.524 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][146] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.039     ; 3.424      ;
; 4.525 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][70]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.048     ; 3.414      ;
; 4.525 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][137] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.048     ; 3.414      ;
; 4.525 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][89]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.048     ; 3.414      ;
; 4.525 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][154] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.048     ; 3.414      ;
; 4.525 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][90]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.048     ; 3.414      ;
; 4.525 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][155] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.048     ; 3.414      ;
; 4.525 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][91]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.048     ; 3.414      ;
; 4.525 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][157] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.048     ; 3.414      ;
; 4.529 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|rRdPtrPlus1[3]                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.043     ; 3.415      ;
; 4.529 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|rRdPtrPlus1[0]                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.043     ; 3.415      ;
; 4.529 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|rRdPtrPlus1[1]                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.043     ; 3.415      ;
; 4.529 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|rRdPtrPlus1[2]                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.043     ; 3.415      ;
; 4.529 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|rRdPtrPlus1[4]                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.043     ; 3.415      ;
; 4.541 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[0] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][32]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.053     ; 3.393      ;
; 4.541 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[0] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][34]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.053     ; 3.393      ;
; 4.541 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[0] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][98]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.053     ; 3.393      ;
; 4.541 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[0] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][99]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.053     ; 3.393      ;
; 4.541 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[0] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][43]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.053     ; 3.393      ;
; 4.541 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[0] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][108] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.053     ; 3.393      ;
; 4.541 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[0] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][111] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.053     ; 3.393      ;
; 4.541 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[0] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][67]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.053     ; 3.393      ;
; 4.541 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[0] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][17]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.053     ; 3.393      ;
; 4.541 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[0] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][18]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.053     ; 3.393      ;
; 4.548 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][139] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.039     ; 3.400      ;
; 4.548 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][140] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.039     ; 3.400      ;
; 4.548 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][141] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.039     ; 3.400      ;
; 4.548 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][142] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.039     ; 3.400      ;
; 4.548 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][144] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.039     ; 3.400      ;
; 4.548 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][145] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.039     ; 3.400      ;
; 4.548 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][85]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.039     ; 3.400      ;
; 4.549 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][128] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.041     ; 3.397      ;
; 4.549 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][66]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.041     ; 3.397      ;
; 4.549 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][81]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.041     ; 3.397      ;
; 4.549 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][150] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.041     ; 3.397      ;
; 4.549 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][86]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.041     ; 3.397      ;
; 4.549 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][151] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.041     ; 3.397      ;
; 4.549 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][87]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.041     ; 3.397      ;
; 4.549 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][88]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.041     ; 3.397      ;
; 4.549 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][153] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.041     ; 3.397      ;
; 4.562 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][125] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.043     ; 3.382      ;
; 4.562 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][62]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.043     ; 3.382      ;
; 4.562 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][63]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.043     ; 3.382      ;
; 4.562 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][64]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.043     ; 3.382      ;
; 4.562 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][129] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.043     ; 3.382      ;
; 4.562 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][65]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.043     ; 3.382      ;
; 4.562 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[2] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][130] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.043     ; 3.382      ;
; 4.563 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[1] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][32]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.053     ; 3.371      ;
; 4.563 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[1] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][34]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.053     ; 3.371      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk125'                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                            ; To Node                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.005 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy            ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|reconfig_togxb_busy_reg[0] ; clk50        ; clk125      ; 4.000        ; -0.138     ; 0.844      ;
; 7.494 ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|reconfig_togxb_busy_reg[0] ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|reconfig_togxb_busy_reg[1] ; clk125       ; clk125      ; 8.000        ; -0.047     ; 0.446      ;
; 7.582 ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|fixedclk_div[0]            ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|fixedclk_div[0]            ; clk125       ; clk125      ; 8.000        ; -0.046     ; 0.359      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'n/a'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                ; To Node                                                                                                                                                                          ; Launch Clock                                                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 16.167 ; PCIE_RESET_N                                                                                                                                                             ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|receive_pcs0~OBSERVABLEQUADRESET       ; n/a                                                                                       ; n/a         ; 20.000       ; 0.000      ; 3.833      ;
; 16.167 ; PCIE_RESET_N                                                                                                                                                             ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIORESET        ; n/a                                                                                       ; n/a         ; 20.000       ; 0.000      ; 3.833      ;
; 16.167 ; PCIE_RESET_N                                                                                                                                                             ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0~OBSERVABLEQUADRESET      ; n/a                                                                                       ; n/a         ; 20.000       ; 0.000      ; 3.833      ;
; 16.800 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                                           ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -2.512     ; 0.688      ;
; 16.946 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                    ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -2.512     ; 0.542      ;
; 16.946 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                    ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -2.512     ; 0.542      ;
; 16.955 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                    ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -2.512     ; 0.533      ;
; 16.955 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                    ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -2.512     ; 0.533      ;
; 17.124 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; clk50                                                                                     ; n/a         ; 20.000       ; 0.029      ; 2.905      ;
; 18.566 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[1] ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk50                                                                                     ; n/a         ; 20.000       ; 0.042      ; 1.476      ;
; 18.580 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[0] ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk50                                                                                     ; n/a         ; 20.000       ; 0.042      ; 1.462      ;
; 18.739 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[2] ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk50                                                                                     ; n/a         ; 20.000       ; 0.042      ; 1.303      ;
; 18.789 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[1] ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk50                                                                                     ; n/a         ; 20.000       ; 0.042      ; 1.253      ;
; 18.789 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[2] ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk50                                                                                     ; n/a         ; 20.000       ; 0.042      ; 1.253      ;
; 18.825 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[0] ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk50                                                                                     ; n/a         ; 20.000       ; 0.042      ; 1.217      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK1_50'                                                                                                                                                                                                 ;
+--------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node           ; To Node                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.691 ; LCD_SD:lm|L_Addr[1] ; chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_0|altsyncram_44d1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK1_50      ; CLK1_50     ; 20.000       ; 0.116      ; 3.434      ;
; 16.843 ; LCD_SD:lm|L_Addr[2] ; chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_0|altsyncram_44d1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK1_50      ; CLK1_50     ; 20.000       ; 0.110      ; 3.276      ;
; 16.920 ; LCD_SD:lm|L_Addr[0] ; chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_0|altsyncram_44d1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK1_50      ; CLK1_50     ; 20.000       ; 0.116      ; 3.205      ;
; 16.952 ; LCD_SD:lm|L_Addr[4] ; chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_0|altsyncram_44d1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK1_50      ; CLK1_50     ; 20.000       ; 0.110      ; 3.167      ;
; 17.015 ; LCD_SD:lm|L_Addr[3] ; chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_0|altsyncram_44d1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK1_50      ; CLK1_50     ; 20.000       ; 0.110      ; 3.104      ;
; 17.585 ; LCD_SD:lm|state[0]  ; chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_0|altsyncram_44d1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK1_50      ; CLK1_50     ; 20.000       ; 0.116      ; 2.540      ;
; 17.648 ; LCD_SD:lm|L_Addr[5] ; chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_0|altsyncram_44d1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK1_50      ; CLK1_50     ; 20.000       ; 0.116      ; 2.477      ;
; 17.681 ; LCD_SD:lm|state[1]  ; chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_0|altsyncram_44d1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK1_50      ; CLK1_50     ; 20.000       ; 0.116      ; 2.444      ;
; 17.764 ; LCD_SD:lm|L_Addr[1] ; LCD_SD:lm|L_Addr[2]                                                                                                              ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.042     ; 2.181      ;
; 17.764 ; LCD_SD:lm|L_Addr[1] ; LCD_SD:lm|L_Addr[3]                                                                                                              ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.042     ; 2.181      ;
; 17.764 ; LCD_SD:lm|L_Addr[1] ; LCD_SD:lm|L_Addr[4]                                                                                                              ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.042     ; 2.181      ;
; 17.815 ; LCD_SD:lm|L_Addr[1] ; LCD_SD:lm|Delay[1]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.047     ; 2.125      ;
; 17.815 ; LCD_SD:lm|L_Addr[1] ; LCD_SD:lm|Delay[0]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.047     ; 2.125      ;
; 17.815 ; LCD_SD:lm|L_Addr[1] ; LCD_SD:lm|Delay[3]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.047     ; 2.125      ;
; 17.815 ; LCD_SD:lm|L_Addr[1] ; LCD_SD:lm|Delay[2]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.047     ; 2.125      ;
; 17.815 ; LCD_SD:lm|L_Addr[1] ; LCD_SD:lm|Delay[4]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.047     ; 2.125      ;
; 17.815 ; LCD_SD:lm|L_Addr[1] ; LCD_SD:lm|Delay[7]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.047     ; 2.125      ;
; 17.815 ; LCD_SD:lm|L_Addr[1] ; LCD_SD:lm|Delay[5]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.047     ; 2.125      ;
; 17.815 ; LCD_SD:lm|L_Addr[1] ; LCD_SD:lm|Delay[6]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.047     ; 2.125      ;
; 17.815 ; LCD_SD:lm|L_Addr[1] ; LCD_SD:lm|Delay[8]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.047     ; 2.125      ;
; 17.854 ; LCD_SD:lm|L_Addr[1] ; LCD_SD:lm|LCD_Controller:u0|next_state[0]                                                                                        ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.047     ; 2.086      ;
; 17.854 ; LCD_SD:lm|L_Addr[1] ; LCD_SD:lm|LCD_Controller:u0|next_state[1]                                                                                        ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.047     ; 2.086      ;
; 17.916 ; LCD_SD:lm|L_Addr[2] ; LCD_SD:lm|L_Addr[2]                                                                                                              ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.048     ; 2.023      ;
; 17.916 ; LCD_SD:lm|L_Addr[2] ; LCD_SD:lm|L_Addr[3]                                                                                                              ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.048     ; 2.023      ;
; 17.916 ; LCD_SD:lm|L_Addr[2] ; LCD_SD:lm|L_Addr[4]                                                                                                              ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.048     ; 2.023      ;
; 17.967 ; LCD_SD:lm|L_Addr[2] ; LCD_SD:lm|Delay[1]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.053     ; 1.967      ;
; 17.967 ; LCD_SD:lm|L_Addr[2] ; LCD_SD:lm|Delay[0]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.053     ; 1.967      ;
; 17.967 ; LCD_SD:lm|L_Addr[2] ; LCD_SD:lm|Delay[3]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.053     ; 1.967      ;
; 17.967 ; LCD_SD:lm|L_Addr[2] ; LCD_SD:lm|Delay[2]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.053     ; 1.967      ;
; 17.967 ; LCD_SD:lm|L_Addr[2] ; LCD_SD:lm|Delay[4]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.053     ; 1.967      ;
; 17.967 ; LCD_SD:lm|L_Addr[2] ; LCD_SD:lm|Delay[7]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.053     ; 1.967      ;
; 17.967 ; LCD_SD:lm|L_Addr[2] ; LCD_SD:lm|Delay[5]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.053     ; 1.967      ;
; 17.967 ; LCD_SD:lm|L_Addr[2] ; LCD_SD:lm|Delay[6]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.053     ; 1.967      ;
; 17.967 ; LCD_SD:lm|L_Addr[2] ; LCD_SD:lm|Delay[8]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.053     ; 1.967      ;
; 18.007 ; LCD_SD:lm|L_Addr[2] ; LCD_SD:lm|LCD_Controller:u0|next_state[0]                                                                                        ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.053     ; 1.927      ;
; 18.007 ; LCD_SD:lm|L_Addr[2] ; LCD_SD:lm|LCD_Controller:u0|next_state[1]                                                                                        ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.053     ; 1.927      ;
; 18.023 ; LCD_SD:lm|L_Addr[1] ; LCD_SD:lm|L_Addr[5]                                                                                                              ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.047     ; 1.917      ;
; 18.023 ; LCD_SD:lm|L_Addr[1] ; LCD_SD:lm|L_Addr[1]                                                                                                              ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.047     ; 1.917      ;
; 18.025 ; LCD_SD:lm|L_Addr[4] ; LCD_SD:lm|L_Addr[2]                                                                                                              ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.048     ; 1.914      ;
; 18.025 ; LCD_SD:lm|L_Addr[4] ; LCD_SD:lm|L_Addr[3]                                                                                                              ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.048     ; 1.914      ;
; 18.025 ; LCD_SD:lm|L_Addr[4] ; LCD_SD:lm|L_Addr[4]                                                                                                              ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.048     ; 1.914      ;
; 18.039 ; LCD_SD:lm|state[0]  ; LCD_SD:lm|Delay[1]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.047     ; 1.901      ;
; 18.039 ; LCD_SD:lm|state[0]  ; LCD_SD:lm|Delay[0]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.047     ; 1.901      ;
; 18.039 ; LCD_SD:lm|state[0]  ; LCD_SD:lm|Delay[3]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.047     ; 1.901      ;
; 18.039 ; LCD_SD:lm|state[0]  ; LCD_SD:lm|Delay[2]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.047     ; 1.901      ;
; 18.039 ; LCD_SD:lm|state[0]  ; LCD_SD:lm|Delay[4]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.047     ; 1.901      ;
; 18.039 ; LCD_SD:lm|state[0]  ; LCD_SD:lm|Delay[7]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.047     ; 1.901      ;
; 18.039 ; LCD_SD:lm|state[0]  ; LCD_SD:lm|Delay[5]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.047     ; 1.901      ;
; 18.039 ; LCD_SD:lm|state[0]  ; LCD_SD:lm|Delay[6]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.047     ; 1.901      ;
; 18.039 ; LCD_SD:lm|state[0]  ; LCD_SD:lm|Delay[8]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.047     ; 1.901      ;
; 18.076 ; LCD_SD:lm|L_Addr[4] ; LCD_SD:lm|Delay[1]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.053     ; 1.858      ;
; 18.076 ; LCD_SD:lm|L_Addr[4] ; LCD_SD:lm|Delay[0]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.053     ; 1.858      ;
; 18.076 ; LCD_SD:lm|L_Addr[4] ; LCD_SD:lm|Delay[3]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.053     ; 1.858      ;
; 18.076 ; LCD_SD:lm|L_Addr[4] ; LCD_SD:lm|Delay[2]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.053     ; 1.858      ;
; 18.076 ; LCD_SD:lm|L_Addr[4] ; LCD_SD:lm|Delay[4]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.053     ; 1.858      ;
; 18.076 ; LCD_SD:lm|L_Addr[4] ; LCD_SD:lm|Delay[7]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.053     ; 1.858      ;
; 18.076 ; LCD_SD:lm|L_Addr[4] ; LCD_SD:lm|Delay[5]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.053     ; 1.858      ;
; 18.076 ; LCD_SD:lm|L_Addr[4] ; LCD_SD:lm|Delay[6]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.053     ; 1.858      ;
; 18.076 ; LCD_SD:lm|L_Addr[4] ; LCD_SD:lm|Delay[8]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.053     ; 1.858      ;
; 18.084 ; LCD_SD:lm|L_Addr[1] ; LCD_SD:lm|L_Addr[0]                                                                                                              ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.047     ; 1.856      ;
; 18.088 ; LCD_SD:lm|L_Addr[3] ; LCD_SD:lm|L_Addr[2]                                                                                                              ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.048     ; 1.851      ;
; 18.088 ; LCD_SD:lm|L_Addr[3] ; LCD_SD:lm|L_Addr[3]                                                                                                              ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.048     ; 1.851      ;
; 18.088 ; LCD_SD:lm|L_Addr[3] ; LCD_SD:lm|L_Addr[4]                                                                                                              ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.048     ; 1.851      ;
; 18.101 ; LCD_SD:lm|state[1]  ; LCD_SD:lm|Delay[1]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.047     ; 1.839      ;
; 18.101 ; LCD_SD:lm|state[1]  ; LCD_SD:lm|Delay[0]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.047     ; 1.839      ;
; 18.101 ; LCD_SD:lm|state[1]  ; LCD_SD:lm|Delay[3]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.047     ; 1.839      ;
; 18.101 ; LCD_SD:lm|state[1]  ; LCD_SD:lm|Delay[2]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.047     ; 1.839      ;
; 18.101 ; LCD_SD:lm|state[1]  ; LCD_SD:lm|Delay[4]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.047     ; 1.839      ;
; 18.101 ; LCD_SD:lm|state[1]  ; LCD_SD:lm|Delay[7]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.047     ; 1.839      ;
; 18.101 ; LCD_SD:lm|state[1]  ; LCD_SD:lm|Delay[5]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.047     ; 1.839      ;
; 18.101 ; LCD_SD:lm|state[1]  ; LCD_SD:lm|Delay[6]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.047     ; 1.839      ;
; 18.101 ; LCD_SD:lm|state[1]  ; LCD_SD:lm|Delay[8]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.047     ; 1.839      ;
; 18.116 ; LCD_SD:lm|L_Addr[4] ; LCD_SD:lm|LCD_Controller:u0|next_state[0]                                                                                        ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.053     ; 1.818      ;
; 18.116 ; LCD_SD:lm|L_Addr[4] ; LCD_SD:lm|LCD_Controller:u0|next_state[1]                                                                                        ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.053     ; 1.818      ;
; 18.128 ; LCD_SD:lm|L_Addr[1] ; LCD_SD:lm|Delay[9]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.042     ; 1.817      ;
; 18.128 ; LCD_SD:lm|L_Addr[1] ; LCD_SD:lm|Delay[11]                                                                                                              ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.042     ; 1.817      ;
; 18.128 ; LCD_SD:lm|L_Addr[1] ; LCD_SD:lm|Delay[10]                                                                                                              ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.042     ; 1.817      ;
; 18.128 ; LCD_SD:lm|L_Addr[1] ; LCD_SD:lm|Delay[15]                                                                                                              ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.042     ; 1.817      ;
; 18.128 ; LCD_SD:lm|L_Addr[1] ; LCD_SD:lm|Delay[12]                                                                                                              ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.042     ; 1.817      ;
; 18.128 ; LCD_SD:lm|L_Addr[1] ; LCD_SD:lm|Delay[13]                                                                                                              ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.042     ; 1.817      ;
; 18.128 ; LCD_SD:lm|L_Addr[1] ; LCD_SD:lm|Delay[14]                                                                                                              ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.042     ; 1.817      ;
; 18.128 ; LCD_SD:lm|L_Addr[1] ; LCD_SD:lm|Delay[17]                                                                                                              ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.042     ; 1.817      ;
; 18.128 ; LCD_SD:lm|L_Addr[1] ; LCD_SD:lm|Delay[16]                                                                                                              ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.042     ; 1.817      ;
; 18.139 ; LCD_SD:lm|L_Addr[3] ; LCD_SD:lm|Delay[1]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.053     ; 1.795      ;
; 18.139 ; LCD_SD:lm|L_Addr[3] ; LCD_SD:lm|Delay[0]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.053     ; 1.795      ;
; 18.139 ; LCD_SD:lm|L_Addr[3] ; LCD_SD:lm|Delay[3]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.053     ; 1.795      ;
; 18.139 ; LCD_SD:lm|L_Addr[3] ; LCD_SD:lm|Delay[2]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.053     ; 1.795      ;
; 18.139 ; LCD_SD:lm|L_Addr[3] ; LCD_SD:lm|Delay[4]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.053     ; 1.795      ;
; 18.139 ; LCD_SD:lm|L_Addr[3] ; LCD_SD:lm|Delay[7]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.053     ; 1.795      ;
; 18.139 ; LCD_SD:lm|L_Addr[3] ; LCD_SD:lm|Delay[5]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.053     ; 1.795      ;
; 18.139 ; LCD_SD:lm|L_Addr[3] ; LCD_SD:lm|Delay[6]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.053     ; 1.795      ;
; 18.139 ; LCD_SD:lm|L_Addr[3] ; LCD_SD:lm|Delay[8]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.053     ; 1.795      ;
; 18.179 ; LCD_SD:lm|L_Addr[3] ; LCD_SD:lm|LCD_Controller:u0|next_state[0]                                                                                        ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.053     ; 1.755      ;
; 18.179 ; LCD_SD:lm|L_Addr[3] ; LCD_SD:lm|LCD_Controller:u0|next_state[1]                                                                                        ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.053     ; 1.755      ;
; 18.180 ; LCD_SD:lm|L_Addr[2] ; LCD_SD:lm|L_Addr[5]                                                                                                              ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.053     ; 1.754      ;
; 18.180 ; LCD_SD:lm|L_Addr[2] ; LCD_SD:lm|L_Addr[1]                                                                                                              ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.053     ; 1.754      ;
; 18.236 ; LCD_SD:lm|L_Addr[2] ; LCD_SD:lm|L_Addr[0]                                                                                                              ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.053     ; 1.698      ;
; 18.240 ; LCD_SD:lm|L_Addr[0] ; LCD_SD:lm|L_Addr[5]                                                                                                              ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.047     ; 1.700      ;
; 18.249 ; LCD_SD:lm|L_Addr[5] ; LCD_SD:lm|Delay[1]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.047     ; 1.691      ;
; 18.249 ; LCD_SD:lm|L_Addr[5] ; LCD_SD:lm|Delay[0]                                                                                                               ; CLK1_50      ; CLK1_50     ; 20.000       ; -0.047     ; 1.691      ;
+--------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                        ; To Node                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.785 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                        ; clk50        ; clk50       ; 20.000       ; -0.044     ; 3.158      ;
; 16.838 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                  ; clk50        ; clk50       ; 20.000       ; -0.044     ; 3.105      ;
; 16.859 ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|wire_cent_unit0_dprioout                                                               ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[0]      ; clk50        ; clk50       ; 20.000       ; -0.079     ; 3.049      ;
; 16.886 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                        ; clk50        ; clk50       ; 20.000       ; -0.044     ; 3.057      ;
; 16.939 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                  ; clk50        ; clk50       ; 20.000       ; -0.044     ; 3.004      ;
; 16.972 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                        ; clk50        ; clk50       ; 20.000       ; -0.044     ; 2.971      ;
; 17.025 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                  ; clk50        ; clk50       ; 20.000       ; -0.044     ; 2.918      ;
; 17.084 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD         ; clk50        ; clk50       ; 20.000       ; -0.044     ; 2.859      ;
; 17.130 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[5]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                        ; clk50        ; clk50       ; 20.000       ; -0.044     ; 2.813      ;
; 17.133 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[7]  ; clk50        ; clk50       ; 20.000       ; -0.052     ; 2.802      ;
; 17.145 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[23]        ; clk50        ; clk50       ; 20.000       ; -0.052     ; 2.790      ;
; 17.183 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[5]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                  ; clk50        ; clk50       ; 20.000       ; -0.044     ; 2.760      ;
; 17.185 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD         ; clk50        ; clk50       ; 20.000       ; -0.044     ; 2.758      ;
; 17.194 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[4]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                        ; clk50        ; clk50       ; 20.000       ; -0.044     ; 2.749      ;
; 17.222 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[7]  ; clk50        ; clk50       ; 20.000       ; -0.052     ; 2.713      ;
; 17.234 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[23]        ; clk50        ; clk50       ; 20.000       ; -0.052     ; 2.701      ;
; 17.247 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[4]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                  ; clk50        ; clk50       ; 20.000       ; -0.044     ; 2.696      ;
; 17.252 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[20]        ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.681      ;
; 17.260 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24] ; clk50        ; clk50       ; 20.000       ; -0.052     ; 2.675      ;
; 17.271 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD         ; clk50        ; clk50       ; 20.000       ; -0.044     ; 2.672      ;
; 17.310 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[3]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                        ; clk50        ; clk50       ; 20.000       ; -0.044     ; 2.633      ;
; 17.314 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[7]  ; clk50        ; clk50       ; 20.000       ; -0.052     ; 2.621      ;
; 17.326 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[23]        ; clk50        ; clk50       ; 20.000       ; -0.052     ; 2.609      ;
; 17.331 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[4]  ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.602      ;
; 17.337 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[25] ; clk50        ; clk50       ; 20.000       ; -0.043     ; 2.607      ;
; 17.353 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[20]        ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.580      ;
; 17.363 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[3]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                  ; clk50        ; clk50       ; 20.000       ; -0.044     ; 2.580      ;
; 17.365 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24] ; clk50        ; clk50       ; 20.000       ; -0.052     ; 2.570      ;
; 17.375 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[7]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                        ; clk50        ; clk50       ; 20.000       ; -0.044     ; 2.568      ;
; 17.382 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[10] ; clk50        ; clk50       ; 20.000       ; -0.043     ; 2.562      ;
; 17.397 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[31]                                               ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLE_DPRIO_IN           ; clk50        ; clk50       ; 20.000       ; -0.021     ; 1.849      ;
; 17.399 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[20] ; clk50        ; clk50       ; 20.000       ; -0.038     ; 2.550      ;
; 17.409 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[23] ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.524      ;
; 17.409 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[8]  ; clk50        ; clk50       ; 20.000       ; -0.052     ; 2.526      ;
; 17.411 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[24]        ; clk50        ; clk50       ; 20.000       ; -0.052     ; 2.524      ;
; 17.428 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[7]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                  ; clk50        ; clk50       ; 20.000       ; -0.044     ; 2.515      ;
; 17.429 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[5]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD         ; clk50        ; clk50       ; 20.000       ; -0.044     ; 2.514      ;
; 17.432 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[4]  ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.501      ;
; 17.439 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[20]        ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.494      ;
; 17.443 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[25] ; clk50        ; clk50       ; 20.000       ; -0.043     ; 2.501      ;
; 17.444 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[6]  ; clk50        ; clk50       ; 20.000       ; -0.052     ; 2.491      ;
; 17.450 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24] ; clk50        ; clk50       ; 20.000       ; -0.052     ; 2.485      ;
; 17.469 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[10] ; clk50        ; clk50       ; 20.000       ; -0.043     ; 2.475      ;
; 17.471 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[5]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[7]  ; clk50        ; clk50       ; 20.000       ; -0.052     ; 2.464      ;
; 17.474 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[8]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                        ; clk50        ; clk50       ; 20.000       ; -0.044     ; 2.469      ;
; 17.475 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[13]        ; clk50        ; clk50       ; 20.000       ; -0.044     ; 2.468      ;
; 17.483 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[5]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[23]        ; clk50        ; clk50       ; 20.000       ; -0.052     ; 2.452      ;
; 17.493 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[4]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD         ; clk50        ; clk50       ; 20.000       ; -0.044     ; 2.450      ;
; 17.498 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[23] ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.435      ;
; 17.500 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[15]                                               ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLE_DPRIO_IN           ; clk50        ; clk50       ; 20.000       ; -0.021     ; 1.746      ;
; 17.500 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[20] ; clk50        ; clk50       ; 20.000       ; -0.038     ; 2.449      ;
; 17.504 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[4] ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLE_DPRIO_IN           ; clk50        ; clk50       ; 20.000       ; -0.008     ; 1.755      ;
; 17.514 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[8]  ; clk50        ; clk50       ; 20.000       ; -0.052     ; 2.421      ;
; 17.515 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[22]        ; clk50        ; clk50       ; 20.000       ; -0.052     ; 2.420      ;
; 17.516 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[24]        ; clk50        ; clk50       ; 20.000       ; -0.052     ; 2.419      ;
; 17.518 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[4]  ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.415      ;
; 17.527 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[8]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                  ; clk50        ; clk50       ; 20.000       ; -0.044     ; 2.416      ;
; 17.527 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[4]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[7]  ; clk50        ; clk50       ; 20.000       ; -0.052     ; 2.408      ;
; 17.527 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[25] ; clk50        ; clk50       ; 20.000       ; -0.043     ; 2.417      ;
; 17.529 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[0]                                                         ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLE_DPRIO_IN           ; clk50        ; clk50       ; 20.000       ; -0.011     ; 1.727      ;
; 17.531 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[6]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                        ; clk50        ; clk50       ; 20.000       ; -0.044     ; 2.412      ;
; 17.537 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[26]        ; clk50        ; clk50       ; 20.000       ; -0.043     ; 2.407      ;
; 17.538 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[6]  ; clk50        ; clk50       ; 20.000       ; -0.052     ; 2.397      ;
; 17.539 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[4]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[23]        ; clk50        ; clk50       ; 20.000       ; -0.052     ; 2.396      ;
; 17.542 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[1]                                                         ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLE_DPRIO_IN           ; clk50        ; clk50       ; 20.000       ; -0.011     ; 1.714      ;
; 17.561 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[10] ; clk50        ; clk50       ; 20.000       ; -0.043     ; 2.383      ;
; 17.572 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|state_mc_reg[0]                                                         ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLE_DPRIO_IN           ; clk50        ; clk50       ; 20.000       ; -0.011     ; 1.684      ;
; 17.584 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[6]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                  ; clk50        ; clk50       ; 20.000       ; -0.044     ; 2.359      ;
; 17.586 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[20] ; clk50        ; clk50       ; 20.000       ; -0.038     ; 2.363      ;
; 17.590 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[23] ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.343      ;
; 17.597 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[5]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[20]        ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.336      ;
; 17.598 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[5]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24] ; clk50        ; clk50       ; 20.000       ; -0.052     ; 2.337      ;
; 17.599 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[8]  ; clk50        ; clk50       ; 20.000       ; -0.052     ; 2.336      ;
; 17.601 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[24]        ; clk50        ; clk50       ; 20.000       ; -0.052     ; 2.334      ;
; 17.604 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[5]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[25] ; clk50        ; clk50       ; 20.000       ; -0.043     ; 2.340      ;
; 17.607 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[18] ; clk50        ; clk50       ; 20.000       ; -0.038     ; 2.342      ;
; 17.609 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[3]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD         ; clk50        ; clk50       ; 20.000       ; -0.044     ; 2.334      ;
; 17.609 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[22]        ; clk50        ; clk50       ; 20.000       ; -0.052     ; 2.326      ;
; 17.613 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[5]  ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.320      ;
; 17.624 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[26]        ; clk50        ; clk50       ; 20.000       ; -0.043     ; 2.320      ;
; 17.625 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[21]        ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.308      ;
; 17.628 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[6]  ; clk50        ; clk50       ; 20.000       ; -0.052     ; 2.307      ;
; 17.638 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[3]  ; clk50        ; clk50       ; 20.000       ; -0.038     ; 2.311      ;
; 17.639 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[2]  ; clk50        ; clk50       ; 20.000       ; -0.038     ; 2.310      ;
; 17.639 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[3]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[7]  ; clk50        ; clk50       ; 20.000       ; -0.052     ; 2.296      ;
; 17.644 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[19] ; clk50        ; clk50       ; 20.000       ; -0.038     ; 2.305      ;
; 17.651 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[3]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[23]        ; clk50        ; clk50       ; 20.000       ; -0.052     ; 2.284      ;
; 17.655 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[22] ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.278      ;
; 17.659 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[4]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24] ; clk50        ; clk50       ; 20.000       ; -0.052     ; 2.276      ;
; 17.661 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[4]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[20]        ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.272      ;
; 17.664 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[19]        ; clk50        ; clk50       ; 20.000       ; -0.043     ; 2.280      ;
; 17.664 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[13]        ; clk50        ; clk50       ; 20.000       ; -0.044     ; 2.279      ;
; 17.669 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[4]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[25] ; clk50        ; clk50       ; 20.000       ; -0.043     ; 2.275      ;
; 17.669 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[5]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[10] ; clk50        ; clk50       ; 20.000       ; -0.043     ; 2.275      ;
; 17.674 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[7]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD         ; clk50        ; clk50       ; 20.000       ; -0.044     ; 2.269      ;
; 17.676 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[5]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[4]  ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.257      ;
; 17.677 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[2]                                                         ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLE_DPRIO_IN           ; clk50        ; clk50       ; 20.000       ; -0.011     ; 1.579      ;
; 17.691 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[21] ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.242      ;
; 17.695 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[3]                                                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[10] ; clk50        ; clk50       ; 20.000       ; -0.043     ; 2.249      ;
; 17.696 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[0]                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                  ; clk50        ; clk50       ; 20.000       ; -0.038     ; 2.253      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                                             ; Launch Clock                                                                              ; Latch Clock                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.056 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[3]                                                                                                                                                             ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a3~porta_datain_reg0                                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.252      ; 0.412      ;
; 0.062 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[6]                                                                                                                                                             ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a3~porta_datain_reg0                                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.252      ; 0.418      ;
; 0.077 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[47]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a42~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.238      ; 0.419      ;
; 0.087 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|rPos[1]                                                                                                                                                                                                                                        ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:mapRam|altsyncram:rRAM_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.251      ; 0.442      ;
; 0.096 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[7]                                                                                                                               ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a9~portb_address_reg0                                                                                                         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.443      ;
; 0.096 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|rPos[4]                                                                                                                                                                                                                                        ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:mapRam|altsyncram:rRAM_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.251      ; 0.451      ;
; 0.098 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rTag[0]                                                                                                                                                                                                       ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:mapRam|altsyncram:rRAM_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.253      ; 0.455      ;
; 0.098 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rTag[3]                                                                                                                                                                                                       ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:mapRam|altsyncram:rRAM_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.253      ; 0.455      ;
; 0.100 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rTag[2]                                                                                                                                                                                                         ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ram_1clk_1w_1r:countRam|altsyncram:rRAM_rtl_0|altsyncram_etg1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.253      ; 0.457      ;
; 0.103 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|rPos[2]                                                                                                                                                                                                                                        ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:mapRam|altsyncram:rRAM_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.251      ; 0.458      ;
; 0.104 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rTag[1]                                                                                                                                                                                                       ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:mapRam|altsyncram:rRAM_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.253      ; 0.461      ;
; 0.109 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[43]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a42~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.251      ; 0.464      ;
; 0.111 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[63]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.240      ; 0.455      ;
; 0.115 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[42]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a42~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.251      ; 0.470      ;
; 0.115 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rTag[1]                                                                                                                                                                                                         ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ram_1clk_1w_1r:countRam|altsyncram:rRAM_rtl_0|altsyncram_etg1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.253      ; 0.472      ;
; 0.118 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[52]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a51~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.249      ; 0.471      ;
; 0.118 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[11]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a3~porta_datain_reg0                                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.465      ;
; 0.118 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rTag[25]                                                                                                                                                                                                        ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:pktRam|altsyncram:rRAM_rtl_0|altsyncram_40h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.248      ; 0.470      ;
; 0.119 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[54]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a51~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.249      ; 0.472      ;
; 0.119 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[40]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a33~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.258      ; 0.481      ;
; 0.119 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[60]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.247      ; 0.470      ;
; 0.120 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[52]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a51~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.245      ; 0.469      ;
; 0.122 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[62]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.249      ; 0.475      ;
; 0.122 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[1]                                                                                                                                                             ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.252      ; 0.478      ;
; 0.122 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rPos[5]                                                                                                                                                                                                         ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ram_1clk_1w_1r:posRam|altsyncram:rRAM_rtl_0|altsyncram_40h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.244      ; 0.470      ;
; 0.123 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[31]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.240      ; 0.467      ;
; 0.124 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|rRdPtr[1]                                                                                                                                                                             ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a3~portb_address_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.240      ; 0.468      ;
; 0.125 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[55]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a51~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.242      ; 0.471      ;
; 0.125 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[9]                                                                                                                                                             ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a3~porta_datain_reg0                                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.472      ;
; 0.126 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[29]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.232      ; 0.462      ;
; 0.126 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[30]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.249      ; 0.479      ;
; 0.126 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[21]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.259      ; 0.489      ;
; 0.127 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[49]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a42~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.237      ; 0.468      ;
; 0.128 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[51]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a51~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.230      ; 0.462      ;
; 0.128 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[28]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.241      ; 0.473      ;
; 0.128 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[29]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.230      ; 0.462      ;
; 0.128 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[10]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a3~porta_datain_reg0                                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.475      ;
; 0.129 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|rData[10]                                                                                                                                                                       ; chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_1|altsyncram_u0h1:auto_generated|ram_block1a3~porta_datain_reg0                                                                                                                                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.476      ;
; 0.129 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|rData[35]                                                                                                                                                                       ; chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_1|altsyncram_u0h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.247      ; 0.480      ;
; 0.129 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[58]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a51~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.242      ; 0.475      ;
; 0.129 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[2]                                                                                                                                                             ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.252      ; 0.485      ;
; 0.129 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[24]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.259      ; 0.492      ;
; 0.129 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[25]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.259      ; 0.492      ;
; 0.130 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|rData[62]                                                                                                                                                                       ; chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_1|altsyncram_u0h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.240      ; 0.474      ;
; 0.130 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|rWrPtr[1]                                             ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_69h1:auto_generated|ram_block1a27~porta_address_reg0 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.242      ; 0.476      ;
; 0.130 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[42]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a42~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.232      ; 0.466      ;
; 0.130 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[47]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a42~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.255      ; 0.489      ;
; 0.132 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|rWrPtr[0]                                                                                                        ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_83h1:auto_generated|ram_block1a27~porta_address_reg0                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.234      ; 0.470      ;
; 0.132 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[19]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.250      ; 0.486      ;
; 0.132 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[25]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.250      ; 0.486      ;
; 0.133 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|rData[34]                                                                                                                                                                       ; chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_1|altsyncram_u0h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.247      ; 0.484      ;
; 0.133 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|rData[50]                                                                                                                                                                       ; chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_1|altsyncram_u0h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.244      ; 0.481      ;
; 0.133 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[53]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a51~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.242      ; 0.479      ;
; 0.133 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[45]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a42~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.237      ; 0.474      ;
; 0.133 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[0]                                                                                                                                                             ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.252      ; 0.489      ;
; 0.134 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|rRdPtr[0]                                             ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_69h1:auto_generated|ram_block1a18~portb_address_reg0 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.481      ;
; 0.134 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rWords[23]                                                                                                                                                                                                      ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:pktRam|altsyncram:rRAM_rtl_0|altsyncram_40h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                      ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.226      ; 0.464      ;
; 0.134 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rCount[1]                                                                                                                                                                                                       ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ram_1clk_1w_1r:countRam|altsyncram:rRAM_rtl_0|altsyncram_etg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.244      ; 0.482      ;
; 0.135 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|rData[12]                                                                                                                                                                       ; chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_1|altsyncram_u0h1:auto_generated|ram_block1a3~porta_datain_reg0                                                                                                                                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.240      ; 0.479      ;
; 0.135 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|rData[37]                                                                                                                                                                       ; chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_1|altsyncram_u0h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.247      ; 0.486      ;
; 0.135 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[50]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a42~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.230      ; 0.469      ;
; 0.135 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[18]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.250      ; 0.489      ;
; 0.135 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rPos[1]                                                                                                                                                                                                         ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ram_1clk_1w_1r:posRam|altsyncram:rRAM_rtl_0|altsyncram_40h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.244      ; 0.483      ;
; 0.135 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rDataAddr[1]                                                                                                                                                                                                  ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|altsyncram:rRAM_rtl_0|altsyncram_k9h1:auto_generated|ram_block1a12~portb_address_reg0                                                                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.246      ; 0.485      ;
; 0.137 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|rWrPtr[8]                                             ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_69h1:auto_generated|ram_block1a9~porta_address_reg0  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.484      ;
; 0.137 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[48]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a42~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.237      ; 0.478      ;
; 0.138 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][21] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_69h1:auto_generated|ram_block1a18~porta_datain_reg0  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.230      ; 0.472      ;
; 0.138 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][23] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_69h1:auto_generated|ram_block1a18~porta_datain_reg0  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.228      ; 0.470      ;
; 0.138 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][31] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_69h1:auto_generated|ram_block1a27~porta_datain_reg0  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.231      ; 0.473      ;
; 0.138 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[57]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a51~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.242      ; 0.484      ;
; 0.138 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[61]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.230      ; 0.472      ;
; 0.138 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rAddr[9]                                                                                                                                                                                                        ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|altsyncram:rRAM_rtl_0|altsyncram_k9h1:auto_generated|ram_block1a20~porta_address_reg0                                                                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.226      ; 0.468      ;
; 0.138 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rPos[3]                                                                                                                                                                                                         ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ram_1clk_1w_1r:posRam|altsyncram:rRAM_rtl_0|altsyncram_40h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.244      ; 0.486      ;
; 0.139 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][19] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_69h1:auto_generated|ram_block1a18~porta_datain_reg0  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.225      ; 0.468      ;
; 0.139 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[56]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a51~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.230      ; 0.473      ;
; 0.140 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|rWrPtr[3]                                                                                                                                                        ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_04h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                          ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.231      ; 0.475      ;
; 0.141 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|rWrPtr[0]                                             ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_69h1:auto_generated|ram_block1a9~porta_address_reg0  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.244      ; 0.489      ;
; 0.141 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|rWrPtr[4]                                                                                                                                                        ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_04h1:auto_generated|ram_block1a27~porta_address_reg0                                                                                                         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.229      ; 0.474      ;
; 0.141 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[59]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a51~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.236      ; 0.481      ;
; 0.141 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rDataAddr[3]                                                                                                                                                                                                  ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|altsyncram:rRAM_rtl_0|altsyncram_k9h1:auto_generated|ram_block1a12~portb_address_reg0                                                                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.246      ; 0.491      ;
; 0.142 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|rRdPtr[4]                                                                                                                                                                             ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.229      ; 0.475      ;
; 0.143 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|rData[63]                                                                                                                                                                       ; chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_1|altsyncram_u0h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.240      ; 0.487      ;
; 0.143 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|altshift_taps:rValsProp_rtl_0|shift_taps_1am:auto_generated|dffe3a[0]                                                                                                              ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|altshift_taps:rValsProp_rtl_0|shift_taps_1am:auto_generated|altsyncram_jo31:altsyncram4|ram_block5a0~portb_address_reg0                                                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.230      ; 0.477      ;
; 0.144 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|rData[3]                                                                                                                                                                        ; chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_0|altsyncram_44d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.242      ; 0.490      ;
; 0.144 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|rWrPtr[1]                                             ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_69h1:auto_generated|ram_block1a9~porta_address_reg0  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.238      ; 0.486      ;
; 0.144 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|rWrPtr[1]                                             ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_69h1:auto_generated|ram_block1a0~porta_address_reg0  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.240      ; 0.488      ;
; 0.144 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|rDout[43]                                                                                                                                ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_04h1:auto_generated|ram_block1a9~porta_datain_reg0                                                                                                           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.232      ; 0.480      ;
; 0.144 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedData[8]                                                                                                                                                             ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a3~porta_datain_reg0                                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.491      ;
; 0.145 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|altshift_taps:rValsProp_rtl_0|shift_taps_1am:auto_generated|cntr_0tf:cntr1|counter_reg_bit[1]                                                                                      ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|altshift_taps:rValsProp_rtl_0|shift_taps_1am:auto_generated|altsyncram_jo31:altsyncram4|ram_block5a0~porta_address_reg0                                                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.228      ; 0.477      ;
; 0.145 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|rWrPtr[5]                                             ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_69h1:auto_generated|ram_block1a9~porta_address_reg0  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.240      ; 0.489      ;
; 0.145 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][87]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_e0h1:auto_generated|ram_block1a0~porta_datain_reg0                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.227      ; 0.476      ;
; 0.146 ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|rWrPtr[5]                                             ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_69h1:auto_generated|ram_block1a9~porta_address_reg0  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.240      ; 0.490      ;
; 0.146 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[55]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a51~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.232      ; 0.482      ;
; 0.146 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|rWrPtr[5]                                                                                                                                                                             ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a32~porta_address_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.237      ; 0.487      ;
; 0.146 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|rRdPtr[5]                                                                                                                                                                             ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a18~portb_address_reg0                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.236      ; 0.486      ;
; 0.146 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rAddr[12]                                                                                                                                                                                                       ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_k9h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.224      ; 0.474      ;
; 0.146 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rTag[13]                                                                                                                                                                                                        ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ram_1clk_1w_1r:posRam|altsyncram:rRAM_rtl_0|altsyncram_40h1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                      ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.247      ; 0.497      ;
; 0.147 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|altshift_taps:rValsProp_rtl_0|shift_taps_1am:auto_generated|cntr_0tf:cntr1|counter_reg_bit[0]                                                                                      ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|altshift_taps:rValsProp_rtl_0|shift_taps_1am:auto_generated|altsyncram_jo31:altsyncram4|ram_block5a0~porta_address_reg0                                                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.228      ; 0.479      ;
; 0.147 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|rRdPtr[8]                                                                                                                                                        ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_04h1:auto_generated|ram_block1a27~portb_address_reg0                                                                                                         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.232      ; 0.483      ;
; 0.147 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedData[57]                                                                                                                                                            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a51~porta_datain_reg0                                                                                                                               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.236      ; 0.487      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK1_50'                                                                                                                                ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.176 ; LCD_SD:lm|LCD_Controller:u0|LCD_EN        ; LCD_SD:lm|LCD_Controller:u0|LCD_EN        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; LCD_SD:lm|L_Addr[0]                       ; LCD_SD:lm|L_Addr[0]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; LCD_SD:lm|state[1]                        ; LCD_SD:lm|state[1]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; LCD_SD:lm|LCD_Controller:u0|LCD_DONE      ; LCD_SD:lm|LCD_Controller:u0|LCD_DONE      ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; LCD_SD:lm|LCD_Controller:u0|counter[4]    ; LCD_SD:lm|LCD_Controller:u0|counter[4]    ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; LCD_SD:lm|LCD_Controller:u0|counter[0]    ; LCD_SD:lm|LCD_Controller:u0|counter[0]    ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; LCD_SD:lm|LCD_Controller:u0|counter[1]    ; LCD_SD:lm|LCD_Controller:u0|counter[1]    ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; LCD_SD:lm|LCD_Controller:u0|counter[2]    ; LCD_SD:lm|LCD_Controller:u0|counter[2]    ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; LCD_SD:lm|LCD_Controller:u0|counter[3]    ; LCD_SD:lm|LCD_Controller:u0|counter[3]    ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.047      ; 0.307      ;
; 0.185 ; LCD_SD:lm|Delay[17]                       ; LCD_SD:lm|Delay[17]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.048      ; 0.317      ;
; 0.203 ; LCD_SD:lm|LCD_Controller:u0|state[0]      ; LCD_SD:lm|LCD_Controller:u0|LCD_DONE      ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.047      ; 0.334      ;
; 0.208 ; LCD_SD:lm|LCD_Controller:u0|state[0]      ; LCD_SD:lm|LCD_Controller:u0|LCD_EN        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.047      ; 0.339      ;
; 0.251 ; LCD_SD:lm|LCD_Controller:u0|next_state[1] ; LCD_SD:lm|LCD_Controller:u0|state[1]      ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.047      ; 0.382      ;
; 0.282 ; LCD_SD:lm|LCD_Controller:u0|state[0]      ; LCD_SD:lm|LCD_Controller:u0|next_state[1] ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.047      ; 0.413      ;
; 0.288 ; LCD_SD:lm|Delay[9]                        ; LCD_SD:lm|Delay[9]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.048      ; 0.420      ;
; 0.288 ; LCD_SD:lm|LCD_Controller:u0|state[0]      ; LCD_SD:lm|LCD_Controller:u0|next_state[0] ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.047      ; 0.419      ;
; 0.290 ; LCD_SD:lm|Delay[1]                        ; LCD_SD:lm|Delay[1]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.047      ; 0.421      ;
; 0.290 ; LCD_SD:lm|Delay[11]                       ; LCD_SD:lm|Delay[11]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.048      ; 0.422      ;
; 0.290 ; LCD_SD:lm|Delay[10]                       ; LCD_SD:lm|Delay[10]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.048      ; 0.422      ;
; 0.290 ; LCD_SD:lm|Delay[15]                       ; LCD_SD:lm|Delay[15]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.048      ; 0.422      ;
; 0.291 ; LCD_SD:lm|Delay[13]                       ; LCD_SD:lm|Delay[13]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.048      ; 0.423      ;
; 0.292 ; LCD_SD:lm|Delay[2]                        ; LCD_SD:lm|Delay[2]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.047      ; 0.423      ;
; 0.292 ; LCD_SD:lm|Delay[14]                       ; LCD_SD:lm|Delay[14]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.048      ; 0.424      ;
; 0.292 ; LCD_SD:lm|Delay[16]                       ; LCD_SD:lm|Delay[16]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.048      ; 0.424      ;
; 0.297 ; LCD_SD:lm|Delay[7]                        ; LCD_SD:lm|Delay[7]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.047      ; 0.428      ;
; 0.298 ; LCD_SD:lm|Delay[0]                        ; LCD_SD:lm|Delay[0]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.047      ; 0.429      ;
; 0.298 ; LCD_SD:lm|Delay[3]                        ; LCD_SD:lm|Delay[3]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.047      ; 0.429      ;
; 0.298 ; LCD_SD:lm|Delay[5]                        ; LCD_SD:lm|Delay[5]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.047      ; 0.429      ;
; 0.298 ; LCD_SD:lm|Delay[6]                        ; LCD_SD:lm|Delay[6]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.047      ; 0.429      ;
; 0.298 ; LCD_SD:lm|Delay[8]                        ; LCD_SD:lm|Delay[8]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.047      ; 0.429      ;
; 0.298 ; LCD_SD:lm|Delay[12]                       ; LCD_SD:lm|Delay[12]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.048      ; 0.430      ;
; 0.299 ; LCD_SD:lm|Delay[4]                        ; LCD_SD:lm|Delay[4]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.047      ; 0.430      ;
; 0.302 ; LCD_SD:lm|LCD_Controller:u0|LCD_DONE      ; LCD_SD:lm|state[1]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.047      ; 0.433      ;
; 0.308 ; LCD_SD:lm|LCD_Controller:u0|state[1]      ; LCD_SD:lm|LCD_Controller:u0|LCD_DONE      ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.047      ; 0.439      ;
; 0.319 ; LCD_SD:lm|LCD_Controller:u0|state[1]      ; LCD_SD:lm|LCD_Controller:u0|LCD_EN        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.047      ; 0.450      ;
; 0.365 ; LCD_SD:lm|LCD_Controller:u0|next_state[0] ; LCD_SD:lm|LCD_Controller:u0|state[0]      ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.047      ; 0.496      ;
; 0.383 ; LCD_SD:lm|state[0]                        ; LCD_SD:lm|state[1]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.047      ; 0.514      ;
; 0.388 ; LCD_SD:lm|LCD_Controller:u0|state[1]      ; LCD_SD:lm|LCD_Controller:u0|counter[4]    ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.047      ; 0.519      ;
; 0.391 ; LCD_SD:lm|LCD_Controller:u0|state[1]      ; LCD_SD:lm|LCD_Controller:u0|next_state[1] ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.047      ; 0.522      ;
; 0.395 ; LCD_SD:lm|LCD_Controller:u0|state[0]      ; LCD_SD:lm|LCD_Controller:u0|counter[4]    ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.047      ; 0.526      ;
; 0.402 ; LCD_SD:lm|L_Addr[5]                       ; LCD_SD:lm|state[1]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.047      ; 0.533      ;
; 0.437 ; LCD_SD:lm|Delay[9]                        ; LCD_SD:lm|Delay[10]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.048      ; 0.569      ;
; 0.439 ; LCD_SD:lm|Delay[1]                        ; LCD_SD:lm|Delay[2]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.047      ; 0.570      ;
; 0.439 ; LCD_SD:lm|Delay[15]                       ; LCD_SD:lm|Delay[16]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.048      ; 0.571      ;
; 0.439 ; LCD_SD:lm|Delay[11]                       ; LCD_SD:lm|Delay[12]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.048      ; 0.571      ;
; 0.440 ; LCD_SD:lm|Delay[13]                       ; LCD_SD:lm|Delay[14]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.048      ; 0.572      ;
; 0.444 ; LCD_SD:lm|LCD_Controller:u0|counter[4]    ; LCD_SD:lm|LCD_Controller:u0|counter[0]    ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.047      ; 0.575      ;
; 0.445 ; LCD_SD:lm|LCD_Controller:u0|counter[4]    ; LCD_SD:lm|LCD_Controller:u0|counter[1]    ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.047      ; 0.576      ;
; 0.445 ; LCD_SD:lm|Delay[0]                        ; LCD_SD:lm|Delay[1]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.047      ; 0.576      ;
; 0.446 ; LCD_SD:lm|Delay[7]                        ; LCD_SD:lm|Delay[8]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.047      ; 0.577      ;
; 0.447 ; LCD_SD:lm|LCD_Controller:u0|counter[4]    ; LCD_SD:lm|LCD_Controller:u0|counter[2]    ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.047      ; 0.578      ;
; 0.447 ; LCD_SD:lm|Delay[5]                        ; LCD_SD:lm|Delay[6]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.047      ; 0.578      ;
; 0.447 ; LCD_SD:lm|Delay[3]                        ; LCD_SD:lm|Delay[4]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.047      ; 0.578      ;
; 0.448 ; LCD_SD:lm|LCD_Controller:u0|counter[4]    ; LCD_SD:lm|LCD_Controller:u0|counter[3]    ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.047      ; 0.579      ;
; 0.448 ; LCD_SD:lm|Delay[10]                       ; LCD_SD:lm|Delay[11]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.048      ; 0.580      ;
; 0.448 ; LCD_SD:lm|Delay[0]                        ; LCD_SD:lm|Delay[2]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.047      ; 0.579      ;
; 0.450 ; LCD_SD:lm|Delay[16]                       ; LCD_SD:lm|Delay[17]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.048      ; 0.582      ;
; 0.450 ; LCD_SD:lm|Delay[8]                        ; LCD_SD:lm|Delay[9]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.053      ; 0.587      ;
; 0.450 ; LCD_SD:lm|Delay[14]                       ; LCD_SD:lm|Delay[15]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.048      ; 0.582      ;
; 0.450 ; LCD_SD:lm|Delay[2]                        ; LCD_SD:lm|Delay[3]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.047      ; 0.581      ;
; 0.451 ; LCD_SD:lm|Delay[10]                       ; LCD_SD:lm|Delay[12]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.048      ; 0.583      ;
; 0.453 ; LCD_SD:lm|Delay[8]                        ; LCD_SD:lm|Delay[10]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.053      ; 0.590      ;
; 0.453 ; LCD_SD:lm|Delay[14]                       ; LCD_SD:lm|Delay[16]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.048      ; 0.585      ;
; 0.453 ; LCD_SD:lm|Delay[2]                        ; LCD_SD:lm|Delay[4]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.047      ; 0.584      ;
; 0.456 ; LCD_SD:lm|Delay[12]                       ; LCD_SD:lm|Delay[13]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.048      ; 0.588      ;
; 0.456 ; LCD_SD:lm|Delay[6]                        ; LCD_SD:lm|Delay[7]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.047      ; 0.587      ;
; 0.457 ; LCD_SD:lm|Delay[4]                        ; LCD_SD:lm|Delay[5]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.047      ; 0.588      ;
; 0.459 ; LCD_SD:lm|Delay[12]                       ; LCD_SD:lm|Delay[14]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.048      ; 0.591      ;
; 0.459 ; LCD_SD:lm|Delay[6]                        ; LCD_SD:lm|Delay[8]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.047      ; 0.590      ;
; 0.460 ; LCD_SD:lm|Delay[4]                        ; LCD_SD:lm|Delay[6]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.047      ; 0.591      ;
; 0.470 ; LCD_SD:lm|L_Addr[5]                       ; LCD_SD:lm|state[0]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.047      ; 0.601      ;
; 0.476 ; LCD_SD:lm|state[1]                        ; LCD_SD:lm|L_Addr[0]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.047      ; 0.607      ;
; 0.494 ; LCD_SD:lm|state[0]                        ; LCD_SD:lm|state[0]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.047      ; 0.625      ;
; 0.500 ; LCD_SD:lm|Delay[9]                        ; LCD_SD:lm|Delay[11]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.048      ; 0.632      ;
; 0.502 ; LCD_SD:lm|Delay[15]                       ; LCD_SD:lm|Delay[17]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.048      ; 0.634      ;
; 0.502 ; LCD_SD:lm|Delay[1]                        ; LCD_SD:lm|Delay[3]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.047      ; 0.633      ;
; 0.502 ; LCD_SD:lm|Delay[11]                       ; LCD_SD:lm|Delay[13]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.048      ; 0.634      ;
; 0.503 ; LCD_SD:lm|Delay[7]                        ; LCD_SD:lm|Delay[9]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.053      ; 0.640      ;
; 0.503 ; LCD_SD:lm|Delay[13]                       ; LCD_SD:lm|Delay[15]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.048      ; 0.635      ;
; 0.503 ; LCD_SD:lm|Delay[9]                        ; LCD_SD:lm|Delay[12]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.048      ; 0.635      ;
; 0.505 ; LCD_SD:lm|Delay[1]                        ; LCD_SD:lm|Delay[4]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.047      ; 0.636      ;
; 0.505 ; LCD_SD:lm|Delay[11]                       ; LCD_SD:lm|Delay[14]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.048      ; 0.637      ;
; 0.506 ; LCD_SD:lm|Delay[7]                        ; LCD_SD:lm|Delay[10]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.053      ; 0.643      ;
; 0.506 ; LCD_SD:lm|Delay[13]                       ; LCD_SD:lm|Delay[16]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.048      ; 0.638      ;
; 0.510 ; LCD_SD:lm|Delay[5]                        ; LCD_SD:lm|Delay[7]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.047      ; 0.641      ;
; 0.510 ; LCD_SD:lm|Delay[3]                        ; LCD_SD:lm|Delay[5]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.047      ; 0.641      ;
; 0.511 ; LCD_SD:lm|Delay[0]                        ; LCD_SD:lm|Delay[3]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.047      ; 0.642      ;
; 0.513 ; LCD_SD:lm|Delay[5]                        ; LCD_SD:lm|Delay[8]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.047      ; 0.644      ;
; 0.513 ; LCD_SD:lm|Delay[3]                        ; LCD_SD:lm|Delay[6]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.047      ; 0.644      ;
; 0.514 ; LCD_SD:lm|Delay[10]                       ; LCD_SD:lm|Delay[13]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.048      ; 0.646      ;
; 0.514 ; LCD_SD:lm|Delay[0]                        ; LCD_SD:lm|Delay[4]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.047      ; 0.645      ;
; 0.516 ; LCD_SD:lm|Delay[8]                        ; LCD_SD:lm|Delay[11]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.053      ; 0.653      ;
; 0.516 ; LCD_SD:lm|Delay[14]                       ; LCD_SD:lm|Delay[17]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.048      ; 0.648      ;
; 0.516 ; LCD_SD:lm|Delay[6]                        ; LCD_SD:lm|Delay[9]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.053      ; 0.653      ;
; 0.516 ; LCD_SD:lm|Delay[2]                        ; LCD_SD:lm|Delay[5]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.047      ; 0.647      ;
; 0.517 ; LCD_SD:lm|Delay[10]                       ; LCD_SD:lm|Delay[14]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.048      ; 0.649      ;
; 0.519 ; LCD_SD:lm|Delay[8]                        ; LCD_SD:lm|Delay[12]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.053      ; 0.656      ;
; 0.519 ; LCD_SD:lm|Delay[6]                        ; LCD_SD:lm|Delay[10]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.053      ; 0.656      ;
; 0.519 ; LCD_SD:lm|Delay[2]                        ; LCD_SD:lm|Delay[6]                        ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.047      ; 0.650      ;
; 0.522 ; LCD_SD:lm|Delay[12]                       ; LCD_SD:lm|Delay[15]                       ; CLK1_50      ; CLK1_50     ; 0.000        ; 0.048      ; 0.654      ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.176 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|read                                                                        ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|read                                                                        ; clk50        ; clk50       ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|did_dprio                                                                   ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|did_dprio                                                                   ; clk50        ; clk50       ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WRITE                                                           ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WRITE                                                           ; clk50        ; clk50       ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|write_reg                                                                   ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|write_reg                                                                   ; clk50        ; clk50       ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[4]                                                                ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[4]                                                                ; clk50        ; clk50       ; 0.000        ; 0.047      ; 0.307      ;
; 0.177 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|address[1]                                                                  ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|address[1]                                                                  ; clk50        ; clk50       ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|address[0]                                                                  ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|address[0]                                                                  ; clk50        ; clk50       ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                                                                        ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                                                                        ; clk50        ; clk50       ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|state_mc_reg[0]                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|state_mc_reg[0]                                                         ; clk50        ; clk50       ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|state_mc_reg[2]                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|state_mc_reg[2]                                                         ; clk50        ; clk50       ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                                                                  ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                                                                  ; clk50        ; clk50       ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                                                                      ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                                                                      ; clk50        ; clk50       ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.IDLE                                                              ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.IDLE                                                              ; clk50        ; clk50       ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.OFFSETS_PDEN_WR                                                   ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.OFFSETS_PDEN_WR                                                   ; clk50        ; clk50       ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_WR                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_WR                                                         ; clk50        ; clk50       ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.DPRIO_WAIT                                                        ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.DPRIO_WAIT                                                        ; clk50        ; clk50       ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_RD                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_RD                                                         ; clk50        ; clk50       ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CH_ADV                                                            ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CH_ADV                                                            ; clk50        ; clk50       ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|done                                                                        ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|done                                                                        ; clk50        ; clk50       ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WAIT                                                            ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WAIT                                                            ; clk50        ; clk50       ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[2]                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[2]                                                         ; clk50        ; clk50       ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[1]                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[1]                                                         ; clk50        ; clk50       ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dprio_reuse                                                                 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dprio_reuse                                                                 ; clk50        ; clk50       ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.SAMPLE_TB                                                             ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.SAMPLE_TB                                                             ; clk50        ; clk50       ; 0.000        ; 0.046      ; 0.307      ;
; 0.178 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|state_mc_reg[1]                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|state_mc_reg[1]                                                         ; clk50        ; clk50       ; 0.000        ; 0.045      ; 0.307      ;
; 0.183 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.DPRIO_WAIT                                                        ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WAIT                                                            ; clk50        ; clk50       ; 0.000        ; 0.046      ; 0.313      ;
; 0.184 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[3]                                                ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[4]                                                ; clk50        ; clk50       ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[6]                                                    ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[7]                                                    ; clk50        ; clk50       ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[0]                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[0]                                                         ; clk50        ; clk50       ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_WR                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CAL_RX_WR                                                             ; clk50        ; clk50       ; 0.000        ; 0.046      ; 0.314      ;
; 0.186 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[12]                                               ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[13]                                               ; clk50        ; clk50       ; 0.000        ; 0.045      ; 0.315      ;
; 0.186 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[0]                                                ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[1]                                                ; clk50        ; clk50       ; 0.000        ; 0.045      ; 0.315      ;
; 0.187 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[22]                                               ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[23]                                               ; clk50        ; clk50       ; 0.000        ; 0.046      ; 0.317      ;
; 0.187 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[1]                                                ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[2]                                                ; clk50        ; clk50       ; 0.000        ; 0.045      ; 0.316      ;
; 0.189 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[1]                                                ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[2]                                                ; clk50        ; clk50       ; 0.000        ; 0.046      ; 0.319      ;
; 0.195 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[8]                                                    ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[9]                                                    ; clk50        ; clk50       ; 0.000        ; 0.046      ; 0.325      ;
; 0.195 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[5]                                                    ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[6]                                                    ; clk50        ; clk50       ; 0.000        ; 0.046      ; 0.325      ;
; 0.196 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[15]                                                   ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[7]                                                               ; clk50        ; clk50       ; 0.000        ; 0.046      ; 0.326      ;
; 0.196 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[4]                                                    ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[5]                                                    ; clk50        ; clk50       ; 0.000        ; 0.046      ; 0.326      ;
; 0.197 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[3]                                                    ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[4]                                                    ; clk50        ; clk50       ; 0.000        ; 0.046      ; 0.327      ;
; 0.198 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[13]                                                   ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[5]                                                               ; clk50        ; clk50       ; 0.000        ; 0.046      ; 0.328      ;
; 0.198 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                                                                        ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[1]                                                       ; clk50        ; clk50       ; 0.000        ; 0.046      ; 0.328      ;
; 0.198 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|done                                                                        ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_WAIT                                                               ; clk50        ; clk50       ; 0.000        ; 0.046      ; 0.328      ;
; 0.199 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[13]                                                   ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[14]                                                   ; clk50        ; clk50       ; 0.000        ; 0.046      ; 0.329      ;
; 0.200 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[11]                                                   ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[3]                                                               ; clk50        ; clk50       ; 0.000        ; 0.046      ; 0.330      ;
; 0.201 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[11]                                                   ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[12]                                                   ; clk50        ; clk50       ; 0.000        ; 0.046      ; 0.331      ;
; 0.201 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[0]                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[1]                                                         ; clk50        ; clk50       ; 0.000        ; 0.046      ; 0.331      ;
; 0.205 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[0]                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[2]                                                         ; clk50        ; clk50       ; 0.000        ; 0.046      ; 0.335      ;
; 0.207 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_READ                                                            ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|read                                                                        ; clk50        ; clk50       ; 0.000        ; 0.047      ; 0.338      ;
; 0.209 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[2]                                                    ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[3]                                                    ; clk50        ; clk50       ; 0.000        ; 0.046      ; 0.339      ;
; 0.212 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[2]                                                    ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[2]                                                               ; clk50        ; clk50       ; 0.000        ; 0.046      ; 0.342      ;
; 0.213 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[4]                                                                ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[0]                                                                ; clk50        ; clk50       ; 0.000        ; 0.047      ; 0.344      ;
; 0.213 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[4]                                                                ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[1]                                                                ; clk50        ; clk50       ; 0.000        ; 0.047      ; 0.344      ;
; 0.214 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CAL_RX_WR                                                             ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.DPRIO_WAIT                                                        ; clk50        ; clk50       ; 0.000        ; 0.046      ; 0.344      ;
; 0.215 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[4]                                                                ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[3]                                                                ; clk50        ; clk50       ; 0.000        ; 0.047      ; 0.346      ;
; 0.215 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[4]                                                                ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[2]                                                                ; clk50        ; clk50       ; 0.000        ; 0.047      ; 0.346      ;
; 0.223 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[5] ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[9]                                                       ; clk50        ; clk50       ; 0.000        ; 0.046      ; 0.353      ;
; 0.223 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[5] ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[4]                                                       ; clk50        ; clk50       ; 0.000        ; 0.046      ; 0.353      ;
; 0.224 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[5] ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[8]                                                       ; clk50        ; clk50       ; 0.000        ; 0.046      ; 0.354      ;
; 0.224 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[5] ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[5] ; clk50        ; clk50       ; 0.000        ; 0.046      ; 0.354      ;
; 0.228 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[5] ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[7]                                                       ; clk50        ; clk50       ; 0.000        ; 0.046      ; 0.358      ;
; 0.228 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[5] ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[5]                                                       ; clk50        ; clk50       ; 0.000        ; 0.046      ; 0.358      ;
; 0.229 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[5] ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[6]                                                       ; clk50        ; clk50       ; 0.000        ; 0.046      ; 0.359      ;
; 0.229 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[5] ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[3]                                                       ; clk50        ; clk50       ; 0.000        ; 0.046      ; 0.359      ;
; 0.244 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[9]                                                                  ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[9]                                                ; clk50        ; clk50       ; 0.000        ; 0.046      ; 0.374      ;
; 0.244 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[0]                                                ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[1]                                                ; clk50        ; clk50       ; 0.000        ; 0.046      ; 0.374      ;
; 0.245 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[16]                                               ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[17]                                               ; clk50        ; clk50       ; 0.000        ; 0.046      ; 0.375      ;
; 0.245 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[7]                                                ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[8]                                                ; clk50        ; clk50       ; 0.000        ; 0.046      ; 0.375      ;
; 0.245 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[1]                                                                  ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[1]                                                ; clk50        ; clk50       ; 0.000        ; 0.045      ; 0.374      ;
; 0.246 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[14]                                                                 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[14]                                               ; clk50        ; clk50       ; 0.000        ; 0.045      ; 0.375      ;
; 0.246 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[7]                                                                  ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[7]                                                ; clk50        ; clk50       ; 0.000        ; 0.046      ; 0.376      ;
; 0.246 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[12]                                                      ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[13]                                                      ; clk50        ; clk50       ; 0.000        ; 0.046      ; 0.376      ;
; 0.246 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.OFFSETS_PDEN_WR                                                   ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_WR                                                       ; clk50        ; clk50       ; 0.000        ; 0.046      ; 0.376      ;
; 0.246 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[4]                                                                  ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[4]                                                ; clk50        ; clk50       ; 0.000        ; 0.046      ; 0.376      ;
; 0.247 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[15]                                                                 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[15]                                               ; clk50        ; clk50       ; 0.000        ; 0.045      ; 0.376      ;
; 0.247 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[11]                                                                 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[11]                                               ; clk50        ; clk50       ; 0.000        ; 0.045      ; 0.376      ;
; 0.247 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[0]                                                       ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[1]                                                       ; clk50        ; clk50       ; 0.000        ; 0.046      ; 0.377      ;
; 0.248 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[6]                                                                  ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[6]                                                ; clk50        ; clk50       ; 0.000        ; 0.046      ; 0.378      ;
; 0.249 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[25]                                                      ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[26]                                                      ; clk50        ; clk50       ; 0.000        ; 0.046      ; 0.379      ;
; 0.250 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[20]                                                      ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[21]                                                      ; clk50        ; clk50       ; 0.000        ; 0.046      ; 0.380      ;
; 0.251 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[17]                                               ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[18]                                               ; clk50        ; clk50       ; 0.000        ; 0.046      ; 0.381      ;
; 0.253 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[19]                                               ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[20]                                               ; clk50        ; clk50       ; 0.000        ; 0.046      ; 0.383      ;
; 0.254 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[9]                                                ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[10]                                               ; clk50        ; clk50       ; 0.000        ; 0.046      ; 0.384      ;
; 0.257 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[23]                                               ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24]                                               ; clk50        ; clk50       ; 0.000        ; 0.047      ; 0.388      ;
; 0.257 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.TEST_INPUT                                                            ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CAL_RX_RD                                                             ; clk50        ; clk50       ; 0.000        ; 0.046      ; 0.387      ;
; 0.257 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dprio_reuse                                                                 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.CAL_RX_WR                                                             ; clk50        ; clk50       ; 0.000        ; 0.046      ; 0.387      ;
; 0.262 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                                                                  ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                                                                        ; clk50        ; clk50       ; 0.000        ; 0.046      ; 0.392      ;
; 0.263 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[0]                                                                ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[7]                                                                  ; clk50        ; clk50       ; 0.000        ; 0.046      ; 0.393      ;
; 0.263 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[5]                                                ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[6]                                                ; clk50        ; clk50       ; 0.000        ; 0.047      ; 0.394      ;
; 0.271 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[2]                                                    ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[2]                                                                  ; clk50        ; clk50       ; 0.000        ; 0.047      ; 0.402      ;
; 0.271 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|state_mc_reg[1]                                                         ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|state_mc_reg[0]                                                         ; clk50        ; clk50       ; 0.000        ; 0.046      ; 0.401      ;
; 0.273 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[9]                                                    ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[10]                                                   ; clk50        ; clk50       ; 0.000        ; 0.046      ; 0.403      ;
; 0.274 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[14]                                                   ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[15]                                                   ; clk50        ; clk50       ; 0.000        ; 0.046      ; 0.404      ;
; 0.274 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[12]                                                   ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[4]                                                               ; clk50        ; clk50       ; 0.000        ; 0.046      ; 0.404      ;
; 0.274 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[1]                                                    ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[2]                                                    ; clk50        ; clk50       ; 0.000        ; 0.046      ; 0.404      ;
; 0.274 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[0]                                                    ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[1]                                                    ; clk50        ; clk50       ; 0.000        ; 0.046      ; 0.404      ;
; 0.275 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[1]                                                    ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[1]                                                               ; clk50        ; clk50       ; 0.000        ; 0.046      ; 0.405      ;
; 0.276 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[12]                                                   ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[13]                                                   ; clk50        ; clk50       ; 0.000        ; 0.046      ; 0.406      ;
; 0.276 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[0]                                                    ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[0]                                                               ; clk50        ; clk50       ; 0.000        ; 0.046      ; 0.406      ;
; 0.277 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[14]                                                   ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[6]                                                               ; clk50        ; clk50       ; 0.000        ; 0.046      ; 0.407      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk125'                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                            ; To Node                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.184 ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|fixedclk_div[0]            ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|fixedclk_div[0]            ; clk125       ; clk125      ; 0.000        ; 0.046      ; 0.314      ;
; 0.264 ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|reconfig_togxb_busy_reg[0] ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|reconfig_togxb_busy_reg[1] ; clk125       ; clk125      ; 0.000        ; 0.047      ; 0.395      ;
; 0.521 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy            ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|reconfig_togxb_busy_reg[0] ; clk50        ; clk125      ; 0.000        ; 0.087      ; 0.712      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'n/a'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                ; To Node                                                                                                                                                                          ; Launch Clock                                                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.884 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[2] ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk50                                                                                     ; n/a         ; 0.000        ; 0.237      ; 1.121      ;
; 0.891 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[0] ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk50                                                                                     ; n/a         ; 0.000        ; 0.237      ; 1.128      ;
; 0.905 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[2] ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk50                                                                                     ; n/a         ; 0.000        ; 0.237      ; 1.142      ;
; 0.921 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[1] ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk50                                                                                     ; n/a         ; 0.000        ; 0.237      ; 1.158      ;
; 1.011 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[0] ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk50                                                                                     ; n/a         ; 0.000        ; 0.237      ; 1.248      ;
; 1.021 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[1] ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk50                                                                                     ; n/a         ; 0.000        ; 0.237      ; 1.258      ;
; 2.274 ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|busy                ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; clk50                                                                                     ; n/a         ; 0.000        ; 0.224      ; 2.498      ;
; 2.861 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                    ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -2.396     ; 0.465      ;
; 2.861 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                    ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -2.396     ; 0.465      ;
; 2.867 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                    ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -2.396     ; 0.471      ;
; 2.867 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                    ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -2.396     ; 0.471      ;
; 2.985 ; PCIE_RESET_N                                                                                                                                                             ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|receive_pcs0~OBSERVABLEQUADRESET       ; n/a                                                                                       ; n/a         ; 0.000        ; 0.000      ; 2.985      ;
; 2.985 ; PCIE_RESET_N                                                                                                                                                             ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIORESET        ; n/a                                                                                       ; n/a         ; 0.000        ; 0.000      ; 2.985      ;
; 2.985 ; PCIE_RESET_N                                                                                                                                                             ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0~OBSERVABLEQUADRESET      ; n/a                                                                                       ; n/a         ; 0.000        ; 0.000      ; 2.985      ;
; 3.010 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                                           ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -2.396     ; 0.614      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                           ; Launch Clock                                                                              ; Latch Clock                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; 5.414 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rData[3]               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.044     ; 2.529      ;
; 5.414 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rData[2]               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.044     ; 2.529      ;
; 5.414 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rData[15]              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.044     ; 2.529      ;
; 5.414 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rData[14]              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.044     ; 2.529      ;
; 5.414 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rData[13]              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.044     ; 2.529      ;
; 5.414 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rData[12]              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.044     ; 2.529      ;
; 5.414 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rData[11]              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.044     ; 2.529      ;
; 5.414 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rData[10]              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.044     ; 2.529      ;
; 5.415 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rData[31]              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.044     ; 2.528      ;
; 5.415 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rData[30]              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.044     ; 2.528      ;
; 5.415 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rData[29]              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.044     ; 2.528      ;
; 5.415 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rData[28]              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.044     ; 2.528      ;
; 5.415 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rData[27]              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.044     ; 2.528      ;
; 5.415 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rData[26]              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.044     ; 2.528      ;
; 5.415 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rData[25]              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.044     ; 2.528      ;
; 5.415 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rData[24]              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.044     ; 2.528      ;
; 5.416 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rData[23]              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.047     ; 2.524      ;
; 5.416 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rData[22]              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.047     ; 2.524      ;
; 5.416 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rData[21]              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.047     ; 2.524      ;
; 5.416 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rData[20]              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.047     ; 2.524      ;
; 5.416 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rData[19]              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.047     ; 2.524      ;
; 5.416 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rData[18]              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.047     ; 2.524      ;
; 5.416 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rData[17]              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.047     ; 2.524      ;
; 5.416 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rData[16]              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.047     ; 2.524      ;
; 5.417 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rState.01              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.040     ; 2.530      ;
; 5.417 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rState.00              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.040     ; 2.530      ;
; 5.417 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[2]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.040     ; 2.530      ;
; 5.417 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[4]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.040     ; 2.530      ;
; 5.417 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[12] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.040     ; 2.530      ;
; 5.417 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[10] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.040     ; 2.530      ;
; 5.417 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[6]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.040     ; 2.530      ;
; 5.417 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[8]  ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.040     ; 2.530      ;
; 5.417 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|datos~0                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.038     ; 2.532      ;
; 5.417 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rData[33]              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.038     ; 2.532      ;
; 5.417 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rData[34]              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.040     ; 2.530      ;
; 5.417 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rData[37]              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.040     ; 2.530      ;
; 5.417 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rData[35]              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.040     ; 2.530      ;
; 5.417 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rData[36]              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.040     ; 2.530      ;
; 5.417 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rData[41]              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.040     ; 2.530      ;
; 5.417 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rData[38]              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.040     ; 2.530      ;
; 5.417 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rData[39]              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.040     ; 2.530      ;
; 5.417 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rData[40]              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.040     ; 2.530      ;
; 5.417 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rData[43]              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.040     ; 2.530      ;
; 5.417 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rData[44]              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.040     ; 2.530      ;
; 5.417 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rData[45]              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.040     ; 2.530      ;
; 5.417 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rData[42]              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.040     ; 2.530      ;
; 5.417 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rData[47]              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.040     ; 2.530      ;
; 5.417 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rData[46]              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.040     ; 2.530      ;
; 5.417 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rData[32]              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.038     ; 2.532      ;
; 5.417 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rData[48]              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.040     ; 2.530      ;
; 5.417 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rData[51]              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.040     ; 2.530      ;
; 5.417 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rData[50]              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.040     ; 2.530      ;
; 5.417 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rData[49]              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.040     ; 2.530      ;
; 5.417 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rData[52]              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.040     ; 2.530      ;
; 5.417 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rData[60]              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.038     ; 2.532      ;
; 5.417 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rData[63]              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.038     ; 2.532      ;
; 5.417 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rData[62]              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.038     ; 2.532      ;
; 5.417 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rData[61]              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.038     ; 2.532      ;
; 5.417 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rData[0]               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.040     ; 2.530      ;
; 5.417 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rData[7]               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.040     ; 2.530      ;
; 5.417 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rData[6]               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.040     ; 2.530      ;
; 5.417 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rData[5]               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.040     ; 2.530      ;
; 5.417 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rData[4]               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.040     ; 2.530      ;
; 5.417 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rData[1]               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.038     ; 2.532      ;
; 5.417 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rData[9]               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.038     ; 2.532      ;
; 5.417 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rState.11              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.040     ; 2.530      ;
; 5.418 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rState.10              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.035     ; 2.534      ;
; 5.418 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rCount[2]              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.037     ; 2.532      ;
; 5.418 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rCount[3]              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.037     ; 2.532      ;
; 5.418 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rCount[4]              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.037     ; 2.532      ;
; 5.418 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rCount[5]              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.037     ; 2.532      ;
; 5.418 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rCount[6]              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.037     ; 2.532      ;
; 5.418 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rCount[7]              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.037     ; 2.532      ;
; 5.418 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rCount[8]              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.037     ; 2.532      ;
; 5.418 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rCount[9]              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.037     ; 2.532      ;
; 5.418 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rLen[9]                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.037     ; 2.532      ;
; 5.418 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rLen[10]               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.037     ; 2.532      ;
; 5.418 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rCount[10]             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.037     ; 2.532      ;
; 5.418 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rCount[11]             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.037     ; 2.532      ;
; 5.418 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rLen[12]               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.037     ; 2.532      ;
; 5.418 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rCount[12]             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.037     ; 2.532      ;
; 5.418 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rCount[13]             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.037     ; 2.532      ;
; 5.418 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rCount[14]             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.037     ; 2.532      ;
; 5.418 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rLen[14]               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.037     ; 2.532      ;
; 5.418 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rLen[15]               ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.037     ; 2.532      ;
; 5.418 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rCount[15]             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.037     ; 2.532      ;
; 5.418 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rCount[16]             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.035     ; 2.534      ;
; 5.418 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rCount[17]             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.035     ; 2.534      ;
; 5.418 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rCount[18]             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.035     ; 2.534      ;
; 5.418 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rCount[19]             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.035     ; 2.534      ;
; 5.418 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rCount[20]             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.035     ; 2.534      ;
; 5.418 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rCount[21]             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.035     ; 2.534      ;
; 5.418 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rCount[22]             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.035     ; 2.534      ;
; 5.418 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rCount[23]             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.035     ; 2.534      ;
; 5.418 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rCount[24]             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.035     ; 2.534      ;
; 5.418 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rCount[25]             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.037     ; 2.532      ;
; 5.418 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rCount[26]             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.035     ; 2.534      ;
; 5.418 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rCount[27]             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.035     ; 2.534      ;
; 5.418 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rCount[28]             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.035     ; 2.534      ;
; 5.418 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg|rDataShift[3][0] ; chnl_tester:test_channels[0].chnl_tester_i|rCount[29]             ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.035     ; 2.534      ;
+-------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                       ; To Node                                                                                                                                                                                     ; Launch Clock                                                                              ; Latch Clock                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.490 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                                       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.619      ;
; 0.490 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                                       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.619      ;
; 0.490 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|serdes_rst_state~4                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.619      ;
; 0.490 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|ld_ws_tmr                                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.619      ;
; 0.490 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|ld_ws_tmr_short                                                                                                                        ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.619      ;
; 0.490 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|serdes_rst_state~5                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.619      ;
; 0.490 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|pll_locked_r[2]                                                                                                                        ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.619      ;
; 0.490 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|pll_locked_r[1]                                                                                                                        ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.619      ;
; 0.490 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[1]                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.619      ;
; 0.490 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|ws_tmr_eq_0                                                                                                                            ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.619      ;
; 0.490 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|pll_locked_r[0]                                                                                                                        ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.619      ;
; 0.490 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[0]                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.619      ;
; 0.668 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[1]                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.798      ;
; 0.668 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[0]                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.798      ;
; 0.668 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[2]                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.798      ;
; 0.668 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_sync_r                                                                                                              ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.798      ;
; 0.668 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[2]                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.798      ;
; 0.668 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[1]                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.798      ;
; 0.668 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_locked_sync_r[0]                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.798      ;
; 0.668 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[0]                                                                                                                ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.798      ;
; 0.668 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_locked_rrr[0]                                                                                                                   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.798      ;
; 0.668 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_locked_rr[0]                                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.798      ;
; 0.668 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[0]                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 0.798      ;
; 0.708 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[6]                                                                                                                      ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.059      ; 0.851      ;
; 0.708 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|pll_locked_stable                                                                                                                      ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.059      ; 0.851      ;
; 0.708 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[0]                                                                                                                      ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.059      ; 0.851      ;
; 0.708 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[1]                                                                                                                      ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.059      ; 0.851      ;
; 0.708 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[2]                                                                                                                      ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.059      ; 0.851      ;
; 0.708 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[3]                                                                                                                      ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.059      ; 0.851      ;
; 0.708 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[4]                                                                                                                      ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.059      ; 0.851      ;
; 0.708 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[5]                                                                                                                      ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.059      ; 0.851      ;
; 0.838 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[1]                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.049      ; 0.971      ;
; 0.838 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[2]                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.049      ; 0.971      ;
; 0.838 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[3]                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.049      ; 0.971      ;
; 0.838 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[4]                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.049      ; 0.971      ;
; 0.838 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[5]                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.049      ; 0.971      ;
; 0.843 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[12]                                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.054      ; 0.981      ;
; 0.843 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[18]                                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.054      ; 0.981      ;
; 0.851 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[19]                                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.048      ; 0.983      ;
; 0.851 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[17]                                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.048      ; 0.983      ;
; 0.851 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[0]                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.048      ; 0.983      ;
; 0.851 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[6]                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.048      ; 0.983      ;
; 0.851 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[7]                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.048      ; 0.983      ;
; 0.851 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[8]                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.048      ; 0.983      ;
; 0.851 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[9]                                                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.048      ; 0.983      ;
; 0.851 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[16]                                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.048      ; 0.983      ;
; 0.864 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[10]                                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.055      ; 1.003      ;
; 0.864 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[11]                                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.055      ; 1.003      ;
; 0.864 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[13]                                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.055      ; 1.003      ;
; 0.864 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[14]                                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.055      ; 1.003      ;
; 0.864 ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                  ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[15]                                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.055      ; 1.003      ;
; 1.432 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[1]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 1.601      ;
; 1.432 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[0]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 1.601      ;
; 1.432 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[0]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 1.601      ;
; 1.432 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtrP1[0]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 1.601      ;
; 1.432 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBinP1[2]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 1.601      ;
; 1.432 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtrP1[1]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 1.601      ;
; 1.432 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBinP1[1]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 1.601      ;
; 1.432 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBinP1[0]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 1.601      ;
; 1.436 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBin[2]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.086      ; 1.606      ;
; 1.436 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[1]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.086      ; 1.606      ;
; 1.436 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBin[0]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.086      ; 1.606      ;
; 1.436 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[0]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.086      ; 1.606      ;
; 1.436 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBin[1]     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.086      ; 1.606      ;
; 1.436 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtrP1[0] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.086      ; 1.606      ;
; 1.436 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBinP1[2]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.086      ; 1.606      ;
; 1.436 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBinP1[0]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.086      ; 1.606      ;
; 1.436 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtrP1[1] ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.086      ; 1.606      ;
; 1.436 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBinP1[1]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.086      ; 1.606      ;
; 1.562 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[2]   ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 1.731      ;
; 1.562 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[2]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 1.731      ;
; 1.562 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[2]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 1.731      ;
; 1.562 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[1]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 1.731      ;
; 1.562 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBinP1[0]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.067      ; 1.713      ;
; 1.562 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBinP1[2]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.067      ; 1.713      ;
; 1.562 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtrP1[1]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.067      ; 1.713      ;
; 1.562 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtrP1[0]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.067      ; 1.713      ;
; 1.562 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[1]           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.067      ; 1.713      ;
; 1.562 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[2]           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.067      ; 1.713      ;
; 1.562 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[1]           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.067      ; 1.713      ;
; 1.562 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[0]           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.067      ; 1.713      ;
; 1.562 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[3]           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.067      ; 1.713      ;
; 1.562 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[2]           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.067      ; 1.713      ;
; 1.562 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[4]           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.067      ; 1.713      ;
; 1.562 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[3]           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.067      ; 1.713      ;
; 1.562 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[0]           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.067      ; 1.713      ;
; 1.575 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[7]           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.068      ; 1.727      ;
; 1.575 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[7]           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.068      ; 1.727      ;
; 1.575 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[6]           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.068      ; 1.727      ;
; 1.575 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[5]           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.068      ; 1.727      ;
; 1.575 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[5]           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.068      ; 1.727      ;
; 1.575 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[4]           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.068      ; 1.727      ;
; 1.576 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[8]           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.068      ; 1.728      ;
; 1.576 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[6]           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.068      ; 1.728      ;
; 1.576 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBin[9]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.068      ; 1.728      ;
; 1.576 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[8]       ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.068      ; 1.728      ;
; 1.576 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBin[9]           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.068      ; 1.728      ;
; 1.576 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtr[8]           ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.068      ; 1.728      ;
; 1.576 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBinP1[9]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.068      ; 1.728      ;
; 1.576 ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtrP1[8]         ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.068      ; 1.728      ;
+-------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 3
Shortest Synchronizer Chain: 3 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 22.058 ns




+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                    ;
+--------------------------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                                                      ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                                                           ; 0.183  ; 0.056 ; 3.134    ; 0.490   ; 0.000               ;
;  CLK1_50                                                                                   ; 13.699 ; 0.176 ; N/A      ; N/A     ; 9.252               ;
;  CLK2_50                                                                                   ; N/A    ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLK3_50                                                                                   ; N/A    ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  clk125                                                                                    ; 2.079  ; 0.184 ; N/A      ; N/A     ; 3.623               ;
;  clk50                                                                                     ; 13.420 ; 0.176 ; N/A      ; N/A     ; 0.000               ;
;  n/a                                                                                       ; 13.586 ; 0.884 ; N/A      ; N/A     ; N/A                 ;
;  pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0|hiptxclkout ; N/A    ; N/A   ; N/A      ; N/A     ; 2.000               ;
;  pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pma0|clockout    ; N/A    ; N/A   ; N/A      ; N/A     ; 2.000               ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.183  ; 0.056 ; 3.134    ; 0.490   ; 3.490               ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0    ; N/A    ; N/A   ; N/A      ; N/A     ; 3.971               ;
;  refclk                                                                                    ; N/A    ; N/A   ; N/A      ; N/A     ; 4.570               ;
; Design-wide TNS                                                                            ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLK1_50                                                                                   ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  CLK2_50                                                                                   ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLK3_50                                                                                   ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  clk125                                                                                    ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  clk50                                                                                     ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  n/a                                                                                       ; 0.000  ; 0.000 ; N/A      ; N/A     ; N/A                 ;
;  pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0|hiptxclkout ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pma0|clockout    ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0    ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  refclk                                                                                    ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED_G[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_G[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_G[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_G[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_G[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_G[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_G[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_G[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_G[8]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_R[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_R[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_R[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_R[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_R[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_R[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_R[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_R[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_R[8]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_R[9]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_R[10]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_R[11]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_R[12]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_R[13]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_R[14]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_R[15]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_R[16]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_R[17]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RW            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EN            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RS            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ON            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; CLK2_50             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLK3_50             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK1_50             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PCIE_RESET_N        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_NCSO~       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LED_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LED_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LED_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LED_G[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LED_G[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LED_G[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; LED_G[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LED_G[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LED_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LED_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LED_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LED_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LED_R[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LED_R[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LED_R[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LED_R[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LED_R[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LED_R[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LED_R[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LED_R[11]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LED_R[12]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LED_R[13]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LED_R[14]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; LED_R[15]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; LED_R[16]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LED_R[17]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DATA[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DATA[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DATA[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DATA[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DATA[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DATA[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DATA[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DATA[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; RW            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; EN            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; RS            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ON            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.92e-09 V                   ; 2.47 V              ; -0.0283 V           ; 0.229 V                              ; 0.031 V                              ; 1.27e-10 s                  ; 2.34e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.92e-09 V                  ; 2.47 V             ; -0.0283 V          ; 0.229 V                             ; 0.031 V                             ; 1.27e-10 s                 ; 2.34e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.59e-09 V                   ; 2.37 V              ; -0.038 V            ; 0.188 V                              ; 0.093 V                              ; 3.06e-10 s                  ; 2.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.59e-09 V                  ; 2.37 V             ; -0.038 V           ; 0.188 V                             ; 0.093 V                             ; 3.06e-10 s                 ; 2.83e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LED_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LED_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LED_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LED_G[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LED_G[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LED_G[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; LED_G[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LED_G[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LED_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LED_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LED_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LED_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LED_R[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LED_R[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LED_R[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LED_R[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LED_R[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LED_R[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LED_R[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LED_R[11]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LED_R[12]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LED_R[13]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LED_R[14]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; LED_R[15]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; LED_R[16]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LED_R[17]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DATA[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DATA[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DATA[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DATA[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DATA[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DATA[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DATA[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DATA[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; RW            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; EN            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; RS            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ON            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.56e-07 V                   ; 2.36 V              ; -0.0218 V           ; 0.05 V                               ; 0.038 V                              ; 2.27e-10 s                  ; 3.26e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.56e-07 V                  ; 2.36 V             ; -0.0218 V          ; 0.05 V                              ; 0.038 V                             ; 2.27e-10 s                 ; 3.26e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.55e-07 V                   ; 2.35 V              ; -0.00881 V          ; 0.093 V                              ; 0.011 V                              ; 4.44e-10 s                  ; 3.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.55e-07 V                  ; 2.35 V             ; -0.00881 V         ; 0.093 V                             ; 0.011 V                             ; 4.44e-10 s                 ; 3.77e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED_G[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED_G[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED_G[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; LED_G[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED_G[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED_R[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED_R[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED_R[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED_R[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED_R[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED_R[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED_R[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED_R[11]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED_R[12]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED_R[13]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED_R[14]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; LED_R[15]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; LED_R[16]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED_R[17]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DATA[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DATA[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DATA[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DATA[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DATA[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DATA[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DATA[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DATA[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; RW            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; EN            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; RS            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ON            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.65e-08 V                   ; 3.12 V              ; -0.147 V            ; 0.571 V                              ; 0.186 V                              ; 8.91e-11 s                  ; 1.76e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.65e-08 V                  ; 3.12 V             ; -0.147 V           ; 0.571 V                             ; 0.186 V                             ; 8.91e-11 s                 ; 1.76e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.26e-08 V                   ; 2.73 V              ; -0.0622 V           ; 0.148 V                              ; 0.088 V                              ; 2.68e-10 s                  ; 2.25e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.26e-08 V                  ; 2.73 V             ; -0.0622 V          ; 0.148 V                             ; 0.088 V                             ; 2.68e-10 s                 ; 2.25e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                ; To Clock                                                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLK1_50                                                                                   ; CLK1_50                                                                                   ; 623      ; 0        ; 0        ; 0        ;
; clk50                                                                                     ; clk50                                                                                     ; 2411     ; 0        ; 0        ; 0        ;
; clk50                                                                                     ; clk125                                                                                    ; 0        ; 0        ; 1        ; 0        ;
; clk125                                                                                    ; clk125                                                                                    ; 1        ; 0        ; 0        ; 1        ;
; clk50                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 1        ; 0        ; 0        ; 0        ;
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 203879   ; 0        ; 0        ; 0        ;
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 30       ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                ; To Clock                                                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLK1_50                                                                                   ; CLK1_50                                                                                   ; 623      ; 0        ; 0        ; 0        ;
; clk50                                                                                     ; clk50                                                                                     ; 2411     ; 0        ; 0        ; 0        ;
; clk50                                                                                     ; clk125                                                                                    ; 0        ; 0        ; 1        ; 0        ;
; clk125                                                                                    ; clk125                                                                                    ; 1        ; 0        ; 0        ; 1        ;
; clk50                                                                                     ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 1        ; 0        ; 0        ; 0        ;
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 203879   ; 0        ; 0        ; 0        ;
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 30       ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                ; To Clock                                                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 602      ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                ; To Clock                                                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 602      ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 2     ; 2    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 44    ; 44   ;
; Unconstrained Output Ports      ; 10    ; 10   ;
; Unconstrained Output Port Paths ; 73    ; 73   ;
+---------------------------------+-------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-----------+---------------+
; Target                                                                                                                                                                                    ; Clock                                                                                            ; Type      ; Status        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-----------+---------------+
; ALTPLL50I50O125O250O_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                     ; clk50                                                                                            ; Generated ; Constrained   ;
; ALTPLL50I50O125O250O_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                     ; clk125                                                                                           ; Generated ; Constrained   ;
; CLK1_50                                                                                                                                                                                   ; CLK1_50                                                                                          ; Base      ; Constrained   ;
; CLK2_50                                                                                                                                                                                   ; CLK2_50                                                                                          ; Base      ; Constrained   ;
; CLK3_50                                                                                                                                                                                   ; CLK3_50                                                                                          ; Base      ; Constrained   ;
; PCIE_REFCLK                                                                                                                                                                               ; refclk                                                                                           ; Base      ; Constrained   ;
; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|clk[0]                                                                                           ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|clk[0]  ; Generated ; Constrained   ;
; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|clk[1]                                                                                           ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|clk[1]  ; Generated ; Constrained   ;
; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|clk[2]                                                                                           ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|clk[2]  ; Generated ; Constrained   ;
; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|icdrclk                                                                                          ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|icdrclk ; Generated ; Constrained   ;
; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|receive_pma0|clockout                                                                                                     ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|receive_pma0|clockout            ; Generated ; Constrained   ;
; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0|hiptxclkout                                                                                                 ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0|hiptxclkout        ; Generated ; Constrained   ;
; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pma0|clockout                                                                                                    ; pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pma0|clockout           ; Generated ; Constrained   ;
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                 ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout        ; Generated ; Constrained   ;
; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0                                                                                                    ; pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0           ; Generated ; Constrained   ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[8]     ;                                                                                                  ; Base      ; Unconstrained ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[1] ;                                                                                                  ; Base      ; Unconstrained ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-----------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; PCIE_RESET_N ; Partially constrained                                                                ;
; rst          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; DATA[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EN          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RS          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; PCIE_RESET_N ; Partially constrained                                                                ;
; rst          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; DATA[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EN          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RS          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Mon Nov 20 18:18:22 2017
Info: Command: quartus_sta DE2Gen1x1If64 -c DE2Gen1x1If64
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: '../constr/DE2Gen1x1If64.sdc'
Warning (332174): Ignored filter at DE2Gen1x1If64.sdc(16): *|altpll_component|auto_generated|wire_pll1_clk[2] could not be matched with a net File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc Line: 16
Critical Warning (332049): Ignored create_generated_clock at DE2Gen1x1If64.sdc(16): Argument <targets> is an empty collection File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc Line: 16
    Info (332050): create_generated_clock -name clk250 -multiply_by 5 -source [get_ports {CLK1_50}] [get_nets {*|altpll_component|auto_generated|wire_pll1_clk[2]}] File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc Line: 16
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0|localrefclk} -duty_cycle 50.00 -name {pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0|hiptxclkout} {pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0|hiptxclkout}
    Info (332110): create_generated_clock -source {pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0|hiptxclkout} -divide_by 2 -duty_cycle 50.00 -name {pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0} {pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0}
    Info (332110): create_generated_clock -source {pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0} -duty_cycle 50.00 -name {pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout} {pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout}
    Info (332110): create_generated_clock -source {pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|clk[1]} -duty_cycle 50.00 -name {pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pma0|clockout} {pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pma0|clockout}
    Info (332110): create_generated_clock -source {pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|icdrclk} -divide_by 5 -duty_cycle 50.00 -name {pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|receive_pma0|clockout} {pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|receive_pma0|clockout}
    Info (332110): create_generated_clock -source {pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name {pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|icdrclk} {pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|icdrclk}
    Info (332110): create_generated_clock -source {pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name {pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|clk[0]} {pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name {pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|clk[1]} {pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 5 -duty_cycle 20.00 -name {pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|clk[2]} {pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1|clk[2]}
    Info (332110): set_max_delay -to [get_ports { PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|receive_pcs0~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|receive_pcs0~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIORESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIORESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIOLOAD }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIOLOAD }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIODISABLE }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLEDPRIODISABLE }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLERXDIGITALRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLERXDIGITALRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLETXDIGITALRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLETXDIGITALRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLERXANALOGRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0~OBSERVABLERXANALOGRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET }] 0.000
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: ALTPLL50I50O125O250O_inst|altpll_component|auto_generated|pll1|clk[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: ALTPLL50I50O125O250O_inst|altpll_component|auto_generated|pll1|clk[1]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at DE2Gen1x1If64.sdc(22): refclk*clkout could not be matched with a clock File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc Line: 22
Warning (332174): Ignored filter at DE2Gen1x1If64.sdc(22): *div0*coreclkout could not be matched with a clock File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc Line: 22
Warning (332049): Ignored set_clock_groups at DE2Gen1x1If64.sdc(22): Argument -group with value [get_clocks { refclk*clkout }] contains zero elements File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc Line: 22
    Info (332050): set_clock_groups -exclusive -group [get_clocks { refclk*clkout }] -group [get_clocks { *div0*coreclkout}] File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc Line: 22
Warning (332049): Ignored set_clock_groups at DE2Gen1x1If64.sdc(22): Argument -group with value [get_clocks { *div0*coreclkout}] contains zero elements File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc Line: 22
Warning (332174): Ignored filter at DE2Gen1x1If64.sdc(23): *central_clk_div0* could not be matched with a clock File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc Line: 23
Warning (332174): Ignored filter at DE2Gen1x1If64.sdc(23): *central_clk_div1* could not be matched with a clock File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc Line: 23
Warning (332054): Assignment set_clock_groups is accepted but has some problems at DE2Gen1x1If64.sdc(23): Argument -group with value [get_clocks { *central_clk_div0* }] contains zero elements File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc Line: 23
    Info (332050): set_clock_groups -exclusive -group [get_clocks { *central_clk_div0* }] -group [get_clocks { *_hssi_pcie_hip* }] -group [get_clocks { *central_clk_div1* }] File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc Line: 23
Warning (332054): Assignment set_clock_groups is accepted but has some problems at DE2Gen1x1If64.sdc(23): Argument -group with value [get_clocks { *central_clk_div1* }] contains zero elements File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc Line: 23
Info (332104): Reading SDC File: '../ip/PCIeGen1x1If64.sdc'
Warning (332174): Ignored filter at PCIeGen1x1If64.sdc(3): refclk could not be matched with a port or pin or register or keeper or net or combinational node or node File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc Line: 3
Warning (332049): Ignored create_clock at PCIeGen1x1If64.sdc(3): Argument <targets> is not an object ID File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc Line: 3
    Info (332050): create_clock -period "100 MHz" -name {refclk} {refclk} File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc Line: 3
Warning (332174): Ignored filter at PCIeGen1x1If64.sdc(4): fixedclk_serdes could not be matched with a port or pin or register or keeper or net or combinational node or node File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc Line: 4
Warning (332049): Ignored create_clock at PCIeGen1x1If64.sdc(4): Argument <targets> is not an object ID File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc Line: 4
    Info (332050): create_clock -period "100 MHz" -name {fixedclk_serdes} {fixedclk_serdes} File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc Line: 4
Warning (332174): Ignored filter at PCIeGen1x1If64.sdc(6): *hssi_pcie_hip|testin[*] could not be matched with a pin File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc Line: 6
Warning (332049): Ignored set_false_path at PCIeGen1x1If64.sdc(6): Argument <to> is an empty collection File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc Line: 6
    Info (332050): set_false_path -to [get_pins -hierarchical {*hssi_pcie_hip|testin[*]} ] File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc Line: 6
Warning (332174): Ignored filter at PCIeGen1x1If64.sdc(8): *|PCIeGen1x1If64:*map|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[0] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc Line: 8
Warning (332049): Ignored set_false_path at PCIeGen1x1If64.sdc(8): Argument <to> is not an object ID File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc Line: 8
    Info (332050): set_false_path -to {*|PCIeGen1x1If64:*map|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[0]} File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc Line: 8
Warning (332174): Ignored filter at PCIeGen1x1If64.sdc(16): *|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_wr could not be matched with a keeper File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc Line: 16
Warning (332049): Ignored set_multicycle_path at PCIeGen1x1If64.sdc(16): Argument <from> is an empty collection File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc Line: 16
    Info (332050): set_multicycle_path -end -setup -from [get_keepers {*|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_wr}] 2 File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc Line: 16
Warning (332049): Ignored set_multicycle_path at PCIeGen1x1If64.sdc(17): Argument <from> is an empty collection File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc Line: 17
    Info (332050): set_multicycle_path -end -hold  -from [get_keepers {*|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_wr}] 1 File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc Line: 17
Warning (332174): Ignored filter at PCIeGen1x1If64.sdc(18): *|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl[*] could not be matched with a keeper File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc Line: 18
Warning (332049): Ignored set_multicycle_path at PCIeGen1x1If64.sdc(18): Argument <from> is an empty collection File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc Line: 18
    Info (332050): set_multicycle_path -end -setup -from [get_keepers {*|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl[*]}] 3 File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc Line: 18
Warning (332049): Ignored set_multicycle_path at PCIeGen1x1If64.sdc(19): Argument <from> is an empty collection File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc Line: 19
    Info (332050): set_multicycle_path -end -hold  -from [get_keepers {*|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl[*]}] 2 File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc Line: 19
Warning (332174): Ignored filter at PCIeGen1x1If64.sdc(21): *|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_wr could not be matched with a keeper File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc Line: 21
Warning (332049): Ignored set_multicycle_path at PCIeGen1x1If64.sdc(21): Argument <from> is an empty collection File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc Line: 21
    Info (332050): set_multicycle_path -end -setup -from [get_keepers {*|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_wr}] 2 File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc Line: 21
Warning (332049): Ignored set_multicycle_path at PCIeGen1x1If64.sdc(22): Argument <from> is an empty collection File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc Line: 22
    Info (332050): set_multicycle_path -end -hold  -from [get_keepers {*|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_wr}] 1 File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc Line: 22
Warning (332174): Ignored filter at PCIeGen1x1If64.sdc(23): *|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts[*] could not be matched with a keeper File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc Line: 23
Warning (332049): Ignored set_multicycle_path at PCIeGen1x1If64.sdc(23): Argument <from> is an empty collection File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc Line: 23
    Info (332050): set_multicycle_path -end -setup -from [get_keepers {*|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts[*]}] 3 File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc Line: 23
Warning (332049): Ignored set_multicycle_path at PCIeGen1x1If64.sdc(24): Argument <from> is an empty collection File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc Line: 24
    Info (332050): set_multicycle_path -end -hold  -from [get_keepers {*|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts[*]}] 2 File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc Line: 24
Warning (332060): Node: riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|async_cmp:asyncCompare|rDir is being clocked by riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[1]
Warning (332060): Node: riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[8] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|async_cmp:asyncCompare|rDir is being clocked by riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[8]
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0|dpclk  to: PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|wire_cent_unit0_dprioout
    Info (332098): Cell: pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1  from: inclk[0]  to: fref
    Info (332098): From: pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0  to: PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_wr_hip
    Info (332098): From: pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pldclk  to: PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|reset_status
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.183
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.183               0.000 pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     2.079               0.000 clk125 
    Info (332119):    13.420               0.000 clk50 
    Info (332119):    13.586               0.000 n/a 
    Info (332119):    13.699               0.000 CLK1_50 
Info (332146): Worst-case hold slack is 0.211
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.211               0.000 pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     0.393               0.000 CLK1_50 
    Info (332119):     0.394               0.000 clk50 
    Info (332119):     0.399               0.000 clk125 
    Info (332119):     2.187               0.000 n/a 
Info (332146): Worst-case recovery slack is 3.134
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.134               0.000 pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
Info (332146): Worst-case removal slack is 1.031
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.031               0.000 pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
Info (332146): Worst-case minimum pulse width slack is 0.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.000               0.000 clk50 
    Info (332119):     2.000               0.000 pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0|hiptxclkout 
    Info (332119):     2.000               0.000 pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pma0|clockout 
    Info (332119):     3.562               0.000 pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     3.623               0.000 clk125 
    Info (332119):     3.977               0.000 pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 
    Info (332119):     4.813               0.000 refclk 
    Info (332119):     9.667               0.000 CLK1_50 
    Info (332119):    16.000               0.000 CLK2_50 
    Info (332119):    16.000               0.000 CLK3_50 
Info (332114): Report Metastability: Found 3 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 3
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 20.027 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|async_cmp:asyncCompare|rDir is being clocked by riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[1]
Warning (332060): Node: riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[8] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|async_cmp:asyncCompare|rDir is being clocked by riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[8]
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0|dpclk  to: PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|wire_cent_unit0_dprioout
    Info (332098): Cell: pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1  from: inclk[0]  to: fref
    Info (332098): From: pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0  to: PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_wr_hip
    Info (332098): From: pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pldclk  to: PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|reset_status
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 0.400
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.400               0.000 pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     2.238               0.000 clk125 
    Info (332119):    13.492               0.000 clk50 
    Info (332119):    14.181               0.000 n/a 
    Info (332119):    14.219               0.000 CLK1_50 
Info (332146): Worst-case hold slack is 0.217
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.217               0.000 pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     0.345               0.000 CLK1_50 
    Info (332119):     0.346               0.000 clk50 
    Info (332119):     0.357               0.000 clk125 
    Info (332119):     2.090               0.000 n/a 
Info (332146): Worst-case recovery slack is 3.544
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.544               0.000 pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
Info (332146): Worst-case removal slack is 0.937
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.937               0.000 pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
Info (332146): Worst-case minimum pulse width slack is 0.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.000               0.000 clk50 
    Info (332119):     2.000               0.000 pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0|hiptxclkout 
    Info (332119):     2.000               0.000 pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pma0|clockout 
    Info (332119):     3.490               0.000 pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     3.623               0.000 clk125 
    Info (332119):     3.971               0.000 pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 
    Info (332119):     4.811               0.000 refclk 
    Info (332119):     9.654               0.000 CLK1_50 
    Info (332119):    16.000               0.000 CLK2_50 
    Info (332119):    16.000               0.000 CLK3_50 
Info (332114): Report Metastability: Found 3 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 3
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 20.430 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|async_cmp:asyncCompare|rDir is being clocked by riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[1]
Warning (332060): Node: riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[8] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|async_cmp:asyncCompare|rDir is being clocked by riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[8]
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|cent_unit0|dpclk  to: PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|wire_cent_unit0_dprioout
    Info (332098): Cell: pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|pll0|auto_generated|pll1  from: inclk[0]  to: fref
    Info (332098): From: pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0  to: PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_wr_hip
    Info (332098): From: pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pldclk  to: PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|reset_status
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 2.136
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.136               0.000 pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     3.005               0.000 clk125 
    Info (332119):    16.167               0.000 n/a 
    Info (332119):    16.691               0.000 CLK1_50 
    Info (332119):    16.785               0.000 clk50 
Info (332146): Worst-case hold slack is 0.056
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.056               0.000 pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     0.176               0.000 CLK1_50 
    Info (332119):     0.176               0.000 clk50 
    Info (332119):     0.184               0.000 clk125 
    Info (332119):     0.884               0.000 n/a 
Info (332146): Worst-case recovery slack is 5.414
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.414               0.000 pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
Info (332146): Worst-case removal slack is 0.490
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.490               0.000 pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
Info (332146): Worst-case minimum pulse width slack is 0.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.000               0.000 clk50 
    Info (332119):     2.000               0.000 pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pcs0|hiptxclkout 
    Info (332119):     2.000               0.000 pcie_inst|serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|transmit_pma0|clockout 
    Info (332119):     3.670               0.000 pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     3.731               0.000 clk125 
    Info (332119):     3.994               0.000 pcie_inst|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 
    Info (332119):     4.570               0.000 refclk 
    Info (332119):     9.252               0.000 CLK1_50 
    Info (332119):    16.000               0.000 CLK2_50 
    Info (332119):    16.000               0.000 CLK3_50 
Info (332114): Report Metastability: Found 3 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 3
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 22.058 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 37 warnings
    Info: Peak virtual memory: 937 megabytes
    Info: Processing ended: Mon Nov 20 18:18:32 2017
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:10


