INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/BenesNetwork128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BenesNetwork128
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/BenesNetwork16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BenesNetwork16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/BenesNetwork32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BenesNetwork32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/BenesNetwork4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BenesNetwork4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/BenesNetwork64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BenesNetwork64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/BenesNetwork8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BenesNetwork8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/CtrlSignal128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CtrlSignal128
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/CtrlSignal16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CtrlSignal16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/CtrlSignal32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CtrlSignal32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/CtrlSignal4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CtrlSignal4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/CtrlSignal64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CtrlSignal64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/CtrlSignal8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CtrlSignal8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/ParameterGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ParameterGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/ParameterGenerator4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ParameterGenerator4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/SetTop128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SetTop128
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/SetTop16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SetTop16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/SetTop32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SetTop32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/SetTop4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SetTop4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/SetTop64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SetTop64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/SetTop8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SetTop8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sources_1/new/SwitchUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SwitchUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.srcs/sim_1/new/PN128_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PN128_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shane/Desktop/Practicum/Programming/Project/FinalPN/PermutationNetwork2008_2.0/PermutationNetwork2008_2.0.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
