INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Francisco/OneDrive/rea de Trabalho/IST-PSD/Lab3/project_1.sim/sim_1/synth/timing/xsim/circuito_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module circuito
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module images_mem
INFO: [VRFC 10-311] analyzing module mem_acesses
INFO: [VRFC 10-311] analyzing module middle_memory
INFO: [VRFC 10-311] analyzing module weights1
INFO: [VRFC 10-311] analyzing module weights2
INFO: [VRFC 10-311] analyzing module images_mem_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module images_mem_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module images_mem_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module images_mem_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module images_mem_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module images_mem_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module images_mem_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module images_mem_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module images_mem_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module images_mem_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module images_mem_blk_mem_gen_v8_4_6
INFO: [VRFC 10-311] analyzing module images_mem_blk_mem_gen_v8_4_6_synth
INFO: [VRFC 10-311] analyzing module middle_memory_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module middle_memory_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module middle_memory_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module middle_memory_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module middle_memory_blk_mem_gen_v8_4_6
INFO: [VRFC 10-311] analyzing module middle_memory_blk_mem_gen_v8_4_6_synth
INFO: [VRFC 10-311] analyzing module weights1_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module weights1_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module weights1_blk_mem_gen_mux__parameterized0
INFO: [VRFC 10-311] analyzing module weights1_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module weights1_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module weights1_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module weights1_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module weights1_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module weights1_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module weights1_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module weights1_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module weights1_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module weights1_blk_mem_gen_v8_4_6
INFO: [VRFC 10-311] analyzing module weights1_blk_mem_gen_v8_4_6_synth
INFO: [VRFC 10-311] analyzing module weights2_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module weights2_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module weights2_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module weights2_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module weights2_blk_mem_gen_v8_4_6
INFO: [VRFC 10-311] analyzing module weights2_blk_mem_gen_v8_4_6_synth
INFO: [VRFC 10-311] analyzing module glbl
