/*
 * Copyright (C) 2022 Yuly Tarasov <ulius.cesarus@gmail.com>
 *
 * Permission is hereby granted, free of charge, to any person obtaining a copy
 * of this software and associated documentation files (the "Software"), to deal
 * in the Software without restriction, including without limitation the rights
 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
 * copies of the Software, and to permit persons to whom the Software is
 * furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
 * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
 * SOFTWARE.
 */

/// GenXPredToSimdCF
/// ----------------
///
/// In this file a new Simd CF IR interface introduced. Need for this interface
/// is caused by the fact that vector backend has several frontends, for
/// example, ISPC, CM, DPC++ ESIMD, and this interface can allow make unified
/// Simd CF constructions in IR and, moreover, solve some problems of existing
/// Simd CF IR model. Main idea of this interface is to predicate all Simd CF
/// code. This will be discussed in more detail below.
///
/// GenXPredToSimdCF is a function pass that transforms such predicated code
/// into GenX Simd CF.
///
/// Since in GenX ISA specification we can see that Simd CF starts with `goto`
/// instruction and ends with `join` instruction, Simd CF code has one entry and
/// one exit basic block. So let's call block (not basic!) of Simd CF code
/// 'SimdCFRegion' since it has one entry and one exit basic block.
///
/// All SimdCFRegions can be divided into two groups: SimdCFIfRegions and
/// SimdCFLoopRegions. First one corresponds to SIMD CF if-else and second one
/// to SIMD CF do-while.
///
/// Control flow scheme for SIMD CF if-else is following:
///
///                          +-------------------+
///                          |       entry       |
///                          +-------------------+
///                             /             \
///                            /               |<[if any cond is true]
///                           /                V
///                          /             +----------------+
/// [if all cond are false]>/              |   region for   |
///                        /               |   simd cf if   |
///                  +----+                |      cond      |
///                 /                      +----------------+
///                /                          /      /
///                |  [if any cond is false]>/      /
///                V                        /      /
///         +----------------+             /      /
///         |   region for   |            /      /
///         |  simd cf else  |<----------+      /<[if all cond are true]
///         |      cond      |                 /
///         +----------------+                /
///                            \             /
///                             |            |
///                             V            V
///                          +-------------------+
///                          |        end        |
///                          +-------------------+
///
/// Control flow scheme for SIMD CF do-while is following:
///
///                          +-------------------+
///                          |       entry       |
///                          +-------------------+
///                                 |
///                                 |     +----------+
///                                 V     V          |
///                          +-------------------+   |
///                          |     loop body     |   |<[if any cond is true]
///                          +-------------------+   |
///                                 |     |          |
///         [if all cond are false]>|     +----------+
///                                 V
///                          +-------------------+
///                          |        end        |
///                          +-------------------+
///
/// In proposed interface Simd CF goto is replaced with a pair of instructions.
/// First instruction is and/or reduce for Simd condition. Second instruction
/// is scalar branch result of reduce as branch condition. If just replace gotos
/// IR will not be in consistent state and futher passes can break such IR. So
/// to escape this all side effects (mostly it is stores) must be masked. And
/// when all side effects in Simd CF region are predicated with Simd condition
/// for this region we can call this code as 'predicated code'.
///
/// Algorithm for matching for SimdCFRegions:
/// 1. Find condition branch that looks like Simd CF;
/// 2. Check if region CF matches CF for Simd CF if-else or Simd CF do-while;
/// 3. Verify masks;
/// 4. For if-else:
///      check if masks for if and else regions are opposite;
///    For do-while:
///      check PHIs for induction variables;
///      check mask recalculation.
/// After that recurcively find nesting SimdCFRegions.
///
/// Transformation for SimdCFIfRegion requires next steps:
/// 1. Replace and/or reductions with genx.goto/join;
/// 2. Remove side effect masking.
///
//===----------------------------------------------------------------------===//

// TODO: may be it is better to divide GenXPredToSimdCF into two pass: analysis
// and transformation
//
// TODO: now only matching for top-level region works good (for simple tests at
// least). Need to add matching nested and add transformation.
//
// NOTE: transformation is much harded in details than it is decribed above.
// Main problem is to make this pass and SimdCFConformace be compatible.

#include "llvm/IR/DerivedTypes.h"
#include "llvm/IR/IRBuilder.h"
#include "llvm/Support/Casting.h"
#include <llvm/GenXIntrinsics/GenXIntrinsics.h>

#include <llvm/Analysis/LoopInfo.h>
#include <llvm/Analysis/RegionInfo.h>
#include <llvm/IR/BasicBlock.h>
#include <llvm/IR/Dominators.h>
#include <llvm/IR/Function.h>
#include <llvm/IR/IRBuilder.h>
#include <llvm/IR/Instructions.h>
#include <llvm/InitializePasses.h>
#include <llvm/Pass.h>

#include <utility>

#define DEBUG_TYPE "simdcf-region"

using namespace llvm;

namespace llvm::genx {
// Need declarations of this functions here because of declaration conflict
// beetween genx::Region from GenXUtils.h and llvm::Region
bool isPredicate(Instruction *Inst);
bool isPredNot(Instruction *Inst);

class SimdCFRegion : public Region {
protected:
  std::set<SimdCFRegion *> SubRegions; // set because subregions are unique
  Value *Mask;

public:
  SimdCFRegion(BasicBlock *Entry, BasicBlock *Exit, RegionInfo *RI,
               DominatorTree *DT, SimdCFRegion *Parent = nullptr)
      : Region(Entry, Exit, RI, DT, Parent) {}
  virtual ~SimdCFRegion() {}

  virtual bool isIfRegion() const = 0;
  virtual bool isLoopRegion() const = 0;

  virtual SimdCFRegion &findSubregions() = 0;

  virtual bool verify() const = 0;
};

class SimdCFIfRegion final : public SimdCFRegion {
  Region *IfThenRegion;
  Region *IfElseRegion;

public:
  bool isIfRegion() const override { return true; }
  bool isLoopRegion() const override { return false; }

  SimdCFIfRegion &findSubregions() override { return *this; }

  bool hasElse() const { return IfElseRegion != nullptr; }

  Region *getIfThenRegion() const { return IfThenRegion; }
  Region *getIfElseRegion() const { return IfElseRegion; }

  auto *getMask() const { return Mask; }

  auto *getIfSimdBranch() const {
    return cast<BranchInst>(getEntry()->getTerminator());
  }

  auto *getIfSimdCondition() const {
    return dyn_cast<CallInst>(getIfSimdBranch()->getCondition());
  }

  BranchInst *getElseSimdBranch() const {
    if (!hasElse())
      return nullptr;
    return cast<BranchInst>(IfThenRegion->getExit()->getTerminator());
  }

  CallInst *getElseSimdCondition() const {
    if (!hasElse())
      return nullptr;
    return dyn_cast<CallInst>(getElseSimdBranch()->getCondition());
  }

  // TODO: need to add algo to verify mask for simdcf region:
  // 1. For each masked op: op mask in submask of region mask;
  // 2. If there is else block: else mask is opposite to if mask in terms of
  // parent mask;
  // 3. For each subregion: subregion mask is submask of region mask.
  //
  // SindCFIfRegion is considered verified if each of conditions above are true.
  bool verify() const override { return true; }

  SimdCFIfRegion(BasicBlock *Entry, Region *IfThen, Region *IfElse,
                 BasicBlock *Exit, RegionInfo *RI, DominatorTree *DT,
                 SimdCFRegion *Parent = nullptr)
      : SimdCFRegion(Entry, Exit, RI, DT, Parent), IfThenRegion(IfThen),
        IfElseRegion(IfElse) {
    assert(IfThenRegion);
    Mask = getIfSimdCondition()->getArgOperand(0);
  }
};

class SimdCFLoopRegion final : public SimdCFRegion {
  Loop *SimdLoop;

public:
  bool isIfRegion() const override { return false; }
  bool isLoopRegion() const override { return true; }

  SimdCFRegion &findSubregions() override { return *this; }

  BranchInst *getSimdBranch() const {
    return cast<BranchInst>(SimdLoop->getExitingBlock()->getTerminator());
  }

  auto *getSimdCondition() const {
    return dyn_cast<CallInst>(getSimdBranch()->getCondition());
  }

  // TODO: need to add algo to verify mask for simdcf region:
  // 1. For each masked op: op mask in submask of region mask;
  // 2. For each induction variable: var is masked with region mask;
  // 3. For each subregion: subregion mask is submask of region mask.
  //
  // SindCFIfRegion is considered verified if each of conditions above are true.
  bool verify() const override { return true; }

  SimdCFLoopRegion(BasicBlock *Entry, Loop *L, BasicBlock *Exit, RegionInfo *RI,
                   DominatorTree *DT, SimdCFRegion *Parent = nullptr)
      : SimdCFRegion(Entry, Exit, RI, DT, Parent), SimdLoop(L) {
    Mask = getSimdCondition()->getArgOperand(0);
  }
};
} // namespace llvm::genx

using namespace genx;

namespace {
class GenXPredToSimdCF final : public FunctionPass {
  std::map<Module *, GlobalVariable *> EMs;
  std::map<BasicBlock *, AllocaInst *> RMAddrs;
  std::map<SimdCFIfRegion *, BasicBlock *> AfterThens;

public:
  using SimdCFRegionPtr = std::unique_ptr<SimdCFRegion>;
  using SimdCFRegionsT = std::vector<SimdCFRegionPtr>;

  static constexpr unsigned MAX_SIMD_CF_WIDTH = 32;

  static char ID;

  explicit GenXPredToSimdCF() : FunctionPass(ID) {}
  StringRef getPassName() const override {
    return "GenX transforming predicated code into Simd CF";
  }

  bool runOnFunction(Function &F) override;

  void getAnalysisUsage(AnalysisUsage &AU) const override {
    AU.addRequired<DominatorTreeWrapperPass>();
    AU.addRequired<LoopInfoWrapperPass>();
    AU.addRequired<RegionInfoPass>();
  }

  SimdCFRegionsT findSimdCFRegions(Function &F);

#ifdef GENXSIMDCFREGION_WITH_TRANSFORM
  void insertIfGoto(SimdCFIfRegion &R);
  void removeMask(SimdCFIfRegion &R);
  void fixPHIs(SimdCFIfRegion &R);
#endif

  bool transform(SimdCFRegion &R);
  bool transform(SimdCFIfRegion &R);
  bool transform(SimdCFLoopRegion &R);

  Value *getEM(Module *M) {
    assert(M);
    auto EM = EMs.find(M);
    if (EM == EMs.end()) {
      auto *EMTy = VectorType::get(Type::getInt1Ty(M->getContext()),
                                   MAX_SIMD_CF_WIDTH, false /*isScalable*/);
      EMs[M] = new GlobalVariable(*M, EMTy, false /*isConstant*/,
                                  GlobalValue::InternalLinkage,
                                  Constant::getAllOnesValue(EMTy), "EM");
    }

    return EMs[M];
  }

  Value *getRMAddr(BasicBlock *JP, unsigned Width = 0) {
    auto RMAddr = RMAddrs.find(JP);
    if (RMAddr == RMAddrs.end()) {
      auto *RMTy = VectorType::get(Type::getInt1Ty(JP->getContext()), Width,
                                   false /*isScalable*/);
      auto *InsertBefore = &JP->getParent()->front().front();
      auto *RMAddr = new AllocaInst(RMTy, 0 /*AddrSpace*/,
                                    Twine("RM.") + JP->getName(), InsertBefore);
      new StoreInst(Constant::getNullValue(RMTy), RMAddr,
                    false /* isVolatile */, InsertBefore);
      RMAddrs[JP] = RMAddr;
    }
    return RMAddrs[JP];
  }

  bool isSimdCFCondition(Value *Cond) {
    switch (GenXIntrinsic::getGenXIntrinsicID(Cond)) {
    case GenXIntrinsic::genx_all:
    case GenXIntrinsic::genx_any:
      return true;
    default:
      return false;
    }
  }

  std::pair<BranchInst *, Value *>
  findSimdCFBranchAndCondition(BasicBlock &BB) {
    LLVM_DEBUG(dbgs() << "Trying to find Simd branch and condition in:\n");
    LLVM_DEBUG(BB.dump());

    auto *Terminator = BB.getTerminator();
    if (!Terminator) {
      LLVM_DEBUG(dbgs() << "Didn't find terminator for BB '" << BB.getName()
                        << "'\n");
      return std::make_pair(nullptr, nullptr);
    }

    if (!isa<BranchInst>(Terminator)) {
      LLVM_DEBUG(dbgs() << "Terminator isn't a branch for BB '" << BB.getName()
                        << "'\n");
      return std::make_pair(nullptr, nullptr);
    }

    auto *BrInst = cast<BranchInst>(Terminator);
    if (!BrInst) {
      LLVM_DEBUG(dbgs() << "Terminator isn't a branch for BB '" << BB.getName()
                        << "'\n");
      return std::make_pair(nullptr, nullptr);
    }

    if (BrInst->isUnconditional()) {
      LLVM_DEBUG(dbgs() << "Branch is unconditional for BB '" << BB.getName()
                        << "'\n");
      return std::make_pair(nullptr, nullptr);
    }

    auto *Cond = BrInst->getCondition();
    if (isSimdCFCondition(Cond))
      return std::make_pair(BrInst, Cond);

    LLVM_DEBUG(dbgs() << "Condition isn't a Simd CF condition:\n");
    LLVM_DEBUG(Cond->dump());
    return std::make_pair(nullptr, nullptr);
  }

  bool isReduceAnd(const Value *V) {
    if (V)
      if (const CallInst *CI = dyn_cast<CallInst>(V))
        return GenXIntrinsic::getGenXIntrinsicID(V) ==
                   GenXIntrinsic::genx_all ||
               CI->getIntrinsicID() ==
                   Intrinsic::experimental_vector_reduce_and;

    return false;
  }

  bool isReduceOr(const Value *V) {
    if (V)
      if (const CallInst *CI = dyn_cast<CallInst>(V))
        return GenXIntrinsic::getGenXIntrinsicID(V) ==
                   GenXIntrinsic::genx_any ||
               CI->getIntrinsicID() == Intrinsic::experimental_vector_reduce_or;

    return false;
  }

  bool areOppositeSimdCFConditions(Value *IfCond, Value *ElseCond) {
    if (!IfCond || !ElseCond)
      return false;

    bool isIfCondReduceOr = isReduceOr(IfCond);
    if (!isIfCondReduceOr && !isReduceAnd(IfCond))
      return false;

    bool isElseCondReduceOr = isReduceOr(ElseCond);
    if (!isElseCondReduceOr && !isReduceAnd(ElseCond))
      return false;

    auto *IfCondCall = cast<CallInst>(IfCond);
    auto *ElseCondCall = cast<CallInst>(ElseCond);
    if (!IfCondCall || !ElseCondCall)
      return false;
    auto *IfMask = cast<Instruction>(IfCondCall->getArgOperand(0));
    LLVM_DEBUG(dbgs() << "IfMask: "; IfMask->dump());
    auto *ElseMask = cast<Instruction>(ElseCondCall->getArgOperand(0));
    LLVM_DEBUG(dbgs() << "ElseMask: "; ElseMask->dump());
    if (!IfMask || !ElseMask)
      return false;

    if (isIfCondReduceOr && isElseCondReduceOr) {
      if (!genx::isPredicate(IfMask) || !genx::isPredNot(ElseMask))
        return false;
      LLVM_DEBUG(dbgs() << "Comparing "; IfMask->dump());
      LLVM_DEBUG(dbgs() << "against   "; ElseMask->getOperand(0)->dump());
      return IfMask == ElseMask->getOperand(0);
    } else if (isIfCondReduceOr && !isElseCondReduceOr) {
      return false; // not implemented
    } else if (!isIfCondReduceOr && isElseCondReduceOr) {
      return false; // not implemented
    } else if (!isIfCondReduceOr && !isElseCondReduceOr) {
      if (!genx::isPredicate(IfMask) || !genx::isPredNot(ElseMask))
        return false;
      LLVM_DEBUG(dbgs() << "Comparing "; IfMask->dump());
      LLVM_DEBUG(dbgs() << "against   "; ElseMask->getOperand(0)->dump());
      return IfMask == ElseMask->getOperand(0);
    }

    return false;
  }

  BasicBlock *getIfExitFromIfBranch(BranchInst &BrInst) {
    if (!BrInst.isConditional())
      return nullptr;
    enum { N_IF_EXIT_PREDECESSORS = 2 };
    auto *FirstSucc = BrInst.getSuccessor(0);
    if (FirstSucc->hasNPredecessors(N_IF_EXIT_PREDECESSORS))
      return FirstSucc;
    auto *SecondSucc = BrInst.getSuccessor(1);
    if (SecondSucc->hasNPredecessors(N_IF_EXIT_PREDECESSORS))
      return SecondSucc;
    return nullptr;
  }

  BasicBlock *getIfExitFromElseBranch(BranchInst &BrInst) {
    if (!BrInst.isConditional())
      return nullptr;
    auto *IfElseEntry = getIfElseEntry(BrInst);
    auto IfExit =
        std::find_if(BrInst.successors().begin(), BrInst.successors().end(),
                     [IfElseEntry, this](BasicBlock *BB) -> bool {
                       return BB != IfElseEntry;
                     });
    return IfExit != BrInst.successors().end() ? *IfExit : nullptr;
  }

  BasicBlock *getIfThenEntry(BranchInst &BrInst) {
    if (!BrInst.isConditional())
      return nullptr;
    enum { N_IF_THEN_ENTRY_PREDECESSORS = 1 };
    auto *FirstSucc = BrInst.getSuccessor(0);
    if (FirstSucc->hasNPredecessors(N_IF_THEN_ENTRY_PREDECESSORS))
      return FirstSucc;
    auto *SecondSucc = BrInst.getSuccessor(1);
    if (SecondSucc->hasNPredecessors(N_IF_THEN_ENTRY_PREDECESSORS))
      return SecondSucc;
    return nullptr;
  }

  BasicBlock *getIfThenEnd(BranchInst &BrInst) {
    if (!BrInst.isConditional())
      return nullptr;
    auto *IfExit = getIfExitFromIfBranch(BrInst);
    if (!IfExit)
      return nullptr;
    auto IfThenEnd = std::find_if(
        pred_begin(IfExit), pred_end(IfExit),
        [&BrInst](BasicBlock *BB) -> bool { return BB != BrInst.getParent(); });
    return IfThenEnd != pred_end(IfExit) ? *IfThenEnd : nullptr;
  }

  BasicBlock *getIfElseEntry(BranchInst &BrInst) {
    if (!BrInst.isConditional())
      return nullptr;
    enum { N_IF_ELSE_ENTRY_PREDECESSORS = 2 };
    auto *FirstSucc = BrInst.getSuccessor(0);
    if (FirstSucc->hasNPredecessors(N_IF_ELSE_ENTRY_PREDECESSORS))
      return FirstSucc;
    auto *SecondSucc = BrInst.getSuccessor(1);
    if (SecondSucc->hasNPredecessors(N_IF_ELSE_ENTRY_PREDECESSORS))
      return SecondSucc;
    return nullptr;
  }

  BasicBlock *getIfElseEnd(BranchInst &BrInst) {
    if (!BrInst.isConditional())
      return nullptr;
    auto IfExitPos =
        std::find_if(BrInst.successors().begin(), BrInst.successors().end(),
                     [&BrInst, this](BasicBlock *BB) -> bool {
                       return BB != getIfElseEntry(BrInst);
                     });
    if (IfExitPos == BrInst.successors().end())
      return nullptr;
    auto *IfExit = *IfExitPos;
    auto IfElseEnd = std::find_if(
        pred_begin(IfExit), pred_end(IfExit),
        [&BrInst](BasicBlock *BB) -> bool { return BB != BrInst.getParent(); });
    return IfElseEnd != pred_end(IfExit) ? *IfElseEnd : nullptr;
  }

  SimdCFRegionPtr tryMatchIf(BasicBlock &BB) {
    LLVM_DEBUG(dbgs() << "Trying match Simd CF If on BB '" << BB.getName()
                      << "'\n");
    auto [Branch, Cond] = findSimdCFBranchAndCondition(BB);
    if (!Branch || !Cond)
      return nullptr;

    LLVM_DEBUG(dbgs() << "Find Simd CF If branch and condition:\n";
               Cond->dump(); Branch->dump());
    BasicBlock *Entry = &BB;
    BasicBlock *IfThenEntry = getIfThenEntry(*Branch);
    if (!IfThenEntry)
      return nullptr;
    LLVM_DEBUG(dbgs() << "Find Simd CF IfThenEntry BB: "
                      << IfThenEntry->getName() << '\n');
    BasicBlock *IfThenEnd = getIfThenEnd(*Branch);
    if (!IfThenEnd)
      return nullptr;
    LLVM_DEBUG(dbgs() << "Find Simd CF IfThenEnd BB: " << IfThenEnd->getName()
                      << '\n');

    auto IfThenRegion = std::make_unique<Region>(
        IfThenEntry, IfThenEnd, &getAnalysis<RegionInfoPass>().getRegionInfo(),
        &getAnalysis<DominatorTreeWrapperPass>().getDomTree());
    IfThenRegion->verifyRegion();
    LLVM_DEBUG(dbgs() << "Finded IfThenRegion '" << IfThenRegion->getNameStr()
                      << "':\n";
               IfThenRegion->dump(););

    auto [ElseBranch, ElseCond] = findSimdCFBranchAndCondition(*IfThenEnd);
    if (ElseBranch && ElseCond) {
      bool areOppositeConds = areOppositeSimdCFConditions(Cond, ElseCond);
      if (!areOppositeConds) {
        LLVM_DEBUG(dbgs() << "Finded Simd CF Else condition is not opposite to "
                             "the If condition:\n";
                   ElseCond->dump(); ElseBranch->dump());
        return nullptr;
      }
      LLVM_DEBUG(dbgs() << "Find Simd CF Else branch and condition:\n";
                 ElseCond->dump(); ElseBranch->dump());
      BasicBlock *IfElseEntry = getIfElseEntry(*ElseBranch);
      if (!IfElseEntry)
        return nullptr;
      LLVM_DEBUG(dbgs() << "Find Simd CF IfElseEntry BB: "
                        << IfElseEntry->getName() << '\n');
      BasicBlock *IfElseEnd = getIfElseEnd(*ElseBranch);
      if (!IfElseEnd)
        return nullptr;
      LLVM_DEBUG(dbgs() << "Find Simd CF IfElseEnd BB: " << IfElseEnd->getName()
                        << '\n');

      auto IfElseRegion = std::make_unique<Region>(
          IfElseEntry, IfElseEnd,
          &getAnalysis<RegionInfoPass>().getRegionInfo(),
          &getAnalysis<DominatorTreeWrapperPass>().getDomTree());
      IfElseRegion->verifyRegion();
      LLVM_DEBUG(dbgs() << "Finded IfElseRegion '" << IfElseRegion->getNameStr()
                        << "':\n";
                 IfElseRegion->dump(););

      BasicBlock *Exit = getIfExitFromElseBranch(*ElseBranch);
      if (!Exit)
        return nullptr;
      LLVM_DEBUG(dbgs() << "Find Simd CF IfEnd BB: " << Exit->getName()
                        << '\n');
      return std::make_unique<SimdCFIfRegion>(
          Entry, IfThenRegion.release(), IfElseRegion.release(), Exit,
          &getAnalysis<RegionInfoPass>().getRegionInfo(),
          &getAnalysis<DominatorTreeWrapperPass>().getDomTree());
    }

    BasicBlock *Exit = getIfExitFromIfBranch(*Branch);
    if (!Exit)
      return nullptr;
    LLVM_DEBUG(dbgs() << "Find Simd CF IfEnd BB: " << Exit->getName() << '\n');
    return std::make_unique<SimdCFIfRegion>(
        Entry, IfThenRegion.release(), nullptr, Exit,
        &getAnalysis<RegionInfoPass>().getRegionInfo(),
        &getAnalysis<DominatorTreeWrapperPass>().getDomTree());
  }

  std::pair<BranchInst *, Value *>
  findSimdCFLoopBranchAndCondition(const Loop &L) {
    LLVM_DEBUG(dbgs() << "Trying to find Simd CF branch and condition in:\n");
    LLVM_DEBUG(L.dump());
    auto *ExitingBB = L.getExitingBlock();
    if (!ExitingBB) {
      LLVM_DEBUG(dbgs() << "Didn't find exiting BB for this loop!\n");
      return std::make_pair(nullptr, nullptr);
    }
    LLVM_DEBUG(dbgs() << "Loop exiting BB: '" << ExitingBB->getName() << "'\n");
    return findSimdCFBranchAndCondition(*ExitingBB);
  }

  SimdCFRegionPtr tryMatchLoop(BasicBlock &BB) {
    LLVM_DEBUG(dbgs() << "Trying match Simd CF Loop on BB '" << BB.getName()
                      << "'\n");

    auto &LI = getAnalysis<LoopInfoWrapperPass>().getLoopInfo();
    auto *Loop = LI.getLoopFor(&BB);
    if (!Loop) {
      LLVM_DEBUG(dbgs() << "Didn't find Loop on BB '" << BB.getName() << "'\n");
      return nullptr;
    }
    auto [Branch, Cond] = findSimdCFLoopBranchAndCondition(*Loop);
    if (!Branch || !Cond) {
      LLVM_DEBUG(dbgs() << "Didn't find Simd CF Loop branch and condition\n");
      return nullptr;
    }
    LLVM_DEBUG(dbgs() << "Find Simd CF Loop branch and condition:\n";
               Cond->dump(); Branch->dump());
    auto *Entry = Loop->getLoopPredecessor();
    if (!Entry)
      return nullptr;
    LLVM_DEBUG(dbgs() << "Find Simd CF Loop Entry BB: " << Entry->getName()
                      << '\n');
    auto *Exit = Loop->getExitBlock();
    if (!Exit)
      return nullptr;
    LLVM_DEBUG(dbgs() << "Find Simd CF Loop Exit BB: " << Exit->getName()
                      << '\n');

    return std::make_unique<SimdCFLoopRegion>(
        Entry, Loop, Exit, &getAnalysis<RegionInfoPass>().getRegionInfo(),
        &getAnalysis<DominatorTreeWrapperPass>().getDomTree());
  }
};

// TODO: rewrite this algo to use Region as arg instead of Fuction to allow
// reuse it for matching subregions
GenXPredToSimdCF::SimdCFRegionsT
GenXPredToSimdCF::findSimdCFRegions(Function &F) {
  SimdCFRegionsT Regions;
  std::set<BasicBlock *> Visited; // set because we need unique values
  auto &LI = getAnalysis<LoopInfoWrapperPass>().getLoopInfo();

  for (auto &BB : F.getBasicBlockList()) {
    if (Visited.count(&BB) != 0) {
      LLVM_DEBUG(dbgs() << "Skipping already visited BB " << BB.getName()
                        << '\n');
      continue;
    }

    auto *Loop = LI.getLoopFor(&BB);
    if (!Loop) {
      if (SimdCFRegionPtr Match = tryMatchIf(BB)) {
        LLVM_DEBUG(dbgs() << "Matched Simd CF If on BB '" << BB.getName()
                          << "'\n");
        LLVM_DEBUG(Match->dump());
        for (auto *MBB : Match->blocks()) {
          Visited.insert(MBB);
          LLVM_DEBUG(dbgs()
                     << "Marking BB '" << MBB->getName() << "' as visited\n");
        }
        Regions.push_back(std::move(Match));
      } else {
        LLVM_DEBUG(dbgs() << "Couldn't match Simd CF on BB '" << BB.getName()
                          << "'\n");
      }
    } else {
      if (SimdCFRegionPtr Match = tryMatchLoop(BB)) {
        LLVM_DEBUG(dbgs() << "Matched Simd CF Loop on BB '" << BB.getName()
                          << "'\n");
        LLVM_DEBUG(Match->dump());
        for (auto *MBB : Match->blocks()) {
          Visited.insert(MBB);
          LLVM_DEBUG(dbgs()
                     << "Marking BB '" << MBB->getName() << "' as visited\n");
        }
        Regions.push_back(std::move(Match));
      } else {
        LLVM_DEBUG(dbgs() << "Couldn't match Simd CF on BB '" << BB.getName()
                          << "'\n");
      }
    }

    Visited.insert(&BB);
    LLVM_DEBUG(dbgs() << "Marking BB '" << BB.getName() << "' as visited\n");
  }

  return Regions;
}

// Disabled because conceptually it should work, but fails on
// GenXSimdCFConformance. Or may be not debugged enough =)
#ifdef GENXSIMDCFREGION_WITH_TRANSFORM
void GenXPredToSimdCF::insertIfGoto(SimdCFIfRegion &R) {
  DominatorTree *DT = &getAnalysis<DominatorTreeWrapperPass>().getDomTree();
  BranchInst *Br = R.getIfSimdBranch();
  BasicBlock *BB = Br->getParent();
  Function *F = BB->getParent();
  Module *M = Br->getModule();
  DebugLoc DL = Br->getDebugLoc();
  CallInst *OldCond = R.getIfSimdCondition();
  BasicBlock *OldCondBB = OldCond->getParent();
  Value *Mask = R.getMask();
  VectorType *SimdTy = cast<VectorType>(Mask->getType());
  assert(SimdTy);
  unsigned SimdWidth = SimdTy->getNumElements();

  if (!DT->getNode(OldCondBB)->getIDom()) {
    OldCondBB->splitBasicBlock(OldCond->getPrevNode(), OldCondBB->getName());
  }

  IRBuilder<> Builder(OldCond);
  auto *NotMask = Builder.CreateXor(Mask, Constant::getAllOnesValue(SimdTy),
                                    Mask->getName() + ".not");
  Value *EM = getEM(M);
  Instruction *OldGotoEM =
      Builder.CreateLoad(EM->getType()->getPointerElementType(), EM,
                         false /*isVolatile*/, EM->getName());
  OldGotoEM->setDebugLoc(DL);
  Value *GotoRMAddr = getRMAddr(Br->getSuccessor(0), SimdWidth);
  Instruction *OldGotoRM = Builder.CreateLoad(
      GotoRMAddr->getType()->getPointerElementType(), GotoRMAddr,
      false /*isVolatile*/, GotoRMAddr->getName());
  OldGotoRM->setDebugLoc(DL);
  Type *GotoTys[] = {OldGotoEM->getType(), OldGotoRM->getType()};
  auto *GotoDecl = GenXIntrinsic::getGenXDeclaration(
      M, GenXIntrinsic::genx_simdcf_goto, GotoTys);
  Value *GotoArgs[] = {OldGotoEM, OldGotoRM, NotMask};
  CallInst *Goto = Builder.CreateCall(GotoDecl, GotoArgs, "goto");
  Goto->setDebugLoc(DL);
  Goto->setConvergent();
  auto *NewGotoEM = Builder.CreateExtractValue(Goto, 0, "goto.extractem");
  auto *NewGotoEMStore =
      Builder.CreateStore(NewGotoEM, EM, false /*isVolatile*/);
  NewGotoEMStore->setDebugLoc(DL);
  auto *NewGotoRM = Builder.CreateExtractValue(Goto, 1, "goto.extractrm");
  auto *NewGotoRMStore =
      Builder.CreateStore(NewGotoRM, GotoRMAddr, false /*isVolatile*/);
  NewGotoRMStore->setDebugLoc(DL);
  auto *LoweredGotoCond =
      Builder.CreateExtractValue(Goto, 2, "goto.extractcond");
  Br->setCondition(LoweredGotoCond);
  if (OldCond->use_empty())
    OldCond->eraseFromParent();

  auto *IfThenExit = R.getIfThenRegion()->getExit();
  StringRef AfterThenPrefix = IfThenExit->getName();
  AfterThenPrefix.consume_back(".then");
  Twine AfterThenName = AfterThenPrefix + ".afterthen";
  auto *AfterThen = BasicBlock::Create(M->getContext(), AfterThenName, F,
                                       IfThenExit->getNextNode());
  Br->setSuccessor(1, AfterThen);
  auto *IfThenExitBr = IfThenExit->getTerminator();
  assert(isa<BranchInst>(IfThenExitBr));
  IfThenExitBr->setSuccessor(0, AfterThen);
  if (R.hasElse()) {
    auto *IfEndBB = IfThenExitBr->getSuccessor(1);
    IfThenExitBr->setSuccessor(1, AfterThen);
    for (auto &PHI : IfEndBB->phis()) {
      PHI.replaceIncomingBlockWith(IfThenExit, AfterThen);
    }
  }

  AfterThens[&R] = AfterThen;

  Builder.SetInsertPoint(AfterThen, AfterThen->begin());
  auto *OldEM = Builder.CreateLoad(EM->getType()->getPointerElementType(), EM,
                                   false /*isVolatile*/, EM->getName());
  OldEM->setDebugLoc(DL);
  auto *RMAddr = getRMAddr(Br->getSuccessor(0), SimdWidth);
  auto *RM =
      Builder.CreateLoad(RMAddr->getType()->getPointerElementType(), RMAddr,
                         false /*isVolatile*/, RMAddr->getName());
  RM->setDebugLoc(DL);
  Type *Tys[] = {OldEM->getType(), RM->getType()};
  auto *JoinDecl = GenXIntrinsic::getGenXDeclaration(
      M, GenXIntrinsic::genx_simdcf_join, Tys);
  Value *Args[] = {OldEM, RM};
  CallInst *Join = Builder.CreateCall(JoinDecl, Args, "join");
  Join->setDebugLoc(DL);
  Join->setConvergent();
  auto *NewEM = Builder.CreateExtractValue(Join, 0, "join.extractem");
  auto *NewEMStore = Builder.CreateStore(NewEM, EM, false /*isVolatile*/);
  NewEMStore->setDebugLoc(DL);
  auto *JoinCond = Builder.CreateExtractValue(Join, 1, "join.extractcond");

  BasicBlock *JoinCondFalse =
      R.hasElse() ? R.getIfElseRegion()->getEntry() : R.getExit();
  auto *JoinBr = Builder.CreateCondBr(JoinCond, R.getExit(), JoinCondFalse);
}

void GenXPredToSimdCF::removeMask(SimdCFIfRegion &R) {
  auto *Mask = R.getMask();
  LLVM_DEBUG(dbgs() << "Trying to remove selects with mask: "; Mask->dump());
  for (BasicBlock *BB : R.getIfThenRegion()->blocks()) {
    for (auto &I : *BB) {
      if (isa<SelectInst>(I)) {
        auto *Select = cast<SelectInst>(&I);
        LLVM_DEBUG(dbgs() << "Find select: "; Select->dump());
        if (Mask == Select->getCondition()) {
          LLVM_DEBUG(dbgs() << "Removing select: "; Select->dump());
          Select->replaceAllUsesWith(Select->getTrueValue());
        }
      }
    }
  }
}

// Fix PHIs after goto/join were inserted
void GenXPredToSimdCF::fixPHIs(SimdCFIfRegion &R) {
  auto *EBB = R.getExit();
  LLVM_DEBUG(dbgs() << "EBB: "; EBB->dump());
  for (auto &PHINode : EBB->phis()) {
    LLVM_DEBUG(dbgs() << "PHI in EBB: "; PHINode.dump());
    for (unsigned i = 0, e = PHINode.getNumIncomingValues(); i != e; i++) {
      auto *IV = PHINode.getIncomingValue(i);
      auto *IB = PHINode.getIncomingBlock(i);
      if (R.getIfThenRegion()->getExit() == IB) {
        PHINode.addIncoming(IV, AfterThens[&R]);
      }
    }
  }
}
#endif

bool GenXPredToSimdCF::transform(SimdCFIfRegion &R) {
#ifdef GENXSIMDCFREGION_WITH_TRANSFORM
  LLVM_DEBUG(dbgs() << "Insert if goto\n");
  insertIfGoto(R);

  LLVM_DEBUG(dbgs() << "Fixing PHIs\n");
  fixPHIs(R);

  LLVM_DEBUG(dbgs() << "Removing mask\n");
  removeMask(R);

  return true;
#else
  return false;
#endif
}

// TODO: implement simd loop transformation:
bool GenXPredToSimdCF::transform(SimdCFLoopRegion &R) { return false; }

bool GenXPredToSimdCF::transform(SimdCFRegion &R) {
  if (R.isIfRegion())
    return transform(static_cast<SimdCFIfRegion &>(R));

  if (R.isLoopRegion())
    return transform(static_cast<SimdCFLoopRegion &>(R));

  return false;
}

bool GenXPredToSimdCF::runOnFunction(Function &F) {
  bool Changed = false;
  LLVM_DEBUG(dbgs() << "Run GenXPredToSimdCF on function " << F.getName()
                    << '\n');
  LLVM_DEBUG(F.dump());

  auto Regions = findSimdCFRegions(F);

  for (auto &R : Regions) {
    if (!R->verify()) {
      LLVM_DEBUG(dbgs() << "Not verified SimdCFRegion:\n"; R->dump());
    } else {
      LLVM_DEBUG(dbgs() << "Verified SimdCFRegion:\n"; R->dump());
      Changed |= transform(*R);
    }
  }

  LLVM_DEBUG(if (Regions.empty()) dbgs() << "Find no SimdCFRegions\n"; else {
    dbgs() << "Function after transformation:\n";
    F.dump();
  });

  return Changed;
}

} // namespace

char GenXPredToSimdCF::ID = 0;

namespace llvm {
void initializeGenXPredToSimdCFPass(PassRegistry &);
}

INITIALIZE_PASS_BEGIN(GenXPredToSimdCF, DEBUG_TYPE, DEBUG_TYPE, false, false)
INITIALIZE_PASS_DEPENDENCY(DominatorTreeWrapperPass)
INITIALIZE_PASS_DEPENDENCY(LoopInfoWrapperPass)
INITIALIZE_PASS_DEPENDENCY(RegionInfoPass)
INITIALIZE_PASS_END(GenXPredToSimdCF, DEBUG_TYPE, DEBUG_TYPE, false, false)

namespace llvm {
FunctionPass *createGenXPredToSimdCFPass() {
  initializeGenXPredToSimdCFPass(*PassRegistry::getPassRegistry());
  return new GenXPredToSimdCF();
}
} // namespace llvm
