============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.24 - v14.20-s034_1
  Generated on:           Nov 08 2015  12:51:24 pm
  Module:                 DacCtrl
  Technology library:     h18_CORELIB_HV_WC revision 2.2
  Operating conditions:   worst (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

           Pin                 Type       Fanout  Load Slew Delay Arrival   
                                                  (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------
(clock Clk)                  launch                                     0 R 
(DacCtrl.sdc_line_11_3_1)    ext delay                      +3000    3000 F 
StepNum                      in port           5  33.2  466  +324    3324 F 
g1210/A                                                        +0    3324   
g1210/Q                      INVXL_HV          1   6.8  382  +428    3752 R 
g1199/A                                                        +0    3752   
g1199/Q                      NAND2XL_HV        3  19.3  358  +341    4093 F 
g1188/B                                                        +0    4093   
g1188/Q                      NOR2XL_HV         2  13.5 1110  +899    4993 R 
g1186/A                                                        +0    4993   
g1186/Q                      AND2X3_HV         3  22.0  199  +295    5288 R 
g1176/A                                                        +0    5288   
g1176/Q                      AND2X3_HV         2  15.9  150  +219    5506 R 
g1167/B1                                                       +0    5506   
g1167/Q                      AOI32X3_HV        2  15.3  480  +122    5628 F 
g1154/A                                                        +0    5628   
g1154/Q                      NOR2X3_HV         1 255.4 3530 +2626    8254 R 
P[3]                         out port                          +2    8256 R 
(DacCtrl.sdc_line_12_16_1)   ext delay                      +4000   12256 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock Clk)                  capture                                25000 R 
                             uncertainty                     -100   24900 R 
----------------------------------------------------------------------------
Cost Group   : 'Clk' (path_group 'Clk')
Timing slack :   12644ps 
Start-point  : StepNum
End-point    : P[3]
