/***************************************************************************
 *     Copyright (c) 1999-2008, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_hdmi_tx_phy.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 1/9/08 10:44a $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Wed Jan  9 08:55:19 2008
 *                 MD5 Checksum         847dc12a9d71c4c68a648bbf19a883e3
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7400/rdb/e0/bchp_hdmi_tx_phy.h $
 * 
 * Hydra_Software_Devel/1   1/9/08 10:44a rpan
 * PR38572: Initial revision.
 *
 ***************************************************************************/

#ifndef BCHP_HDMI_TX_PHY_H__
#define BCHP_HDMI_TX_PHY_H__

/***************************************************************************
 *HDMI_TX_PHY - HDMI Tx Analog Phy
 ***************************************************************************/
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_RESET_CTL   0x001a02c0 /* HDMI TX Analog Phy Reset and Powerdown Control */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_CTL_0       0x001a02c4 /* HDMI TX Analog Phy Configuration and Control */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_CTL_1       0x001a02c8 /* HDMI TX Analog Phy Configuration and Control */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_CTL_2       0x001a02cc /* HDMI TX Analog Phy Configuration and Control */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_PLL_CFG     0x001a02d0 /* HDMI TX PLL Configuration Register */
#define BCHP_HDMI_TX_PHY_HDMI65_TX_PHY_TMDS_CFG  0x001a02d4 /* HDMI TX Phy TMDS Configuration */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_STATUS      0x001a02d8 /* HDMI TX Status register */
#define BCHP_HDMI_TX_PHY_SPREAD_SPECTRUM         0x001a02dc /* Spread Spectrum control registers */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_SPARE       0x001a02e0 /* Spare bits for ECO's. */

/***************************************************************************
 *HDMI_TX_PHY_RESET_CTL - HDMI TX Analog Phy Reset and Powerdown Control
 ***************************************************************************/
/* HDMI_TX_PHY :: HDMI_TX_PHY_RESET_CTL :: reserved0 [31:22] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_RESET_CTL_reserved0_MASK      0xffc00000
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_RESET_CTL_reserved0_SHIFT     22

/* HDMI_TX_PHY :: HDMI_TX_PHY_RESET_CTL :: D_RESET [21:21] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_RESET_CTL_D_RESET_MASK        0x00200000
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_RESET_CTL_D_RESET_SHIFT       21

/* HDMI_TX_PHY :: HDMI_TX_PHY_RESET_CTL :: A_RESET [20:20] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_RESET_CTL_A_RESET_MASK        0x00100000
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_RESET_CTL_A_RESET_SHIFT       20

/* HDMI_TX_PHY :: HDMI_TX_PHY_RESET_CTL :: TX_CK_RESET [19:19] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_RESET_CTL_TX_CK_RESET_MASK    0x00080000
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_RESET_CTL_TX_CK_RESET_SHIFT   19

/* HDMI_TX_PHY :: HDMI_TX_PHY_RESET_CTL :: TX_2_RESET [18:18] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_RESET_CTL_TX_2_RESET_MASK     0x00040000
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_RESET_CTL_TX_2_RESET_SHIFT    18

/* HDMI_TX_PHY :: HDMI_TX_PHY_RESET_CTL :: TX_1_RESET [17:17] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_RESET_CTL_TX_1_RESET_MASK     0x00020000
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_RESET_CTL_TX_1_RESET_SHIFT    17

/* HDMI_TX_PHY :: HDMI_TX_PHY_RESET_CTL :: TX_0_RESET [16:16] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_RESET_CTL_TX_0_RESET_MASK     0x00010000
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_RESET_CTL_TX_0_RESET_SHIFT    16

/* HDMI_TX_PHY :: HDMI_TX_PHY_RESET_CTL :: reserved1 [15:09] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_RESET_CTL_reserved1_MASK      0x0000fe00
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_RESET_CTL_reserved1_SHIFT     9

/* HDMI_TX_PHY :: HDMI_TX_PHY_RESET_CTL :: PWRDN_REFAMP [08:08] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_RESET_CTL_PWRDN_REFAMP_MASK   0x00000100
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_RESET_CTL_PWRDN_REFAMP_SHIFT  8

/* HDMI_TX_PHY :: HDMI_TX_PHY_RESET_CTL :: PWRDN_BG [07:07] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_RESET_CTL_PWRDN_BG_MASK       0x00000080
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_RESET_CTL_PWRDN_BG_SHIFT      7

/* HDMI_TX_PHY :: HDMI_TX_PHY_RESET_CTL :: REF_COMP_PWRDN [06:06] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_RESET_CTL_REF_COMP_PWRDN_MASK 0x00000040
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_RESET_CTL_REF_COMP_PWRDN_SHIFT 6

/* HDMI_TX_PHY :: HDMI_TX_PHY_RESET_CTL :: PLL_PWRDN [05:05] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_RESET_CTL_PLL_PWRDN_MASK      0x00000020
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_RESET_CTL_PLL_PWRDN_SHIFT     5

/* HDMI_TX_PHY :: HDMI_TX_PHY_RESET_CTL :: PWRDN_CEC [04:04] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_RESET_CTL_PWRDN_CEC_MASK      0x00000010
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_RESET_CTL_PWRDN_CEC_SHIFT     4

/* HDMI_TX_PHY :: HDMI_TX_PHY_RESET_CTL :: TX_CK_PWRDN [03:03] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_RESET_CTL_TX_CK_PWRDN_MASK    0x00000008
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_RESET_CTL_TX_CK_PWRDN_SHIFT   3

/* HDMI_TX_PHY :: HDMI_TX_PHY_RESET_CTL :: TX_2_PWRDN [02:02] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_RESET_CTL_TX_2_PWRDN_MASK     0x00000004
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_RESET_CTL_TX_2_PWRDN_SHIFT    2

/* HDMI_TX_PHY :: HDMI_TX_PHY_RESET_CTL :: TX_1_PWRDN [01:01] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_RESET_CTL_TX_1_PWRDN_MASK     0x00000002
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_RESET_CTL_TX_1_PWRDN_SHIFT    1

/* HDMI_TX_PHY :: HDMI_TX_PHY_RESET_CTL :: TX_0_PWRDN [00:00] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_RESET_CTL_TX_0_PWRDN_MASK     0x00000001
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_RESET_CTL_TX_0_PWRDN_SHIFT    0

/***************************************************************************
 *HDMI_TX_PHY_CTL_0 - HDMI TX Analog Phy Configuration and Control
 ***************************************************************************/
/* HDMI_TX_PHY :: HDMI_TX_PHY_CTL_0 :: INT_RB [31:31] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_CTL_0_INT_RB_MASK             0x80000000
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_CTL_0_INT_RB_SHIFT            31

/* HDMI_TX_PHY :: HDMI_TX_PHY_CTL_0 :: TEST_DRV [30:30] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_CTL_0_TEST_DRV_MASK           0x40000000
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_CTL_0_TEST_DRV_SHIFT          30

/* HDMI_TX_PHY :: HDMI_TX_PHY_CTL_0 :: DRV_AMP [29:26] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_CTL_0_DRV_AMP_MASK            0x3c000000
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_CTL_0_DRV_AMP_SHIFT           26

/* HDMI_TX_PHY :: HDMI_TX_PHY_CTL_0 :: RND_PWRDN [25:25] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_CTL_0_RND_PWRDN_MASK          0x02000000
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_CTL_0_RND_PWRDN_SHIFT         25

/* HDMI_TX_PHY :: HDMI_TX_PHY_CTL_0 :: RDN_KICKSTART [24:24] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_CTL_0_RDN_KICKSTART_MASK      0x01000000
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_CTL_0_RDN_KICKSTART_SHIFT     24

/* HDMI_TX_PHY :: HDMI_TX_PHY_CTL_0 :: CLK_EDGE [23:23] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_CTL_0_CLK_EDGE_MASK           0x00800000
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_CTL_0_CLK_EDGE_SHIFT          23

/* HDMI_TX_PHY :: HDMI_TX_PHY_CTL_0 :: ANALOG_SPARE [22:22] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_CTL_0_ANALOG_SPARE_MASK       0x00400000
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_CTL_0_ANALOG_SPARE_SHIFT      22

/* HDMI_TX_PHY :: HDMI_TX_PHY_CTL_0 :: CASBIAS_CTRL [21:20] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_CTL_0_CASBIAS_CTRL_MASK       0x00300000
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_CTL_0_CASBIAS_CTRL_SHIFT      20

/* HDMI_TX_PHY :: HDMI_TX_PHY_CTL_0 :: PREDRV_AMP [19:16] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_CTL_0_PREDRV_AMP_MASK         0x000f0000
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_CTL_0_PREDRV_AMP_SHIFT        16

/* HDMI_TX_PHY :: HDMI_TX_PHY_CTL_0 :: PREEMP_CK [15:12] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_CTL_0_PREEMP_CK_MASK          0x0000f000
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_CTL_0_PREEMP_CK_SHIFT         12

/* HDMI_TX_PHY :: HDMI_TX_PHY_CTL_0 :: PREEMP_2 [11:08] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_CTL_0_PREEMP_2_MASK           0x00000f00
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_CTL_0_PREEMP_2_SHIFT          8

/* HDMI_TX_PHY :: HDMI_TX_PHY_CTL_0 :: PREEMP_1 [07:04] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_CTL_0_PREEMP_1_MASK           0x000000f0
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_CTL_0_PREEMP_1_SHIFT          4

/* HDMI_TX_PHY :: HDMI_TX_PHY_CTL_0 :: PREEMP_0 [03:00] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_CTL_0_PREEMP_0_MASK           0x0000000f
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_CTL_0_PREEMP_0_SHIFT          0

/***************************************************************************
 *HDMI_TX_PHY_CTL_1 - HDMI TX Analog Phy Configuration and Control
 ***************************************************************************/
/* HDMI_TX_PHY :: HDMI_TX_PHY_CTL_1 :: KVCO_XF [31:29] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_CTL_1_KVCO_XF_MASK            0xe0000000
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_CTL_1_KVCO_XF_SHIFT           29

/* HDMI_TX_PHY :: HDMI_TX_PHY_CTL_1 :: LPF_BW [28:27] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_CTL_1_LPF_BW_MASK             0x18000000
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_CTL_1_LPF_BW_SHIFT            27

/* HDMI_TX_PHY :: HDMI_TX_PHY_CTL_1 :: LF_ORDER [26:26] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_CTL_1_LF_ORDER_MASK           0x04000000
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_CTL_1_LF_ORDER_SHIFT          26

/* HDMI_TX_PHY :: HDMI_TX_PHY_CTL_1 :: CN [25:24] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_CTL_1_CN_MASK                 0x03000000
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_CTL_1_CN_SHIFT                24

/* HDMI_TX_PHY :: HDMI_TX_PHY_CTL_1 :: RN [23:22] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_CTL_1_RN_MASK                 0x00c00000
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_CTL_1_RN_SHIFT                22

/* HDMI_TX_PHY :: HDMI_TX_PHY_CTL_1 :: CP [21:20] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_CTL_1_CP_MASK                 0x00300000
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_CTL_1_CP_SHIFT                20

/* HDMI_TX_PHY :: HDMI_TX_PHY_CTL_1 :: CZ [19:18] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_CTL_1_CZ_MASK                 0x000c0000
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_CTL_1_CZ_SHIFT                18

/* HDMI_TX_PHY :: HDMI_TX_PHY_CTL_1 :: RZ [17:15] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_CTL_1_RZ_MASK                 0x00038000
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_CTL_1_RZ_SHIFT                15

/* HDMI_TX_PHY :: HDMI_TX_PHY_CTL_1 :: ICPX [14:10] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_CTL_1_ICPX_MASK               0x00007c00
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_CTL_1_ICPX_SHIFT              10

/* HDMI_TX_PHY :: HDMI_TX_PHY_CTL_1 :: ICP_OFF [09:05] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_CTL_1_ICP_OFF_MASK            0x000003e0
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_CTL_1_ICP_OFF_SHIFT           5

/* HDMI_TX_PHY :: HDMI_TX_PHY_CTL_1 :: I_PWR_DN_CH1 [04:04] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_CTL_1_I_PWR_DN_CH1_MASK       0x00000010
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_CTL_1_I_PWR_DN_CH1_SHIFT      4

/* HDMI_TX_PHY :: HDMI_TX_PHY_CTL_1 :: I_CORE_ADJ [03:01] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_CTL_1_I_CORE_ADJ_MASK         0x0000000e
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_CTL_1_I_CORE_ADJ_SHIFT        1

/* HDMI_TX_PHY :: HDMI_TX_PHY_CTL_1 :: DBG_EN_AMP [00:00] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_CTL_1_DBG_EN_AMP_MASK         0x00000001
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_CTL_1_DBG_EN_AMP_SHIFT        0

/***************************************************************************
 *HDMI_TX_PHY_CTL_2 - HDMI TX Analog Phy Configuration and Control
 ***************************************************************************/
/* HDMI_TX_PHY :: HDMI_TX_PHY_CTL_2 :: reserved0 [31:26] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_CTL_2_reserved0_MASK          0xfc000000
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_CTL_2_reserved0_SHIFT         26

/* HDMI_TX_PHY :: HDMI_TX_PHY_CTL_2 :: ANALOG_CTRL [25:25] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_CTL_2_ANALOG_CTRL_MASK        0x02000000
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_CTL_2_ANALOG_CTRL_SHIFT       25

/* HDMI_TX_PHY :: HDMI_TX_PHY_CTL_2 :: PTAP_ADJ [24:23] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_CTL_2_PTAP_ADJ_MASK           0x01800000
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_CTL_2_PTAP_ADJ_SHIFT          23

/* HDMI_TX_PHY :: HDMI_TX_PHY_CTL_2 :: CTAP_ADJ [22:21] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_CTL_2_CTAP_ADJ_MASK           0x00600000
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_CTL_2_CTAP_ADJ_SHIFT          21

/* HDMI_TX_PHY :: HDMI_TX_PHY_CTL_2 :: I_ENB_CLK_OUT [20:20] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_CTL_2_I_ENB_CLK_OUT_MASK      0x00100000
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_CTL_2_I_ENB_CLK_OUT_SHIFT     20

/* HDMI_TX_PHY :: HDMI_TX_PHY_CTL_2 :: I_NDIV_PWRDN [19:19] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_CTL_2_I_NDIV_PWRDN_MASK       0x00080000
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_CTL_2_I_NDIV_PWRDN_SHIFT      19

/* HDMI_TX_PHY :: HDMI_TX_PHY_CTL_2 :: LOWCUR_EN [18:18] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_CTL_2_LOWCUR_EN_MASK          0x00040000
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_CTL_2_LOWCUR_EN_SHIFT         18

/* HDMI_TX_PHY :: HDMI_TX_PHY_CTL_2 :: BIASIN_EN [17:17] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_CTL_2_BIASIN_EN_MASK          0x00020000
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_CTL_2_BIASIN_EN_SHIFT         17

/* HDMI_TX_PHY :: HDMI_TX_PHY_CTL_2 :: NDIV_DITH_MFB [16:16] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_CTL_2_NDIV_DITH_MFB_MASK      0x00010000
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_CTL_2_NDIV_DITH_MFB_SHIFT     16

/* HDMI_TX_PHY :: HDMI_TX_PHY_CTL_2 :: I_PWRDN_CH2 [15:15] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_CTL_2_I_PWRDN_CH2_MASK        0x00008000
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_CTL_2_I_PWRDN_CH2_SHIFT       15

/* HDMI_TX_PHY :: HDMI_TX_PHY_CTL_2 :: NDIV_MOD [14:12] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_CTL_2_NDIV_MOD_MASK           0x00007000
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_CTL_2_NDIV_MOD_SHIFT          12

/* HDMI_TX_PHY :: HDMI_TX_PHY_CTL_2 :: BYPASS_MOD [11:11] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_CTL_2_BYPASS_MOD_MASK         0x00000800
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_CTL_2_BYPASS_MOD_SHIFT        11

/* HDMI_TX_PHY :: HDMI_TX_PHY_CTL_2 :: TEST_PLL_SEL [10:08] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_CTL_2_TEST_PLL_SEL_MASK       0x00000700
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_CTL_2_TEST_PLL_SEL_SHIFT      8

/* HDMI_TX_PHY :: HDMI_TX_PHY_CTL_2 :: TEST_PLL_EN [07:07] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_CTL_2_TEST_PLL_EN_MASK        0x00000080
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_CTL_2_TEST_PLL_EN_SHIFT       7

/* HDMI_TX_PHY :: HDMI_TX_PHY_CTL_2 :: DLY_CH1 [06:05] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_CTL_2_DLY_CH1_MASK            0x00000060
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_CTL_2_DLY_CH1_SHIFT           5

/* HDMI_TX_PHY :: HDMI_TX_PHY_CTL_2 :: TEST_A_SEL [04:03] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_CTL_2_TEST_A_SEL_MASK         0x00000018
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_CTL_2_TEST_A_SEL_SHIFT        3

/* HDMI_TX_PHY :: HDMI_TX_PHY_CTL_2 :: KVCO_XS [02:00] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_CTL_2_KVCO_XS_MASK            0x00000007
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_CTL_2_KVCO_XS_SHIFT           0

/***************************************************************************
 *HDMI_TX_PHY_PLL_CFG - HDMI TX PLL Configuration Register
 ***************************************************************************/
/* HDMI_TX_PHY :: HDMI_TX_PHY_PLL_CFG :: LOCAL_BYPASS_CONTROL [31:31] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_PLL_CFG_LOCAL_BYPASS_CONTROL_MASK 0x80000000
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_PLL_CFG_LOCAL_BYPASS_CONTROL_SHIFT 31

/* HDMI_TX_PHY :: HDMI_TX_PHY_PLL_CFG :: BYPASS_OVERRIDE_CONTROL [30:30] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_PLL_CFG_BYPASS_OVERRIDE_CONTROL_MASK 0x40000000
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_PLL_CFG_BYPASS_OVERRIDE_CONTROL_SHIFT 30

/* HDMI_TX_PHY :: HDMI_TX_PHY_PLL_CFG :: SPARE_1 [29:27] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_PLL_CFG_SPARE_1_MASK          0x38000000
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_PLL_CFG_SPARE_1_SHIFT         27

/* HDMI_TX_PHY :: HDMI_TX_PHY_PLL_CFG :: PLL_RM_DIV [26:19] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_PLL_CFG_PLL_RM_DIV_MASK       0x07f80000
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_PLL_CFG_PLL_RM_DIV_SHIFT      19

/* HDMI_TX_PHY :: HDMI_TX_PHY_PLL_CFG :: SPARE_0 [18:18] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_PLL_CFG_SPARE_0_MASK          0x00040000
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_PLL_CFG_SPARE_0_SHIFT         18

/* HDMI_TX_PHY :: HDMI_TX_PHY_PLL_CFG :: PLL_VCO_RANGE [17:16] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_PLL_CFG_PLL_VCO_RANGE_MASK    0x00030000
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_PLL_CFG_PLL_VCO_RANGE_SHIFT   16

/* HDMI_TX_PHY :: HDMI_TX_PHY_PLL_CFG :: PLL_PX_DIV [15:08] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_PLL_CFG_PLL_PX_DIV_MASK       0x0000ff00
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_PLL_CFG_PLL_PX_DIV_SHIFT      8

/* HDMI_TX_PHY :: HDMI_TX_PHY_PLL_CFG :: PLL_FEEDBACK_PRE_DIVIDER [07:04] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_PLL_CFG_PLL_FEEDBACK_PRE_DIVIDER_MASK 0x000000f0
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_PLL_CFG_PLL_FEEDBACK_PRE_DIVIDER_SHIFT 4

/* HDMI_TX_PHY :: HDMI_TX_PHY_PLL_CFG :: PLL_INPUT_PRE_DIVIDER [03:00] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_PLL_CFG_PLL_INPUT_PRE_DIVIDER_MASK 0x0000000f
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_PLL_CFG_PLL_INPUT_PRE_DIVIDER_SHIFT 0

/***************************************************************************
 *HDMI65_TX_PHY_TMDS_CFG - HDMI TX Phy TMDS Configuration
 ***************************************************************************/
/* HDMI_TX_PHY :: HDMI65_TX_PHY_TMDS_CFG :: reserved0 [31:10] */
#define BCHP_HDMI_TX_PHY_HDMI65_TX_PHY_TMDS_CFG_reserved0_MASK     0xfffffc00
#define BCHP_HDMI_TX_PHY_HDMI65_TX_PHY_TMDS_CFG_reserved0_SHIFT    10

/* HDMI_TX_PHY :: HDMI65_TX_PHY_TMDS_CFG :: TMDS_CLK_WORD [09:00] */
#define BCHP_HDMI_TX_PHY_HDMI65_TX_PHY_TMDS_CFG_TMDS_CLK_WORD_MASK 0x000003ff
#define BCHP_HDMI_TX_PHY_HDMI65_TX_PHY_TMDS_CFG_TMDS_CLK_WORD_SHIFT 0

/***************************************************************************
 *HDMI_TX_PHY_STATUS - HDMI TX Status register
 ***************************************************************************/
/* HDMI_TX_PHY :: HDMI_TX_PHY_STATUS :: reserved0 [31:05] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_STATUS_reserved0_MASK         0xffffffe0
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_STATUS_reserved0_SHIFT        5

/* HDMI_TX_PHY :: HDMI_TX_PHY_STATUS :: PLL_LOCK [04:04] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_STATUS_PLL_LOCK_MASK          0x00000010
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_STATUS_PLL_LOCK_SHIFT         4

/* HDMI_TX_PHY :: HDMI_TX_PHY_STATUS :: STATUS_RSEN_CK [03:03] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_STATUS_STATUS_RSEN_CK_MASK    0x00000008
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_STATUS_STATUS_RSEN_CK_SHIFT   3

/* HDMI_TX_PHY :: HDMI_TX_PHY_STATUS :: STATUS_RSEN_2 [02:02] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_STATUS_STATUS_RSEN_2_MASK     0x00000004
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_STATUS_STATUS_RSEN_2_SHIFT    2

/* HDMI_TX_PHY :: HDMI_TX_PHY_STATUS :: STATUS_RSEN_1 [01:01] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_STATUS_STATUS_RSEN_1_MASK     0x00000002
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_STATUS_STATUS_RSEN_1_SHIFT    1

/* HDMI_TX_PHY :: HDMI_TX_PHY_STATUS :: STATUS_RSEN_0 [00:00] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_STATUS_STATUS_RSEN_0_MASK     0x00000001
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_STATUS_STATUS_RSEN_0_SHIFT    0

/***************************************************************************
 *SPREAD_SPECTRUM - Spread Spectrum control registers
 ***************************************************************************/
/* HDMI_TX_PHY :: SPREAD_SPECTRUM :: reserved0 [31:21] */
#define BCHP_HDMI_TX_PHY_SPREAD_SPECTRUM_reserved0_MASK            0xffe00000
#define BCHP_HDMI_TX_PHY_SPREAD_SPECTRUM_reserved0_SHIFT           21

/* HDMI_TX_PHY :: SPREAD_SPECTRUM :: SCALE [20:18] */
#define BCHP_HDMI_TX_PHY_SPREAD_SPECTRUM_SCALE_MASK                0x001c0000
#define BCHP_HDMI_TX_PHY_SPREAD_SPECTRUM_SCALE_SHIFT               18

/* HDMI_TX_PHY :: SPREAD_SPECTRUM :: LOAD [17:17] */
#define BCHP_HDMI_TX_PHY_SPREAD_SPECTRUM_LOAD_MASK                 0x00020000
#define BCHP_HDMI_TX_PHY_SPREAD_SPECTRUM_LOAD_SHIFT                17

/* HDMI_TX_PHY :: SPREAD_SPECTRUM :: ENABLE [16:16] */
#define BCHP_HDMI_TX_PHY_SPREAD_SPECTRUM_ENABLE_MASK               0x00010000
#define BCHP_HDMI_TX_PHY_SPREAD_SPECTRUM_ENABLE_SHIFT              16

/* HDMI_TX_PHY :: SPREAD_SPECTRUM :: RANGE [15:10] */
#define BCHP_HDMI_TX_PHY_SPREAD_SPECTRUM_RANGE_MASK                0x0000fc00
#define BCHP_HDMI_TX_PHY_SPREAD_SPECTRUM_RANGE_SHIFT               10

/* HDMI_TX_PHY :: SPREAD_SPECTRUM :: HOLD [09:08] */
#define BCHP_HDMI_TX_PHY_SPREAD_SPECTRUM_HOLD_MASK                 0x00000300
#define BCHP_HDMI_TX_PHY_SPREAD_SPECTRUM_HOLD_SHIFT                8

/* HDMI_TX_PHY :: SPREAD_SPECTRUM :: STEP [07:00] */
#define BCHP_HDMI_TX_PHY_SPREAD_SPECTRUM_STEP_MASK                 0x000000ff
#define BCHP_HDMI_TX_PHY_SPREAD_SPECTRUM_STEP_SHIFT                0

/***************************************************************************
 *HDMI_TX_PHY_SPARE - Spare bits for ECO's.
 ***************************************************************************/
/* HDMI_TX_PHY :: HDMI_TX_PHY_SPARE :: SPARE_BIT_31 [31:31] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_SPARE_SPARE_BIT_31_MASK       0x80000000
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_SPARE_SPARE_BIT_31_SHIFT      31

/* HDMI_TX_PHY :: HDMI_TX_PHY_SPARE :: SPARE_BIT_30 [30:30] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_SPARE_SPARE_BIT_30_MASK       0x40000000
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_SPARE_SPARE_BIT_30_SHIFT      30

/* HDMI_TX_PHY :: HDMI_TX_PHY_SPARE :: SPARE_BIT_29 [29:29] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_SPARE_SPARE_BIT_29_MASK       0x20000000
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_SPARE_SPARE_BIT_29_SHIFT      29

/* HDMI_TX_PHY :: HDMI_TX_PHY_SPARE :: SPARE_BIT_28 [28:28] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_SPARE_SPARE_BIT_28_MASK       0x10000000
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_SPARE_SPARE_BIT_28_SHIFT      28

/* HDMI_TX_PHY :: HDMI_TX_PHY_SPARE :: SPARE_BIT_27 [27:27] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_SPARE_SPARE_BIT_27_MASK       0x08000000
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_SPARE_SPARE_BIT_27_SHIFT      27

/* HDMI_TX_PHY :: HDMI_TX_PHY_SPARE :: SPARE_BIT_26 [26:26] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_SPARE_SPARE_BIT_26_MASK       0x04000000
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_SPARE_SPARE_BIT_26_SHIFT      26

/* HDMI_TX_PHY :: HDMI_TX_PHY_SPARE :: SPARE_BIT_25 [25:25] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_SPARE_SPARE_BIT_25_MASK       0x02000000
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_SPARE_SPARE_BIT_25_SHIFT      25

/* HDMI_TX_PHY :: HDMI_TX_PHY_SPARE :: SPARE_BIT_24 [24:24] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_SPARE_SPARE_BIT_24_MASK       0x01000000
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_SPARE_SPARE_BIT_24_SHIFT      24

/* HDMI_TX_PHY :: HDMI_TX_PHY_SPARE :: SPARE_BIT_23 [23:23] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_SPARE_SPARE_BIT_23_MASK       0x00800000
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_SPARE_SPARE_BIT_23_SHIFT      23

/* HDMI_TX_PHY :: HDMI_TX_PHY_SPARE :: SPARE_BIT_22 [22:22] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_SPARE_SPARE_BIT_22_MASK       0x00400000
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_SPARE_SPARE_BIT_22_SHIFT      22

/* HDMI_TX_PHY :: HDMI_TX_PHY_SPARE :: SPARE_BIT_21 [21:21] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_SPARE_SPARE_BIT_21_MASK       0x00200000
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_SPARE_SPARE_BIT_21_SHIFT      21

/* HDMI_TX_PHY :: HDMI_TX_PHY_SPARE :: SPARE_BIT_20 [20:20] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_SPARE_SPARE_BIT_20_MASK       0x00100000
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_SPARE_SPARE_BIT_20_SHIFT      20

/* HDMI_TX_PHY :: HDMI_TX_PHY_SPARE :: SPARE_BIT_19 [19:19] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_SPARE_SPARE_BIT_19_MASK       0x00080000
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_SPARE_SPARE_BIT_19_SHIFT      19

/* HDMI_TX_PHY :: HDMI_TX_PHY_SPARE :: SPARE_BIT_18 [18:18] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_SPARE_SPARE_BIT_18_MASK       0x00040000
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_SPARE_SPARE_BIT_18_SHIFT      18

/* HDMI_TX_PHY :: HDMI_TX_PHY_SPARE :: SPARE_BIT_17 [17:17] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_SPARE_SPARE_BIT_17_MASK       0x00020000
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_SPARE_SPARE_BIT_17_SHIFT      17

/* HDMI_TX_PHY :: HDMI_TX_PHY_SPARE :: SPARE_BIT_16 [16:16] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_SPARE_SPARE_BIT_16_MASK       0x00010000
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_SPARE_SPARE_BIT_16_SHIFT      16

/* HDMI_TX_PHY :: HDMI_TX_PHY_SPARE :: SPARE_BIT_15 [15:15] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_SPARE_SPARE_BIT_15_MASK       0x00008000
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_SPARE_SPARE_BIT_15_SHIFT      15

/* HDMI_TX_PHY :: HDMI_TX_PHY_SPARE :: SPARE_BIT_14 [14:14] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_SPARE_SPARE_BIT_14_MASK       0x00004000
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_SPARE_SPARE_BIT_14_SHIFT      14

/* HDMI_TX_PHY :: HDMI_TX_PHY_SPARE :: SPARE_BIT_13 [13:13] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_SPARE_SPARE_BIT_13_MASK       0x00002000
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_SPARE_SPARE_BIT_13_SHIFT      13

/* HDMI_TX_PHY :: HDMI_TX_PHY_SPARE :: SPARE_BIT_12 [12:12] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_SPARE_SPARE_BIT_12_MASK       0x00001000
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_SPARE_SPARE_BIT_12_SHIFT      12

/* HDMI_TX_PHY :: HDMI_TX_PHY_SPARE :: SPARE_BIT_11 [11:11] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_SPARE_SPARE_BIT_11_MASK       0x00000800
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_SPARE_SPARE_BIT_11_SHIFT      11

/* HDMI_TX_PHY :: HDMI_TX_PHY_SPARE :: SPARE_BIT_10 [10:10] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_SPARE_SPARE_BIT_10_MASK       0x00000400
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_SPARE_SPARE_BIT_10_SHIFT      10

/* HDMI_TX_PHY :: HDMI_TX_PHY_SPARE :: SPARE_BIT_9 [09:09] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_SPARE_SPARE_BIT_9_MASK        0x00000200
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_SPARE_SPARE_BIT_9_SHIFT       9

/* HDMI_TX_PHY :: HDMI_TX_PHY_SPARE :: SPARE_BIT_8 [08:08] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_SPARE_SPARE_BIT_8_MASK        0x00000100
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_SPARE_SPARE_BIT_8_SHIFT       8

/* HDMI_TX_PHY :: HDMI_TX_PHY_SPARE :: SPARE_BIT_7 [07:07] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_SPARE_SPARE_BIT_7_MASK        0x00000080
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_SPARE_SPARE_BIT_7_SHIFT       7

/* HDMI_TX_PHY :: HDMI_TX_PHY_SPARE :: SPARE_BIT_6 [06:06] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_SPARE_SPARE_BIT_6_MASK        0x00000040
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_SPARE_SPARE_BIT_6_SHIFT       6

/* HDMI_TX_PHY :: HDMI_TX_PHY_SPARE :: SPARE_BIT_5 [05:05] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_SPARE_SPARE_BIT_5_MASK        0x00000020
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_SPARE_SPARE_BIT_5_SHIFT       5

/* HDMI_TX_PHY :: HDMI_TX_PHY_SPARE :: SPARE_BIT_4 [04:04] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_SPARE_SPARE_BIT_4_MASK        0x00000010
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_SPARE_SPARE_BIT_4_SHIFT       4

/* HDMI_TX_PHY :: HDMI_TX_PHY_SPARE :: SPARE_BIT_3 [03:03] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_SPARE_SPARE_BIT_3_MASK        0x00000008
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_SPARE_SPARE_BIT_3_SHIFT       3

/* HDMI_TX_PHY :: HDMI_TX_PHY_SPARE :: SPARE_BIT_2 [02:02] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_SPARE_SPARE_BIT_2_MASK        0x00000004
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_SPARE_SPARE_BIT_2_SHIFT       2

/* HDMI_TX_PHY :: HDMI_TX_PHY_SPARE :: SPARE_BIT_1 [01:01] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_SPARE_SPARE_BIT_1_MASK        0x00000002
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_SPARE_SPARE_BIT_1_SHIFT       1

/* HDMI_TX_PHY :: HDMI_TX_PHY_SPARE :: SPARE_BIT_0 [00:00] */
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_SPARE_SPARE_BIT_0_MASK        0x00000001
#define BCHP_HDMI_TX_PHY_HDMI_TX_PHY_SPARE_SPARE_BIT_0_SHIFT       0

#endif /* #ifndef BCHP_HDMI_TX_PHY_H__ */

/* End of File */
