<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2016.3 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="17" Path="C:/Users/duwon/Documents/Code_Xilinx/Zybo/Zybo.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="51ceb0c03873436792b2745fb1d3e5b2"/>
    <Option Name="Part" Val="xc7z010clg400-1"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="CompiledLibDirXSim" Val=""/>
    <Option Name="CompiledLibDirModelSim" Val="$PCACHEDIR/compile_simlib/modelsim"/>
    <Option Name="CompiledLibDirQuesta" Val="$PCACHEDIR/compile_simlib/questa"/>
    <Option Name="CompiledLibDirIES" Val="$PCACHEDIR/compile_simlib/ies"/>
    <Option Name="CompiledLibDirVCS" Val="$PCACHEDIR/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirRiviera" Val="$PCACHEDIR/compile_simlib/riviera"/>
    <Option Name="CompiledLibDirActivehdl" Val="$PCACHEDIR/compile_simlib/activehdl"/>
    <Option Name="BoardPart" Val=""/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="IPOutputRepo" Val="$PCACHEDIR/ip"/>
    <Option Name="IPCachePermission" Val="read"/>
    <Option Name="IPCachePermission" Val="write"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PPRDIR/Zybo.ip_user_files"/>
    <Option Name="IPStaticSourceDir" Val="$PPRDIR/Zybo.ip_user_files/ipstatic"/>
    <Option Name="EnableBDX" Val="FALSE"/>
    <Option Name="DSANumComputeUnits" Val="16"/>
    <Option Name="WTXSimLaunchSim" Val="7"/>
    <Option Name="WTModelSimLaunchSim" Val="0"/>
    <Option Name="WTQuestaLaunchSim" Val="0"/>
    <Option Name="WTIesLaunchSim" Val="0"/>
    <Option Name="WTVcsLaunchSim" Val="0"/>
    <Option Name="WTRivieraLaunchSim" Val="0"/>
    <Option Name="WTActivehdlLaunchSim" Val="0"/>
    <Option Name="WTXSimExportSim" Val="15"/>
    <Option Name="WTModelSimExportSim" Val="15"/>
    <Option Name="WTQuestaExportSim" Val="15"/>
    <Option Name="WTIesExportSim" Val="15"/>
    <Option Name="WTVcsExportSim" Val="15"/>
    <Option Name="WTRivieraExportSim" Val="15"/>
    <Option Name="WTActivehdlExportSim" Val="15"/>
    <Option Name="GenerateIPUpgradeLog" Val="TRUE"/>
    <Option Name="XSimRadix" Val="hex"/>
    <Option Name="XSimTimeUnit" Val="ns"/>
    <Option Name="XSimArrayDisplayLimit" Val="64"/>
    <Option Name="XSimTraceLimit" Val="65536"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PPRDIR/RTL/uart_tx.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/RTL/uart_rx.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/design_ps/hdl/design_ps_wrapper.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/RTL/blk_tx.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/RTL/blk_rx.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/RTL/TOP.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="TOP"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PPRDIR/RTL/Zybo_Master.xdc">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="TOP"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="TransportPathDelay" Val="0"/>
        <Option Name="TransportIntDelay" Val="0"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
    <FileSet Name="blk_mem_1b_1k" Type="BlockSrcs" RelSrcDir="$PSRCDIR/blk_mem_1b_1k">
      <File Path="$PSRCDIR/sources_1/ip/blk_mem_1b_1k/blk_mem_1b_1k.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="blk_mem_1b_1k.xci" FileRelPathName="simulation/blk_mem_gen_v8_3.v"/>
        <CompFileExtendedInfo CompFileName="blk_mem_1b_1k.xci" FileRelPathName="summary.log"/>
        <CompFileExtendedInfo CompFileName="blk_mem_1b_1k.xci" FileRelPathName="hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd"/>
        <CompFileExtendedInfo CompFileName="blk_mem_1b_1k.xci" FileRelPathName="synth/blk_mem_1b_1k.vhd"/>
        <CompFileExtendedInfo CompFileName="blk_mem_1b_1k.xci" FileRelPathName="blk_mem_1b_1k_stub.vhdl"/>
        <CompFileExtendedInfo CompFileName="blk_mem_1b_1k.xci" FileRelPathName="blk_mem_1b_1k.xml"/>
        <CompFileExtendedInfo CompFileName="blk_mem_1b_1k.xci" FileRelPathName="blk_mem_1b_1k_ooc.xdc"/>
        <CompFileExtendedInfo CompFileName="blk_mem_1b_1k.xci" FileRelPathName="sim/blk_mem_1b_1k.v"/>
        <CompFileExtendedInfo CompFileName="blk_mem_1b_1k.xci" FileRelPathName="blk_mem_1b_1k_sim_netlist.vhdl"/>
        <CompFileExtendedInfo CompFileName="blk_mem_1b_1k.xci" FileRelPathName="blk_mem_1b_1k.vho"/>
        <CompFileExtendedInfo CompFileName="blk_mem_1b_1k.xci" FileRelPathName="blk_mem_1b_1k.veo"/>
        <CompFileExtendedInfo CompFileName="blk_mem_1b_1k.xci" FileRelPathName="blk_mem_1b_1k_sim_netlist.v"/>
        <CompFileExtendedInfo CompFileName="blk_mem_1b_1k.xci" FileRelPathName="blk_mem_1b_1k_stub.v"/>
        <CompFileExtendedInfo CompFileName="blk_mem_1b_1k.xci" FileRelPathName="misc/blk_mem_gen_v8_3.vhd"/>
        <CompFileExtendedInfo CompFileName="blk_mem_1b_1k.xci" FileRelPathName="doc/blk_mem_gen_v8_3_changelog.txt"/>
      </File>
      <Config>
        <Option Name="TopModule" Val="blk_mem_1b_1k"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="clk_wiz_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/clk_wiz_0">
      <File Path="$PSRCDIR/sources_1/ip/clk_wiz_0/clk_wiz_0.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="clk_wiz_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="ila" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ila">
      <File Path="$PSRCDIR/sources_1/ip/ila/ila.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="ila.xci" FileRelPathName="ila_v6_2/constraints/ila.xdc"/>
        <CompFileExtendedInfo CompFileName="ila.xci" FileRelPathName="hdl/verilog/ila_v6_2_0_ila_lib_fn.vh"/>
        <CompFileExtendedInfo CompFileName="ila.xci" FileRelPathName="hdl/verilog/xsdbm_v2_0_1_bs_ports.vh"/>
        <CompFileExtendedInfo CompFileName="ila.xci" FileRelPathName="hdl/verilog/ltlib_v1_0_0_lib_fn.vh"/>
        <CompFileExtendedInfo CompFileName="ila.xci" FileRelPathName="ila.veo"/>
        <CompFileExtendedInfo CompFileName="ila.xci" FileRelPathName="sim/ila.v"/>
        <CompFileExtendedInfo CompFileName="ila.xci" FileRelPathName="synth/ila.v"/>
        <CompFileExtendedInfo CompFileName="ila.xci" FileRelPathName="ila_ooc.xdc"/>
        <CompFileExtendedInfo CompFileName="ila.xci" FileRelPathName="hdl/verilog/ila_v6_2_0_ila_lparam.vh"/>
        <CompFileExtendedInfo CompFileName="ila.xci" FileRelPathName="hdl/verilog/ila_v6_2_0_ila_in.vh"/>
        <CompFileExtendedInfo CompFileName="ila.xci" FileRelPathName="hdl/ila_v6_2_syn_rfs.v"/>
        <CompFileExtendedInfo CompFileName="ila.xci" FileRelPathName="hdl/verilog/ila_v6_2_0_ila_ver.vh"/>
        <CompFileExtendedInfo CompFileName="ila.xci" FileRelPathName="hdl/xsdbm_v2_0_vl_rfs.v"/>
        <CompFileExtendedInfo CompFileName="ila.xci" FileRelPathName="hdl/verilog/ila_v6_2_0_ila_param.vh"/>
        <CompFileExtendedInfo CompFileName="ila.xci" FileRelPathName="hdl/verilog/ltlib_v1_0_0_ver.vh"/>
        <CompFileExtendedInfo CompFileName="ila.xci" FileRelPathName="hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd"/>
        <CompFileExtendedInfo CompFileName="ila.xci" FileRelPathName="hdl/verilog/xsdbm_v2_0_1_bs_core.vh"/>
        <CompFileExtendedInfo CompFileName="ila.xci" FileRelPathName="hdl/verilog/xsdbm_v2_0_1_icn.vh"/>
        <CompFileExtendedInfo CompFileName="ila.xci" FileRelPathName="hdl/verilog/xsdbm_v2_0_1_in.vh"/>
        <CompFileExtendedInfo CompFileName="ila.xci" FileRelPathName="hdl/verilog/xsdbm_v2_0_1_i2x.vh"/>
        <CompFileExtendedInfo CompFileName="ila.xci" FileRelPathName="hdl/fifo_generator_v13_1_vhsyn_rfs.vhd"/>
        <CompFileExtendedInfo CompFileName="ila.xci" FileRelPathName="doc/ila_v6_2_changelog.txt"/>
        <CompFileExtendedInfo CompFileName="ila.xci" FileRelPathName="hdl/verilog/xsdbm_v2_0_1_bs.vh"/>
        <CompFileExtendedInfo CompFileName="ila.xci" FileRelPathName="hdl/xsdbs_v1_0_vl_rfs.v"/>
        <CompFileExtendedInfo CompFileName="ila.xci" FileRelPathName="hdl/verilog/xsdbs_v1_0_2_in.vh"/>
        <CompFileExtendedInfo CompFileName="ila.xci" FileRelPathName="hdl/verilog/xsdbs_v1_0_2_i2x.vh"/>
        <CompFileExtendedInfo CompFileName="ila.xci" FileRelPathName="hdl/ltlib_v1_0_vl_rfs.v"/>
        <CompFileExtendedInfo CompFileName="ila.xci" FileRelPathName="ila.xml"/>
        <CompFileExtendedInfo CompFileName="ila.xci" FileRelPathName="ila_sim_netlist.vhdl"/>
        <CompFileExtendedInfo CompFileName="ila.xci" FileRelPathName="ila_sim_netlist.v"/>
        <CompFileExtendedInfo CompFileName="ila.xci" FileRelPathName="ila_stub.vhdl"/>
        <CompFileExtendedInfo CompFileName="ila.xci" FileRelPathName="ila_stub.v"/>
      </File>
      <Config>
        <Option Name="TopModule" Val="ila"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="fifo_generator_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/fifo_generator_0">
      <File Path="$PSRCDIR/sources_1/ip/fifo_generator_0/fifo_generator_0.xci">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="fifo_generator_0.xci" FileRelPathName="fifo_generator_0_sim_netlist.vhdl"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_0.xci" FileRelPathName="fifo_generator_0_sim_netlist.v"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_0.xci" FileRelPathName="fifo_generator_0_stub.vhdl"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_0.xci" FileRelPathName="fifo_generator_0_stub.v"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_0.xci" FileRelPathName="simulation/fifo_generator_vlog_beh.v"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_0.xci" FileRelPathName="fifo_generator_0/fifo_generator_0.xdc"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_0.xci" FileRelPathName="sim/fifo_generator_0.v"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_0.xci" FileRelPathName="hdl/fifo_generator_v13_1_vhsyn_rfs.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_0.xci" FileRelPathName="hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_0.xci" FileRelPathName="synth/fifo_generator_0.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_0.xci" FileRelPathName="hdl/fifo_generator_v13_1_rfs.v"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_0.xci" FileRelPathName="fifo_generator_0_ooc.xdc"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_0.xci" FileRelPathName="doc/fifo_generator_v13_1_changelog.txt"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_0.xci" FileRelPathName="hdl/fifo_generator_v13_1_rfs.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_0.xci" FileRelPathName="fifo_generator_0.vho"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_0.xci" FileRelPathName="fifo_generator_0.veo"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_0.xci" FileRelPathName="fifo_generator_0.xml"/>
      </File>
      <Config>
        <Option Name="TopModule" Val="fifo_generator_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="design_ps" Type="BlockSrcs" RelSrcDir="$PSRCDIR/design_ps">
      <File Path="$PSRCDIR/sources_1/bd/design_ps/design_ps.bd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="design_ps.bd" FileRelPathName="ip/design_ps_rst_ps7_0_50M_0/design_ps_rst_ps7_0_50M_0.xci"/>
        <CompFileExtendedInfo CompFileName="design_ps.bd" FileRelPathName="ip/design_ps_axi_mem_intercon_0/design_ps_axi_mem_intercon_0.xci"/>
        <CompFileExtendedInfo CompFileName="design_ps.bd" FileRelPathName="hdl/design_ps.v"/>
        <CompFileExtendedInfo CompFileName="design_ps.bd" FileRelPathName="ip/design_ps_processing_system7_0_0/design_ps_processing_system7_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="design_ps.bd" FileRelPathName="design_ps_ooc.xdc"/>
        <CompFileExtendedInfo CompFileName="design_ps.bd" FileRelPathName="design_ps.bmm"/>
        <CompFileExtendedInfo CompFileName="design_ps.bd" FileRelPathName="ip/design_ps_auto_pc_0/design_ps_auto_pc_0.xci"/>
        <CompFileExtendedInfo CompFileName="design_ps.bd" FileRelPathName="ip/design_ps_axi_bram_ctrl_0_bram_1/design_ps_axi_bram_ctrl_0_bram_1.xci"/>
        <CompFileExtendedInfo CompFileName="design_ps.bd" FileRelPathName="ip/design_ps_axi_bram_ctrl_0_1/design_ps_axi_bram_ctrl_0_1.xci"/>
        <CompFileExtendedInfo CompFileName="design_ps.bd" FileRelPathName="design_ps_stub.vhdl"/>
        <CompFileExtendedInfo CompFileName="design_ps.bd" FileRelPathName="design_ps_sim_netlist.vhdl"/>
        <CompFileExtendedInfo CompFileName="design_ps.bd" FileRelPathName="design_ps_stub.v"/>
        <CompFileExtendedInfo CompFileName="design_ps.bd" FileRelPathName="design_ps_sim_netlist.v"/>
        <CompFileExtendedInfo CompFileName="design_ps.bd" FileRelPathName="design_ps.dcp"/>
        <CompFileExtendedInfo CompFileName="design_ps.bd" FileRelPathName="hdl/design_ps.hwdef"/>
        <CompFileExtendedInfo CompFileName="design_ps.bd" FileRelPathName="hw_handoff/design_ps.hwh"/>
        <CompFileExtendedInfo CompFileName="design_ps.bd" FileRelPathName="hw_handoff/design_ps_bd.tcl"/>
      </File>
      <Config>
        <Option Name="TopModule" Val="design_ps"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
    <Simulator Name="ActiveHDL">
      <Option Name="Description" Val="Active-HDL Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="10">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7z010clg400-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current" Dir="$PRUNDIR/synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="blk_mem_1b_1k_synth_1" Type="Ft3:Synth" SrcSet="blk_mem_1b_1k" Part="xc7z010clg400-1" ConstrsSet="blk_mem_1b_1k" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/blk_mem_1b_1k_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="clk_wiz_0_synth_1" Type="Ft3:Synth" SrcSet="clk_wiz_0" Part="xc7z010clg400-1" ConstrsSet="clk_wiz_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/clk_wiz_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ila_synth_1" Type="Ft3:Synth" SrcSet="ila" Part="xc7z010clg400-1" ConstrsSet="ila" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/ila_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="fifo_generator_0_synth_1" Type="Ft3:Synth" SrcSet="fifo_generator_0" Part="xc7z010clg400-1" ConstrsSet="fifo_generator_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/fifo_generator_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_ps_synth_1" Type="Ft3:Synth" SrcSet="design_ps" Part="xc7z010clg400-1" ConstrsSet="design_ps" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/design_ps_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="constrs_1" Description="Default settings for Implementation." State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="blk_mem_1b_1k_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="blk_mem_1b_1k" Description="Default settings for Implementation." SynthRun="blk_mem_1b_1k_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="clk_wiz_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="clk_wiz_0" Description="Default settings for Implementation." SynthRun="clk_wiz_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ila_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="ila" Description="Default settings for Implementation." SynthRun="ila_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="fifo_generator_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="fifo_generator_0" Description="Default settings for Implementation." SynthRun="fifo_generator_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_ps_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="design_ps" Description="Default settings for Implementation." SynthRun="design_ps_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
  </Runs>
</Project>
