# ğŸ”§ VLSI Design Repository

This repository contains a curated collection of **VLSI design projects**, developed as part of my academic and hands-on experience in **VLSI Design and Semiconductor Engineering**.

It serves as both a **technical portfolio** and a **structured knowledge base**, covering core concepts and practical workflows used in the semiconductor industry.

---

## ğŸ“‚ Repository Contents

### ğŸ“ CMOS Analog & Digital Design
- Two-stage CMOS Operational Amplifier design
- CMOS inverter analysis and optimization
- Device-level and circuit-level design concepts

### ğŸ§  RTL Design & Functional Verification
- Verilog and SystemVerilog based RTL designs
- Simulation and verification fundamentals
- RTL-to-gate level design understanding

### âš¡ Low-Power & Leakage Optimization
- Leakage power reduction techniques
- Transistor stacking, self-biasing, and sizing methods
- Powerâ€“delay trade-off analysis

### ğŸ§ª SPICE Simulations & EDA Workflows
- SPICE-based circuit simulations
- Cadence Virtuoso design and analysis
- Timing and power analysis fundamentals

### ğŸ“Š FPGA & Real-Time Implementations
- FPGA-based real-time systems
- Sensor interfacing and communication protocols
- RTL-driven hardware implementations

### ğŸ“ VLSI Notes & Learning Resources in future
- Concise notes on VLSI fundamentals

---

## ğŸ›  Tools & Technologies
- **HDL:** Verilog, SystemVerilog  
- **EDA Tools:** Cadence Virtuoso, ModelSim, Vivado, Synopsys Design Compiler, PrimeTime  
- **Simulation:** LTSpice, SPICE  
- **FPGA:** Vivado, Vivado HLS  
- **Programming:** C, C++, Python, MATLAB, TCL  
- **Interfaces:** UART, SPI, I2C  

---

## ğŸ¯ Purpose of This Repository
- Maintain a **well-documented VLSI project portfolio**
- Strengthen understanding of **industry-relevant design flows**
- Support **interview preparation** for VLSI/semiconductor roles
- Act as a **long-term reference** for core VLSI concepts

---

## ğŸš€ Future Additions
- Concise notes on VLSI fundamentals
- 
---

## ğŸ“Œ Note
This repository is continuously evolving as I explore deeper concepts and advanced workflows in **VLSI design and verification**.

---
## ğŸ“« Contact

If you have suggestions, feedback, or collaboration ideas, feel free to connect with me:

- **LinkedIn:** [Maganti Shanmukha Sri Datta](https://www.linkedin.com/in/maganti-shanmukha-sri-datta-72a408240/)
- **Email:** magantishanmukhasridatta@gmail.com
- **GitHub:** https://github.com/magantidatta

If you have suggestions, feedback, or collaboration ideas, feel free to connect via LinkedIn or Mail.

