
/* ****************************************************************
 *        CADENCE                    Copyright (c) 2001-2022      *
 *                                   Cadence Design Systems, Inc. *
 *                                   All rights reserved.         *
 ******************************************************************
 *  The values calculated from this script are meant to be        *
 *  representative programmings.   The values may not reflect the *
 *  actual required programming for production use.   Please      *
 *  closely review all programmed values for technical accuracy   *
 *  before use in production parts.                               *
 *  The register programmings provided in this script are         * 
 *  accurate to the version of Jedec specs and memory             *
 *  models available at the time it was created.  This script     *
 *  will not be maintained for newer releases of Jedec specs      *
 *  or memory models.                                             *

 ******************************************************************
 *                                                                 
 *   Module:         regconfig.h
 *   Documentation:  Register programming header file
 *
 ******************************************************************
 ******************************************************************
 * WARNING:  This file was automatically generated.  Manual
 * editing may result in undetermined behavior.
 ******************************************************************
 ******************************************************************/
// REL: seehi.chengdu.sh100-LPDDR4__20220809 Commit ID: 2ddadd2cea5793adea25ae6124a590291c6640e5


//`timescale 10ps/10ps

// ********************************************************************
// Option: IP               : IP Mode                                            = PHY
// Option: BL               : Burst Length                                       = 16
// Option: CL               : CAS Latency                                        = 24
// Option: MHZ              : Simulation MHz                                     = 1200
// Option: AP               : Auto Precharge Mode                          (0/1) = 0
// Option: DLLBP            : DLL Bypass Mode                              (0/1) = 0
// Option: HALF             : Half-Memory Support                          (0/1) = 0
// Option: RDIMM            : Registered Dimm Support                      (0/1) = 0
// Option: RSV2             : Reserved                                       (0) = 0
// Option: RDPREAM          : Read Preamble Length                               = 0
// Option: WRPREAM          : Write Preamble Length                              = 0
// Option: BOF              : Burst On the Fly                             (0/1) = 0
// Option: WLS              : Write Latency Set                            (0/1) = 0
// Option: OUT              : Output file                                        = stdout
// Option: WRDBIEN          : Write DBI Enable                             (0/1) = 0
// Option: RDDBIEN          : Read DBI Enable                              (0/1) = 0
// Option: RDPSTMBLE        : RD Postamble En                              (0/1) = 0
// Option: WRPSTMBLE        : WR Postamble En                              (0/1) = 0
// Option: CRC              : CRC En                                       (0/1) = 0
// Option: CRC_RD_EN        : CRC En for Reads                             (0/1) = 0
// Option: DDR5_RDIMM_MODE  : SDR1 SDR2 DDR                              (0/1/2) = 1
// Option: DATA2CMD_Ratio   : Data to CK Frequency Ratio                         = 0
// Option: DVFSC            : Dynamic Voltage Freq Scaling Core            (0/1) = 0
// Option: BANK_Mode        : Bank Architecture for LPDDR5               (0/1/2) = 2
// Option: RD_Link_ECC      : READ Link ECC Support                        (0/1) = 0
// Option: WR_Link_ECC      : WRITE Link ECC Support                       (0/1) = 0
// Option: X8_Device        : Byte Mode Support for LPDDR4 or LPDDR5       (0/1/2) = 0
// Option: PHY_LOW_LAT_MODE : PHY low latency mode                     (0/1/2/3) = 0
// Option: SOMA             : Memory-SOMA file(s)                                = jedec_lpddr4_32gb_4266,./memory/jedec_lpddr4_32gb_4266/memory.xml.sim,./memory/jedec_lpddr4_32gb_4266/memory.xml.sim
// Option: PL               : CA Parity Latency                                  = -1
// Option: LRDIMM           : Load Reduced Dimm Support                    (0/1) = 0
// Option: CLA          : RCD Command Latency Adder              (0/1/2/3/4) = 0
// Option: PBR              : PBR mode support                             (0/1) = 0
// Option: FGR        : FGR mode support                             (0/1) = 0
// Option: DDR5_1N_MODE     : 1N/2N Mode                                   (0/1) = 0
// Command-line arguments: jedec_lpddr4_32gb_4266,./memory/jedec_lpddr4_32gb_4266/memory.xml.sim,./memory/jedec_lpddr4_32gb_4266/memory.xml.sim VERILOG PHY 16 24 1200 0 0 0 0 0 0 0 0 0 stdout 0 0 0 0 0 0 1 0 0 2 0 0 0 0 jedec_lpddr4_32gb_4266,./memory/jedec_lpddr4_32gb_4266/memory.xml.sim,./memory/jedec_lpddr4_32gb_4266/memory.xml.sim VERILOG -1 0 0 0 0 0
// ********************************************************************
// Memory: jedec_lpddr4_32gb_4266
// Memory: jedec_lpddr4_32gb_4266
// ********************************************************************


//#define               DENALI_PHY_00_DATA 0b00000000000000100000001011110000 // PHY_LP4_BOOT_PAD_DSLICE_IO_CFG_0:RW:24:6:=0x00 PHY_LP4_BOOT_RX_PCLK_CLK_SEL_0:RW:16:3:=0x02 PHY_CLK_WR_BYPASS_SLAVE_DELAY_0:RW:0:10:=0x02f0
//#define               DENALI_PHY_01_DATA 0b00000010000000000000000000000000 // PHY_RX_CAL_ALL_DLY_BYPASS_0:RW:24:6:=0x02 PHY_CLK_WRDQS_SLAVE_DELAY_BYPASS_0:RW:8:9:=0x0000 PHY_IO_PAD_DELAY_TIMING_BYPASS_0:RW:0:3:=0x00
//#define               DENALI_PHY_02_DATA 0b00000011000000010000000000000000 // PHY_BYPASS_TWO_CYC_PREAMBLE_0:RW:24:2:=0x03 PHY_RDDQS_GATE_BYPASS_SLAVE_DELAY_0:RW:8:9:=0x0100 PHY_WRITE_PATH_LAT_ADD_BYPASS_0:RW:0:3:=0x00
//#define               DENALI_PHY_05_DATA 0b00000011000000000000000000000000 // PHY_PER_RANK_CS_MAP_0:RW+:24:2:=0x03 PHY_SW_WRDQS_SHIFT_0:RW:16:4:=0x00 PHY_SW_WRDM_SHIFT_0:RW:8:6:=0x00 PHY_SW_WRDQ7_SHIFT_0:RW:0:6:=0x00
//#define               DENALI_PHY_06_DATA 0b00000001000000000000000000000001 // PHY_LP4_BOOT_RDDATA_EN_DLY_0:RW:24:5:=0x01 PHY_LP4_BOOT_RDDATA_EN_IE_DLY_0:RW:16:2:=0x00 PHY_PER_CS_TRAINING_INDEX_0:RW+:8:1:=0x00 PHY_PER_CS_TRAINING_MULTICAST_EN_0:RW_D:0:1:=0x01
//#define               DENALI_PHY_07_DATA 0b00000011000000000000010000000000 // PHY_LP4_BOOT_WRPATH_GATE_DISABLE_0:RW:24:2:=0x03 PHY_LP4_BOOT_RDDQS_LATENCY_ADJUST_0:RW:16:5:=0x00 PHY_LP4_BOOT_RPTR_UPDATE_0:RW:8:4:=0x04 PHY_LP4_BOOT_RDDATA_EN_TSEL_DLY_0:RW:0:5:=0x00
//#define               DENALI_PHY_08_DATA 0b00000000000000000000000000000001 // PHY_CTRL_LPBK_EN_0:RW:16:2:=0x00 PHY_GATE_DELAY_COMP_DISABLE_0:RW:8:1:=0x00 PHY_LP4_BOOT_RDDATA_EN_OE_DLY_0:RW:0:5:=0x01
//#define               DENALI_PHY_09_DATA 0b00000000000000010000000000000000 // PHY_LPBK_DFX_TIMEOUT_EN_0:RW:16:1:=0x01 PHY_LPBK_CONTROL_0:RW:0:9:=0x0000
//#define               DENALI_PHY_12_DATA 0b00000000000000010000000000000000 // PHY_PRBS_PATTERN_START_0:RW_D:16:7:=0x01 PHY_DQ_IDLE_0:RW:0:9:=0x0000
//#define               DENALI_PHY_13_DATA 0b00000111000001000000000000000000 // PHY_RDLVL_BEST_THRSHLD_0:RW:24:3:=0x07 PHY_VREF_INITIAL_STEPSIZE_0:RW:16:6:=0x04 PHY_PRBS_PATTERN_MASK_0:RW:0:9:=0x0000
//#define               DENALI_PHY_14_DATA 0b00000000000000010000000000100000 // PHY_RDLVL_BEST_VREF_LOWER_OBS_0:RD:24:7:=0x00 PHY_RDLVL_VREF_DELTA_0:RW:16:4:=0x01 PHY_RDLVL_VREF_OUTLIER_0:RW:8:3:=0x00 PHY_RDLVL_PER_VREF_THRSHLD_0:RW:0:6:=0x20
//#define               DENALI_PHY_16_DATA 0b00000000000010000000000011000000 // SC_PHY_SNAP_OBS_REGS_0:WR:24:1:=0x00 PHY_GATE_ERROR_DELAY_SELECT_0:RW:16:4:=0x08 PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_0:RW:0:9:=0x00c0
//#define               DENALI_PHY_17_DATA 0b00000000000000110011001101100110 // ON_FLY_GATE_ADJUST_EN_0:RW:16:2:=0x03 PHY_GATE_SMPL2_SLAVE_DELAY_0:RW:8:8:=0x33 PHY_GATE_SMPL1_SLAVE_DELAY_0:RW:0:8:=0x66
//#define               DENALI_PHY_19_DATA 0b00000000000000010000011000000001 // PHY_DFI40_POLARITY_0:RW:16:1:=0x01 PHY_MEM_CLASS_0:RW:8:3:=0x06 PHY_LPDDR_0:RW:0:1:=0x01
//#define               DENALI_PHY_20_DATA 0b00000000000000001010101010101010 // PHY_RDLVL_PATT8_0:RW:0:32:=0x0000AAAA
//#define               DENALI_PHY_21_DATA 0b00000000000000000101010101010101 // PHY_RDLVL_PATT9_0:RW:0:32:=0x00005555
//#define               DENALI_PHY_22_DATA 0b00000000000000001011010110110101 // PHY_RDLVL_PATT10_0:RW:0:32:=0x0000B5B5
//#define               DENALI_PHY_23_DATA 0b00000000000000000100101001001010 // PHY_RDLVL_PATT11_0:RW:0:32:=0x00004A4A
//#define               DENALI_PHY_24_DATA 0b00000000000000000101011001010110 // PHY_RDLVL_PATT12_0:RW:0:32:=0x00005656
//#define               DENALI_PHY_25_DATA 0b00000000000000001010100110101001 // PHY_RDLVL_PATT13_0:RW:0:32:=0x0000A9A9
//#define               DENALI_PHY_26_DATA 0b00000000000000001010100110101001 // PHY_RDLVL_PATT14_0:RW:0:32:=0x0000A9A9
//#define               DENALI_PHY_27_DATA 0b00000000000000001011010110110101 // PHY_RDLVL_PATT15_0:RW:0:32:=0x0000B5B5
//#define               DENALI_PHY_31_DATA 0b00000000000010000000100000010101 // PHY_DQ_MASK_0:RW:24:8:=0x00 PHY_WRLVL_UPDT_WAIT_CNT_0:RW:16:4:=0x08 PHY_WRLVL_CAPTURE_CNT_0:RW:8:6:=0x08 PHY_WRLVL_PER_START_0:RW:0:7:=0x15
//#define               DENALI_PHY_32_DATA 0b00001000000001000000000000000000 // PHY_RDLVL_CAPTURE_CNT_0:RW:24:6:=0x08 PHY_GTLVL_UPDT_WAIT_CNT_0:RW:16:4:=0x04 PHY_GTLVL_CAPTURE_CNT_0:RW:8:6:=0x00 PHY_GTLVL_PER_START_0:RW:0:8:=0x00
//#define               DENALI_PHY_33_DATA 0b00000000000000000000000000000100 // PHY_RDLVL_PERIODIC_OBS_SELECT_0:RW:24:8:=0x00 PHY_RDLVL_RDDQS_DQ_OBS_SELECT_0:RW:16:5:=0x00 PHY_RDLVL_OP_MODE_0:RW:8:2:=0x00 PHY_RDLVL_UPDT_WAIT_CNT_0:RW:0:4:=0x04
//#define               DENALI_PHY_34_DATA 0b00000000000100000010000000000000 // PHY_WDQLVL_BURST_CNT_0:RW:16:6:=0x10 PHY_WDQLVL_CLK_JITTER_TOLERANCE_0:RW:8:8:=0x20 PHY_RDLVL_DATA_MASK_0:RW:0:8:=0x00
//#define               DENALI_PHY_35_DATA 0b00000000000011000000000000010000 // PHY_WDQLVL_DQDM_OBS_SELECT_0:RW:24:4:=0x00 PHY_WDQLVL_UPDT_WAIT_CNT_0:RW:16:4:=0x0c PHY_WDQLVL_DQDM_SLV_DLY_JUMP_OFFSET_0:RW:0:10:=0x0010
//#define               DENALI_PHY_36_DATA 0b00000000001000000000011100000000 // SC_PHY_WDQLVL_CLR_PREV_RESULTS_0:WR:24:1:=0x00 PHY_WDQLVL_PER_VREF_THRSHLD_0:RW:16:6:=0x20 PHY_WDQLVL_BEST_THRSHLD_0:RW:8:3:=0x07 PHY_WDQLVL_PERIODIC_OBS_SELECT_0:RW:0:8:=0x00
//#define               DENALI_PHY_37_DATA 0b00000000000000010000000100000000 // PHY_BYTE_MODE_0:RW:24:1:=0x00 PHY_CALVL_VREF_DRIVING_SLICE_0:RW:16:1:=0x01 PHY_WDQLVL_DATADM_MASK_0:RW:0:9:=0x0100
//#define               DENALI_PHY_50_DATA 0b00000000000000000000000000010000 // PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_0:RD:16:9:=0x0000 PHY_RDLVL_CLK_JITTER_TOLERANCE_0:RW:0:9:=0x0010
//#define               DENALI_PHY_61_DATA 0b00000000000000000000000000000100 // PHY_RX_CAL_DQ0_0:RW_D+:16:9:=0x0000 PHY_LP4_WDQS_OE_EXTEND_0:RW:8:1:=0x00 PHY_DDL_TRACK_UPD_THRESHOLD_0:RW:0:8:=0x04
//#define               DENALI_PHY_68_DATA 0b00001000000111110000011111111111 // PHY_DATA_DC_CAL_SAMPLE_WAIT_0:RW:24:8:=0x08 PHY_STATIC_TOG_DISABLE_0:RW:16:5:=0x1f PHY_PAD_RX_BIAS_EN_0:RW:0:11:=0x07ff
//#define               DENALI_PHY_69_DATA 0b00010000001000000000000010000000 // PHY_DATA_DC_ADJUST_SAMPLE_CNT_0:RW:24:8:=0x10 PHY_DATA_DC_ADJUST_START_0:RW:16:6:=0x20 PHY_DATA_DC_WEIGHT_0:RW:8:2:=0x00 PHY_DATA_DC_CAL_TIMEOUT_0:RW:0:8:=0x80
//#define               DENALI_PHY_70_DATA 0b00000000000000000000000000001000 // PHY_DATA_DC_CAL_START_0:RW+:24:1:=0x00 PHY_DATA_DC_CAL_POLARITY_0:RW:16:1:=0x00 PHY_DATA_DC_ADJUST_DIRECT_0:RW:8:1:=0x00 PHY_DATA_DC_ADJUST_THRSHLD_0:RW:0:8:=0x08
//#define               DENALI_PHY_71_DATA 0b00000000000000000000010000000001 // PHY_RDPATH_GATE_DISABLE_0:RW_D:24:1:=0x00 PHY_SLV_DLY_CTRL_GATE_DISABLE_0:RW_D:16:1:=0x00 PHY_FDBK_PWR_CTRL_0:RW:8:3:=0x04 PHY_DATA_DC_SW_RANK_0:RW+:0:2:=0x01
//#define               DENALI_PHY_73_DATA 0b00000001010001000000100000000001 // PHY_DQS_TSEL_ENABLE_0:RW+:24:3:=0x01 PHY_DQ_TSEL_SELECT_0:RW+:8:16:=0x4408 PHY_DQ_TSEL_ENABLE_0:RW+:0:3:=0x01
//#define               DENALI_PHY_74_DATA 0b00000000000000110100010000001000 // PHY_PST_AMBLE_0:RW+:24:4:=0x00 PHY_TWO_CYC_PREAMBLE_0:RW+:16:2:=0x03 PHY_DQS_TSEL_SELECT_0:RW+:0:16:=0x4408
//#define               DENALI_PHY_75_DATA 0b00000000000000010010010100100000 // PHY_RDLVL_FINAL_VREF_OFFSET_0:RW+:24:4:=0x00 PHY_VREF_TRAINING_CTRL_0:RW+:16:2:=0x01 PHY_VREF_INITIAL_STOP_POINT_0:RW+:8:7:=0x25 PHY_VREF_INITIAL_START_POINT_0:RW+:0:7:=0x20
//#define               DENALI_PHY_76_DATA 0b00000000000000010000000000010000 // PHY_NTP_WDQ_START_0:RW+:8:10:=0x0100 PHY_NTP_WDQ_STEP_SIZE_0:RW+:0:8:=0x10
//#define               DENALI_PHY_77_DATA 0b00000000000000010000001111111111 // PHY_NTP_WDQ_BIT_EN_0:RW+:16:8:=0x01 PHY_NTP_WDQ_STOP_0:RW+:0:10:=0x03ff
//#define               DENALI_PHY_78_DATA 0b00000001000000000000000001101110 // PHY_WDQLVL_PER_START_OFFSET_0:RW+:24:5:=0x01 PHY_SW_WDQLVL_DVW_MIN_EN_0:RW+:16:1:=0x00 PHY_WDQLVL_DVW_MIN_0:RW+:0:9:=0x006e
//#define               DENALI_PHY_79_DATA 0b00000000000000000000000000000011 // PHY_PAD_RX_DCD_1_0:RW+:24:5:=0x00 PHY_PAD_RX_DCD_0_0:RW+:16:5:=0x00 PHY_PAD_TX_DCD_0:RW+:8:5:=0x00 PHY_FAST_LVL_EN_0:RW+:0:4:=0x03
//#define               DENALI_PHY_87_DATA 0b00000010000000100000001000000000 // PHY_DATA_DC_CAL_CLK_SEL_0:RW+:24:3:=0x02 PHY_RX_PCLK_CLK_SEL_0:RW+:16:3:=0x02 PHY_RX_CAL_ALL_DLY_0:RW+:8:6:=0x02 PHY_GT_RDDQLVL_EN_0:RW+:0:1:=0x00
//#define               DENALI_PHY_88_DATA 0b01100001011000011001000001000001 // PHY_DQS_OE_TIMING_0:RW+:24:8:=0x61 PHY_DQ_TSEL_WR_TIMING_0:RW+:16:8:=0x61 PHY_DQ_TSEL_RD_TIMING_0:RW+:8:8:=0x90 PHY_DQ_OE_TIMING_0:RW+:0:8:=0x41
//#define               DENALI_PHY_89_DATA 0b00000101001100010111000000000000 // PHY_DQ_IO_UPDATE_TIMING_0:RW+:24:4:=0x05 PHY_DQS_IO_UPDATE_TIMING_0:RW+:16:7:=0x31 PHY_DQS_TSEL_RD_TIMING_0:RW+:8:8:=0x70 PHY_IO_PAD_DELAY_TIMING_0:RW+:0:3:=0x00
//#define               DENALI_PHY_90_DATA 0b00000000010000011100000000000001 // PHY_DQS_TSEL_WR_TIMING_0:RW+:16:8:=0x41 PHY_DQS_OE_RD_TIMING_0:RW+:8:8:=0xc0 PHY_EXTEND_CLK_STOP_0:RW+:0:1:=0x01
//#define               DENALI_PHY_91_DATA 0b00000001000111110000000000001011 // PHY_PAD_VREF_CTRL_DQ_0:RW+:16:13:=0x011f PHY_VREF_SETTING_TIME_0:RW+:0:16:=0x000b
//#define               DENALI_PHY_92_DATA 0b00000000110000001100000000000001 // PHY_RDDATA_EN_IE_DLY_0:RW+:24:2:=0x00 PHY_DQS_IE_TIMING_0:RW+:16:8:=0xc0 PHY_DQ_IE_TIMING_0:RW+:8:8:=0xc0 PHY_PER_CS_TRAINING_EN_0:RW+:0:1:=0x01
//#define               DENALI_PHY_93_DATA 0b00000111000000000000000100000000 // PHY_RDDATA_EN_TSEL_DLY_0:RW+:24:5:=0x07 PHY_LP_DBI_TRAIN_0:RW+:16:1:=0x00 PHY_DBI_MODE_0:RW+:8:1:=0x01 PHY_IE_MODE_0:RW+:0:2:=0x00
//#define               DENALI_PHY_94_DATA 0b00000010000000000000000000001000 // PHY_MASTER_DELAY_LESS_STEP_0:RW+:24:3:=0x02 PHY_MASTER_DELAY_LOCK_MODE_0:RW+:16:3:=0x00 PHY_SW_MASTER_MODE_0:RW+:8:4:=0x00 PHY_RDDATA_EN_OE_DLY_0:RW+:0:5:=0x08
//#define               DENALI_PHY_95_DATA 0b00010000000000000001000000000011 // PHY_MASTER_DELAY_STEP_0:RW+:24:6:=0x10 PHY_MASTER_DELAY_START_0:RW+:8:11:=0x0010 PHY_MASTER_DELAY_THRESHOLD_FACTOR_0:RW+:0:3:=0x03
//#define               DENALI_PHY_96_DATA 0b00000110000001010011111001000010 // PHY_WRLVL_DLY_STEP_0:RW+:24:8:=0x06 PHY_RPTR_UPDATE_0:RW+:16:4:=0x05 PHY_MASTER_DELAY_HALF_MEASURE_0:RW+:8:8:=0x3e PHY_MASTER_DELAY_WAIT_0:RW+:0:8:=0x42
//#define               DENALI_PHY_97_DATA 0b00001111000001100001001100000001 // PHY_GTLVL_RESP_WAIT_CNT_0:RW+:24:5:=0x0f PHY_GTLVL_DLY_STEP_0:RW+:16:4:=0x06 PHY_WRLVL_RESP_WAIT_CNT_0:RW+:8:6:=0x13 PHY_WRLVL_DLY_FINE_STEP_0:RW+:0:4:=0x01
//#define               DENALI_PHY_98_DATA 0b00000000100000000000000010100000 // PHY_GTLVL_FINAL_STEP_0:RW+:16:10:=0x0080 PHY_GTLVL_BACK_STEP_0:RW+:0:10:=0x00a0
//#define               DENALI_PHY_99_DATA 0b00000001000100000000000101000000 // PHY_WDQLVL_QTR_DLY_STEP_0:RW+:24:4:=0x01 PHY_WDQLVL_DLY_STEP_0:RW+:16:8:=0x10 PHY_GTLVL_0_WIDTH_CHK_EN_0:RW+:8:1:=0x01 PHY_GTLVL_0_WIDTH_THRSHLD_0:RW+:0:7:=0x40
//#define              DENALI_PHY_100_DATA 0b00000000000000000000011000000000 // PHY_RDLVL_DLY_STEP_0:RW+:8:4:=0x06 PHY_TOGGLE_PRE_SUPPORT_0:RW+:0:1:=0x00
//#define              DENALI_PHY_101_DATA 0b00000000000000000000000100100011 // PHY_RDLVL_MAX_EDGE_0:RW+:0:9:=0x0123
//#define              DENALI_PHY_102_DATA 0b00000101000000000000000001101000 // PHY_RDLVL_PER_START_OFFSET_0:RW+:24:5:=0x05 PHY_SW_RDLVL_DVW_MIN_EN_0:RW+:16:1:=0x00 PHY_RDLVL_DVW_MIN_0:RW+:0:9:=0x0068
//#define              DENALI_PHY_103_DATA 0b00000000000000000000010000000000 // PHY_DATA_DC_INIT_DISABLE_0:RW+:16:2:=0x00 PHY_WRPATH_GATE_TIMING_0:RW+:8:3:=0x04 PHY_WRPATH_GATE_DISABLE_0:RW+:0:2:=0x00
//#define              DENALI_PHY_104_DATA 0b00000001010000000000000000000000 // PHY_DATA_DC_DQ_INIT_SLV_DELAY_0:RW+:16:10:=0x0140 PHY_DATA_DC_DQS_INIT_SLV_DELAY_0:RW+:0:9:=0x0000
//#define              DENALI_PHY_105_DATA 0b10000000100000000000000100000001 // PHY_DATA_DC_DM_CLK_DIFF_THRSHLD_0:RW+:24:8:=0x80 PHY_DATA_DC_DM_CLK_SE_THRSHLD_0:RW+:16:8:=0x80 PHY_DATA_DC_WDQLVL_ENABLE_0:RW+:8:1:=0x01 PHY_DATA_DC_WRLVL_ENABLE_0:RW+:0:1:=0x01
//#define              DENALI_PHY_106_DATA 0b00000000000010000010000000010000 // PHY_RDDATA_EN_DLY_0:RW+:16:5:=0x08 PHY_MEAS_DLY_STEP_ENABLE_0:RW+:8:6:=0x20 PHY_WDQ_OSC_DELTA_0:RW+:0:7:=0x10
//#define              DENALI_PHY_107_DATA 0b01110110010101000011001000010000 // PHY_DQ_DM_SWIZZLE0_0:RW+:0:32:=0x76543210
//#define              DENALI_PHY_108_DATA 0b00000000000000000000000000001000 // PHY_DQ_DM_SWIZZLE1_0:RW+:0:4:=0x08
//#define              DENALI_PHY_109_DATA 0b00000001110110010000000111011001 // PHY_CLK_WRDQ1_SLAVE_DELAY_0:RW+:16:11:=0x01d9 PHY_CLK_WRDQ0_SLAVE_DELAY_0:RW+:0:11:=0x01d9
//#define              DENALI_PHY_110_DATA 0b00000001110110010000000111011001 // PHY_CLK_WRDQ3_SLAVE_DELAY_0:RW+:16:11:=0x01d9 PHY_CLK_WRDQ2_SLAVE_DELAY_0:RW+:0:11:=0x01d9
//#define              DENALI_PHY_111_DATA 0b00000001110110010000000111011001 // PHY_CLK_WRDQ5_SLAVE_DELAY_0:RW+:16:11:=0x01d9 PHY_CLK_WRDQ4_SLAVE_DELAY_0:RW+:0:11:=0x01d9
//#define              DENALI_PHY_112_DATA 0b00000001110110010000000111011001 // PHY_CLK_WRDQ7_SLAVE_DELAY_0:RW+:16:11:=0x01d9 PHY_CLK_WRDQ6_SLAVE_DELAY_0:RW+:0:11:=0x01d9
//#define              DENALI_PHY_113_DATA 0b00000000000000000000000111011001 // PHY_CLK_WRDQS_SLAVE_DELAY_0:RW+:16:9:=0x0000 PHY_CLK_WRDM_SLAVE_DELAY_0:RW+:0:11:=0x01d9
//#define              DENALI_PHY_114_DATA 0b00000000010000000000000000000000 // PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_0:RW+:16:9:=0x0040 PHY_WRITE_PATH_LAT_ADJ_0:RW+:8:2:=0x00 PHY_WRITE_PATH_LAT_DEC_0:RW+:0:1:=0x00
//#define              DENALI_PHY_115_DATA 0b00000000010000000000000001000000 // PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_0:RW+:16:9:=0x0040 PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_0:RW+:0:9:=0x0040
//#define              DENALI_PHY_116_DATA 0b00000000010000000000000001000000 // PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_0:RW+:16:9:=0x0040 PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_0:RW+:0:9:=0x0040
//#define              DENALI_PHY_117_DATA 0b00000000010000000000000001000000 // PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_0:RW+:16:9:=0x0040 PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_0:RW+:0:9:=0x0040
//#define              DENALI_PHY_118_DATA 0b00000000010000000000000001000000 // PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_0:RW+:16:9:=0x0040 PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_0:RW+:0:9:=0x0040
//#define              DENALI_PHY_119_DATA 0b00000000010000000000000001000000 // PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_0:RW+:16:9:=0x0040 PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_0:RW+:0:9:=0x0040
//#define              DENALI_PHY_120_DATA 0b00000000010000000000000001000000 // PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_0:RW+:16:9:=0x0040 PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_0:RW+:0:9:=0x0040
//#define              DENALI_PHY_121_DATA 0b00000000010000000000000001000000 // PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_0:RW+:16:9:=0x0040 PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_0:RW+:0:9:=0x0040
//#define              DENALI_PHY_122_DATA 0b00000000010000000000000001000000 // PHY_RDDQS_DM_RISE_SLAVE_DELAY_0:RW+:16:9:=0x0040 PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_0:RW+:0:9:=0x0040
//#define              DENALI_PHY_123_DATA 0b00000000100011010000000001000000 // PHY_RDDQS_GATE_SLAVE_DELAY_0:RW+:16:9:=0x008d PHY_RDDQS_DM_FALL_SLAVE_DELAY_0:RW+:0:9:=0x0040
//#define              DENALI_PHY_124_DATA 0b00000000000000000000000000000011 // PHY_WRITE_PATH_LAT_FRAC_0:RW+:16:8:=0x00 PHY_WRITE_PATH_LAT_ADD_0:RW+:8:3:=0x00 PHY_RDDQS_LATENCY_ADJUST_0:RW+:0:5:=0x03
//#define              DENALI_PHY_125_DATA 0b00000011000000000000000000000000 // PHY_GTLVL_LAT_ADJ_START_0:RW+:24:5:=0x03 PHY_WRLVL_EARLY_FORCE_ZERO_0:RW+:16:1:=0x00 PHY_GTLVL_RDDQS_SLV_DLY_START_0:RW+:0:9:=0x0000
//#define              DENALI_PHY_126_DATA 0b00000000000010000000000100000000 // PHY_NTP_PASS_0:RW+:24:1:=0x00 PHY_NTP_WRLAT_START_0:RW+:16:4:=0x08 PHY_WDQLVL_DQDM_SLV_DLY_START_0:RW+:0:10:=0x0100
//#define              DENALI_PHY_128_DATA 0b00100000001000000010000000100000 // PHY_DATA_DC_DQ2_CLK_ADJUST_0:RW+:24:8:=0x20 PHY_DATA_DC_DQ1_CLK_ADJUST_0:RW+:16:8:=0x20 PHY_DATA_DC_DQ0_CLK_ADJUST_0:RW+:8:8:=0x20 PHY_DATA_DC_DQS_CLK_ADJUST_0:RW+:0:8:=0x20
//#define              DENALI_PHY_129_DATA 0b00100000001000000010000000100000 // PHY_DATA_DC_DQ6_CLK_ADJUST_0:RW+:24:8:=0x20 PHY_DATA_DC_DQ5_CLK_ADJUST_0:RW+:16:8:=0x20 PHY_DATA_DC_DQ4_CLK_ADJUST_0:RW+:8:8:=0x20 PHY_DATA_DC_DQ3_CLK_ADJUST_0:RW+:0:8:=0x20
//#define              DENALI_PHY_130_DATA 0b00000000000000000010000000100000 // PHY_DSLICE_PAD_BOOSTPN_SETTING_0:RW+:16:16:=0x0000 PHY_DATA_DC_DM_CLK_ADJUST_0:RW+:8:8:=0x20 PHY_DATA_DC_DQ7_CLK_ADJUST_0:RW+:0:8:=0x20
//#define              DENALI_PHY_256_DATA 0b00000000000000100000001011110000 // PHY_LP4_BOOT_PAD_DSLICE_IO_CFG_1:RW:24:6:=0x00 PHY_LP4_BOOT_RX_PCLK_CLK_SEL_1:RW:16:3:=0x02 PHY_CLK_WR_BYPASS_SLAVE_DELAY_1:RW:0:10:=0x02f0
//#define              DENALI_PHY_257_DATA 0b00000010000000000000000000000000 // PHY_RX_CAL_ALL_DLY_BYPASS_1:RW:24:6:=0x02 PHY_CLK_WRDQS_SLAVE_DELAY_BYPASS_1:RW:8:9:=0x0000 PHY_IO_PAD_DELAY_TIMING_BYPASS_1:RW:0:3:=0x00
//#define              DENALI_PHY_258_DATA 0b00000011000000010000000000000000 // PHY_BYPASS_TWO_CYC_PREAMBLE_1:RW:24:2:=0x03 PHY_RDDQS_GATE_BYPASS_SLAVE_DELAY_1:RW:8:9:=0x0100 PHY_WRITE_PATH_LAT_ADD_BYPASS_1:RW:0:3:=0x00
//#define              DENALI_PHY_261_DATA 0b00000011000000000000000000000000 // PHY_PER_RANK_CS_MAP_1:RW+:24:2:=0x03 PHY_SW_WRDQS_SHIFT_1:RW:16:4:=0x00 PHY_SW_WRDM_SHIFT_1:RW:8:6:=0x00 PHY_SW_WRDQ7_SHIFT_1:RW:0:6:=0x00
//#define              DENALI_PHY_262_DATA 0b00000001000000000000000000000001 // PHY_LP4_BOOT_RDDATA_EN_DLY_1:RW:24:5:=0x01 PHY_LP4_BOOT_RDDATA_EN_IE_DLY_1:RW:16:2:=0x00 PHY_PER_CS_TRAINING_INDEX_1:RW+:8:1:=0x00 PHY_PER_CS_TRAINING_MULTICAST_EN_1:RW_D:0:1:=0x01
//#define              DENALI_PHY_263_DATA 0b00000011000000000000010000000000 // PHY_LP4_BOOT_WRPATH_GATE_DISABLE_1:RW:24:2:=0x03 PHY_LP4_BOOT_RDDQS_LATENCY_ADJUST_1:RW:16:5:=0x00 PHY_LP4_BOOT_RPTR_UPDATE_1:RW:8:4:=0x04 PHY_LP4_BOOT_RDDATA_EN_TSEL_DLY_1:RW:0:5:=0x00
//#define              DENALI_PHY_264_DATA 0b00000000000000000000000000000001 // PHY_CTRL_LPBK_EN_1:RW:16:2:=0x00 PHY_GATE_DELAY_COMP_DISABLE_1:RW:8:1:=0x00 PHY_LP4_BOOT_RDDATA_EN_OE_DLY_1:RW:0:5:=0x01
//#define              DENALI_PHY_265_DATA 0b00000000000000010000000000000000 // PHY_LPBK_DFX_TIMEOUT_EN_1:RW:16:1:=0x01 PHY_LPBK_CONTROL_1:RW:0:9:=0x0000
//#define              DENALI_PHY_268_DATA 0b00000000000000010000000000000000 // PHY_PRBS_PATTERN_START_1:RW_D:16:7:=0x01 PHY_DQ_IDLE_1:RW:0:9:=0x0000
//#define              DENALI_PHY_269_DATA 0b00000111000001000000000000000000 // PHY_RDLVL_BEST_THRSHLD_1:RW:24:3:=0x07 PHY_VREF_INITIAL_STEPSIZE_1:RW:16:6:=0x04 PHY_PRBS_PATTERN_MASK_1:RW:0:9:=0x0000
//#define              DENALI_PHY_270_DATA 0b00000000000000010000000000100000 // PHY_RDLVL_BEST_VREF_LOWER_OBS_1:RD:24:7:=0x00 PHY_RDLVL_VREF_DELTA_1:RW:16:4:=0x01 PHY_RDLVL_VREF_OUTLIER_1:RW:8:3:=0x00 PHY_RDLVL_PER_VREF_THRSHLD_1:RW:0:6:=0x20
//#define              DENALI_PHY_272_DATA 0b00000000000010000000000011000000 // SC_PHY_SNAP_OBS_REGS_1:WR:24:1:=0x00 PHY_GATE_ERROR_DELAY_SELECT_1:RW:16:4:=0x08 PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_1:RW:0:9:=0x00c0
//#define              DENALI_PHY_273_DATA 0b00000000000000110011001101100110 // ON_FLY_GATE_ADJUST_EN_1:RW:16:2:=0x03 PHY_GATE_SMPL2_SLAVE_DELAY_1:RW:8:8:=0x33 PHY_GATE_SMPL1_SLAVE_DELAY_1:RW:0:8:=0x66
//#define              DENALI_PHY_275_DATA 0b00000000000000010000011000000001 // PHY_DFI40_POLARITY_1:RW:16:1:=0x01 PHY_MEM_CLASS_1:RW:8:3:=0x06 PHY_LPDDR_1:RW:0:1:=0x01
//#define              DENALI_PHY_276_DATA 0b00000000000000001010101010101010 // PHY_RDLVL_PATT8_1:RW:0:32:=0x0000AAAA
//#define              DENALI_PHY_277_DATA 0b00000000000000000101010101010101 // PHY_RDLVL_PATT9_1:RW:0:32:=0x00005555
//#define              DENALI_PHY_278_DATA 0b00000000000000001011010110110101 // PHY_RDLVL_PATT10_1:RW:0:32:=0x0000B5B5
//#define              DENALI_PHY_279_DATA 0b00000000000000000100101001001010 // PHY_RDLVL_PATT11_1:RW:0:32:=0x00004A4A
//#define              DENALI_PHY_280_DATA 0b00000000000000000101011001010110 // PHY_RDLVL_PATT12_1:RW:0:32:=0x00005656
//#define              DENALI_PHY_281_DATA 0b00000000000000001010100110101001 // PHY_RDLVL_PATT13_1:RW:0:32:=0x0000A9A9
//#define              DENALI_PHY_282_DATA 0b00000000000000001010100110101001 // PHY_RDLVL_PATT14_1:RW:0:32:=0x0000A9A9
//#define              DENALI_PHY_283_DATA 0b00000000000000001011010110110101 // PHY_RDLVL_PATT15_1:RW:0:32:=0x0000B5B5
//#define              DENALI_PHY_287_DATA 0b00000000000010000000100000010101 // PHY_DQ_MASK_1:RW:24:8:=0x00 PHY_WRLVL_UPDT_WAIT_CNT_1:RW:16:4:=0x08 PHY_WRLVL_CAPTURE_CNT_1:RW:8:6:=0x08 PHY_WRLVL_PER_START_1:RW:0:7:=0x15
//#define              DENALI_PHY_288_DATA 0b00001000000001000000000000000000 // PHY_RDLVL_CAPTURE_CNT_1:RW:24:6:=0x08 PHY_GTLVL_UPDT_WAIT_CNT_1:RW:16:4:=0x04 PHY_GTLVL_CAPTURE_CNT_1:RW:8:6:=0x00 PHY_GTLVL_PER_START_1:RW:0:8:=0x00
//#define              DENALI_PHY_289_DATA 0b00000000000000000000000000000100 // PHY_RDLVL_PERIODIC_OBS_SELECT_1:RW:24:8:=0x00 PHY_RDLVL_RDDQS_DQ_OBS_SELECT_1:RW:16:5:=0x00 PHY_RDLVL_OP_MODE_1:RW:8:2:=0x00 PHY_RDLVL_UPDT_WAIT_CNT_1:RW:0:4:=0x04
//#define              DENALI_PHY_290_DATA 0b00000000000100000010000000000000 // PHY_WDQLVL_BURST_CNT_1:RW:16:6:=0x10 PHY_WDQLVL_CLK_JITTER_TOLERANCE_1:RW:8:8:=0x20 PHY_RDLVL_DATA_MASK_1:RW:0:8:=0x00
//#define              DENALI_PHY_291_DATA 0b00000000000011000000000000010000 // PHY_WDQLVL_DQDM_OBS_SELECT_1:RW:24:4:=0x00 PHY_WDQLVL_UPDT_WAIT_CNT_1:RW:16:4:=0x0c PHY_WDQLVL_DQDM_SLV_DLY_JUMP_OFFSET_1:RW:0:10:=0x0010
//#define              DENALI_PHY_292_DATA 0b00000000001000000000011100000000 // SC_PHY_WDQLVL_CLR_PREV_RESULTS_1:WR:24:1:=0x00 PHY_WDQLVL_PER_VREF_THRSHLD_1:RW:16:6:=0x20 PHY_WDQLVL_BEST_THRSHLD_1:RW:8:3:=0x07 PHY_WDQLVL_PERIODIC_OBS_SELECT_1:RW:0:8:=0x00
//#define              DENALI_PHY_293_DATA 0b00000000000000000000000100000000 // PHY_BYTE_MODE_1:RW:24:1:=0x00 PHY_CALVL_VREF_DRIVING_SLICE_1:RW:16:1:=0x00 PHY_WDQLVL_DATADM_MASK_1:RW:0:9:=0x0100
//#define              DENALI_PHY_306_DATA 0b00000000000000000000000000010000 // PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_1:RD:16:9:=0x0000 PHY_RDLVL_CLK_JITTER_TOLERANCE_1:RW:0:9:=0x0010
//#define              DENALI_PHY_317_DATA 0b00000000000000000000000000000100 // PHY_RX_CAL_DQ0_1:RW_D+:16:9:=0x0000 PHY_LP4_WDQS_OE_EXTEND_1:RW:8:1:=0x00 PHY_DDL_TRACK_UPD_THRESHOLD_1:RW:0:8:=0x04
//#define              DENALI_PHY_324_DATA 0b00001000000111110000011111111111 // PHY_DATA_DC_CAL_SAMPLE_WAIT_1:RW:24:8:=0x08 PHY_STATIC_TOG_DISABLE_1:RW:16:5:=0x1f PHY_PAD_RX_BIAS_EN_1:RW:0:11:=0x07ff
//#define              DENALI_PHY_325_DATA 0b00010000001000000000000010000000 // PHY_DATA_DC_ADJUST_SAMPLE_CNT_1:RW:24:8:=0x10 PHY_DATA_DC_ADJUST_START_1:RW:16:6:=0x20 PHY_DATA_DC_WEIGHT_1:RW:8:2:=0x00 PHY_DATA_DC_CAL_TIMEOUT_1:RW:0:8:=0x80
//#define              DENALI_PHY_326_DATA 0b00000000000000000000000000001000 // PHY_DATA_DC_CAL_START_1:RW+:24:1:=0x00 PHY_DATA_DC_CAL_POLARITY_1:RW:16:1:=0x00 PHY_DATA_DC_ADJUST_DIRECT_1:RW:8:1:=0x00 PHY_DATA_DC_ADJUST_THRSHLD_1:RW:0:8:=0x08
//#define              DENALI_PHY_327_DATA 0b00000000000000000000010000000001 // PHY_RDPATH_GATE_DISABLE_1:RW_D:24:1:=0x00 PHY_SLV_DLY_CTRL_GATE_DISABLE_1:RW_D:16:1:=0x00 PHY_FDBK_PWR_CTRL_1:RW:8:3:=0x04 PHY_DATA_DC_SW_RANK_1:RW+:0:2:=0x01
//#define              DENALI_PHY_329_DATA 0b00000001010001000000100000000001 // PHY_DQS_TSEL_ENABLE_1:RW+:24:3:=0x01 PHY_DQ_TSEL_SELECT_1:RW+:8:16:=0x4408 PHY_DQ_TSEL_ENABLE_1:RW+:0:3:=0x01
//#define              DENALI_PHY_330_DATA 0b00000000000000110100010000001000 // PHY_PST_AMBLE_1:RW+:24:4:=0x00 PHY_TWO_CYC_PREAMBLE_1:RW+:16:2:=0x03 PHY_DQS_TSEL_SELECT_1:RW+:0:16:=0x4408
//#define              DENALI_PHY_331_DATA 0b00000000000000010010010100100000 // PHY_RDLVL_FINAL_VREF_OFFSET_1:RW+:24:4:=0x00 PHY_VREF_TRAINING_CTRL_1:RW+:16:2:=0x01 PHY_VREF_INITIAL_STOP_POINT_1:RW+:8:7:=0x25 PHY_VREF_INITIAL_START_POINT_1:RW+:0:7:=0x20
//#define              DENALI_PHY_332_DATA 0b00000000000000010000000000010000 // PHY_NTP_WDQ_START_1:RW+:8:10:=0x0100 PHY_NTP_WDQ_STEP_SIZE_1:RW+:0:8:=0x10
//#define              DENALI_PHY_333_DATA 0b00000000000000010000001111111111 // PHY_NTP_WDQ_BIT_EN_1:RW+:16:8:=0x01 PHY_NTP_WDQ_STOP_1:RW+:0:10:=0x03ff
//#define              DENALI_PHY_334_DATA 0b00000001000000000000000001101110 // PHY_WDQLVL_PER_START_OFFSET_1:RW+:24:5:=0x01 PHY_SW_WDQLVL_DVW_MIN_EN_1:RW+:16:1:=0x00 PHY_WDQLVL_DVW_MIN_1:RW+:0:9:=0x006e
//#define              DENALI_PHY_335_DATA 0b00000000000000000000000000000011 // PHY_PAD_RX_DCD_1_1:RW+:24:5:=0x00 PHY_PAD_RX_DCD_0_1:RW+:16:5:=0x00 PHY_PAD_TX_DCD_1:RW+:8:5:=0x00 PHY_FAST_LVL_EN_1:RW+:0:4:=0x03
//#define              DENALI_PHY_343_DATA 0b00000010000000100000001000000000 // PHY_DATA_DC_CAL_CLK_SEL_1:RW+:24:3:=0x02 PHY_RX_PCLK_CLK_SEL_1:RW+:16:3:=0x02 PHY_RX_CAL_ALL_DLY_1:RW+:8:6:=0x02 PHY_GT_RDDQLVL_EN_1:RW+:0:1:=0x00
//#define              DENALI_PHY_344_DATA 0b01100001011000011001000001000001 // PHY_DQS_OE_TIMING_1:RW+:24:8:=0x61 PHY_DQ_TSEL_WR_TIMING_1:RW+:16:8:=0x61 PHY_DQ_TSEL_RD_TIMING_1:RW+:8:8:=0x90 PHY_DQ_OE_TIMING_1:RW+:0:8:=0x41
//#define              DENALI_PHY_345_DATA 0b00000101001100010111000000000000 // PHY_DQ_IO_UPDATE_TIMING_1:RW+:24:4:=0x05 PHY_DQS_IO_UPDATE_TIMING_1:RW+:16:7:=0x31 PHY_DQS_TSEL_RD_TIMING_1:RW+:8:8:=0x70 PHY_IO_PAD_DELAY_TIMING_1:RW+:0:3:=0x00
//#define              DENALI_PHY_346_DATA 0b00000000010000011100000000000001 // PHY_DQS_TSEL_WR_TIMING_1:RW+:16:8:=0x41 PHY_DQS_OE_RD_TIMING_1:RW+:8:8:=0xc0 PHY_EXTEND_CLK_STOP_1:RW+:0:1:=0x01
//#define              DENALI_PHY_347_DATA 0b00000001000111110000000000001011 // PHY_PAD_VREF_CTRL_DQ_1:RW+:16:13:=0x011f PHY_VREF_SETTING_TIME_1:RW+:0:16:=0x000b
//#define              DENALI_PHY_348_DATA 0b00000000110000001100000000000001 // PHY_RDDATA_EN_IE_DLY_1:RW+:24:2:=0x00 PHY_DQS_IE_TIMING_1:RW+:16:8:=0xc0 PHY_DQ_IE_TIMING_1:RW+:8:8:=0xc0 PHY_PER_CS_TRAINING_EN_1:RW+:0:1:=0x01
//#define              DENALI_PHY_349_DATA 0b00000111000000000000000100000000 // PHY_RDDATA_EN_TSEL_DLY_1:RW+:24:5:=0x07 PHY_LP_DBI_TRAIN_1:RW+:16:1:=0x00 PHY_DBI_MODE_1:RW+:8:1:=0x01 PHY_IE_MODE_1:RW+:0:2:=0x00
//#define              DENALI_PHY_350_DATA 0b00000010000000000000000000001000 // PHY_MASTER_DELAY_LESS_STEP_1:RW+:24:3:=0x02 PHY_MASTER_DELAY_LOCK_MODE_1:RW+:16:3:=0x00 PHY_SW_MASTER_MODE_1:RW+:8:4:=0x00 PHY_RDDATA_EN_OE_DLY_1:RW+:0:5:=0x08
//#define              DENALI_PHY_351_DATA 0b00010000000000000001000000000011 // PHY_MASTER_DELAY_STEP_1:RW+:24:6:=0x10 PHY_MASTER_DELAY_START_1:RW+:8:11:=0x0010 PHY_MASTER_DELAY_THRESHOLD_FACTOR_1:RW+:0:3:=0x03
//#define              DENALI_PHY_352_DATA 0b00000110000001010011111001000010 // PHY_WRLVL_DLY_STEP_1:RW+:24:8:=0x06 PHY_RPTR_UPDATE_1:RW+:16:4:=0x05 PHY_MASTER_DELAY_HALF_MEASURE_1:RW+:8:8:=0x3e PHY_MASTER_DELAY_WAIT_1:RW+:0:8:=0x42
//#define              DENALI_PHY_353_DATA 0b00001111000001100001001100000001 // PHY_GTLVL_RESP_WAIT_CNT_1:RW+:24:5:=0x0f PHY_GTLVL_DLY_STEP_1:RW+:16:4:=0x06 PHY_WRLVL_RESP_WAIT_CNT_1:RW+:8:6:=0x13 PHY_WRLVL_DLY_FINE_STEP_1:RW+:0:4:=0x01
//#define              DENALI_PHY_354_DATA 0b00000000100000000000000010100000 // PHY_GTLVL_FINAL_STEP_1:RW+:16:10:=0x0080 PHY_GTLVL_BACK_STEP_1:RW+:0:10:=0x00a0
//#define              DENALI_PHY_355_DATA 0b00000001000100000000000101000000 // PHY_WDQLVL_QTR_DLY_STEP_1:RW+:24:4:=0x01 PHY_WDQLVL_DLY_STEP_1:RW+:16:8:=0x10 PHY_GTLVL_0_WIDTH_CHK_EN_1:RW+:8:1:=0x01 PHY_GTLVL_0_WIDTH_THRSHLD_1:RW+:0:7:=0x40
//#define              DENALI_PHY_356_DATA 0b00000000000000000000011000000000 // PHY_RDLVL_DLY_STEP_1:RW+:8:4:=0x06 PHY_TOGGLE_PRE_SUPPORT_1:RW+:0:1:=0x00
//#define              DENALI_PHY_357_DATA 0b00000000000000000000000100100011 // PHY_RDLVL_MAX_EDGE_1:RW+:0:9:=0x0123
//#define              DENALI_PHY_358_DATA 0b00000101000000000000000001101000 // PHY_RDLVL_PER_START_OFFSET_1:RW+:24:5:=0x05 PHY_SW_RDLVL_DVW_MIN_EN_1:RW+:16:1:=0x00 PHY_RDLVL_DVW_MIN_1:RW+:0:9:=0x0068
//#define              DENALI_PHY_359_DATA 0b00000000000000000000010000000000 // PHY_DATA_DC_INIT_DISABLE_1:RW+:16:2:=0x00 PHY_WRPATH_GATE_TIMING_1:RW+:8:3:=0x04 PHY_WRPATH_GATE_DISABLE_1:RW+:0:2:=0x00
//#define              DENALI_PHY_360_DATA 0b00000001010000000000000000000000 // PHY_DATA_DC_DQ_INIT_SLV_DELAY_1:RW+:16:10:=0x0140 PHY_DATA_DC_DQS_INIT_SLV_DELAY_1:RW+:0:9:=0x0000
//#define              DENALI_PHY_361_DATA 0b10000000100000000000000100000001 // PHY_DATA_DC_DM_CLK_DIFF_THRSHLD_1:RW+:24:8:=0x80 PHY_DATA_DC_DM_CLK_SE_THRSHLD_1:RW+:16:8:=0x80 PHY_DATA_DC_WDQLVL_ENABLE_1:RW+:8:1:=0x01 PHY_DATA_DC_WRLVL_ENABLE_1:RW+:0:1:=0x01
//#define              DENALI_PHY_362_DATA 0b00000000000010000010000000010000 // PHY_RDDATA_EN_DLY_1:RW+:16:5:=0x08 PHY_MEAS_DLY_STEP_ENABLE_1:RW+:8:6:=0x20 PHY_WDQ_OSC_DELTA_1:RW+:0:7:=0x10
//#define              DENALI_PHY_363_DATA 0b01110110010101000011001000010000 // PHY_DQ_DM_SWIZZLE0_1:RW+:0:32:=0x76543210
//#define              DENALI_PHY_364_DATA 0b00000000000000000000000000001000 // PHY_DQ_DM_SWIZZLE1_1:RW+:0:4:=0x08
//#define              DENALI_PHY_365_DATA 0b00000001110110010000000111011001 // PHY_CLK_WRDQ1_SLAVE_DELAY_1:RW+:16:11:=0x01d9 PHY_CLK_WRDQ0_SLAVE_DELAY_1:RW+:0:11:=0x01d9
//#define              DENALI_PHY_366_DATA 0b00000001110110010000000111011001 // PHY_CLK_WRDQ3_SLAVE_DELAY_1:RW+:16:11:=0x01d9 PHY_CLK_WRDQ2_SLAVE_DELAY_1:RW+:0:11:=0x01d9
//#define              DENALI_PHY_367_DATA 0b00000001110110010000000111011001 // PHY_CLK_WRDQ5_SLAVE_DELAY_1:RW+:16:11:=0x01d9 PHY_CLK_WRDQ4_SLAVE_DELAY_1:RW+:0:11:=0x01d9
//#define              DENALI_PHY_368_DATA 0b00000001110110010000000111011001 // PHY_CLK_WRDQ7_SLAVE_DELAY_1:RW+:16:11:=0x01d9 PHY_CLK_WRDQ6_SLAVE_DELAY_1:RW+:0:11:=0x01d9
//#define              DENALI_PHY_369_DATA 0b00000000000000000000000111011001 // PHY_CLK_WRDQS_SLAVE_DELAY_1:RW+:16:9:=0x0000 PHY_CLK_WRDM_SLAVE_DELAY_1:RW+:0:11:=0x01d9
//#define              DENALI_PHY_370_DATA 0b00000000010000000000000000000000 // PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_1:RW+:16:9:=0x0040 PHY_WRITE_PATH_LAT_ADJ_1:RW+:8:2:=0x00 PHY_WRITE_PATH_LAT_DEC_1:RW+:0:1:=0x00
//#define              DENALI_PHY_371_DATA 0b00000000010000000000000001000000 // PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_1:RW+:16:9:=0x0040 PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_1:RW+:0:9:=0x0040
//#define              DENALI_PHY_372_DATA 0b00000000010000000000000001000000 // PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_1:RW+:16:9:=0x0040 PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_1:RW+:0:9:=0x0040
//#define              DENALI_PHY_373_DATA 0b00000000010000000000000001000000 // PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_1:RW+:16:9:=0x0040 PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_1:RW+:0:9:=0x0040
//#define              DENALI_PHY_374_DATA 0b00000000010000000000000001000000 // PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_1:RW+:16:9:=0x0040 PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_1:RW+:0:9:=0x0040
//#define              DENALI_PHY_375_DATA 0b00000000010000000000000001000000 // PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_1:RW+:16:9:=0x0040 PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_1:RW+:0:9:=0x0040
//#define              DENALI_PHY_376_DATA 0b00000000010000000000000001000000 // PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_1:RW+:16:9:=0x0040 PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_1:RW+:0:9:=0x0040
//#define              DENALI_PHY_377_DATA 0b00000000010000000000000001000000 // PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_1:RW+:16:9:=0x0040 PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_1:RW+:0:9:=0x0040
//#define              DENALI_PHY_378_DATA 0b00000000010000000000000001000000 // PHY_RDDQS_DM_RISE_SLAVE_DELAY_1:RW+:16:9:=0x0040 PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_1:RW+:0:9:=0x0040
//#define              DENALI_PHY_379_DATA 0b00000000100011010000000001000000 // PHY_RDDQS_GATE_SLAVE_DELAY_1:RW+:16:9:=0x008d PHY_RDDQS_DM_FALL_SLAVE_DELAY_1:RW+:0:9:=0x0040
//#define              DENALI_PHY_380_DATA 0b00000000000000000000000000000011 // PHY_WRITE_PATH_LAT_FRAC_1:RW+:16:8:=0x00 PHY_WRITE_PATH_LAT_ADD_1:RW+:8:3:=0x00 PHY_RDDQS_LATENCY_ADJUST_1:RW+:0:5:=0x03
//#define              DENALI_PHY_381_DATA 0b00000011000000000000000000000000 // PHY_GTLVL_LAT_ADJ_START_1:RW+:24:5:=0x03 PHY_WRLVL_EARLY_FORCE_ZERO_1:RW+:16:1:=0x00 PHY_GTLVL_RDDQS_SLV_DLY_START_1:RW+:0:9:=0x0000
//#define              DENALI_PHY_382_DATA 0b00000000000010000000000100000000 // PHY_NTP_PASS_1:RW+:24:1:=0x00 PHY_NTP_WRLAT_START_1:RW+:16:4:=0x08 PHY_WDQLVL_DQDM_SLV_DLY_START_1:RW+:0:10:=0x0100
//#define              DENALI_PHY_384_DATA 0b00100000001000000010000000100000 // PHY_DATA_DC_DQ2_CLK_ADJUST_1:RW+:24:8:=0x20 PHY_DATA_DC_DQ1_CLK_ADJUST_1:RW+:16:8:=0x20 PHY_DATA_DC_DQ0_CLK_ADJUST_1:RW+:8:8:=0x20 PHY_DATA_DC_DQS_CLK_ADJUST_1:RW+:0:8:=0x20
//#define              DENALI_PHY_385_DATA 0b00100000001000000010000000100000 // PHY_DATA_DC_DQ6_CLK_ADJUST_1:RW+:24:8:=0x20 PHY_DATA_DC_DQ5_CLK_ADJUST_1:RW+:16:8:=0x20 PHY_DATA_DC_DQ4_CLK_ADJUST_1:RW+:8:8:=0x20 PHY_DATA_DC_DQ3_CLK_ADJUST_1:RW+:0:8:=0x20
//#define              DENALI_PHY_386_DATA 0b00000000000000000010000000100000 // PHY_DSLICE_PAD_BOOSTPN_SETTING_1:RW+:16:16:=0x0000 PHY_DATA_DC_DM_CLK_ADJUST_1:RW+:8:8:=0x20 PHY_DATA_DC_DQ7_CLK_ADJUST_1:RW+:0:8:=0x20
//#define              DENALI_PHY_512_DATA 0b00000000000000100000001011110000 // PHY_LP4_BOOT_PAD_DSLICE_IO_CFG_2:RW:24:6:=0x00 PHY_LP4_BOOT_RX_PCLK_CLK_SEL_2:RW:16:3:=0x02 PHY_CLK_WR_BYPASS_SLAVE_DELAY_2:RW:0:10:=0x02f0
//#define              DENALI_PHY_513_DATA 0b00000010000000000000000000000000 // PHY_RX_CAL_ALL_DLY_BYPASS_2:RW:24:6:=0x02 PHY_CLK_WRDQS_SLAVE_DELAY_BYPASS_2:RW:8:9:=0x0000 PHY_IO_PAD_DELAY_TIMING_BYPASS_2:RW:0:3:=0x00
//#define              DENALI_PHY_514_DATA 0b00000011000000010000000000000000 // PHY_BYPASS_TWO_CYC_PREAMBLE_2:RW:24:2:=0x03 PHY_RDDQS_GATE_BYPASS_SLAVE_DELAY_2:RW:8:9:=0x0100 PHY_WRITE_PATH_LAT_ADD_BYPASS_2:RW:0:3:=0x00
//#define              DENALI_PHY_517_DATA 0b00000011000000000000000000000000 // PHY_PER_RANK_CS_MAP_2:RW+:24:2:=0x03 PHY_SW_WRDQS_SHIFT_2:RW:16:4:=0x00 PHY_SW_WRDM_SHIFT_2:RW:8:6:=0x00 PHY_SW_WRDQ7_SHIFT_2:RW:0:6:=0x00
//#define              DENALI_PHY_518_DATA 0b00000001000000000000000000000001 // PHY_LP4_BOOT_RDDATA_EN_DLY_2:RW:24:5:=0x01 PHY_LP4_BOOT_RDDATA_EN_IE_DLY_2:RW:16:2:=0x00 PHY_PER_CS_TRAINING_INDEX_2:RW+:8:1:=0x00 PHY_PER_CS_TRAINING_MULTICAST_EN_2:RW_D:0:1:=0x01
//#define              DENALI_PHY_519_DATA 0b00000011000000000000010000000000 // PHY_LP4_BOOT_WRPATH_GATE_DISABLE_2:RW:24:2:=0x03 PHY_LP4_BOOT_RDDQS_LATENCY_ADJUST_2:RW:16:5:=0x00 PHY_LP4_BOOT_RPTR_UPDATE_2:RW:8:4:=0x04 PHY_LP4_BOOT_RDDATA_EN_TSEL_DLY_2:RW:0:5:=0x00
//#define              DENALI_PHY_520_DATA 0b00000000000000000000000000000001 // PHY_CTRL_LPBK_EN_2:RW:16:2:=0x00 PHY_GATE_DELAY_COMP_DISABLE_2:RW:8:1:=0x00 PHY_LP4_BOOT_RDDATA_EN_OE_DLY_2:RW:0:5:=0x01
//#define              DENALI_PHY_521_DATA 0b00000000000000010000000000000000 // PHY_LPBK_DFX_TIMEOUT_EN_2:RW:16:1:=0x01 PHY_LPBK_CONTROL_2:RW:0:9:=0x0000
//#define              DENALI_PHY_524_DATA 0b00000000000000010000000000000000 // PHY_PRBS_PATTERN_START_2:RW_D:16:7:=0x01 PHY_DQ_IDLE_2:RW:0:9:=0x0000
//#define              DENALI_PHY_525_DATA 0b00000111000001000000000000000000 // PHY_RDLVL_BEST_THRSHLD_2:RW:24:3:=0x07 PHY_VREF_INITIAL_STEPSIZE_2:RW:16:6:=0x04 PHY_PRBS_PATTERN_MASK_2:RW:0:9:=0x0000
//#define              DENALI_PHY_526_DATA 0b00000000000000010000000000100000 // PHY_RDLVL_BEST_VREF_LOWER_OBS_2:RD:24:7:=0x00 PHY_RDLVL_VREF_DELTA_2:RW:16:4:=0x01 PHY_RDLVL_VREF_OUTLIER_2:RW:8:3:=0x00 PHY_RDLVL_PER_VREF_THRSHLD_2:RW:0:6:=0x20
//#define              DENALI_PHY_528_DATA 0b00000000000010000000000011000000 // SC_PHY_SNAP_OBS_REGS_2:WR:24:1:=0x00 PHY_GATE_ERROR_DELAY_SELECT_2:RW:16:4:=0x08 PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_2:RW:0:9:=0x00c0
//#define              DENALI_PHY_529_DATA 0b00000000000000110011001101100110 // ON_FLY_GATE_ADJUST_EN_2:RW:16:2:=0x03 PHY_GATE_SMPL2_SLAVE_DELAY_2:RW:8:8:=0x33 PHY_GATE_SMPL1_SLAVE_DELAY_2:RW:0:8:=0x66
//#define              DENALI_PHY_531_DATA 0b00000000000000010000011000000001 // PHY_DFI40_POLARITY_2:RW:16:1:=0x01 PHY_MEM_CLASS_2:RW:8:3:=0x06 PHY_LPDDR_2:RW:0:1:=0x01
//#define              DENALI_PHY_532_DATA 0b00000000000000001010101010101010 // PHY_RDLVL_PATT8_2:RW:0:32:=0x0000AAAA
//#define              DENALI_PHY_533_DATA 0b00000000000000000101010101010101 // PHY_RDLVL_PATT9_2:RW:0:32:=0x00005555
//#define              DENALI_PHY_534_DATA 0b00000000000000001011010110110101 // PHY_RDLVL_PATT10_2:RW:0:32:=0x0000B5B5
//#define              DENALI_PHY_535_DATA 0b00000000000000000100101001001010 // PHY_RDLVL_PATT11_2:RW:0:32:=0x00004A4A
//#define              DENALI_PHY_536_DATA 0b00000000000000000101011001010110 // PHY_RDLVL_PATT12_2:RW:0:32:=0x00005656
//#define              DENALI_PHY_537_DATA 0b00000000000000001010100110101001 // PHY_RDLVL_PATT13_2:RW:0:32:=0x0000A9A9
//#define              DENALI_PHY_538_DATA 0b00000000000000001010100110101001 // PHY_RDLVL_PATT14_2:RW:0:32:=0x0000A9A9
//#define              DENALI_PHY_539_DATA 0b00000000000000001011010110110101 // PHY_RDLVL_PATT15_2:RW:0:32:=0x0000B5B5
//#define              DENALI_PHY_543_DATA 0b00000000000010000000100000010101 // PHY_DQ_MASK_2:RW:24:8:=0x00 PHY_WRLVL_UPDT_WAIT_CNT_2:RW:16:4:=0x08 PHY_WRLVL_CAPTURE_CNT_2:RW:8:6:=0x08 PHY_WRLVL_PER_START_2:RW:0:7:=0x15
//#define              DENALI_PHY_544_DATA 0b00001000000001000000000000000000 // PHY_RDLVL_CAPTURE_CNT_2:RW:24:6:=0x08 PHY_GTLVL_UPDT_WAIT_CNT_2:RW:16:4:=0x04 PHY_GTLVL_CAPTURE_CNT_2:RW:8:6:=0x00 PHY_GTLVL_PER_START_2:RW:0:8:=0x00
//#define              DENALI_PHY_545_DATA 0b00000000000000000000000000000100 // PHY_RDLVL_PERIODIC_OBS_SELECT_2:RW:24:8:=0x00 PHY_RDLVL_RDDQS_DQ_OBS_SELECT_2:RW:16:5:=0x00 PHY_RDLVL_OP_MODE_2:RW:8:2:=0x00 PHY_RDLVL_UPDT_WAIT_CNT_2:RW:0:4:=0x04
//#define              DENALI_PHY_546_DATA 0b00000000000100000010000000000000 // PHY_WDQLVL_BURST_CNT_2:RW:16:6:=0x10 PHY_WDQLVL_CLK_JITTER_TOLERANCE_2:RW:8:8:=0x20 PHY_RDLVL_DATA_MASK_2:RW:0:8:=0x00
//#define              DENALI_PHY_547_DATA 0b00000000000011000000000000010000 // PHY_WDQLVL_DQDM_OBS_SELECT_2:RW:24:4:=0x00 PHY_WDQLVL_UPDT_WAIT_CNT_2:RW:16:4:=0x0c PHY_WDQLVL_DQDM_SLV_DLY_JUMP_OFFSET_2:RW:0:10:=0x0010
//#define              DENALI_PHY_548_DATA 0b00000000001000000000011100000000 // SC_PHY_WDQLVL_CLR_PREV_RESULTS_2:WR:24:1:=0x00 PHY_WDQLVL_PER_VREF_THRSHLD_2:RW:16:6:=0x20 PHY_WDQLVL_BEST_THRSHLD_2:RW:8:3:=0x07 PHY_WDQLVL_PERIODIC_OBS_SELECT_2:RW:0:8:=0x00
//#define              DENALI_PHY_549_DATA 0b00000000000000010000000100000000 // PHY_BYTE_MODE_2:RW:24:1:=0x00 PHY_CALVL_VREF_DRIVING_SLICE_2:RW:16:1:=0x01 PHY_WDQLVL_DATADM_MASK_2:RW:0:9:=0x0100
//#define              DENALI_PHY_562_DATA 0b00000000000000000000000000010000 // PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_2:RD:16:9:=0x0000 PHY_RDLVL_CLK_JITTER_TOLERANCE_2:RW:0:9:=0x0010
//#define              DENALI_PHY_573_DATA 0b00000000000000000000000000000100 // PHY_RX_CAL_DQ0_2:RW_D+:16:9:=0x0000 PHY_LP4_WDQS_OE_EXTEND_2:RW:8:1:=0x00 PHY_DDL_TRACK_UPD_THRESHOLD_2:RW:0:8:=0x04
//#define              DENALI_PHY_580_DATA 0b00001000000111110000011111111111 // PHY_DATA_DC_CAL_SAMPLE_WAIT_2:RW:24:8:=0x08 PHY_STATIC_TOG_DISABLE_2:RW:16:5:=0x1f PHY_PAD_RX_BIAS_EN_2:RW:0:11:=0x07ff
//#define              DENALI_PHY_581_DATA 0b00010000001000000000000010000000 // PHY_DATA_DC_ADJUST_SAMPLE_CNT_2:RW:24:8:=0x10 PHY_DATA_DC_ADJUST_START_2:RW:16:6:=0x20 PHY_DATA_DC_WEIGHT_2:RW:8:2:=0x00 PHY_DATA_DC_CAL_TIMEOUT_2:RW:0:8:=0x80
//#define              DENALI_PHY_582_DATA 0b00000000000000000000000000001000 // PHY_DATA_DC_CAL_START_2:RW+:24:1:=0x00 PHY_DATA_DC_CAL_POLARITY_2:RW:16:1:=0x00 PHY_DATA_DC_ADJUST_DIRECT_2:RW:8:1:=0x00 PHY_DATA_DC_ADJUST_THRSHLD_2:RW:0:8:=0x08
//#define              DENALI_PHY_583_DATA 0b00000000000000000000010000000001 // PHY_RDPATH_GATE_DISABLE_2:RW_D:24:1:=0x00 PHY_SLV_DLY_CTRL_GATE_DISABLE_2:RW_D:16:1:=0x00 PHY_FDBK_PWR_CTRL_2:RW:8:3:=0x04 PHY_DATA_DC_SW_RANK_2:RW+:0:2:=0x01
//#define              DENALI_PHY_585_DATA 0b00000001010001000000100000000001 // PHY_DQS_TSEL_ENABLE_2:RW+:24:3:=0x01 PHY_DQ_TSEL_SELECT_2:RW+:8:16:=0x4408 PHY_DQ_TSEL_ENABLE_2:RW+:0:3:=0x01
//#define              DENALI_PHY_586_DATA 0b00000000000000110100010000001000 // PHY_PST_AMBLE_2:RW+:24:4:=0x00 PHY_TWO_CYC_PREAMBLE_2:RW+:16:2:=0x03 PHY_DQS_TSEL_SELECT_2:RW+:0:16:=0x4408
//#define              DENALI_PHY_587_DATA 0b00000000000000010010010100100000 // PHY_RDLVL_FINAL_VREF_OFFSET_2:RW+:24:4:=0x00 PHY_VREF_TRAINING_CTRL_2:RW+:16:2:=0x01 PHY_VREF_INITIAL_STOP_POINT_2:RW+:8:7:=0x25 PHY_VREF_INITIAL_START_POINT_2:RW+:0:7:=0x20
//#define              DENALI_PHY_588_DATA 0b00000000000000010000000000010000 // PHY_NTP_WDQ_START_2:RW+:8:10:=0x0100 PHY_NTP_WDQ_STEP_SIZE_2:RW+:0:8:=0x10
//#define              DENALI_PHY_589_DATA 0b00000000000000010000001111111111 // PHY_NTP_WDQ_BIT_EN_2:RW+:16:8:=0x01 PHY_NTP_WDQ_STOP_2:RW+:0:10:=0x03ff
//#define              DENALI_PHY_590_DATA 0b00000001000000000000000001101110 // PHY_WDQLVL_PER_START_OFFSET_2:RW+:24:5:=0x01 PHY_SW_WDQLVL_DVW_MIN_EN_2:RW+:16:1:=0x00 PHY_WDQLVL_DVW_MIN_2:RW+:0:9:=0x006e
//#define              DENALI_PHY_591_DATA 0b00000000000000000000000000000011 // PHY_PAD_RX_DCD_1_2:RW+:24:5:=0x00 PHY_PAD_RX_DCD_0_2:RW+:16:5:=0x00 PHY_PAD_TX_DCD_2:RW+:8:5:=0x00 PHY_FAST_LVL_EN_2:RW+:0:4:=0x03
//#define              DENALI_PHY_599_DATA 0b00000010000000100000001000000000 // PHY_DATA_DC_CAL_CLK_SEL_2:RW+:24:3:=0x02 PHY_RX_PCLK_CLK_SEL_2:RW+:16:3:=0x02 PHY_RX_CAL_ALL_DLY_2:RW+:8:6:=0x02 PHY_GT_RDDQLVL_EN_2:RW+:0:1:=0x00
//#define              DENALI_PHY_600_DATA 0b01100001011000011001000001000001 // PHY_DQS_OE_TIMING_2:RW+:24:8:=0x61 PHY_DQ_TSEL_WR_TIMING_2:RW+:16:8:=0x61 PHY_DQ_TSEL_RD_TIMING_2:RW+:8:8:=0x90 PHY_DQ_OE_TIMING_2:RW+:0:8:=0x41
//#define              DENALI_PHY_601_DATA 0b00000101001100010111000000000000 // PHY_DQ_IO_UPDATE_TIMING_2:RW+:24:4:=0x05 PHY_DQS_IO_UPDATE_TIMING_2:RW+:16:7:=0x31 PHY_DQS_TSEL_RD_TIMING_2:RW+:8:8:=0x70 PHY_IO_PAD_DELAY_TIMING_2:RW+:0:3:=0x00
//#define              DENALI_PHY_602_DATA 0b00000000010000011100000000000001 // PHY_DQS_TSEL_WR_TIMING_2:RW+:16:8:=0x41 PHY_DQS_OE_RD_TIMING_2:RW+:8:8:=0xc0 PHY_EXTEND_CLK_STOP_2:RW+:0:1:=0x01
//#define              DENALI_PHY_603_DATA 0b00000001000111110000000000001011 // PHY_PAD_VREF_CTRL_DQ_2:RW+:16:13:=0x011f PHY_VREF_SETTING_TIME_2:RW+:0:16:=0x000b
//#define              DENALI_PHY_604_DATA 0b00000000110000001100000000000001 // PHY_RDDATA_EN_IE_DLY_2:RW+:24:2:=0x00 PHY_DQS_IE_TIMING_2:RW+:16:8:=0xc0 PHY_DQ_IE_TIMING_2:RW+:8:8:=0xc0 PHY_PER_CS_TRAINING_EN_2:RW+:0:1:=0x01
//#define              DENALI_PHY_605_DATA 0b00000111000000000000000100000000 // PHY_RDDATA_EN_TSEL_DLY_2:RW+:24:5:=0x07 PHY_LP_DBI_TRAIN_2:RW+:16:1:=0x00 PHY_DBI_MODE_2:RW+:8:1:=0x01 PHY_IE_MODE_2:RW+:0:2:=0x00
//#define              DENALI_PHY_606_DATA 0b00000010000000000000000000001000 // PHY_MASTER_DELAY_LESS_STEP_2:RW+:24:3:=0x02 PHY_MASTER_DELAY_LOCK_MODE_2:RW+:16:3:=0x00 PHY_SW_MASTER_MODE_2:RW+:8:4:=0x00 PHY_RDDATA_EN_OE_DLY_2:RW+:0:5:=0x08
//#define              DENALI_PHY_607_DATA 0b00010000000000000001000000000011 // PHY_MASTER_DELAY_STEP_2:RW+:24:6:=0x10 PHY_MASTER_DELAY_START_2:RW+:8:11:=0x0010 PHY_MASTER_DELAY_THRESHOLD_FACTOR_2:RW+:0:3:=0x03
//#define              DENALI_PHY_608_DATA 0b00000110000001010011111001000010 // PHY_WRLVL_DLY_STEP_2:RW+:24:8:=0x06 PHY_RPTR_UPDATE_2:RW+:16:4:=0x05 PHY_MASTER_DELAY_HALF_MEASURE_2:RW+:8:8:=0x3e PHY_MASTER_DELAY_WAIT_2:RW+:0:8:=0x42
//#define              DENALI_PHY_609_DATA 0b00001111000001100001001100000001 // PHY_GTLVL_RESP_WAIT_CNT_2:RW+:24:5:=0x0f PHY_GTLVL_DLY_STEP_2:RW+:16:4:=0x06 PHY_WRLVL_RESP_WAIT_CNT_2:RW+:8:6:=0x13 PHY_WRLVL_DLY_FINE_STEP_2:RW+:0:4:=0x01
//#define              DENALI_PHY_610_DATA 0b00000000100000000000000010100000 // PHY_GTLVL_FINAL_STEP_2:RW+:16:10:=0x0080 PHY_GTLVL_BACK_STEP_2:RW+:0:10:=0x00a0
//#define              DENALI_PHY_611_DATA 0b00000001000100000000000101000000 // PHY_WDQLVL_QTR_DLY_STEP_2:RW+:24:4:=0x01 PHY_WDQLVL_DLY_STEP_2:RW+:16:8:=0x10 PHY_GTLVL_0_WIDTH_CHK_EN_2:RW+:8:1:=0x01 PHY_GTLVL_0_WIDTH_THRSHLD_2:RW+:0:7:=0x40
//#define              DENALI_PHY_612_DATA 0b00000000000000000000011000000000 // PHY_RDLVL_DLY_STEP_2:RW+:8:4:=0x06 PHY_TOGGLE_PRE_SUPPORT_2:RW+:0:1:=0x00
//#define              DENALI_PHY_613_DATA 0b00000000000000000000000100100011 // PHY_RDLVL_MAX_EDGE_2:RW+:0:9:=0x0123
//#define              DENALI_PHY_614_DATA 0b00000101000000000000000001101000 // PHY_RDLVL_PER_START_OFFSET_2:RW+:24:5:=0x05 PHY_SW_RDLVL_DVW_MIN_EN_2:RW+:16:1:=0x00 PHY_RDLVL_DVW_MIN_2:RW+:0:9:=0x0068
//#define              DENALI_PHY_615_DATA 0b00000000000000000000010000000000 // PHY_DATA_DC_INIT_DISABLE_2:RW+:16:2:=0x00 PHY_WRPATH_GATE_TIMING_2:RW+:8:3:=0x04 PHY_WRPATH_GATE_DISABLE_2:RW+:0:2:=0x00
//#define              DENALI_PHY_616_DATA 0b00000001010000000000000000000000 // PHY_DATA_DC_DQ_INIT_SLV_DELAY_2:RW+:16:10:=0x0140 PHY_DATA_DC_DQS_INIT_SLV_DELAY_2:RW+:0:9:=0x0000
//#define              DENALI_PHY_617_DATA 0b10000000100000000000000100000001 // PHY_DATA_DC_DM_CLK_DIFF_THRSHLD_2:RW+:24:8:=0x80 PHY_DATA_DC_DM_CLK_SE_THRSHLD_2:RW+:16:8:=0x80 PHY_DATA_DC_WDQLVL_ENABLE_2:RW+:8:1:=0x01 PHY_DATA_DC_WRLVL_ENABLE_2:RW+:0:1:=0x01
//#define              DENALI_PHY_618_DATA 0b00000000000010000010000000010000 // PHY_RDDATA_EN_DLY_2:RW+:16:5:=0x08 PHY_MEAS_DLY_STEP_ENABLE_2:RW+:8:6:=0x20 PHY_WDQ_OSC_DELTA_2:RW+:0:7:=0x10
//#define              DENALI_PHY_619_DATA 0b01110110010101000011001000010000 // PHY_DQ_DM_SWIZZLE0_2:RW+:0:32:=0x76543210
//#define              DENALI_PHY_620_DATA 0b00000000000000000000000000001000 // PHY_DQ_DM_SWIZZLE1_2:RW+:0:4:=0x08
//#define              DENALI_PHY_621_DATA 0b00000001110110010000000111011001 // PHY_CLK_WRDQ1_SLAVE_DELAY_2:RW+:16:11:=0x01d9 PHY_CLK_WRDQ0_SLAVE_DELAY_2:RW+:0:11:=0x01d9
//#define              DENALI_PHY_622_DATA 0b00000001110110010000000111011001 // PHY_CLK_WRDQ3_SLAVE_DELAY_2:RW+:16:11:=0x01d9 PHY_CLK_WRDQ2_SLAVE_DELAY_2:RW+:0:11:=0x01d9
//#define              DENALI_PHY_623_DATA 0b00000001110110010000000111011001 // PHY_CLK_WRDQ5_SLAVE_DELAY_2:RW+:16:11:=0x01d9 PHY_CLK_WRDQ4_SLAVE_DELAY_2:RW+:0:11:=0x01d9
//#define              DENALI_PHY_624_DATA 0b00000001110110010000000111011001 // PHY_CLK_WRDQ7_SLAVE_DELAY_2:RW+:16:11:=0x01d9 PHY_CLK_WRDQ6_SLAVE_DELAY_2:RW+:0:11:=0x01d9
//#define              DENALI_PHY_625_DATA 0b00000000000000000000000111011001 // PHY_CLK_WRDQS_SLAVE_DELAY_2:RW+:16:9:=0x0000 PHY_CLK_WRDM_SLAVE_DELAY_2:RW+:0:11:=0x01d9
//#define              DENALI_PHY_626_DATA 0b00000000010000000000000000000000 // PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_2:RW+:16:9:=0x0040 PHY_WRITE_PATH_LAT_ADJ_2:RW+:8:2:=0x00 PHY_WRITE_PATH_LAT_DEC_2:RW+:0:1:=0x00
//#define              DENALI_PHY_627_DATA 0b00000000010000000000000001000000 // PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_2:RW+:16:9:=0x0040 PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_2:RW+:0:9:=0x0040
//#define              DENALI_PHY_628_DATA 0b00000000010000000000000001000000 // PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_2:RW+:16:9:=0x0040 PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_2:RW+:0:9:=0x0040
//#define              DENALI_PHY_629_DATA 0b00000000010000000000000001000000 // PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_2:RW+:16:9:=0x0040 PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_2:RW+:0:9:=0x0040
//#define              DENALI_PHY_630_DATA 0b00000000010000000000000001000000 // PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_2:RW+:16:9:=0x0040 PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_2:RW+:0:9:=0x0040
//#define              DENALI_PHY_631_DATA 0b00000000010000000000000001000000 // PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_2:RW+:16:9:=0x0040 PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_2:RW+:0:9:=0x0040
//#define              DENALI_PHY_632_DATA 0b00000000010000000000000001000000 // PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_2:RW+:16:9:=0x0040 PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_2:RW+:0:9:=0x0040
//#define              DENALI_PHY_633_DATA 0b00000000010000000000000001000000 // PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_2:RW+:16:9:=0x0040 PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_2:RW+:0:9:=0x0040
//#define              DENALI_PHY_634_DATA 0b00000000010000000000000001000000 // PHY_RDDQS_DM_RISE_SLAVE_DELAY_2:RW+:16:9:=0x0040 PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_2:RW+:0:9:=0x0040
//#define              DENALI_PHY_635_DATA 0b00000000100011010000000001000000 // PHY_RDDQS_GATE_SLAVE_DELAY_2:RW+:16:9:=0x008d PHY_RDDQS_DM_FALL_SLAVE_DELAY_2:RW+:0:9:=0x0040
//#define              DENALI_PHY_636_DATA 0b00000000000000000000000000000011 // PHY_WRITE_PATH_LAT_FRAC_2:RW+:16:8:=0x00 PHY_WRITE_PATH_LAT_ADD_2:RW+:8:3:=0x00 PHY_RDDQS_LATENCY_ADJUST_2:RW+:0:5:=0x03
//#define              DENALI_PHY_637_DATA 0b00000011000000000000000000000000 // PHY_GTLVL_LAT_ADJ_START_2:RW+:24:5:=0x03 PHY_WRLVL_EARLY_FORCE_ZERO_2:RW+:16:1:=0x00 PHY_GTLVL_RDDQS_SLV_DLY_START_2:RW+:0:9:=0x0000
//#define              DENALI_PHY_638_DATA 0b00000000000010000000000100000000 // PHY_NTP_PASS_2:RW+:24:1:=0x00 PHY_NTP_WRLAT_START_2:RW+:16:4:=0x08 PHY_WDQLVL_DQDM_SLV_DLY_START_2:RW+:0:10:=0x0100
//#define              DENALI_PHY_640_DATA 0b00100000001000000010000000100000 // PHY_DATA_DC_DQ2_CLK_ADJUST_2:RW+:24:8:=0x20 PHY_DATA_DC_DQ1_CLK_ADJUST_2:RW+:16:8:=0x20 PHY_DATA_DC_DQ0_CLK_ADJUST_2:RW+:8:8:=0x20 PHY_DATA_DC_DQS_CLK_ADJUST_2:RW+:0:8:=0x20
//#define              DENALI_PHY_641_DATA 0b00100000001000000010000000100000 // PHY_DATA_DC_DQ6_CLK_ADJUST_2:RW+:24:8:=0x20 PHY_DATA_DC_DQ5_CLK_ADJUST_2:RW+:16:8:=0x20 PHY_DATA_DC_DQ4_CLK_ADJUST_2:RW+:8:8:=0x20 PHY_DATA_DC_DQ3_CLK_ADJUST_2:RW+:0:8:=0x20
//#define              DENALI_PHY_642_DATA 0b00000000000000000010000000100000 // PHY_DSLICE_PAD_BOOSTPN_SETTING_2:RW+:16:16:=0x0000 PHY_DATA_DC_DM_CLK_ADJUST_2:RW+:8:8:=0x20 PHY_DATA_DC_DQ7_CLK_ADJUST_2:RW+:0:8:=0x20
//#define              DENALI_PHY_768_DATA 0b00000000000000100000001011110000 // PHY_LP4_BOOT_PAD_DSLICE_IO_CFG_3:RW:24:6:=0x00 PHY_LP4_BOOT_RX_PCLK_CLK_SEL_3:RW:16:3:=0x02 PHY_CLK_WR_BYPASS_SLAVE_DELAY_3:RW:0:10:=0x02f0
//#define              DENALI_PHY_769_DATA 0b00000010000000000000000000000000 // PHY_RX_CAL_ALL_DLY_BYPASS_3:RW:24:6:=0x02 PHY_CLK_WRDQS_SLAVE_DELAY_BYPASS_3:RW:8:9:=0x0000 PHY_IO_PAD_DELAY_TIMING_BYPASS_3:RW:0:3:=0x00
//#define              DENALI_PHY_770_DATA 0b00000011000000010000000000000000 // PHY_BYPASS_TWO_CYC_PREAMBLE_3:RW:24:2:=0x03 PHY_RDDQS_GATE_BYPASS_SLAVE_DELAY_3:RW:8:9:=0x0100 PHY_WRITE_PATH_LAT_ADD_BYPASS_3:RW:0:3:=0x00
//#define              DENALI_PHY_773_DATA 0b00000011000000000000000000000000 // PHY_PER_RANK_CS_MAP_3:RW+:24:2:=0x03 PHY_SW_WRDQS_SHIFT_3:RW:16:4:=0x00 PHY_SW_WRDM_SHIFT_3:RW:8:6:=0x00 PHY_SW_WRDQ7_SHIFT_3:RW:0:6:=0x00
//#define              DENALI_PHY_774_DATA 0b00000001000000000000000000000001 // PHY_LP4_BOOT_RDDATA_EN_DLY_3:RW:24:5:=0x01 PHY_LP4_BOOT_RDDATA_EN_IE_DLY_3:RW:16:2:=0x00 PHY_PER_CS_TRAINING_INDEX_3:RW+:8:1:=0x00 PHY_PER_CS_TRAINING_MULTICAST_EN_3:RW_D:0:1:=0x01
//#define              DENALI_PHY_775_DATA 0b00000011000000000000010000000000 // PHY_LP4_BOOT_WRPATH_GATE_DISABLE_3:RW:24:2:=0x03 PHY_LP4_BOOT_RDDQS_LATENCY_ADJUST_3:RW:16:5:=0x00 PHY_LP4_BOOT_RPTR_UPDATE_3:RW:8:4:=0x04 PHY_LP4_BOOT_RDDATA_EN_TSEL_DLY_3:RW:0:5:=0x00
//#define              DENALI_PHY_776_DATA 0b00000000000000000000000000000001 // PHY_CTRL_LPBK_EN_3:RW:16:2:=0x00 PHY_GATE_DELAY_COMP_DISABLE_3:RW:8:1:=0x00 PHY_LP4_BOOT_RDDATA_EN_OE_DLY_3:RW:0:5:=0x01
//#define              DENALI_PHY_777_DATA 0b00000000000000010000000000000000 // PHY_LPBK_DFX_TIMEOUT_EN_3:RW:16:1:=0x01 PHY_LPBK_CONTROL_3:RW:0:9:=0x0000
//#define              DENALI_PHY_780_DATA 0b00000000000000010000000000000000 // PHY_PRBS_PATTERN_START_3:RW_D:16:7:=0x01 PHY_DQ_IDLE_3:RW:0:9:=0x0000
//#define              DENALI_PHY_781_DATA 0b00000111000001000000000000000000 // PHY_RDLVL_BEST_THRSHLD_3:RW:24:3:=0x07 PHY_VREF_INITIAL_STEPSIZE_3:RW:16:6:=0x04 PHY_PRBS_PATTERN_MASK_3:RW:0:9:=0x0000
//#define              DENALI_PHY_782_DATA 0b00000000000000010000000000100000 // PHY_RDLVL_BEST_VREF_LOWER_OBS_3:RD:24:7:=0x00 PHY_RDLVL_VREF_DELTA_3:RW:16:4:=0x01 PHY_RDLVL_VREF_OUTLIER_3:RW:8:3:=0x00 PHY_RDLVL_PER_VREF_THRSHLD_3:RW:0:6:=0x20
//#define              DENALI_PHY_784_DATA 0b00000000000010000000000011000000 // SC_PHY_SNAP_OBS_REGS_3:WR:24:1:=0x00 PHY_GATE_ERROR_DELAY_SELECT_3:RW:16:4:=0x08 PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_3:RW:0:9:=0x00c0
//#define              DENALI_PHY_785_DATA 0b00000000000000110011001101100110 // ON_FLY_GATE_ADJUST_EN_3:RW:16:2:=0x03 PHY_GATE_SMPL2_SLAVE_DELAY_3:RW:8:8:=0x33 PHY_GATE_SMPL1_SLAVE_DELAY_3:RW:0:8:=0x66
//#define              DENALI_PHY_787_DATA 0b00000000000000010000011000000001 // PHY_DFI40_POLARITY_3:RW:16:1:=0x01 PHY_MEM_CLASS_3:RW:8:3:=0x06 PHY_LPDDR_3:RW:0:1:=0x01
//#define              DENALI_PHY_788_DATA 0b00000000000000001010101010101010 // PHY_RDLVL_PATT8_3:RW:0:32:=0x0000AAAA
//#define              DENALI_PHY_789_DATA 0b00000000000000000101010101010101 // PHY_RDLVL_PATT9_3:RW:0:32:=0x00005555
//#define              DENALI_PHY_790_DATA 0b00000000000000001011010110110101 // PHY_RDLVL_PATT10_3:RW:0:32:=0x0000B5B5
//#define              DENALI_PHY_791_DATA 0b00000000000000000100101001001010 // PHY_RDLVL_PATT11_3:RW:0:32:=0x00004A4A
//#define              DENALI_PHY_792_DATA 0b00000000000000000101011001010110 // PHY_RDLVL_PATT12_3:RW:0:32:=0x00005656
//#define              DENALI_PHY_793_DATA 0b00000000000000001010100110101001 // PHY_RDLVL_PATT13_3:RW:0:32:=0x0000A9A9
//#define              DENALI_PHY_794_DATA 0b00000000000000001010100110101001 // PHY_RDLVL_PATT14_3:RW:0:32:=0x0000A9A9
//#define              DENALI_PHY_795_DATA 0b00000000000000001011010110110101 // PHY_RDLVL_PATT15_3:RW:0:32:=0x0000B5B5
//#define              DENALI_PHY_799_DATA 0b00000000000010000000100000010101 // PHY_DQ_MASK_3:RW:24:8:=0x00 PHY_WRLVL_UPDT_WAIT_CNT_3:RW:16:4:=0x08 PHY_WRLVL_CAPTURE_CNT_3:RW:8:6:=0x08 PHY_WRLVL_PER_START_3:RW:0:7:=0x15
//#define              DENALI_PHY_800_DATA 0b00001000000001000000000000000000 // PHY_RDLVL_CAPTURE_CNT_3:RW:24:6:=0x08 PHY_GTLVL_UPDT_WAIT_CNT_3:RW:16:4:=0x04 PHY_GTLVL_CAPTURE_CNT_3:RW:8:6:=0x00 PHY_GTLVL_PER_START_3:RW:0:8:=0x00
//#define              DENALI_PHY_801_DATA 0b00000000000000000000000000000100 // PHY_RDLVL_PERIODIC_OBS_SELECT_3:RW:24:8:=0x00 PHY_RDLVL_RDDQS_DQ_OBS_SELECT_3:RW:16:5:=0x00 PHY_RDLVL_OP_MODE_3:RW:8:2:=0x00 PHY_RDLVL_UPDT_WAIT_CNT_3:RW:0:4:=0x04
//#define              DENALI_PHY_802_DATA 0b00000000000100000010000000000000 // PHY_WDQLVL_BURST_CNT_3:RW:16:6:=0x10 PHY_WDQLVL_CLK_JITTER_TOLERANCE_3:RW:8:8:=0x20 PHY_RDLVL_DATA_MASK_3:RW:0:8:=0x00
//#define              DENALI_PHY_803_DATA 0b00000000000011000000000000010000 // PHY_WDQLVL_DQDM_OBS_SELECT_3:RW:24:4:=0x00 PHY_WDQLVL_UPDT_WAIT_CNT_3:RW:16:4:=0x0c PHY_WDQLVL_DQDM_SLV_DLY_JUMP_OFFSET_3:RW:0:10:=0x0010
//#define              DENALI_PHY_804_DATA 0b00000000001000000000011100000000 // SC_PHY_WDQLVL_CLR_PREV_RESULTS_3:WR:24:1:=0x00 PHY_WDQLVL_PER_VREF_THRSHLD_3:RW:16:6:=0x20 PHY_WDQLVL_BEST_THRSHLD_3:RW:8:3:=0x07 PHY_WDQLVL_PERIODIC_OBS_SELECT_3:RW:0:8:=0x00
//#define              DENALI_PHY_805_DATA 0b00000000000000000000000100000000 // PHY_BYTE_MODE_3:RW:24:1:=0x00 PHY_CALVL_VREF_DRIVING_SLICE_3:RW:16:1:=0x00 PHY_WDQLVL_DATADM_MASK_3:RW:0:9:=0x0100
//#define              DENALI_PHY_818_DATA 0b00000000000000000000000000010000 // PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_3:RD:16:9:=0x0000 PHY_RDLVL_CLK_JITTER_TOLERANCE_3:RW:0:9:=0x0010
//#define              DENALI_PHY_829_DATA 0b00000000000000000000000000000100 // PHY_RX_CAL_DQ0_3:RW_D+:16:9:=0x0000 PHY_LP4_WDQS_OE_EXTEND_3:RW:8:1:=0x00 PHY_DDL_TRACK_UPD_THRESHOLD_3:RW:0:8:=0x04
//#define              DENALI_PHY_836_DATA 0b00001000000111110000011111111111 // PHY_DATA_DC_CAL_SAMPLE_WAIT_3:RW:24:8:=0x08 PHY_STATIC_TOG_DISABLE_3:RW:16:5:=0x1f PHY_PAD_RX_BIAS_EN_3:RW:0:11:=0x07ff
//#define              DENALI_PHY_837_DATA 0b00010000001000000000000010000000 // PHY_DATA_DC_ADJUST_SAMPLE_CNT_3:RW:24:8:=0x10 PHY_DATA_DC_ADJUST_START_3:RW:16:6:=0x20 PHY_DATA_DC_WEIGHT_3:RW:8:2:=0x00 PHY_DATA_DC_CAL_TIMEOUT_3:RW:0:8:=0x80
//#define              DENALI_PHY_838_DATA 0b00000000000000000000000000001000 // PHY_DATA_DC_CAL_START_3:RW+:24:1:=0x00 PHY_DATA_DC_CAL_POLARITY_3:RW:16:1:=0x00 PHY_DATA_DC_ADJUST_DIRECT_3:RW:8:1:=0x00 PHY_DATA_DC_ADJUST_THRSHLD_3:RW:0:8:=0x08
//#define              DENALI_PHY_839_DATA 0b00000000000000000000010000000001 // PHY_RDPATH_GATE_DISABLE_3:RW_D:24:1:=0x00 PHY_SLV_DLY_CTRL_GATE_DISABLE_3:RW_D:16:1:=0x00 PHY_FDBK_PWR_CTRL_3:RW:8:3:=0x04 PHY_DATA_DC_SW_RANK_3:RW+:0:2:=0x01
//#define              DENALI_PHY_841_DATA 0b00000001010001000000100000000001 // PHY_DQS_TSEL_ENABLE_3:RW+:24:3:=0x01 PHY_DQ_TSEL_SELECT_3:RW+:8:16:=0x4408 PHY_DQ_TSEL_ENABLE_3:RW+:0:3:=0x01
//#define              DENALI_PHY_842_DATA 0b00000000000000110100010000001000 // PHY_PST_AMBLE_3:RW+:24:4:=0x00 PHY_TWO_CYC_PREAMBLE_3:RW+:16:2:=0x03 PHY_DQS_TSEL_SELECT_3:RW+:0:16:=0x4408
//#define              DENALI_PHY_843_DATA 0b00000000000000010010010100100000 // PHY_RDLVL_FINAL_VREF_OFFSET_3:RW+:24:4:=0x00 PHY_VREF_TRAINING_CTRL_3:RW+:16:2:=0x01 PHY_VREF_INITIAL_STOP_POINT_3:RW+:8:7:=0x25 PHY_VREF_INITIAL_START_POINT_3:RW+:0:7:=0x20
//#define              DENALI_PHY_844_DATA 0b00000000000000010000000000010000 // PHY_NTP_WDQ_START_3:RW+:8:10:=0x0100 PHY_NTP_WDQ_STEP_SIZE_3:RW+:0:8:=0x10
//#define              DENALI_PHY_845_DATA 0b00000000000000010000001111111111 // PHY_NTP_WDQ_BIT_EN_3:RW+:16:8:=0x01 PHY_NTP_WDQ_STOP_3:RW+:0:10:=0x03ff
//#define              DENALI_PHY_846_DATA 0b00000001000000000000000001101110 // PHY_WDQLVL_PER_START_OFFSET_3:RW+:24:5:=0x01 PHY_SW_WDQLVL_DVW_MIN_EN_3:RW+:16:1:=0x00 PHY_WDQLVL_DVW_MIN_3:RW+:0:9:=0x006e
//#define              DENALI_PHY_847_DATA 0b00000000000000000000000000000011 // PHY_PAD_RX_DCD_1_3:RW+:24:5:=0x00 PHY_PAD_RX_DCD_0_3:RW+:16:5:=0x00 PHY_PAD_TX_DCD_3:RW+:8:5:=0x00 PHY_FAST_LVL_EN_3:RW+:0:4:=0x03
//#define              DENALI_PHY_855_DATA 0b00000010000000100000001000000000 // PHY_DATA_DC_CAL_CLK_SEL_3:RW+:24:3:=0x02 PHY_RX_PCLK_CLK_SEL_3:RW+:16:3:=0x02 PHY_RX_CAL_ALL_DLY_3:RW+:8:6:=0x02 PHY_GT_RDDQLVL_EN_3:RW+:0:1:=0x00
//#define              DENALI_PHY_856_DATA 0b01100001011000011001000001000001 // PHY_DQS_OE_TIMING_3:RW+:24:8:=0x61 PHY_DQ_TSEL_WR_TIMING_3:RW+:16:8:=0x61 PHY_DQ_TSEL_RD_TIMING_3:RW+:8:8:=0x90 PHY_DQ_OE_TIMING_3:RW+:0:8:=0x41
//#define              DENALI_PHY_857_DATA 0b00000101001100010111000000000000 // PHY_DQ_IO_UPDATE_TIMING_3:RW+:24:4:=0x05 PHY_DQS_IO_UPDATE_TIMING_3:RW+:16:7:=0x31 PHY_DQS_TSEL_RD_TIMING_3:RW+:8:8:=0x70 PHY_IO_PAD_DELAY_TIMING_3:RW+:0:3:=0x00
//#define              DENALI_PHY_858_DATA 0b00000000010000011100000000000001 // PHY_DQS_TSEL_WR_TIMING_3:RW+:16:8:=0x41 PHY_DQS_OE_RD_TIMING_3:RW+:8:8:=0xc0 PHY_EXTEND_CLK_STOP_3:RW+:0:1:=0x01
//#define              DENALI_PHY_859_DATA 0b00000001000111110000000000001011 // PHY_PAD_VREF_CTRL_DQ_3:RW+:16:13:=0x011f PHY_VREF_SETTING_TIME_3:RW+:0:16:=0x000b
//#define              DENALI_PHY_860_DATA 0b00000000110000001100000000000001 // PHY_RDDATA_EN_IE_DLY_3:RW+:24:2:=0x00 PHY_DQS_IE_TIMING_3:RW+:16:8:=0xc0 PHY_DQ_IE_TIMING_3:RW+:8:8:=0xc0 PHY_PER_CS_TRAINING_EN_3:RW+:0:1:=0x01
//#define              DENALI_PHY_861_DATA 0b00000111000000000000000100000000 // PHY_RDDATA_EN_TSEL_DLY_3:RW+:24:5:=0x07 PHY_LP_DBI_TRAIN_3:RW+:16:1:=0x00 PHY_DBI_MODE_3:RW+:8:1:=0x01 PHY_IE_MODE_3:RW+:0:2:=0x00
//#define              DENALI_PHY_862_DATA 0b00000010000000000000000000001000 // PHY_MASTER_DELAY_LESS_STEP_3:RW+:24:3:=0x02 PHY_MASTER_DELAY_LOCK_MODE_3:RW+:16:3:=0x00 PHY_SW_MASTER_MODE_3:RW+:8:4:=0x00 PHY_RDDATA_EN_OE_DLY_3:RW+:0:5:=0x08
//#define              DENALI_PHY_863_DATA 0b00010000000000000001000000000011 // PHY_MASTER_DELAY_STEP_3:RW+:24:6:=0x10 PHY_MASTER_DELAY_START_3:RW+:8:11:=0x0010 PHY_MASTER_DELAY_THRESHOLD_FACTOR_3:RW+:0:3:=0x03
//#define              DENALI_PHY_864_DATA 0b00000110000001010011111001000010 // PHY_WRLVL_DLY_STEP_3:RW+:24:8:=0x06 PHY_RPTR_UPDATE_3:RW+:16:4:=0x05 PHY_MASTER_DELAY_HALF_MEASURE_3:RW+:8:8:=0x3e PHY_MASTER_DELAY_WAIT_3:RW+:0:8:=0x42
//#define              DENALI_PHY_865_DATA 0b00001111000001100001001100000001 // PHY_GTLVL_RESP_WAIT_CNT_3:RW+:24:5:=0x0f PHY_GTLVL_DLY_STEP_3:RW+:16:4:=0x06 PHY_WRLVL_RESP_WAIT_CNT_3:RW+:8:6:=0x13 PHY_WRLVL_DLY_FINE_STEP_3:RW+:0:4:=0x01
//#define              DENALI_PHY_866_DATA 0b00000000100000000000000010100000 // PHY_GTLVL_FINAL_STEP_3:RW+:16:10:=0x0080 PHY_GTLVL_BACK_STEP_3:RW+:0:10:=0x00a0
//#define              DENALI_PHY_867_DATA 0b00000001000100000000000101000000 // PHY_WDQLVL_QTR_DLY_STEP_3:RW+:24:4:=0x01 PHY_WDQLVL_DLY_STEP_3:RW+:16:8:=0x10 PHY_GTLVL_0_WIDTH_CHK_EN_3:RW+:8:1:=0x01 PHY_GTLVL_0_WIDTH_THRSHLD_3:RW+:0:7:=0x40
//#define              DENALI_PHY_868_DATA 0b00000000000000000000011000000000 // PHY_RDLVL_DLY_STEP_3:RW+:8:4:=0x06 PHY_TOGGLE_PRE_SUPPORT_3:RW+:0:1:=0x00
//#define              DENALI_PHY_869_DATA 0b00000000000000000000000100100011 // PHY_RDLVL_MAX_EDGE_3:RW+:0:9:=0x0123
//#define              DENALI_PHY_870_DATA 0b00000101000000000000000001101000 // PHY_RDLVL_PER_START_OFFSET_3:RW+:24:5:=0x05 PHY_SW_RDLVL_DVW_MIN_EN_3:RW+:16:1:=0x00 PHY_RDLVL_DVW_MIN_3:RW+:0:9:=0x0068
//#define              DENALI_PHY_871_DATA 0b00000000000000000000010000000000 // PHY_DATA_DC_INIT_DISABLE_3:RW+:16:2:=0x00 PHY_WRPATH_GATE_TIMING_3:RW+:8:3:=0x04 PHY_WRPATH_GATE_DISABLE_3:RW+:0:2:=0x00
//#define              DENALI_PHY_872_DATA 0b00000001010000000000000000000000 // PHY_DATA_DC_DQ_INIT_SLV_DELAY_3:RW+:16:10:=0x0140 PHY_DATA_DC_DQS_INIT_SLV_DELAY_3:RW+:0:9:=0x0000
//#define              DENALI_PHY_873_DATA 0b10000000100000000000000100000001 // PHY_DATA_DC_DM_CLK_DIFF_THRSHLD_3:RW+:24:8:=0x80 PHY_DATA_DC_DM_CLK_SE_THRSHLD_3:RW+:16:8:=0x80 PHY_DATA_DC_WDQLVL_ENABLE_3:RW+:8:1:=0x01 PHY_DATA_DC_WRLVL_ENABLE_3:RW+:0:1:=0x01
//#define              DENALI_PHY_874_DATA 0b00000000000010000010000000010000 // PHY_RDDATA_EN_DLY_3:RW+:16:5:=0x08 PHY_MEAS_DLY_STEP_ENABLE_3:RW+:8:6:=0x20 PHY_WDQ_OSC_DELTA_3:RW+:0:7:=0x10
//#define              DENALI_PHY_875_DATA 0b01110110010101000011001000010000 // PHY_DQ_DM_SWIZZLE0_3:RW+:0:32:=0x76543210
//#define              DENALI_PHY_876_DATA 0b00000000000000000000000000001000 // PHY_DQ_DM_SWIZZLE1_3:RW+:0:4:=0x08
//#define              DENALI_PHY_877_DATA 0b00000001110110010000000111011001 // PHY_CLK_WRDQ1_SLAVE_DELAY_3:RW+:16:11:=0x01d9 PHY_CLK_WRDQ0_SLAVE_DELAY_3:RW+:0:11:=0x01d9
//#define              DENALI_PHY_878_DATA 0b00000001110110010000000111011001 // PHY_CLK_WRDQ3_SLAVE_DELAY_3:RW+:16:11:=0x01d9 PHY_CLK_WRDQ2_SLAVE_DELAY_3:RW+:0:11:=0x01d9
//#define              DENALI_PHY_879_DATA 0b00000001110110010000000111011001 // PHY_CLK_WRDQ5_SLAVE_DELAY_3:RW+:16:11:=0x01d9 PHY_CLK_WRDQ4_SLAVE_DELAY_3:RW+:0:11:=0x01d9
//#define              DENALI_PHY_880_DATA 0b00000001110110010000000111011001 // PHY_CLK_WRDQ7_SLAVE_DELAY_3:RW+:16:11:=0x01d9 PHY_CLK_WRDQ6_SLAVE_DELAY_3:RW+:0:11:=0x01d9
//#define              DENALI_PHY_881_DATA 0b00000000000000000000000111011001 // PHY_CLK_WRDQS_SLAVE_DELAY_3:RW+:16:9:=0x0000 PHY_CLK_WRDM_SLAVE_DELAY_3:RW+:0:11:=0x01d9
//#define              DENALI_PHY_882_DATA 0b00000000010000000000000000000000 // PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_3:RW+:16:9:=0x0040 PHY_WRITE_PATH_LAT_ADJ_3:RW+:8:2:=0x00 PHY_WRITE_PATH_LAT_DEC_3:RW+:0:1:=0x00
//#define              DENALI_PHY_883_DATA 0b00000000010000000000000001000000 // PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_3:RW+:16:9:=0x0040 PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_3:RW+:0:9:=0x0040
//#define              DENALI_PHY_884_DATA 0b00000000010000000000000001000000 // PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_3:RW+:16:9:=0x0040 PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_3:RW+:0:9:=0x0040
//#define              DENALI_PHY_885_DATA 0b00000000010000000000000001000000 // PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_3:RW+:16:9:=0x0040 PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_3:RW+:0:9:=0x0040
//#define              DENALI_PHY_886_DATA 0b00000000010000000000000001000000 // PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_3:RW+:16:9:=0x0040 PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_3:RW+:0:9:=0x0040
//#define              DENALI_PHY_887_DATA 0b00000000010000000000000001000000 // PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_3:RW+:16:9:=0x0040 PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_3:RW+:0:9:=0x0040
//#define              DENALI_PHY_888_DATA 0b00000000010000000000000001000000 // PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_3:RW+:16:9:=0x0040 PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_3:RW+:0:9:=0x0040
//#define              DENALI_PHY_889_DATA 0b00000000010000000000000001000000 // PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_3:RW+:16:9:=0x0040 PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_3:RW+:0:9:=0x0040
//#define              DENALI_PHY_890_DATA 0b00000000010000000000000001000000 // PHY_RDDQS_DM_RISE_SLAVE_DELAY_3:RW+:16:9:=0x0040 PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_3:RW+:0:9:=0x0040
//#define              DENALI_PHY_891_DATA 0b00000000100011010000000001000000 // PHY_RDDQS_GATE_SLAVE_DELAY_3:RW+:16:9:=0x008d PHY_RDDQS_DM_FALL_SLAVE_DELAY_3:RW+:0:9:=0x0040
//#define              DENALI_PHY_892_DATA 0b00000000000000000000000000000011 // PHY_WRITE_PATH_LAT_FRAC_3:RW+:16:8:=0x00 PHY_WRITE_PATH_LAT_ADD_3:RW+:8:3:=0x00 PHY_RDDQS_LATENCY_ADJUST_3:RW+:0:5:=0x03
//#define              DENALI_PHY_893_DATA 0b00000011000000000000000000000000 // PHY_GTLVL_LAT_ADJ_START_3:RW+:24:5:=0x03 PHY_WRLVL_EARLY_FORCE_ZERO_3:RW+:16:1:=0x00 PHY_GTLVL_RDDQS_SLV_DLY_START_3:RW+:0:9:=0x0000
//#define              DENALI_PHY_894_DATA 0b00000000000010000000000100000000 // PHY_NTP_PASS_3:RW+:24:1:=0x00 PHY_NTP_WRLAT_START_3:RW+:16:4:=0x08 PHY_WDQLVL_DQDM_SLV_DLY_START_3:RW+:0:10:=0x0100
//#define              DENALI_PHY_896_DATA 0b00100000001000000010000000100000 // PHY_DATA_DC_DQ2_CLK_ADJUST_3:RW+:24:8:=0x20 PHY_DATA_DC_DQ1_CLK_ADJUST_3:RW+:16:8:=0x20 PHY_DATA_DC_DQ0_CLK_ADJUST_3:RW+:8:8:=0x20 PHY_DATA_DC_DQS_CLK_ADJUST_3:RW+:0:8:=0x20
//#define              DENALI_PHY_897_DATA 0b00100000001000000010000000100000 // PHY_DATA_DC_DQ6_CLK_ADJUST_3:RW+:24:8:=0x20 PHY_DATA_DC_DQ5_CLK_ADJUST_3:RW+:16:8:=0x20 PHY_DATA_DC_DQ4_CLK_ADJUST_3:RW+:8:8:=0x20 PHY_DATA_DC_DQ3_CLK_ADJUST_3:RW+:0:8:=0x20
//#define              DENALI_PHY_898_DATA 0b00000000000000000010000000100000 // PHY_DSLICE_PAD_BOOSTPN_SETTING_3:RW+:16:16:=0x0000 PHY_DATA_DC_DM_CLK_ADJUST_3:RW+:8:8:=0x20 PHY_DATA_DC_DQ7_CLK_ADJUST_3:RW+:0:8:=0x20
#define             DENALI_PHY_1024_DATA 0b00000000001011000000000000000000 // PHY_ADR_CALVL_COARSE_DLY:RW:16:10:=0x002C PHY_ADR_CALVL_START:RW:0:10:=0x0000
#define             DENALI_PHY_1025_DATA 0b00000000001000000010000000000111 // PHY_ADR_CALVL_QTR:RW:16:10:=0x0020 PHY_CALVL_PER_VREF_THRSHLD:RW:8:6:=0x20 PHY_CALVL_BEST_THRSHLD:RW:0:3:=0x07
#define             DENALI_PHY_1026_DATA 0b01110110010101000011001000010000 // PHY_ADR_CALVL_SWIZZLE0:RW:0:32:=0x76543210
#define             DENALI_PHY_1027_DATA 0b00000000000000010000000000000001 // PHY_ADR_MEAS_DLY_STEP_ENABLE:RW+:16:1:=0x01 PHY_ADR_MEAS_DLY_STEP_VALUE:RD:8:8:=0x00 PHY_ADR_CSLVL_TRAIN_MASK:RW:0:6:=0x01
#define             DENALI_PHY_1028_DATA 0b00000000010101000011001000010000 // PHY_ADR_BYTE_MODE:RW:24:1:=0x00 PHY_ADR_ADDR_SEL:RW:0:24:=0x543210
#define             DENALI_PHY_1029_DATA 0b00000000000000110000011000000000 // PHY_ADR_CALVL_RESP_WAIT_CNT:RW:24:4:=0x00 PHY_ADR_CALVL_RANK_CTRL:RW:16:2:=0x03 PHY_ADR_MEM_CLASS:RW:8:3:=0x06 PHY_ADR_CA_TRAIN_MODE_1:RW:0:1:=0x00
#define             DENALI_PHY_1030_DATA 0b00000000000000000000000000010000 // SC_PHY_ADR_CALVL_DEBUG_CONT:WR:24:1:=0x00 PHY_ADR_CALVL_DEBUG_MODE:RW:16:1:=0x00 PHY_ADR_CALVL_PERIODIC_START_OFFSET:RW:0:9:=0x0010
#define             DENALI_PHY_1042_DATA 0b00000000000000001000000000111111 // PHY_ADR_SW_CALVL_DVW_MIN_EN:RW+:24:1:=0x00 PHY_ADR_SW_CALVL_DVW_MIN:RW+:8:9:=0x0080 PHY_ADR_CALVL_TRAIN_MASK:RW:0:6:=0x3f
#define             DENALI_PHY_1043_DATA 0b00000000000000000000000000000001 // PHY_ADR_CALVL_DLY_STEP:RW+:0:4:=0x01
#define             DENALI_PHY_1044_DATA 0b00000000000000000000000000000010 // PHY_ADRCTL_MASTER_DELAY_LOCK_ERROR_CNT_OBS:RD:24:8:=0x00 PHY_ADRCTL_MANUAL_CLEAR:WR:16:2:=0x00 PHY_PAD_ADR_IO_CFG:RW+:8:7:=0x00 PHY_ADR_CALVL_CAPTURE_CNT:RW+:0:4:=0x02
#define             DENALI_PHY_1046_DATA 0b00000000000011110000000100000000 // PHY_SW_TXIO_CTRL_0:RW:24:4:=0x00 PHY_ADRCTL_SW_TXPWR_CTRL_0:RW:16:4:=0x0f PHY_ADRCTL_LPDDR:RW:8:1:=0x01 PHY_ADRCTL_SNAP_OBS_REGS:WR:0:1:=0x00
#define             DENALI_PHY_1047_DATA 0b00000001000011110000000000001111 // PHY_CS_ACS_ALLOCATION_BIT0_2:RW:24:4:=0x01 PHY_ADRCTL_SW_TXPWR_CTRL_2:RW:16:4:=0x0f PHY_SW_TXIO_CTRL_1:RW:8:4:=0x00 PHY_ADRCTL_SW_TXPWR_CTRL_1:RW:0:4:=0x0f
#define             DENALI_PHY_1048_DATA 0b00000000000010000000010000000010 // PHY_SW_TXIO_CTRL_2:RW:24:4:=0x00 PHY_CS_ACS_ALLOCATION_BIT3_2:RW:16:4:=0x08 PHY_CS_ACS_ALLOCATION_BIT2_2:RW:8:4:=0x04 PHY_CS_ACS_ALLOCATION_BIT1_2:RW:0:4:=0x02
#define             DENALI_PHY_1049_DATA 0b00001111000011110000111100001100 // PHY_CS_ACS_ALLOCATION_BIT2_3:RW:24:4:=0x0f PHY_CS_ACS_ALLOCATION_BIT1_3:RW:16:4:=0x0f PHY_CS_ACS_ALLOCATION_BIT0_3:RW:8:4:=0x0f PHY_ADRCTL_SW_TXPWR_CTRL_3:RW:0:4:=0x0c
#define             DENALI_PHY_1050_DATA 0b00000000000011110000000000001111 // PHY_ADRCTL_MANUAL_UPDATE:WR:24:1:=0x00 PHY_ADRCTL_STATIC_TOG_DISABLE:RW:16:4:=0x0f PHY_SW_TXIO_CTRL_3:RW:8:4:=0x00 PHY_CS_ACS_ALLOCATION_BIT3_3:RW:0:4:=0x0f
#define             DENALI_PHY_1051_DATA 0b00000001000000000000000000000000 // PHY_AC_PRBS_PATTERN_START:RW_D:24:7:=0x01 PHY_AC_LPBK_ENABLE:RW:16:4:=0x00 PHY_AC_LPBK_OBS_SELECT:RW:8:2:=0x00 PHY_AC_LPBK_ERR_CLEAR:WR:0:1:=0x00
#define             DENALI_PHY_1058_DATA 0b00000010000000000000010000000000 // PHY_CSLVL_START:RW:16:10:=0x0200 PHY_DDL_AC_TRACK_UPD_THRESHOLD:RW:8:8:=0x04 PHY_DDL_AC_MASK:RW:0:6:=0x00
#define             DENALI_PHY_1059_DATA 0b00000000000000000000000000101010 // SC_PHY_CSLVL_DEBUG_CONT:WR:24:1:=0x00 PHY_CSLVL_DEBUG_MODE:RW:16:1:=0x00 PHY_CSLVL_COARSE_DLY:RW:0:10:=0x002a
#define             DENALI_PHY_1064_DATA 0b00000000001000000000000100000001 // PHY_CSLVL_QTR:RW:16:10:=0x0020 PHY_CSLVL_FAST_EN:RW:8:1:=0x01 PHY_CSLVL_ENABLE:RW:0:1:=0x01
#define             DENALI_PHY_1065_DATA 0b00010000000000000010110000000010 // PHY_CSLVL_PERIODIC_START_OFFSET:RW:24:8:=0x10 PHY_CSLVL_COARSE_CHK:RW:8:10:=0x002c PHY_CSLVL_COARSE_CAPTURE_CNT:RW:0:4:=0x02
#define             DENALI_PHY_1066_DATA 0b00000000000000000000000000001111 // PHY_AC_BYPASS_SLAVE_DELAY:RW:8:10:=0x0000 PHY_CSLVL_CS_MAP:RW:0:4:=0x0f
#define             DENALI_PHY_1067_DATA 0b00000000001111010000000000000000 // PHY_AC_BYPASS_OVERRIDE:RW:24:1:=0x00 PHY_SW_AC_BYPASS_SHIFT:RW:16:6:=0x3d PHY_ADR_CLK_WR_BYPASS_SLAVE_DELAY:RW:0:10:=0x0000
#define             DENALI_PHY_1068_DATA 0b00000000000000001000000000001000 // PHY_CLK_DC_FREQ_CHG_ADJ:RW:24:1:=0x00 PHY_CLK_DC_WEIGHT:RW:16:2:=0x00 PHY_CLK_DC_CAL_TIMEOUT:RW:8:8:=0x80 PHY_CLK_DC_CAL_SAMPLE_WAIT:RW:0:8:=0x08
#define             DENALI_PHY_1069_DATA 0b00000000000010000001000000100000 // PHY_CLK_DC_ADJUST_DIRECT:RW:24:1:=0x00 PHY_CLK_DC_ADJUST_THRSHLD:RW:16:8:=0x08 PHY_CLK_DC_ADJUST_SAMPLE_CNT:RW:8:8:=0x10 PHY_CLK_DC_ADJUST_START:RW:0:6:=0x20
#define             DENALI_PHY_1070_DATA 0b00000000001000000000000000000000 // PHY_CLK_DC_INIT_DISABLE:RW+:24:1:=0x00 PHY_CLK_DC_ADJUST_0:RW+:16:8:=0x20 PHY_CLK_DC_CAL_START:RW+:8:1:=0x00 PHY_CLK_DC_CAL_POLARITY:RW:0:1:=0x00
#define             DENALI_PHY_1071_DATA 0b00000000000000010000000000000001 // PHY_AC_DCC_RXCAL_CTRL_GATE_DISABLE:RW_D:24:1:=0x00 PHY_MEMCLK_STATIC_TOG_DISABLE:RW:16:1:=0x01 PHY_MEMCLK_SW_TXIO_CTRL:RW:8:1:=0x00 PHY_MEMCLK_SW_TXPWR_CTRL:RW:0:1:=0x01
#define             DENALI_PHY_1073_DATA 0b00000000000100000000001100000010 // PHY_ADRCTL_MASTER_DELAY_START:RW+:16:11:=0x0010 PHY_ADRCTL_MASTER_DELAY_THRESHOLD_FACTOR:RW+:8:3:=0x03 PHY_ADRCTL_MASTER_DELAY_LESS_STEP:RW+:0:3:=0x02
#define             DENALI_PHY_1074_DATA 0b00000000001111100100001000001000 // PHY_ADRCTL_MASTER_DELAY_HALF_MEASURE:RW+:16:8:=0x3e PHY_ADRCTL_MASTER_DELAY_WAIT:RW+:8:8:=0x42 PHY_ADRCTL_MASTER_DELAY_STEP:RW+:0:6:=0x08
#define             DENALI_PHY_1075_DATA 0b00000001100000000000000110000000 // PHY_ACBIT1_SLAVE_DELAY_0:RW+:16:10:=0x0180 PHY_ACBIT0_SLAVE_DELAY_0:RW+:0:10:=0x0180
#define             DENALI_PHY_1076_DATA 0b00000001100000000000000110000000 // PHY_ACBIT3_SLAVE_DELAY_0:RW+:16:10:=0x0180 PHY_ACBIT2_SLAVE_DELAY_0:RW+:0:10:=0x0180
#define             DENALI_PHY_1077_DATA 0b00000001100000000000000110000000 // PHY_ACBIT1_SLAVE_DELAY_1:RW+:16:10:=0x0180 PHY_ACBIT0_SLAVE_DELAY_1:RW+:0:10:=0x0180
#define             DENALI_PHY_1078_DATA 0b00000001100000000000000110000000 // PHY_ACBIT3_SLAVE_DELAY_1:RW+:16:10:=0x0180 PHY_ACBIT2_SLAVE_DELAY_1:RW+:0:10:=0x0180
#define             DENALI_PHY_1079_DATA 0b00000001100000000000000110000000 // PHY_ACBIT1_SLAVE_DELAY_2:RW+:16:10:=0x0180 PHY_ACBIT0_SLAVE_DELAY_2:RW+:0:10:=0x0180
#define             DENALI_PHY_1080_DATA 0b00000001100000000000000110000000 // PHY_ACBIT3_SLAVE_DELAY_2:RW+:16:10:=0x0180 PHY_ACBIT2_SLAVE_DELAY_2:RW+:0:10:=0x0180
#define             DENALI_PHY_1081_DATA 0b00000000000000000000000110000000 // PHY_ACBIT0_SLAVE_DELAY_3:RW+:0:10:=0x0180
#define             DENALI_PHY_1082_DATA 0b00000000000000000000000110000000 // PHY_ACBIT1_SLAVE_DELAY_3:RW+:0:10:=0x0180
#define             DENALI_PHY_1083_DATA 0b00000000000000000000000110000000 // PHY_ACBIT2_SLAVE_DELAY_3:RW+:0:10:=0x0180
#define             DENALI_PHY_1084_DATA 0b00000000000000000000000110000000 // PHY_ACBIT3_SLAVE_DELAY_3:RW+:0:10:=0x0180
#define             DENALI_PHY_1090_DATA 0b00000000000000100000001010000000 // PHY_CSLVL_DLY_STEP:RW+:16:4:=0x02 PHY_CLK_DC_CAL_CLK_SEL:RW+:8:3:=0x02 PHY_CLK_DC_DM_THRSHLD:RW+:0:8:=0x80
#define             DENALI_PHY_1091_DATA 0b00000010000000000000000001000000 // PHY_CSLVL_CAPTURE_CNT:RW+:24:4:=0x02 PHY_SW_CSLVL_DVW_MIN_EN:RW+:16:1:=0x00 PHY_SW_CSLVL_DVW_MIN:RW+:0:9:=0x0040
#define             DENALI_PHY_1281_DATA 0b00000000000000000000000100000000 // PHY_RPTR_RESET_ENABLE:RW:24:1:=0x00 PHY_FREQ_SEL_INDEX:RW+:16:2:=0x00 PHY_FREQ_SEL_MULTICAST_EN:RW+:8:1:=0x01 PHY_FREQ_SEL_FROM_REGIF:RW_D:0:1:=0x00
#define             DENALI_PHY_1282_DATA 0b00000000000111000010000000000000 // PHY_LP4_BOOT_PAD_ACS_IO_CFG:RW:8:15:=0x1c20 PHY_LP4_BOOT_RX_PCLK_ACS_SELECT:RW:0:3:=0x00
#define             DENALI_PHY_1284_DATA 0b00000001000000000000000100000001 // PHY_DFI_PHYUPD_TYPE:RW:24:2:=0x01 PHY_LP4_BOOT_DISABLE:RW:16:1:=0x00 PHY_IF_CLK_INVERT_FOR_LOW_FREQ:RW_D:8:1:=0x01 PHY_MANUAL_UPDATE_PHYUPD_ENABLE:RW_D:0:1:=0x01
#define             DENALI_PHY_1285_DATA 0b00000000000000000000000000000001 // PHY_TOP_PWR_RDC_DISABLE:RW_D:24:1:=0x00 PHY_CONTINUOUS_CLK_CAL_UPDATE:RW:16:1:=0x00 SC_PHY_UPDATE_CLK_CAL_VALUES:WR:8:1:=0x00 PHY_LP4_ACTIVE:RW:0:1:=0x01
#define             DENALI_PHY_1286_DATA 0b00000000000001000000000100000001 // PHY_STATIC_TOG_CONTROL:RW:16:16:=0x0004 PHY_BYTE_DISABLE_STATIC_TOG_DISABLE:RW:8:1:=0x01 PHY_TOP_STATIC_TOG_DISABLE:RW:0:1:=0x01
#define             DENALI_PHY_1289_DATA 0b00000000000000000000000001100100 // PHY_PLL_WAIT:RW:0:8:=0x64
#define             DENALI_PHY_1292_DATA 0b00000000000100010100001000000000 // PHY_LP4_BOOT_PLL_CTRL:RW:8:13:=0x1b42 PHY_SET_DFI_INPUT_RST_PAD:RW_D:0:1:=0x00
#define             DENALI_PHY_1293_DATA 0b00000000000000010000000000100100 // PHY_USE_PLL_DSKEWCALLOCK:RW_D:16:1:=0x01 PHY_PLL_CTRL_OVERRIDE:RW:0:16:=0x0024
#define             DENALI_PHY_1294_DATA 0b00000000010100000000000001010000 // PHY_PLL_SPO_CAL_CTRL_1:RW_D:16:10:=0x0050 PHY_PLL_SPO_CAL_CTRL_0:RW_D:0:10:=0x0050
#define             DENALI_PHY_1301_DATA 0b00000001000001110000010100000001 // PHY_LS_IDLE_EN:RW:24:1:=0x01 PHY_LP_WAKEUP:RW:16:8:=0x07 PHY_TCKSRE_WAIT:RW:8:4:=0x05 PHY_LP4_BOOT_LOW_FREQ_SEL:RW:0:1:=0x01
#define             DENALI_PHY_1302_DATA 0b00000000000000000000000001010100 // PHY_LP_CTRLUPD_CNTR_CFG:RW:0:10:=0x0054
#define             DENALI_PHY_1303_DATA 0b00110010000000000100000010010110 // PHY_ACS_PCLK_CNTR_CFG:RW:24:7:=0x32 PHY_DS_EXIT_CTRL:RW:0:17:=0x004096
#define             DENALI_PHY_1304_DATA 0b00000000000000000000000000110010 // PHY_PAD_DS_PCLK_DIV:RW:8:3:=0x00 PHY_DS_PCLK_CNTR_CFG:RW:0:7:=0x32
#define             DENALI_PHY_1305_DATA 0b00000000000000000100010000010000 // PHY_PAD_FDBK_TERM:RW+:0:18:=0x004410
#define             DENALI_PHY_1306_DATA 0b00000000000000000100010000010000 // PHY_PAD_DATA_TERM:RW+:0:17:=0x004410
#define             DENALI_PHY_1307_DATA 0b00000000000000000100010000010000 // PHY_PAD_DQS_TERM:RW+:0:17:=0x004410
#define             DENALI_PHY_1308_DATA 0b00000000000000000100010000010000 // PHY_PAD_ADDR_TERM:RW+:0:18:=0x004410
#define             DENALI_PHY_1309_DATA 0b00000000000000000100010000010000 // PHY_PAD_CLK_TERM:RW+:0:18:=0x004410
#define             DENALI_PHY_1310_DATA 0b00000000000000000100010000010000 // PHY_PAD_CKE_TERM:RW+:0:18:=0x004410
#define             DENALI_PHY_1311_DATA 0b00000000000000000100010000010000 // PHY_PAD_RST_TERM:RW+:0:18:=0x004410
#define             DENALI_PHY_1312_DATA 0b00000000000000000100010000010000 // PHY_PAD_CS_TERM:RW+:0:18:=0x004410
#define             DENALI_PHY_1314_DATA 0b00000000000000000000000001100100 // PHY_CAL_START_0:WR:24:1:=0x00 PHY_CAL_CLEAR_0:WR:16:1:=0x00 PHY_CAL_MODE_0:RW:0:13:=0x0064
#define             DENALI_PHY_1316_DATA 0b00000000000000000000011000001000 // PHY_LP4_BOOT_CAL_CLK_SELECT_0:RW:8:3:=0x06 PHY_CAL_SAMPLE_WAIT_0:RW:0:8:=0x08
#define             DENALI_PHY_1322_DATA 0b00000011000000000000000000000000 // PHY_CAL_CPTR_CNT_0:RW:24:7:=0x03 PHY_CAL_RESULT7_OBS_0:RD:0:24:=0x000000
#define             DENALI_PHY_1326_DATA 0b00000100000100000010000000110101 // PHY_CAL_SLOPE_ADJ_0:RW_D:8:20:=0x041020 PHY_ADRCTL_PVT_MAP_0:RW:0:7:=0x35
#define             DENALI_PHY_1327_DATA 0b00000000000001000001000000100000 // PHY_CAL_SLOPE_ADJ_PASS2_0:RW_D:0:20:=0x041020
#define             DENALI_PHY_1328_DATA 0b00000001110010011000110010011000 // PHY_CAL_TWO_PASS_CFG_0:RW_D:0:25:=0x01c98c98
#define             DENALI_PHY_1329_DATA 0b00111111010000000000000000000000 // PHY_CAL_RANGE_PASS1_PU_MAX_DELTA_0:RW_D:24:6:=0x3f PHY_CAL_SW_CAL_CFG_0:RW:0:23:=0x400000
#define             DENALI_PHY_1330_DATA 0b00111111001111110001111100111111 // PHY_CAL_RANGE_PASS2_PD_MAX_DELTA_0:RW_D:24:6:=0x3f PHY_CAL_RANGE_PASS2_PU_MAX_DELTA_0:RW_D:16:6:=0x3f PHY_CAL_RANGE_PASS1_RX_MAX_DELTA_0:RW_D:8:5:=0x1f PHY_CAL_RANGE_PASS1_PD_MAX_DELTA_0:RW_D:0:6:=0x3f
#define             DENALI_PHY_1331_DATA 0b00000000000000000000000000011111 // PHY_CAL_RANGE_PASS1_RX_MIN_DELTA_0:RW:24:5:=0x00 PHY_CAL_RANGE_PASS1_PD_MIN_DELTA_0:RW:16:6:=0x00 PHY_CAL_RANGE_PASS1_PU_MIN_DELTA_0:RW:8:6:=0x00 PHY_CAL_RANGE_PASS2_RX_MAX_DELTA_0:RW_D:0:5:=0x1f
#define             DENALI_PHY_1334_DATA 0b01110110010101000011001000010000 // PHY_DATA_BYTE_ORDER_SEL:RW:0:32:=0x76543210
#define             DENALI_PHY_1335_DATA 0b00000000000001110000000010011000 // PHY_ERR_MASK_EN:RW:24:3:=0x00 PHY_INIT_UPDATE_CONFIG:RW:16:3:=0x07 PHY_ADRCTL_MSTR_DLY_ENC_SEL:RW:8:2:=0x00 PHY_DATA_BYTE_ORDER_SEL_HIGH:RW:0:8:=0x98
#define             DENALI_PHY_1342_DATA 0b00000000000000000000000000000010 // PHY_DS_INIT_COMPLETE_OBS:RD:24:4:=0x00 PHY_AC_INIT_COMPLETE_OBS:RD:8:12:=0x0000 PHY_DLL_RST_EN:RW_D:0:2:=0x02
#define             DENALI_PHY_1346_DATA 0b00000000000000100001110000100000 // PHY_PAD_ACS_RX_PCLK_CLK_SEL:RW+:16:3:=0x02 PHY_PAD_ACS_IO_CFG:RW+:0:15:=0x1c20
#define             DENALI_PHY_1348_DATA 0b00000000000000000001000101000010 // PHY_LOW_FREQ_SEL:RW+:16:1:=0x00 PHY_PLL_CTRL:RW+:0:13:=0x1142
#define             DENALI_PHY_1349_DATA 0b00000000000000000000000100000000 // PHY_PAD_VREF_CTRL_AC:RW:0:13:=0x0100
#define             DENALI_PHY_1350_DATA 0b00000000000000110000000001000100 // PHY_PAD_FDBK_DRIVE:RW+:0:30:=0x00030044
#define             DENALI_PHY_1351_DATA 0b00000000000000110000000000001000 // PHY_PAD_FDBK_DRIVE2:RW+:0:20:=0x030008
#define             DENALI_PHY_1352_DATA 0b00000000000000000000000110000000 // PHY_PAD_DATA_DRIVE:RW+:0:31:=0x00000180
#define             DENALI_PHY_1354_DATA 0b00000000000000000000000110000000 // PHY_PAD_DQS_DRIVE:RW+:0:32:=0x00000180
#define             DENALI_PHY_1356_DATA 0b00000000000000011000000000010001 // PHY_PAD_ADDR_DRIVE:RW+:0:30:=0x00018011
#define             DENALI_PHY_1357_DATA 0b00000000100010011111111100000000 // PHY_PAD_ADDR_DRIVE2:RW+:0:29:=0x0089ff00
#define             DENALI_PHY_1358_DATA 0b00000000000000011000000001000100 // PHY_PAD_CLK_DRIVE:RW+:0:32:=0x00018044
#define             DENALI_PHY_1359_DATA 0b00000000000000000100000000010001 // PHY_PAD_CLK_DRIVE2:RW+:0:20:=0x004011
#define             DENALI_PHY_1360_DATA 0b00000000000000011000000000010001 // PHY_PAD_CKE_DRIVE:RW+:0:30:=0x00018011
#define             DENALI_PHY_1361_DATA 0b00000000100010011111111100000000 // PHY_PAD_CKE_DRIVE2:RW+:0:29:=0x0089ff00
#define             DENALI_PHY_1362_DATA 0b00000000000000011000000000010001 // PHY_PAD_RST_DRIVE:RW+:0:30:=0x00018011
#define             DENALI_PHY_1363_DATA 0b00000000100010011111111100000000 // PHY_PAD_RST_DRIVE2:RW+:0:29:=0x0089ff00
#define             DENALI_PHY_1364_DATA 0b00000000000000011000000000010001 // PHY_PAD_CS_DRIVE:RW+:0:30:=0x00018011
#define             DENALI_PHY_1365_DATA 0b00000000100010011111111100000000 // PHY_PAD_CS_DRIVE2:RW+:0:29:=0x0089ff00
#define             DENALI_PHY_1366_DATA 0b00100000000001000000000000000010 // PHY_CAL_SETTLING_PRD_0:RW+:24:7:=0x20 PHY_CAL_VREF_SWITCH_TIMER_0:RW+:8:16:=0x0400 PHY_CAL_CLK_SELECT_0:RW+:0:3:=0x02
//* ********************************************************
//* The below are used only for simulation phy purposes.
//* Please ignore if using integrated Cadence PHY.
//* SimulationValues {{{
//* ********************************************************
//#define SIM_PHY_VALS_DEFINED 1 // Global define for simulation
//#define                        SMALL_TREF_ENABLE 8'h0 // CTL
//#define                                  MR8_VAL 8'h18 // CTL
//#define                                  MR0_VAL 8'h0 // CTL
//#define                            ODT_RD_TIMING 6'h0 // CTL
//#define                                  TAC_MIN 6'h0 // CTL
//#define                                  TAC_MAX 6'h0 // CTL
//#define               LPDDR1_PD_CLK_GATE_DISABLE 1'h0 // CTL
//#define                          LPDDR1_ATTACHED 1'h0 // CTL
//* ********************************************************
//* SimulationValues }}}
//* ********************************************************
