
================================================================================
Test: lib_bench.tb_top_fpga.test_led_and_switches_toggling_a2b53afc48af32063c4642ec9bbb899e0574a5b7
Path: test_output/lib_bench.tb_top_fpga.test_led_and_switches_toggling_a2b53afc48af32063c4642ec9bbb899e0574a5b7/output.txt
================================================================================

Seed for lib_bench.tb_top_fpga.test_led_and_switches_toggling: dd0712b6f6ca5d0b
/usr/local/bin/nvc --work=lib_bench:/home/tim/projects/uart/vunit_out/nvc/libraries/lib_bench --std=2008 --map=vunit_lib:/home/tim/projects/uart/vunit_out/nvc/libraries/vunit_lib --map=osvvm:/home/tim/projects/uart/vunit_out/nvc/libraries/osvvm --map=olo:/home/tim/projects/uart/vunit_out/nvc/libraries/olo --map=lib_rtl:/home/tim/projects/uart/vunit_out/nvc/libraries/lib_rtl --map=lib_bench:/home/tim/projects/uart/vunit_out/nvc/libraries/lib_bench --map=unisim:/home/tim/.nvc/lib/unisim.08 --map=unifast:/home/tim/.nvc/lib/unifast.08 -H 64m --ieee-warnings=off-at-0 -e --cover-spec=/home/tim/projects/uart/bench/top_fpga/coverage.spec --cover=statement,branch,expression,fsm-state,count-from-undefined,exclude-unreachable --cover-file=/home/tim/projects/uart/vunit_out/test_output/lib_bench.tb_top_fpga.test_led_and_switches_toggling_a2b53afc48af32063c4642ec9bbb899e0574a5b7/coverage.ncdb tb_top_fpga-tb_top_fpga_arch '-grunner_cfg=active python runner : true,enabled_test_cases : test_led_and_switches_toggling,output path : /home/tim/projects/uart/vunit_out/test_output/lib_bench.tb_top_fpga.test_led_and_switches_toggling_a2b53afc48af32063c4642ec9bbb899e0574a5b7/,seed : dd0712b6f6ca5d0b,tb path : /home/tim/projects/uart/bench/top_fpga/test/,use_color : true' --no-save --jit -r --exit-severity=error
               0 ms - default              -    INFO -
               0 ms - default              -    INFO - -----------------------------------------------------------------------------
               0 ms - default              -    INFO -  Checking register REG_LED characteristics (read-write)
               0 ms - default              -    INFO - -----------------------------------------------------------------------------
               0 ms - default              -    INFO -
               0 ms - default              -    INFO - DUT has been reset.
               0 ms - default              -    INFO -
               0 ms - default              -    INFO - Checking register REG_LED value after reset
               0 ms - default              -    INFO - Reading value from register REG_LED at address 0xEF
               0 ms - check                -    PASS - Check register REG_LED: expected 0x0001, got 0x0001 - Got 0000_0000_0000_0001 (1).
               0 ms - default              -    INFO -
               0 ms - default              -    INFO - Checking register REG_LED is in read-write
               0 ms - default              -    INFO - Writing value 0xFFFE to register REG_LED at address 0xEF
               1 ms - default              -    INFO - Reading value from register REG_LED at address 0xEF
               2 ms - check                -    PASS - Check register REG_LED: expected 0x0000, got 0x0000 - Got 0000_0000_0000_0000 (0).
               2 ms - default              -    INFO -
               2 ms - default              -    INFO - -----------------------------------------------------------------------------
               2 ms - default              -    INFO -  Toggling led_0 register
               2 ms - default              -    INFO - -----------------------------------------------------------------------------
               2 ms - default              -    INFO -
               2 ms - default              -    INFO - Writing value 0x0001 to register REG_LED at address 0xEF
               4 ms - check                -    PASS - Ensuring tb_pad_o_led_0 stable at '1' during 0.7 ms - Got true.
               4 ms - default              -    INFO -
               4 ms - default              -    INFO - Writing value 0x0000 to register REG_LED at address 0xEF
               7 ms - check                -    PASS - Ensuring tb_pad_o_led_0 stable at '0' 2.3 ms - Got true.
               7 ms - default              -    INFO -
               7 ms - default              -    INFO - Writing value 0x0001 to register REG_LED at address 0xEF
              10 ms - check                -    PASS - Ensuring tb_pad_o_led_0 stable at '1' during 1.8 ms - Got true.
              10 ms - default              -    INFO -
              10 ms - default              -    INFO - -----------------------------------------------------------------------------
              10 ms - default              -    INFO -  Checking register REG_SWITCHES characteristics (read-only)
              10 ms - default              -    INFO - -----------------------------------------------------------------------------
              10 ms - default              -    INFO -
              10 ms - default              -    INFO - DUT has been reset.
              10 ms - default              -    INFO -
              10 ms - default              -    INFO - Checking register REG_SWITCHES value after reset
              10 ms - default              -    INFO - Reading value from register REG_SWITCHES at address 0xB1
              11 ms - check                -    PASS - Check register REG_SWITCHES: expected 0x0000, got 0x0000 - Got 0000_0000_0000_0000 (0).
              11 ms - default              -    INFO -
              11 ms - default              -    INFO - Checking register REG_SWITCHES is in read-only
              11 ms - default              -    INFO - Writing value 0xFFFF to register REG_SWITCHES at address 0xB1
              11 ms - default              -    INFO - Reading value from register REG_SWITCHES at address 0xB1
              12 ms - check                -    PASS - Check register REG_SWITCHES: expected 0x0000, got 0x0000 - Got 0000_0000_0000_0000 (0).
              12 ms - default              -    INFO -
              12 ms - default              -    INFO - -----------------------------------------------------------------------------
              12 ms - default              -    INFO -  Toggling input switches - Testing combinations
              12 ms - default              -    INFO - -----------------------------------------------------------------------------
              12 ms - default              -    INFO -
              12 ms - default              -    INFO - Testing combination : SW2='0' SW1='0' SW0='0'
              12 ms - default              -    INFO - Reading value from register REG_SWITCHES at address 0xB1
              13 ms - check                -    PASS - Check register REG_SWITCHES: expected 0x0000, got 0x0000 - Got 0000_0000_0000_0000 (0).
              13 ms - default              -    INFO -
              13 ms - default              -    INFO - Testing combination : SW2='0' SW1='0' SW0='1'
              13 ms - default              -    INFO - Reading value from register REG_SWITCHES at address 0xB1
              14 ms - check                -    PASS - Check register REG_SWITCHES: expected 0x0001, got 0x0001 - Got 0000_0000_0000_0001 (1).
              14 ms - default              -    INFO -
              14 ms - default              -    INFO - Testing combination : SW2='0' SW1='1' SW0='0'
              14 ms - default              -    INFO - Reading value from register REG_SWITCHES at address 0xB1
              14 ms - check                -    PASS - Check register REG_SWITCHES: expected 0x0002, got 0x0002 - Got 0000_0000_0000_0010 (2).
              14 ms - default              -    INFO -
              14 ms - default              -    INFO - Testing combination : SW2='0' SW1='1' SW0='1'
              14 ms - default              -    INFO - Reading value from register REG_SWITCHES at address 0xB1
              15 ms - check                -    PASS - Check register REG_SWITCHES: expected 0x0003, got 0x0003 - Got 0000_0000_0000_0011 (3).
              15 ms - default              -    INFO -
              15 ms - default              -    INFO - Testing combination : SW2='1' SW1='0' SW0='0'
              15 ms - default              -    INFO - Reading value from register REG_SWITCHES at address 0xB1
              16 ms - check                -    PASS - Check register REG_SWITCHES: expected 0x0004, got 0x0004 - Got 0000_0000_0000_0100 (4).
              16 ms - default              -    INFO -
              16 ms - default              -    INFO - Testing combination : SW2='1' SW1='0' SW0='1'
              16 ms - default              -    INFO - Reading value from register REG_SWITCHES at address 0xB1
              17 ms - check                -    PASS - Check register REG_SWITCHES: expected 0x0005, got 0x0005 - Got 0000_0000_0000_0101 (5).
              17 ms - default              -    INFO -
              17 ms - default              -    INFO - Testing combination : SW2='1' SW1='1' SW0='0'
              17 ms - default              -    INFO - Reading value from register REG_SWITCHES at address 0xB1
              18 ms - check                -    PASS - Check register REG_SWITCHES: expected 0x0006, got 0x0006 - Got 0000_0000_0000_0110 (6).
              18 ms - default              -    INFO -
              18 ms - default              -    INFO - Testing combination : SW2='1' SW1='1' SW0='1'
              18 ms - default              -    INFO - Reading value from register REG_SWITCHES at address 0xB1
              18 ms - check                -    PASS - Check register REG_SWITCHES: expected 0x0007, got 0x0007 - Got 0000_0000_0000_0111 (7).
** Note: 18820215ns+13: STOP called with status 0
   Procedure STOP [INTEGER] at ../lib/std.08/env-body.vhd:27
   Procedure STOP [INTEGER] at /home/tim/projects/uart/.venv/lib/python3.12/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd:13
   Procedure STOP [NATURAL] at /home/tim/projects/uart/.venv/lib/python3.12/site-packages/vunit/vhdl/core/src/core_pkg.vhd:131
   Procedure TEST_RUNNER_CLEANUP [RUNNER_SYNC_T, BOOLEAN, BOOLEAN, BOOLEAN, BOOLEAN] at /home/tim/projects/uart/.venv/lib/python3.12/site-packages/vunit/vhdl/run/src/run.vhd:133
   Process :tb_top_fpga:p_test_runner at /home/tim/projects/uart/bench/top_fpga/test/tb_top_fpga.vhd:354

================================================================================
Test: lib_bench.tb_top_fpga.test_spi_a0e392299c2fc654cf961b8b102afee5aeb57a45
Path: test_output/lib_bench.tb_top_fpga.test_spi_a0e392299c2fc654cf961b8b102afee5aeb57a45/output.txt
================================================================================

Seed for lib_bench.tb_top_fpga.test_spi: b594fb75203e75c6
/usr/local/bin/nvc --work=lib_bench:/home/tim/projects/uart/vunit_out/nvc/libraries/lib_bench --std=2008 --map=vunit_lib:/home/tim/projects/uart/vunit_out/nvc/libraries/vunit_lib --map=osvvm:/home/tim/projects/uart/vunit_out/nvc/libraries/osvvm --map=olo:/home/tim/projects/uart/vunit_out/nvc/libraries/olo --map=lib_rtl:/home/tim/projects/uart/vunit_out/nvc/libraries/lib_rtl --map=lib_bench:/home/tim/projects/uart/vunit_out/nvc/libraries/lib_bench --map=unisim:/home/tim/.nvc/lib/unisim.08 --map=unifast:/home/tim/.nvc/lib/unifast.08 -H 64m --ieee-warnings=off-at-0 -e --cover-spec=/home/tim/projects/uart/bench/top_fpga/coverage.spec --cover=statement,branch,expression,fsm-state,count-from-undefined,exclude-unreachable --cover-file=/home/tim/projects/uart/vunit_out/test_output/lib_bench.tb_top_fpga.test_spi_a0e392299c2fc654cf961b8b102afee5aeb57a45/coverage.ncdb tb_top_fpga-tb_top_fpga_arch '-grunner_cfg=active python runner : true,enabled_test_cases : test_spi,output path : /home/tim/projects/uart/vunit_out/test_output/lib_bench.tb_top_fpga.test_spi_a0e392299c2fc654cf961b8b102afee5aeb57a45/,seed : b594fb75203e75c6,tb path : /home/tim/projects/uart/bench/top_fpga/test/,use_color : true' --no-save --jit -r --exit-severity=error
               0 ms - default              -    INFO -
               0 ms - default              -    INFO - -----------------------------------------------------------------------------
               0 ms - default              -    INFO -  Testing SPI TX and RX registers
               0 ms - default              -    INFO - -----------------------------------------------------------------------------
               0 ms - default              -    INFO -
               0 ms - default              -    INFO - DUT has been reset.
               0 ms - default              -    INFO -
               0 ms - default              -    INFO - Checking register REG_SPI_TX value after reset
               0 ms - default              -    INFO - Reading value from register REG_SPI_TX at address 0x06
               0 ms - check                -    PASS - Check register REG_SPI_TX: expected 0x0000, got 0x0000 - Got 0000_0000_0000_0000 (0).
               0 ms - default              -    INFO -
               0 ms - default              -    INFO - Checking register REG_SPI_RX value after reset
               0 ms - default              -    INFO - Reading value from register REG_SPI_RX at address 0x07
               1 ms - check                -    PASS - Check register REG_SPI_RX: expected 0x0000, got 0x0000 - Got 0000_0000_0000_0000 (0).
               1 ms - default              -    INFO -
               1 ms - default              -    INFO - Checking register REG_SPI_RX is in read-only
               1 ms - default              -    INFO - Writing value 0xFFFF to register REG_SPI_RX at address 0x07
               2 ms - default              -    INFO - Reading value from register REG_SPI_RX at address 0x07
               3 ms - check                -    PASS - Check register REG_SPI_RX: expected 0x0000, got 0x0000 - Got 0000_0000_0000_0000 (0).
               3 ms - default              -    INFO -
               3 ms - default              -    INFO - Checking register REG_SPI_TX is in read-write
               3 ms - default              -    INFO - Writing value 0xFFFF to register REG_SPI_TX at address 0x06
               3 ms - default              -    INFO - Reading value from register REG_SPI_TX at address 0x06
               4 ms - check                -    PASS - Check register REG_SPI_TX: expected 0x01FF, got 0x01FF - Got 0000_0001_1111_1111 (511).
               4 ms - check                -    PASS - MOSI Verification: Slave received correct data from Master - Got 1111_1111 (255).
               4 ms - default              -    INFO -
               4 ms - default              -    INFO - -----------------------------------------------------------------------------
               4 ms - default              -    INFO -  Testing SPI output
               4 ms - default              -    INFO - -----------------------------------------------------------------------------
               4 ms - default              -    INFO -
               4 ms - default              -    INFO - DUT has been reset.
               4 ms - default              -    INFO -
               4 ms - default              -    INFO - Checking SPI transaction is correct.
               4 ms - default              -    INFO - Sending value 0x55 to SPI master
               4 ms - default              -    INFO - Writing value 0x0000 to register REG_SPI_TX at address 0x06
               5 ms - default              -    INFO - Writing value 0x0155 to register REG_SPI_TX at address 0x06
               6 ms - check                -    PASS - MOSI Verification: Slave received correct data from Master - Got 0101_0101 (85).
               6 ms - default              -    INFO - Reading value from register REG_SPI_RX at address 0x07
               7 ms - check                -    PASS - Check register REG_SPI_RX: expected 0x0055, got 0x0055 - Got 0000_0000_0101_0101 (85).
               7 ms - default              -    INFO -
               7 ms - default              -    INFO - Checking SPI transaction is correct.
               7 ms - default              -    INFO - Sending value 0xAB to SPI master
               7 ms - default              -    INFO - Writing value 0x0000 to register REG_SPI_TX at address 0x06
               7 ms - default              -    INFO - Writing value 0x01AB to register REG_SPI_TX at address 0x06
               8 ms - check                -    PASS - MOSI Verification: Slave received correct data from Master - Got 1010_1011 (171).
               8 ms - default              -    INFO - Reading value from register REG_SPI_RX at address 0x07
               9 ms - check                -    PASS - Check register REG_SPI_RX: expected 0x00AB, got 0x00AB - Got 0000_0000_1010_1011 (171).
               9 ms - default              -    INFO -
               9 ms - default              -    INFO - Checking SPI transaction is correct.
               9 ms - default              -    INFO - Sending value 0x1E to SPI master
               9 ms - default              -    INFO - Writing value 0x0000 to register REG_SPI_TX at address 0x06
              10 ms - default              -    INFO - Writing value 0x011E to register REG_SPI_TX at address 0x06
              10 ms - check                -    PASS - MOSI Verification: Slave received correct data from Master - Got 0001_1110 (30).
              10 ms - default              -    INFO - Reading value from register REG_SPI_RX at address 0x07
              11 ms - check                -    PASS - Check register REG_SPI_RX: expected 0x001E, got 0x001E - Got 0000_0000_0001_1110 (30).
              11 ms - default              -    INFO -
              11 ms - default              -    INFO - -----------------------------------------------------------------------------
              11 ms - default              -    INFO -  Testing SPI timings
              11 ms - default              -    INFO - -----------------------------------------------------------------------------
              11 ms - default              -    INFO -
              11 ms - default              -    INFO - Checking SPI timings.
              11 ms - default              -    INFO - Sending value 0x55 to SPI master
              11 ms - default              -    INFO - Writing value 0x0000 to register REG_SPI_TX at address 0x06
              12 ms - default              -    INFO - Writing value 0x0155 to register REG_SPI_TX at address 0x06
              13 ms - check                -    PASS - Time:         1 us  |  Range:         1 us +/-      10 ns
              13 ms - check                -    PASS - Time:         1 us  |  Range:         1 us +/-      10 ns
              13 ms - check                -    PASS - Time:         1 us  |  Range:         1 us +/-      10 ns
              13 ms - check                -    PASS - Time:         1 us  |  Range:         1 us +/-      10 ns
              13 ms - check                -    PASS - Time:         1 us  |  Range:         1 us +/-      10 ns
              13 ms - check                -    PASS - Time:         1 us  |  Range:         1 us +/-      10 ns
              13 ms - check                -    PASS - Time:         1 us  |  Range:         1 us +/-      10 ns
              13 ms - check                -    PASS - Time:         7 us  |  Range:         7 us +/-      70 ns
              13 ms - default              -    INFO -
              13 ms - default              -    INFO - Checking SPI timings.
              13 ms - default              -    INFO - Sending value 0xAB to SPI master
              13 ms - default              -    INFO - Writing value 0x0000 to register REG_SPI_TX at address 0x06
              14 ms - default              -    INFO - Writing value 0x01AB to register REG_SPI_TX at address 0x06
              14 ms - check                -    PASS - Time:         1 us  |  Range:         1 us +/-      10 ns
              14 ms - check                -    PASS - Time:         1 us  |  Range:         1 us +/-      10 ns
              14 ms - check                -    PASS - Time:         1 us  |  Range:         1 us +/-      10 ns
              14 ms - check                -    PASS - Time:         1 us  |  Range:         1 us +/-      10 ns
              14 ms - check                -    PASS - Time:         1 us  |  Range:         1 us +/-      10 ns
              14 ms - check                -    PASS - Time:         1 us  |  Range:         1 us +/-      10 ns
              14 ms - check                -    PASS - Time:         1 us  |  Range:         1 us +/-      10 ns
              14 ms - check                -    PASS - Time:         7 us  |  Range:         7 us +/-      70 ns
** Note: 14834320555360fs+10: STOP called with status 0
   Procedure STOP [INTEGER] at ../lib/std.08/env-body.vhd:27
   Procedure STOP [INTEGER] at /home/tim/projects/uart/.venv/lib/python3.12/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd:13
   Procedure STOP [NATURAL] at /home/tim/projects/uart/.venv/lib/python3.12/site-packages/vunit/vhdl/core/src/core_pkg.vhd:131
   Procedure TEST_RUNNER_CLEANUP [RUNNER_SYNC_T, BOOLEAN, BOOLEAN, BOOLEAN, BOOLEAN] at /home/tim/projects/uart/.venv/lib/python3.12/site-packages/vunit/vhdl/run/src/run.vhd:133
   Process :tb_top_fpga:p_test_runner at /home/tim/projects/uart/bench/top_fpga/test/tb_top_fpga.vhd:354

================================================================================
Test: lib_bench.tb_top_fpga.test_top_fpga_registers_df5443ecc7ccc4c7ae34465f4aa821c9c736339e
Path: test_output/lib_bench.tb_top_fpga.test_top_fpga_registers_df5443ecc7ccc4c7ae34465f4aa821c9c736339e/output.txt
================================================================================

Seed for lib_bench.tb_top_fpga.test_top_fpga_registers: 40dbccf13ce8238b
/usr/local/bin/nvc --work=lib_bench:/home/tim/projects/uart/vunit_out/nvc/libraries/lib_bench --std=2008 --map=vunit_lib:/home/tim/projects/uart/vunit_out/nvc/libraries/vunit_lib --map=osvvm:/home/tim/projects/uart/vunit_out/nvc/libraries/osvvm --map=olo:/home/tim/projects/uart/vunit_out/nvc/libraries/olo --map=lib_rtl:/home/tim/projects/uart/vunit_out/nvc/libraries/lib_rtl --map=lib_bench:/home/tim/projects/uart/vunit_out/nvc/libraries/lib_bench --map=unisim:/home/tim/.nvc/lib/unisim.08 --map=unifast:/home/tim/.nvc/lib/unifast.08 -H 64m --ieee-warnings=off-at-0 -e --cover-spec=/home/tim/projects/uart/bench/top_fpga/coverage.spec --cover=statement,branch,expression,fsm-state,count-from-undefined,exclude-unreachable --cover-file=/home/tim/projects/uart/vunit_out/test_output/lib_bench.tb_top_fpga.test_top_fpga_registers_df5443ecc7ccc4c7ae34465f4aa821c9c736339e/coverage.ncdb tb_top_fpga-tb_top_fpga_arch '-grunner_cfg=active python runner : true,enabled_test_cases : test_top_fpga_registers,output path : /home/tim/projects/uart/vunit_out/test_output/lib_bench.tb_top_fpga.test_top_fpga_registers_df5443ecc7ccc4c7ae34465f4aa821c9c736339e/,seed : 40dbccf13ce8238b,tb path : /home/tim/projects/uart/bench/top_fpga/test/,use_color : true' --no-save --jit -r --exit-severity=error
               0 ms - default              -    INFO -
               0 ms - default              -    INFO - DUT has been reset.
               0 ms - default              -    INFO -
               0 ms - default              -    INFO - -----------------------------------------------------------------------------
               0 ms - default              -    INFO -  Checking default register values
               0 ms - default              -    INFO - -----------------------------------------------------------------------------
               0 ms - default              -    INFO -
               0 ms - default              -    INFO - Checking register REG_GIT_ID_MSB value after reset
               0 ms - default              -    INFO - Reading value from register REG_GIT_ID_MSB at address 0x00
               0 ms - check                -    PASS - Check register REG_GIT_ID_MSB: expected 0x1234, got 0x1234 - Got 0001_0010_0011_0100 (4660).
               0 ms - default              -    INFO -
               0 ms - default              -    INFO - Checking register REG_GIT_ID_LSB value after reset
               0 ms - default              -    INFO - Reading value from register REG_GIT_ID_LSB at address 0x01
               1 ms - check                -    PASS - Check register REG_GIT_ID_LSB: expected 0x5678, got 0x5678 - Got 0101_0110_0111_1000 (22136).
               1 ms - default              -    INFO -
               1 ms - default              -    INFO - Checking register REG_12 value after reset
               1 ms - default              -    INFO - Reading value from register REG_12 at address 0x02
               2 ms - check                -    PASS - Check register REG_12: expected 0x1212, got 0x1212 - Got 0001_0010_0001_0010 (4626).
               2 ms - default              -    INFO -
               2 ms - default              -    INFO - Checking register REG_34 value after reset
               2 ms - default              -    INFO - Reading value from register REG_34 at address 0x03
               3 ms - check                -    PASS - Check register REG_34: expected 0x3434, got 0x3434 - Got 0011_0100_0011_0100 (13364).
               3 ms - default              -    INFO -
               3 ms - default              -    INFO - Checking register REG_56 value after reset
               3 ms - default              -    INFO - Reading value from register REG_56 at address 0x04
               3 ms - check                -    PASS - Check register REG_56: expected 0x5656, got 0x5656 - Got 0101_0110_0101_0110 (22102).
               3 ms - default              -    INFO -
               3 ms - default              -    INFO - Checking register REG_78 value after reset
               3 ms - default              -    INFO - Reading value from register REG_78 at address 0x05
               4 ms - check                -    PASS - Check register REG_78: expected 0x7878, got 0x7878 - Got 0111_1000_0111_1000 (30840).
               4 ms - default              -    INFO -
               4 ms - default              -    INFO - Checking register REG_9A value after reset
               4 ms - default              -    INFO - Reading value from register REG_9A at address 0xAB
               5 ms - check                -    PASS - Check register REG_9A: expected 0x9A9A, got 0x9A9A - Got 1001_1010_1001_1010 (39578).
               5 ms - default              -    INFO -
               5 ms - default              -    INFO - Checking register REG_CD value after reset
               5 ms - default              -    INFO - Reading value from register REG_CD at address 0xAC
               6 ms - check                -    PASS - Check register REG_CD: expected 0xCDCD, got 0xCDCD - Got 1100_1101_1100_1101 (52685).
               6 ms - default              -    INFO -
               6 ms - default              -    INFO - Checking register REG_EF value after reset
               6 ms - default              -    INFO - Reading value from register REG_EF at address 0xDC
               7 ms - check                -    PASS - Check register REG_EF: expected 0xEFEF, got 0xEFEF - Got 1110_1111_1110_1111 (61423).
               7 ms - default              -    INFO -
               7 ms - default              -    INFO - Checking register REG_16_BITS value after reset
               7 ms - default              -    INFO - Reading value from register REG_16_BITS at address 0xFF
               7 ms - check                -    PASS - Check register REG_16_BITS: expected 0x0000, got 0x0000 - Got 0000_0000_0000_0000 (0).
               7 ms - default              -    INFO -
               7 ms - default              -    INFO - Checking register REG_DEAD value after reset
               7 ms - default              -    INFO - Reading value from register REG_DEAD at address 0xCC
               8 ms - check                -    PASS - Check register REG_DEAD: expected 0xDEAD, got 0xDEAD - Got 1101_1110_1010_1101 (57005).
               8 ms - default              -    INFO -
               8 ms - default              -    INFO - -----------------------------------------------------------------------------
               8 ms - default              -    INFO -  Checking read-only registers
               8 ms - default              -    INFO - -----------------------------------------------------------------------------
               8 ms - default              -    INFO -
               8 ms - default              -    INFO - Checking register REG_GIT_ID_MSB is in read-only
               8 ms - default              -    INFO - Writing value 0xEDCB to register REG_GIT_ID_MSB at address 0x00
               9 ms - default              -    INFO - Reading value from register REG_GIT_ID_MSB at address 0x00
              10 ms - check                -    PASS - Check register REG_GIT_ID_MSB: expected 0x1234, got 0x1234 - Got 0001_0010_0011_0100 (4660).
              10 ms - default              -    INFO -
              10 ms - default              -    INFO - Checking register REG_GIT_ID_LSB is in read-only
              10 ms - default              -    INFO - Writing value 0xA987 to register REG_GIT_ID_LSB at address 0x01
              10 ms - default              -    INFO - Reading value from register REG_GIT_ID_LSB at address 0x01
              11 ms - check                -    PASS - Check register REG_GIT_ID_LSB: expected 0x5678, got 0x5678 - Got 0101_0110_0111_1000 (22136).
              11 ms - default              -    INFO -
              11 ms - default              -    INFO - Checking register REG_12 is in read-only
              11 ms - default              -    INFO - Writing value 0xEDED to register REG_12 at address 0x02
              12 ms - default              -    INFO - Reading value from register REG_12 at address 0x02
              13 ms - check                -    PASS - Check register REG_12: expected 0x1212, got 0x1212 - Got 0001_0010_0001_0010 (4626).
              13 ms - default              -    INFO -
              13 ms - default              -    INFO - Checking register REG_34 is in read-only
              13 ms - default              -    INFO - Writing value 0xCBCB to register REG_34 at address 0x03
              14 ms - default              -    INFO - Reading value from register REG_34 at address 0x03
              14 ms - check                -    PASS - Check register REG_34: expected 0x3434, got 0x3434 - Got 0011_0100_0011_0100 (13364).
              14 ms - default              -    INFO -
              14 ms - default              -    INFO - Checking register REG_56 is in read-only
              14 ms - default              -    INFO - Writing value 0xA9A9 to register REG_56 at address 0x04
              15 ms - default              -    INFO - Reading value from register REG_56 at address 0x04
              16 ms - check                -    PASS - Check register REG_56: expected 0x5656, got 0x5656 - Got 0101_0110_0101_0110 (22102).
              16 ms - default              -    INFO -
              16 ms - default              -    INFO - Checking register REG_78 is in read-only
              16 ms - default              -    INFO - Writing value 0x8787 to register REG_78 at address 0x05
              17 ms - default              -    INFO - Reading value from register REG_78 at address 0x05
              17 ms - check                -    PASS - Check register REG_78: expected 0x7878, got 0x7878 - Got 0111_1000_0111_1000 (30840).
              17 ms - default              -    INFO -
              17 ms - default              -    INFO - Checking register REG_9A is in read-only
              17 ms - default              -    INFO - Writing value 0x6565 to register REG_9A at address 0xAB
              18 ms - default              -    INFO - Reading value from register REG_9A at address 0xAB
              19 ms - check                -    PASS - Check register REG_9A: expected 0x9A9A, got 0x9A9A - Got 1001_1010_1001_1010 (39578).
              19 ms - default              -    INFO -
              19 ms - default              -    INFO - Checking register REG_CD is in read-only
              19 ms - default              -    INFO - Writing value 0x3232 to register REG_CD at address 0xAC
              20 ms - default              -    INFO - Reading value from register REG_CD at address 0xAC
              20 ms - check                -    PASS - Check register REG_CD: expected 0xCDCD, got 0xCDCD - Got 1100_1101_1100_1101 (52685).
              20 ms - default              -    INFO -
              20 ms - default              -    INFO - Checking register REG_EF is in read-only
              20 ms - default              -    INFO - Writing value 0x1010 to register REG_EF at address 0xDC
              21 ms - default              -    INFO - Reading value from register REG_EF at address 0xDC
              22 ms - check                -    PASS - Check register REG_EF: expected 0xEFEF, got 0xEFEF - Got 1110_1111_1110_1111 (61423).
              22 ms - default              -    INFO -
              22 ms - default              -    INFO - Checking register REG_DEAD is in read-only
              22 ms - default              -    INFO - Writing value 0x2152 to register REG_DEAD at address 0xCC
              23 ms - default              -    INFO - Reading value from register REG_DEAD at address 0xCC
              24 ms - check                -    PASS - Check register REG_DEAD: expected 0xDEAD, got 0xDEAD - Got 1101_1110_1010_1101 (57005).
              24 ms - default              -    INFO -
              24 ms - default              -    INFO - -----------------------------------------------------------------------------
              24 ms - default              -    INFO -  Checking read-write registers
              24 ms - default              -    INFO - -----------------------------------------------------------------------------
              24 ms - default              -    INFO -
              24 ms - default              -    INFO - Checking register REG_16_BITS is in read-write
              24 ms - default              -    INFO - Writing value 0xFFFF to register REG_16_BITS at address 0xFF
              24 ms - default              -    INFO - Reading value from register REG_16_BITS at address 0xFF
              25 ms - check                -    PASS - Check register REG_16_BITS: expected 0xFFFF, got 0xFFFF - Got 1111_1111_1111_1111 (65535).
              25 ms - default              -    INFO -
              25 ms - default              -    INFO - -----------------------------------------------------------------------------
              25 ms - default              -    INFO -  Writing some values to read-write registers
              25 ms - default              -    INFO - -----------------------------------------------------------------------------
              25 ms - default              -    INFO - Writing value 0xABCD to register REG_16_BITS at address 0xFF
              26 ms - default              -    INFO - Reading value from register REG_16_BITS at address 0xFF
              27 ms - check                -    PASS - Check register REG_16_BITS: expected 0xABCD, got 0xABCD - Got 1010_1011_1100_1101 (43981).
** Note: 27091955ns+13: STOP called with status 0
   Procedure STOP [INTEGER] at ../lib/std.08/env-body.vhd:27
   Procedure STOP [INTEGER] at /home/tim/projects/uart/.venv/lib/python3.12/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd:13
   Procedure STOP [NATURAL] at /home/tim/projects/uart/.venv/lib/python3.12/site-packages/vunit/vhdl/core/src/core_pkg.vhd:131
   Procedure TEST_RUNNER_CLEANUP [RUNNER_SYNC_T, BOOLEAN, BOOLEAN, BOOLEAN, BOOLEAN] at /home/tim/projects/uart/.venv/lib/python3.12/site-packages/vunit/vhdl/run/src/run.vhd:133
   Process :tb_top_fpga:p_test_runner at /home/tim/projects/uart/bench/top_fpga/test/tb_top_fpga.vhd:354

================================================================================
Test: lib_bench.tb_top_fpga.test_uart_robustness_d25c21164c43ed00686e22b16d3fb854b6da645f
Path: test_output/lib_bench.tb_top_fpga.test_uart_robustness_d25c21164c43ed00686e22b16d3fb854b6da645f/output.txt
================================================================================

Seed for lib_bench.tb_top_fpga.test_uart_robustness: 02a638d9430f54c6
/usr/local/bin/nvc --work=lib_bench:/home/tim/projects/uart/vunit_out/nvc/libraries/lib_bench --std=2008 --map=vunit_lib:/home/tim/projects/uart/vunit_out/nvc/libraries/vunit_lib --map=osvvm:/home/tim/projects/uart/vunit_out/nvc/libraries/osvvm --map=olo:/home/tim/projects/uart/vunit_out/nvc/libraries/olo --map=lib_rtl:/home/tim/projects/uart/vunit_out/nvc/libraries/lib_rtl --map=lib_bench:/home/tim/projects/uart/vunit_out/nvc/libraries/lib_bench --map=unisim:/home/tim/.nvc/lib/unisim.08 --map=unifast:/home/tim/.nvc/lib/unifast.08 -H 64m --ieee-warnings=off-at-0 -e --cover-spec=/home/tim/projects/uart/bench/top_fpga/coverage.spec --cover=statement,branch,expression,fsm-state,count-from-undefined,exclude-unreachable --cover-file=/home/tim/projects/uart/vunit_out/test_output/lib_bench.tb_top_fpga.test_uart_robustness_d25c21164c43ed00686e22b16d3fb854b6da645f/coverage.ncdb tb_top_fpga-tb_top_fpga_arch '-grunner_cfg=active python runner : true,enabled_test_cases : test_uart_robustness,output path : /home/tim/projects/uart/vunit_out/test_output/lib_bench.tb_top_fpga.test_uart_robustness_d25c21164c43ed00686e22b16d3fb854b6da645f/,seed : 02a638d9430f54c6,tb path : /home/tim/projects/uart/bench/top_fpga/test/,use_color : true' --no-save --jit -r --exit-severity=error
               0 ms - default              -    INFO -
               0 ms - default              -    INFO - DUT has been reset.
               0 ms - default              -    INFO -
               0 ms - default              -    INFO - -----------------------------------------------------------------------------
               0 ms - default              -    INFO -  Sending read command with invalid start bit in char 'R'
               0 ms - default              -    INFO - -----------------------------------------------------------------------------
               0 ms - default              -    INFO - Sending command R00\n -> Invalid start bit in 'R'
               1 ms - check                -    PASS - Ensuring UART not responding when sending read command with invalid start bit in char 'R' - Got true.
               1 ms - default              -    INFO -
               1 ms - default              -    INFO - -----------------------------------------------------------------------------
               1 ms - default              -    INFO -  Sending read command with invalid stop bit in char 'R'
               1 ms - default              -    INFO - -----------------------------------------------------------------------------
               1 ms - default              -    INFO -
               1 ms - default              -    INFO - DUT has been reset.
               1 ms - default              -    INFO - Sending command R00\n -> Invalid stop bit in 'R'
               2 ms - check                -    PASS - Ensuring UART not responding when sending read command with invalid start bit in char 'R' - Got true.
               2 ms - default              -    INFO -
               2 ms - default              -    INFO - -----------------------------------------------------------------------------
               2 ms - default              -    INFO -  Checking UART timings with value 0x5555
               2 ms - default              -    INFO - -----------------------------------------------------------------------------
               2 ms - default              -    INFO -
               2 ms - default              -    INFO - DUT has been reset.
               2 ms - default              -    INFO - Writing value 0x5555 to register REG_16_BITS at address 0xFF
               2 ms - default              -    INFO - Checking UART timings on TX with value 0x5555
               3 ms - default              -    INFO - Reading value from register REG_16_BITS at address 0xFF
               3 ms - check                -    PASS - Time:      8.68 us  |  Range:      8.68 us +/-   86.81 ns
               3 ms - check                -    PASS - Time:      8.68 us  |  Range:      8.68 us +/-   86.81 ns
               3 ms - check                -    PASS - Time:      8.68 us  |  Range:      8.68 us +/-   86.81 ns
               3 ms - check                -    PASS - Time:      8.68 us  |  Range:      8.68 us +/-   86.81 ns
               3 ms - check                -    PASS - Time:      8.68 us  |  Range:      8.68 us +/-   86.81 ns
               3 ms - check                -    PASS - Time:     17.36 us  |  Range:     17.36 us +/-  173.61 ns
               3 ms - check                -    PASS - Time:     17.36 us  |  Range:     17.36 us +/-  173.61 ns
               3 ms - check                -    PASS - Time:      8.68 us  |  Range:      8.68 us +/-   86.81 ns
               3 ms - check                -    PASS - Time:      8.68 us  |  Range:      8.68 us +/-   86.81 ns
               3 ms - check                -    PASS - Time:      8.68 us  |  Range:      8.68 us +/-   86.81 ns
               3 ms - check                -    PASS - Time:      8.68 us  |  Range:      8.68 us +/-   86.81 ns
               3 ms - check                -    PASS - Time:      8.68 us  |  Range:      8.68 us +/-   86.81 ns
               3 ms - check                -    PASS - Time:     17.36 us  |  Range:     17.36 us +/-  173.61 ns
               4 ms - check                -    PASS - Time:     17.36 us  |  Range:     17.36 us +/-  173.61 ns
               4 ms - check                -    PASS - Time:      8.68 us  |  Range:      8.68 us +/-   86.81 ns
               4 ms - check                -    PASS - Time:      8.68 us  |  Range:      8.68 us +/-   86.81 ns
               4 ms - check                -    PASS - Time:      8.68 us  |  Range:      8.68 us +/-   86.81 ns
               4 ms - check                -    PASS - Time:      8.68 us  |  Range:      8.68 us +/-   86.81 ns
               4 ms - check                -    PASS - Time:      8.68 us  |  Range:      8.68 us +/-   86.81 ns
               4 ms - check                -    PASS - Time:     17.36 us  |  Range:     17.36 us +/-  173.61 ns
               4 ms - check                -    PASS - Time:     17.36 us  |  Range:     17.36 us +/-  173.61 ns
               4 ms - check                -    PASS - Time:      8.68 us  |  Range:      8.68 us +/-   86.81 ns
               4 ms - check                -    PASS - Time:      8.68 us  |  Range:      8.68 us +/-   86.81 ns
               4 ms - check                -    PASS - Time:      8.68 us  |  Range:      8.68 us +/-   86.81 ns
               4 ms - check                -    PASS - Time:      8.68 us  |  Range:      8.68 us +/-   86.81 ns
               4 ms - check                -    PASS - Time:      8.68 us  |  Range:      8.68 us +/-   86.81 ns
               4 ms - check                -    PASS - Time:     17.36 us  |  Range:     17.36 us +/-  173.61 ns
               4 ms - check                -    PASS - Time:     17.36 us  |  Range:     17.36 us +/-  173.61 ns
               5 ms - default              -    INFO -
               5 ms - default              -    INFO - -----------------------------------------------------------------------------
               5 ms - default              -    INFO -  Sending read commands with invalid CR
               5 ms - default              -    INFO - -----------------------------------------------------------------------------
               5 ms - default              -    INFO -
               5 ms - default              -    INFO - DUT has been reset.
               5 ms - default              -    INFO -
               5 ms - default              -    INFO - Sending read command R01\n -> Missing \r
               6 ms - check                -    PASS - Ensuring UART not responding when sending read command with invalid \r - Got true.
               6 ms - default              -    INFO -
               6 ms - default              -    INFO - -----------------------------------------------------------------------------
               6 ms - default              -    INFO -  Sending write commands with invalid CR
               6 ms - default              -    INFO - -----------------------------------------------------------------------------
               6 ms - default              -    INFO -
               6 ms - default              -    INFO - DUT has been reset.
               6 ms - default              -    INFO - Reading value from register REG_16_BITS at address 0xFF
               7 ms - check                -    PASS - Check register REG_16_BITS: expected 0x0000, got 0x0000 - Got 0000_0000_0000_0000 (0).
               7 ms - default              -    INFO -
               7 ms - default              -    INFO - Sending write command WFFABCD\n -> Missing \r
               7 ms - default              -    INFO - Reading value from register REG_16_BITS at address 0xFF
               8 ms - check                -    PASS - Check register REG_16_BITS: expected 0x0000, got 0x0000 - Got 0000_0000_0000_0000 (0).
** Note: 8634425ns+13: STOP called with status 0
   Procedure STOP [INTEGER] at ../lib/std.08/env-body.vhd:27
   Procedure STOP [INTEGER] at /home/tim/projects/uart/.venv/lib/python3.12/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd:13
   Procedure STOP [NATURAL] at /home/tim/projects/uart/.venv/lib/python3.12/site-packages/vunit/vhdl/core/src/core_pkg.vhd:131
   Procedure TEST_RUNNER_CLEANUP [RUNNER_SYNC_T, BOOLEAN, BOOLEAN, BOOLEAN, BOOLEAN] at /home/tim/projects/uart/.venv/lib/python3.12/site-packages/vunit/vhdl/run/src/run.vhd:133
   Process :tb_top_fpga:p_test_runner at /home/tim/projects/uart/bench/top_fpga/test/tb_top_fpga.vhd:354

================================================================================
Test: lib_bench.tb_top_fpga.test_vga_cc1b827dadf16243899e8eef436b14b25f8257e0
Path: test_output/lib_bench.tb_top_fpga.test_vga_cc1b827dadf16243899e8eef436b14b25f8257e0/output.txt
================================================================================

Seed for lib_bench.tb_top_fpga.test_vga: b2ceb80dba6c1b16
/usr/local/bin/nvc --work=lib_bench:/home/tim/projects/uart/vunit_out/nvc/libraries/lib_bench --std=2008 --map=vunit_lib:/home/tim/projects/uart/vunit_out/nvc/libraries/vunit_lib --map=osvvm:/home/tim/projects/uart/vunit_out/nvc/libraries/osvvm --map=olo:/home/tim/projects/uart/vunit_out/nvc/libraries/olo --map=lib_rtl:/home/tim/projects/uart/vunit_out/nvc/libraries/lib_rtl --map=lib_bench:/home/tim/projects/uart/vunit_out/nvc/libraries/lib_bench --map=unisim:/home/tim/.nvc/lib/unisim.08 --map=unifast:/home/tim/.nvc/lib/unifast.08 -H 64m --ieee-warnings=off-at-0 -e --cover-spec=/home/tim/projects/uart/bench/top_fpga/coverage.spec --cover=statement,branch,expression,fsm-state,count-from-undefined,exclude-unreachable --cover-file=/home/tim/projects/uart/vunit_out/test_output/lib_bench.tb_top_fpga.test_vga_cc1b827dadf16243899e8eef436b14b25f8257e0/coverage.ncdb tb_top_fpga-tb_top_fpga_arch '-grunner_cfg=active python runner : true,enabled_test_cases : test_vga,output path : /home/tim/projects/uart/vunit_out/test_output/lib_bench.tb_top_fpga.test_vga_cc1b827dadf16243899e8eef436b14b25f8257e0/,seed : b2ceb80dba6c1b16,tb path : /home/tim/projects/uart/bench/top_fpga/test/,use_color : true' --no-save --jit -r --exit-severity=error
               0 ms - default              -    INFO -
               0 ms - default              -    INFO - -----------------------------------------------------------------------------
               0 ms - default              -    INFO -  Testing VGA register
               0 ms - default              -    INFO - -----------------------------------------------------------------------------
               0 ms - default              -    INFO -
               0 ms - default              -    INFO - DUT has been reset.
               0 ms - default              -    INFO -
               0 ms - default              -    INFO - Checking register REG_VGA_CTRL value after reset
               0 ms - default              -    INFO - Reading value from register REG_VGA_CTRL at address 0x08
               0 ms - check                -    PASS - Check register REG_VGA_CTRL: expected 0x00F0, got 0x00F0 - Got 0000_0000_1111_0000 (240).
               0 ms - default              -    INFO -
               0 ms - default              -    INFO - Checking register REG_VGA_CTRL is in read-write
               0 ms - default              -    INFO - Writing value 0xFF0F to register REG_VGA_CTRL at address 0x08
               1 ms - default              -    INFO - Reading value from register REG_VGA_CTRL at address 0x08
               2 ms - check                -    PASS - Check register REG_VGA_CTRL: expected 0x0F0F, got 0x0F0F - Got 0000_1111_0000_1111 (3855).
               2 ms - default              -    INFO -
               2 ms - default              -    INFO - -----------------------------------------------------------------------------
               2 ms - default              -    INFO -  Write some datas to the VGA register
               2 ms - default              -    INFO - -----------------------------------------------------------------------------
               2 ms - default              -    INFO -
               2 ms - default              -    INFO - DUT has been reset.
               2 ms - default              -    INFO - Writing value 0x0ABC to register REG_VGA_CTRL at address 0x08
               3 ms - default              -    INFO - Reading value from register REG_VGA_CTRL at address 0x08
               4 ms - check                -    PASS - Check register REG_VGA_CTRL: expected 0x0ABC, got 0x0ABC - Got 0000_1010_1011_1100 (2748).
               4 ms - default              -    INFO - Writing value 0x0F00 to register REG_VGA_CTRL at address 0x08
               4 ms - default              -    INFO - Reading value from register REG_VGA_CTRL at address 0x08
               5 ms - check                -    PASS - Check register REG_VGA_CTRL: expected 0x0F00, got 0x0F00 - Got 0000_1111_0000_0000 (3840).
               5 ms - default              -    INFO - Writing value 0x00F0 to register REG_VGA_CTRL at address 0x08
               6 ms - default              -    INFO - Reading value from register REG_VGA_CTRL at address 0x08
               7 ms - check                -    PASS - Check register REG_VGA_CTRL: expected 0x00F0, got 0x00F0 - Got 0000_0000_1111_0000 (240).
               7 ms - default              -    INFO - Writing value 0x000F to register REG_VGA_CTRL at address 0x08
               7 ms - default              -    INFO - Reading value from register REG_VGA_CTRL at address 0x08
               8 ms - check                -    PASS - Check register REG_VGA_CTRL: expected 0x000F, got 0x000F - Got 0000_0000_0000_1111 (15).
               8 ms - default              -    INFO -
               8 ms - default              -    INFO - -----------------------------------------------------------------------------
               8 ms - default              -    INFO -  Checking VGA RGB outputs are matching configuration
               8 ms - default              -    INFO - -----------------------------------------------------------------------------
               8 ms - default              -    INFO -
               8 ms - default              -    INFO - -----------------------------------------------------------------------------
               8 ms - default              -    INFO -  Checking VGA horizontal synchronization timings
               8 ms - default              -    INFO - -----------------------------------------------------------------------------
               8 ms - default              -    INFO -
               8 ms - default              -    INFO - Checking VGA horizontal synchronization timings.
               8 ms - check                -    PASS - Time:      2.09 us  |  Range:      2.09 us +/-   20.92 ns
               8 ms - check                -    PASS - Time:     18.58 us  |  Range:     18.58 us +/-  185.85 ns
               8 ms - check                -    PASS - Time:     20.68 us  |  Range:     20.68 us +/-  206.77 ns
               8 ms - default              -    INFO -
               8 ms - default              -    INFO - -----------------------------------------------------------------------------
               8 ms - default              -    INFO -  Checking VGA vertical synchronization timings
               8 ms - default              -    INFO - -----------------------------------------------------------------------------
               8 ms - default              -    INFO -
               8 ms - default              -    INFO - Checking VGA vertical synchronization timings.
              19 ms - check                -    PASS - Time:    124.06 us  |  Range:    124.06 us +/-    1.24 us
              35 ms - check                -    PASS - Time:     16.54 ms  |  Range:     16.54 ms +/-  165.42 us
              35 ms - check                -    PASS - Time:     16.67 ms  |  Range:     16.67 ms +/-  166.66 us
** Note: 43752055455100fs+10: STOP called with status 0
   Procedure STOP [INTEGER] at ../lib/std.08/env-body.vhd:27
   Procedure STOP [INTEGER] at /home/tim/projects/uart/.venv/lib/python3.12/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd:13
   Procedure STOP [NATURAL] at /home/tim/projects/uart/.venv/lib/python3.12/site-packages/vunit/vhdl/core/src/core_pkg.vhd:131
   Procedure TEST_RUNNER_CLEANUP [RUNNER_SYNC_T, BOOLEAN, BOOLEAN, BOOLEAN, BOOLEAN] at /home/tim/projects/uart/.venv/lib/python3.12/site-packages/vunit/vhdl/run/src/run.vhd:133
   Process :tb_top_fpga:p_test_runner at /home/tim/projects/uart/bench/top_fpga/test/tb_top_fpga.vhd:354
