<!DOCTYPE html>

<html lang="en" data-content_root="./">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="viewport" content="width=device-width, initial-scale=1" />

    <title>Quick Start &#8212; Zuspec Backend HDLSim  documentation</title>
    <link rel="stylesheet" type="text/css" href="_static/pygments.css?v=5ecbeea2" />
    <link rel="stylesheet" type="text/css" href="_static/basic.css?v=b08954a9" />
    <link rel="stylesheet" type="text/css" href="_static/alabaster.css?v=27fed22d" />
    <script src="_static/documentation_options.js?v=5929fcd5"></script>
    <script src="_static/doctools.js?v=9bcbadda"></script>
    <script src="_static/sphinx_highlight.js?v=dc90522c"></script>
    <link rel="index" title="Index" href="genindex.html" />
    <link rel="search" title="Search" href="search.html" />
    <link rel="next" title="Components" href="components.html" />
    <link rel="prev" title="Architecture" href="architecture.html" />
   
  <link rel="stylesheet" href="_static/custom.css" type="text/css" />
  

  
  

  </head><body>
  

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          

          <div class="body" role="main">
            
  <section id="quick-start">
<h1>Quick Start<a class="headerlink" href="#quick-start" title="Link to this heading">¶</a></h1>
<p>This guide walks you through creating your first HDL testbench with Zuspec HDLSim backend.</p>
<section id="prerequisites">
<h2>Prerequisites<a class="headerlink" href="#prerequisites" title="Link to this heading">¶</a></h2>
<ul class="simple">
<li><p>Python 3.9+</p></li>
<li><p>Zuspec dataclasses</p></li>
<li><p>PyHDL-IF</p></li>
<li><p>HDL simulator (Verilator, VCS, etc.)</p></li>
<li><p>DV Flow Manager (optional, for automated workflows)</p></li>
</ul>
</section>
<section id="installation">
<h2>Installation<a class="headerlink" href="#installation" title="Link to this heading">¶</a></h2>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span>pip<span class="w"> </span>install<span class="w"> </span>zuspec-be-hdlsim<span class="w"> </span>zuspec-dataclasses<span class="w"> </span>pyhdl-if
</pre></div>
</div>
</section>
<section id="step-1-define-your-components">
<h2>Step 1: Define Your Components<a class="headerlink" href="#step-1-define-your-components" title="Link to this heading">¶</a></h2>
<p>Create a file <code class="docutils literal notranslate"><span class="pre">my_testbench.py</span></code>:</p>
<div class="highlight-python notranslate"><div class="highlight"><pre><span></span><span class="kn">import</span><span class="w"> </span><span class="nn">zuspec.dataclasses</span><span class="w"> </span><span class="k">as</span><span class="w"> </span><span class="nn">zdc</span>
<span class="kn">from</span><span class="w"> </span><span class="nn">zuspec.dataclasses.protocols</span><span class="w"> </span><span class="kn">import</span> <span class="n">Extern</span><span class="p">,</span> <span class="n">XtorComponent</span>
<span class="kn">from</span><span class="w"> </span><span class="nn">zuspec.dataclasses</span><span class="w"> </span><span class="kn">import</span> <span class="n">Signal</span><span class="p">,</span> <span class="n">annotation_fileset</span>

<span class="c1"># Define the DUT wrapper</span>
<span class="nd">@zdc</span><span class="o">.</span><span class="n">dataclass</span>
<span class="k">class</span><span class="w"> </span><span class="nc">DutWrapper</span><span class="p">(</span><span class="n">zdc</span><span class="o">.</span><span class="n">Component</span><span class="p">,</span> <span class="n">Extern</span><span class="p">):</span>
<span class="w">    </span><span class="sd">&quot;&quot;&quot;Wrapper for existing counter.sv module.&quot;&quot;&quot;</span>

    <span class="n">clock</span><span class="p">:</span> <span class="n">Signal</span> <span class="o">=</span> <span class="n">zdc</span><span class="o">.</span><span class="n">input</span><span class="p">()</span>
    <span class="n">reset</span><span class="p">:</span> <span class="n">Signal</span> <span class="o">=</span> <span class="n">zdc</span><span class="o">.</span><span class="n">input</span><span class="p">()</span>
    <span class="n">count_out</span><span class="p">:</span> <span class="n">Signal</span> <span class="o">=</span> <span class="n">zdc</span><span class="o">.</span><span class="n">output</span><span class="p">()</span>

    <span class="nd">@annotation_fileset</span><span class="p">(</span><span class="n">sources</span><span class="o">=</span><span class="p">[</span><span class="s2">&quot;rtl/counter.sv&quot;</span><span class="p">])</span>
    <span class="k">def</span><span class="w"> </span><span class="nf">__post_init__</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="k">pass</span>

<span class="c1"># Define clock/reset transactor protocol</span>
<span class="k">class</span><span class="w"> </span><span class="nc">ClkRstIf</span><span class="p">:</span>
    <span class="k">async</span> <span class="k">def</span><span class="w"> </span><span class="nf">reset_pulse</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">cycles</span><span class="p">:</span> <span class="nb">int</span><span class="p">):</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;Assert reset for N cycles.&quot;&quot;&quot;</span>
        <span class="o">...</span>

    <span class="k">async</span> <span class="k">def</span><span class="w"> </span><span class="nf">wait_cycles</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">cycles</span><span class="p">:</span> <span class="nb">int</span><span class="p">):</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;Wait for N clock cycles.&quot;&quot;&quot;</span>
        <span class="o">...</span>

<span class="c1"># Define clock/reset transactor</span>
<span class="nd">@zdc</span><span class="o">.</span><span class="n">dataclass</span>
<span class="k">class</span><span class="w"> </span><span class="nc">ClkRstXtor</span><span class="p">(</span><span class="n">XtorComponent</span><span class="p">[</span><span class="n">ClkRstIf</span><span class="p">]):</span>
<span class="w">    </span><span class="sd">&quot;&quot;&quot;Clock and reset generator.&quot;&quot;&quot;</span>

    <span class="n">clock</span><span class="p">:</span> <span class="n">Signal</span> <span class="o">=</span> <span class="n">zdc</span><span class="o">.</span><span class="n">output</span><span class="p">()</span>
    <span class="n">reset</span><span class="p">:</span> <span class="n">Signal</span> <span class="o">=</span> <span class="n">zdc</span><span class="o">.</span><span class="n">output</span><span class="p">()</span>

    <span class="c1"># Implementation details handled by generator</span>

<span class="c1"># Define top-level testbench</span>
<span class="nd">@zdc</span><span class="o">.</span><span class="n">dataclass</span>
<span class="k">class</span><span class="w"> </span><span class="nc">CounterTB</span><span class="p">(</span><span class="n">zdc</span><span class="o">.</span><span class="n">Component</span><span class="p">):</span>
<span class="w">    </span><span class="sd">&quot;&quot;&quot;Counter testbench.&quot;&quot;&quot;</span>

    <span class="n">dut</span><span class="p">:</span> <span class="n">DutWrapper</span> <span class="o">=</span> <span class="n">zdc</span><span class="o">.</span><span class="n">inst</span><span class="p">()</span>
    <span class="n">clkrst</span><span class="p">:</span> <span class="n">ClkRstXtor</span> <span class="o">=</span> <span class="n">zdc</span><span class="o">.</span><span class="n">inst</span><span class="p">()</span>

    <span class="k">def</span><span class="w"> </span><span class="nf">__bind__</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;Define signal bindings.&quot;&quot;&quot;</span>
        <span class="k">return</span> <span class="p">(</span>
            <span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">clkrst</span><span class="o">.</span><span class="n">clock</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">dut</span><span class="o">.</span><span class="n">clock</span><span class="p">),</span>
            <span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">clkrst</span><span class="o">.</span><span class="n">reset</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">dut</span><span class="o">.</span><span class="n">reset</span><span class="p">),</span>
        <span class="p">)</span>
</pre></div>
</div>
</section>
<section id="step-2-create-your-test">
<h2>Step 2: Create Your Test<a class="headerlink" href="#step-2-create-your-test" title="Link to this heading">¶</a></h2>
<p>Create <code class="docutils literal notranslate"><span class="pre">test_counter.py</span></code>:</p>
<div class="highlight-python notranslate"><div class="highlight"><pre><span></span><span class="kn">import</span><span class="w"> </span><span class="nn">pytest</span>
<span class="kn">from</span><span class="w"> </span><span class="nn">zuspec.be.hdlsim</span><span class="w"> </span><span class="kn">import</span> <span class="n">HDLSimRuntime</span>
<span class="kn">from</span><span class="w"> </span><span class="nn">my_testbench</span><span class="w"> </span><span class="kn">import</span> <span class="n">CounterTB</span>

<span class="nd">@pytest</span><span class="o">.</span><span class="n">fixture</span>
<span class="k">def</span><span class="w"> </span><span class="nf">tb</span><span class="p">():</span>
<span class="w">    </span><span class="sd">&quot;&quot;&quot;Testbench fixture.&quot;&quot;&quot;</span>
    <span class="c1"># Runtime will be configured by SV before pytest runs</span>
    <span class="k">return</span> <span class="n">CounterTB</span><span class="p">()</span>

<span class="k">async</span> <span class="k">def</span><span class="w"> </span><span class="nf">test_reset</span><span class="p">(</span><span class="n">tb</span><span class="p">):</span>
<span class="w">    </span><span class="sd">&quot;&quot;&quot;Test counter reset behavior.&quot;&quot;&quot;</span>
    <span class="c1"># Reset the DUT</span>
    <span class="k">await</span> <span class="n">tb</span><span class="o">.</span><span class="n">clkrst</span><span class="o">.</span><span class="n">reset_pulse</span><span class="p">(</span><span class="mi">10</span><span class="p">)</span>

    <span class="c1"># Wait and observe</span>
    <span class="k">await</span> <span class="n">tb</span><span class="o">.</span><span class="n">clkrst</span><span class="o">.</span><span class="n">wait_cycles</span><span class="p">(</span><span class="mi">100</span><span class="p">)</span>

    <span class="c1"># Assertions would go here</span>
    <span class="k">assert</span> <span class="kc">True</span>
</pre></div>
</div>
</section>
<section id="step-3-create-dfm-flow-specification">
<h2>Step 3: Create DFM Flow Specification<a class="headerlink" href="#step-3-create-dfm-flow-specification" title="Link to this heading">¶</a></h2>
<p>Create <code class="docutils literal notranslate"><span class="pre">flow.yaml</span></code>:</p>
<div class="highlight-yaml notranslate"><div class="highlight"><pre><span></span><span class="nt">package</span><span class="p">:</span>
<span class="w">  </span><span class="nt">name</span><span class="p">:</span><span class="w"> </span><span class="l l-Scalar l-Scalar-Plain">counter_tb</span>

<span class="w">  </span><span class="nt">tasks</span><span class="p">:</span>
<span class="w">  </span><span class="p p-Indicator">-</span><span class="w"> </span><span class="nt">name</span><span class="p">:</span><span class="w"> </span><span class="l l-Scalar l-Scalar-Plain">GenTB</span>
<span class="w">    </span><span class="nt">uses</span><span class="p">:</span><span class="w"> </span><span class="l l-Scalar l-Scalar-Plain">zuspec.be.hdlsim.dfm.GenTB</span>
<span class="w">    </span><span class="nt">with</span><span class="p">:</span>
<span class="w">      </span><span class="nt">class_name</span><span class="p">:</span><span class="w"> </span><span class="l l-Scalar l-Scalar-Plain">my_testbench.CounterTB</span>

<span class="w">  </span><span class="p p-Indicator">-</span><span class="w"> </span><span class="nt">name</span><span class="p">:</span><span class="w"> </span><span class="l l-Scalar l-Scalar-Plain">SimImage</span>
<span class="w">    </span><span class="nt">uses</span><span class="p">:</span><span class="w"> </span><span class="l l-Scalar l-Scalar-Plain">hdlsim.vlt.SimImage</span>
<span class="w">    </span><span class="nt">needs</span><span class="p">:</span><span class="w"> </span><span class="p p-Indicator">[</span><span class="nv">GenTB</span><span class="p p-Indicator">]</span>
<span class="w">    </span><span class="nt">with</span><span class="p">:</span>
<span class="w">      </span><span class="nt">top_module</span><span class="p">:</span><span class="w"> </span><span class="l l-Scalar l-Scalar-Plain">CounterTB_tb</span>

<span class="w">  </span><span class="p p-Indicator">-</span><span class="w"> </span><span class="nt">name</span><span class="p">:</span><span class="w"> </span><span class="l l-Scalar l-Scalar-Plain">SimRun</span>
<span class="w">    </span><span class="nt">uses</span><span class="p">:</span><span class="w"> </span><span class="l l-Scalar l-Scalar-Plain">hdlsim.vlt.SimRun</span>
<span class="w">    </span><span class="nt">needs</span><span class="p">:</span><span class="w"> </span><span class="p p-Indicator">[</span><span class="nv">SimImage</span><span class="p p-Indicator">]</span>
<span class="w">    </span><span class="nt">with</span><span class="p">:</span>
<span class="w">      </span><span class="nt">plusargs</span><span class="p">:</span>
<span class="w">        </span><span class="p p-Indicator">-</span><span class="w"> </span><span class="l l-Scalar l-Scalar-Plain">pyhdl.pytest=test_counter.py::test_reset</span>
</pre></div>
</div>
</section>
<section id="step-4-create-rtl">
<h2>Step 4: Create RTL<a class="headerlink" href="#step-4-create-rtl" title="Link to this heading">¶</a></h2>
<p>Create <code class="docutils literal notranslate"><span class="pre">rtl/counter.sv</span></code>:</p>
<div class="highlight-systemverilog notranslate"><div class="highlight"><pre><span></span><span class="k">module</span><span class="w"> </span><span class="n">counter</span><span class="w"> </span><span class="p">(</span>
<span class="w">    </span><span class="k">input</span><span class="w">  </span><span class="kt">logic</span><span class="w">       </span><span class="n">clock</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w">  </span><span class="kt">logic</span><span class="w">       </span><span class="n">reset</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">logic</span><span class="w"> </span><span class="p">[</span><span class="mi">7</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span><span class="w"> </span><span class="n">count_out</span>
<span class="p">);</span>
<span class="w">    </span><span class="kt">logic</span><span class="w"> </span><span class="p">[</span><span class="mi">7</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span><span class="w"> </span><span class="n">count</span><span class="p">;</span>

<span class="w">    </span><span class="k">always_ff</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clock</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">reset</span><span class="p">)</span>
<span class="w">            </span><span class="n">count</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">8&#39;h0</span><span class="p">;</span>
<span class="w">        </span><span class="k">else</span>
<span class="w">            </span><span class="n">count</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">count</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="mi">1</span><span class="p">;</span>
<span class="w">    </span><span class="k">end</span>

<span class="w">    </span><span class="k">assign</span><span class="w"> </span><span class="n">count_out</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">count</span><span class="p">;</span>
<span class="k">endmodule</span>
</pre></div>
</div>
</section>
<section id="step-5-generate-and-run">
<h2>Step 5: Generate and Run<a class="headerlink" href="#step-5-generate-and-run" title="Link to this heading">¶</a></h2>
<p>Generate the testbench:</p>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span>dfm<span class="w"> </span>run<span class="w"> </span>GenTB
</pre></div>
</div>
<p>This produces:</p>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">generated/CounterTB_hdl.sv</span></code> - HDL module with component instances</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">generated/CounterTB_tb.sv</span></code> - Testbench wrapper module</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">generated/ClkRstXtor.sv</span></code> - Generated transactor</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">generated/ClkRstXtor_api.json</span></code> - PyHDL-IF API definition</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">generated/test_countertb.py</span></code> - Generated test wrapper</p></li>
</ul>
<p>Build and run the simulation:</p>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span>dfm<span class="w"> </span>run<span class="w"> </span>SimImage<span class="w">   </span><span class="c1"># Compile with Verilator</span>
dfm<span class="w"> </span>run<span class="w"> </span>SimRun<span class="w">     </span><span class="c1"># Run simulation</span>
</pre></div>
</div>
</section>
<section id="what-happens-at-runtime">
<h2>What Happens at Runtime<a class="headerlink" href="#what-happens-at-runtime" title="Link to this heading">¶</a></h2>
<ol class="arabic simple">
<li><p>Verilator loads <code class="docutils literal notranslate"><span class="pre">CounterTB_tb</span></code> module</p></li>
<li><p>Initial block registers transactors with PyHDL-IF</p></li>
<li><p>Initial block calls <code class="docutils literal notranslate"><span class="pre">pyhdl_pytest()</span></code></p></li>
<li><p>pytest loads and runs <code class="docutils literal notranslate"><span class="pre">test_counter.py</span></code></p></li>
<li><p>Test accesses <code class="docutils literal notranslate"><span class="pre">tb.clkrst</span></code> which maps to SV transactor</p></li>
<li><p>Method calls cross Python/SV boundary via PyHDL-IF</p></li>
<li><p>Test completes, simulation finishes</p></li>
</ol>
</section>
<section id="next-steps">
<h2>Next Steps<a class="headerlink" href="#next-steps" title="Link to this heading">¶</a></h2>
<ul class="simple">
<li><p><a class="reference internal" href="components.html"><span class="doc">Components</span></a> - Learn about component types in detail</p></li>
<li><p><a class="reference internal" href="dfm_integration.html"><span class="doc">DV Flow Manager Integration</span></a> - Advanced DFM usage</p></li>
<li><p><a class="reference internal" href="examples.html"><span class="doc">Examples</span></a> - More complex examples</p></li>
<li><p><a class="reference internal" href="api_reference.html"><span class="doc">API Reference</span></a> - API documentation</p></li>
</ul>
</section>
<section id="troubleshooting">
<h2>Troubleshooting<a class="headerlink" href="#troubleshooting" title="Link to this heading">¶</a></h2>
<p><strong>Import errors</strong>: Ensure all dependencies are installed:</p>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span>pip<span class="w"> </span>install<span class="w"> </span>-U<span class="w"> </span>zuspec-be-hdlsim<span class="w"> </span>zuspec-dataclasses<span class="w"> </span>pyhdl-if
</pre></div>
</div>
<p><strong>Generation fails</strong>: Check that your component follows profile rules:</p>
<div class="highlight-python notranslate"><div class="highlight"><pre><span></span><span class="kn">from</span><span class="w"> </span><span class="nn">zuspec.be.hdlsim.checker</span><span class="w"> </span><span class="kn">import</span> <span class="n">HDLTestbenchChecker</span>

<span class="n">checker</span> <span class="o">=</span> <span class="n">HDLTestbenchChecker</span><span class="p">()</span>
<span class="n">checker</span><span class="o">.</span><span class="n">check_component</span><span class="p">(</span><span class="n">CounterTB</span><span class="p">)</span>
<span class="nb">print</span><span class="p">(</span><span class="n">checker</span><span class="o">.</span><span class="n">get_errors</span><span class="p">())</span>
</pre></div>
</div>
<p><strong>Runtime errors</strong>: Verify PyHDL-IF registration in generated SV testbench module.</p>
</section>
</section>


          </div>
          
        </div>
      </div>
      <div class="sphinxsidebar" role="navigation" aria-label="Main">
        <div class="sphinxsidebarwrapper">
<h1 class="logo"><a href="index.html">Zuspec Backend HDLSim</a></h1>









<search id="searchbox" style="display: none" role="search">
    <div class="searchformwrapper">
    <form class="search" action="search.html" method="get">
      <input type="text" name="q" aria-labelledby="searchlabel" autocomplete="off" autocorrect="off" autocapitalize="off" spellcheck="false" placeholder="Search"/>
      <input type="submit" value="Go" />
    </form>
    </div>
</search>
<script>document.getElementById('searchbox').style.display = "block"</script><h3>Navigation</h3>
<p class="caption" role="heading"><span class="caption-text">Contents:</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="overview.html">Overview</a></li>
<li class="toctree-l1"><a class="reference internal" href="architecture.html">Architecture</a></li>
<li class="toctree-l1 current"><a class="current reference internal" href="#">Quick Start</a><ul>
<li class="toctree-l2"><a class="reference internal" href="#prerequisites">Prerequisites</a></li>
<li class="toctree-l2"><a class="reference internal" href="#installation">Installation</a></li>
<li class="toctree-l2"><a class="reference internal" href="#step-1-define-your-components">Step 1: Define Your Components</a></li>
<li class="toctree-l2"><a class="reference internal" href="#step-2-create-your-test">Step 2: Create Your Test</a></li>
<li class="toctree-l2"><a class="reference internal" href="#step-3-create-dfm-flow-specification">Step 3: Create DFM Flow Specification</a></li>
<li class="toctree-l2"><a class="reference internal" href="#step-4-create-rtl">Step 4: Create RTL</a></li>
<li class="toctree-l2"><a class="reference internal" href="#step-5-generate-and-run">Step 5: Generate and Run</a></li>
<li class="toctree-l2"><a class="reference internal" href="#what-happens-at-runtime">What Happens at Runtime</a></li>
<li class="toctree-l2"><a class="reference internal" href="#next-steps">Next Steps</a></li>
<li class="toctree-l2"><a class="reference internal" href="#troubleshooting">Troubleshooting</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="components.html">Components</a></li>
<li class="toctree-l1"><a class="reference internal" href="api_reference.html">API Reference</a></li>
<li class="toctree-l1"><a class="reference internal" href="dfm_integration.html">DV Flow Manager Integration</a></li>
<li class="toctree-l1"><a class="reference internal" href="examples.html">Examples</a></li>
</ul>

<div class="relations">
<h3>Related Topics</h3>
<ul>
  <li><a href="index.html">Documentation overview</a><ul>
      <li>Previous: <a href="architecture.html" title="previous chapter">Architecture</a></li>
      <li>Next: <a href="components.html" title="next chapter">Components</a></li>
  </ul></li>
</ul>
</div>








        </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="footer">
      &#169;2026, Matthew Ballance.
      
      |
      Powered by <a href="https://www.sphinx-doc.org/">Sphinx 8.2.3</a>
      &amp; <a href="https://alabaster.readthedocs.io">Alabaster 1.0.0</a>
      
      |
      <a href="_sources/quickstart.rst.txt"
          rel="nofollow">Page source</a>
    </div>

    

    
  </body>
</html>