Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Tue Dec  2 17:16:50 2025
| Host         : DESKTOP-VHT69T7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file basketball_timing_summary_routed.rpt -pb basketball_timing_summary_routed.pb -rpx basketball_timing_summary_routed.rpx -warn_on_violation
| Design       : basketball
| Device       : 7a75t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
DPIR-1     Warning   Asynchronous driver check      36          
SYNTH-10   Warning   Wide multiplier                6           
TIMING-16  Warning   Large setup violation          20          
TIMING-18  Warning   Missing input or output delay  36          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.299      -42.565                     20                  355        0.137        0.000                      0                  355        4.500        0.000                       0                   195  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -2.299      -42.565                     20                  355        0.137        0.000                      0                  355        4.500        0.000                       0                   195  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           20  Failing Endpoints,  Worst Slack       -2.299ns,  Total Violation      -42.565ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.299ns  (required time - arrival time)
  Source:                 game_/ball_y_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_/velocity_x_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.961ns  (logic 7.842ns (65.561%)  route 4.119ns (34.439%))
  Logic Levels:           6  (DSP48E1=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns = ( 14.959 - 10.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.818     5.436    game_/clk_IBUF_BUFG
    SLICE_X13Y45         FDCE                                         r  game_/ball_y_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDCE (Prop_fdce_C_Q)         0.456     5.892 r  game_/ball_y_reg[0]_replica/Q
                         net (fo=2, routed)           0.565     6.457    game_/Q[0]_repN
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_D[0]_P[8])
                                                      5.070    11.527 r  game_/collide_dot_return1/P[8]
                         net (fo=2, routed)           0.799    12.326    game_/collide_dot_return1_n_97
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_C[8]_P[4])
                                                      1.820    14.146 f  game_/collide_dot_return0/P[4]
                         net (fo=1, routed)           1.183    15.329    game_/collide_dot_return0_n_101
    SLICE_X15Y53         LUT5 (Prop_lut5_I0_O)        0.124    15.453 r  game_/velocity_x[9]_i_53/O
                         net (fo=1, routed)           0.149    15.602    game_/velocity_x[9]_i_53_n_0
    SLICE_X15Y53         LUT6 (Prop_lut6_I1_O)        0.124    15.726 r  game_/velocity_x[9]_i_12/O
                         net (fo=3, routed)           0.599    16.325    game_/velocity_x[9]_i_12_n_0
    SLICE_X15Y54         LUT6 (Prop_lut6_I5_O)        0.124    16.449 r  game_/velocity_x[9]_i_5/O
                         net (fo=10, routed)          0.484    16.933    game_/velocity_x[9]_i_5_n_0
    SLICE_X13Y56         LUT6 (Prop_lut6_I2_O)        0.124    17.057 r  game_/velocity_x[0]_i_1/O
                         net (fo=1, routed)           0.340    17.397    game_/velocity_x[0]_i_1_n_0
    SLICE_X12Y55         FDCE                                         r  game_/velocity_x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.521    14.959    game_/clk_IBUF_BUFG
    SLICE_X12Y55         FDCE                                         r  game_/velocity_x_reg[0]/C
                         clock pessimism              0.188    15.147    
                         clock uncertainty           -0.035    15.111    
    SLICE_X12Y55         FDCE (Setup_fdce_C_D)       -0.013    15.098    game_/velocity_x_reg[0]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -17.397    
  -------------------------------------------------------------------
                         slack                                 -2.299    

Slack (VIOLATED) :        -2.295ns  (required time - arrival time)
  Source:                 game_/ball_y_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_/velocity_x_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.955ns  (logic 7.842ns (65.598%)  route 4.113ns (34.402%))
  Logic Levels:           6  (DSP48E1=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns = ( 14.959 - 10.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.818     5.436    game_/clk_IBUF_BUFG
    SLICE_X13Y45         FDCE                                         r  game_/ball_y_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDCE (Prop_fdce_C_Q)         0.456     5.892 r  game_/ball_y_reg[0]_replica/Q
                         net (fo=2, routed)           0.565     6.457    game_/Q[0]_repN
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_D[0]_P[8])
                                                      5.070    11.527 r  game_/collide_dot_return1/P[8]
                         net (fo=2, routed)           0.799    12.326    game_/collide_dot_return1_n_97
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_C[8]_P[4])
                                                      1.820    14.146 f  game_/collide_dot_return0/P[4]
                         net (fo=1, routed)           1.183    15.329    game_/collide_dot_return0_n_101
    SLICE_X15Y53         LUT5 (Prop_lut5_I0_O)        0.124    15.453 r  game_/velocity_x[9]_i_53/O
                         net (fo=1, routed)           0.149    15.602    game_/velocity_x[9]_i_53_n_0
    SLICE_X15Y53         LUT6 (Prop_lut6_I1_O)        0.124    15.726 r  game_/velocity_x[9]_i_12/O
                         net (fo=3, routed)           0.599    16.325    game_/velocity_x[9]_i_12_n_0
    SLICE_X15Y54         LUT6 (Prop_lut6_I5_O)        0.124    16.449 r  game_/velocity_x[9]_i_5/O
                         net (fo=10, routed)          0.487    16.936    game_/velocity_x[9]_i_5_n_0
    SLICE_X13Y56         LUT6 (Prop_lut6_I4_O)        0.124    17.060 r  game_/velocity_x[4]_i_1/O
                         net (fo=1, routed)           0.330    17.391    game_/velocity_x[4]_i_1_n_0
    SLICE_X12Y55         FDCE                                         r  game_/velocity_x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.521    14.959    game_/clk_IBUF_BUFG
    SLICE_X12Y55         FDCE                                         r  game_/velocity_x_reg[4]/C
                         clock pessimism              0.188    15.147    
                         clock uncertainty           -0.035    15.111    
    SLICE_X12Y55         FDCE (Setup_fdce_C_D)       -0.016    15.095    game_/velocity_x_reg[4]
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                         -17.391    
  -------------------------------------------------------------------
                         slack                                 -2.295    

Slack (VIOLATED) :        -2.287ns  (required time - arrival time)
  Source:                 game_/ball_y_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_/velocity_x_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.041ns  (logic 7.966ns (66.155%)  route 4.075ns (33.845%))
  Logic Levels:           7  (DSP48E1=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns = ( 14.959 - 10.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.818     5.436    game_/clk_IBUF_BUFG
    SLICE_X13Y45         FDCE                                         r  game_/ball_y_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDCE (Prop_fdce_C_Q)         0.456     5.892 r  game_/ball_y_reg[0]_replica/Q
                         net (fo=2, routed)           0.565     6.457    game_/Q[0]_repN
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_D[0]_P[8])
                                                      5.070    11.527 r  game_/collide_dot_return1/P[8]
                         net (fo=2, routed)           0.799    12.326    game_/collide_dot_return1_n_97
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_C[8]_P[4])
                                                      1.820    14.146 f  game_/collide_dot_return0/P[4]
                         net (fo=1, routed)           1.183    15.329    game_/collide_dot_return0_n_101
    SLICE_X15Y53         LUT5 (Prop_lut5_I0_O)        0.124    15.453 r  game_/velocity_x[9]_i_53/O
                         net (fo=1, routed)           0.149    15.602    game_/velocity_x[9]_i_53_n_0
    SLICE_X15Y53         LUT6 (Prop_lut6_I1_O)        0.124    15.726 r  game_/velocity_x[9]_i_12/O
                         net (fo=3, routed)           0.599    16.325    game_/velocity_x[9]_i_12_n_0
    SLICE_X15Y54         LUT6 (Prop_lut6_I5_O)        0.124    16.449 r  game_/velocity_x[9]_i_5/O
                         net (fo=10, routed)          0.468    16.917    game_/velocity_x[9]_i_5_n_0
    SLICE_X13Y57         LUT6 (Prop_lut6_I2_O)        0.124    17.041 r  game_/velocity_x[9]_i_6/O
                         net (fo=1, routed)           0.312    17.353    game_/velocity_x[9]_i_6_n_0
    SLICE_X12Y56         LUT5 (Prop_lut5_I1_O)        0.124    17.477 r  game_/velocity_x[9]_i_2/O
                         net (fo=1, routed)           0.000    17.477    game_/velocity_x[9]_i_2_n_0
    SLICE_X12Y56         FDCE                                         r  game_/velocity_x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.521    14.959    game_/clk_IBUF_BUFG
    SLICE_X12Y56         FDCE                                         r  game_/velocity_x_reg[9]/C
                         clock pessimism              0.188    15.147    
                         clock uncertainty           -0.035    15.111    
    SLICE_X12Y56         FDCE (Setup_fdce_C_D)        0.079    15.190    game_/velocity_x_reg[9]
  -------------------------------------------------------------------
                         required time                         15.190    
                         arrival time                         -17.477    
  -------------------------------------------------------------------
                         slack                                 -2.287    

Slack (VIOLATED) :        -2.281ns  (required time - arrival time)
  Source:                 game_/ball_y_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_/velocity_x_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.986ns  (logic 7.966ns (66.460%)  route 4.020ns (33.540%))
  Logic Levels:           7  (DSP48E1=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns = ( 14.959 - 10.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.818     5.436    game_/clk_IBUF_BUFG
    SLICE_X13Y45         FDCE                                         r  game_/ball_y_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDCE (Prop_fdce_C_Q)         0.456     5.892 r  game_/ball_y_reg[0]_replica/Q
                         net (fo=2, routed)           0.565     6.457    game_/Q[0]_repN
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_D[0]_P[8])
                                                      5.070    11.527 r  game_/collide_dot_return1/P[8]
                         net (fo=2, routed)           0.799    12.326    game_/collide_dot_return1_n_97
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_C[8]_P[4])
                                                      1.820    14.146 f  game_/collide_dot_return0/P[4]
                         net (fo=1, routed)           1.183    15.329    game_/collide_dot_return0_n_101
    SLICE_X15Y53         LUT5 (Prop_lut5_I0_O)        0.124    15.453 r  game_/velocity_x[9]_i_53/O
                         net (fo=1, routed)           0.149    15.602    game_/velocity_x[9]_i_53_n_0
    SLICE_X15Y53         LUT6 (Prop_lut6_I1_O)        0.124    15.726 r  game_/velocity_x[9]_i_12/O
                         net (fo=3, routed)           0.599    16.325    game_/velocity_x[9]_i_12_n_0
    SLICE_X15Y54         LUT6 (Prop_lut6_I5_O)        0.124    16.449 r  game_/velocity_x[9]_i_5/O
                         net (fo=10, routed)          0.437    16.886    game_/velocity_x[9]_i_5_n_0
    SLICE_X15Y55         LUT6 (Prop_lut6_I2_O)        0.124    17.010 r  game_/velocity_x[8]_i_2/O
                         net (fo=1, routed)           0.288    17.298    game_/velocity_x[8]_i_2_n_0
    SLICE_X13Y55         LUT5 (Prop_lut5_I4_O)        0.124    17.422 r  game_/velocity_x[8]_i_1/O
                         net (fo=1, routed)           0.000    17.422    game_/velocity_x[8]_i_1_n_0
    SLICE_X13Y55         FDCE                                         r  game_/velocity_x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.521    14.959    game_/clk_IBUF_BUFG
    SLICE_X13Y55         FDCE                                         r  game_/velocity_x_reg[8]/C
                         clock pessimism              0.188    15.147    
                         clock uncertainty           -0.035    15.111    
    SLICE_X13Y55         FDCE (Setup_fdce_C_D)        0.029    15.140    game_/velocity_x_reg[8]
  -------------------------------------------------------------------
                         required time                         15.140    
                         arrival time                         -17.422    
  -------------------------------------------------------------------
                         slack                                 -2.281    

Slack (VIOLATED) :        -2.262ns  (required time - arrival time)
  Source:                 game_/ball_y_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_/velocity_x_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.925ns  (logic 7.842ns (65.761%)  route 4.083ns (34.239%))
  Logic Levels:           6  (DSP48E1=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns = ( 14.959 - 10.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.818     5.436    game_/clk_IBUF_BUFG
    SLICE_X13Y45         FDCE                                         r  game_/ball_y_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDCE (Prop_fdce_C_Q)         0.456     5.892 r  game_/ball_y_reg[0]_replica/Q
                         net (fo=2, routed)           0.565     6.457    game_/Q[0]_repN
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_D[0]_P[8])
                                                      5.070    11.527 r  game_/collide_dot_return1/P[8]
                         net (fo=2, routed)           0.799    12.326    game_/collide_dot_return1_n_97
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_C[8]_P[4])
                                                      1.820    14.146 f  game_/collide_dot_return0/P[4]
                         net (fo=1, routed)           1.183    15.329    game_/collide_dot_return0_n_101
    SLICE_X15Y53         LUT5 (Prop_lut5_I0_O)        0.124    15.453 r  game_/velocity_x[9]_i_53/O
                         net (fo=1, routed)           0.149    15.602    game_/velocity_x[9]_i_53_n_0
    SLICE_X15Y53         LUT6 (Prop_lut6_I1_O)        0.124    15.726 r  game_/velocity_x[9]_i_12/O
                         net (fo=3, routed)           0.599    16.325    game_/velocity_x[9]_i_12_n_0
    SLICE_X15Y54         LUT6 (Prop_lut6_I5_O)        0.124    16.449 r  game_/velocity_x[9]_i_5/O
                         net (fo=10, routed)          0.466    16.915    game_/velocity_x[9]_i_5_n_0
    SLICE_X13Y55         LUT6 (Prop_lut6_I3_O)        0.124    17.039 r  game_/velocity_x[6]_i_1/O
                         net (fo=1, routed)           0.322    17.361    game_/velocity_x[6]_i_1_n_0
    SLICE_X14Y55         FDCE                                         r  game_/velocity_x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.521    14.959    game_/clk_IBUF_BUFG
    SLICE_X14Y55         FDCE                                         r  game_/velocity_x_reg[6]/C
                         clock pessimism              0.188    15.147    
                         clock uncertainty           -0.035    15.111    
    SLICE_X14Y55         FDCE (Setup_fdce_C_D)       -0.013    15.098    game_/velocity_x_reg[6]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -17.361    
  -------------------------------------------------------------------
                         slack                                 -2.262    

Slack (VIOLATED) :        -2.161ns  (required time - arrival time)
  Source:                 game_/ball_y_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_/velocity_x_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.668ns  (logic 7.842ns (67.211%)  route 3.826ns (32.789%))
  Logic Levels:           6  (DSP48E1=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns = ( 14.959 - 10.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.818     5.436    game_/clk_IBUF_BUFG
    SLICE_X13Y45         FDCE                                         r  game_/ball_y_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDCE (Prop_fdce_C_Q)         0.456     5.892 r  game_/ball_y_reg[0]_replica/Q
                         net (fo=2, routed)           0.565     6.457    game_/Q[0]_repN
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_D[0]_P[8])
                                                      5.070    11.527 r  game_/collide_dot_return1/P[8]
                         net (fo=2, routed)           0.799    12.326    game_/collide_dot_return1_n_97
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_C[8]_P[4])
                                                      1.820    14.146 f  game_/collide_dot_return0/P[4]
                         net (fo=1, routed)           1.183    15.329    game_/collide_dot_return0_n_101
    SLICE_X15Y53         LUT5 (Prop_lut5_I0_O)        0.124    15.453 r  game_/velocity_x[9]_i_53/O
                         net (fo=1, routed)           0.149    15.602    game_/velocity_x[9]_i_53_n_0
    SLICE_X15Y53         LUT6 (Prop_lut6_I1_O)        0.124    15.726 r  game_/velocity_x[9]_i_12/O
                         net (fo=3, routed)           0.322    16.048    game_/velocity_x[9]_i_12_n_0
    SLICE_X15Y55         LUT6 (Prop_lut6_I5_O)        0.124    16.172 r  game_/velocity_x[9]_i_7_comp_1/O
                         net (fo=1, routed)           0.403    16.575    game_/velocity_x[9]_i_7_n_0_repN_1
    SLICE_X15Y55         LUT6 (Prop_lut6_I3_O)        0.124    16.699 r  game_/velocity_x[9]_i_1_comp/O
                         net (fo=10, routed)          0.404    17.104    game_/velocity_x[0]
    SLICE_X14Y55         FDCE                                         r  game_/velocity_x_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.521    14.959    game_/clk_IBUF_BUFG
    SLICE_X14Y55         FDCE                                         r  game_/velocity_x_reg[6]/C
                         clock pessimism              0.188    15.147    
                         clock uncertainty           -0.035    15.111    
    SLICE_X14Y55         FDCE (Setup_fdce_C_CE)      -0.169    14.942    game_/velocity_x_reg[6]
  -------------------------------------------------------------------
                         required time                         14.942    
                         arrival time                         -17.104    
  -------------------------------------------------------------------
                         slack                                 -2.161    

Slack (VIOLATED) :        -2.149ns  (required time - arrival time)
  Source:                 game_/ball_y_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_/velocity_x_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.619ns  (logic 7.842ns (67.492%)  route 3.777ns (32.508%))
  Logic Levels:           6  (DSP48E1=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns = ( 14.959 - 10.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.818     5.436    game_/clk_IBUF_BUFG
    SLICE_X13Y45         FDCE                                         r  game_/ball_y_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDCE (Prop_fdce_C_Q)         0.456     5.892 r  game_/ball_y_reg[0]_replica/Q
                         net (fo=2, routed)           0.565     6.457    game_/Q[0]_repN
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_D[0]_P[8])
                                                      5.070    11.527 r  game_/collide_dot_return1/P[8]
                         net (fo=2, routed)           0.799    12.326    game_/collide_dot_return1_n_97
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_C[8]_P[4])
                                                      1.820    14.146 f  game_/collide_dot_return0/P[4]
                         net (fo=1, routed)           1.183    15.329    game_/collide_dot_return0_n_101
    SLICE_X15Y53         LUT5 (Prop_lut5_I0_O)        0.124    15.453 r  game_/velocity_x[9]_i_53/O
                         net (fo=1, routed)           0.149    15.602    game_/velocity_x[9]_i_53_n_0
    SLICE_X15Y53         LUT6 (Prop_lut6_I1_O)        0.124    15.726 r  game_/velocity_x[9]_i_12/O
                         net (fo=3, routed)           0.322    16.048    game_/velocity_x[9]_i_12_n_0
    SLICE_X15Y55         LUT6 (Prop_lut6_I5_O)        0.124    16.172 r  game_/velocity_x[9]_i_7_comp_1/O
                         net (fo=1, routed)           0.403    16.575    game_/velocity_x[9]_i_7_n_0_repN_1
    SLICE_X15Y55         LUT6 (Prop_lut6_I3_O)        0.124    16.699 r  game_/velocity_x[9]_i_1_comp/O
                         net (fo=10, routed)          0.356    17.055    game_/velocity_x[0]
    SLICE_X13Y55         FDCE                                         r  game_/velocity_x_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.521    14.959    game_/clk_IBUF_BUFG
    SLICE_X13Y55         FDCE                                         r  game_/velocity_x_reg[8]/C
                         clock pessimism              0.188    15.147    
                         clock uncertainty           -0.035    15.111    
    SLICE_X13Y55         FDCE (Setup_fdce_C_CE)      -0.205    14.906    game_/velocity_x_reg[8]
  -------------------------------------------------------------------
                         required time                         14.906    
                         arrival time                         -17.055    
  -------------------------------------------------------------------
                         slack                                 -2.149    

Slack (VIOLATED) :        -2.144ns  (required time - arrival time)
  Source:                 game_/ball_y_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_/velocity_x_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.792ns  (logic 7.842ns (66.505%)  route 3.950ns (33.495%))
  Logic Levels:           6  (DSP48E1=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns = ( 14.959 - 10.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.818     5.436    game_/clk_IBUF_BUFG
    SLICE_X13Y45         FDCE                                         r  game_/ball_y_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDCE (Prop_fdce_C_Q)         0.456     5.892 r  game_/ball_y_reg[0]_replica/Q
                         net (fo=2, routed)           0.565     6.457    game_/Q[0]_repN
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_D[0]_P[8])
                                                      5.070    11.527 r  game_/collide_dot_return1/P[8]
                         net (fo=2, routed)           0.799    12.326    game_/collide_dot_return1_n_97
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_C[8]_P[4])
                                                      1.820    14.146 f  game_/collide_dot_return0/P[4]
                         net (fo=1, routed)           1.183    15.329    game_/collide_dot_return0_n_101
    SLICE_X15Y53         LUT5 (Prop_lut5_I0_O)        0.124    15.453 r  game_/velocity_x[9]_i_53/O
                         net (fo=1, routed)           0.149    15.602    game_/velocity_x[9]_i_53_n_0
    SLICE_X15Y53         LUT6 (Prop_lut6_I1_O)        0.124    15.726 r  game_/velocity_x[9]_i_12/O
                         net (fo=3, routed)           0.599    16.325    game_/velocity_x[9]_i_12_n_0
    SLICE_X15Y54         LUT6 (Prop_lut6_I5_O)        0.124    16.449 r  game_/velocity_x[9]_i_5/O
                         net (fo=10, routed)          0.465    16.914    game_/velocity_x[9]_i_5_n_0
    SLICE_X13Y55         LUT6 (Prop_lut6_I3_O)        0.124    17.038 r  game_/velocity_x[1]_i_1/O
                         net (fo=1, routed)           0.190    17.227    game_/velocity_x[1]_i_1_n_0
    SLICE_X12Y55         FDCE                                         r  game_/velocity_x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.521    14.959    game_/clk_IBUF_BUFG
    SLICE_X12Y55         FDCE                                         r  game_/velocity_x_reg[1]/C
                         clock pessimism              0.188    15.147    
                         clock uncertainty           -0.035    15.111    
    SLICE_X12Y55         FDCE (Setup_fdce_C_D)       -0.028    15.083    game_/velocity_x_reg[1]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                         -17.227    
  -------------------------------------------------------------------
                         slack                                 -2.144    

Slack (VIOLATED) :        -2.121ns  (required time - arrival time)
  Source:                 game_/ball_y_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_/velocity_x_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.628ns  (logic 7.842ns (67.444%)  route 3.786ns (32.556%))
  Logic Levels:           6  (DSP48E1=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns = ( 14.959 - 10.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.818     5.436    game_/clk_IBUF_BUFG
    SLICE_X13Y45         FDCE                                         r  game_/ball_y_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDCE (Prop_fdce_C_Q)         0.456     5.892 r  game_/ball_y_reg[0]_replica/Q
                         net (fo=2, routed)           0.565     6.457    game_/Q[0]_repN
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_D[0]_P[8])
                                                      5.070    11.527 r  game_/collide_dot_return1/P[8]
                         net (fo=2, routed)           0.799    12.326    game_/collide_dot_return1_n_97
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_C[8]_P[4])
                                                      1.820    14.146 f  game_/collide_dot_return0/P[4]
                         net (fo=1, routed)           1.183    15.329    game_/collide_dot_return0_n_101
    SLICE_X15Y53         LUT5 (Prop_lut5_I0_O)        0.124    15.453 r  game_/velocity_x[9]_i_53/O
                         net (fo=1, routed)           0.149    15.602    game_/velocity_x[9]_i_53_n_0
    SLICE_X15Y53         LUT6 (Prop_lut6_I1_O)        0.124    15.726 r  game_/velocity_x[9]_i_12/O
                         net (fo=3, routed)           0.322    16.048    game_/velocity_x[9]_i_12_n_0
    SLICE_X15Y55         LUT6 (Prop_lut6_I5_O)        0.124    16.172 r  game_/velocity_x[9]_i_7_comp_1/O
                         net (fo=1, routed)           0.403    16.575    game_/velocity_x[9]_i_7_n_0_repN_1
    SLICE_X15Y55         LUT6 (Prop_lut6_I3_O)        0.124    16.699 r  game_/velocity_x[9]_i_1_comp/O
                         net (fo=10, routed)          0.364    17.063    game_/velocity_x[0]
    SLICE_X12Y56         FDCE                                         r  game_/velocity_x_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.521    14.959    game_/clk_IBUF_BUFG
    SLICE_X12Y56         FDCE                                         r  game_/velocity_x_reg[2]/C
                         clock pessimism              0.188    15.147    
                         clock uncertainty           -0.035    15.111    
    SLICE_X12Y56         FDCE (Setup_fdce_C_CE)      -0.169    14.942    game_/velocity_x_reg[2]
  -------------------------------------------------------------------
                         required time                         14.942    
                         arrival time                         -17.063    
  -------------------------------------------------------------------
                         slack                                 -2.121    

Slack (VIOLATED) :        -2.121ns  (required time - arrival time)
  Source:                 game_/ball_y_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_/velocity_x_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.628ns  (logic 7.842ns (67.444%)  route 3.786ns (32.556%))
  Logic Levels:           6  (DSP48E1=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns = ( 14.959 - 10.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.818     5.436    game_/clk_IBUF_BUFG
    SLICE_X13Y45         FDCE                                         r  game_/ball_y_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDCE (Prop_fdce_C_Q)         0.456     5.892 r  game_/ball_y_reg[0]_replica/Q
                         net (fo=2, routed)           0.565     6.457    game_/Q[0]_repN
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_D[0]_P[8])
                                                      5.070    11.527 r  game_/collide_dot_return1/P[8]
                         net (fo=2, routed)           0.799    12.326    game_/collide_dot_return1_n_97
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_C[8]_P[4])
                                                      1.820    14.146 f  game_/collide_dot_return0/P[4]
                         net (fo=1, routed)           1.183    15.329    game_/collide_dot_return0_n_101
    SLICE_X15Y53         LUT5 (Prop_lut5_I0_O)        0.124    15.453 r  game_/velocity_x[9]_i_53/O
                         net (fo=1, routed)           0.149    15.602    game_/velocity_x[9]_i_53_n_0
    SLICE_X15Y53         LUT6 (Prop_lut6_I1_O)        0.124    15.726 r  game_/velocity_x[9]_i_12/O
                         net (fo=3, routed)           0.322    16.048    game_/velocity_x[9]_i_12_n_0
    SLICE_X15Y55         LUT6 (Prop_lut6_I5_O)        0.124    16.172 r  game_/velocity_x[9]_i_7_comp_1/O
                         net (fo=1, routed)           0.403    16.575    game_/velocity_x[9]_i_7_n_0_repN_1
    SLICE_X15Y55         LUT6 (Prop_lut6_I3_O)        0.124    16.699 r  game_/velocity_x[9]_i_1_comp/O
                         net (fo=10, routed)          0.364    17.063    game_/velocity_x[0]
    SLICE_X12Y56         FDCE                                         r  game_/velocity_x_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.521    14.959    game_/clk_IBUF_BUFG
    SLICE_X12Y56         FDCE                                         r  game_/velocity_x_reg[3]/C
                         clock pessimism              0.188    15.147    
                         clock uncertainty           -0.035    15.111    
    SLICE_X12Y56         FDCE (Setup_fdce_C_CE)      -0.169    14.942    game_/velocity_x_reg[3]
  -------------------------------------------------------------------
                         required time                         14.942    
                         arrival time                         -17.063    
  -------------------------------------------------------------------
                         slack                                 -2.121    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 game_/empowering_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_/power_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.530%)  route 0.085ns (31.470%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.574     1.508    game_/clk_IBUF_BUFG
    SLICE_X9Y50          FDRE                                         r  game_/empowering_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  game_/empowering_reg/Q
                         net (fo=4, routed)           0.085     1.735    game_/in
    SLICE_X8Y50          LUT6 (Prop_lut6_I3_O)        0.045     1.780 r  game_/power[1]_i_1/O
                         net (fo=1, routed)           0.000     1.780    game_/power[1]_i_1_n_0
    SLICE_X8Y50          FDCE                                         r  game_/power_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.845     2.025    game_/clk_IBUF_BUFG
    SLICE_X8Y50          FDCE                                         r  game_/power_reg[1]/C
                         clock pessimism             -0.504     1.521    
    SLICE_X8Y50          FDCE (Hold_fdce_C_D)         0.121     1.642    game_/power_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 tick_/cnt_50ms_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tick_/cnt_50ms_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.189ns (65.571%)  route 0.099ns (34.429%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.598     1.532    tick_/clk_IBUF_BUFG
    SLICE_X3Y63          FDCE                                         r  tick_/cnt_50ms_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDCE (Prop_fdce_C_Q)         0.141     1.673 r  tick_/cnt_50ms_reg[1]/Q
                         net (fo=6, routed)           0.099     1.773    tick_/cnt_50ms_reg_n_0_[1]
    SLICE_X2Y63          LUT4 (Prop_lut4_I3_O)        0.048     1.821 r  tick_/cnt_50ms[3]_i_1/O
                         net (fo=1, routed)           0.000     1.821    tick_/cnt_50ms[3]
    SLICE_X2Y63          FDCE                                         r  tick_/cnt_50ms_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.870     2.050    tick_/clk_IBUF_BUFG
    SLICE_X2Y63          FDCE                                         r  tick_/cnt_50ms_reg[3]/C
                         clock pessimism             -0.505     1.545    
    SLICE_X2Y63          FDCE (Hold_fdce_C_D)         0.131     1.676    tick_/cnt_50ms_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 game_/score_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_/temp_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.765%)  route 0.066ns (26.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.599     1.533    game_/clk_IBUF_BUFG
    SLICE_X4Y61          FDCE                                         r  game_/score_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDCE (Prop_fdce_C_Q)         0.141     1.674 r  game_/score_reg[10]/Q
                         net (fo=2, routed)           0.066     1.740    led_/score[10]
    SLICE_X5Y61          LUT6 (Prop_lut6_I0_O)        0.045     1.785 r  led_/temp[10]_i_1/O
                         net (fo=1, routed)           0.000     1.785    led_/temp[10]_i_1_n_0
    SLICE_X5Y61          FDCE                                         r  led_/temp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.870     2.050    led_/clk_IBUF_BUFG
    SLICE_X5Y61          FDCE                                         r  led_/temp_reg[10]/C
                         clock pessimism             -0.504     1.546    
    SLICE_X5Y61          FDCE (Hold_fdce_C_D)         0.091     1.637    led_/temp_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 tick_/cnt_50ms_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tick_/cnt_50ms_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.598     1.532    tick_/clk_IBUF_BUFG
    SLICE_X3Y63          FDCE                                         r  tick_/cnt_50ms_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDCE (Prop_fdce_C_Q)         0.141     1.673 r  tick_/cnt_50ms_reg[1]/Q
                         net (fo=6, routed)           0.099     1.773    tick_/cnt_50ms_reg_n_0_[1]
    SLICE_X2Y63          LUT3 (Prop_lut3_I2_O)        0.045     1.818 r  tick_/cnt_50ms[2]_i_1/O
                         net (fo=1, routed)           0.000     1.818    tick_/cnt_50ms[2]
    SLICE_X2Y63          FDCE                                         r  tick_/cnt_50ms_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.870     2.050    tick_/clk_IBUF_BUFG
    SLICE_X2Y63          FDCE                                         r  tick_/cnt_50ms_reg[2]/C
                         clock pessimism             -0.505     1.545    
    SLICE_X2Y63          FDCE (Hold_fdce_C_D)         0.120     1.665    tick_/cnt_50ms_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 game_/score_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_/temp_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (62.015%)  route 0.114ns (37.985%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.599     1.533    game_/clk_IBUF_BUFG
    SLICE_X4Y61          FDCE                                         r  game_/score_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDCE (Prop_fdce_C_Q)         0.141     1.674 r  game_/score_reg[11]/Q
                         net (fo=2, routed)           0.114     1.788    led_/score[11]
    SLICE_X6Y61          LUT6 (Prop_lut6_I0_O)        0.045     1.833 r  led_/temp[11]_i_1/O
                         net (fo=1, routed)           0.000     1.833    led_/temp[11]_i_1_n_0
    SLICE_X6Y61          FDCE                                         r  led_/temp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.870     2.050    led_/clk_IBUF_BUFG
    SLICE_X6Y61          FDCE                                         r  led_/temp_reg[11]/C
                         clock pessimism             -0.501     1.549    
    SLICE_X6Y61          FDCE (Hold_fdce_C_D)         0.120     1.669    led_/temp_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 game_/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_/velocity_y_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.254ns (41.451%)  route 0.359ns (58.549%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.574     1.508    game_/clk_IBUF_BUFG
    SLICE_X10Y50         FDCE                                         r  game_/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDCE (Prop_fdce_C_Q)         0.164     1.672 f  game_/state_reg[0]/Q
                         net (fo=33, routed)          0.293     1.965    game_/state_reg_n_0_[0]
    SLICE_X11Y48         LUT3 (Prop_lut3_I1_O)        0.045     2.010 f  game_/velocity_y[9]_i_5/O
                         net (fo=2, routed)           0.066     2.076    game_/velocity_y[9]_i_5_n_0
    SLICE_X11Y48         LUT6 (Prop_lut6_I5_O)        0.045     2.121 r  game_/velocity_y[8]_i_1/O
                         net (fo=1, routed)           0.000     2.121    game_/velocity_y[8]_i_1_n_0
    SLICE_X11Y48         FDCE                                         r  game_/velocity_y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.915     2.095    game_/clk_IBUF_BUFG
    SLICE_X11Y48         FDCE                                         r  game_/velocity_y_reg[8]/C
                         clock pessimism             -0.251     1.844    
    SLICE_X11Y48         FDCE (Hold_fdce_C_D)         0.091     1.935    game_/velocity_y_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 game_/score_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_/temp_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (53.007%)  route 0.165ns (46.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.600     1.534    game_/clk_IBUF_BUFG
    SLICE_X4Y59          FDCE                                         r  game_/score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDCE (Prop_fdce_C_Q)         0.141     1.675 r  game_/score_reg[0]/Q
                         net (fo=2, routed)           0.165     1.840    led_/score[0]
    SLICE_X2Y60          LUT6 (Prop_lut6_I0_O)        0.045     1.885 r  led_/temp[0]_i_1/O
                         net (fo=1, routed)           0.000     1.885    led_/temp[0]_i_1_n_0
    SLICE_X2Y60          FDCE                                         r  led_/temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.873     2.053    led_/clk_IBUF_BUFG
    SLICE_X2Y60          FDCE                                         r  led_/temp_reg[0]/C
                         clock pessimism             -0.480     1.573    
    SLICE_X2Y60          FDCE (Hold_fdce_C_D)         0.121     1.694    led_/temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 game_/score_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_/temp_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.200%)  route 0.118ns (38.800%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.598     1.532    game_/clk_IBUF_BUFG
    SLICE_X4Y62          FDCE                                         r  game_/score_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDCE (Prop_fdce_C_Q)         0.141     1.673 r  game_/score_reg[14]/Q
                         net (fo=2, routed)           0.118     1.791    led_/score[14]
    SLICE_X5Y61          LUT5 (Prop_lut5_I4_O)        0.045     1.836 r  led_/temp[14]_i_1/O
                         net (fo=1, routed)           0.000     1.836    led_/temp[14]_i_1_n_0
    SLICE_X5Y61          FDCE                                         r  led_/temp_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.870     2.050    led_/clk_IBUF_BUFG
    SLICE_X5Y61          FDCE                                         r  led_/temp_reg[14]/C
                         clock pessimism             -0.501     1.549    
    SLICE_X5Y61          FDCE (Hold_fdce_C_D)         0.092     1.641    led_/temp_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 game_/score_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_/temp_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.205%)  route 0.118ns (38.795%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.599     1.533    game_/clk_IBUF_BUFG
    SLICE_X4Y60          FDCE                                         r  game_/score_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDCE (Prop_fdce_C_Q)         0.141     1.674 r  game_/score_reg[5]/Q
                         net (fo=2, routed)           0.118     1.792    led_/score[5]
    SLICE_X5Y61          LUT6 (Prop_lut6_I0_O)        0.045     1.837 r  led_/temp[5]_i_1/O
                         net (fo=1, routed)           0.000     1.837    led_/temp[5]_i_1_n_0
    SLICE_X5Y61          FDCE                                         r  led_/temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.870     2.050    led_/clk_IBUF_BUFG
    SLICE_X5Y61          FDCE                                         r  led_/temp_reg[5]/C
                         clock pessimism             -0.501     1.549    
    SLICE_X5Y61          FDCE (Hold_fdce_C_D)         0.092     1.641    led_/temp_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 vga_/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_/v_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.072%)  route 0.146ns (43.928%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.570     1.504    vga_/clk_IBUF_BUFG
    SLICE_X15Y62         FDCE                                         r  vga_/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y62         FDCE (Prop_fdce_C_Q)         0.141     1.645 r  vga_/v_count_reg_reg[0]/Q
                         net (fo=11, routed)          0.146     1.791    vga_/v_count_reg_reg_n_0_[0]
    SLICE_X14Y62         LUT3 (Prop_lut3_I2_O)        0.045     1.836 r  vga_/v_count_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.836    vga_/v_count_next[1]
    SLICE_X14Y62         FDCE                                         r  vga_/v_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.840     2.020    vga_/clk_IBUF_BUFG
    SLICE_X14Y62         FDCE                                         r  vga_/v_count_reg_reg[1]/C
                         clock pessimism             -0.503     1.517    
    SLICE_X14Y62         FDCE (Hold_fdce_C_D)         0.120     1.637    vga_/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.199    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y50   game_/ball_x_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y50   game_/ball_x_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y45   game_/ball_x_reg[2]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X11Y44   game_/ball_x_reg[3]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X11Y47   game_/ball_x_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y49   game_/ball_x_reg[5]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X10Y46   game_/ball_x_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y50   game_/ball_x_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y51   game_/ball_x_reg[7]_rep/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y50   game_/ball_x_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y50   game_/ball_x_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y50   game_/ball_x_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y50   game_/ball_x_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y45   game_/ball_x_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y45   game_/ball_x_reg[2]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X11Y44   game_/ball_x_reg[3]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X11Y44   game_/ball_x_reg[3]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X11Y47   game_/ball_x_reg[4]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X11Y47   game_/ball_x_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y50   game_/ball_x_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y50   game_/ball_x_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y50   game_/ball_x_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y50   game_/ball_x_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y45   game_/ball_x_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y45   game_/ball_x_reg[2]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X11Y44   game_/ball_x_reg[3]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X11Y44   game_/ball_x_reg[3]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X11Y47   game_/ball_x_reg[4]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X11Y47   game_/ball_x_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_throw
                            (input port)
  Destination:            debug_btn
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.741ns  (logic 5.124ns (58.618%)  route 3.617ns (41.382%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M21                                               0.000     0.000 r  btn_throw (IN)
                         net (fo=0)                   0.000     0.000    btn_throw
    M21                  IBUF (Prop_ibuf_I_O)         1.503     1.503 r  btn_throw_IBUF_inst/O
                         net (fo=10, routed)          3.617     5.120    debug_btn_OBUF
    AB22                 OBUF (Prop_obuf_I_O)         3.620     8.741 r  debug_btn_OBUF_inst/O
                         net (fo=0)                   0.000     8.741    debug_btn
    AB22                                                              r  debug_btn (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_throw
                            (input port)
  Destination:            debug_btn
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.693ns  (logic 1.591ns (59.079%)  route 1.102ns (40.921%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M21                                               0.000     0.000 r  btn_throw (IN)
                         net (fo=0)                   0.000     0.000    btn_throw
    M21                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  btn_throw_IBUF_inst/O
                         net (fo=10, routed)          1.102     1.373    debug_btn_OBUF
    AB22                 OBUF (Prop_obuf_I_O)         1.320     2.693 r  debug_btn_OBUF_inst/O
                         net (fo=0)                   0.000     2.693    debug_btn
    AB22                                                              r  debug_btn (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_/ball_y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.967ns  (logic 13.781ns (49.277%)  route 14.186ns (50.723%))
  Logic Levels:           19  (CARRY4=8 DSP48E1=2 LUT2=3 LUT4=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.818     5.436    game_/clk_IBUF_BUFG
    SLICE_X11Y45         FDCE                                         r  game_/ball_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDCE (Prop_fdce_C_Q)         0.456     5.892 r  game_/ball_y_reg[2]/Q
                         net (fo=22, routed)          2.625     8.517    vga_/Q[2]
    SLICE_X12Y60         LUT2 (Prop_lut2_I1_O)        0.124     8.641 r  vga_/red3_i_20/O
                         net (fo=1, routed)           0.000     8.641    vga_/red3_i_20_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.021 r  vga_/red3_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.021    vga_/red3_i_3_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.138 r  vga_/red3_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.138    vga_/red3_i_2_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.377 r  vga_/red3_i_1/O[2]
                         net (fo=58, routed)          1.746    11.123    drawer_/O[2]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.213    15.336 r  drawer_/red3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    15.338    drawer_/red3__0_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    16.856 r  drawer_/red3__1/P[2]
                         net (fo=2, routed)           1.033    17.889    drawer_/red3__1_n_103
    SLICE_X13Y65         LUT2 (Prop_lut2_I0_O)        0.124    18.013 r  drawer_/red_OBUF[3]_inst_i_158/O
                         net (fo=1, routed)           0.000    18.013    drawer_/red_OBUF[3]_inst_i_158_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.414 r  drawer_/red_OBUF[3]_inst_i_126/CO[3]
                         net (fo=1, routed)           0.000    18.414    drawer_/red_OBUF[3]_inst_i_126_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.528 r  drawer_/red_OBUF[3]_inst_i_131/CO[3]
                         net (fo=1, routed)           0.000    18.528    drawer_/red_OBUF[3]_inst_i_131_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.862 r  drawer_/red_OBUF[3]_inst_i_108/O[1]
                         net (fo=1, routed)           1.170    20.032    drawer_/red_OBUF[3]_inst_i_108_n_6
    SLICE_X12Y72         LUT2 (Prop_lut2_I1_O)        0.303    20.335 r  drawer_/red_OBUF[3]_inst_i_72/O
                         net (fo=1, routed)           0.000    20.335    drawer_/red_OBUF[3]_inst_i_72_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.868 r  drawer_/red_OBUF[3]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.868    drawer_/red_OBUF[3]_inst_i_32_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.183 f  drawer_/red_OBUF[3]_inst_i_30/O[3]
                         net (fo=1, routed)           0.813    21.996    drawer_/red_OBUF[3]_inst_i_30_n_4
    SLICE_X14Y72         LUT4 (Prop_lut4_I1_O)        0.307    22.303 f  drawer_/red_OBUF[3]_inst_i_68/O
                         net (fo=1, routed)           0.662    22.965    drawer_/red_OBUF[3]_inst_i_68_n_0
    SLICE_X14Y71         LUT5 (Prop_lut5_I4_O)        0.124    23.089 f  drawer_/red_OBUF[3]_inst_i_31/O
                         net (fo=1, routed)           0.722    23.811    drawer_/red_OBUF[3]_inst_i_31_n_0
    SLICE_X13Y69         LUT6 (Prop_lut6_I5_O)        0.124    23.935 f  drawer_/red_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.264    24.199    drawer_/red_OBUF[3]_inst_i_11_n_0
    SLICE_X13Y69         LUT6 (Prop_lut6_I4_O)        0.124    24.323 r  drawer_/red_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           0.941    25.264    vga_/blue[2]
    SLICE_X8Y66          LUT4 (Prop_lut4_I3_O)        0.150    25.414 r  vga_/green_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.208    29.622    green_OBUF[3]
    G20                  OBUF (Prop_obuf_I_O)         3.781    33.403 r  green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    33.403    green[3]
    G20                                                               r  green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_/ball_y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.853ns  (logic 13.510ns (48.506%)  route 14.343ns (51.494%))
  Logic Levels:           19  (CARRY4=8 DSP48E1=2 LUT2=3 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.818     5.436    game_/clk_IBUF_BUFG
    SLICE_X11Y45         FDCE                                         r  game_/ball_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDCE (Prop_fdce_C_Q)         0.456     5.892 r  game_/ball_y_reg[2]/Q
                         net (fo=22, routed)          2.625     8.517    vga_/Q[2]
    SLICE_X12Y60         LUT2 (Prop_lut2_I1_O)        0.124     8.641 r  vga_/red3_i_20/O
                         net (fo=1, routed)           0.000     8.641    vga_/red3_i_20_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.021 r  vga_/red3_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.021    vga_/red3_i_3_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.138 r  vga_/red3_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.138    vga_/red3_i_2_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.377 r  vga_/red3_i_1/O[2]
                         net (fo=58, routed)          1.746    11.123    drawer_/O[2]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.213    15.336 r  drawer_/red3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    15.338    drawer_/red3__0_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    16.856 r  drawer_/red3__1/P[2]
                         net (fo=2, routed)           1.033    17.889    drawer_/red3__1_n_103
    SLICE_X13Y65         LUT2 (Prop_lut2_I0_O)        0.124    18.013 r  drawer_/red_OBUF[3]_inst_i_158/O
                         net (fo=1, routed)           0.000    18.013    drawer_/red_OBUF[3]_inst_i_158_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.414 r  drawer_/red_OBUF[3]_inst_i_126/CO[3]
                         net (fo=1, routed)           0.000    18.414    drawer_/red_OBUF[3]_inst_i_126_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.528 r  drawer_/red_OBUF[3]_inst_i_131/CO[3]
                         net (fo=1, routed)           0.000    18.528    drawer_/red_OBUF[3]_inst_i_131_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.862 r  drawer_/red_OBUF[3]_inst_i_108/O[1]
                         net (fo=1, routed)           1.170    20.032    drawer_/red_OBUF[3]_inst_i_108_n_6
    SLICE_X12Y72         LUT2 (Prop_lut2_I1_O)        0.303    20.335 r  drawer_/red_OBUF[3]_inst_i_72/O
                         net (fo=1, routed)           0.000    20.335    drawer_/red_OBUF[3]_inst_i_72_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.868 r  drawer_/red_OBUF[3]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.868    drawer_/red_OBUF[3]_inst_i_32_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.183 f  drawer_/red_OBUF[3]_inst_i_30/O[3]
                         net (fo=1, routed)           0.813    21.996    drawer_/red_OBUF[3]_inst_i_30_n_4
    SLICE_X14Y72         LUT4 (Prop_lut4_I1_O)        0.307    22.303 f  drawer_/red_OBUF[3]_inst_i_68/O
                         net (fo=1, routed)           0.662    22.965    drawer_/red_OBUF[3]_inst_i_68_n_0
    SLICE_X14Y71         LUT5 (Prop_lut5_I4_O)        0.124    23.089 f  drawer_/red_OBUF[3]_inst_i_31/O
                         net (fo=1, routed)           0.722    23.811    drawer_/red_OBUF[3]_inst_i_31_n_0
    SLICE_X13Y69         LUT6 (Prop_lut6_I5_O)        0.124    23.935 f  drawer_/red_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.264    24.199    drawer_/red_OBUF[3]_inst_i_11_n_0
    SLICE_X13Y69         LUT6 (Prop_lut6_I4_O)        0.124    24.323 r  drawer_/red_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           0.663    24.986    vga_/blue[2]
    SLICE_X8Y66          LUT6 (Prop_lut6_I1_O)        0.124    25.110 r  vga_/red_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           4.643    29.752    red_OBUF[2]
    G18                  OBUF (Prop_obuf_I_O)         3.536    33.289 r  red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    33.289    red[3]
    G18                                                               r  red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_/ball_y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.793ns  (logic 13.515ns (48.626%)  route 14.278ns (51.374%))
  Logic Levels:           19  (CARRY4=8 DSP48E1=2 LUT2=3 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.818     5.436    game_/clk_IBUF_BUFG
    SLICE_X11Y45         FDCE                                         r  game_/ball_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDCE (Prop_fdce_C_Q)         0.456     5.892 r  game_/ball_y_reg[2]/Q
                         net (fo=22, routed)          2.625     8.517    vga_/Q[2]
    SLICE_X12Y60         LUT2 (Prop_lut2_I1_O)        0.124     8.641 r  vga_/red3_i_20/O
                         net (fo=1, routed)           0.000     8.641    vga_/red3_i_20_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.021 r  vga_/red3_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.021    vga_/red3_i_3_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.138 r  vga_/red3_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.138    vga_/red3_i_2_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.377 r  vga_/red3_i_1/O[2]
                         net (fo=58, routed)          1.746    11.123    drawer_/O[2]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.213    15.336 r  drawer_/red3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    15.338    drawer_/red3__0_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    16.856 r  drawer_/red3__1/P[2]
                         net (fo=2, routed)           1.033    17.889    drawer_/red3__1_n_103
    SLICE_X13Y65         LUT2 (Prop_lut2_I0_O)        0.124    18.013 r  drawer_/red_OBUF[3]_inst_i_158/O
                         net (fo=1, routed)           0.000    18.013    drawer_/red_OBUF[3]_inst_i_158_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.414 r  drawer_/red_OBUF[3]_inst_i_126/CO[3]
                         net (fo=1, routed)           0.000    18.414    drawer_/red_OBUF[3]_inst_i_126_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.528 r  drawer_/red_OBUF[3]_inst_i_131/CO[3]
                         net (fo=1, routed)           0.000    18.528    drawer_/red_OBUF[3]_inst_i_131_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.862 r  drawer_/red_OBUF[3]_inst_i_108/O[1]
                         net (fo=1, routed)           1.170    20.032    drawer_/red_OBUF[3]_inst_i_108_n_6
    SLICE_X12Y72         LUT2 (Prop_lut2_I1_O)        0.303    20.335 r  drawer_/red_OBUF[3]_inst_i_72/O
                         net (fo=1, routed)           0.000    20.335    drawer_/red_OBUF[3]_inst_i_72_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.868 r  drawer_/red_OBUF[3]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.868    drawer_/red_OBUF[3]_inst_i_32_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.183 f  drawer_/red_OBUF[3]_inst_i_30/O[3]
                         net (fo=1, routed)           0.813    21.996    drawer_/red_OBUF[3]_inst_i_30_n_4
    SLICE_X14Y72         LUT4 (Prop_lut4_I1_O)        0.307    22.303 f  drawer_/red_OBUF[3]_inst_i_68/O
                         net (fo=1, routed)           0.662    22.965    drawer_/red_OBUF[3]_inst_i_68_n_0
    SLICE_X14Y71         LUT5 (Prop_lut5_I4_O)        0.124    23.089 f  drawer_/red_OBUF[3]_inst_i_31/O
                         net (fo=1, routed)           0.722    23.811    drawer_/red_OBUF[3]_inst_i_31_n_0
    SLICE_X13Y69         LUT6 (Prop_lut6_I5_O)        0.124    23.935 f  drawer_/red_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.264    24.199    drawer_/red_OBUF[3]_inst_i_11_n_0
    SLICE_X13Y69         LUT6 (Prop_lut6_I4_O)        0.124    24.323 r  drawer_/red_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           0.653    24.976    vga_/blue[2]
    SLICE_X8Y66          LUT6 (Prop_lut6_I5_O)        0.124    25.100 r  vga_/red_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           4.589    29.688    red_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.541    33.229 r  red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    33.229    red[1]
    G17                                                               r  red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_/ball_y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.773ns  (logic 13.745ns (49.490%)  route 14.028ns (50.510%))
  Logic Levels:           19  (CARRY4=8 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.818     5.436    game_/clk_IBUF_BUFG
    SLICE_X11Y45         FDCE                                         r  game_/ball_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDCE (Prop_fdce_C_Q)         0.456     5.892 r  game_/ball_y_reg[2]/Q
                         net (fo=22, routed)          2.625     8.517    vga_/Q[2]
    SLICE_X12Y60         LUT2 (Prop_lut2_I1_O)        0.124     8.641 r  vga_/red3_i_20/O
                         net (fo=1, routed)           0.000     8.641    vga_/red3_i_20_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.021 r  vga_/red3_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.021    vga_/red3_i_3_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.138 r  vga_/red3_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.138    vga_/red3_i_2_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.377 r  vga_/red3_i_1/O[2]
                         net (fo=58, routed)          1.746    11.123    drawer_/O[2]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.213    15.336 r  drawer_/red3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    15.338    drawer_/red3__0_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    16.856 r  drawer_/red3__1/P[2]
                         net (fo=2, routed)           1.033    17.889    drawer_/red3__1_n_103
    SLICE_X13Y65         LUT2 (Prop_lut2_I0_O)        0.124    18.013 r  drawer_/red_OBUF[3]_inst_i_158/O
                         net (fo=1, routed)           0.000    18.013    drawer_/red_OBUF[3]_inst_i_158_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.414 r  drawer_/red_OBUF[3]_inst_i_126/CO[3]
                         net (fo=1, routed)           0.000    18.414    drawer_/red_OBUF[3]_inst_i_126_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.528 r  drawer_/red_OBUF[3]_inst_i_131/CO[3]
                         net (fo=1, routed)           0.000    18.528    drawer_/red_OBUF[3]_inst_i_131_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.862 r  drawer_/red_OBUF[3]_inst_i_108/O[1]
                         net (fo=1, routed)           1.170    20.032    drawer_/red_OBUF[3]_inst_i_108_n_6
    SLICE_X12Y72         LUT2 (Prop_lut2_I1_O)        0.303    20.335 r  drawer_/red_OBUF[3]_inst_i_72/O
                         net (fo=1, routed)           0.000    20.335    drawer_/red_OBUF[3]_inst_i_72_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.868 r  drawer_/red_OBUF[3]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.868    drawer_/red_OBUF[3]_inst_i_32_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.183 r  drawer_/red_OBUF[3]_inst_i_30/O[3]
                         net (fo=1, routed)           0.813    21.996    drawer_/red_OBUF[3]_inst_i_30_n_4
    SLICE_X14Y72         LUT4 (Prop_lut4_I1_O)        0.307    22.303 r  drawer_/red_OBUF[3]_inst_i_68/O
                         net (fo=1, routed)           0.662    22.965    drawer_/red_OBUF[3]_inst_i_68_n_0
    SLICE_X14Y71         LUT5 (Prop_lut5_I4_O)        0.124    23.089 r  drawer_/red_OBUF[3]_inst_i_31/O
                         net (fo=1, routed)           0.722    23.811    drawer_/red_OBUF[3]_inst_i_31_n_0
    SLICE_X13Y69         LUT6 (Prop_lut6_I5_O)        0.124    23.935 r  drawer_/red_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.264    24.199    drawer_/red_OBUF[3]_inst_i_11_n_0
    SLICE_X13Y69         LUT6 (Prop_lut6_I4_O)        0.124    24.323 f  drawer_/red_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           0.944    25.267    vga_/blue[2]
    SLICE_X8Y66          LUT3 (Prop_lut3_I2_O)        0.150    25.417 r  vga_/green_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           4.047    29.464    green_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.745    33.209 r  green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    33.209    green[1]
    H19                                                               r  green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_/ball_y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.690ns  (logic 13.509ns (48.786%)  route 14.181ns (51.214%))
  Logic Levels:           19  (CARRY4=8 DSP48E1=2 LUT2=3 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.818     5.436    game_/clk_IBUF_BUFG
    SLICE_X11Y45         FDCE                                         r  game_/ball_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDCE (Prop_fdce_C_Q)         0.456     5.892 r  game_/ball_y_reg[2]/Q
                         net (fo=22, routed)          2.625     8.517    vga_/Q[2]
    SLICE_X12Y60         LUT2 (Prop_lut2_I1_O)        0.124     8.641 r  vga_/red3_i_20/O
                         net (fo=1, routed)           0.000     8.641    vga_/red3_i_20_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.021 r  vga_/red3_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.021    vga_/red3_i_3_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.138 r  vga_/red3_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.138    vga_/red3_i_2_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.377 r  vga_/red3_i_1/O[2]
                         net (fo=58, routed)          1.746    11.123    drawer_/O[2]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.213    15.336 r  drawer_/red3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    15.338    drawer_/red3__0_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    16.856 r  drawer_/red3__1/P[2]
                         net (fo=2, routed)           1.033    17.889    drawer_/red3__1_n_103
    SLICE_X13Y65         LUT2 (Prop_lut2_I0_O)        0.124    18.013 r  drawer_/red_OBUF[3]_inst_i_158/O
                         net (fo=1, routed)           0.000    18.013    drawer_/red_OBUF[3]_inst_i_158_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.414 r  drawer_/red_OBUF[3]_inst_i_126/CO[3]
                         net (fo=1, routed)           0.000    18.414    drawer_/red_OBUF[3]_inst_i_126_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.528 r  drawer_/red_OBUF[3]_inst_i_131/CO[3]
                         net (fo=1, routed)           0.000    18.528    drawer_/red_OBUF[3]_inst_i_131_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.862 r  drawer_/red_OBUF[3]_inst_i_108/O[1]
                         net (fo=1, routed)           1.170    20.032    drawer_/red_OBUF[3]_inst_i_108_n_6
    SLICE_X12Y72         LUT2 (Prop_lut2_I1_O)        0.303    20.335 r  drawer_/red_OBUF[3]_inst_i_72/O
                         net (fo=1, routed)           0.000    20.335    drawer_/red_OBUF[3]_inst_i_72_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.868 r  drawer_/red_OBUF[3]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.868    drawer_/red_OBUF[3]_inst_i_32_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.183 f  drawer_/red_OBUF[3]_inst_i_30/O[3]
                         net (fo=1, routed)           0.813    21.996    drawer_/red_OBUF[3]_inst_i_30_n_4
    SLICE_X14Y72         LUT4 (Prop_lut4_I1_O)        0.307    22.303 f  drawer_/red_OBUF[3]_inst_i_68/O
                         net (fo=1, routed)           0.662    22.965    drawer_/red_OBUF[3]_inst_i_68_n_0
    SLICE_X14Y71         LUT5 (Prop_lut5_I4_O)        0.124    23.089 f  drawer_/red_OBUF[3]_inst_i_31/O
                         net (fo=1, routed)           0.722    23.811    drawer_/red_OBUF[3]_inst_i_31_n_0
    SLICE_X13Y69         LUT6 (Prop_lut6_I5_O)        0.124    23.935 f  drawer_/red_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.264    24.199    drawer_/red_OBUF[3]_inst_i_11_n_0
    SLICE_X13Y69         LUT6 (Prop_lut6_I4_O)        0.124    24.323 r  drawer_/red_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           0.663    24.986    vga_/blue[2]
    SLICE_X8Y66          LUT6 (Prop_lut6_I1_O)        0.124    25.110 r  vga_/red_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           4.481    29.591    red_OBUF[2]
    H18                  OBUF (Prop_obuf_I_O)         3.535    33.126 r  red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    33.126    red[2]
    H18                                                               r  red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_/ball_y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.665ns  (logic 13.521ns (48.874%)  route 14.144ns (51.126%))
  Logic Levels:           19  (CARRY4=8 DSP48E1=2 LUT2=3 LUT4=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.818     5.436    game_/clk_IBUF_BUFG
    SLICE_X11Y45         FDCE                                         r  game_/ball_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDCE (Prop_fdce_C_Q)         0.456     5.892 r  game_/ball_y_reg[2]/Q
                         net (fo=22, routed)          2.625     8.517    vga_/Q[2]
    SLICE_X12Y60         LUT2 (Prop_lut2_I1_O)        0.124     8.641 r  vga_/red3_i_20/O
                         net (fo=1, routed)           0.000     8.641    vga_/red3_i_20_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.021 r  vga_/red3_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.021    vga_/red3_i_3_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.138 r  vga_/red3_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.138    vga_/red3_i_2_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.377 r  vga_/red3_i_1/O[2]
                         net (fo=58, routed)          1.746    11.123    drawer_/O[2]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.213    15.336 r  drawer_/red3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    15.338    drawer_/red3__0_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    16.856 r  drawer_/red3__1/P[2]
                         net (fo=2, routed)           1.033    17.889    drawer_/red3__1_n_103
    SLICE_X13Y65         LUT2 (Prop_lut2_I0_O)        0.124    18.013 r  drawer_/red_OBUF[3]_inst_i_158/O
                         net (fo=1, routed)           0.000    18.013    drawer_/red_OBUF[3]_inst_i_158_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.414 r  drawer_/red_OBUF[3]_inst_i_126/CO[3]
                         net (fo=1, routed)           0.000    18.414    drawer_/red_OBUF[3]_inst_i_126_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.528 r  drawer_/red_OBUF[3]_inst_i_131/CO[3]
                         net (fo=1, routed)           0.000    18.528    drawer_/red_OBUF[3]_inst_i_131_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.862 r  drawer_/red_OBUF[3]_inst_i_108/O[1]
                         net (fo=1, routed)           1.170    20.032    drawer_/red_OBUF[3]_inst_i_108_n_6
    SLICE_X12Y72         LUT2 (Prop_lut2_I1_O)        0.303    20.335 r  drawer_/red_OBUF[3]_inst_i_72/O
                         net (fo=1, routed)           0.000    20.335    drawer_/red_OBUF[3]_inst_i_72_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.868 r  drawer_/red_OBUF[3]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.868    drawer_/red_OBUF[3]_inst_i_32_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.183 r  drawer_/red_OBUF[3]_inst_i_30/O[3]
                         net (fo=1, routed)           0.813    21.996    drawer_/red_OBUF[3]_inst_i_30_n_4
    SLICE_X14Y72         LUT4 (Prop_lut4_I1_O)        0.307    22.303 r  drawer_/red_OBUF[3]_inst_i_68/O
                         net (fo=1, routed)           0.662    22.965    drawer_/red_OBUF[3]_inst_i_68_n_0
    SLICE_X14Y71         LUT5 (Prop_lut5_I4_O)        0.124    23.089 r  drawer_/red_OBUF[3]_inst_i_31/O
                         net (fo=1, routed)           0.722    23.811    drawer_/red_OBUF[3]_inst_i_31_n_0
    SLICE_X13Y69         LUT6 (Prop_lut6_I5_O)        0.124    23.935 r  drawer_/red_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.264    24.199    drawer_/red_OBUF[3]_inst_i_11_n_0
    SLICE_X13Y69         LUT6 (Prop_lut6_I4_O)        0.124    24.323 f  drawer_/red_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           0.941    25.264    vga_/blue[2]
    SLICE_X8Y66          LUT4 (Prop_lut4_I3_O)        0.124    25.388 r  vga_/green_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.166    29.554    green_OBUF[2]
    H20                  OBUF (Prop_obuf_I_O)         3.547    33.101 r  green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    33.101    green[2]
    H20                                                               r  green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_/ball_y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.631ns  (logic 13.743ns (49.738%)  route 13.888ns (50.262%))
  Logic Levels:           19  (CARRY4=8 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.818     5.436    game_/clk_IBUF_BUFG
    SLICE_X11Y45         FDCE                                         r  game_/ball_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDCE (Prop_fdce_C_Q)         0.456     5.892 r  game_/ball_y_reg[2]/Q
                         net (fo=22, routed)          2.625     8.517    vga_/Q[2]
    SLICE_X12Y60         LUT2 (Prop_lut2_I1_O)        0.124     8.641 r  vga_/red3_i_20/O
                         net (fo=1, routed)           0.000     8.641    vga_/red3_i_20_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.021 r  vga_/red3_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.021    vga_/red3_i_3_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.138 r  vga_/red3_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.138    vga_/red3_i_2_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.377 r  vga_/red3_i_1/O[2]
                         net (fo=58, routed)          1.746    11.123    drawer_/O[2]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.213    15.336 r  drawer_/red3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    15.338    drawer_/red3__0_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    16.856 r  drawer_/red3__1/P[2]
                         net (fo=2, routed)           1.033    17.889    drawer_/red3__1_n_103
    SLICE_X13Y65         LUT2 (Prop_lut2_I0_O)        0.124    18.013 r  drawer_/red_OBUF[3]_inst_i_158/O
                         net (fo=1, routed)           0.000    18.013    drawer_/red_OBUF[3]_inst_i_158_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.414 r  drawer_/red_OBUF[3]_inst_i_126/CO[3]
                         net (fo=1, routed)           0.000    18.414    drawer_/red_OBUF[3]_inst_i_126_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.528 r  drawer_/red_OBUF[3]_inst_i_131/CO[3]
                         net (fo=1, routed)           0.000    18.528    drawer_/red_OBUF[3]_inst_i_131_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.862 r  drawer_/red_OBUF[3]_inst_i_108/O[1]
                         net (fo=1, routed)           1.170    20.032    drawer_/red_OBUF[3]_inst_i_108_n_6
    SLICE_X12Y72         LUT2 (Prop_lut2_I1_O)        0.303    20.335 r  drawer_/red_OBUF[3]_inst_i_72/O
                         net (fo=1, routed)           0.000    20.335    drawer_/red_OBUF[3]_inst_i_72_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.868 r  drawer_/red_OBUF[3]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.868    drawer_/red_OBUF[3]_inst_i_32_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.183 r  drawer_/red_OBUF[3]_inst_i_30/O[3]
                         net (fo=1, routed)           0.813    21.996    drawer_/red_OBUF[3]_inst_i_30_n_4
    SLICE_X14Y72         LUT4 (Prop_lut4_I1_O)        0.307    22.303 r  drawer_/red_OBUF[3]_inst_i_68/O
                         net (fo=1, routed)           0.662    22.965    drawer_/red_OBUF[3]_inst_i_68_n_0
    SLICE_X14Y71         LUT5 (Prop_lut5_I4_O)        0.124    23.089 r  drawer_/red_OBUF[3]_inst_i_31/O
                         net (fo=1, routed)           0.722    23.811    drawer_/red_OBUF[3]_inst_i_31_n_0
    SLICE_X13Y69         LUT6 (Prop_lut6_I5_O)        0.124    23.935 r  drawer_/red_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.264    24.199    drawer_/red_OBUF[3]_inst_i_11_n_0
    SLICE_X13Y69         LUT6 (Prop_lut6_I4_O)        0.124    24.323 f  drawer_/red_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           0.944    25.267    vga_/blue[2]
    SLICE_X8Y66          LUT3 (Prop_lut3_I2_O)        0.150    25.417 r  vga_/green_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           3.907    29.324    green_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.743    33.067 r  green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    33.067    green[0]
    J19                                                               r  green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_/ball_y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.496ns  (logic 13.501ns (49.101%)  route 13.995ns (50.899%))
  Logic Levels:           19  (CARRY4=8 DSP48E1=2 LUT2=3 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.818     5.436    game_/clk_IBUF_BUFG
    SLICE_X11Y45         FDCE                                         r  game_/ball_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDCE (Prop_fdce_C_Q)         0.456     5.892 r  game_/ball_y_reg[2]/Q
                         net (fo=22, routed)          2.625     8.517    vga_/Q[2]
    SLICE_X12Y60         LUT2 (Prop_lut2_I1_O)        0.124     8.641 r  vga_/red3_i_20/O
                         net (fo=1, routed)           0.000     8.641    vga_/red3_i_20_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.021 r  vga_/red3_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.021    vga_/red3_i_3_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.138 r  vga_/red3_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.138    vga_/red3_i_2_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.377 r  vga_/red3_i_1/O[2]
                         net (fo=58, routed)          1.746    11.123    drawer_/O[2]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.213    15.336 r  drawer_/red3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    15.338    drawer_/red3__0_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    16.856 r  drawer_/red3__1/P[2]
                         net (fo=2, routed)           1.033    17.889    drawer_/red3__1_n_103
    SLICE_X13Y65         LUT2 (Prop_lut2_I0_O)        0.124    18.013 r  drawer_/red_OBUF[3]_inst_i_158/O
                         net (fo=1, routed)           0.000    18.013    drawer_/red_OBUF[3]_inst_i_158_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.414 r  drawer_/red_OBUF[3]_inst_i_126/CO[3]
                         net (fo=1, routed)           0.000    18.414    drawer_/red_OBUF[3]_inst_i_126_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.528 r  drawer_/red_OBUF[3]_inst_i_131/CO[3]
                         net (fo=1, routed)           0.000    18.528    drawer_/red_OBUF[3]_inst_i_131_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.862 r  drawer_/red_OBUF[3]_inst_i_108/O[1]
                         net (fo=1, routed)           1.170    20.032    drawer_/red_OBUF[3]_inst_i_108_n_6
    SLICE_X12Y72         LUT2 (Prop_lut2_I1_O)        0.303    20.335 r  drawer_/red_OBUF[3]_inst_i_72/O
                         net (fo=1, routed)           0.000    20.335    drawer_/red_OBUF[3]_inst_i_72_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.868 r  drawer_/red_OBUF[3]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.868    drawer_/red_OBUF[3]_inst_i_32_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.183 f  drawer_/red_OBUF[3]_inst_i_30/O[3]
                         net (fo=1, routed)           0.813    21.996    drawer_/red_OBUF[3]_inst_i_30_n_4
    SLICE_X14Y72         LUT4 (Prop_lut4_I1_O)        0.307    22.303 f  drawer_/red_OBUF[3]_inst_i_68/O
                         net (fo=1, routed)           0.662    22.965    drawer_/red_OBUF[3]_inst_i_68_n_0
    SLICE_X14Y71         LUT5 (Prop_lut5_I4_O)        0.124    23.089 f  drawer_/red_OBUF[3]_inst_i_31/O
                         net (fo=1, routed)           0.722    23.811    drawer_/red_OBUF[3]_inst_i_31_n_0
    SLICE_X13Y69         LUT6 (Prop_lut6_I5_O)        0.124    23.935 f  drawer_/red_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.264    24.199    drawer_/red_OBUF[3]_inst_i_11_n_0
    SLICE_X13Y69         LUT6 (Prop_lut6_I4_O)        0.124    24.323 r  drawer_/red_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           0.653    24.976    vga_/blue[2]
    SLICE_X8Y66          LUT6 (Prop_lut6_I5_O)        0.124    25.100 r  vga_/red_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           4.305    29.405    red_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.527    32.932 r  red_OBUF[0]_inst/O
                         net (fo=0)                   0.000    32.932    red[0]
    H17                                                               r  red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_/ball_y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.256ns  (logic 13.528ns (49.635%)  route 13.727ns (50.365%))
  Logic Levels:           19  (CARRY4=8 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.818     5.436    game_/clk_IBUF_BUFG
    SLICE_X11Y45         FDCE                                         r  game_/ball_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDCE (Prop_fdce_C_Q)         0.456     5.892 r  game_/ball_y_reg[2]/Q
                         net (fo=22, routed)          2.625     8.517    vga_/Q[2]
    SLICE_X12Y60         LUT2 (Prop_lut2_I1_O)        0.124     8.641 r  vga_/red3_i_20/O
                         net (fo=1, routed)           0.000     8.641    vga_/red3_i_20_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.021 r  vga_/red3_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.021    vga_/red3_i_3_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.138 r  vga_/red3_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.138    vga_/red3_i_2_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.377 r  vga_/red3_i_1/O[2]
                         net (fo=58, routed)          1.746    11.123    drawer_/O[2]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.213    15.336 r  drawer_/red3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    15.338    drawer_/red3__0_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    16.856 r  drawer_/red3__1/P[2]
                         net (fo=2, routed)           1.033    17.889    drawer_/red3__1_n_103
    SLICE_X13Y65         LUT2 (Prop_lut2_I0_O)        0.124    18.013 r  drawer_/red_OBUF[3]_inst_i_158/O
                         net (fo=1, routed)           0.000    18.013    drawer_/red_OBUF[3]_inst_i_158_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.414 r  drawer_/red_OBUF[3]_inst_i_126/CO[3]
                         net (fo=1, routed)           0.000    18.414    drawer_/red_OBUF[3]_inst_i_126_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.528 r  drawer_/red_OBUF[3]_inst_i_131/CO[3]
                         net (fo=1, routed)           0.000    18.528    drawer_/red_OBUF[3]_inst_i_131_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.862 r  drawer_/red_OBUF[3]_inst_i_108/O[1]
                         net (fo=1, routed)           1.170    20.032    drawer_/red_OBUF[3]_inst_i_108_n_6
    SLICE_X12Y72         LUT2 (Prop_lut2_I1_O)        0.303    20.335 r  drawer_/red_OBUF[3]_inst_i_72/O
                         net (fo=1, routed)           0.000    20.335    drawer_/red_OBUF[3]_inst_i_72_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.868 r  drawer_/red_OBUF[3]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.868    drawer_/red_OBUF[3]_inst_i_32_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.183 r  drawer_/red_OBUF[3]_inst_i_30/O[3]
                         net (fo=1, routed)           0.813    21.996    drawer_/red_OBUF[3]_inst_i_30_n_4
    SLICE_X14Y72         LUT4 (Prop_lut4_I1_O)        0.307    22.303 r  drawer_/red_OBUF[3]_inst_i_68/O
                         net (fo=1, routed)           0.662    22.965    drawer_/red_OBUF[3]_inst_i_68_n_0
    SLICE_X14Y71         LUT5 (Prop_lut5_I4_O)        0.124    23.089 r  drawer_/red_OBUF[3]_inst_i_31/O
                         net (fo=1, routed)           0.722    23.811    drawer_/red_OBUF[3]_inst_i_31_n_0
    SLICE_X13Y69         LUT6 (Prop_lut6_I5_O)        0.124    23.935 r  drawer_/red_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.264    24.199    drawer_/red_OBUF[3]_inst_i_11_n_0
    SLICE_X13Y69         LUT6 (Prop_lut6_I4_O)        0.124    24.323 f  drawer_/red_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           0.944    25.267    vga_/blue[2]
    SLICE_X8Y66          LUT3 (Prop_lut3_I1_O)        0.124    25.391 r  vga_/blue_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           3.747    29.137    blue_OBUF[2]
    J22                  OBUF (Prop_obuf_I_O)         3.554    32.692 r  blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    32.692    blue[3]
    J22                                                               r  blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_/ball_y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.112ns  (logic 13.526ns (49.889%)  route 13.586ns (50.111%))
  Logic Levels:           19  (CARRY4=8 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.818     5.436    game_/clk_IBUF_BUFG
    SLICE_X11Y45         FDCE                                         r  game_/ball_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDCE (Prop_fdce_C_Q)         0.456     5.892 r  game_/ball_y_reg[2]/Q
                         net (fo=22, routed)          2.625     8.517    vga_/Q[2]
    SLICE_X12Y60         LUT2 (Prop_lut2_I1_O)        0.124     8.641 r  vga_/red3_i_20/O
                         net (fo=1, routed)           0.000     8.641    vga_/red3_i_20_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.021 r  vga_/red3_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.021    vga_/red3_i_3_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.138 r  vga_/red3_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.138    vga_/red3_i_2_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.377 r  vga_/red3_i_1/O[2]
                         net (fo=58, routed)          1.746    11.123    drawer_/O[2]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.213    15.336 r  drawer_/red3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    15.338    drawer_/red3__0_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    16.856 r  drawer_/red3__1/P[2]
                         net (fo=2, routed)           1.033    17.889    drawer_/red3__1_n_103
    SLICE_X13Y65         LUT2 (Prop_lut2_I0_O)        0.124    18.013 r  drawer_/red_OBUF[3]_inst_i_158/O
                         net (fo=1, routed)           0.000    18.013    drawer_/red_OBUF[3]_inst_i_158_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.414 r  drawer_/red_OBUF[3]_inst_i_126/CO[3]
                         net (fo=1, routed)           0.000    18.414    drawer_/red_OBUF[3]_inst_i_126_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.528 r  drawer_/red_OBUF[3]_inst_i_131/CO[3]
                         net (fo=1, routed)           0.000    18.528    drawer_/red_OBUF[3]_inst_i_131_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.862 r  drawer_/red_OBUF[3]_inst_i_108/O[1]
                         net (fo=1, routed)           1.170    20.032    drawer_/red_OBUF[3]_inst_i_108_n_6
    SLICE_X12Y72         LUT2 (Prop_lut2_I1_O)        0.303    20.335 r  drawer_/red_OBUF[3]_inst_i_72/O
                         net (fo=1, routed)           0.000    20.335    drawer_/red_OBUF[3]_inst_i_72_n_0
    SLICE_X12Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.868 r  drawer_/red_OBUF[3]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.868    drawer_/red_OBUF[3]_inst_i_32_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.183 r  drawer_/red_OBUF[3]_inst_i_30/O[3]
                         net (fo=1, routed)           0.813    21.996    drawer_/red_OBUF[3]_inst_i_30_n_4
    SLICE_X14Y72         LUT4 (Prop_lut4_I1_O)        0.307    22.303 r  drawer_/red_OBUF[3]_inst_i_68/O
                         net (fo=1, routed)           0.662    22.965    drawer_/red_OBUF[3]_inst_i_68_n_0
    SLICE_X14Y71         LUT5 (Prop_lut5_I4_O)        0.124    23.089 r  drawer_/red_OBUF[3]_inst_i_31/O
                         net (fo=1, routed)           0.722    23.811    drawer_/red_OBUF[3]_inst_i_31_n_0
    SLICE_X13Y69         LUT6 (Prop_lut6_I5_O)        0.124    23.935 r  drawer_/red_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.264    24.199    drawer_/red_OBUF[3]_inst_i_11_n_0
    SLICE_X13Y69         LUT6 (Prop_lut6_I4_O)        0.124    24.323 f  drawer_/red_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           0.944    25.267    vga_/blue[2]
    SLICE_X8Y66          LUT3 (Prop_lut3_I1_O)        0.124    25.391 r  vga_/blue_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           3.606    28.996    blue_OBUF[2]
    H22                  OBUF (Prop_obuf_I_O)         3.552    32.548 r  blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    32.548    blue[2]
    H22                                                               r  blue[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_/seg_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.716ns  (logic 1.381ns (80.470%)  route 0.335ns (19.530%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.600     1.534    led_/clk_IBUF_BUFG
    SLICE_X0Y60          FDCE                                         r  led_/seg_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDCE (Prop_fdce_C_Q)         0.141     1.675 r  led_/seg_data_reg[3]/Q
                         net (fo=1, routed)           0.335     2.010    seg_data_OBUF[3]
    R18                  OBUF (Prop_obuf_I_O)         1.240     3.250 r  seg_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.250    seg_data[3]
    R18                                                               r  seg_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_/seg_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.718ns  (logic 1.382ns (80.418%)  route 0.336ns (19.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.600     1.534    led_/clk_IBUF_BUFG
    SLICE_X1Y60          FDCE                                         r  led_/seg_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDCE (Prop_fdce_C_Q)         0.141     1.675 r  led_/seg_data_reg[4]/Q
                         net (fo=1, routed)           0.336     2.012    seg_data_OBUF[4]
    T18                  OBUF (Prop_obuf_I_O)         1.241     3.252 r  seg_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.252    seg_data[4]
    T18                                                               r  seg_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_/digit_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.736ns  (logic 1.382ns (79.637%)  route 0.353ns (20.363%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.601     1.535    led_/clk_IBUF_BUFG
    SLICE_X0Y58          FDRE                                         r  led_/digit_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  led_/digit_reg[5]/Q
                         net (fo=1, routed)           0.353     2.030    digit_OBUF[5]
    N17                  OBUF (Prop_obuf_I_O)         1.241     3.271 r  digit_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.271    digit[5]
    N17                                                               r  digit[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_/digit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.746ns  (logic 1.385ns (79.314%)  route 0.361ns (20.686%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.601     1.535    led_/clk_IBUF_BUFG
    SLICE_X0Y58          FDRE                                         r  led_/digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  led_/digit_reg[1]/Q
                         net (fo=1, routed)           0.361     2.038    digit_OBUF[1]
    R14                  OBUF (Prop_obuf_I_O)         1.244     3.281 r  digit_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.281    digit[1]
    R14                                                               r  digit[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_/digit_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.754ns  (logic 1.410ns (80.383%)  route 0.344ns (19.617%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.601     1.535    led_/clk_IBUF_BUFG
    SLICE_X0Y57          FDRE                                         r  led_/digit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  led_/digit_reg[2]/Q
                         net (fo=1, routed)           0.344     2.020    digit_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.269     3.289 r  digit_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.289    digit[2]
    P15                                                               r  digit[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_/digit_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.777ns  (logic 1.430ns (80.469%)  route 0.347ns (19.531%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.601     1.535    led_/clk_IBUF_BUFG
    SLICE_X0Y57          FDRE                                         r  led_/digit_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.128     1.663 r  led_/digit_reg[6]/Q
                         net (fo=1, routed)           0.347     2.010    digit_OBUF[6]
    P17                  OBUF (Prop_obuf_I_O)         1.302     3.312 r  digit_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.312    digit[6]
    P17                                                               r  digit[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_/seg_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.781ns  (logic 1.425ns (80.016%)  route 0.356ns (19.984%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.600     1.534    led_/clk_IBUF_BUFG
    SLICE_X0Y60          FDCE                                         r  led_/seg_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDCE (Prop_fdce_C_Q)         0.141     1.675 r  led_/seg_data_reg[0]/Q
                         net (fo=1, routed)           0.356     2.031    seg_data_OBUF[0]
    U17                  OBUF (Prop_obuf_I_O)         1.284     3.316 r  seg_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.316    seg_data[0]
    U17                                                               r  seg_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_/digit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.795ns  (logic 1.390ns (77.455%)  route 0.405ns (22.545%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.601     1.535    led_/clk_IBUF_BUFG
    SLICE_X0Y57          FDRE                                         r  led_/digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  led_/digit_reg[0]/Q
                         net (fo=1, routed)           0.405     2.081    digit_OBUF[0]
    P14                  OBUF (Prop_obuf_I_O)         1.249     3.330 r  digit_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.330    digit[0]
    P14                                                               r  digit[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_/seg_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.811ns  (logic 1.420ns (78.371%)  route 0.392ns (21.629%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.600     1.534    led_/clk_IBUF_BUFG
    SLICE_X1Y60          FDCE                                         r  led_/seg_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDCE (Prop_fdce_C_Q)         0.141     1.675 r  led_/seg_data_reg[5]/Q
                         net (fo=1, routed)           0.392     2.067    seg_data_OBUF[5]
    U18                  OBUF (Prop_obuf_I_O)         1.279     3.346 r  seg_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.346    seg_data[5]
    U18                                                               r  seg_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_/digit_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.843ns  (logic 1.448ns (78.564%)  route 0.395ns (21.436%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.601     1.535    led_/clk_IBUF_BUFG
    SLICE_X0Y57          FDRE                                         r  led_/digit_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.128     1.663 r  led_/digit_reg[4]/Q
                         net (fo=1, routed)           0.395     2.058    digit_OBUF[4]
    R16                  OBUF (Prop_obuf_I_O)         1.320     3.378 r  digit_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.378    digit[4]
    R16                                                               r  digit[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           273 Endpoints
Min Delay           273 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_speed_x[2]
                            (input port)
  Destination:            game_/velocity_x_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.532ns  (logic 3.640ns (26.902%)  route 9.891ns (73.098%))
  Logic Levels:           7  (CARRY4=1 IBUF=1 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        4.959ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  sw_speed_x[2] (IN)
                         net (fo=0)                   0.000     0.000    sw_speed_x[2]
    K3                   IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sw_speed_x_IBUF[2]_inst/O
                         net (fo=14, routed)          6.230     7.726    game_/sw_speed_x_IBUF[2]
    SLICE_X9Y54          LUT4 (Prop_lut4_I3_O)        0.152     7.878 f  game_/velocity_x[7]_i_26/O
                         net (fo=1, routed)           0.433     8.311    game_/velocity_x[7]_i_26_n_0
    SLICE_X9Y54          LUT6 (Prop_lut6_I0_O)        0.326     8.637 r  game_/velocity_x[7]_i_19/O
                         net (fo=2, routed)           0.809     9.446    game_/velocity_x[7]_i_19_n_0
    SLICE_X9Y52          LUT3 (Prop_lut3_I0_O)        0.152     9.598 r  game_/velocity_x[7]_i_8/O
                         net (fo=2, routed)           0.489    10.087    game_/velocity_x[7]_i_8_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.850    10.937 r  game_/velocity_x_reg[7]_i_4/O[3]
                         net (fo=1, routed)           1.186    12.123    game_/velocity_x0[7]
    SLICE_X15Y58         LUT3 (Prop_lut3_I2_O)        0.337    12.460 r  game_/velocity_x[7]_i_3/O
                         net (fo=1, routed)           0.745    13.205    game_/velocity_x[7]_i_3_n_0
    SLICE_X12Y56         LUT6 (Prop_lut6_I4_O)        0.327    13.532 r  game_/velocity_x[7]_i_1/O
                         net (fo=1, routed)           0.000    13.532    game_/velocity_x[7]_i_1_n_0
    SLICE_X12Y56         FDCE                                         r  game_/velocity_x_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.521     4.959    game_/clk_IBUF_BUFG
    SLICE_X12Y56         FDCE                                         r  game_/velocity_x_reg[7]/C

Slack:                    inf
  Source:                 sw_speed_x[2]
                            (input port)
  Destination:            game_/velocity_x_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.147ns  (logic 3.129ns (23.803%)  route 10.017ns (76.197%))
  Logic Levels:           8  (CARRY4=1 IBUF=1 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        4.959ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  sw_speed_x[2] (IN)
                         net (fo=0)                   0.000     0.000    sw_speed_x[2]
    K3                   IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sw_speed_x_IBUF[2]_inst/O
                         net (fo=14, routed)          6.230     7.726    game_/sw_speed_x_IBUF[2]
    SLICE_X9Y54          LUT4 (Prop_lut4_I3_O)        0.152     7.878 f  game_/velocity_x[7]_i_26/O
                         net (fo=1, routed)           0.433     8.311    game_/velocity_x[7]_i_26_n_0
    SLICE_X9Y54          LUT6 (Prop_lut6_I0_O)        0.326     8.637 r  game_/velocity_x[7]_i_19/O
                         net (fo=2, routed)           0.809     9.446    game_/velocity_x[7]_i_19_n_0
    SLICE_X9Y52          LUT3 (Prop_lut3_I0_O)        0.152     9.598 r  game_/velocity_x[7]_i_8/O
                         net (fo=2, routed)           0.374     9.972    game_/velocity_x[7]_i_8_n_0
    SLICE_X8Y52          LUT6 (Prop_lut6_I0_O)        0.332    10.304 r  game_/velocity_x[7]_i_12/O
                         net (fo=1, routed)           0.000    10.304    game_/velocity_x[7]_i_12_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    10.556 r  game_/velocity_x_reg[7]_i_4/O[0]
                         net (fo=1, routed)           0.739    11.294    game_/velocity_x0[4]
    SLICE_X11Y54         LUT3 (Prop_lut3_I2_O)        0.295    11.589 r  game_/velocity_x[4]_i_3/O
                         net (fo=1, routed)           1.103    12.693    game_/velocity_x[4]_i_3_n_0
    SLICE_X13Y56         LUT6 (Prop_lut6_I5_O)        0.124    12.817 r  game_/velocity_x[4]_i_1/O
                         net (fo=1, routed)           0.330    13.147    game_/velocity_x[4]_i_1_n_0
    SLICE_X12Y55         FDCE                                         r  game_/velocity_x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.521     4.959    game_/clk_IBUF_BUFG
    SLICE_X12Y55         FDCE                                         r  game_/velocity_x_reg[4]/C

Slack:                    inf
  Source:                 sw_speed_x[2]
                            (input port)
  Destination:            game_/velocity_x_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.137ns  (logic 3.338ns (25.411%)  route 9.799ns (74.589%))
  Logic Levels:           7  (CARRY4=1 IBUF=1 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        4.959ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  sw_speed_x[2] (IN)
                         net (fo=0)                   0.000     0.000    sw_speed_x[2]
    K3                   IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sw_speed_x_IBUF[2]_inst/O
                         net (fo=14, routed)          6.230     7.726    game_/sw_speed_x_IBUF[2]
    SLICE_X9Y54          LUT4 (Prop_lut4_I3_O)        0.152     7.878 f  game_/velocity_x[7]_i_26/O
                         net (fo=1, routed)           0.433     8.311    game_/velocity_x[7]_i_26_n_0
    SLICE_X9Y54          LUT6 (Prop_lut6_I0_O)        0.326     8.637 r  game_/velocity_x[7]_i_19/O
                         net (fo=2, routed)           0.809     9.446    game_/velocity_x[7]_i_19_n_0
    SLICE_X9Y52          LUT3 (Prop_lut3_I0_O)        0.152     9.598 r  game_/velocity_x[7]_i_8/O
                         net (fo=2, routed)           0.489    10.087    game_/velocity_x[7]_i_8_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.787    10.874 r  game_/velocity_x_reg[7]_i_4/O[2]
                         net (fo=1, routed)           0.797    11.671    game_/velocity_x0[6]
    SLICE_X15Y58         LUT3 (Prop_lut3_I2_O)        0.301    11.972 r  game_/velocity_x[6]_i_3/O
                         net (fo=1, routed)           0.719    12.691    game_/velocity_x[6]_i_3_n_0
    SLICE_X13Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.815 r  game_/velocity_x[6]_i_1/O
                         net (fo=1, routed)           0.322    13.137    game_/velocity_x[6]_i_1_n_0
    SLICE_X14Y55         FDCE                                         r  game_/velocity_x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.521     4.959    game_/clk_IBUF_BUFG
    SLICE_X14Y55         FDCE                                         r  game_/velocity_x_reg[6]/C

Slack:                    inf
  Source:                 sw_speed_x[2]
                            (input port)
  Destination:            game_/velocity_x_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.927ns  (logic 3.522ns (27.247%)  route 9.405ns (72.753%))
  Logic Levels:           8  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.959ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  sw_speed_x[2] (IN)
                         net (fo=0)                   0.000     0.000    sw_speed_x[2]
    K3                   IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sw_speed_x_IBUF[2]_inst/O
                         net (fo=14, routed)          6.230     7.726    game_/sw_speed_x_IBUF[2]
    SLICE_X9Y54          LUT4 (Prop_lut4_I3_O)        0.152     7.878 f  game_/velocity_x[7]_i_26/O
                         net (fo=1, routed)           0.433     8.311    game_/velocity_x[7]_i_26_n_0
    SLICE_X9Y54          LUT6 (Prop_lut6_I0_O)        0.326     8.637 r  game_/velocity_x[7]_i_19/O
                         net (fo=2, routed)           0.809     9.446    game_/velocity_x[7]_i_19_n_0
    SLICE_X9Y52          LUT3 (Prop_lut3_I0_O)        0.152     9.598 r  game_/velocity_x[7]_i_8/O
                         net (fo=2, routed)           0.489    10.087    game_/velocity_x[7]_i_8_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758    10.845 r  game_/velocity_x_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.845    game_/velocity_x_reg[7]_i_4_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.064 r  game_/velocity_x_reg[9]_i_14/O[0]
                         net (fo=1, routed)           1.156    12.220    game_/velocity_x0[8]
    SLICE_X15Y55         LUT6 (Prop_lut6_I5_O)        0.295    12.515 r  game_/velocity_x[8]_i_2/O
                         net (fo=1, routed)           0.288    12.803    game_/velocity_x[8]_i_2_n_0
    SLICE_X13Y55         LUT5 (Prop_lut5_I4_O)        0.124    12.927 r  game_/velocity_x[8]_i_1/O
                         net (fo=1, routed)           0.000    12.927    game_/velocity_x[8]_i_1_n_0
    SLICE_X13Y55         FDCE                                         r  game_/velocity_x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.521     4.959    game_/clk_IBUF_BUFG
    SLICE_X13Y55         FDCE                                         r  game_/velocity_x_reg[8]/C

Slack:                    inf
  Source:                 sw_speed_x[2]
                            (input port)
  Destination:            game_/velocity_x_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.884ns  (logic 3.637ns (28.232%)  route 9.246ns (71.768%))
  Logic Levels:           8  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.959ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  sw_speed_x[2] (IN)
                         net (fo=0)                   0.000     0.000    sw_speed_x[2]
    K3                   IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sw_speed_x_IBUF[2]_inst/O
                         net (fo=14, routed)          6.230     7.726    game_/sw_speed_x_IBUF[2]
    SLICE_X9Y54          LUT4 (Prop_lut4_I3_O)        0.152     7.878 f  game_/velocity_x[7]_i_26/O
                         net (fo=1, routed)           0.433     8.311    game_/velocity_x[7]_i_26_n_0
    SLICE_X9Y54          LUT6 (Prop_lut6_I0_O)        0.326     8.637 r  game_/velocity_x[7]_i_19/O
                         net (fo=2, routed)           0.809     9.446    game_/velocity_x[7]_i_19_n_0
    SLICE_X9Y52          LUT3 (Prop_lut3_I0_O)        0.152     9.598 r  game_/velocity_x[7]_i_8/O
                         net (fo=2, routed)           0.489    10.087    game_/velocity_x[7]_i_8_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758    10.845 r  game_/velocity_x_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.845    game_/velocity_x_reg[7]_i_4_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.168 r  game_/velocity_x_reg[9]_i_14/O[1]
                         net (fo=1, routed)           0.974    12.142    game_/velocity_x0[9]
    SLICE_X13Y57         LUT6 (Prop_lut6_I5_O)        0.306    12.448 r  game_/velocity_x[9]_i_6/O
                         net (fo=1, routed)           0.312    12.760    game_/velocity_x[9]_i_6_n_0
    SLICE_X12Y56         LUT5 (Prop_lut5_I1_O)        0.124    12.884 r  game_/velocity_x[9]_i_2/O
                         net (fo=1, routed)           0.000    12.884    game_/velocity_x[9]_i_2_n_0
    SLICE_X12Y56         FDCE                                         r  game_/velocity_x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.521     4.959    game_/clk_IBUF_BUFG
    SLICE_X12Y56         FDCE                                         r  game_/velocity_x_reg[9]/C

Slack:                    inf
  Source:                 sw_speed_x[2]
                            (input port)
  Destination:            game_/velocity_x_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.755ns  (logic 3.315ns (25.992%)  route 9.440ns (74.008%))
  Logic Levels:           8  (CARRY4=1 IBUF=1 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        4.959ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  sw_speed_x[2] (IN)
                         net (fo=0)                   0.000     0.000    sw_speed_x[2]
    K3                   IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sw_speed_x_IBUF[2]_inst/O
                         net (fo=14, routed)          6.230     7.726    game_/sw_speed_x_IBUF[2]
    SLICE_X9Y54          LUT4 (Prop_lut4_I3_O)        0.152     7.878 f  game_/velocity_x[7]_i_26/O
                         net (fo=1, routed)           0.433     8.311    game_/velocity_x[7]_i_26_n_0
    SLICE_X9Y54          LUT6 (Prop_lut6_I0_O)        0.326     8.637 r  game_/velocity_x[7]_i_19/O
                         net (fo=2, routed)           0.809     9.446    game_/velocity_x[7]_i_19_n_0
    SLICE_X9Y52          LUT3 (Prop_lut3_I0_O)        0.152     9.598 r  game_/velocity_x[7]_i_8/O
                         net (fo=2, routed)           0.374     9.972    game_/velocity_x[7]_i_8_n_0
    SLICE_X8Y52          LUT6 (Prop_lut6_I0_O)        0.332    10.304 r  game_/velocity_x[7]_i_12/O
                         net (fo=1, routed)           0.000    10.304    game_/velocity_x[7]_i_12_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    10.731 r  game_/velocity_x_reg[7]_i_4/O[1]
                         net (fo=1, routed)           1.007    11.737    game_/velocity_x0[5]
    SLICE_X15Y55         LUT3 (Prop_lut3_I2_O)        0.306    12.043 r  game_/velocity_x[5]_i_3/O
                         net (fo=1, routed)           0.398    12.441    game_/velocity_x[5]_i_3_n_0
    SLICE_X13Y55         LUT6 (Prop_lut6_I4_O)        0.124    12.565 r  game_/velocity_x[5]_i_1/O
                         net (fo=1, routed)           0.190    12.755    game_/velocity_x[5]_i_1_n_0
    SLICE_X12Y55         FDCE                                         r  game_/velocity_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.521     4.959    game_/clk_IBUF_BUFG
    SLICE_X12Y55         FDCE                                         r  game_/velocity_x_reg[5]/C

Slack:                    inf
  Source:                 sw_speed_x[1]
                            (input port)
  Destination:            game_/velocity_x_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.041ns  (logic 2.899ns (26.257%)  route 8.142ns (73.743%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT3=2 LUT6=2)
  Clock Path Skew:        4.959ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  sw_speed_x[1] (IN)
                         net (fo=0)                   0.000     0.000    sw_speed_x[1]
    L3                   IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sw_speed_x_IBUF[1]_inst/O
                         net (fo=19, routed)          5.892     7.390    game_/sw_speed_x_IBUF[1]
    SLICE_X9Y51          LUT3 (Prop_lut3_I0_O)        0.154     7.544 r  game_/velocity_x[3]_i_13/O
                         net (fo=1, routed)           0.671     8.215    game_/velocity_x[3]_i_13_n_0
    SLICE_X8Y51          LUT6 (Prop_lut6_I2_O)        0.327     8.542 r  game_/velocity_x[3]_i_8/O
                         net (fo=1, routed)           0.000     8.542    game_/velocity_x[3]_i_8_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     8.797 r  game_/velocity_x_reg[3]_i_4/O[3]
                         net (fo=1, routed)           0.736     9.533    game_/velocity_x0[3]
    SLICE_X11Y54         LUT3 (Prop_lut3_I2_O)        0.333     9.866 r  game_/velocity_x[3]_i_3/O
                         net (fo=1, routed)           0.843    10.709    game_/velocity_x[3]_i_3_n_0
    SLICE_X12Y56         LUT6 (Prop_lut6_I4_O)        0.332    11.041 r  game_/velocity_x[3]_i_1/O
                         net (fo=1, routed)           0.000    11.041    game_/velocity_x[3]_i_1_n_0
    SLICE_X12Y56         FDCE                                         r  game_/velocity_x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.521     4.959    game_/clk_IBUF_BUFG
    SLICE_X12Y56         FDCE                                         r  game_/velocity_x_reg[3]/C

Slack:                    inf
  Source:                 sw_speed_x[0]
                            (input port)
  Destination:            game_/velocity_x_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.795ns  (logic 2.506ns (23.217%)  route 8.288ns (76.783%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.959ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  sw_speed_x[0] (IN)
                         net (fo=0)                   0.000     0.000    sw_speed_x[0]
    J4                   IBUF (Prop_ibuf_I_O)         1.483     1.483 r  sw_speed_x_IBUF[0]_inst/O
                         net (fo=22, routed)          5.918     7.401    game_/sw_speed_x_IBUF[0]
    SLICE_X8Y51          LUT2 (Prop_lut2_I1_O)        0.124     7.525 r  game_/velocity_x[3]_i_11/O
                         net (fo=1, routed)           0.000     7.525    game_/velocity_x[3]_i_11_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     7.777 r  game_/velocity_x_reg[3]_i_4/O[0]
                         net (fo=1, routed)           1.072     8.849    game_/velocity_x0[0]
    SLICE_X15Y58         LUT3 (Prop_lut3_I2_O)        0.321     9.170 r  game_/velocity_x[0]_i_2/O
                         net (fo=1, routed)           0.959    10.129    game_/velocity_x[0]_i_2_n_0
    SLICE_X13Y56         LUT6 (Prop_lut6_I3_O)        0.326    10.455 r  game_/velocity_x[0]_i_1/O
                         net (fo=1, routed)           0.340    10.795    game_/velocity_x[0]_i_1_n_0
    SLICE_X12Y55         FDCE                                         r  game_/velocity_x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.521     4.959    game_/clk_IBUF_BUFG
    SLICE_X12Y55         FDCE                                         r  game_/velocity_x_reg[0]/C

Slack:                    inf
  Source:                 sw_speed_x[0]
                            (input port)
  Destination:            game_/velocity_x_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.484ns  (logic 2.464ns (23.504%)  route 8.020ns (76.496%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.959ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  sw_speed_x[0] (IN)
                         net (fo=0)                   0.000     0.000    sw_speed_x[0]
    J4                   IBUF (Prop_ibuf_I_O)         1.483     1.483 r  sw_speed_x_IBUF[0]_inst/O
                         net (fo=22, routed)          5.918     7.401    game_/sw_speed_x_IBUF[0]
    SLICE_X8Y51          LUT2 (Prop_lut2_I1_O)        0.124     7.525 r  game_/velocity_x[3]_i_11/O
                         net (fo=1, routed)           0.000     7.525    game_/velocity_x[3]_i_11_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     7.952 r  game_/velocity_x_reg[3]_i_4/O[1]
                         net (fo=1, routed)           1.284     9.236    game_/velocity_x0[1]
    SLICE_X15Y56         LUT3 (Prop_lut3_I2_O)        0.306     9.542 r  game_/velocity_x[1]_i_2/O
                         net (fo=1, routed)           0.628    10.170    game_/velocity_x[1]_i_2_n_0
    SLICE_X13Y55         LUT6 (Prop_lut6_I4_O)        0.124    10.294 r  game_/velocity_x[1]_i_1/O
                         net (fo=1, routed)           0.190    10.484    game_/velocity_x[1]_i_1_n_0
    SLICE_X12Y55         FDCE                                         r  game_/velocity_x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.521     4.959    game_/clk_IBUF_BUFG
    SLICE_X12Y55         FDCE                                         r  game_/velocity_x_reg[1]/C

Slack:                    inf
  Source:                 sw_speed_x[0]
                            (input port)
  Destination:            game_/velocity_x_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.077ns  (logic 2.610ns (25.902%)  route 7.467ns (74.098%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.959ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  sw_speed_x[0] (IN)
                         net (fo=0)                   0.000     0.000    sw_speed_x[0]
    J4                   IBUF (Prop_ibuf_I_O)         1.483     1.483 r  sw_speed_x_IBUF[0]_inst/O
                         net (fo=22, routed)          5.908     7.391    game_/sw_speed_x_IBUF[0]
    SLICE_X8Y51          LUT4 (Prop_lut4_I2_O)        0.124     7.515 r  game_/velocity_x[3]_i_10/O
                         net (fo=1, routed)           0.000     7.515    game_/velocity_x[3]_i_10_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.093 r  game_/velocity_x_reg[3]_i_4/O[2]
                         net (fo=1, routed)           0.803     8.896    game_/velocity_x0[2]
    SLICE_X11Y54         LUT3 (Prop_lut3_I2_O)        0.301     9.197 r  game_/velocity_x[2]_i_3/O
                         net (fo=1, routed)           0.756     9.953    game_/velocity_x[2]_i_3_n_0
    SLICE_X12Y56         LUT6 (Prop_lut6_I5_O)        0.124    10.077 r  game_/velocity_x[2]_i_1/O
                         net (fo=1, routed)           0.000    10.077    game_/velocity_x[2]_i_1_n_0
    SLICE_X12Y56         FDCE                                         r  game_/velocity_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.521     4.959    game_/clk_IBUF_BUFG
    SLICE_X12Y56         FDCE                                         r  game_/velocity_x_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            game_/empowering_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.922ns  (logic 0.275ns (14.311%)  route 1.647ns (85.689%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    U7                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           1.647     1.877    game_/resetn_IBUF
    SLICE_X9Y50          LUT6 (Prop_lut6_I3_O)        0.045     1.922 r  game_/empowering_i_1/O
                         net (fo=1, routed)           0.000     1.922    game_/empowering_i_1_n_0
    SLICE_X9Y50          FDRE                                         r  game_/empowering_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.845     2.025    game_/clk_IBUF_BUFG
    SLICE_X9Y50          FDRE                                         r  game_/empowering_reg/C

Slack:                    inf
  Source:                 btn_throw
                            (input port)
  Destination:            game_/power_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.257ns  (logic 0.316ns (13.996%)  route 1.941ns (86.004%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M21                                               0.000     0.000 r  btn_throw (IN)
                         net (fo=0)                   0.000     0.000    btn_throw
    M21                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  btn_throw_IBUF_inst/O
                         net (fo=10, routed)          1.941     2.212    game_/debug_btn_OBUF
    SLICE_X8Y50          LUT6 (Prop_lut6_I0_O)        0.045     2.257 r  game_/power[3]_i_2/O
                         net (fo=1, routed)           0.000     2.257    game_/power[3]_i_2_n_0
    SLICE_X8Y50          FDCE                                         r  game_/power_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.845     2.025    game_/clk_IBUF_BUFG
    SLICE_X8Y50          FDCE                                         r  game_/power_reg[3]/C

Slack:                    inf
  Source:                 btn_throw
                            (input port)
  Destination:            game_/power_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.259ns  (logic 0.316ns (13.983%)  route 1.943ns (86.017%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M21                                               0.000     0.000 r  btn_throw (IN)
                         net (fo=0)                   0.000     0.000    btn_throw
    M21                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  btn_throw_IBUF_inst/O
                         net (fo=10, routed)          1.943     2.214    game_/debug_btn_OBUF
    SLICE_X8Y50          LUT6 (Prop_lut6_I0_O)        0.045     2.259 r  game_/power[2]_i_1/O
                         net (fo=1, routed)           0.000     2.259    game_/power[2]_i_1_n_0
    SLICE_X8Y50          FDCE                                         r  game_/power_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.845     2.025    game_/clk_IBUF_BUFG
    SLICE_X8Y50          FDCE                                         r  game_/power_reg[2]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            led_/digit_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.287ns  (logic 0.275ns (12.025%)  route 2.012ns (87.975%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    U7                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           1.882     2.112    tick_/resetn_IBUF
    SLICE_X0Y58          LUT2 (Prop_lut2_I0_O)        0.045     2.157 r  tick_/digit[6]_i_1/O
                         net (fo=8, routed)           0.129     2.287    led_/digit_reg[6]_0
    SLICE_X0Y57          FDRE                                         r  led_/digit_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.874     2.054    led_/clk_IBUF_BUFG
    SLICE_X0Y57          FDRE                                         r  led_/digit_reg[0]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            led_/digit_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.287ns  (logic 0.275ns (12.025%)  route 2.012ns (87.975%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    U7                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           1.882     2.112    tick_/resetn_IBUF
    SLICE_X0Y58          LUT2 (Prop_lut2_I0_O)        0.045     2.157 r  tick_/digit[6]_i_1/O
                         net (fo=8, routed)           0.129     2.287    led_/digit_reg[6]_0
    SLICE_X0Y57          FDRE                                         r  led_/digit_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.874     2.054    led_/clk_IBUF_BUFG
    SLICE_X0Y57          FDRE                                         r  led_/digit_reg[2]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            led_/digit_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.287ns  (logic 0.275ns (12.025%)  route 2.012ns (87.975%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    U7                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           1.882     2.112    tick_/resetn_IBUF
    SLICE_X0Y58          LUT2 (Prop_lut2_I0_O)        0.045     2.157 r  tick_/digit[6]_i_1/O
                         net (fo=8, routed)           0.129     2.287    led_/digit_reg[6]_0
    SLICE_X0Y57          FDRE                                         r  led_/digit_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.874     2.054    led_/clk_IBUF_BUFG
    SLICE_X0Y57          FDRE                                         r  led_/digit_reg[4]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            led_/digit_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.287ns  (logic 0.275ns (12.025%)  route 2.012ns (87.975%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    U7                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           1.882     2.112    tick_/resetn_IBUF
    SLICE_X0Y58          LUT2 (Prop_lut2_I0_O)        0.045     2.157 r  tick_/digit[6]_i_1/O
                         net (fo=8, routed)           0.129     2.287    led_/digit_reg[6]_0
    SLICE_X0Y57          FDRE                                         r  led_/digit_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.874     2.054    led_/clk_IBUF_BUFG
    SLICE_X0Y57          FDRE                                         r  led_/digit_reg[6]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            led_/digit_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.292ns  (logic 0.275ns (11.997%)  route 2.017ns (88.003%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    U7                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           1.882     2.112    tick_/resetn_IBUF
    SLICE_X0Y58          LUT2 (Prop_lut2_I0_O)        0.045     2.157 r  tick_/digit[6]_i_1/O
                         net (fo=8, routed)           0.135     2.292    led_/digit_reg[6]_0
    SLICE_X0Y58          FDRE                                         r  led_/digit_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.874     2.054    led_/clk_IBUF_BUFG
    SLICE_X0Y58          FDRE                                         r  led_/digit_reg[1]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            led_/digit_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.292ns  (logic 0.275ns (11.997%)  route 2.017ns (88.003%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    U7                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           1.882     2.112    tick_/resetn_IBUF
    SLICE_X0Y58          LUT2 (Prop_lut2_I0_O)        0.045     2.157 r  tick_/digit[6]_i_1/O
                         net (fo=8, routed)           0.135     2.292    led_/digit_reg[6]_0
    SLICE_X0Y58          FDRE                                         r  led_/digit_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.874     2.054    led_/clk_IBUF_BUFG
    SLICE_X0Y58          FDRE                                         r  led_/digit_reg[3]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            led_/digit_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.292ns  (logic 0.275ns (11.997%)  route 2.017ns (88.003%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    U7                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  resetn_IBUF_inst/O
                         net (fo=4, routed)           1.882     2.112    tick_/resetn_IBUF
    SLICE_X0Y58          LUT2 (Prop_lut2_I0_O)        0.045     2.157 r  tick_/digit[6]_i_1/O
                         net (fo=8, routed)           0.135     2.292    led_/digit_reg[6]_0
    SLICE_X0Y58          FDRE                                         r  led_/digit_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.874     2.054    led_/clk_IBUF_BUFG
    SLICE_X0Y58          FDRE                                         r  led_/digit_reg[5]/C





