#-----------------------------------------------------------
# Vivado v2024.2.1 (64-bit)
# SW Build 5266912 on Sun Dec 15 09:03:24 MST 2024
# IP Build 5264866 on Sun Dec 15 16:27:47 MST 2024
# SharedData Build 5264680 on Wed Dec 11 12:48:36 MST 2024
# Start of session at: Sat Feb 22 20:24:58 2025
# Process ID         : 21908
# Current directory  : D:/VIVADO circuits/_4_to_1_MUX
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent5068 D:\VIVADO circuits\_4_to_1_MUX\_4_to_1_MUX.xpr
# Log file           : D:/VIVADO circuits/_4_to_1_MUX/vivado.log
# Journal file       : D:/VIVADO circuits/_4_to_1_MUX\vivado.jou
# Running On         : Lenovo-ideapad-gaming-3
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22631
# Processor Detail   : 11th Gen Intel(R) Core(TM) i5-11320H @ 3.20GHz
# CPU Frequency      : 3187 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 8362 MB
# Swap memory        : 19327 MB
# Total Virtual      : 27690 MB
# Available Virtual  : 15475 MB
#-----------------------------------------------------------
start_gui
open_project {D:/VIVADO circuits/_4_to_1_MUX/_4_to_1_MUX.xpr}
update_compile_order -fileset sources_1
close [ open {D:/VIVADO circuits/_4_to_1_MUX/_4_to_1_MUX.srcs/sources_1/new/_4_to_1_mux_tb.v} w ]
add_files {{D:/VIVADO circuits/_4_to_1_MUX/_4_to_1_MUX.srcs/sources_1/new/_4_to_1_mux_tb.v}}
update_compile_order -fileset sources_1
set_property simulator_language Verilog [current_project]
