Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date             : Sun Oct 30 00:33:56 2016
| Host             : MS-20161011EDBK running 64-bit Service Pack 1  (build 7601)
| Command          : 
| Design           : OV7670_VGA_TOP
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.237 |
| Dynamic (W)              | 0.109 |
| Device Static (W)        | 0.128 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 82.3  |
| Junction Temperature (C) | 27.7  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.001 |        5 |       --- |             --- |
| Slice Logic             |    <0.001 |     1326 |       --- |             --- |
|   LUT as Logic          |    <0.001 |      640 |     53200 |            1.20 |
|   CARRY4                |    <0.001 |       31 |     13300 |            0.23 |
|   Register              |    <0.001 |      257 |    106400 |            0.24 |
|   BUFG                  |    <0.001 |        1 |        32 |            3.13 |
|   LUT as Shift Register |    <0.001 |        4 |     17400 |            0.02 |
|   Others                |     0.000 |      293 |       --- |             --- |
|   F7/F8 Muxes           |     0.000 |       72 |     53200 |            0.14 |
| Signals                 |     0.004 |     1559 |       --- |             --- |
| Block RAM               |     0.002 |      104 |       140 |           74.29 |
| PLL                     |     0.098 |        1 |         4 |           25.00 |
| I/O                     |     0.004 |       33 |       200 |           16.50 |
| Static Power            |     0.128 |          |           |                 |
| Total                   |     0.237 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.026 |       0.017 |      0.010 |
| Vccaux    |       1.800 |     0.068 |       0.049 |      0.019 |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.004 |       0.000 |      0.004 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.017 |       0.000 |      0.017 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------------+-----------------------------------------------------------+-----------------+
| Clock                    | Domain                                                    | Constraint (ns) |
+--------------------------+-----------------------------------------------------------+-----------------+
| CLK100M                  | CLK100M                                                   |            10.0 |
| clk_out1_CLK_clk_wiz_0_0 | CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_out1_CLK_clk_wiz_0_0 |            40.0 |
| clkfbout_CLK_clk_wiz_0_0 | CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkfbout_CLK_clk_wiz_0_0 |            40.0 |
+--------------------------+-----------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------+-----------+
| Name                                        | Power (W) |
+---------------------------------------------+-----------+
| OV7670_VGA_TOP                              |     0.109 |
|   CLK                                       |     0.098 |
|     CLK_CVT                                 |     0.098 |
|       CLK_i                                 |     0.098 |
|         clk_wiz_0                           |     0.098 |
|           inst                              |     0.098 |
|   I_CFG_OV7670                              |    <0.001 |
|     I_CFG_REG                               |    <0.001 |
|     I_SCCB_sender                           |    <0.001 |
|   I_DEBOUNCE                                |    <0.001 |
|   I_VGA                                     |    <0.001 |
|     I_dp_en                                 |    <0.001 |
|     I_h_synch                               |    <0.001 |
|     I_v_synch                               |    <0.001 |
|   OV7670_CAPTURE                            |     0.003 |
|   OV7670_SIOD_IOBUF_inst                    |     0.000 |
|   VGA_BUFFER                                |     0.003 |
|     DPRAM                                   |     0.003 |
|       DPRAM_i                               |     0.003 |
|         blk_mem_gen_0                       |     0.003 |
|           U0                                |     0.003 |
|             inst_blk_mem_gen                |     0.003 |
|               gnativebmg.native_blk_mem_gen |     0.003 |
|                 valid.cstr                  |     0.003 |
|                   has_mux_b.B               |    <0.001 |
|                   ramloop[0].ram.r          |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[10].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[11].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[12].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[13].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[14].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[15].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[16].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[17].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[18].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[19].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[1].ram.r          |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[20].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[21].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[22].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[23].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[24].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[25].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[26].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[27].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[28].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[29].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[2].ram.r          |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[30].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[31].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[32].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[33].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[34].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[35].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[36].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[37].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[38].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[39].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[3].ram.r          |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[40].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[41].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[42].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[43].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[44].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[45].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[46].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[47].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[48].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[49].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[4].ram.r          |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[50].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[51].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[52].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[53].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[54].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[55].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[56].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[57].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[58].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[59].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[5].ram.r          |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[60].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[61].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[62].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[63].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[64].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[65].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[66].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[67].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[68].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[69].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[6].ram.r          |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[70].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[71].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[72].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[73].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[74].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[75].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[76].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[77].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[78].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[79].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[7].ram.r          |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[80].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[81].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[82].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[83].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[84].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[85].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[86].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[87].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[88].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[89].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[8].ram.r          |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[90].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[91].ram.r         |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
|                   ramloop[9].ram.r          |    <0.001 |
|                     prim_noinit.ram         |    <0.001 |
+---------------------------------------------+-----------+


