{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1469011694794 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1469011694797 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 20 19:48:14 2016 " "Processing started: Wed Jul 20 19:48:14 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1469011694797 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1469011694797 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SIMPLE -c SIMPLE " "Command: quartus_map --read_settings_files=on --write_settings_files=off SIMPLE -c SIMPLE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1469011694798 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1469011695105 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../ram02.v(10) " "Unrecognized synthesis attribute \"ram_style\" at ../ram02.v(10)" {  } { { "../ram02.v" "" { Text "/home/014/a0147801/hard3/pro/ram02.v" 10 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469011695219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/014/a0147801/hard3/pro/ram02.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/014/a0147801/hard3/pro/ram02.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram02 " "Found entity 1: ram02" {  } { { "../ram02.v" "" { Text "/home/014/a0147801/hard3/pro/ram02.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469011695225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469011695225 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "szcv.v(14) " "Verilog HDL information at szcv.v(14): always construct contains both blocking and non-blocking assignments" {  } { { "../szcv.v" "" { Text "/home/014/a0147801/hard3/pro/szcv.v" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1469011695230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/014/a0147801/hard3/pro/szcv.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/014/a0147801/hard3/pro/szcv.v" { { "Info" "ISGN_ENTITY_NAME" "1 szcv " "Found entity 1: szcv" {  } { { "../szcv.v" "" { Text "/home/014/a0147801/hard3/pro/szcv.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469011695230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469011695230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/014/a0147801/hard3/pro/rf.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/014/a0147801/hard3/pro/rf.v" { { "Info" "ISGN_ENTITY_NAME" "1 rf " "Found entity 1: rf" {  } { { "../rf.v" "" { Text "/home/014/a0147801/hard3/pro/rf.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469011695236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469011695236 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "rab.v(11) " "Verilog HDL information at rab.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "../rab.v" "" { Text "/home/014/a0147801/hard3/pro/rab.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1469011695242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/014/a0147801/hard3/pro/rab.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/014/a0147801/hard3/pro/rab.v" { { "Info" "ISGN_ENTITY_NAME" "1 rab " "Found entity 1: rab" {  } { { "../rab.v" "" { Text "/home/014/a0147801/hard3/pro/rab.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469011695242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469011695242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/014/a0147801/hard3/pro/phase_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/014/a0147801/hard3/pro/phase_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 phase_counter " "Found entity 1: phase_counter" {  } { { "../phase_counter.v" "" { Text "/home/014/a0147801/hard3/pro/phase_counter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469011695248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469011695248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/014/a0147801/hard3/pro/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/014/a0147801/hard3/pro/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "../pc.v" "" { Text "/home/014/a0147801/hard3/pro/pc.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469011695254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469011695254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/014/a0147801/hard3/pro/out_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/014/a0147801/hard3/pro/out_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 out_reg " "Found entity 1: out_reg" {  } { { "../out_reg.v" "" { Text "/home/014/a0147801/hard3/pro/out_reg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469011695260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469011695260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/014/a0147801/hard3/pro/mul7.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/014/a0147801/hard3/pro/mul7.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul7 " "Found entity 1: mul7" {  } { { "../mul7.v" "" { Text "/home/014/a0147801/hard3/pro/mul7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469011695266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469011695266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/014/a0147801/hard3/pro/mul6.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/014/a0147801/hard3/pro/mul6.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul6 " "Found entity 1: mul6" {  } { { "../mul6.v" "" { Text "/home/014/a0147801/hard3/pro/mul6.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469011695272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469011695272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/014/a0147801/hard3/pro/mul5.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/014/a0147801/hard3/pro/mul5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul5 " "Found entity 1: mul5" {  } { { "../mul5.v" "" { Text "/home/014/a0147801/hard3/pro/mul5.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469011695279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469011695279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/014/a0147801/hard3/pro/mul4.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/014/a0147801/hard3/pro/mul4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul4 " "Found entity 1: mul4" {  } { { "../mul4.v" "" { Text "/home/014/a0147801/hard3/pro/mul4.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469011695284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469011695284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/014/a0147801/hard3/pro/mul3.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/014/a0147801/hard3/pro/mul3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul3 " "Found entity 1: mul3" {  } { { "../mul3.v" "" { Text "/home/014/a0147801/hard3/pro/mul3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469011695290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469011695290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/014/a0147801/hard3/pro/mul2.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/014/a0147801/hard3/pro/mul2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul2 " "Found entity 1: mul2" {  } { { "../mul2.v" "" { Text "/home/014/a0147801/hard3/pro/mul2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469011695297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469011695297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/014/a0147801/hard3/pro/mul1.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/014/a0147801/hard3/pro/mul1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul1 " "Found entity 1: mul1" {  } { { "../mul1.v" "" { Text "/home/014/a0147801/hard3/pro/mul1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469011695305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469011695305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/014/a0147801/hard3/pro/jcalc.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/014/a0147801/hard3/pro/jcalc.v" { { "Info" "ISGN_ENTITY_NAME" "1 jcalc " "Found entity 1: jcalc" {  } { { "../jcalc.v" "" { Text "/home/014/a0147801/hard3/pro/jcalc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469011695312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469011695312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/014/a0147801/hard3/pro/ir.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/014/a0147801/hard3/pro/ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 ir " "Found entity 1: ir" {  } { { "../ir.v" "" { Text "/home/014/a0147801/hard3/pro/ir.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469011695319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469011695319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/014/a0147801/hard3/pro/hlt_dff.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/014/a0147801/hard3/pro/hlt_dff.v" { { "Info" "ISGN_ENTITY_NAME" "1 hlt_dff " "Found entity 1: hlt_dff" {  } { { "../hlt_dff.v" "" { Text "/home/014/a0147801/hard3/pro/hlt_dff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469011695324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469011695324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/014/a0147801/hard3/pro/control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/014/a0147801/hard3/pro/control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../control_unit.v" "" { Text "/home/014/a0147801/hard3/pro/control_unit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469011695330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469011695330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/014/a0147801/hard3/pro/calc_test.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/014/a0147801/hard3/pro/calc_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 calc_test " "Found entity 1: calc_test" {  } { { "../calc_test.v" "" { Text "/home/014/a0147801/hard3/pro/calc_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469011695336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469011695336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/014/a0147801/hard3/pro/calc.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/014/a0147801/hard3/pro/calc.v" { { "Info" "ISGN_ENTITY_NAME" "1 calc " "Found entity 1: calc" {  } { { "../calc.v" "" { Text "/home/014/a0147801/hard3/pro/calc.v" 238 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469011695344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469011695344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/014/a0147801/hard3/pro/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/014/a0147801/hard3/pro/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../adder.v" "" { Text "/home/014/a0147801/hard3/pro/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469011695350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469011695350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram01.v 1 1 " "Found 1 design units, including 1 entities, in source file ram01.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram01 " "Found entity 1: ram01" {  } { { "ram01.v" "" { Text "/home/014/a0147801/hard3/pro/SIMPLE/ram01.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469011695357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469011695357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/SIMPLE.bdf 1 1 " "Found 1 design units, including 1 entities, in source file db/SIMPLE.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SIMPLE " "Found entity 1: SIMPLE" {  } { { "db/SIMPLE.bdf" "" { Schematic "/home/014/a0147801/hard3/pro/SIMPLE/db/SIMPLE.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469011695362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469011695362 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SIMPLE " "Elaborating entity \"SIMPLE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1469011695458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phase_counter phase_counter:phase_counter1 " "Elaborating entity \"phase_counter\" for hierarchy \"phase_counter:phase_counter1\"" {  } { { "db/SIMPLE.bdf" "phase_counter1" { Schematic "/home/014/a0147801/hard3/pro/SIMPLE/db/SIMPLE.bdf" { { 296 1416 1648 408 "phase_counter1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469011695485 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "phase_counter.v(16) " "Verilog HDL Case Statement information at phase_counter.v(16): all case item expressions in this case statement are onehot" {  } { { "../phase_counter.v" "" { Text "/home/014/a0147801/hard3/pro/phase_counter.v" 16 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1469011695488 "|SIMPLE|phase_counter:phase_counter1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hlt_dff hlt_dff:hlt_dff1 " "Elaborating entity \"hlt_dff\" for hierarchy \"hlt_dff:hlt_dff1\"" {  } { { "db/SIMPLE.bdf" "hlt_dff1" { Schematic "/home/014/a0147801/hard3/pro/SIMPLE/db/SIMPLE.bdf" { { 288 1872 2040 400 "hlt_dff1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469011695492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir ir:ir1 " "Elaborating entity \"ir\" for hierarchy \"ir:ir1\"" {  } { { "db/SIMPLE.bdf" "ir1" { Schematic "/home/014/a0147801/hard3/pro/SIMPLE/db/SIMPLE.bdf" { { 696 1784 1976 808 "ir1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469011695495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul7 mul7:inst12 " "Elaborating entity \"mul7\" for hierarchy \"mul7:inst12\"" {  } { { "db/SIMPLE.bdf" "inst12" { Schematic "/home/014/a0147801/hard3/pro/SIMPLE/db/SIMPLE.bdf" { { 512 1832 2048 624 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469011695499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul6 mul6:inst " "Elaborating entity \"mul6\" for hierarchy \"mul6:inst\"" {  } { { "db/SIMPLE.bdf" "inst" { Schematic "/home/014/a0147801/hard3/pro/SIMPLE/db/SIMPLE.bdf" { { 216 2440 2608 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469011695502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calc calc:inst1 " "Elaborating entity \"calc\" for hierarchy \"calc:inst1\"" {  } { { "db/SIMPLE.bdf" "inst1" { Schematic "/home/014/a0147801/hard3/pro/SIMPLE/db/SIMPLE.bdf" { { 1048 1800 1984 1160 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469011695506 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "calc.v(365) " "Verilog HDL Case Statement information at calc.v(365): all case item expressions in this case statement are onehot" {  } { { "../calc.v" "" { Text "/home/014/a0147801/hard3/pro/calc.v" 365 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1469011695510 "|SIMPLE|calc:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rab rab:inst20 " "Elaborating entity \"rab\" for hierarchy \"rab:inst20\"" {  } { { "db/SIMPLE.bdf" "inst20" { Schematic "/home/014/a0147801/hard3/pro/SIMPLE/db/SIMPLE.bdf" { { 944 2128 2272 1136 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469011695513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul1 mul1:inst6 " "Elaborating entity \"mul1\" for hierarchy \"mul1:inst6\"" {  } { { "db/SIMPLE.bdf" "inst6" { Schematic "/home/014/a0147801/hard3/pro/SIMPLE/db/SIMPLE.bdf" { { 880 1792 1984 960 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469011695517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rf rf:rf1 " "Elaborating entity \"rf\" for hierarchy \"rf:rf1\"" {  } { { "db/SIMPLE.bdf" "rf1" { Schematic "/home/014/a0147801/hard3/pro/SIMPLE/db/SIMPLE.bdf" { { 896 1432 1648 1040 "rf1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469011695522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul4 mul4:mul4_1 " "Elaborating entity \"mul4\" for hierarchy \"mul4:mul4_1\"" {  } { { "db/SIMPLE.bdf" "mul4_1" { Schematic "/home/014/a0147801/hard3/pro/SIMPLE/db/SIMPLE.bdf" { { 1288 1384 1592 1400 "mul4_1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469011695528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul2 mul2:inst19 " "Elaborating entity \"mul2\" for hierarchy \"mul2:inst19\"" {  } { { "db/SIMPLE.bdf" "inst19" { Schematic "/home/014/a0147801/hard3/pro/SIMPLE/db/SIMPLE.bdf" { { 960 1032 1208 1040 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469011695533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul3 mul3:inst18 " "Elaborating entity \"mul3\" for hierarchy \"mul3:inst18\"" {  } { { "db/SIMPLE.bdf" "inst18" { Schematic "/home/014/a0147801/hard3/pro/SIMPLE/db/SIMPLE.bdf" { { 552 1184 1384 696 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469011695537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:pc1 " "Elaborating entity \"pc\" for hierarchy \"pc:pc1\"" {  } { { "db/SIMPLE.bdf" "pc1" { Schematic "/home/014/a0147801/hard3/pro/SIMPLE/db/SIMPLE.bdf" { { 600 800 992 712 "pc1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469011695541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul5 mul5:inst9 " "Elaborating entity \"mul5\" for hierarchy \"mul5:inst9\"" {  } { { "db/SIMPLE.bdf" "inst9" { Schematic "/home/014/a0147801/hard3/pro/SIMPLE/db/SIMPLE.bdf" { { 648 480 704 760 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469011695546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jcalc jcalc:jcalc " "Elaborating entity \"jcalc\" for hierarchy \"jcalc:jcalc\"" {  } { { "db/SIMPLE.bdf" "jcalc" { Schematic "/home/014/a0147801/hard3/pro/SIMPLE/db/SIMPLE.bdf" { { 840 952 1136 952 "jcalc" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469011695551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "szcv szcv:szcv1 " "Elaborating entity \"szcv\" for hierarchy \"szcv:szcv1\"" {  } { { "db/SIMPLE.bdf" "szcv1" { Schematic "/home/014/a0147801/hard3/pro/SIMPLE/db/SIMPLE.bdf" { { 1120 1280 1488 1232 "szcv1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469011695556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:inst5 " "Elaborating entity \"adder\" for hierarchy \"adder:inst5\"" {  } { { "db/SIMPLE.bdf" "inst5" { Schematic "/home/014/a0147801/hard3/pro/SIMPLE/db/SIMPLE.bdf" { { 488 808 976 568 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469011695560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_reg out_reg:inst4 " "Elaborating entity \"out_reg\" for hierarchy \"out_reg:inst4\"" {  } { { "db/SIMPLE.bdf" "inst4" { Schematic "/home/014/a0147801/hard3/pro/SIMPLE/db/SIMPLE.bdf" { { 336 2448 2616 448 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469011695565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram02 ram02:ram002 " "Elaborating entity \"ram02\" for hierarchy \"ram02:ram002\"" {  } { { "db/SIMPLE.bdf" "ram002" { Schematic "/home/014/a0147801/hard3/pro/SIMPLE/db/SIMPLE.bdf" { { 600 1456 1640 712 "ram002" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1469011695570 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "ram_out\[15\] " "Node \"ram_out\[15\]\" is missing source" {  } { { "db/SIMPLE.bdf" "ram_out\[15\]" { Schematic "/home/014/a0147801/hard3/pro/SIMPLE/db/SIMPLE.bdf" { { 544 1688 1863 560 "ram_out\[15..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1469011695723 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "ram_out\[14\] " "Node \"ram_out\[14\]\" is missing source" {  } { { "db/SIMPLE.bdf" "ram_out\[14\]" { Schematic "/home/014/a0147801/hard3/pro/SIMPLE/db/SIMPLE.bdf" { { 544 1688 1863 560 "ram_out\[15..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1469011695723 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "ram_out\[7\] " "Node \"ram_out\[7\]\" is missing source" {  } { { "db/SIMPLE.bdf" "ram_out\[7\]" { Schematic "/home/014/a0147801/hard3/pro/SIMPLE/db/SIMPLE.bdf" { { 544 1688 1863 560 "ram_out\[15..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1469011695723 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "ram_out\[6\] " "Node \"ram_out\[6\]\" is missing source" {  } { { "db/SIMPLE.bdf" "ram_out\[6\]" { Schematic "/home/014/a0147801/hard3/pro/SIMPLE/db/SIMPLE.bdf" { { 544 1688 1863 560 "ram_out\[15..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1469011695723 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "ram_out\[5\] " "Node \"ram_out\[5\]\" is missing source" {  } { { "db/SIMPLE.bdf" "ram_out\[5\]" { Schematic "/home/014/a0147801/hard3/pro/SIMPLE/db/SIMPLE.bdf" { { 544 1688 1863 560 "ram_out\[15..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1469011695723 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "ram_out\[4\] " "Node \"ram_out\[4\]\" is missing source" {  } { { "db/SIMPLE.bdf" "ram_out\[4\]" { Schematic "/home/014/a0147801/hard3/pro/SIMPLE/db/SIMPLE.bdf" { { 544 1688 1863 560 "ram_out\[15..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1469011695723 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/014/a0147801/hard3/pro/SIMPLE/output_files/SIMPLE.map.smsg " "Generated suppressed messages file /home/014/a0147801/hard3/pro/SIMPLE/output_files/SIMPLE.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1469011695789 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 6 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "322 " "Peak virtual memory: 322 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1469011695875 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jul 20 19:48:15 2016 " "Processing ended: Wed Jul 20 19:48:15 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1469011695875 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1469011695875 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1469011695875 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1469011695875 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 1  " "Quartus II Full Compilation was unsuccessful. 8 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1469011696495 ""}
