V 51
K 14050350590 ml555_pcie
Y 0
D 0 0 2200 1700
Z 2
i 662
I 415 ML555_Production_REV01:CSHEET 1 0 0 0 1 '
|R 15:48_8-9-04
A 1827 128 28 0 6 0 @NAME=ML555_PCIE
A 1332 54 10 0 3 3 AUTHOR=DAVID NAYLOR
A 1652 52 10 0 3 3 @SHEET=2
A 1872 52 15 0 3 3 @DATETIME=8-30-2006_8:06
A 1702 52 10 0 3 3 @SHEETTOTAL=37
T 95 1245 34 0 3 10.J5 SATAConn,MGTX0Y5 SATA I/F,J6-J9SMAConns,U3 Clock Mux
Q 5 5 0
T 95 1605 34 0 3 1.ML555 Schematic Sheet Cover Page
Q 5 5 0
T 95 1565 34 0 3 2.ML555 Schematic SheetList (this page)
Q 5 5 0
T 95 1525 34 0 3 3.P1a PCI/PCI-X 3.3V Edge Connector, 32-bit portion
Q 5 5 0
T 95 1485 34 0 3 4.P1b PCI/PCI-X 3.3V Edge Connector, 64-bit extension
Q 5 5 0
T 95 1445 34 0 3 5.PCI/PCI-X P1 FPGA I/F, 3.0V Banks 11, 13, 15
Q 5 5 0
T 95 1405 34 0 3 6.PCIe Edge Conn.P13,PCIe I/F MGT's X0Y0,X0Y1,X0Y2,X0Y3
Q 5 5 0
T 95 1365 34 0 3 7.MGT X0Y0,X0Y1,X0Y2,X0Y3 Power & Filtering
Q 5 5 0
T 95 1325 34 0 3 8.SFP1(J3), SFP2(J4) Optical I/F Connectors
Q 5 5 0
T 95 1285 34 0 3 9.MGTX0Y4 SFP1&2 I/F,U2 Clock Mux
Q 5 5 0
T 95 1205 34 0 3 11.Y1 Osc. 125MHz LVDS, U11 Clock Mux
Q 5 5 0
T 95 1125 34 0 3 13.U6 CPLD, Reset&Prog Push-Buttons
Q 5 5 0
T 95 965 34 0 3 17.J15,J16 2x32 EPHY BERG HEADERS,J1 USB-B Conn, U5 USB I/F
Q 5 5 0
T 95 885 34 0 3 19.J2 200-pin 1.8V DDR2 SODIMM Socket
Q 5 5 0
T 95 845 34 0 3 20.DDR2 Memory Termination Resistors
Q 5 5 0
T 95 805 34 0 3 21.Banks 17 and 21 DDR2 SODIMM Socket I/F
Q 5 5 0
T 95 765 34 0 3 22.Banks 4 and 22 DDR2 SODIMM Socket I/F
Q 5 5 0
T 95 725 34 0 3 23.Bank0 JTAG and Mode I/F
Q 5 5 0
T 95 525 34 0 3 28.Unused XC5VLX110T Banks 5, 6, 23, 25
Q 5 5 0
T 95 565 34 0 3 27.Unused MGT's XC5VLX110T
Q 5 5 0
T 95 485 34 0 3 29.Voltage Regulators VR1,VR2,VR3
Q 5 5 0
T 95 445 34 0 3 30.Voltage Regulators VR4,U12,U13,U14
Q 5 5 0
T 95 405 34 0 3 31.MGT Voltage Regulators VR5, VR6, VR7
Q 5 5 0
T 95 365 34 0 3 32.Decoupling Caps: 12V, 5V, 3.3V
Q 5 5 0
T 85 65 36 0 3 ML555 Schematic Sheet List
T 95 205 36 0 3 36.ML555 Voltage Regulator Topology
Q 5 5 0
T 95 165 36 0 3 37.ML555 Block Diagram
Q 5 5 0
T 95 325 34 0 3 33.Decoupling Caps: 2.5V Vccaux, 2.5V Vcco
Q 5 5 0
T 95 605 34 0 3 26.FPGA Power Connections: VCCINT 1.0V, VCCAUX 2.5V, GND
Q 5 5 0
T 95 245 34 0 3 35.Decoupling Caps: 3.0V PCI, 1.0V Vccint
Q 5 5 0
T 95 925 34 0 3 18.Bank12 BERG EPHY I/F, Bank20 BERG HDR,U6 CPLD I/F
Q 5 5 0
T 95 685 34 0 3 24.U8 Clock Synthesizer 1 - Memory I/F
Q 5 5 0
T 95 645 34 0 3 25.U7 Clock Synthesizer 2 - SATA and SFP I/F
Q 5 5 0
T 95 1045 34 0 3 15.Banks 1, 2 PF I/F, GPIO I/F, USB I/F
Q 5 5 0
T 95 1085 34 0 3 14.Banks18,19 P32,P33 GPIO Samtec Connectors
Q 5 5 0
T 95 285 34 0 3 34.Decoupling Caps: 1.8V DDR2 Mem, 0.9V DDR2 Term
Q 5 5 0
T 95 1165 34 0 3 12.U1 Platform Flash,P5JTAG Conn,Y2 Osc 33MHz CMOS, U2 PCI Clk 
+ Buffer
Q 5 5 0
T 95 1005 34 0 3 16.Bank3 GCLK I/F, misc. CLK I/F,Y2 Osc. 200MHz LVPECL, J10&J11
+  Clk.SMA
Q 5 5 0
E
