$date
	Sun May  8 10:11:41 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module encoder_tb $end
$var wire 1 ! pgt1_hz_tb $end
$var wire 1 " loadn_tb $end
$var wire 4 # D_tb [3:0] $end
$var reg 1 $ clk_tb $end
$var reg 1 % enablen_tb $end
$var reg 10 & keypad_tb [9:0] $end
$scope module uut $end
$var wire 1 $ clk $end
$var wire 1 % enablen $end
$var wire 10 ' keypad [9:0] $end
$var wire 1 " loadn $end
$var wire 1 ( validn $end
$var wire 1 ! pgt_1hz $end
$var wire 1 ) pgt $end
$var wire 1 * div_clk $end
$var wire 4 + D [3:0] $end
$scope module counter $end
$var wire 1 $ clk $end
$var wire 1 ( clear $end
$var reg 1 ) pgt $end
$var integer 32 , count [31:0] $end
$upscope $end
$scope module div $end
$var wire 1 $ clock $end
$var reg 1 * div_clk $end
$var integer 32 - count [31:0] $end
$upscope $end
$scope module mux1 $end
$var wire 1 * clk $end
$var wire 1 ) pgt $end
$var wire 1 % sel $end
$var reg 1 ! out $end
$upscope $end
$scope module p_encoder $end
$var wire 1 % enablen $end
$var wire 10 . keypad [9:0] $end
$var reg 4 / digit [3:0] $end
$var reg 1 ( validn $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 /
b1000000000 .
b1 -
b0 ,
b1 +
0*
0)
0(
b1000000000 '
b1000000000 &
0%
1$
b1 #
0"
x!
$end
#10000
b0 #
b0 +
b0 /
b1 &
b1 '
b1 .
0$
#20000
0!
1"
1(
b10 -
1%
1$
#30000
b1000 &
b1000 '
b1000 .
#40000
b1 #
b1 +
b1 /
0"
0(
b1000000000 &
b1000000000 '
b1000000000 .
0%
#50000
1"
1(
b1000010000 &
b1000010000 '
b1000010000 .
0$
#60000
