

================================================================
== Vivado HLS Report for 'UpdateHandler'
================================================================
* Date:           Fri May 15 20:11:40 2020

* Version:        2019.2 (Build 2698951 on Thu Oct 24 19:15:34 MDT 2019)
* Project:        project
* Solution:       UpdateHandler
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 3.636 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- num_updates_init    |        0|     8191|         1|          1|          1| 0 ~ 8191 |    yes   |
        |- update_offset_init  |        ?|        ?|         2|          1|          1|         ?|    yes   |
        |- update_phases       |        ?|        ?|         ?|          -|          -|         ?|    no    |
        | + update_writes      |        ?|        ?|         5|          1|          1|         ?|    yes   |
        | + send_num_updates   |        0|     8191|         2|          1|          1| 0 ~ 8191 |    yes   |
        | + recv_update_reqs   |        ?|        ?|         ?|          -|          -|         ?|    no    |
        |  ++ update_reads     |        ?|        ?|         5|          1|          1|         ?|    yes   |
        +----------------------+---------+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 5
  * Pipeline-3: initiation interval (II) = 1, depth = 2
  * Pipeline-4: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 5
  Pipeline-0 : II = 1, D = 1, States = { 4 }
  Pipeline-1 : II = 1, D = 2, States = { 6 7 }
  Pipeline-2 : II = 1, D = 5, States = { 10 11 12 13 14 }
  Pipeline-3 : II = 1, D = 2, States = { 17 18 }
  Pipeline-4 : II = 1, D = 5, States = { 21 22 23 24 25 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 4 
5 --> 6 
6 --> 8 7 
7 --> 6 
8 --> 9 
9 --> 19 10 20 
10 --> 11 
11 --> 15 12 
12 --> 13 
13 --> 14 
14 --> 10 
15 --> 16 
16 --> 17 
17 --> 19 18 
18 --> 17 
19 --> 9 
20 --> 26 21 19 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 21 
26 --> 20 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.45>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%num_partitions_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %num_partitions)"   --->   Operation 27 'read' 'num_partitions_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([40 x i8]* @tlp_KD_KD_istream_MD_unsigned_AC_int_OD_KD_KD_open_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:163]   --->   Operation 28 'specregionbegin' 'rbegin1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.45ns)   --->   "%tmp101_0 = call i33 @_ssdm_op_Read.ap_fifo.volatile.i33P(i33* %update_config_q_fifo_V)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:119->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:163]   --->   Operation 29 'read' 'tmp101_0' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 0> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%rbegin2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([32 x i8]* @tlp_KD_KD_istream_MD_bool_OD_KD_KD_open_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:164]   --->   Operation 30 'specregionbegin' 'rbegin2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.45ns)   --->   "%tmp_190_0 = call i2 @_ssdm_op_Read.ap_fifo.volatile.i2P(i2* %update_phase_q_fifo_V)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:119->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:164]   --->   Operation 31 'read' 'tmp_190_0' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 0> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%empty_68 = alloca [256 x i32], align 16" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:175]   --->   Operation 32 'alloca' 'empty_68' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.48> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%empty_69 = alloca [256 x i32], align 16" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:178]   --->   Operation 33 'alloca' 'empty_69' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.48> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 34 [1/1] (0.60ns)   --->   "%add_ln13 = add i16 %num_partitions_read, 7" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/page-rank.h:13->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:181]   --->   Operation 34 'add' 'add_ln13' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_7 = call i13 @_ssdm_op_PartSelect.i13.i16.i32.i32(i16 %add_ln13, i32 3, i32 15)" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/page-rank.h:13->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:181]   --->   Operation 35 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.45>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:118->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:163]   --->   Operation 36 'speclatency' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%rend52 = call i32 (...)* @_ssdm_op_SpecRegionEnd([40 x i8]* @tlp_KD_KD_istream_MD_unsigned_AC_int_OD_KD_KD_open_OC_region_str, i32 %rbegin1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:164]   --->   Operation 37 'specregionend' 'rend52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:118->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:164]   --->   Operation 38 'speclatency' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%rend57 = call i32 (...)* @_ssdm_op_SpecRegionEnd([32 x i8]* @tlp_KD_KD_istream_MD_bool_OD_KD_KD_open_OC_region_str, i32 %rbegin2) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:166]   --->   Operation 39 'specregionend' 'rend57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:166]   --->   Operation 40 'wait' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%rbegin3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([82 x i8]* @tlp_KD_KD_istream_MD_tlp_KD_KD_packet_MD_unsigned_AC_short_MC_AC_tlp_KD_KD_vec_t_MD_Update_MC_AC_8ul_OD_AC_OD_AC_OD_KD_KD_open_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:168]   --->   Operation 41 'specregionbegin' 'rbegin3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.45ns)   --->   "%tmp_277_0 = call i529 @_ssdm_op_Read.ap_fifo.volatile.i529P(i529* %update_in_q_fifo_V)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:119->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:168]   --->   Operation 42 'read' 'tmp_277_0' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 0> <FIFO>

State 3 <SV = 2> <Delay = 1.45>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i513* %updates_write_data_q_fifo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 43 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecInterface(i65* %updates_write_addr_q_fifo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 44 'specinterface' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecInterface(i513* %updates_read_data_q_fifo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 45 'specinterface' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecInterface(i65* %updates_read_addr_q_fifo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 46 'specinterface' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecInterface(i513* %update_out_q_fifo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 47 'specinterface' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecInterface(i529* %update_in_q_fifo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 48 'specinterface' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecInterface(i50* %update_req_q_fifo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 49 'specinterface' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecInterface(i49* %num_updates_out_q_fifo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 50 'specinterface' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecInterface(i2* %update_phase_q_fifo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 51 'specinterface' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%empty_67 = call i32 (...)* @_ssdm_op_SpecInterface(i33* %update_config_q_fifo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 52 'specinterface' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i513* %updates_write_data_q_fifo_V), !map !103"   --->   Operation 53 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i65* %updates_write_addr_q_fifo_V), !map !110"   --->   Operation 54 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i513* %updates_read_data_q_peek_val), !map !117"   --->   Operation 55 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i513* %updates_read_data_q_fifo_V), !map !124"   --->   Operation 56 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i65* %updates_read_addr_q_fifo_V), !map !131"   --->   Operation 57 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i513* %update_out_q_fifo_V), !map !138"   --->   Operation 58 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i529* %update_in_q_peek_val), !map !145"   --->   Operation 59 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i529* %update_in_q_fifo_V), !map !155"   --->   Operation 60 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i50* %update_req_q_peek_val), !map !165"   --->   Operation 61 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i50* %update_req_q_fifo_V), !map !178"   --->   Operation 62 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i49* %num_updates_out_q_fifo_V), !map !191"   --->   Operation 63 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %update_phase_q_peek_val), !map !201"   --->   Operation 64 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %update_phase_q_fifo_V), !map !208"   --->   Operation 65 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %update_config_q_peek_val), !map !215"   --->   Operation 66 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %update_config_q_fifo_V), !map !222"   --->   Operation 67 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %num_partitions), !map !229"   --->   Operation 68 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @UpdateHandler_str) nounwind"   --->   Operation 69 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:118->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:168]   --->   Operation 70 'speclatency' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%rend62 = call i32 (...)* @_ssdm_op_SpecRegionEnd([82 x i8]* @tlp_KD_KD_istream_MD_tlp_KD_KD_packet_MD_unsigned_AC_short_MC_AC_tlp_KD_KD_vec_t_MD_Update_MC_AC_8ul_OD_AC_OD_AC_OD_KD_KD_open_OC_region_str, i32 %rbegin3) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:170]   --->   Operation 71 'specregionend' 'rend62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:170]   --->   Operation 72 'wait' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%rbegin4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([53 x i8]* @tlp_KD_KD_ostream_MD_tlp_KD_KD_vec_t_MD_Update_MC_AC_8ul_OD_AC_OD_KD_KD_close_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:172]   --->   Operation 73 'specregionbegin' 'rbegin4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:157->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:172]   --->   Operation 74 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i513P(i513* %update_out_q_fifo_V, i513 -13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084096)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:160->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:172]   --->   Operation 75 'write' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 0> <FIFO>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%rend67 = call i32 (...)* @_ssdm_op_SpecRegionEnd([53 x i8]* @tlp_KD_KD_ostream_MD_tlp_KD_KD_vec_t_MD_Update_MC_AC_8ul_OD_AC_OD_KD_KD_close_OC_region_str, i32 %rbegin4) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:175]   --->   Operation 76 'specregionend' 'rend67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResource([256 x i32]* %empty_68, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:176]   --->   Operation 77 'specresource' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.60ns)   --->   "br label %0" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:181]   --->   Operation 78 'br' <Predicate = true> <Delay = 0.60>

State 4 <SV = 3> <Delay = 1.15>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%i_0 = phi i13 [ 0, %"tlp::istream<unsigned int>::open.region" ], [ %i, %num_updates_init ]"   --->   Operation 79 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%empty_70 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 8191, i64 0)"   --->   Operation 80 'speclooptripcount' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.64ns)   --->   "%icmp_ln181 = icmp eq i13 %i_0, %tmp_7" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:181]   --->   Operation 81 'icmp' 'icmp_ln181' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.54ns)   --->   "%i = add i13 %i_0, 1" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:181]   --->   Operation 82 'add' 'i' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "br i1 %icmp_ln181, label %eos.region_begin.preheader, label %num_updates_init" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:181]   --->   Operation 83 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:181]   --->   Operation 84 'specloopname' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str1)" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:181]   --->   Operation 85 'specregionbegin' 'tmp' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:182]   --->   Operation 86 'specpipeline' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln183 = zext i13 %i_0 to i64" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:183]   --->   Operation 87 'zext' 'zext_ln183' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%p_addr = getelementptr inbounds [256 x i32]* %empty_69, i64 0, i64 %zext_ln183" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:183]   --->   Operation 88 'getelementptr' 'p_addr' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (1.15ns)   --->   "store i32 0, i32* %p_addr, align 4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:183]   --->   Operation 89 'store' <Predicate = (!icmp_ln181)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.48> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%empty_71 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str1, i32 %tmp)" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:184]   --->   Operation 90 'specregionend' 'empty_71' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "br label %0" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:181]   --->   Operation 91 'br' <Predicate = (!icmp_ln181)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.60>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%update_offset_idx_1 = alloca i32"   --->   Operation 92 'alloca' 'update_offset_idx_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.60ns)   --->   "store i32 0, i32* %update_offset_idx_1" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:189]   --->   Operation 93 'store' <Predicate = true> <Delay = 0.60>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "br label %"tlp::istream<unsigned int>::eos.region_begin"" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:189]   --->   Operation 94 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.61>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%rbegin6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([39 x i8]* @tlp_KD_KD_istream_MD_unsigned_AC_int_OD_KD_KD_eos_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:189]   --->   Operation 95 'specregionbegin' 'rbegin6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:33->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:189]   --->   Operation 96 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%rbegin_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @tlp_KD_KD_istream_MD_unsigned_AC_int_OD_KD_KD_empty_OC_region_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:34->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:189]   --->   Operation 97 'specregionbegin' 'rbegin_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:21->/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:34->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:189]   --->   Operation 98 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_17 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i33P(i33* %update_config_q_fifo_V, i32 1)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:22->/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:34->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:189]   --->   Operation 99 'nbreadreq' 'tmp_17' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 0> <FIFO>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%rend_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @tlp_KD_KD_istream_MD_unsigned_AC_int_OD_KD_KD_empty_OC_region_str, i32 %rbegin_i) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:34->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:189]   --->   Operation 100 'specregionend' 'rend_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.60ns)   --->   "br i1 %tmp_17, label %1, label %"tlp::istream<unsigned int>::eos.region_end"" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:34->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:189]   --->   Operation 101 'br' <Predicate = true> <Delay = 0.60>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%update_config_q_peek_val_read = call i33 @_ssdm_op_Read.ap_auto.i33P(i33* %update_config_q_peek_val)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:34->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:189]   --->   Operation 102 'read' 'update_config_q_peek_val_read' <Predicate = (tmp_17)> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %update_config_q_peek_val_read, i32 32)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:34->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:189]   --->   Operation 103 'bitselect' 'tmp_9' <Predicate = (tmp_17)> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.60ns)   --->   "br label %"tlp::istream<unsigned int>::eos.region_end""   --->   Operation 104 'br' <Predicate = (tmp_17)> <Delay = 0.60>
ST_6 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node and_ln189)   --->   "%empty_72 = phi i1 [ %tmp_9, %1 ], [ false, %"tlp::istream<unsigned int>::eos.region_begin" ]" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:34->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:189]   --->   Operation 105 'phi' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%rend70 = call i32 (...)* @_ssdm_op_SpecRegionEnd([39 x i8]* @tlp_KD_KD_istream_MD_unsigned_AC_int_OD_KD_KD_eos_OC_region_str, i32 %rbegin6) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:189]   --->   Operation 106 'specregionend' 'rend70' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189 = and i1 %empty_72, %tmp_17" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:189]   --->   Operation 107 'and' 'and_ln189' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "br i1 %and_ln189, label %"tlp::istream<unsigned int>::open.region1", label %.critedge" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:189]   --->   Operation 108 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str2) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:189]   --->   Operation 109 'specloopname' <Predicate = (!and_ln189)> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "br i1 %tmp_17, label %hls_label_0_begin, label %eos.region_begin.backedge" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:189]   --->   Operation 110 'br' <Predicate = (!and_ln189)> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%update_offset_idx_1_load = load i32* %update_offset_idx_1" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:192]   --->   Operation 111 'load' 'update_offset_idx_1_load' <Predicate = (tmp_17 & !and_ln189)> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%rbegin9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([40 x i8]* @tlp_KD_KD_istream_MD_unsigned_AC_int_OD_KD_KD_read_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:191]   --->   Operation 112 'specregionbegin' 'rbegin9' <Predicate = (tmp_17 & !and_ln189)> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (1.45ns)   --->   "%update_config_q_fifo_V_read = call { i1, i33 } @_ssdm_op_NbRead.ap_fifo.volatile.i33P(i33* %update_config_q_fifo_V)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:96->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:191]   --->   Operation 113 'nbread' 'update_config_q_fifo_V_read' <Predicate = (tmp_17 & !and_ln189)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 0> <FIFO>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_458 = extractvalue { i1, i33 } %update_config_q_fifo_V_read, 1" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:96->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:191]   --->   Operation 114 'extractvalue' 'tmp_458' <Predicate = (tmp_17 & !and_ln189)> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%elem_val = trunc i33 %tmp_458 to i32" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:96->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:191]   --->   Operation 115 'trunc' 'elem_val' <Predicate = (tmp_17 & !and_ln189)> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln191 = sext i32 %update_offset_idx_1_load to i64" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:191]   --->   Operation 116 'sext' 'sext_ln191' <Predicate = (tmp_17 & !and_ln189)> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%p_addr_1 = getelementptr inbounds [256 x i32]* %empty_68, i64 0, i64 %sext_ln191" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:191]   --->   Operation 117 'getelementptr' 'p_addr_1' <Predicate = (tmp_17 & !and_ln189)> <Delay = 0.00>
ST_6 : Operation 118 [2/2] (1.15ns)   --->   "store i32 %elem_val, i32* %p_addr_1, align 4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:191]   --->   Operation 118 'store' <Predicate = (tmp_17 & !and_ln189)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.48> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_6 : Operation 119 [1/1] (0.66ns)   --->   "%update_offset_idx = add nsw i32 1, %update_offset_idx_1_load" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:192]   --->   Operation 119 'add' 'update_offset_idx' <Predicate = (tmp_17 & !and_ln189)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 120 [1/1] (0.60ns)   --->   "store i32 %update_offset_idx, i32* %update_offset_idx_1" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:193]   --->   Operation 120 'store' <Predicate = (tmp_17 & !and_ln189)> <Delay = 0.60>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "br label %"tlp::istream<unsigned int>::eos.region_begin""   --->   Operation 121 'br' <Predicate = (!and_ln189)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.15>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:189]   --->   Operation 122 'specregionbegin' 'tmp_5' <Predicate = (tmp_17 & !and_ln189)> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:190]   --->   Operation 123 'specpipeline' <Predicate = (tmp_17 & !and_ln189)> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:94->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:191]   --->   Operation 124 'speclatency' <Predicate = (tmp_17 & !and_ln189)> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%rend72 = call i32 (...)* @_ssdm_op_SpecRegionEnd([40 x i8]* @tlp_KD_KD_istream_MD_unsigned_AC_int_OD_KD_KD_read_OC_region_str, i32 %rbegin9) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:191]   --->   Operation 125 'specregionend' 'rend72' <Predicate = (tmp_17 & !and_ln189)> <Delay = 0.00>
ST_7 : Operation 126 [1/2] (1.15ns)   --->   "store i32 %elem_val, i32* %p_addr_1, align 4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:191]   --->   Operation 126 'store' <Predicate = (tmp_17 & !and_ln189)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.48> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%empty_73 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_5)" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:193]   --->   Operation 127 'specregionend' 'empty_73' <Predicate = (tmp_17 & !and_ln189)> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "br label %eos.region_begin.backedge" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:193]   --->   Operation 128 'br' <Predicate = (tmp_17 & !and_ln189)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 1.45>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_val_data_V = alloca i512"   --->   Operation 129 'alloca' 'tmp_val_data_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%rbegin7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([40 x i8]* @tlp_KD_KD_istream_MD_unsigned_AC_int_OD_KD_KD_open_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:194]   --->   Operation 130 'specregionbegin' 'rbegin7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:118->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:194]   --->   Operation 131 'speclatency' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (1.45ns)   --->   "%tmp_5107_0 = call i33 @_ssdm_op_Read.ap_fifo.volatile.i33P(i33* %update_config_q_fifo_V)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:119->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:194]   --->   Operation 132 'read' 'tmp_5107_0' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 0> <FIFO>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%rend50 = call i32 (...)* @_ssdm_op_SpecRegionEnd([40 x i8]* @tlp_KD_KD_istream_MD_unsigned_AC_int_OD_KD_KD_open_OC_region_str, i32 %rbegin7) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:197]   --->   Operation 133 'specregionend' 'rend50' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%update_in_q_peek_val_read = call i529 @_ssdm_op_Read.ap_auto.i529P(i529* %update_in_q_peek_val)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:34->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:206]   --->   Operation 134 'read' 'update_in_q_peek_val_read' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "br label %"tlp::istream<bool>::eos.region_begin"" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:197]   --->   Operation 135 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 7> <Delay = 1.70>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([31 x i8]* @tlp_KD_KD_istream_MD_bool_OD_KD_KD_eos_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:197]   --->   Operation 136 'specregionbegin' 'rbegin' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:33->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:197]   --->   Operation 137 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 138 [1/1] (0.00ns)   --->   "%rbegin_i1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([33 x i8]* @tlp_KD_KD_istream_MD_bool_OD_KD_KD_empty_OC_region_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:34->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:197]   --->   Operation 138 'specregionbegin' 'rbegin_i1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:21->/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:34->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:197]   --->   Operation 139 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_18 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i2P(i2* %update_phase_q_fifo_V, i32 1)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:22->/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:34->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:197]   --->   Operation 140 'nbreadreq' 'tmp_18' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 0> <FIFO>
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "%rend_i80 = call i32 (...)* @_ssdm_op_SpecRegionEnd([33 x i8]* @tlp_KD_KD_istream_MD_bool_OD_KD_KD_empty_OC_region_str, i32 %rbegin_i1) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:34->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:197]   --->   Operation 141 'specregionend' 'rend_i80' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 142 [1/1] (0.60ns)   --->   "br i1 %tmp_18, label %2, label %"tlp::istream<bool>::eos.region_end"" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:34->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:197]   --->   Operation 142 'br' <Predicate = true> <Delay = 0.60>
ST_9 : Operation 143 [1/1] (0.00ns)   --->   "%update_phase_q_peek_val_read = call i2 @_ssdm_op_Read.ap_auto.i2P(i2* %update_phase_q_peek_val)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:34->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:197]   --->   Operation 143 'read' 'update_phase_q_peek_val_read' <Predicate = (tmp_18)> <Delay = 0.00>
ST_9 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %update_phase_q_peek_val_read, i32 1)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:34->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:197]   --->   Operation 144 'bitselect' 'tmp_11' <Predicate = (tmp_18)> <Delay = 0.00>
ST_9 : Operation 145 [1/1] (0.60ns)   --->   "br label %"tlp::istream<bool>::eos.region_end""   --->   Operation 145 'br' <Predicate = (tmp_18)> <Delay = 0.60>
ST_9 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node and_ln197)   --->   "%empty_74 = phi i1 [ %tmp_11, %2 ], [ false, %"tlp::istream<bool>::eos.region_begin" ]" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:34->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:197]   --->   Operation 146 'phi' 'empty_74' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 147 [1/1] (0.00ns)   --->   "%rend77 = call i32 (...)* @_ssdm_op_SpecRegionEnd([31 x i8]* @tlp_KD_KD_istream_MD_bool_OD_KD_KD_eos_OC_region_str, i32 %rbegin) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:197]   --->   Operation 147 'specregionend' 'rend77' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 148 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln197 = and i1 %empty_74, %tmp_18" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:197]   --->   Operation 148 'and' 'and_ln197' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "br i1 %and_ln197, label %"tlp::istream<bool>::open.region", label %update_phases_begin" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:197]   --->   Operation 149 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:197]   --->   Operation 150 'specloopname' <Predicate = (!and_ln197)> <Delay = 0.00>
ST_9 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4)" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:197]   --->   Operation 151 'specregionbegin' 'tmp_6' <Predicate = (!and_ln197)> <Delay = 0.00>
ST_9 : Operation 152 [1/1] (0.00ns)   --->   "br i1 %tmp_18, label %"tlp::istream<bool>::read.region", label %update_phases_end" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:197]   --->   Operation 152 'br' <Predicate = (!and_ln197)> <Delay = 0.00>
ST_9 : Operation 153 [1/1] (0.00ns)   --->   "%rbegin8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([32 x i8]* @tlp_KD_KD_istream_MD_bool_OD_KD_KD_read_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:198]   --->   Operation 153 'specregionbegin' 'rbegin8' <Predicate = (tmp_18 & !and_ln197)> <Delay = 0.00>
ST_9 : Operation 154 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:80->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:198]   --->   Operation 154 'speclatency' <Predicate = (tmp_18 & !and_ln197)> <Delay = 0.00>
ST_9 : Operation 155 [1/1] (1.45ns)   --->   "%tmp_652 = call i2 @_ssdm_op_Read.ap_fifo.volatile.i2P(i2* %update_phase_q_fifo_V)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:81->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:198]   --->   Operation 155 'read' 'tmp_652' <Predicate = (tmp_18 & !and_ln197)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 0> <FIFO>
ST_9 : Operation 156 [1/1] (0.00ns)   --->   "%phase = trunc i2 %tmp_652 to i1" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:81->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:198]   --->   Operation 156 'trunc' 'phase' <Predicate = (tmp_18 & !and_ln197)> <Delay = 0.00>
ST_9 : Operation 157 [1/1] (0.00ns)   --->   "%rend82 = call i32 (...)* @_ssdm_op_SpecRegionEnd([32 x i8]* @tlp_KD_KD_istream_MD_bool_OD_KD_KD_read_OC_region_str, i32 %rbegin8) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:198]   --->   Operation 157 'specregionend' 'rend82' <Predicate = (tmp_18 & !and_ln197)> <Delay = 0.00>
ST_9 : Operation 158 [1/1] (0.00ns)   --->   "br i1 %phase, label %empty.region.preheader, label %eos.region_begin.preheader1" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:200]   --->   Operation 158 'br' <Predicate = (tmp_18 & !and_ln197)> <Delay = 0.00>
ST_9 : Operation 159 [1/1] (0.60ns)   --->   "br label %"tlp::istream<tlp::packet<unsigned short, tlp::vec_t<Update, 8ul> > >::eos.region_begin"" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:230]   --->   Operation 159 'br' <Predicate = (tmp_18 & !and_ln197 & !phase)> <Delay = 0.60>
ST_9 : Operation 160 [1/1] (0.00ns)   --->   "br label %"tlp::istream<bool>::empty.region"" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:262]   --->   Operation 160 'br' <Predicate = (tmp_18 & !and_ln197 & phase)> <Delay = 0.00>
ST_9 : Operation 161 [1/1] (0.00ns)   --->   "%rbegin5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([32 x i8]* @tlp_KD_KD_istream_MD_bool_OD_KD_KD_open_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:295]   --->   Operation 161 'specregionbegin' 'rbegin5' <Predicate = (and_ln197)> <Delay = 0.00>
ST_9 : Operation 162 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:118->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:295]   --->   Operation 162 'speclatency' <Predicate = (and_ln197)> <Delay = 0.00>
ST_9 : Operation 163 [1/1] (1.45ns)   --->   "%tmp_17_0 = call i2 @_ssdm_op_Read.ap_fifo.volatile.i2P(i2* %update_phase_q_fifo_V)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:119->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:295]   --->   Operation 163 'read' 'tmp_17_0' <Predicate = (and_ln197)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 0> <FIFO>
ST_9 : Operation 164 [1/1] (0.00ns)   --->   "%rend55 = call i32 (...)* @_ssdm_op_SpecRegionEnd([32 x i8]* @tlp_KD_KD_istream_MD_bool_OD_KD_KD_open_OC_region_str, i32 %rbegin5) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:296]   --->   Operation 164 'specregionend' 'rend55' <Predicate = (and_ln197)> <Delay = 0.00>
ST_9 : Operation 165 [1/1] (0.00ns)   --->   "ret void" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:296]   --->   Operation 165 'ret' <Predicate = (and_ln197)> <Delay = 0.00>

State 10 <SV = 8> <Delay = 2.61>
ST_10 : Operation 166 [1/1] (0.00ns)   --->   "%last_last_pid_0 = phi i16 [ -1, %eos.region_begin.preheader1 ], [ %last_last_pid_0_be, %eos.region_begin.backedge1 ]" [/usr/include/tlp/synthesizable/util.h:23->/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:11->/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:96->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:214]   --->   Operation 166 'phi' 'last_last_pid_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 167 [1/1] (0.00ns)   --->   "%last_last_pid = phi i16 [ -1, %eos.region_begin.preheader1 ], [ %last_last_pid_be, %eos.region_begin.backedge1 ]" [/usr/include/tlp/synthesizable/util.h:23->/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:11->/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:96->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:214]   --->   Operation 167 'phi' 'last_last_pid' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 168 [1/1] (0.00ns)   --->   "%rbegin11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([81 x i8]* @tlp_KD_KD_istream_MD_tlp_KD_KD_packet_MD_unsigned_AC_short_MC_AC_tlp_KD_KD_vec_t_MD_Update_MC_AC_8ul_OD_AC_OD_AC_OD_KD_KD_eos_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:206]   --->   Operation 168 'specregionbegin' 'rbegin11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 169 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:33->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:206]   --->   Operation 169 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 170 [1/1] (0.00ns)   --->   "%rbegin_i2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([83 x i8]* @tlp_KD_KD_istream_MD_tlp_KD_KD_packet_MD_unsigned_AC_short_MC_AC_tlp_KD_KD_vec_t_MD_Update_MC_AC_8ul_OD_AC_OD_AC_OD_KD_KD_empty_OC_region_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:34->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:206]   --->   Operation 170 'specregionbegin' 'rbegin_i2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 171 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:21->/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:34->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:206]   --->   Operation 171 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_19 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i529P(i529* %update_in_q_fifo_V, i32 1)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:22->/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:34->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:206]   --->   Operation 172 'nbreadreq' 'tmp_19' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 0> <FIFO>
ST_10 : Operation 173 [1/1] (0.00ns)   --->   "%rend_i87 = call i32 (...)* @_ssdm_op_SpecRegionEnd([83 x i8]* @tlp_KD_KD_istream_MD_tlp_KD_KD_packet_MD_unsigned_AC_short_MC_AC_tlp_KD_KD_vec_t_MD_Update_MC_AC_8ul_OD_AC_OD_AC_OD_KD_KD_empty_OC_region_str, i32 %rbegin_i2) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:34->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:206]   --->   Operation 173 'specregionend' 'rend_i87' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 174 [1/1] (0.60ns)   --->   "br i1 %tmp_19, label %3, label %"tlp::istream<tlp::packet<unsigned short, tlp::vec_t<Update, 8ul> > >::eos.region_end"" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:34->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:206]   --->   Operation 174 'br' <Predicate = true> <Delay = 0.60>
ST_10 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i529.i32(i529 %update_in_q_peek_val_read, i32 528)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:34->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:206]   --->   Operation 175 'bitselect' 'tmp_13' <Predicate = (tmp_19)> <Delay = 0.00>
ST_10 : Operation 176 [1/1] (0.60ns)   --->   "br label %"tlp::istream<tlp::packet<unsigned short, tlp::vec_t<Update, 8ul> > >::eos.region_end""   --->   Operation 176 'br' <Predicate = (tmp_19)> <Delay = 0.60>
ST_10 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node and_ln206)   --->   "%empty_75 = phi i1 [ %tmp_13, %3 ], [ false, %"tlp::istream<tlp::packet<unsigned short, tlp::vec_t<Update, 8ul> > >::eos.region_begin" ]" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:34->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:206]   --->   Operation 177 'phi' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 178 [1/1] (0.00ns)   --->   "%rend84 = call i32 (...)* @_ssdm_op_SpecRegionEnd([81 x i8]* @tlp_KD_KD_istream_MD_tlp_KD_KD_packet_MD_unsigned_AC_short_MC_AC_tlp_KD_KD_vec_t_MD_Update_MC_AC_8ul_OD_AC_OD_AC_OD_KD_KD_eos_OC_region_str, i32 %rbegin11) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:206]   --->   Operation 178 'specregionend' 'rend84' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 179 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln206 = and i1 %empty_75, %tmp_19" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:206]   --->   Operation 179 'and' 'and_ln206' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 180 [1/1] (0.00ns)   --->   "br i1 %and_ln206, label %5, label %.critedge2" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:206]   --->   Operation 180 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 181 [1/1] (0.00ns)   --->   "%rbegin13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([82 x i8]* @tlp_KD_KD_istream_MD_tlp_KD_KD_packet_MD_unsigned_AC_short_MC_AC_tlp_KD_KD_vec_t_MD_Update_MC_AC_8ul_OD_AC_OD_AC_OD_KD_KD_peek_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:209]   --->   Operation 181 'specregionbegin' 'rbegin13' <Predicate = (tmp_19 & !and_ln206)> <Delay = 0.00>
ST_10 : Operation 182 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:59->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:209]   --->   Operation 182 'specprotocol' <Predicate = (tmp_19 & !and_ln206)> <Delay = 0.00>
ST_10 : Operation 183 [1/1] (0.00ns)   --->   "%peek_pid = trunc i529 %update_in_q_peek_val_read to i16" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:60->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:209]   --->   Operation 183 'trunc' 'peek_pid' <Predicate = (tmp_19 & !and_ln206)> <Delay = 0.00>
ST_10 : Operation 184 [1/1] (0.00ns)   --->   "%rend89 = call i32 (...)* @_ssdm_op_SpecRegionEnd([82 x i8]* @tlp_KD_KD_istream_MD_tlp_KD_KD_packet_MD_unsigned_AC_short_MC_AC_tlp_KD_KD_vec_t_MD_Update_MC_AC_8ul_OD_AC_OD_AC_OD_KD_KD_peek_OC_region_str, i32 %rbegin13) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:209]   --->   Operation 184 'specregionend' 'rend89' <Predicate = (tmp_19 & !and_ln206)> <Delay = 0.00>
ST_10 : Operation 185 [1/1] (0.67ns)   --->   "%icmp_ln210 = icmp ne i16 %peek_pid, %last_last_pid" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:210]   --->   Operation 185 'icmp' 'icmp_ln210' <Predicate = (tmp_19 & !and_ln206)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 186 [1/1] (0.67ns)   --->   "%icmp_ln210_1 = icmp eq i16 %peek_pid, %last_last_pid_0" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:210]   --->   Operation 186 'icmp' 'icmp_ln210_1' <Predicate = (tmp_19 & !and_ln206)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 187 [1/1] (0.12ns)   --->   "%and_ln210 = and i1 %icmp_ln210, %icmp_ln210_1" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:210]   --->   Operation 187 'and' 'and_ln210' <Predicate = (tmp_19 & !and_ln206)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 188 [1/1] (0.00ns)   --->   "%rbegin16 = call i32 (...)* @_ssdm_op_SpecRegionBegin([82 x i8]* @tlp_KD_KD_istream_MD_tlp_KD_KD_packet_MD_unsigned_AC_short_MC_AC_tlp_KD_KD_vec_t_MD_Update_MC_AC_8ul_OD_AC_OD_AC_OD_KD_KD_read_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:214]   --->   Operation 188 'specregionbegin' 'rbegin16' <Predicate = (tmp_19 & !and_ln206 & !and_ln210)> <Delay = 0.00>
ST_10 : Operation 189 [1/1] (1.45ns)   --->   "%update_in_q_fifo_V_read = call { i1, i529 } @_ssdm_op_NbRead.ap_fifo.volatile.i529P(i529* %update_in_q_fifo_V)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:96->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:214]   --->   Operation 189 'nbread' 'update_in_q_fifo_V_read' <Predicate = (tmp_19 & !and_ln206 & !and_ln210)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 0> <FIFO>
ST_10 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_7_2 = extractvalue { i1, i529 } %update_in_q_fifo_V_read, 1" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:96->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:214]   --->   Operation 190 'extractvalue' 'tmp_7_2' <Predicate = (tmp_19 & !and_ln206 & !and_ln210)> <Delay = 0.00>
ST_10 : Operation 191 [1/1] (0.00ns)   --->   "%pid = trunc i529 %tmp_7_2 to i16" [/usr/include/tlp/synthesizable/util.h:23->/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:11->/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:96->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:214]   --->   Operation 191 'trunc' 'pid' <Predicate = (tmp_19 & !and_ln206 & !and_ln210)> <Delay = 0.00>
ST_10 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_val_data_V_1 = call i512 @_ssdm_op_PartSelect.i512.i529.i32.i32(i529 %tmp_7_2, i32 16, i32 527)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp.h:82->/usr/include/tlp/synthesizable/util.h:23->/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:11->/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:96->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:214]   --->   Operation 192 'partselect' 'tmp_val_data_V_1' <Predicate = (tmp_19 & !and_ln206 & !and_ln210)> <Delay = 0.00>
ST_10 : Operation 193 [1/1] (0.67ns)   --->   "%icmp_ln222 = icmp eq i16 %last_last_pid, %pid" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:222]   --->   Operation 193 'icmp' 'icmp_ln222' <Predicate = (tmp_19 & !and_ln206 & !and_ln210)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:222]   --->   Operation 194 'specregionbegin' 'tmp_4' <Predicate = (tmp_19 & !and_ln206 & !and_ln210 & !icmp_ln222)> <Delay = 0.00>
ST_10 : Operation 195 [1/1] (0.00ns)   --->   "%lshr_ln2 = call i13 @_ssdm_op_PartSelect.i13.i529.i32.i32(i529 %tmp_7_2, i32 3, i32 15)" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:224]   --->   Operation 195 'partselect' 'lshr_ln2' <Predicate = (tmp_19 & !and_ln206 & !and_ln210 & !icmp_ln222)> <Delay = 0.00>
ST_10 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln224 = zext i13 %lshr_ln2 to i64" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:224]   --->   Operation 196 'zext' 'zext_ln224' <Predicate = (tmp_19 & !and_ln206 & !and_ln210 & !icmp_ln222)> <Delay = 0.00>
ST_10 : Operation 197 [1/1] (0.00ns)   --->   "%p_addr_4 = getelementptr inbounds [256 x i32]* %empty_69, i64 0, i64 %zext_ln224" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:224]   --->   Operation 197 'getelementptr' 'p_addr_4' <Predicate = (tmp_19 & !and_ln206 & !and_ln210 & !icmp_ln222)> <Delay = 0.00>
ST_10 : Operation 198 [2/2] (1.15ns)   --->   "%update_idx = load i32* %p_addr_4, align 4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:224]   --->   Operation 198 'load' 'update_idx' <Predicate = (tmp_19 & !and_ln206 & !and_ln210 & !icmp_ln222)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.48> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 199 [1/1] (0.00ns)   --->   "%lshr_ln4 = call i13 @_ssdm_op_PartSelect.i13.i529.i32.i32(i529 %tmp_7_2, i32 3, i32 15)" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:238]   --->   Operation 199 'partselect' 'lshr_ln4' <Predicate = (tmp_19 & !and_ln206 & !and_ln210)> <Delay = 0.00>
ST_10 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln238 = zext i13 %lshr_ln4 to i64" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:238]   --->   Operation 200 'zext' 'zext_ln238' <Predicate = (tmp_19 & !and_ln206 & !and_ln210)> <Delay = 0.00>
ST_10 : Operation 201 [1/1] (0.00ns)   --->   "%p_addr_7 = getelementptr inbounds [256 x i32]* %empty_68, i64 0, i64 %zext_ln238" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:238]   --->   Operation 201 'getelementptr' 'p_addr_7' <Predicate = (tmp_19 & !and_ln206 & !and_ln210)> <Delay = 0.00>
ST_10 : Operation 202 [5/5] (0.48ns)   --->   "%empty_77 = load i32* %p_addr_7, align 4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:238]   --->   Operation 202 'load' 'empty_77' <Predicate = (tmp_19 & !and_ln206 & !and_ln210)> <Delay = 0.48> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.48> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 11 <SV = 9> <Delay = 3.63>
ST_11 : Operation 203 [1/1] (0.00ns)   --->   "%update_idx_1 = phi i32 [ -1, %eos.region_begin.preheader1 ], [ %update_idx_1_be, %eos.region_begin.backedge1 ]" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:236]   --->   Operation 203 'phi' 'update_idx_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 204 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str9) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:206]   --->   Operation 204 'specloopname' <Predicate = (!and_ln206)> <Delay = 0.00>
ST_11 : Operation 205 [1/1] (0.60ns)   --->   "br i1 %tmp_19, label %hls_label_1_begin, label %eos.region_begin.backedge1" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:206]   --->   Operation 205 'br' <Predicate = (!and_ln206)> <Delay = 0.60>
ST_11 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:206]   --->   Operation 206 'specregionbegin' 'tmp_1' <Predicate = (tmp_19 & !and_ln206)> <Delay = 0.00>
ST_11 : Operation 207 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:207]   --->   Operation 207 'specpipeline' <Predicate = (tmp_19 & !and_ln206)> <Delay = 0.00>
ST_11 : Operation 208 [1/1] (0.60ns)   --->   "br i1 %and_ln210, label %hls_label_1_end, label %"tlp::istream<tlp::packet<unsigned short, tlp::vec_t<Update, 8ul> > >::read.region"" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:210]   --->   Operation 208 'br' <Predicate = (tmp_19 & !and_ln206)> <Delay = 0.60>
ST_11 : Operation 209 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:94->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:214]   --->   Operation 209 'speclatency' <Predicate = (tmp_19 & !and_ln206 & !and_ln210)> <Delay = 0.00>
ST_11 : Operation 210 [1/1] (0.00ns)   --->   "%rend91 = call i32 (...)* @_ssdm_op_SpecRegionEnd([82 x i8]* @tlp_KD_KD_istream_MD_tlp_KD_KD_packet_MD_unsigned_AC_short_MC_AC_tlp_KD_KD_vec_t_MD_Update_MC_AC_8ul_OD_AC_OD_AC_OD_KD_KD_read_OC_region_str, i32 %rbegin16) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:215]   --->   Operation 210 'specregionend' 'rend91' <Predicate = (tmp_19 & !and_ln206 & !and_ln210)> <Delay = 0.00>
ST_11 : Operation 211 [1/1] (0.60ns)   --->   "br i1 %icmp_ln222, label %"tlp::ostream<unsigned long>::write.region", label %hls_label_2_begin" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:222]   --->   Operation 211 'br' <Predicate = (tmp_19 & !and_ln206 & !and_ln210)> <Delay = 0.60>
ST_11 : Operation 212 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 1, i32 1, [1 x i8]* @p_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:223]   --->   Operation 212 'speclatency' <Predicate = (tmp_19 & !and_ln206 & !and_ln210 & !icmp_ln222)> <Delay = 0.00>
ST_11 : Operation 213 [1/2] (1.15ns)   --->   "%update_idx = load i32* %p_addr_4, align 4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:224]   --->   Operation 213 'load' 'update_idx' <Predicate = (tmp_19 & !and_ln206 & !and_ln210 & !icmp_ln222)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.48> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 214 [1/1] (0.67ns)   --->   "%icmp_ln225 = icmp eq i16 %last_last_pid, -1" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:225]   --->   Operation 214 'icmp' 'icmp_ln225' <Predicate = (tmp_19 & !and_ln206 & !and_ln210 & !icmp_ln222)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 215 [1/1] (0.00ns)   --->   "br i1 %icmp_ln225, label %hls_label_2_end, label %4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:225]   --->   Operation 215 'br' <Predicate = (tmp_19 & !and_ln206 & !and_ln210 & !icmp_ln222)> <Delay = 0.00>
ST_11 : Operation 216 [1/1] (0.66ns)   --->   "%add_ln13_2 = add i32 %update_idx_1, 7" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/page-rank.h:13->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:227]   --->   Operation 216 'add' 'add_ln13_2' <Predicate = (tmp_19 & !and_ln206 & !and_ln210 & !icmp_ln222 & !icmp_ln225)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_16 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln13_2, i32 3, i32 31)" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/page-rank.h:13->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:227]   --->   Operation 217 'partselect' 'tmp_16' <Predicate = (tmp_19 & !and_ln206 & !and_ln210 & !icmp_ln222 & !icmp_ln225)> <Delay = 0.00>
ST_11 : Operation 218 [1/1] (0.00ns)   --->   "%and_ln13_1 = call i32 @_ssdm_op_BitConcatenate.i32.i29.i3(i29 %tmp_16, i3 0)" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/page-rank.h:13->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:227]   --->   Operation 218 'bitconcatenate' 'and_ln13_1' <Predicate = (tmp_19 & !and_ln206 & !and_ln210 & !icmp_ln222 & !icmp_ln225)> <Delay = 0.00>
ST_11 : Operation 219 [1/1] (0.00ns)   --->   "%lshr_ln3 = call i13 @_ssdm_op_PartSelect.i13.i16.i32.i32(i16 %last_last_pid, i32 3, i32 15)" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:227]   --->   Operation 219 'partselect' 'lshr_ln3' <Predicate = (tmp_19 & !and_ln206 & !and_ln210 & !icmp_ln222 & !icmp_ln225)> <Delay = 0.00>
ST_11 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln227 = zext i13 %lshr_ln3 to i64" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:227]   --->   Operation 220 'zext' 'zext_ln227' <Predicate = (tmp_19 & !and_ln206 & !and_ln210 & !icmp_ln222 & !icmp_ln225)> <Delay = 0.00>
ST_11 : Operation 221 [1/1] (0.00ns)   --->   "%p_addr_6 = getelementptr inbounds [256 x i32]* %empty_69, i64 0, i64 %zext_ln227" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:227]   --->   Operation 221 'getelementptr' 'p_addr_6' <Predicate = (tmp_19 & !and_ln206 & !and_ln210 & !icmp_ln222 & !icmp_ln225)> <Delay = 0.00>
ST_11 : Operation 222 [1/1] (1.15ns)   --->   "store i32 %and_ln13_1, i32* %p_addr_6, align 4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:227]   --->   Operation 222 'store' <Predicate = (tmp_19 & !and_ln206 & !and_ln210 & !icmp_ln222 & !icmp_ln225)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.48> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 223 [1/1] (0.00ns)   --->   "br label %hls_label_2_end" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:228]   --->   Operation 223 'br' <Predicate = (tmp_19 & !and_ln206 & !and_ln210 & !icmp_ln222 & !icmp_ln225)> <Delay = 0.00>
ST_11 : Operation 224 [1/1] (0.00ns)   --->   "%empty_76 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_4)" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:229]   --->   Operation 224 'specregionend' 'empty_76' <Predicate = (tmp_19 & !and_ln206 & !and_ln210 & !icmp_ln222)> <Delay = 0.00>
ST_11 : Operation 225 [1/1] (0.60ns)   --->   "br label %"tlp::ostream<unsigned long>::write.region"" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:229]   --->   Operation 225 'br' <Predicate = (tmp_19 & !and_ln206 & !and_ln210 & !icmp_ln222)> <Delay = 0.60>
ST_11 : Operation 226 [1/1] (0.00ns)   --->   "%update_idx_0 = phi i32 [ %update_idx, %hls_label_2_end ], [ %update_idx_1, %"tlp::istream<tlp::packet<unsigned short, tlp::vec_t<Update, 8ul> > >::read.region" ]"   --->   Operation 226 'phi' 'update_idx_0' <Predicate = (tmp_19 & !and_ln206 & !and_ln210)> <Delay = 0.00>
ST_11 : Operation 227 [1/1] (0.66ns)   --->   "%last_update_idx = add i32 %update_idx_0, 8" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:236]   --->   Operation 227 'add' 'last_update_idx' <Predicate = (tmp_19 & !and_ln206 & !and_ln210)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 228 [4/5] (0.48ns)   --->   "%empty_77 = load i32* %p_addr_7, align 4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:238]   --->   Operation 228 'load' 'empty_77' <Predicate = (tmp_19 & !and_ln206 & !and_ln210)> <Delay = 0.48> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.48> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 229 [1/1] (0.60ns)   --->   "br label %hls_label_1_end"   --->   Operation 229 'br' <Predicate = (tmp_19 & !and_ln206 & !and_ln210)> <Delay = 0.60>
ST_11 : Operation 230 [1/1] (0.00ns)   --->   "%last_last_pid_1 = phi i16 [ %last_last_pid, %"tlp::ostream<unsigned long>::write.region" ], [ -1, %hls_label_1_begin ]"   --->   Operation 230 'phi' 'last_last_pid_1' <Predicate = (tmp_19 & !and_ln206)> <Delay = 0.00>
ST_11 : Operation 231 [1/1] (0.00ns)   --->   "%last_pid_1 = phi i16 [ %pid, %"tlp::ostream<unsigned long>::write.region" ], [ %last_last_pid, %hls_label_1_begin ]"   --->   Operation 231 'phi' 'last_pid_1' <Predicate = (tmp_19 & !and_ln206)> <Delay = 0.00>
ST_11 : Operation 232 [1/1] (0.00ns)   --->   "%last_update_idx_1 = phi i32 [ %last_update_idx, %"tlp::ostream<unsigned long>::write.region" ], [ %update_idx_1, %hls_label_1_begin ]"   --->   Operation 232 'phi' 'last_update_idx_1' <Predicate = (tmp_19 & !and_ln206)> <Delay = 0.00>
ST_11 : Operation 233 [1/1] (0.00ns)   --->   "%empty_78 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_1)" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:242]   --->   Operation 233 'specregionend' 'empty_78' <Predicate = (tmp_19 & !and_ln206)> <Delay = 0.00>
ST_11 : Operation 234 [1/1] (0.60ns)   --->   "br label %eos.region_begin.backedge1" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:242]   --->   Operation 234 'br' <Predicate = (tmp_19 & !and_ln206)> <Delay = 0.60>
ST_11 : Operation 235 [1/1] (0.00ns)   --->   "%last_last_pid_0_be = phi i16 [ %last_last_pid_1, %hls_label_1_end ], [ %last_last_pid_0, %.critedge2 ]" [/usr/include/tlp/synthesizable/util.h:23->/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:11->/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:96->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:214]   --->   Operation 235 'phi' 'last_last_pid_0_be' <Predicate = (!and_ln206)> <Delay = 0.00>
ST_11 : Operation 236 [1/1] (0.00ns)   --->   "%last_last_pid_be = phi i16 [ %last_pid_1, %hls_label_1_end ], [ %last_last_pid, %.critedge2 ]"   --->   Operation 236 'phi' 'last_last_pid_be' <Predicate = (!and_ln206)> <Delay = 0.00>
ST_11 : Operation 237 [1/1] (0.00ns)   --->   "%update_idx_1_be = phi i32 [ %last_update_idx_1, %hls_label_1_end ], [ %update_idx_1, %.critedge2 ]"   --->   Operation 237 'phi' 'update_idx_1_be' <Predicate = (!and_ln206)> <Delay = 0.00>
ST_11 : Operation 238 [1/1] (0.00ns)   --->   "br label %"tlp::istream<tlp::packet<unsigned short, tlp::vec_t<Update, 8ul> > >::eos.region_begin""   --->   Operation 238 'br' <Predicate = (!and_ln206)> <Delay = 0.00>

State 12 <SV = 10> <Delay = 0.48>
ST_12 : Operation 239 [3/5] (0.48ns)   --->   "%empty_77 = load i32* %p_addr_7, align 4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:238]   --->   Operation 239 'load' 'empty_77' <Predicate = (tmp_19 & !and_ln206 & !and_ln210)> <Delay = 0.48> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.48> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 13 <SV = 11> <Delay = 0.48>
ST_13 : Operation 240 [2/5] (0.48ns)   --->   "%empty_77 = load i32* %p_addr_7, align 4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:238]   --->   Operation 240 'load' 'empty_77' <Predicate = (tmp_19 & !and_ln206 & !and_ln210)> <Delay = 0.48> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.48> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 14 <SV = 12> <Delay = 2.61>
ST_14 : Operation 241 [1/5] (0.48ns)   --->   "%empty_77 = load i32* %p_addr_7, align 4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:238]   --->   Operation 241 'load' 'empty_77' <Predicate = (tmp_19 & !and_ln206 & !and_ln210)> <Delay = 0.48> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.48> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 242 [1/1] (0.66ns)   --->   "%update_offset = add i32 %empty_77, %update_idx_0" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:238]   --->   Operation 242 'add' 'update_offset' <Predicate = (tmp_19 & !and_ln206 & !and_ln210)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_val_1 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %update_offset, i32 3, i32 31)" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:239]   --->   Operation 243 'partselect' 'tmp_val_1' <Predicate = (tmp_19 & !and_ln206 & !and_ln210)> <Delay = 0.00>
ST_14 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln239 = zext i29 %tmp_val_1 to i64" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:239]   --->   Operation 244 'zext' 'zext_ln239' <Predicate = (tmp_19 & !and_ln206 & !and_ln210)> <Delay = 0.00>
ST_14 : Operation 245 [1/1] (0.00ns)   --->   "%rbegin21 = call i32 (...)* @_ssdm_op_SpecRegionBegin([42 x i8]* @tlp_KD_KD_ostream_MD_unsigned_AC_long_OD_KD_KD_write_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:239]   --->   Operation 245 'specregionbegin' 'rbegin21' <Predicate = (tmp_19 & !and_ln206 & !and_ln210)> <Delay = 0.00>
ST_14 : Operation 246 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:143->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:239]   --->   Operation 246 'specprotocol' <Predicate = (tmp_19 & !and_ln206 & !and_ln210)> <Delay = 0.00>
ST_14 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_8 = call i65 @_ssdm_op_BitConcatenate.i65.i1.i64(i1 false, i64 %zext_ln239)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:144->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:239]   --->   Operation 247 'bitconcatenate' 'tmp_8' <Predicate = (tmp_19 & !and_ln206 & !and_ln210)> <Delay = 0.00>
ST_14 : Operation 248 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i65P(i65* %updates_write_addr_q_fifo_V, i65 %tmp_8)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:144->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:239]   --->   Operation 248 'write' <Predicate = (tmp_19 & !and_ln206 & !and_ln210)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 0> <FIFO>
ST_14 : Operation 249 [1/1] (0.00ns)   --->   "%rend95 = call i32 (...)* @_ssdm_op_SpecRegionEnd([42 x i8]* @tlp_KD_KD_ostream_MD_unsigned_AC_long_OD_KD_KD_write_OC_region_str, i32 %rbegin21) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:240]   --->   Operation 249 'specregionend' 'rend95' <Predicate = (tmp_19 & !and_ln206 & !and_ln210)> <Delay = 0.00>
ST_14 : Operation 250 [1/1] (0.00ns)   --->   "%rbegin22 = call i32 (...)* @_ssdm_op_SpecRegionBegin([53 x i8]* @tlp_KD_KD_ostream_MD_tlp_KD_KD_vec_t_MD_Update_MC_AC_8ul_OD_AC_OD_KD_KD_write_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:240]   --->   Operation 250 'specregionbegin' 'rbegin22' <Predicate = (tmp_19 & !and_ln206 & !and_ln210)> <Delay = 0.00>
ST_14 : Operation 251 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:143->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:240]   --->   Operation 251 'specprotocol' <Predicate = (tmp_19 & !and_ln206 & !and_ln210)> <Delay = 0.00>
ST_14 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_9_2 = call i513 @_ssdm_op_BitConcatenate.i513.i1.i512(i1 false, i512 %tmp_val_data_V_1)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:144->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:240]   --->   Operation 252 'bitconcatenate' 'tmp_9_2' <Predicate = (tmp_19 & !and_ln206 & !and_ln210)> <Delay = 0.00>
ST_14 : Operation 253 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i513P(i513* %updates_write_data_q_fifo_V, i513 %tmp_9_2)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:144->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:240]   --->   Operation 253 'write' <Predicate = (tmp_19 & !and_ln206 & !and_ln210)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 0> <FIFO>
ST_14 : Operation 254 [1/1] (0.00ns)   --->   "%rend99 = call i32 (...)* @_ssdm_op_SpecRegionEnd([53 x i8]* @tlp_KD_KD_ostream_MD_tlp_KD_KD_vec_t_MD_Update_MC_AC_8ul_OD_AC_OD_KD_KD_write_OC_region_str, i32 %rbegin22) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:240]   --->   Operation 254 'specregionend' 'rend99' <Predicate = (tmp_19 & !and_ln206 & !and_ln210)> <Delay = 0.00>

State 15 <SV = 9> <Delay = 1.45>
ST_15 : Operation 255 [1/1] (0.67ns)   --->   "%icmp_ln243 = icmp eq i16 %last_last_pid, -1" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:243]   --->   Operation 255 'icmp' 'icmp_ln243' <Predicate = true> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 256 [1/1] (0.00ns)   --->   "br i1 %icmp_ln243, label %"tlp::istream<tlp::packet<unsigned short, tlp::vec_t<Update, 8ul> > >::open.region", label %6" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:243]   --->   Operation 256 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 257 [1/1] (0.66ns)   --->   "%add_ln13_1 = add i32 %update_idx_1, 7" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/page-rank.h:13->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:245]   --->   Operation 257 'add' 'add_ln13_1' <Predicate = (!icmp_ln243)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_14 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln13_1, i32 3, i32 31)" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/page-rank.h:13->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:245]   --->   Operation 258 'partselect' 'tmp_14' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_15 : Operation 259 [1/1] (0.00ns)   --->   "%and_ln = call i32 @_ssdm_op_BitConcatenate.i32.i29.i3(i29 %tmp_14, i3 0)" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/page-rank.h:13->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:245]   --->   Operation 259 'bitconcatenate' 'and_ln' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_15 : Operation 260 [1/1] (0.00ns)   --->   "%lshr_ln1 = call i13 @_ssdm_op_PartSelect.i13.i16.i32.i32(i16 %last_last_pid, i32 3, i32 15)" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:245]   --->   Operation 260 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_15 : Operation 261 [1/1] (0.00ns)   --->   "%zext_ln245 = zext i13 %lshr_ln1 to i64" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:245]   --->   Operation 261 'zext' 'zext_ln245' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_15 : Operation 262 [1/1] (0.00ns)   --->   "%p_addr_3 = getelementptr inbounds [256 x i32]* %empty_69, i64 0, i64 %zext_ln245" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:245]   --->   Operation 262 'getelementptr' 'p_addr_3' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_15 : Operation 263 [1/1] (0.48ns)   --->   "store i32 %and_ln, i32* %p_addr_3, align 4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:245]   --->   Operation 263 'store' <Predicate = (!icmp_ln243)> <Delay = 0.48> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.48> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 264 [1/1] (0.00ns)   --->   "br label %"tlp::istream<tlp::packet<unsigned short, tlp::vec_t<Update, 8ul> > >::open.region"" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:246]   --->   Operation 264 'br' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_15 : Operation 265 [1/1] (0.00ns)   --->   "%rbegin15 = call i32 (...)* @_ssdm_op_SpecRegionBegin([82 x i8]* @tlp_KD_KD_istream_MD_tlp_KD_KD_packet_MD_unsigned_AC_short_MC_AC_tlp_KD_KD_vec_t_MD_Update_MC_AC_8ul_OD_AC_OD_AC_OD_KD_KD_open_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:247]   --->   Operation 265 'specregionbegin' 'rbegin15' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 266 [1/1] (1.45ns)   --->   "%tmp_10_0 = call i529 @_ssdm_op_Read.ap_fifo.volatile.i529P(i529* %update_in_q_fifo_V)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:119->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:247]   --->   Operation 266 'read' 'tmp_10_0' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 0> <FIFO>

State 16 <SV = 10> <Delay = 0.60>
ST_16 : Operation 267 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:118->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:247]   --->   Operation 267 'speclatency' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 268 [1/1] (0.00ns)   --->   "%rend60 = call i32 (...)* @_ssdm_op_SpecRegionEnd([82 x i8]* @tlp_KD_KD_istream_MD_tlp_KD_KD_packet_MD_unsigned_AC_short_MC_AC_tlp_KD_KD_vec_t_MD_Update_MC_AC_8ul_OD_AC_OD_AC_OD_KD_KD_open_OC_region_str, i32 %rbegin15) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:249]   --->   Operation 268 'specregionend' 'rend60' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 269 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:249]   --->   Operation 269 'wait' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 270 [1/1] (0.60ns)   --->   "br label %7" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:252]   --->   Operation 270 'br' <Predicate = true> <Delay = 0.60>

State 17 <SV = 11> <Delay = 0.76>
ST_17 : Operation 271 [1/1] (0.00ns)   --->   "%i_3 = phi i13 [ 0, %"tlp::istream<tlp::packet<unsigned short, tlp::vec_t<Update, 8ul> > >::open.region" ], [ %i_2, %send_num_updates_begin ]"   --->   Operation 271 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 272 [1/1] (0.00ns)   --->   "%empty_79 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 8191, i64 0)"   --->   Operation 272 'speclooptripcount' 'empty_79' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 273 [1/1] (0.64ns)   --->   "%icmp_ln252 = icmp eq i13 %i_3, %tmp_7" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:252]   --->   Operation 273 'icmp' 'icmp_ln252' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 274 [1/1] (0.54ns)   --->   "%i_2 = add i13 %i_3, 1" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:252]   --->   Operation 274 'add' 'i_2' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 275 [1/1] (0.00ns)   --->   "br i1 %icmp_ln252, label %update_phases_end.loopexit10, label %send_num_updates_begin" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:252]   --->   Operation 275 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln256 = zext i13 %i_3 to i64" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:256]   --->   Operation 276 'zext' 'zext_ln256' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_17 : Operation 277 [1/1] (0.00ns)   --->   "%p_addr_5 = getelementptr inbounds [256 x i32]* %empty_69, i64 0, i64 %zext_ln256" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:256]   --->   Operation 277 'getelementptr' 'p_addr_5' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_17 : Operation 278 [2/2] (0.48ns)   --->   "%tmp_val_payload = load i32* %p_addr_5, align 4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:256]   --->   Operation 278 'load' 'tmp_val_payload' <Predicate = (!icmp_ln252)> <Delay = 0.48> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.48> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 279 [1/1] (0.48ns)   --->   "store i32 0, i32* %p_addr_5, align 4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:257]   --->   Operation 279 'store' <Predicate = (!icmp_ln252)> <Delay = 0.48> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.48> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 18 <SV = 12> <Delay = 1.94>
ST_18 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln252 = zext i13 %i_3 to i16" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:252]   --->   Operation 280 'zext' 'zext_ln252' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_18 : Operation 281 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str14) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:252]   --->   Operation 281 'specloopname' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_18 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_15 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str14)" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:252]   --->   Operation 282 'specregionbegin' 'tmp_15' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_18 : Operation 283 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:253]   --->   Operation 283 'specpipeline' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_18 : Operation 284 [1/2] (0.48ns)   --->   "%tmp_val_payload = load i32* %p_addr_5, align 4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:256]   --->   Operation 284 'load' 'tmp_val_payload' <Predicate = (!icmp_ln252)> <Delay = 0.48> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.48> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 285 [1/1] (0.00ns)   --->   "%rbegin19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([71 x i8]* @tlp_KD_KD_ostream_MD_tlp_KD_KD_packet_MD_unsigned_AC_short_MC_AC_unsigned_AC_int_OD_AC_OD_KD_KD_write_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:256]   --->   Operation 285 'specregionbegin' 'rbegin19' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_18 : Operation 286 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:143->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:256]   --->   Operation 286 'specprotocol' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_18 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_11_2 = call i49 @_ssdm_op_BitConcatenate.i49.i1.i32.i16(i1 false, i32 %tmp_val_payload, i16 %zext_ln252)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:144->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:256]   --->   Operation 287 'bitconcatenate' 'tmp_11_2' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_18 : Operation 288 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i49P(i49* %num_updates_out_q_fifo_V, i49 %tmp_11_2)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:144->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:256]   --->   Operation 288 'write' <Predicate = (!icmp_ln252)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 0> <FIFO>
ST_18 : Operation 289 [1/1] (0.00ns)   --->   "%rend103 = call i32 (...)* @_ssdm_op_SpecRegionEnd([71 x i8]* @tlp_KD_KD_ostream_MD_tlp_KD_KD_packet_MD_unsigned_AC_short_MC_AC_unsigned_AC_int_OD_AC_OD_KD_KD_write_OC_region_str, i32 %rbegin19) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:257]   --->   Operation 289 'specregionend' 'rend103' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_18 : Operation 290 [1/1] (0.00ns)   --->   "%empty_80 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str14, i32 %tmp_15)" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:258]   --->   Operation 290 'specregionend' 'empty_80' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_18 : Operation 291 [1/1] (0.00ns)   --->   "br label %7" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:252]   --->   Operation 291 'br' <Predicate = (!icmp_ln252)> <Delay = 0.00>

State 19 <SV = 12> <Delay = 0.00>
ST_19 : Operation 292 [1/1] (0.00ns)   --->   "br label %update_phases_end"   --->   Operation 292 'br' <Predicate = (tmp_18 & !phase)> <Delay = 0.00>
ST_19 : Operation 293 [1/1] (0.00ns)   --->   "%empty_84 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_6)" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:293]   --->   Operation 293 'specregionend' 'empty_84' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 294 [1/1] (0.00ns)   --->   "br label %"tlp::istream<bool>::eos.region_begin"" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:293]   --->   Operation 294 'br' <Predicate = true> <Delay = 0.00>

State 20 <SV = 8> <Delay = 1.70>
ST_20 : Operation 295 [1/1] (0.00ns)   --->   "%rbegin10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([33 x i8]* @tlp_KD_KD_istream_MD_bool_OD_KD_KD_empty_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:262]   --->   Operation 295 'specregionbegin' 'rbegin10' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 296 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:21->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:262]   --->   Operation 296 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 297 [1/1] (0.00ns)   --->   "%tmp_3 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i2P(i2* %update_phase_q_fifo_V, i32 1)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:22->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:262]   --->   Operation 297 'nbreadreq' 'tmp_3' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 0> <FIFO>
ST_20 : Operation 298 [1/1] (0.00ns)   --->   "%rend75 = call i32 (...)* @_ssdm_op_SpecRegionEnd([33 x i8]* @tlp_KD_KD_istream_MD_bool_OD_KD_KD_empty_OC_region_str, i32 %rbegin10) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:262]   --->   Operation 298 'specregionend' 'rend75' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 299 [1/1] (0.00ns)   --->   "br i1 %tmp_3, label %update_phases_end.loopexit, label %recv_update_reqs_begin" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:262]   --->   Operation 299 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 300 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str18) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:262]   --->   Operation 300 'specloopname' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_20 : Operation 301 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str18)" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:262]   --->   Operation 301 'specregionbegin' 'tmp_s' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_20 : Operation 302 [1/1] (0.00ns)   --->   "%rbegin12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @tlp_KD_KD_istream_MD_UpdateReq_OD_KD_KD_try_read_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:263]   --->   Operation 302 'specregionbegin' 'rbegin12' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_20 : Operation 303 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:73->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:263]   --->   Operation 303 'specprotocol' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_20 : Operation 304 [1/1] (1.45ns)   --->   "%update_req_q_fifo_V_read = call { i1, i50 } @_ssdm_op_NbRead.ap_fifo.volatile.i50P(i50* %update_req_q_fifo_V)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:263]   --->   Operation 304 'nbread' 'update_req_q_fifo_V_read' <Predicate = (!tmp_3)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 0> <FIFO>
ST_20 : Operation 305 [1/1] (0.00ns)   --->   "%empty_n = extractvalue { i1, i50 } %update_req_q_fifo_V_read, 0" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:263]   --->   Operation 305 'extractvalue' 'empty_n' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_20 : Operation 306 [1/1] (0.00ns)   --->   "%tmp_12 = extractvalue { i1, i50 } %update_req_q_fifo_V_read, 1" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:263]   --->   Operation 306 'extractvalue' 'tmp_12' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_20 : Operation 307 [1/1] (0.00ns)   --->   "%elem_val_num_updates = call i32 @_ssdm_op_PartSelect.i32.i50.i32.i32(i50 %tmp_12, i32 17, i32 48)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:263]   --->   Operation 307 'partselect' 'elem_val_num_updates' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_20 : Operation 308 [1/1] (0.00ns)   --->   "%rend106_c = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @tlp_KD_KD_istream_MD_UpdateReq_OD_KD_KD_try_read_OC_region_str, i32 %rbegin12) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:263]   --->   Operation 308 'specregionend' 'rend106_c' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_20 : Operation 309 [1/1] (0.00ns)   --->   "br i1 %empty_n, label %.critedge127, label %recv_update_reqs_end" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:263]   --->   Operation 309 'br' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_20 : Operation 310 [1/1] (0.00ns)   --->   "%lshr_ln = call i13 @_ssdm_op_PartSelect.i13.i50.i32.i32(i50 %tmp_12, i32 4, i32 16)" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:273]   --->   Operation 310 'partselect' 'lshr_ln' <Predicate = (!tmp_3 & empty_n)> <Delay = 0.00>
ST_20 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln273 = zext i13 %lshr_ln to i64" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:273]   --->   Operation 311 'zext' 'zext_ln273' <Predicate = (!tmp_3 & empty_n)> <Delay = 0.00>
ST_20 : Operation 312 [1/1] (0.00ns)   --->   "%p_addr_2 = getelementptr inbounds [256 x i32]* %empty_68, i64 0, i64 %zext_ln273" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:273]   --->   Operation 312 'getelementptr' 'p_addr_2' <Predicate = (!tmp_3 & empty_n)> <Delay = 0.00>
ST_20 : Operation 313 [1/1] (0.60ns)   --->   "br label %8" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:271]   --->   Operation 313 'br' <Predicate = (!tmp_3 & empty_n)> <Delay = 0.60>
ST_20 : Operation 314 [1/1] (0.00ns)   --->   "br label %update_phases_end"   --->   Operation 314 'br' <Predicate = (tmp_3)> <Delay = 0.00>

State 21 <SV = 9> <Delay = 2.03>
ST_21 : Operation 315 [1/1] (0.00ns)   --->   "%valid_0 = phi i1 [ false, %.critedge127 ], [ %valid_3, %update_reads_end ]" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:282]   --->   Operation 315 'phi' 'valid_0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 316 [1/1] (0.00ns)   --->   "%i_rd_0 = phi i32 [ 0, %.critedge127 ], [ %i_rd_2, %update_reads_end ]" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:282]   --->   Operation 316 'phi' 'i_rd_0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 317 [1/1] (0.85ns)   --->   "%icmp_ln271 = icmp ult i32 %i_rd_0, %elem_val_num_updates" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:271]   --->   Operation 317 'icmp' 'icmp_ln271' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 318 [5/5] (0.48ns)   --->   "%empty_81 = load i32* %p_addr_2, align 4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:273]   --->   Operation 318 'load' 'empty_81' <Predicate = (icmp_ln271)> <Delay = 0.48> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.48> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_21 : Operation 319 [1/1] (0.60ns)   --->   "br i1 %valid_0, label %"tlp::ostream<tlp::vec_t<Update, 8ul> >::try_write.region", label %"tlp::istream<tlp::vec_t<Update, 8ul> >::try_read.region"" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:281]   --->   Operation 319 'br' <Predicate = (icmp_ln271)> <Delay = 0.60>
ST_21 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_val_data_V_load = load i512* %tmp_val_data_V" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:281]   --->   Operation 320 'load' 'tmp_val_data_V_load' <Predicate = (icmp_ln271 & !valid_0)> <Delay = 0.00>
ST_21 : Operation 321 [1/1] (0.00ns)   --->   "%rbegin18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([56 x i8]* @tlp_KD_KD_istream_MD_tlp_KD_KD_vec_t_MD_Update_MC_AC_8ul_OD_AC_OD_KD_KD_try_read_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:281]   --->   Operation 321 'specregionbegin' 'rbegin18' <Predicate = (icmp_ln271 & !valid_0)> <Delay = 0.00>
ST_21 : Operation 322 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:73->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:281]   --->   Operation 322 'specprotocol' <Predicate = (icmp_ln271 & !valid_0)> <Delay = 0.00>
ST_21 : Operation 323 [1/1] (1.45ns)   --->   "%updates_read_data_q_fifo_V_read = call { i1, i513 } @_ssdm_op_NbRead.ap_fifo.volatile.i513P(i513* %updates_read_data_q_fifo_V)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:281]   --->   Operation 323 'nbread' 'updates_read_data_q_fifo_V_read' <Predicate = (icmp_ln271 & !valid_0)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 0> <FIFO>
ST_21 : Operation 324 [1/1] (0.00ns)   --->   "%empty_n_2 = extractvalue { i1, i513 } %updates_read_data_q_fifo_V_read, 0" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:281]   --->   Operation 324 'extractvalue' 'empty_n_2' <Predicate = (icmp_ln271 & !valid_0)> <Delay = 0.00>
ST_21 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node select_ln75)   --->   "%tmp_14_2 = extractvalue { i1, i513 } %updates_read_data_q_fifo_V_read, 1" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:281]   --->   Operation 325 'extractvalue' 'tmp_14_2' <Predicate = (icmp_ln271 & !valid_0)> <Delay = 0.00>
ST_21 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node select_ln75)   --->   "%update_v_data_V = trunc i513 %tmp_14_2 to i512" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp.h:82->/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:11->/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:281]   --->   Operation 326 'trunc' 'update_v_data_V' <Predicate = (icmp_ln271 & !valid_0)> <Delay = 0.00>
ST_21 : Operation 327 [1/1] (0.57ns) (out node of the LUT)   --->   "%select_ln75 = select i1 %empty_n_2, i512 %update_v_data_V, i512 %tmp_val_data_V_load" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:281]   --->   Operation 327 'select' 'select_ln75' <Predicate = (icmp_ln271 & !valid_0)> <Delay = 0.57> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 328 [1/1] (0.00ns)   --->   "%rend117 = call i32 (...)* @_ssdm_op_SpecRegionEnd([56 x i8]* @tlp_KD_KD_istream_MD_tlp_KD_KD_vec_t_MD_Update_MC_AC_8ul_OD_AC_OD_KD_KD_try_read_OC_region_str, i32 %rbegin18) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:281]   --->   Operation 328 'specregionend' 'rend117' <Predicate = (icmp_ln271 & !valid_0)> <Delay = 0.00>
ST_21 : Operation 329 [1/1] (0.00ns)   --->   "store i512 %select_ln75, i512* %tmp_val_data_V" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:281]   --->   Operation 329 'store' <Predicate = (icmp_ln271 & !valid_0)> <Delay = 0.00>

State 22 <SV = 10> <Delay = 3.14>
ST_22 : Operation 330 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str20)" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:271]   --->   Operation 330 'specregionbegin' 'tmp_2' <Predicate = (icmp_ln271)> <Delay = 0.00>
ST_22 : Operation 331 [4/5] (0.48ns)   --->   "%empty_81 = load i32* %p_addr_2, align 4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:273]   --->   Operation 331 'load' 'empty_81' <Predicate = (icmp_ln271)> <Delay = 0.48> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.48> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_22 : Operation 332 [1/1] (0.60ns)   --->   "br i1 %empty_n_2, label %"tlp::ostream<tlp::vec_t<Update, 8ul> >::try_write.region", label %update_reads_end" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:281]   --->   Operation 332 'br' <Predicate = (icmp_ln271 & !valid_0)> <Delay = 0.60>
ST_22 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node and_ln282)   --->   "%valid_1 = phi i1 [ %valid_0, %._crit_edge22 ], [ %empty_n_2, %"tlp::istream<tlp::vec_t<Update, 8ul> >::try_read.region" ]"   --->   Operation 333 'phi' 'valid_1' <Predicate = (icmp_ln271 & empty_n_2) | (icmp_ln271 & valid_0)> <Delay = 0.00>
ST_22 : Operation 334 [1/1] (0.00ns)   --->   "%tmp_val_data_V_2 = load i512* %tmp_val_data_V"   --->   Operation 334 'load' 'tmp_val_data_V_2' <Predicate = (icmp_ln271 & empty_n_2) | (icmp_ln271 & valid_0)> <Delay = 0.00>
ST_22 : Operation 335 [1/1] (0.00ns)   --->   "%rbegin20 = call i32 (...)* @_ssdm_op_SpecRegionBegin([57 x i8]* @tlp_KD_KD_ostream_MD_tlp_KD_KD_vec_t_MD_Update_MC_AC_8ul_OD_AC_OD_KD_KD_try_write_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:282]   --->   Operation 335 'specregionbegin' 'rbegin20' <Predicate = (icmp_ln271 & empty_n_2) | (icmp_ln271 & valid_0)> <Delay = 0.00>
ST_22 : Operation 336 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:137->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:282]   --->   Operation 336 'specprotocol' <Predicate = (icmp_ln271 & empty_n_2) | (icmp_ln271 & valid_0)> <Delay = 0.00>
ST_22 : Operation 337 [1/1] (0.00ns)   --->   "%tmp_15_2 = call i513 @_ssdm_op_BitConcatenate.i513.i1.i512(i1 false, i512 %tmp_val_data_V_2)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:138->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:282]   --->   Operation 337 'bitconcatenate' 'tmp_15_2' <Predicate = (icmp_ln271 & empty_n_2) | (icmp_ln271 & valid_0)> <Delay = 0.00>
ST_22 : Operation 338 [1/1] (1.45ns)   --->   "%full_n_1 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i513P(i513* %update_out_q_fifo_V, i513 %tmp_15_2)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:138->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:282]   --->   Operation 338 'nbwrite' 'full_n_1' <Predicate = (icmp_ln271 & empty_n_2) | (icmp_ln271 & valid_0)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 0> <FIFO>
ST_22 : Operation 339 [1/1] (0.00ns)   --->   "%rend122 = call i32 (...)* @_ssdm_op_SpecRegionEnd([57 x i8]* @tlp_KD_KD_ostream_MD_tlp_KD_KD_vec_t_MD_Update_MC_AC_8ul_OD_AC_OD_KD_KD_try_write_OC_region_str, i32 %rbegin20) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:282]   --->   Operation 339 'specregionend' 'rend122' <Predicate = (icmp_ln271 & empty_n_2) | (icmp_ln271 & valid_0)> <Delay = 0.00>
ST_22 : Operation 340 [1/1] (0.66ns)   --->   "%i_rd = add i32 %i_rd_0, 8" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:284]   --->   Operation 340 'add' 'i_rd' <Predicate = (icmp_ln271 & empty_n_2) | (icmp_ln271 & valid_0)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node and_ln282)   --->   "%xor_ln282 = xor i1 %full_n_1, true" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:282]   --->   Operation 341 'xor' 'xor_ln282' <Predicate = (icmp_ln271 & empty_n_2) | (icmp_ln271 & valid_0)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 342 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln282 = and i1 %valid_1, %xor_ln282" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:282]   --->   Operation 342 'and' 'and_ln282' <Predicate = (icmp_ln271 & empty_n_2) | (icmp_ln271 & valid_0)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 343 [1/1] (0.22ns)   --->   "%select_ln282 = select i1 %full_n_1, i32 %i_rd, i32 %i_rd_0" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:282]   --->   Operation 343 'select' 'select_ln282' <Predicate = (icmp_ln271 & empty_n_2) | (icmp_ln271 & valid_0)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 344 [1/1] (0.60ns)   --->   "br label %update_reads_end" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:282]   --->   Operation 344 'br' <Predicate = (icmp_ln271 & empty_n_2) | (icmp_ln271 & valid_0)> <Delay = 0.60>
ST_22 : Operation 345 [1/1] (0.00ns)   --->   "%valid_3 = phi i1 [ %and_ln282, %"tlp::ostream<tlp::vec_t<Update, 8ul> >::try_write.region" ], [ %empty_n_2, %"tlp::istream<tlp::vec_t<Update, 8ul> >::try_read.region" ]"   --->   Operation 345 'phi' 'valid_3' <Predicate = (icmp_ln271)> <Delay = 0.00>
ST_22 : Operation 346 [1/1] (0.00ns)   --->   "%i_rd_2 = phi i32 [ %select_ln282, %"tlp::ostream<tlp::vec_t<Update, 8ul> >::try_write.region" ], [ %i_rd_0, %"tlp::istream<tlp::vec_t<Update, 8ul> >::try_read.region" ]" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:282]   --->   Operation 346 'phi' 'i_rd_2' <Predicate = (icmp_ln271)> <Delay = 0.00>
ST_22 : Operation 347 [1/1] (0.00ns)   --->   "%empty_82 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str20, i32 %tmp_2)" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:288]   --->   Operation 347 'specregionend' 'empty_82' <Predicate = (icmp_ln271)> <Delay = 0.00>
ST_22 : Operation 348 [1/1] (0.00ns)   --->   "br label %8" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:288]   --->   Operation 348 'br' <Predicate = (icmp_ln271)> <Delay = 0.00>

State 23 <SV = 11> <Delay = 0.48>
ST_23 : Operation 349 [3/5] (0.48ns)   --->   "%empty_81 = load i32* %p_addr_2, align 4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:273]   --->   Operation 349 'load' 'empty_81' <Predicate = (icmp_ln271)> <Delay = 0.48> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.48> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 24 <SV = 12> <Delay = 0.48>
ST_24 : Operation 350 [2/5] (0.48ns)   --->   "%empty_81 = load i32* %p_addr_2, align 4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:273]   --->   Operation 350 'load' 'empty_81' <Predicate = (icmp_ln271)> <Delay = 0.48> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.48> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 25 <SV = 13> <Delay = 3.44>
ST_25 : Operation 351 [1/1] (0.00ns)   --->   "%i_wr_0 = phi i32 [ 0, %.critedge127 ], [ %i_wr_1, %update_reads_end ]" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:275]   --->   Operation 351 'phi' 'i_wr_0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 352 [1/1] (0.00ns)   --->   "br i1 %icmp_ln271, label %update_reads_begin, label %"tlp::ostream<tlp::vec_t<Update, 8ul> >::close.region"" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:271]   --->   Operation 352 'br' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 353 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str20) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:271]   --->   Operation 353 'specloopname' <Predicate = (icmp_ln271)> <Delay = 0.00>
ST_25 : Operation 354 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:272]   --->   Operation 354 'specpipeline' <Predicate = (icmp_ln271)> <Delay = 0.00>
ST_25 : Operation 355 [1/5] (0.48ns)   --->   "%empty_81 = load i32* %p_addr_2, align 4" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:273]   --->   Operation 355 'load' 'empty_81' <Predicate = (icmp_ln271)> <Delay = 0.48> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.48> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_25 : Operation 356 [1/1] (0.66ns)   --->   "%read_addr = add i32 %empty_81, %i_wr_0" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:273]   --->   Operation 356 'add' 'read_addr' <Predicate = (icmp_ln271)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 357 [1/1] (0.85ns)   --->   "%icmp_ln274 = icmp ult i32 %i_wr_0, %elem_val_num_updates" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:274]   --->   Operation 357 'icmp' 'icmp_ln274' <Predicate = (icmp_ln271)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 358 [1/1] (0.60ns)   --->   "br i1 %icmp_ln274, label %"tlp::ostream<unsigned long>::try_write.region", label %._crit_edge22" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:274]   --->   Operation 358 'br' <Predicate = (icmp_ln271)> <Delay = 0.60>
ST_25 : Operation 359 [1/1] (0.00ns)   --->   "%tmp_val = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %read_addr, i32 3, i32 31)" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:275]   --->   Operation 359 'partselect' 'tmp_val' <Predicate = (icmp_ln271 & icmp_ln274)> <Delay = 0.00>
ST_25 : Operation 360 [1/1] (0.00ns)   --->   "%zext_ln275 = zext i29 %tmp_val to i64" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:275]   --->   Operation 360 'zext' 'zext_ln275' <Predicate = (icmp_ln271 & icmp_ln274)> <Delay = 0.00>
ST_25 : Operation 361 [1/1] (0.00ns)   --->   "%rbegin17 = call i32 (...)* @_ssdm_op_SpecRegionBegin([46 x i8]* @tlp_KD_KD_ostream_MD_unsigned_AC_long_OD_KD_KD_try_write_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:275]   --->   Operation 361 'specregionbegin' 'rbegin17' <Predicate = (icmp_ln271 & icmp_ln274)> <Delay = 0.00>
ST_25 : Operation 362 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:137->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:275]   --->   Operation 362 'specprotocol' <Predicate = (icmp_ln271 & icmp_ln274)> <Delay = 0.00>
ST_25 : Operation 363 [1/1] (0.00ns)   --->   "%tmp_13_2 = call i65 @_ssdm_op_BitConcatenate.i65.i1.i64(i1 false, i64 %zext_ln275)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:138->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:275]   --->   Operation 363 'bitconcatenate' 'tmp_13_2' <Predicate = (icmp_ln271 & icmp_ln274)> <Delay = 0.00>
ST_25 : Operation 364 [1/1] (1.45ns)   --->   "%full_n = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i65P(i65* %updates_read_addr_q_fifo_V, i65 %tmp_13_2)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:138->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:275]   --->   Operation 364 'nbwrite' 'full_n' <Predicate = (icmp_ln271 & icmp_ln274)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 0> <FIFO>
ST_25 : Operation 365 [1/1] (0.00ns)   --->   "%rend113 = call i32 (...)* @_ssdm_op_SpecRegionEnd([46 x i8]* @tlp_KD_KD_ostream_MD_unsigned_AC_long_OD_KD_KD_try_write_OC_region_str, i32 %rbegin17) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:275]   --->   Operation 365 'specregionend' 'rend113' <Predicate = (icmp_ln271 & icmp_ln274)> <Delay = 0.00>
ST_25 : Operation 366 [1/1] (0.66ns)   --->   "%i_wr = add i32 %i_wr_0, 8" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:278]   --->   Operation 366 'add' 'i_wr' <Predicate = (icmp_ln271 & icmp_ln274)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 367 [1/1] (0.22ns)   --->   "%select_ln275 = select i1 %full_n, i32 %i_wr, i32 %i_wr_0" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:275]   --->   Operation 367 'select' 'select_ln275' <Predicate = (icmp_ln271 & icmp_ln274)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 368 [1/1] (0.60ns)   --->   "br label %._crit_edge22" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:275]   --->   Operation 368 'br' <Predicate = (icmp_ln271 & icmp_ln274)> <Delay = 0.60>
ST_25 : Operation 369 [1/1] (0.00ns)   --->   "%i_wr_1 = phi i32 [ %i_wr_0, %update_reads_begin ], [ %select_ln275, %"tlp::ostream<unsigned long>::try_write.region" ]" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:275]   --->   Operation 369 'phi' 'i_wr_1' <Predicate = (icmp_ln271)> <Delay = 0.00>

State 26 <SV = 14> <Delay = 1.45>
ST_26 : Operation 370 [1/1] (0.00ns)   --->   "%rbegin14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([53 x i8]* @tlp_KD_KD_ostream_MD_tlp_KD_KD_vec_t_MD_Update_MC_AC_8ul_OD_AC_OD_KD_KD_close_OC_region_str) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:289]   --->   Operation 370 'specregionbegin' 'rbegin14' <Predicate = (empty_n)> <Delay = 0.00>
ST_26 : Operation 371 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:157->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:289]   --->   Operation 371 'specprotocol' <Predicate = (empty_n)> <Delay = 0.00>
ST_26 : Operation 372 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i513P(i513* %update_out_q_fifo_V, i513 -13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084096)" [/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:160->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:289]   --->   Operation 372 'write' <Predicate = (empty_n)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 0> <FIFO>
ST_26 : Operation 373 [1/1] (0.00ns)   --->   "%rend65 = call i32 (...)* @_ssdm_op_SpecRegionEnd([53 x i8]* @tlp_KD_KD_ostream_MD_tlp_KD_KD_vec_t_MD_Update_MC_AC_8ul_OD_AC_OD_KD_KD_close_OC_region_str, i32 %rbegin14) nounwind" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:290]   --->   Operation 373 'specregionend' 'rend65' <Predicate = (empty_n)> <Delay = 0.00>
ST_26 : Operation 374 [1/1] (0.00ns)   --->   "br label %recv_update_reqs_end" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:290]   --->   Operation 374 'br' <Predicate = (empty_n)> <Delay = 0.00>
ST_26 : Operation 375 [1/1] (0.00ns)   --->   "%empty_83 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str18, i32 %tmp_s)" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:291]   --->   Operation 375 'specregionend' 'empty_83' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 376 [1/1] (0.00ns)   --->   "br label %"tlp::istream<bool>::empty.region"" [/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:291]   --->   Operation 376 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 0.5ns.

 <State 1>: 1.46ns
The critical path consists of the following:
	fifo read on port 'update_config_q_fifo_V' (/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:119->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:163) [47]  (1.46 ns)

 <State 2>: 1.46ns
The critical path consists of the following:
	fifo read on port 'update_in_q_fifo_V' (/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:119->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:168) [56]  (1.46 ns)

 <State 3>: 1.46ns
The critical path consists of the following:
	fifo write on port 'update_out_q_fifo_V' (/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:160->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:172) [61]  (1.46 ns)

 <State 4>: 1.16ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:181) [70]  (0 ns)
	'getelementptr' operation ('p_addr', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:183) [80]  (0 ns)
	'store' operation ('store_ln183', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:183) of constant 0 on array 'empty_69', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:178 [81]  (1.16 ns)

 <State 5>: 0.603ns
The critical path consists of the following:
	'alloca' operation ('update_offset_idx') [85]  (0 ns)
	'store' operation ('store_ln189', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:189) of constant 0 on local variable 'update_offset_idx' [86]  (0.603 ns)

 <State 6>: 2.62ns
The critical path consists of the following:
	fifo read on port 'update_config_q_fifo_V' (/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:96->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:191) [114]  (1.46 ns)
	'store' operation ('store_ln191', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:191) of variable 'elem.val', /curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:96->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:191 on array 'empty_68', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:175 [120]  (1.16 ns)

 <State 7>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln191', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:191) of variable 'elem.val', /curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:96->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:191 on array 'empty_68', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:175 [120]  (1.16 ns)

 <State 8>: 1.46ns
The critical path consists of the following:
	fifo read on port 'update_config_q_fifo_V' (/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:119->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:194) [131]  (1.46 ns)

 <State 9>: 1.7ns
The critical path consists of the following:
	fifo read on port 'update_phase_q_fifo_V' (/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:81->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:198) [159]  (1.46 ns)
	blocking operation 0.244 ns on control path)

 <State 10>: 2.62ns
The critical path consists of the following:
	fifo read on port 'update_in_q_fifo_V' (/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:96->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:214) [201]  (1.46 ns)
	'getelementptr' operation ('p_addr_4', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:224) [213]  (0 ns)
	'load' operation ('update_idx', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:224) on array 'empty_69', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:178 [214]  (1.16 ns)

 <State 11>: 3.64ns
The critical path consists of the following:
	'load' operation ('update_idx', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:224) on array 'empty_69', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:178 [214]  (1.16 ns)
	multiplexor before 'phi' operation ('update_idx') with incoming values : ('update_idx', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:224) ('last_update_idx', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:236) [230]  (0.603 ns)
	'phi' operation ('update_idx') with incoming values : ('update_idx', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:224) ('last_update_idx', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:236) [230]  (0 ns)
	'add' operation ('last_update_idx', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:236) [231]  (0.669 ns)
	multiplexor before 'phi' operation ('last_update_idx') with incoming values : ('last_update_idx', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:236) [253]  (0.603 ns)
	'phi' operation ('last_update_idx') with incoming values : ('last_update_idx', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:236) [253]  (0 ns)
	multiplexor before 'phi' operation ('update_idx') with incoming values : ('last_update_idx', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:236) [259]  (0.603 ns)
	'phi' operation ('update_idx') with incoming values : ('last_update_idx', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:236) [259]  (0 ns)

 <State 12>: 0.488ns
The critical path consists of the following:
	'load' operation ('empty_77', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:238) on array 'empty_68', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:175 [235]  (0.488 ns)

 <State 13>: 0.488ns
The critical path consists of the following:
	'load' operation ('empty_77', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:238) on array 'empty_68', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:175 [235]  (0.488 ns)

 <State 14>: 2.62ns
The critical path consists of the following:
	'load' operation ('empty_77', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:238) on array 'empty_68', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:175 [235]  (0.488 ns)
	'add' operation ('update_offset', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:238) [236]  (0.669 ns)
	fifo write on port 'updates_write_addr_q_fifo_V' (/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:144->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:239) [242]  (1.46 ns)

 <State 15>: 1.46ns
The critical path consists of the following:
	fifo read on port 'update_in_q_fifo_V' (/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:119->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:247) [276]  (1.46 ns)

 <State 16>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:252) [281]  (0.603 ns)

 <State 17>: 0.762ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln252', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:252) [283]  (0.64 ns)
	blocking operation 0.122 ns on control path)

 <State 18>: 1.95ns
The critical path consists of the following:
	'load' operation ('tmp.val.payload', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:256) on array 'empty_69', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:178 [293]  (0.488 ns)
	fifo write on port 'num_updates_out_q_fifo_V' (/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:144->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:256) [297]  (1.46 ns)

 <State 19>: 0ns
The critical path consists of the following:

 <State 20>: 1.7ns
The critical path consists of the following:
	fifo read on port 'update_req_q_fifo_V' (/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:263) [317]  (1.46 ns)
	blocking operation 0.244 ns on control path)

 <State 21>: 2.04ns
The critical path consists of the following:
	fifo read on port 'updates_read_data_q_fifo_V' (/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:281) [360]  (1.46 ns)
	'select' operation ('select_ln75', /curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:75->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:281) [364]  (0.578 ns)

 <State 22>: 3.15ns
The critical path consists of the following:
	'load' operation ('tmp.val.data.V') on local variable 'tmp.val.data.V' [370]  (0 ns)
	fifo write on port 'update_out_q_fifo_V' (/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:138->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:282) [374]  (1.46 ns)
	'select' operation ('select_ln282', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:282) [379]  (0.227 ns)
	multiplexor before 'phi' operation ('i_rd_2', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:282) with incoming values : ('select_ln282', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:282) [383]  (0.603 ns)
	'phi' operation ('i_rd_2', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:282) with incoming values : ('select_ln282', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:282) [383]  (0 ns)
	'phi' operation ('i_rd_0', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:282) with incoming values : ('select_ln282', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:282) [330]  (0 ns)
	'icmp' operation ('icmp_ln271', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:271) [332]  (0.859 ns)

 <State 23>: 0.488ns
The critical path consists of the following:
	'load' operation ('empty_81', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:273) on array 'empty_68', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:175 [338]  (0.488 ns)

 <State 24>: 0.488ns
The critical path consists of the following:
	'load' operation ('empty_81', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:273) on array 'empty_68', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:175 [338]  (0.488 ns)

 <State 25>: 3.45ns
The critical path consists of the following:
	'load' operation ('empty_81', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:273) on array 'empty_68', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:175 [338]  (0.488 ns)
	'add' operation ('read_addr', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:273) [339]  (0.669 ns)
	fifo write on port 'updates_read_addr_q_fifo_V' (/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:138->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:275) [348]  (1.46 ns)
	'select' operation ('select_ln275', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:275) [351]  (0.227 ns)
	multiplexor before 'phi' operation ('i_wr_1', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:275) with incoming values : ('select_ln275', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:275) [354]  (0.603 ns)
	'phi' operation ('i_wr_1', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:275) with incoming values : ('select_ln275', /home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:275) [354]  (0 ns)

 <State 26>: 1.46ns
The critical path consists of the following:
	fifo write on port 'update_out_q_fifo_V' (/curr/einsx7/.local/lib/python3.6/site-packages/tlp/assets/cpp/tlp/stream.h:160->/home/einsx7/pr/application/U280_PageRank/tlp_src/tlpc_result/cpp/UpdateHandler.cpp:289) [389]  (1.46 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
