============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.12-s150_1
  Generated on:           Apr 26 2022  11:55:57 pm
  Module:                 ALU
  Operating conditions:   PVT_0P77V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) B[3]
          Clock: (R) clk
       Endpoint: (R) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      75            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      75            0     
                                              
             Setup:-      15                  
       Uncertainty:-       5                  
     Required Time:=      55                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      40                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_1_line_9_33_1 

#-----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  B[3]           -       -     R     (arrival)                    1  0.9     0     0      15    (-,-) 
  drc_bufs1341/Y -       A->Y  R     BUFx2_ASAP7_75t_SL           1  1.5     6     9      24    (-,-) 
  g1316__2802/Y  -       A->Y  R     XOR2xp5_ASAP7_75t_SL         1  0.9    15    13      37    (-,-) 
  g1313__5107/Y  -       D->Y  F     NOR4xp25_ASAP7_75t_SL        1  0.9    15     9      46    (-,-) 
  g1312__2398/Y  -       A->Y  R     NAND5xp2_ASAP7_75t_SL        1  0.9    18     9      54    (-,-) 
  Z_reg[0]/D     -       -     R     DFFHQNx1_ASAP7_75t_SRAM      1    -     -     0      54    (-,-) 
#-----------------------------------------------------------------------------------------------------

