
SEVEROV_with_discovery.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c2ec  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001e8  0800c480  0800c480  0001c480  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c668  0800c668  00020100  2**0
                  CONTENTS
  4 .ARM          00000008  0800c668  0800c668  0001c668  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c670  0800c670  00020100  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c670  0800c670  0001c670  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c674  0800c674  0001c674  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000100  20000000  0800c678  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020100  2**0
                  CONTENTS
 10 .bss          000009b4  20000100  20000100  00020100  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000ab4  20000ab4  00020100  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020100  2**0
                  CONTENTS, READONLY
 13 .debug_info   000212b5  00000000  00000000  00020130  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003dc3  00000000  00000000  000413e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001708  00000000  00000000  000451a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001580  00000000  00000000  000468b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00022471  00000000  00000000  00047e30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000201a6  00000000  00000000  0006a2a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c92a6  00000000  00000000  0008a447  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  001536ed  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006a10  00000000  00000000  00153740  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000100 	.word	0x20000100
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800c464 	.word	0x0800c464

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000104 	.word	0x20000104
 80001cc:	0800c464 	.word	0x0800c464

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_ldivmod>:
 8000c88:	b97b      	cbnz	r3, 8000caa <__aeabi_ldivmod+0x22>
 8000c8a:	b972      	cbnz	r2, 8000caa <__aeabi_ldivmod+0x22>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bfbe      	ittt	lt
 8000c90:	2000      	movlt	r0, #0
 8000c92:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000c96:	e006      	blt.n	8000ca6 <__aeabi_ldivmod+0x1e>
 8000c98:	bf08      	it	eq
 8000c9a:	2800      	cmpeq	r0, #0
 8000c9c:	bf1c      	itt	ne
 8000c9e:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000ca2:	f04f 30ff 	movne.w	r0, #4294967295
 8000ca6:	f000 b9d7 	b.w	8001058 <__aeabi_idiv0>
 8000caa:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cae:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb2:	2900      	cmp	r1, #0
 8000cb4:	db09      	blt.n	8000cca <__aeabi_ldivmod+0x42>
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	db1a      	blt.n	8000cf0 <__aeabi_ldivmod+0x68>
 8000cba:	f000 f86b 	bl	8000d94 <__udivmoddi4>
 8000cbe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc6:	b004      	add	sp, #16
 8000cc8:	4770      	bx	lr
 8000cca:	4240      	negs	r0, r0
 8000ccc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	db1b      	blt.n	8000d0c <__aeabi_ldivmod+0x84>
 8000cd4:	f000 f85e 	bl	8000d94 <__udivmoddi4>
 8000cd8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cdc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce0:	b004      	add	sp, #16
 8000ce2:	4240      	negs	r0, r0
 8000ce4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce8:	4252      	negs	r2, r2
 8000cea:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cee:	4770      	bx	lr
 8000cf0:	4252      	negs	r2, r2
 8000cf2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cf6:	f000 f84d 	bl	8000d94 <__udivmoddi4>
 8000cfa:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cfe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d02:	b004      	add	sp, #16
 8000d04:	4240      	negs	r0, r0
 8000d06:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d0a:	4770      	bx	lr
 8000d0c:	4252      	negs	r2, r2
 8000d0e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d12:	f000 f83f 	bl	8000d94 <__udivmoddi4>
 8000d16:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d1a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d1e:	b004      	add	sp, #16
 8000d20:	4252      	negs	r2, r2
 8000d22:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d26:	4770      	bx	lr

08000d28 <__aeabi_d2lz>:
 8000d28:	b538      	push	{r3, r4, r5, lr}
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	4604      	mov	r4, r0
 8000d30:	460d      	mov	r5, r1
 8000d32:	f7ff fed3 	bl	8000adc <__aeabi_dcmplt>
 8000d36:	b928      	cbnz	r0, 8000d44 <__aeabi_d2lz+0x1c>
 8000d38:	4620      	mov	r0, r4
 8000d3a:	4629      	mov	r1, r5
 8000d3c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d40:	f000 b80a 	b.w	8000d58 <__aeabi_d2ulz>
 8000d44:	4620      	mov	r0, r4
 8000d46:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d4a:	f000 f805 	bl	8000d58 <__aeabi_d2ulz>
 8000d4e:	4240      	negs	r0, r0
 8000d50:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d54:	bd38      	pop	{r3, r4, r5, pc}
 8000d56:	bf00      	nop

08000d58 <__aeabi_d2ulz>:
 8000d58:	b5d0      	push	{r4, r6, r7, lr}
 8000d5a:	4b0c      	ldr	r3, [pc, #48]	; (8000d8c <__aeabi_d2ulz+0x34>)
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	4606      	mov	r6, r0
 8000d60:	460f      	mov	r7, r1
 8000d62:	f7ff fc49 	bl	80005f8 <__aeabi_dmul>
 8000d66:	f7ff ff1f 	bl	8000ba8 <__aeabi_d2uiz>
 8000d6a:	4604      	mov	r4, r0
 8000d6c:	f7ff fbca 	bl	8000504 <__aeabi_ui2d>
 8000d70:	4b07      	ldr	r3, [pc, #28]	; (8000d90 <__aeabi_d2ulz+0x38>)
 8000d72:	2200      	movs	r2, #0
 8000d74:	f7ff fc40 	bl	80005f8 <__aeabi_dmul>
 8000d78:	4602      	mov	r2, r0
 8000d7a:	460b      	mov	r3, r1
 8000d7c:	4630      	mov	r0, r6
 8000d7e:	4639      	mov	r1, r7
 8000d80:	f7ff fa82 	bl	8000288 <__aeabi_dsub>
 8000d84:	f7ff ff10 	bl	8000ba8 <__aeabi_d2uiz>
 8000d88:	4621      	mov	r1, r4
 8000d8a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d8c:	3df00000 	.word	0x3df00000
 8000d90:	41f00000 	.word	0x41f00000

08000d94 <__udivmoddi4>:
 8000d94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d98:	9d08      	ldr	r5, [sp, #32]
 8000d9a:	4604      	mov	r4, r0
 8000d9c:	468c      	mov	ip, r1
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	f040 8083 	bne.w	8000eaa <__udivmoddi4+0x116>
 8000da4:	428a      	cmp	r2, r1
 8000da6:	4617      	mov	r7, r2
 8000da8:	d947      	bls.n	8000e3a <__udivmoddi4+0xa6>
 8000daa:	fab2 f282 	clz	r2, r2
 8000dae:	b142      	cbz	r2, 8000dc2 <__udivmoddi4+0x2e>
 8000db0:	f1c2 0020 	rsb	r0, r2, #32
 8000db4:	fa24 f000 	lsr.w	r0, r4, r0
 8000db8:	4091      	lsls	r1, r2
 8000dba:	4097      	lsls	r7, r2
 8000dbc:	ea40 0c01 	orr.w	ip, r0, r1
 8000dc0:	4094      	lsls	r4, r2
 8000dc2:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000dc6:	0c23      	lsrs	r3, r4, #16
 8000dc8:	fbbc f6f8 	udiv	r6, ip, r8
 8000dcc:	fa1f fe87 	uxth.w	lr, r7
 8000dd0:	fb08 c116 	mls	r1, r8, r6, ip
 8000dd4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dd8:	fb06 f10e 	mul.w	r1, r6, lr
 8000ddc:	4299      	cmp	r1, r3
 8000dde:	d909      	bls.n	8000df4 <__udivmoddi4+0x60>
 8000de0:	18fb      	adds	r3, r7, r3
 8000de2:	f106 30ff 	add.w	r0, r6, #4294967295
 8000de6:	f080 8119 	bcs.w	800101c <__udivmoddi4+0x288>
 8000dea:	4299      	cmp	r1, r3
 8000dec:	f240 8116 	bls.w	800101c <__udivmoddi4+0x288>
 8000df0:	3e02      	subs	r6, #2
 8000df2:	443b      	add	r3, r7
 8000df4:	1a5b      	subs	r3, r3, r1
 8000df6:	b2a4      	uxth	r4, r4
 8000df8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dfc:	fb08 3310 	mls	r3, r8, r0, r3
 8000e00:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e04:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e08:	45a6      	cmp	lr, r4
 8000e0a:	d909      	bls.n	8000e20 <__udivmoddi4+0x8c>
 8000e0c:	193c      	adds	r4, r7, r4
 8000e0e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e12:	f080 8105 	bcs.w	8001020 <__udivmoddi4+0x28c>
 8000e16:	45a6      	cmp	lr, r4
 8000e18:	f240 8102 	bls.w	8001020 <__udivmoddi4+0x28c>
 8000e1c:	3802      	subs	r0, #2
 8000e1e:	443c      	add	r4, r7
 8000e20:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e24:	eba4 040e 	sub.w	r4, r4, lr
 8000e28:	2600      	movs	r6, #0
 8000e2a:	b11d      	cbz	r5, 8000e34 <__udivmoddi4+0xa0>
 8000e2c:	40d4      	lsrs	r4, r2
 8000e2e:	2300      	movs	r3, #0
 8000e30:	e9c5 4300 	strd	r4, r3, [r5]
 8000e34:	4631      	mov	r1, r6
 8000e36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e3a:	b902      	cbnz	r2, 8000e3e <__udivmoddi4+0xaa>
 8000e3c:	deff      	udf	#255	; 0xff
 8000e3e:	fab2 f282 	clz	r2, r2
 8000e42:	2a00      	cmp	r2, #0
 8000e44:	d150      	bne.n	8000ee8 <__udivmoddi4+0x154>
 8000e46:	1bcb      	subs	r3, r1, r7
 8000e48:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e4c:	fa1f f887 	uxth.w	r8, r7
 8000e50:	2601      	movs	r6, #1
 8000e52:	fbb3 fcfe 	udiv	ip, r3, lr
 8000e56:	0c21      	lsrs	r1, r4, #16
 8000e58:	fb0e 331c 	mls	r3, lr, ip, r3
 8000e5c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e60:	fb08 f30c 	mul.w	r3, r8, ip
 8000e64:	428b      	cmp	r3, r1
 8000e66:	d907      	bls.n	8000e78 <__udivmoddi4+0xe4>
 8000e68:	1879      	adds	r1, r7, r1
 8000e6a:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e6e:	d202      	bcs.n	8000e76 <__udivmoddi4+0xe2>
 8000e70:	428b      	cmp	r3, r1
 8000e72:	f200 80e9 	bhi.w	8001048 <__udivmoddi4+0x2b4>
 8000e76:	4684      	mov	ip, r0
 8000e78:	1ac9      	subs	r1, r1, r3
 8000e7a:	b2a3      	uxth	r3, r4
 8000e7c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e80:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e84:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000e88:	fb08 f800 	mul.w	r8, r8, r0
 8000e8c:	45a0      	cmp	r8, r4
 8000e8e:	d907      	bls.n	8000ea0 <__udivmoddi4+0x10c>
 8000e90:	193c      	adds	r4, r7, r4
 8000e92:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e96:	d202      	bcs.n	8000e9e <__udivmoddi4+0x10a>
 8000e98:	45a0      	cmp	r8, r4
 8000e9a:	f200 80d9 	bhi.w	8001050 <__udivmoddi4+0x2bc>
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	eba4 0408 	sub.w	r4, r4, r8
 8000ea4:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000ea8:	e7bf      	b.n	8000e2a <__udivmoddi4+0x96>
 8000eaa:	428b      	cmp	r3, r1
 8000eac:	d909      	bls.n	8000ec2 <__udivmoddi4+0x12e>
 8000eae:	2d00      	cmp	r5, #0
 8000eb0:	f000 80b1 	beq.w	8001016 <__udivmoddi4+0x282>
 8000eb4:	2600      	movs	r6, #0
 8000eb6:	e9c5 0100 	strd	r0, r1, [r5]
 8000eba:	4630      	mov	r0, r6
 8000ebc:	4631      	mov	r1, r6
 8000ebe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ec2:	fab3 f683 	clz	r6, r3
 8000ec6:	2e00      	cmp	r6, #0
 8000ec8:	d14a      	bne.n	8000f60 <__udivmoddi4+0x1cc>
 8000eca:	428b      	cmp	r3, r1
 8000ecc:	d302      	bcc.n	8000ed4 <__udivmoddi4+0x140>
 8000ece:	4282      	cmp	r2, r0
 8000ed0:	f200 80b8 	bhi.w	8001044 <__udivmoddi4+0x2b0>
 8000ed4:	1a84      	subs	r4, r0, r2
 8000ed6:	eb61 0103 	sbc.w	r1, r1, r3
 8000eda:	2001      	movs	r0, #1
 8000edc:	468c      	mov	ip, r1
 8000ede:	2d00      	cmp	r5, #0
 8000ee0:	d0a8      	beq.n	8000e34 <__udivmoddi4+0xa0>
 8000ee2:	e9c5 4c00 	strd	r4, ip, [r5]
 8000ee6:	e7a5      	b.n	8000e34 <__udivmoddi4+0xa0>
 8000ee8:	f1c2 0320 	rsb	r3, r2, #32
 8000eec:	fa20 f603 	lsr.w	r6, r0, r3
 8000ef0:	4097      	lsls	r7, r2
 8000ef2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ef6:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000efa:	40d9      	lsrs	r1, r3
 8000efc:	4330      	orrs	r0, r6
 8000efe:	0c03      	lsrs	r3, r0, #16
 8000f00:	fbb1 f6fe 	udiv	r6, r1, lr
 8000f04:	fa1f f887 	uxth.w	r8, r7
 8000f08:	fb0e 1116 	mls	r1, lr, r6, r1
 8000f0c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f10:	fb06 f108 	mul.w	r1, r6, r8
 8000f14:	4299      	cmp	r1, r3
 8000f16:	fa04 f402 	lsl.w	r4, r4, r2
 8000f1a:	d909      	bls.n	8000f30 <__udivmoddi4+0x19c>
 8000f1c:	18fb      	adds	r3, r7, r3
 8000f1e:	f106 3cff 	add.w	ip, r6, #4294967295
 8000f22:	f080 808d 	bcs.w	8001040 <__udivmoddi4+0x2ac>
 8000f26:	4299      	cmp	r1, r3
 8000f28:	f240 808a 	bls.w	8001040 <__udivmoddi4+0x2ac>
 8000f2c:	3e02      	subs	r6, #2
 8000f2e:	443b      	add	r3, r7
 8000f30:	1a5b      	subs	r3, r3, r1
 8000f32:	b281      	uxth	r1, r0
 8000f34:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f38:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f3c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f40:	fb00 f308 	mul.w	r3, r0, r8
 8000f44:	428b      	cmp	r3, r1
 8000f46:	d907      	bls.n	8000f58 <__udivmoddi4+0x1c4>
 8000f48:	1879      	adds	r1, r7, r1
 8000f4a:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f4e:	d273      	bcs.n	8001038 <__udivmoddi4+0x2a4>
 8000f50:	428b      	cmp	r3, r1
 8000f52:	d971      	bls.n	8001038 <__udivmoddi4+0x2a4>
 8000f54:	3802      	subs	r0, #2
 8000f56:	4439      	add	r1, r7
 8000f58:	1acb      	subs	r3, r1, r3
 8000f5a:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000f5e:	e778      	b.n	8000e52 <__udivmoddi4+0xbe>
 8000f60:	f1c6 0c20 	rsb	ip, r6, #32
 8000f64:	fa03 f406 	lsl.w	r4, r3, r6
 8000f68:	fa22 f30c 	lsr.w	r3, r2, ip
 8000f6c:	431c      	orrs	r4, r3
 8000f6e:	fa20 f70c 	lsr.w	r7, r0, ip
 8000f72:	fa01 f306 	lsl.w	r3, r1, r6
 8000f76:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000f7a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000f7e:	431f      	orrs	r7, r3
 8000f80:	0c3b      	lsrs	r3, r7, #16
 8000f82:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f86:	fa1f f884 	uxth.w	r8, r4
 8000f8a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f8e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f92:	fb09 fa08 	mul.w	sl, r9, r8
 8000f96:	458a      	cmp	sl, r1
 8000f98:	fa02 f206 	lsl.w	r2, r2, r6
 8000f9c:	fa00 f306 	lsl.w	r3, r0, r6
 8000fa0:	d908      	bls.n	8000fb4 <__udivmoddi4+0x220>
 8000fa2:	1861      	adds	r1, r4, r1
 8000fa4:	f109 30ff 	add.w	r0, r9, #4294967295
 8000fa8:	d248      	bcs.n	800103c <__udivmoddi4+0x2a8>
 8000faa:	458a      	cmp	sl, r1
 8000fac:	d946      	bls.n	800103c <__udivmoddi4+0x2a8>
 8000fae:	f1a9 0902 	sub.w	r9, r9, #2
 8000fb2:	4421      	add	r1, r4
 8000fb4:	eba1 010a 	sub.w	r1, r1, sl
 8000fb8:	b2bf      	uxth	r7, r7
 8000fba:	fbb1 f0fe 	udiv	r0, r1, lr
 8000fbe:	fb0e 1110 	mls	r1, lr, r0, r1
 8000fc2:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000fc6:	fb00 f808 	mul.w	r8, r0, r8
 8000fca:	45b8      	cmp	r8, r7
 8000fcc:	d907      	bls.n	8000fde <__udivmoddi4+0x24a>
 8000fce:	19e7      	adds	r7, r4, r7
 8000fd0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000fd4:	d22e      	bcs.n	8001034 <__udivmoddi4+0x2a0>
 8000fd6:	45b8      	cmp	r8, r7
 8000fd8:	d92c      	bls.n	8001034 <__udivmoddi4+0x2a0>
 8000fda:	3802      	subs	r0, #2
 8000fdc:	4427      	add	r7, r4
 8000fde:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000fe2:	eba7 0708 	sub.w	r7, r7, r8
 8000fe6:	fba0 8902 	umull	r8, r9, r0, r2
 8000fea:	454f      	cmp	r7, r9
 8000fec:	46c6      	mov	lr, r8
 8000fee:	4649      	mov	r1, r9
 8000ff0:	d31a      	bcc.n	8001028 <__udivmoddi4+0x294>
 8000ff2:	d017      	beq.n	8001024 <__udivmoddi4+0x290>
 8000ff4:	b15d      	cbz	r5, 800100e <__udivmoddi4+0x27a>
 8000ff6:	ebb3 020e 	subs.w	r2, r3, lr
 8000ffa:	eb67 0701 	sbc.w	r7, r7, r1
 8000ffe:	fa07 fc0c 	lsl.w	ip, r7, ip
 8001002:	40f2      	lsrs	r2, r6
 8001004:	ea4c 0202 	orr.w	r2, ip, r2
 8001008:	40f7      	lsrs	r7, r6
 800100a:	e9c5 2700 	strd	r2, r7, [r5]
 800100e:	2600      	movs	r6, #0
 8001010:	4631      	mov	r1, r6
 8001012:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001016:	462e      	mov	r6, r5
 8001018:	4628      	mov	r0, r5
 800101a:	e70b      	b.n	8000e34 <__udivmoddi4+0xa0>
 800101c:	4606      	mov	r6, r0
 800101e:	e6e9      	b.n	8000df4 <__udivmoddi4+0x60>
 8001020:	4618      	mov	r0, r3
 8001022:	e6fd      	b.n	8000e20 <__udivmoddi4+0x8c>
 8001024:	4543      	cmp	r3, r8
 8001026:	d2e5      	bcs.n	8000ff4 <__udivmoddi4+0x260>
 8001028:	ebb8 0e02 	subs.w	lr, r8, r2
 800102c:	eb69 0104 	sbc.w	r1, r9, r4
 8001030:	3801      	subs	r0, #1
 8001032:	e7df      	b.n	8000ff4 <__udivmoddi4+0x260>
 8001034:	4608      	mov	r0, r1
 8001036:	e7d2      	b.n	8000fde <__udivmoddi4+0x24a>
 8001038:	4660      	mov	r0, ip
 800103a:	e78d      	b.n	8000f58 <__udivmoddi4+0x1c4>
 800103c:	4681      	mov	r9, r0
 800103e:	e7b9      	b.n	8000fb4 <__udivmoddi4+0x220>
 8001040:	4666      	mov	r6, ip
 8001042:	e775      	b.n	8000f30 <__udivmoddi4+0x19c>
 8001044:	4630      	mov	r0, r6
 8001046:	e74a      	b.n	8000ede <__udivmoddi4+0x14a>
 8001048:	f1ac 0c02 	sub.w	ip, ip, #2
 800104c:	4439      	add	r1, r7
 800104e:	e713      	b.n	8000e78 <__udivmoddi4+0xe4>
 8001050:	3802      	subs	r0, #2
 8001052:	443c      	add	r4, r7
 8001054:	e724      	b.n	8000ea0 <__udivmoddi4+0x10c>
 8001056:	bf00      	nop

08001058 <__aeabi_idiv0>:
 8001058:	4770      	bx	lr
 800105a:	bf00      	nop

0800105c <cmp>:
uint8_t PROM_READ = 0xA0;
int32_t result;

HAL_StatusTypeDef ret;

int cmp(const void *a, const void *b) {
 800105c:	b480      	push	{r7}
 800105e:	b083      	sub	sp, #12
 8001060:	af00      	add	r7, sp, #0
 8001062:	6078      	str	r0, [r7, #4]
 8001064:	6039      	str	r1, [r7, #0]
    return *(int*)a - *(int*)b;
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	681a      	ldr	r2, [r3, #0]
 800106a:	683b      	ldr	r3, [r7, #0]
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	1ad3      	subs	r3, r2, r3
}
 8001070:	4618      	mov	r0, r3
 8001072:	370c      	adds	r7, #12
 8001074:	46bd      	mov	sp, r7
 8001076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107a:	4770      	bx	lr

0800107c <pressure_init>:

uint32_t pressure_init()
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b086      	sub	sp, #24
 8001080:	af02      	add	r7, sp, #8
	HAL_I2C_Init(&hi2c2);
 8001082:	482c      	ldr	r0, [pc, #176]	; (8001134 <pressure_init+0xb8>)
 8001084:	f005 fae6 	bl	8006654 <HAL_I2C_Init>
	HAL_Delay(200);
 8001088:	20c8      	movs	r0, #200	; 0xc8
 800108a:	f003 ffe7 	bl	800505c <HAL_Delay>

	uint8_t *p;
	p = &RES_DEVICE;
 800108e:	4b2a      	ldr	r3, [pc, #168]	; (8001138 <pressure_init+0xbc>)
 8001090:	60bb      	str	r3, [r7, #8]
	ret = HAL_I2C_Master_Transmit(&hi2c2, DEVICE_ADDR, p, COMMAND_LENGTH, HAL_MAX_DELAY);
 8001092:	f04f 33ff 	mov.w	r3, #4294967295
 8001096:	9300      	str	r3, [sp, #0]
 8001098:	2301      	movs	r3, #1
 800109a:	68ba      	ldr	r2, [r7, #8]
 800109c:	21ec      	movs	r1, #236	; 0xec
 800109e:	4825      	ldr	r0, [pc, #148]	; (8001134 <pressure_init+0xb8>)
 80010a0:	f005 fb68 	bl	8006774 <HAL_I2C_Master_Transmit>
 80010a4:	4603      	mov	r3, r0
 80010a6:	461a      	mov	r2, r3
 80010a8:	4b24      	ldr	r3, [pc, #144]	; (800113c <pressure_init+0xc0>)
 80010aa:	701a      	strb	r2, [r3, #0]
	if(ret == HAL_ERROR){
 80010ac:	4b23      	ldr	r3, [pc, #140]	; (800113c <pressure_init+0xc0>)
 80010ae:	781b      	ldrb	r3, [r3, #0]
 80010b0:	2b01      	cmp	r3, #1
 80010b2:	d101      	bne.n	80010b8 <pressure_init+0x3c>
		return 0;
 80010b4:	2300      	movs	r3, #0
 80010b6:	e038      	b.n	800112a <pressure_init+0xae>
	}
	HAL_Delay(200);
 80010b8:	20c8      	movs	r0, #200	; 0xc8
 80010ba:	f003 ffcf 	bl	800505c <HAL_Delay>
	uint8_t prom_addr = 160;
 80010be:	23a0      	movs	r3, #160	; 0xa0
 80010c0:	71fb      	strb	r3, [r7, #7]

	//receiving the coefs
	for (uint8_t i = 0; i < 8; i++) {
 80010c2:	2300      	movs	r3, #0
 80010c4:	73fb      	strb	r3, [r7, #15]
 80010c6:	e02c      	b.n	8001122 <pressure_init+0xa6>
		uint8_t prom_buff[2];
		prom_addr += 2;
 80010c8:	79fb      	ldrb	r3, [r7, #7]
 80010ca:	3302      	adds	r3, #2
 80010cc:	b2db      	uxtb	r3, r3
 80010ce:	71fb      	strb	r3, [r7, #7]
		p = &prom_addr;
 80010d0:	1dfb      	adds	r3, r7, #7
 80010d2:	60bb      	str	r3, [r7, #8]
		HAL_I2C_Master_Transmit(&hi2c2, DEVICE_ADDR, p, COMMAND_LENGTH, HAL_MAX_DELAY);
 80010d4:	f04f 33ff 	mov.w	r3, #4294967295
 80010d8:	9300      	str	r3, [sp, #0]
 80010da:	2301      	movs	r3, #1
 80010dc:	68ba      	ldr	r2, [r7, #8]
 80010de:	21ec      	movs	r1, #236	; 0xec
 80010e0:	4814      	ldr	r0, [pc, #80]	; (8001134 <pressure_init+0xb8>)
 80010e2:	f005 fb47 	bl	8006774 <HAL_I2C_Master_Transmit>
		HAL_Delay(1);
 80010e6:	2001      	movs	r0, #1
 80010e8:	f003 ffb8 	bl	800505c <HAL_Delay>
		HAL_I2C_Master_Receive(&hi2c2, DEVICE_ADDR, prom_buff, PROM_LENGTH, HAL_MAX_DELAY);
 80010ec:	1d3a      	adds	r2, r7, #4
 80010ee:	f04f 33ff 	mov.w	r3, #4294967295
 80010f2:	9300      	str	r3, [sp, #0]
 80010f4:	2302      	movs	r3, #2
 80010f6:	21ec      	movs	r1, #236	; 0xec
 80010f8:	480e      	ldr	r0, [pc, #56]	; (8001134 <pressure_init+0xb8>)
 80010fa:	f005 fc2f 	bl	800695c <HAL_I2C_Master_Receive>
		C[i] = (prom_buff[0] << 8) | (prom_buff[1]);
 80010fe:	793b      	ldrb	r3, [r7, #4]
 8001100:	021b      	lsls	r3, r3, #8
 8001102:	b21a      	sxth	r2, r3
 8001104:	797b      	ldrb	r3, [r7, #5]
 8001106:	b21b      	sxth	r3, r3
 8001108:	4313      	orrs	r3, r2
 800110a:	b21a      	sxth	r2, r3
 800110c:	7bfb      	ldrb	r3, [r7, #15]
 800110e:	b291      	uxth	r1, r2
 8001110:	4a0b      	ldr	r2, [pc, #44]	; (8001140 <pressure_init+0xc4>)
 8001112:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		HAL_Delay(1);
 8001116:	2001      	movs	r0, #1
 8001118:	f003 ffa0 	bl	800505c <HAL_Delay>
	for (uint8_t i = 0; i < 8; i++) {
 800111c:	7bfb      	ldrb	r3, [r7, #15]
 800111e:	3301      	adds	r3, #1
 8001120:	73fb      	strb	r3, [r7, #15]
 8001122:	7bfb      	ldrb	r3, [r7, #15]
 8001124:	2b07      	cmp	r3, #7
 8001126:	d9cf      	bls.n	80010c8 <pressure_init+0x4c>

	}
	return 1;
 8001128:	2301      	movs	r3, #1
}
 800112a:	4618      	mov	r0, r3
 800112c:	3710      	adds	r7, #16
 800112e:	46bd      	mov	sp, r7
 8001130:	bd80      	pop	{r7, pc}
 8001132:	bf00      	nop
 8001134:	2000035c 	.word	0x2000035c
 8001138:	20000000 	.word	0x20000000
 800113c:	20000220 	.word	0x20000220
 8001140:	20000208 	.word	0x20000208

08001144 <check_pressure>:

int32_t check_pressure()
{
 8001144:	b580      	push	{r7, lr}
 8001146:	b084      	sub	sp, #16
 8001148:	af02      	add	r7, sp, #8
	uint8_t *p;
	p = &CONVERT_D1;
 800114a:	4b33      	ldr	r3, [pc, #204]	; (8001218 <check_pressure+0xd4>)
 800114c:	607b      	str	r3, [r7, #4]
	ret = HAL_I2C_Master_Transmit(&hi2c2, DEVICE_ADDR, p, COMMAND_LENGTH, HAL_MAX_DELAY);
 800114e:	f04f 33ff 	mov.w	r3, #4294967295
 8001152:	9300      	str	r3, [sp, #0]
 8001154:	2301      	movs	r3, #1
 8001156:	687a      	ldr	r2, [r7, #4]
 8001158:	21ec      	movs	r1, #236	; 0xec
 800115a:	4830      	ldr	r0, [pc, #192]	; (800121c <check_pressure+0xd8>)
 800115c:	f005 fb0a 	bl	8006774 <HAL_I2C_Master_Transmit>
 8001160:	4603      	mov	r3, r0
 8001162:	461a      	mov	r2, r3
 8001164:	4b2e      	ldr	r3, [pc, #184]	; (8001220 <check_pressure+0xdc>)
 8001166:	701a      	strb	r2, [r3, #0]
	HAL_Delay(20);
 8001168:	2014      	movs	r0, #20
 800116a:	f003 ff77 	bl	800505c <HAL_Delay>

	uint8_t adc_buff[3];
	//reading D1 data
	p = &ADC_READ;
 800116e:	4b2d      	ldr	r3, [pc, #180]	; (8001224 <check_pressure+0xe0>)
 8001170:	607b      	str	r3, [r7, #4]
	ret = HAL_I2C_Master_Transmit(&hi2c2, DEVICE_ADDR, p, COMMAND_LENGTH, HAL_MAX_DELAY);
 8001172:	f04f 33ff 	mov.w	r3, #4294967295
 8001176:	9300      	str	r3, [sp, #0]
 8001178:	2301      	movs	r3, #1
 800117a:	687a      	ldr	r2, [r7, #4]
 800117c:	21ec      	movs	r1, #236	; 0xec
 800117e:	4827      	ldr	r0, [pc, #156]	; (800121c <check_pressure+0xd8>)
 8001180:	f005 faf8 	bl	8006774 <HAL_I2C_Master_Transmit>
 8001184:	4603      	mov	r3, r0
 8001186:	461a      	mov	r2, r3
 8001188:	4b25      	ldr	r3, [pc, #148]	; (8001220 <check_pressure+0xdc>)
 800118a:	701a      	strb	r2, [r3, #0]
	//HAL_Delay(300);
	HAL_I2C_Master_Receive(&hi2c2, DEVICE_ADDR, adc_buff, ADC_LENGTH, HAL_MAX_DELAY);
 800118c:	463a      	mov	r2, r7
 800118e:	f04f 33ff 	mov.w	r3, #4294967295
 8001192:	9300      	str	r3, [sp, #0]
 8001194:	2303      	movs	r3, #3
 8001196:	21ec      	movs	r1, #236	; 0xec
 8001198:	4820      	ldr	r0, [pc, #128]	; (800121c <check_pressure+0xd8>)
 800119a:	f005 fbdf 	bl	800695c <HAL_I2C_Master_Receive>

	D1 = (adc_buff[0] << 16) | (adc_buff[1] << 8) | (adc_buff[2]);
 800119e:	783b      	ldrb	r3, [r7, #0]
 80011a0:	041a      	lsls	r2, r3, #16
 80011a2:	787b      	ldrb	r3, [r7, #1]
 80011a4:	021b      	lsls	r3, r3, #8
 80011a6:	4313      	orrs	r3, r2
 80011a8:	78ba      	ldrb	r2, [r7, #2]
 80011aa:	4313      	orrs	r3, r2
 80011ac:	461a      	mov	r2, r3
 80011ae:	4b1e      	ldr	r3, [pc, #120]	; (8001228 <check_pressure+0xe4>)
 80011b0:	601a      	str	r2, [r3, #0]

	//initializing D2 conversion
	p = &CONVERT_D2;
 80011b2:	4b1e      	ldr	r3, [pc, #120]	; (800122c <check_pressure+0xe8>)
 80011b4:	607b      	str	r3, [r7, #4]
	HAL_I2C_Master_Transmit(&hi2c2, DEVICE_ADDR, p,
 80011b6:	f04f 33ff 	mov.w	r3, #4294967295
 80011ba:	9300      	str	r3, [sp, #0]
 80011bc:	2301      	movs	r3, #1
 80011be:	687a      	ldr	r2, [r7, #4]
 80011c0:	21ec      	movs	r1, #236	; 0xec
 80011c2:	4816      	ldr	r0, [pc, #88]	; (800121c <check_pressure+0xd8>)
 80011c4:	f005 fad6 	bl	8006774 <HAL_I2C_Master_Transmit>
			COMMAND_LENGTH, HAL_MAX_DELAY);
	HAL_Delay(20);
 80011c8:	2014      	movs	r0, #20
 80011ca:	f003 ff47 	bl	800505c <HAL_Delay>

	//reading D2 data
	p = &ADC_READ;
 80011ce:	4b15      	ldr	r3, [pc, #84]	; (8001224 <check_pressure+0xe0>)
 80011d0:	607b      	str	r3, [r7, #4]
	HAL_I2C_Master_Transmit(&hi2c2, DEVICE_ADDR, p,
 80011d2:	f04f 33ff 	mov.w	r3, #4294967295
 80011d6:	9300      	str	r3, [sp, #0]
 80011d8:	2301      	movs	r3, #1
 80011da:	687a      	ldr	r2, [r7, #4]
 80011dc:	21ec      	movs	r1, #236	; 0xec
 80011de:	480f      	ldr	r0, [pc, #60]	; (800121c <check_pressure+0xd8>)
 80011e0:	f005 fac8 	bl	8006774 <HAL_I2C_Master_Transmit>
			COMMAND_LENGTH, HAL_MAX_DELAY);
	HAL_I2C_Master_Receive(&hi2c2, DEVICE_ADDR, adc_buff,
 80011e4:	463a      	mov	r2, r7
 80011e6:	f04f 33ff 	mov.w	r3, #4294967295
 80011ea:	9300      	str	r3, [sp, #0]
 80011ec:	2303      	movs	r3, #3
 80011ee:	21ec      	movs	r1, #236	; 0xec
 80011f0:	480a      	ldr	r0, [pc, #40]	; (800121c <check_pressure+0xd8>)
 80011f2:	f005 fbb3 	bl	800695c <HAL_I2C_Master_Receive>
			ADC_LENGTH, HAL_MAX_DELAY);

	D2 = (adc_buff[0] << 16) | (adc_buff[1] << 8) | (adc_buff[2]);
 80011f6:	783b      	ldrb	r3, [r7, #0]
 80011f8:	041a      	lsls	r2, r3, #16
 80011fa:	787b      	ldrb	r3, [r7, #1]
 80011fc:	021b      	lsls	r3, r3, #8
 80011fe:	4313      	orrs	r3, r2
 8001200:	78ba      	ldrb	r2, [r7, #2]
 8001202:	4313      	orrs	r3, r2
 8001204:	461a      	mov	r2, r3
 8001206:	4b0a      	ldr	r3, [pc, #40]	; (8001230 <check_pressure+0xec>)
 8001208:	601a      	str	r2, [r3, #0]
	return calculate();
 800120a:	f000 f839 	bl	8001280 <calculate>
 800120e:	4603      	mov	r3, r0
}
 8001210:	4618      	mov	r0, r3
 8001212:	3708      	adds	r7, #8
 8001214:	46bd      	mov	sp, r7
 8001216:	bd80      	pop	{r7, pc}
 8001218:	20000001 	.word	0x20000001
 800121c:	2000035c 	.word	0x2000035c
 8001220:	20000220 	.word	0x20000220
 8001224:	2000011c 	.word	0x2000011c
 8001228:	20000224 	.word	0x20000224
 800122c:	20000002 	.word	0x20000002
 8001230:	20000218 	.word	0x20000218

08001234 <reset_pressure>:

uint32_t reset_pressure(){
 8001234:	b580      	push	{r7, lr}
 8001236:	b08c      	sub	sp, #48	; 0x30
 8001238:	af00      	add	r7, sp, #0
	int32_t current_pressure[10];

	for(int i =0;i<10;i++)
 800123a:	2300      	movs	r3, #0
 800123c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800123e:	e00f      	b.n	8001260 <reset_pressure+0x2c>
	{
		current_pressure[i]=check_pressure();
 8001240:	f7ff ff80 	bl	8001144 <check_pressure>
 8001244:	4602      	mov	r2, r0
 8001246:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001248:	009b      	lsls	r3, r3, #2
 800124a:	f107 0130 	add.w	r1, r7, #48	; 0x30
 800124e:	440b      	add	r3, r1
 8001250:	f843 2c2c 	str.w	r2, [r3, #-44]
		HAL_Delay(100);
 8001254:	2064      	movs	r0, #100	; 0x64
 8001256:	f003 ff01 	bl	800505c <HAL_Delay>
	for(int i =0;i<10;i++)
 800125a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800125c:	3301      	adds	r3, #1
 800125e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001260:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001262:	2b09      	cmp	r3, #9
 8001264:	ddec      	ble.n	8001240 <reset_pressure+0xc>
	}
	qsort(current_pressure, 10, sizeof(int32_t), cmp );
 8001266:	1d38      	adds	r0, r7, #4
 8001268:	4b04      	ldr	r3, [pc, #16]	; (800127c <reset_pressure+0x48>)
 800126a:	2204      	movs	r2, #4
 800126c:	210a      	movs	r1, #10
 800126e:	f00a f804 	bl	800b27a <qsort>
	return current_pressure[4];
 8001272:	697b      	ldr	r3, [r7, #20]
}
 8001274:	4618      	mov	r0, r3
 8001276:	3730      	adds	r7, #48	; 0x30
 8001278:	46bd      	mov	sp, r7
 800127a:	bd80      	pop	{r7, pc}
 800127c:	0800105d 	.word	0x0800105d

08001280 <calculate>:

int32_t calculate()
{
 8001280:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001284:	b0aa      	sub	sp, #168	; 0xa8
 8001286:	af00      	add	r7, sp, #0
	int64_t dT = 0;
 8001288:	f04f 0200 	mov.w	r2, #0
 800128c:	f04f 0300 	mov.w	r3, #0
 8001290:	e9c7 2328 	strd	r2, r3, [r7, #160]	; 0xa0
	int64_t TEMP = 0;
 8001294:	f04f 0200 	mov.w	r2, #0
 8001298:	f04f 0300 	mov.w	r3, #0
 800129c:	e9c7 2326 	strd	r2, r3, [r7, #152]	; 0x98
	int64_t OFF = 0;
 80012a0:	f04f 0200 	mov.w	r2, #0
 80012a4:	f04f 0300 	mov.w	r3, #0
 80012a8:	e9c7 2324 	strd	r2, r3, [r7, #144]	; 0x90
	int64_t SENS = 0;
 80012ac:	f04f 0200 	mov.w	r2, #0
 80012b0:	f04f 0300 	mov.w	r3, #0
 80012b4:	e9c7 2322 	strd	r2, r3, [r7, #136]	; 0x88
	int64_t P = 0;
 80012b8:	f04f 0200 	mov.w	r2, #0
 80012bc:	f04f 0300 	mov.w	r3, #0
 80012c0:	e9c7 2320 	strd	r2, r3, [r7, #128]	; 0x80

	int64_t SENSi = 0;
 80012c4:	f04f 0200 	mov.w	r2, #0
 80012c8:	f04f 0300 	mov.w	r3, #0
 80012cc:	e9c7 231e 	strd	r2, r3, [r7, #120]	; 0x78
	int64_t OFFi = 0;
 80012d0:	f04f 0200 	mov.w	r2, #0
 80012d4:	f04f 0300 	mov.w	r3, #0
 80012d8:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
	int64_t Ti = 0;
 80012dc:	f04f 0200 	mov.w	r2, #0
 80012e0:	f04f 0300 	mov.w	r3, #0
 80012e4:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
	int64_t OFF2 = 0;
 80012e8:	f04f 0200 	mov.w	r2, #0
 80012ec:	f04f 0300 	mov.w	r3, #0
 80012f0:	e9c7 2318 	strd	r2, r3, [r7, #96]	; 0x60
	int64_t SENS2 = 0;
 80012f4:	f04f 0200 	mov.w	r2, #0
 80012f8:	f04f 0300 	mov.w	r3, #0
 80012fc:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58

	int64_t P2 = 0;
 8001300:	f04f 0200 	mov.w	r2, #0
 8001304:	f04f 0300 	mov.w	r3, #0
 8001308:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
	int64_t TEMP2 = 0;
 800130c:	f04f 0200 	mov.w	r2, #0
 8001310:	f04f 0300 	mov.w	r3, #0
 8001314:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48

	//first order compensation
	dT = D2 - C[4]*256;
 8001318:	4bc7      	ldr	r3, [pc, #796]	; (8001638 <calculate+0x3b8>)
 800131a:	681a      	ldr	r2, [r3, #0]
 800131c:	4bc7      	ldr	r3, [pc, #796]	; (800163c <calculate+0x3bc>)
 800131e:	891b      	ldrh	r3, [r3, #8]
 8001320:	021b      	lsls	r3, r3, #8
 8001322:	1ad3      	subs	r3, r2, r3
 8001324:	461a      	mov	r2, r3
 8001326:	f04f 0300 	mov.w	r3, #0
 800132a:	e9c7 2328 	strd	r2, r3, [r7, #160]	; 0xa0
	TEMP = 2000 + dT*C[5]/8388608;
 800132e:	4bc3      	ldr	r3, [pc, #780]	; (800163c <calculate+0x3bc>)
 8001330:	895b      	ldrh	r3, [r3, #10]
 8001332:	b29a      	uxth	r2, r3
 8001334:	f04f 0300 	mov.w	r3, #0
 8001338:	f8d7 10a0 	ldr.w	r1, [r7, #160]	; 0xa0
 800133c:	fb03 f001 	mul.w	r0, r3, r1
 8001340:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8001344:	fb02 f101 	mul.w	r1, r2, r1
 8001348:	4408      	add	r0, r1
 800134a:	f8d7 10a0 	ldr.w	r1, [r7, #160]	; 0xa0
 800134e:	fba1 2302 	umull	r2, r3, r1, r2
 8001352:	18c1      	adds	r1, r0, r3
 8001354:	460b      	mov	r3, r1
 8001356:	4610      	mov	r0, r2
 8001358:	4619      	mov	r1, r3
 800135a:	2800      	cmp	r0, #0
 800135c:	f171 0300 	sbcs.w	r3, r1, #0
 8001360:	da05      	bge.n	800136e <calculate+0xee>
 8001362:	4ab7      	ldr	r2, [pc, #732]	; (8001640 <calculate+0x3c0>)
 8001364:	f04f 0300 	mov.w	r3, #0
 8001368:	1880      	adds	r0, r0, r2
 800136a:	eb43 0101 	adc.w	r1, r3, r1
 800136e:	f04f 0200 	mov.w	r2, #0
 8001372:	f04f 0300 	mov.w	r3, #0
 8001376:	0dc2      	lsrs	r2, r0, #23
 8001378:	ea42 2241 	orr.w	r2, r2, r1, lsl #9
 800137c:	15cb      	asrs	r3, r1, #23
 800137e:	f512 64fa 	adds.w	r4, r2, #2000	; 0x7d0
 8001382:	f143 0500 	adc.w	r5, r3, #0
 8001386:	e9c7 4526 	strd	r4, r5, [r7, #152]	; 0x98
	OFF = C[1]*65536 + (C[3]*dT)/128;
 800138a:	4bac      	ldr	r3, [pc, #688]	; (800163c <calculate+0x3bc>)
 800138c:	885b      	ldrh	r3, [r3, #2]
 800138e:	041b      	lsls	r3, r3, #16
 8001390:	461c      	mov	r4, r3
 8001392:	ea4f 75e4 	mov.w	r5, r4, asr #31
 8001396:	4ba9      	ldr	r3, [pc, #676]	; (800163c <calculate+0x3bc>)
 8001398:	88db      	ldrh	r3, [r3, #6]
 800139a:	b29a      	uxth	r2, r3
 800139c:	f04f 0300 	mov.w	r3, #0
 80013a0:	f8d7 10a0 	ldr.w	r1, [r7, #160]	; 0xa0
 80013a4:	fb03 f001 	mul.w	r0, r3, r1
 80013a8:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80013ac:	fb02 f101 	mul.w	r1, r2, r1
 80013b0:	4408      	add	r0, r1
 80013b2:	f8d7 10a0 	ldr.w	r1, [r7, #160]	; 0xa0
 80013b6:	fba1 2302 	umull	r2, r3, r1, r2
 80013ba:	18c1      	adds	r1, r0, r3
 80013bc:	460b      	mov	r3, r1
 80013be:	2a00      	cmp	r2, #0
 80013c0:	f173 0100 	sbcs.w	r1, r3, #0
 80013c4:	da02      	bge.n	80013cc <calculate+0x14c>
 80013c6:	327f      	adds	r2, #127	; 0x7f
 80013c8:	f143 0300 	adc.w	r3, r3, #0
 80013cc:	f04f 0000 	mov.w	r0, #0
 80013d0:	f04f 0100 	mov.w	r1, #0
 80013d4:	09d0      	lsrs	r0, r2, #7
 80013d6:	ea40 6043 	orr.w	r0, r0, r3, lsl #25
 80013da:	11d9      	asrs	r1, r3, #7
 80013dc:	4602      	mov	r2, r0
 80013de:	460b      	mov	r3, r1
 80013e0:	18a1      	adds	r1, r4, r2
 80013e2:	6239      	str	r1, [r7, #32]
 80013e4:	eb45 0303 	adc.w	r3, r5, r3
 80013e8:	627b      	str	r3, [r7, #36]	; 0x24
 80013ea:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 80013ee:	e9c7 3424 	strd	r3, r4, [r7, #144]	; 0x90
	SENS = C[0]*32768 + (C[2]*dT)/256;
 80013f2:	4b92      	ldr	r3, [pc, #584]	; (800163c <calculate+0x3bc>)
 80013f4:	881b      	ldrh	r3, [r3, #0]
 80013f6:	03db      	lsls	r3, r3, #15
 80013f8:	461c      	mov	r4, r3
 80013fa:	ea4f 75e4 	mov.w	r5, r4, asr #31
 80013fe:	4b8f      	ldr	r3, [pc, #572]	; (800163c <calculate+0x3bc>)
 8001400:	889b      	ldrh	r3, [r3, #4]
 8001402:	b29a      	uxth	r2, r3
 8001404:	f04f 0300 	mov.w	r3, #0
 8001408:	f8d7 10a0 	ldr.w	r1, [r7, #160]	; 0xa0
 800140c:	fb03 f001 	mul.w	r0, r3, r1
 8001410:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8001414:	fb02 f101 	mul.w	r1, r2, r1
 8001418:	4408      	add	r0, r1
 800141a:	f8d7 10a0 	ldr.w	r1, [r7, #160]	; 0xa0
 800141e:	fba1 2302 	umull	r2, r3, r1, r2
 8001422:	18c1      	adds	r1, r0, r3
 8001424:	460b      	mov	r3, r1
 8001426:	2a00      	cmp	r2, #0
 8001428:	f173 0100 	sbcs.w	r1, r3, #0
 800142c:	da02      	bge.n	8001434 <calculate+0x1b4>
 800142e:	32ff      	adds	r2, #255	; 0xff
 8001430:	f143 0300 	adc.w	r3, r3, #0
 8001434:	f04f 0000 	mov.w	r0, #0
 8001438:	f04f 0100 	mov.w	r1, #0
 800143c:	0a10      	lsrs	r0, r2, #8
 800143e:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8001442:	1219      	asrs	r1, r3, #8
 8001444:	4602      	mov	r2, r0
 8001446:	460b      	mov	r3, r1
 8001448:	18a1      	adds	r1, r4, r2
 800144a:	61b9      	str	r1, [r7, #24]
 800144c:	eb45 0303 	adc.w	r3, r5, r3
 8001450:	61fb      	str	r3, [r7, #28]
 8001452:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8001456:	e9c7 3422 	strd	r3, r4, [r7, #136]	; 0x88
	P = ((D1 * SENS)/(2097152) - OFF)/8192;
 800145a:	4b7a      	ldr	r3, [pc, #488]	; (8001644 <calculate+0x3c4>)
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	461a      	mov	r2, r3
 8001460:	f04f 0300 	mov.w	r3, #0
 8001464:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 8001468:	fb03 f001 	mul.w	r0, r3, r1
 800146c:	f8d7 108c 	ldr.w	r1, [r7, #140]	; 0x8c
 8001470:	fb02 f101 	mul.w	r1, r2, r1
 8001474:	4408      	add	r0, r1
 8001476:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 800147a:	fba1 2302 	umull	r2, r3, r1, r2
 800147e:	18c1      	adds	r1, r0, r3
 8001480:	460b      	mov	r3, r1
 8001482:	4610      	mov	r0, r2
 8001484:	4619      	mov	r1, r3
 8001486:	2800      	cmp	r0, #0
 8001488:	f171 0300 	sbcs.w	r3, r1, #0
 800148c:	da05      	bge.n	800149a <calculate+0x21a>
 800148e:	4a6e      	ldr	r2, [pc, #440]	; (8001648 <calculate+0x3c8>)
 8001490:	f04f 0300 	mov.w	r3, #0
 8001494:	1880      	adds	r0, r0, r2
 8001496:	eb43 0101 	adc.w	r1, r3, r1
 800149a:	f04f 0200 	mov.w	r2, #0
 800149e:	f04f 0300 	mov.w	r3, #0
 80014a2:	0d42      	lsrs	r2, r0, #21
 80014a4:	ea42 22c1 	orr.w	r2, r2, r1, lsl #11
 80014a8:	154b      	asrs	r3, r1, #21
 80014aa:	4610      	mov	r0, r2
 80014ac:	4619      	mov	r1, r3
 80014ae:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 80014b2:	1a84      	subs	r4, r0, r2
 80014b4:	63bc      	str	r4, [r7, #56]	; 0x38
 80014b6:	eb61 0303 	sbc.w	r3, r1, r3
 80014ba:	63fb      	str	r3, [r7, #60]	; 0x3c
 80014bc:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 80014c0:	2800      	cmp	r0, #0
 80014c2:	f171 0300 	sbcs.w	r3, r1, #0
 80014c6:	da06      	bge.n	80014d6 <calculate+0x256>
 80014c8:	f641 72ff 	movw	r2, #8191	; 0x1fff
 80014cc:	f04f 0300 	mov.w	r3, #0
 80014d0:	1880      	adds	r0, r0, r2
 80014d2:	eb43 0101 	adc.w	r1, r3, r1
 80014d6:	f04f 0200 	mov.w	r2, #0
 80014da:	f04f 0300 	mov.w	r3, #0
 80014de:	0b42      	lsrs	r2, r0, #13
 80014e0:	ea42 42c1 	orr.w	r2, r2, r1, lsl #19
 80014e4:	134b      	asrs	r3, r1, #13
 80014e6:	e9c7 2320 	strd	r2, r3, [r7, #128]	; 0x80
	//			OFFi = OFFi + 7*(TEMP + 1500l)*(TEMP + 1500l);
	//			SENSi = SENSi + 4*(TEMP + 1500l)*(TEMP + 1500l);
	//		}
	//	} else
	//	{
	Ti = (2*dT*dT)/1.37438953E11;
 80014ea:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 80014ee:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80014f2:	fb03 f102 	mul.w	r1, r3, r2
 80014f6:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 80014fa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80014fe:	fb03 f302 	mul.w	r3, r3, r2
 8001502:	4419      	add	r1, r3
 8001504:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8001508:	fba3 2303 	umull	r2, r3, r3, r3
 800150c:	4419      	add	r1, r3
 800150e:	460b      	mov	r3, r1
 8001510:	1891      	adds	r1, r2, r2
 8001512:	6139      	str	r1, [r7, #16]
 8001514:	415b      	adcs	r3, r3
 8001516:	617b      	str	r3, [r7, #20]
 8001518:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800151c:	4610      	mov	r0, r2
 800151e:	4619      	mov	r1, r3
 8001520:	f7ff f83c 	bl	800059c <__aeabi_l2d>
 8001524:	a342      	add	r3, pc, #264	; (adr r3, 8001630 <calculate+0x3b0>)
 8001526:	e9d3 2300 	ldrd	r2, r3, [r3]
 800152a:	f7ff f98f 	bl	800084c <__aeabi_ddiv>
 800152e:	4602      	mov	r2, r0
 8001530:	460b      	mov	r3, r1
 8001532:	4610      	mov	r0, r2
 8001534:	4619      	mov	r1, r3
 8001536:	f7ff fbf7 	bl	8000d28 <__aeabi_d2lz>
 800153a:	4602      	mov	r2, r0
 800153c:	460b      	mov	r3, r1
 800153e:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
	OFFi = ((TEMP-2000)*(TEMP - 2000))/16;
 8001542:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	; 0x98
 8001546:	f5b2 6afa 	subs.w	sl, r2, #2000	; 0x7d0
 800154a:	f143 3bff 	adc.w	fp, r3, #4294967295
 800154e:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	; 0x98
 8001552:	f5b2 68fa 	subs.w	r8, r2, #2000	; 0x7d0
 8001556:	f143 39ff 	adc.w	r9, r3, #4294967295
 800155a:	fb08 f20b 	mul.w	r2, r8, fp
 800155e:	fb0a f309 	mul.w	r3, sl, r9
 8001562:	18d1      	adds	r1, r2, r3
 8001564:	fbaa 2308 	umull	r2, r3, sl, r8
 8001568:	4419      	add	r1, r3
 800156a:	460b      	mov	r3, r1
 800156c:	2a00      	cmp	r2, #0
 800156e:	f173 0100 	sbcs.w	r1, r3, #0
 8001572:	da02      	bge.n	800157a <calculate+0x2fa>
 8001574:	320f      	adds	r2, #15
 8001576:	f143 0300 	adc.w	r3, r3, #0
 800157a:	f04f 0000 	mov.w	r0, #0
 800157e:	f04f 0100 	mov.w	r1, #0
 8001582:	0910      	lsrs	r0, r2, #4
 8001584:	ea40 7003 	orr.w	r0, r0, r3, lsl #28
 8001588:	1119      	asrs	r1, r3, #4
 800158a:	e9c7 011c 	strd	r0, r1, [r7, #112]	; 0x70
	SENSi = 0;
 800158e:	f04f 0200 	mov.w	r2, #0
 8001592:	f04f 0300 	mov.w	r3, #0
 8001596:	e9c7 231e 	strd	r2, r3, [r7, #120]	; 0x78

	//	}

	OFF2 = OFF - OFFi;
 800159a:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 800159e:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 80015a2:	1a84      	subs	r4, r0, r2
 80015a4:	60bc      	str	r4, [r7, #8]
 80015a6:	eb61 0303 	sbc.w	r3, r1, r3
 80015aa:	60fb      	str	r3, [r7, #12]
 80015ac:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 80015b0:	e9c7 3418 	strd	r3, r4, [r7, #96]	; 0x60
	SENS2 = SENS - SENSi;
 80015b4:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
 80015b8:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 80015bc:	1a84      	subs	r4, r0, r2
 80015be:	603c      	str	r4, [r7, #0]
 80015c0:	eb61 0303 	sbc.w	r3, r1, r3
 80015c4:	607b      	str	r3, [r7, #4]
 80015c6:	e9d7 3400 	ldrd	r3, r4, [r7]
 80015ca:	e9c7 3416 	strd	r3, r4, [r7, #88]	; 0x58

	TEMP2 = (TEMP - Ti) / 100; //C
 80015ce:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80015d2:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 80015d6:	1a84      	subs	r4, r0, r2
 80015d8:	633c      	str	r4, [r7, #48]	; 0x30
 80015da:	eb61 0303 	sbc.w	r3, r1, r3
 80015de:	637b      	str	r3, [r7, #52]	; 0x34
 80015e0:	f04f 0264 	mov.w	r2, #100	; 0x64
 80015e4:	f04f 0300 	mov.w	r3, #0
 80015e8:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80015ec:	f7ff fb4c 	bl	8000c88 <__aeabi_ldivmod>
 80015f0:	4602      	mov	r2, r0
 80015f2:	460b      	mov	r3, r1
 80015f4:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
	P2 = (((D1*SENS2)/2097152 - OFF2)/8192)/10; //mbar
 80015f8:	4b12      	ldr	r3, [pc, #72]	; (8001644 <calculate+0x3c4>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	461a      	mov	r2, r3
 80015fe:	f04f 0300 	mov.w	r3, #0
 8001602:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8001604:	fb03 f001 	mul.w	r0, r3, r1
 8001608:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800160a:	fb02 f101 	mul.w	r1, r2, r1
 800160e:	4401      	add	r1, r0
 8001610:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8001612:	fba0 2302 	umull	r2, r3, r0, r2
 8001616:	4419      	add	r1, r3
 8001618:	460b      	mov	r3, r1
 800161a:	2a00      	cmp	r2, #0
 800161c:	f173 0100 	sbcs.w	r1, r3, #0
 8001620:	da14      	bge.n	800164c <calculate+0x3cc>
 8001622:	4809      	ldr	r0, [pc, #36]	; (8001648 <calculate+0x3c8>)
 8001624:	f04f 0100 	mov.w	r1, #0
 8001628:	1812      	adds	r2, r2, r0
 800162a:	eb41 0303 	adc.w	r3, r1, r3
 800162e:	e00d      	b.n	800164c <calculate+0x3cc>
 8001630:	fe280000 	.word	0xfe280000
 8001634:	423fffff 	.word	0x423fffff
 8001638:	20000218 	.word	0x20000218
 800163c:	20000208 	.word	0x20000208
 8001640:	007fffff 	.word	0x007fffff
 8001644:	20000224 	.word	0x20000224
 8001648:	001fffff 	.word	0x001fffff
 800164c:	f04f 0000 	mov.w	r0, #0
 8001650:	f04f 0100 	mov.w	r1, #0
 8001654:	0d50      	lsrs	r0, r2, #21
 8001656:	ea40 20c3 	orr.w	r0, r0, r3, lsl #11
 800165a:	1559      	asrs	r1, r3, #21
 800165c:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8001660:	1a84      	subs	r4, r0, r2
 8001662:	62bc      	str	r4, [r7, #40]	; 0x28
 8001664:	eb61 0303 	sbc.w	r3, r1, r3
 8001668:	62fb      	str	r3, [r7, #44]	; 0x2c
 800166a:	f44f 32a0 	mov.w	r2, #81920	; 0x14000
 800166e:	f04f 0300 	mov.w	r3, #0
 8001672:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001676:	f7ff fb07 	bl	8000c88 <__aeabi_ldivmod>
 800167a:	4602      	mov	r2, r0
 800167c:	460b      	mov	r3, r1
 800167e:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
	int32_t res[2];
	res[0] = P;
 8001682:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001686:	643b      	str	r3, [r7, #64]	; 0x40
	res[1] = TEMP/100;
 8001688:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800168c:	f04f 0264 	mov.w	r2, #100	; 0x64
 8001690:	f04f 0300 	mov.w	r3, #0
 8001694:	f7ff faf8 	bl	8000c88 <__aeabi_ldivmod>
 8001698:	4602      	mov	r2, r0
 800169a:	460b      	mov	r3, r1
 800169c:	4613      	mov	r3, r2
 800169e:	647b      	str	r3, [r7, #68]	; 0x44
	//	strcat(snum1,"\r\n");
	//	HAL_UART_Transmit(&huart2, (uint8_t*) snum1, strlen(snum1),6);



	return res[0]/10;
 80016a0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80016a2:	4a05      	ldr	r2, [pc, #20]	; (80016b8 <calculate+0x438>)
 80016a4:	fb82 1203 	smull	r1, r2, r2, r3
 80016a8:	1092      	asrs	r2, r2, #2
 80016aa:	17db      	asrs	r3, r3, #31
 80016ac:	1ad3      	subs	r3, r2, r3
}
 80016ae:	4618      	mov	r0, r3
 80016b0:	37a8      	adds	r7, #168	; 0xa8
 80016b2:	46bd      	mov	sp, r7
 80016b4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80016b8:	66666667 	.word	0x66666667

080016bc <Thruster_Init>:
extern TIM_HandleTypeDef htim3;



void Thruster_Init()
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start_IT(&htim2, TIM_CHANNEL_1);
 80016c0:	2100      	movs	r1, #0
 80016c2:	4811      	ldr	r0, [pc, #68]	; (8001708 <Thruster_Init+0x4c>)
 80016c4:	f008 f952 	bl	800996c <HAL_TIM_PWM_Start_IT>
	HAL_TIM_PWM_Start_IT(&htim2, TIM_CHANNEL_2);
 80016c8:	2104      	movs	r1, #4
 80016ca:	480f      	ldr	r0, [pc, #60]	; (8001708 <Thruster_Init+0x4c>)
 80016cc:	f008 f94e 	bl	800996c <HAL_TIM_PWM_Start_IT>
	HAL_TIM_PWM_Start_IT(&htim2, TIM_CHANNEL_3);
 80016d0:	2108      	movs	r1, #8
 80016d2:	480d      	ldr	r0, [pc, #52]	; (8001708 <Thruster_Init+0x4c>)
 80016d4:	f008 f94a 	bl	800996c <HAL_TIM_PWM_Start_IT>
	HAL_TIM_PWM_Start_IT(&htim2, TIM_CHANNEL_4);
 80016d8:	210c      	movs	r1, #12
 80016da:	480b      	ldr	r0, [pc, #44]	; (8001708 <Thruster_Init+0x4c>)
 80016dc:	f008 f946 	bl	800996c <HAL_TIM_PWM_Start_IT>

	HAL_TIM_PWM_Start_IT(&htim3, TIM_CHANNEL_1);
 80016e0:	2100      	movs	r1, #0
 80016e2:	480a      	ldr	r0, [pc, #40]	; (800170c <Thruster_Init+0x50>)
 80016e4:	f008 f942 	bl	800996c <HAL_TIM_PWM_Start_IT>
	HAL_TIM_PWM_Start_IT(&htim3, TIM_CHANNEL_2);
 80016e8:	2104      	movs	r1, #4
 80016ea:	4808      	ldr	r0, [pc, #32]	; (800170c <Thruster_Init+0x50>)
 80016ec:	f008 f93e 	bl	800996c <HAL_TIM_PWM_Start_IT>
	HAL_TIM_PWM_Start_IT(&htim3, TIM_CHANNEL_3);
 80016f0:	2108      	movs	r1, #8
 80016f2:	4806      	ldr	r0, [pc, #24]	; (800170c <Thruster_Init+0x50>)
 80016f4:	f008 f93a 	bl	800996c <HAL_TIM_PWM_Start_IT>
	HAL_TIM_PWM_Start_IT(&htim3, TIM_CHANNEL_4);
 80016f8:	210c      	movs	r1, #12
 80016fa:	4804      	ldr	r0, [pc, #16]	; (800170c <Thruster_Init+0x50>)
 80016fc:	f008 f936 	bl	800996c <HAL_TIM_PWM_Start_IT>

	Thruster_Stop();
 8001700:	f000 f806 	bl	8001710 <Thruster_Stop>

}
 8001704:	bf00      	nop
 8001706:	bd80      	pop	{r7, pc}
 8001708:	200006c4 	.word	0x200006c4
 800170c:	200003c4 	.word	0x200003c4

08001710 <Thruster_Stop>:

void Thruster_Stop()
{
 8001710:	b580      	push	{r7, lr}
 8001712:	b082      	sub	sp, #8
 8001714:	af00      	add	r7, sp, #0
	int speed = 150;
 8001716:	2396      	movs	r3, #150	; 0x96
 8001718:	607b      	str	r3, [r7, #4]

	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, speed);
 800171a:	4b14      	ldr	r3, [pc, #80]	; (800176c <Thruster_Stop+0x5c>)
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	687a      	ldr	r2, [r7, #4]
 8001720:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, speed);
 8001722:	4b12      	ldr	r3, [pc, #72]	; (800176c <Thruster_Stop+0x5c>)
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	687a      	ldr	r2, [r7, #4]
 8001728:	639a      	str	r2, [r3, #56]	; 0x38
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, speed);
 800172a:	4b10      	ldr	r3, [pc, #64]	; (800176c <Thruster_Stop+0x5c>)
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	687a      	ldr	r2, [r7, #4]
 8001730:	63da      	str	r2, [r3, #60]	; 0x3c
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, speed);
 8001732:	4b0e      	ldr	r3, [pc, #56]	; (800176c <Thruster_Stop+0x5c>)
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	687a      	ldr	r2, [r7, #4]
 8001738:	641a      	str	r2, [r3, #64]	; 0x40

	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, speed);
 800173a:	4b0d      	ldr	r3, [pc, #52]	; (8001770 <Thruster_Stop+0x60>)
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	687a      	ldr	r2, [r7, #4]
 8001740:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, speed);
 8001742:	4b0b      	ldr	r3, [pc, #44]	; (8001770 <Thruster_Stop+0x60>)
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	687a      	ldr	r2, [r7, #4]
 8001748:	639a      	str	r2, [r3, #56]	; 0x38
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, speed);
 800174a:	4b09      	ldr	r3, [pc, #36]	; (8001770 <Thruster_Stop+0x60>)
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	687a      	ldr	r2, [r7, #4]
 8001750:	63da      	str	r2, [r3, #60]	; 0x3c
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, speed);
 8001752:	4b07      	ldr	r3, [pc, #28]	; (8001770 <Thruster_Stop+0x60>)
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	687a      	ldr	r2, [r7, #4]
 8001758:	641a      	str	r2, [r3, #64]	; 0x40
	HAL_Delay(4000);
 800175a:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 800175e:	f003 fc7d 	bl	800505c <HAL_Delay>
}
 8001762:	bf00      	nop
 8001764:	3708      	adds	r7, #8
 8001766:	46bd      	mov	sp, r7
 8001768:	bd80      	pop	{r7, pc}
 800176a:	bf00      	nop
 800176c:	200006c4 	.word	0x200006c4
 8001770:	200003c4 	.word	0x200003c4

08001774 <Thruster_Set_Speed>:

void Thruster_Set_Speed(int *speed)
{
 8001774:	b480      	push	{r7}
 8001776:	b083      	sub	sp, #12
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]

	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, speed[2]);//3
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	3308      	adds	r3, #8
 8001780:	681a      	ldr	r2, [r3, #0]
 8001782:	4b19      	ldr	r3, [pc, #100]	; (80017e8 <Thruster_Set_Speed+0x74>)
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, speed[0]);//1
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	681a      	ldr	r2, [r3, #0]
 800178c:	4b16      	ldr	r3, [pc, #88]	; (80017e8 <Thruster_Set_Speed+0x74>)
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	639a      	str	r2, [r3, #56]	; 0x38
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, speed[6]);//7
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	3318      	adds	r3, #24
 8001796:	681a      	ldr	r2, [r3, #0]
 8001798:	4b13      	ldr	r3, [pc, #76]	; (80017e8 <Thruster_Set_Speed+0x74>)
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	63da      	str	r2, [r3, #60]	; 0x3c
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, speed[7]);//8
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	331c      	adds	r3, #28
 80017a2:	681a      	ldr	r2, [r3, #0]
 80017a4:	4b10      	ldr	r3, [pc, #64]	; (80017e8 <Thruster_Set_Speed+0x74>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	641a      	str	r2, [r3, #64]	; 0x40

	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, speed[1]);//2
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	3304      	adds	r3, #4
 80017ae:	681a      	ldr	r2, [r3, #0]
 80017b0:	4b0e      	ldr	r3, [pc, #56]	; (80017ec <Thruster_Set_Speed+0x78>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, speed[3]);//4
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	330c      	adds	r3, #12
 80017ba:	681a      	ldr	r2, [r3, #0]
 80017bc:	4b0b      	ldr	r3, [pc, #44]	; (80017ec <Thruster_Set_Speed+0x78>)
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	639a      	str	r2, [r3, #56]	; 0x38
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, speed[4]);//5
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	3310      	adds	r3, #16
 80017c6:	681a      	ldr	r2, [r3, #0]
 80017c8:	4b08      	ldr	r3, [pc, #32]	; (80017ec <Thruster_Set_Speed+0x78>)
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	63da      	str	r2, [r3, #60]	; 0x3c
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, speed[5]);//6
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	3314      	adds	r3, #20
 80017d2:	681a      	ldr	r2, [r3, #0]
 80017d4:	4b05      	ldr	r3, [pc, #20]	; (80017ec <Thruster_Set_Speed+0x78>)
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	641a      	str	r2, [r3, #64]	; 0x40

}
 80017da:	bf00      	nop
 80017dc:	370c      	adds	r7, #12
 80017de:	46bd      	mov	sp, r7
 80017e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e4:	4770      	bx	lr
 80017e6:	bf00      	nop
 80017e8:	200006c4 	.word	0x200006c4
 80017ec:	200003c4 	.word	0x200003c4

080017f0 <Thruster_Set_Perc>:

void Thruster_Set_Perc(int *speed)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b08c      	sub	sp, #48	; 0x30
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
	int sec_speed[8];
	for(int i = 0;i<8;i++)
 80017f8:	2300      	movs	r3, #0
 80017fa:	62fb      	str	r3, [r7, #44]	; 0x2c
 80017fc:	e03e      	b.n	800187c <Thruster_Set_Perc+0x8c>
	{
		if((speed[i]<100)&&(speed[i]>-100))
 80017fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001800:	009b      	lsls	r3, r3, #2
 8001802:	687a      	ldr	r2, [r7, #4]
 8001804:	4413      	add	r3, r2
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	2b63      	cmp	r3, #99	; 0x63
 800180a:	dc2c      	bgt.n	8001866 <Thruster_Set_Perc+0x76>
 800180c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800180e:	009b      	lsls	r3, r3, #2
 8001810:	687a      	ldr	r2, [r7, #4]
 8001812:	4413      	add	r3, r2
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	f113 0f63 	cmn.w	r3, #99	; 0x63
 800181a:	db24      	blt.n	8001866 <Thruster_Set_Perc+0x76>
			sec_speed[i] = speed[i]*kpercsec+150;
 800181c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800181e:	009b      	lsls	r3, r3, #2
 8001820:	687a      	ldr	r2, [r7, #4]
 8001822:	4413      	add	r3, r2
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	4618      	mov	r0, r3
 8001828:	f7fe fe7c 	bl	8000524 <__aeabi_i2d>
 800182c:	f04f 0200 	mov.w	r2, #0
 8001830:	4b1b      	ldr	r3, [pc, #108]	; (80018a0 <Thruster_Set_Perc+0xb0>)
 8001832:	f7fe fee1 	bl	80005f8 <__aeabi_dmul>
 8001836:	4602      	mov	r2, r0
 8001838:	460b      	mov	r3, r1
 800183a:	4610      	mov	r0, r2
 800183c:	4619      	mov	r1, r3
 800183e:	a316      	add	r3, pc, #88	; (adr r3, 8001898 <Thruster_Set_Perc+0xa8>)
 8001840:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001844:	f7fe fd22 	bl	800028c <__adddf3>
 8001848:	4602      	mov	r2, r0
 800184a:	460b      	mov	r3, r1
 800184c:	4610      	mov	r0, r2
 800184e:	4619      	mov	r1, r3
 8001850:	f7ff f982 	bl	8000b58 <__aeabi_d2iz>
 8001854:	4602      	mov	r2, r0
 8001856:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001858:	009b      	lsls	r3, r3, #2
 800185a:	f107 0130 	add.w	r1, r7, #48	; 0x30
 800185e:	440b      	add	r3, r1
 8001860:	f843 2c24 	str.w	r2, [r3, #-36]
 8001864:	e007      	b.n	8001876 <Thruster_Set_Perc+0x86>
		else
			sec_speed[i] = 150;
 8001866:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001868:	009b      	lsls	r3, r3, #2
 800186a:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800186e:	4413      	add	r3, r2
 8001870:	2296      	movs	r2, #150	; 0x96
 8001872:	f843 2c24 	str.w	r2, [r3, #-36]
	for(int i = 0;i<8;i++)
 8001876:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001878:	3301      	adds	r3, #1
 800187a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800187c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800187e:	2b07      	cmp	r3, #7
 8001880:	ddbd      	ble.n	80017fe <Thruster_Set_Perc+0xe>
	}

	Thruster_Set_Speed(sec_speed);
 8001882:	f107 030c 	add.w	r3, r7, #12
 8001886:	4618      	mov	r0, r3
 8001888:	f7ff ff74 	bl	8001774 <Thruster_Set_Speed>

}
 800188c:	bf00      	nop
 800188e:	3730      	adds	r7, #48	; 0x30
 8001890:	46bd      	mov	sp, r7
 8001892:	bd80      	pop	{r7, pc}
 8001894:	f3af 8000 	nop.w
 8001898:	00000000 	.word	0x00000000
 800189c:	4062c000 	.word	0x4062c000
 80018a0:	3fe00000 	.word	0x3fe00000
 80018a4:	00000000 	.word	0x00000000

080018a8 <imu9dof>:
#define PI 3.1416f
float pitch_qs, roll_qs, yaw_qs;
extern float magX_bias, magY_bias;

void imu9dof(float* acc_in, float* gyro_in, float* mag_in, float dt, float* out)
{
 80018a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80018ac:	b09e      	sub	sp, #120	; 0x78
 80018ae:	af00      	add	r7, sp, #0
 80018b0:	6178      	str	r0, [r7, #20]
 80018b2:	6139      	str	r1, [r7, #16]
 80018b4:	60fa      	str	r2, [r7, #12]
 80018b6:	ed87 0a02 	vstr	s0, [r7, #8]
 80018ba:	607b      	str	r3, [r7, #4]
	float Q_angle = 0.001f, Q_bias = 0.003f, R_measure = 0.001f;
 80018bc:	4bd0      	ldr	r3, [pc, #832]	; (8001c00 <imu9dof+0x358>)
 80018be:	677b      	str	r3, [r7, #116]	; 0x74
 80018c0:	4bd0      	ldr	r3, [pc, #832]	; (8001c04 <imu9dof+0x35c>)
 80018c2:	673b      	str	r3, [r7, #112]	; 0x70
 80018c4:	4bce      	ldr	r3, [pc, #824]	; (8001c00 <imu9dof+0x358>)
 80018c6:	66fb      	str	r3, [r7, #108]	; 0x6c
	float Q_angle_yaw = 0.01f, Q_bias_yaw = 0.03f, R_measure_yaw = 0.001f;
 80018c8:	4bcf      	ldr	r3, [pc, #828]	; (8001c08 <imu9dof+0x360>)
 80018ca:	66bb      	str	r3, [r7, #104]	; 0x68
 80018cc:	4bcf      	ldr	r3, [pc, #828]	; (8001c0c <imu9dof+0x364>)
 80018ce:	667b      	str	r3, [r7, #100]	; 0x64
 80018d0:	4bcb      	ldr	r3, [pc, #812]	; (8001c00 <imu9dof+0x358>)
 80018d2:	663b      	str	r3, [r7, #96]	; 0x60
	static float pitch = 0.0f, roll = 0.0f, yaw = 0.0f, bias_pitch = 0.0f, bias_roll = 0.0f, bias_yaw = 0.0f;
	static float P_pitch[2][2], P_roll[2][2], P_yaw[2][2];

	// Pitch
	P_pitch[0][0] = 0.0f;
 80018d4:	4bce      	ldr	r3, [pc, #824]	; (8001c10 <imu9dof+0x368>)
 80018d6:	f04f 0200 	mov.w	r2, #0
 80018da:	601a      	str	r2, [r3, #0]
  P_pitch[0][1] = 0.0f;
 80018dc:	4bcc      	ldr	r3, [pc, #816]	; (8001c10 <imu9dof+0x368>)
 80018de:	f04f 0200 	mov.w	r2, #0
 80018e2:	605a      	str	r2, [r3, #4]
  P_pitch[1][0] = 0.0f;
 80018e4:	4bca      	ldr	r3, [pc, #808]	; (8001c10 <imu9dof+0x368>)
 80018e6:	f04f 0200 	mov.w	r2, #0
 80018ea:	609a      	str	r2, [r3, #8]
  P_pitch[1][1] = 0.0f;
 80018ec:	4bc8      	ldr	r3, [pc, #800]	; (8001c10 <imu9dof+0x368>)
 80018ee:	f04f 0200 	mov.w	r2, #0
 80018f2:	60da      	str	r2, [r3, #12]

	gyro_in[1] = -gyro_in[1] - bias_pitch;
 80018f4:	693b      	ldr	r3, [r7, #16]
 80018f6:	3304      	adds	r3, #4
 80018f8:	edd3 7a00 	vldr	s15, [r3]
 80018fc:	eeb1 7a67 	vneg.f32	s14, s15
 8001900:	4bc4      	ldr	r3, [pc, #784]	; (8001c14 <imu9dof+0x36c>)
 8001902:	edd3 7a00 	vldr	s15, [r3]
 8001906:	693b      	ldr	r3, [r7, #16]
 8001908:	3304      	adds	r3, #4
 800190a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800190e:	edc3 7a00 	vstr	s15, [r3]
	pitch += dt*gyro_in[1];
 8001912:	693b      	ldr	r3, [r7, #16]
 8001914:	3304      	adds	r3, #4
 8001916:	ed93 7a00 	vldr	s14, [r3]
 800191a:	edd7 7a02 	vldr	s15, [r7, #8]
 800191e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001922:	4bbd      	ldr	r3, [pc, #756]	; (8001c18 <imu9dof+0x370>)
 8001924:	edd3 7a00 	vldr	s15, [r3]
 8001928:	ee77 7a27 	vadd.f32	s15, s14, s15
 800192c:	4bba      	ldr	r3, [pc, #744]	; (8001c18 <imu9dof+0x370>)
 800192e:	edc3 7a00 	vstr	s15, [r3]

	P_pitch[0][0] += dt * (dt*P_pitch[1][1] - P_pitch[0][1] - P_pitch[1][0] + Q_angle);
 8001932:	4bb7      	ldr	r3, [pc, #732]	; (8001c10 <imu9dof+0x368>)
 8001934:	ed93 7a00 	vldr	s14, [r3]
 8001938:	4bb5      	ldr	r3, [pc, #724]	; (8001c10 <imu9dof+0x368>)
 800193a:	edd3 6a03 	vldr	s13, [r3, #12]
 800193e:	edd7 7a02 	vldr	s15, [r7, #8]
 8001942:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001946:	4bb2      	ldr	r3, [pc, #712]	; (8001c10 <imu9dof+0x368>)
 8001948:	edd3 7a01 	vldr	s15, [r3, #4]
 800194c:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001950:	4baf      	ldr	r3, [pc, #700]	; (8001c10 <imu9dof+0x368>)
 8001952:	edd3 7a02 	vldr	s15, [r3, #8]
 8001956:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800195a:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 800195e:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001962:	edd7 7a02 	vldr	s15, [r7, #8]
 8001966:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800196a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800196e:	4ba8      	ldr	r3, [pc, #672]	; (8001c10 <imu9dof+0x368>)
 8001970:	edc3 7a00 	vstr	s15, [r3]
	P_pitch[0][1] -= dt * P_pitch[1][1];
 8001974:	4ba6      	ldr	r3, [pc, #664]	; (8001c10 <imu9dof+0x368>)
 8001976:	ed93 7a01 	vldr	s14, [r3, #4]
 800197a:	4ba5      	ldr	r3, [pc, #660]	; (8001c10 <imu9dof+0x368>)
 800197c:	edd3 6a03 	vldr	s13, [r3, #12]
 8001980:	edd7 7a02 	vldr	s15, [r7, #8]
 8001984:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001988:	ee77 7a67 	vsub.f32	s15, s14, s15
 800198c:	4ba0      	ldr	r3, [pc, #640]	; (8001c10 <imu9dof+0x368>)
 800198e:	edc3 7a01 	vstr	s15, [r3, #4]
	P_pitch[1][0] -= dt * P_pitch[1][1];
 8001992:	4b9f      	ldr	r3, [pc, #636]	; (8001c10 <imu9dof+0x368>)
 8001994:	ed93 7a02 	vldr	s14, [r3, #8]
 8001998:	4b9d      	ldr	r3, [pc, #628]	; (8001c10 <imu9dof+0x368>)
 800199a:	edd3 6a03 	vldr	s13, [r3, #12]
 800199e:	edd7 7a02 	vldr	s15, [r7, #8]
 80019a2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80019a6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80019aa:	4b99      	ldr	r3, [pc, #612]	; (8001c10 <imu9dof+0x368>)
 80019ac:	edc3 7a02 	vstr	s15, [r3, #8]
  P_pitch[1][1] += Q_bias * dt;
 80019b0:	4b97      	ldr	r3, [pc, #604]	; (8001c10 <imu9dof+0x368>)
 80019b2:	ed93 7a03 	vldr	s14, [r3, #12]
 80019b6:	edd7 6a1c 	vldr	s13, [r7, #112]	; 0x70
 80019ba:	edd7 7a02 	vldr	s15, [r7, #8]
 80019be:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80019c2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019c6:	4b92      	ldr	r3, [pc, #584]	; (8001c10 <imu9dof+0x368>)
 80019c8:	edc3 7a03 	vstr	s15, [r3, #12]

	pitch_qs = -atan2(-acc_in[1], sqrt((acc_in[0]*acc_in[0])+(acc_in[2]*acc_in[2])))*180/PI;
 80019cc:	697b      	ldr	r3, [r7, #20]
 80019ce:	3304      	adds	r3, #4
 80019d0:	edd3 7a00 	vldr	s15, [r3]
 80019d4:	eef1 7a67 	vneg.f32	s15, s15
 80019d8:	ee17 3a90 	vmov	r3, s15
 80019dc:	4618      	mov	r0, r3
 80019de:	f7fe fdb3 	bl	8000548 <__aeabi_f2d>
 80019e2:	4682      	mov	sl, r0
 80019e4:	468b      	mov	fp, r1
 80019e6:	697b      	ldr	r3, [r7, #20]
 80019e8:	ed93 7a00 	vldr	s14, [r3]
 80019ec:	697b      	ldr	r3, [r7, #20]
 80019ee:	edd3 7a00 	vldr	s15, [r3]
 80019f2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80019f6:	697b      	ldr	r3, [r7, #20]
 80019f8:	3308      	adds	r3, #8
 80019fa:	edd3 6a00 	vldr	s13, [r3]
 80019fe:	697b      	ldr	r3, [r7, #20]
 8001a00:	3308      	adds	r3, #8
 8001a02:	edd3 7a00 	vldr	s15, [r3]
 8001a06:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a0a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a0e:	ee17 0a90 	vmov	r0, s15
 8001a12:	f7fe fd99 	bl	8000548 <__aeabi_f2d>
 8001a16:	4602      	mov	r2, r0
 8001a18:	460b      	mov	r3, r1
 8001a1a:	ec43 2b10 	vmov	d0, r2, r3
 8001a1e:	f00a f9c1 	bl	800bda4 <sqrt>
 8001a22:	eeb0 7a40 	vmov.f32	s14, s0
 8001a26:	eef0 7a60 	vmov.f32	s15, s1
 8001a2a:	eeb0 1a47 	vmov.f32	s2, s14
 8001a2e:	eef0 1a67 	vmov.f32	s3, s15
 8001a32:	ec4b ab10 	vmov	d0, sl, fp
 8001a36:	f00a f9b3 	bl	800bda0 <atan2>
 8001a3a:	ec53 2b10 	vmov	r2, r3, d0
 8001a3e:	4690      	mov	r8, r2
 8001a40:	f083 4900 	eor.w	r9, r3, #2147483648	; 0x80000000
 8001a44:	f04f 0200 	mov.w	r2, #0
 8001a48:	4b74      	ldr	r3, [pc, #464]	; (8001c1c <imu9dof+0x374>)
 8001a4a:	4640      	mov	r0, r8
 8001a4c:	4649      	mov	r1, r9
 8001a4e:	f7fe fdd3 	bl	80005f8 <__aeabi_dmul>
 8001a52:	4602      	mov	r2, r0
 8001a54:	460b      	mov	r3, r1
 8001a56:	4610      	mov	r0, r2
 8001a58:	4619      	mov	r1, r3
 8001a5a:	a367      	add	r3, pc, #412	; (adr r3, 8001bf8 <imu9dof+0x350>)
 8001a5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a60:	f7fe fef4 	bl	800084c <__aeabi_ddiv>
 8001a64:	4602      	mov	r2, r0
 8001a66:	460b      	mov	r3, r1
 8001a68:	4610      	mov	r0, r2
 8001a6a:	4619      	mov	r1, r3
 8001a6c:	f7ff f8bc 	bl	8000be8 <__aeabi_d2f>
 8001a70:	4603      	mov	r3, r0
 8001a72:	4a6b      	ldr	r2, [pc, #428]	; (8001c20 <imu9dof+0x378>)
 8001a74:	6013      	str	r3, [r2, #0]
	float y_pitch = pitch_qs - pitch;
 8001a76:	4b6a      	ldr	r3, [pc, #424]	; (8001c20 <imu9dof+0x378>)
 8001a78:	ed93 7a00 	vldr	s14, [r3]
 8001a7c:	4b66      	ldr	r3, [pc, #408]	; (8001c18 <imu9dof+0x370>)
 8001a7e:	edd3 7a00 	vldr	s15, [r3]
 8001a82:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a86:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c

	float S_pitch = P_pitch[0][0] + R_measure;
 8001a8a:	4b61      	ldr	r3, [pc, #388]	; (8001c10 <imu9dof+0x368>)
 8001a8c:	edd3 7a00 	vldr	s15, [r3]
 8001a90:	ed97 7a1b 	vldr	s14, [r7, #108]	; 0x6c
 8001a94:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a98:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58

	float K_pitch[2];
	K_pitch[0] = P_pitch[0][0] / S_pitch;
 8001a9c:	4b5c      	ldr	r3, [pc, #368]	; (8001c10 <imu9dof+0x368>)
 8001a9e:	edd3 6a00 	vldr	s13, [r3]
 8001aa2:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 8001aa6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001aaa:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
  K_pitch[1] = P_pitch[1][0] / S_pitch;
 8001aae:	4b58      	ldr	r3, [pc, #352]	; (8001c10 <imu9dof+0x368>)
 8001ab0:	edd3 6a02 	vldr	s13, [r3, #8]
 8001ab4:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 8001ab8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001abc:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c

	pitch += K_pitch[0] * y_pitch;
 8001ac0:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8001ac4:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8001ac8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001acc:	4b52      	ldr	r3, [pc, #328]	; (8001c18 <imu9dof+0x370>)
 8001ace:	edd3 7a00 	vldr	s15, [r3]
 8001ad2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ad6:	4b50      	ldr	r3, [pc, #320]	; (8001c18 <imu9dof+0x370>)
 8001ad8:	edc3 7a00 	vstr	s15, [r3]
  bias_pitch += K_pitch[1] * y_pitch;
 8001adc:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8001ae0:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8001ae4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001ae8:	4b4a      	ldr	r3, [pc, #296]	; (8001c14 <imu9dof+0x36c>)
 8001aea:	edd3 7a00 	vldr	s15, [r3]
 8001aee:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001af2:	4b48      	ldr	r3, [pc, #288]	; (8001c14 <imu9dof+0x36c>)
 8001af4:	edc3 7a00 	vstr	s15, [r3]

	float P00_temp_pitch = P_pitch[0][0];
 8001af8:	4b45      	ldr	r3, [pc, #276]	; (8001c10 <imu9dof+0x368>)
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	657b      	str	r3, [r7, #84]	; 0x54
  float P01_temp_pitch = P_pitch[0][1];
 8001afe:	4b44      	ldr	r3, [pc, #272]	; (8001c10 <imu9dof+0x368>)
 8001b00:	685b      	ldr	r3, [r3, #4]
 8001b02:	653b      	str	r3, [r7, #80]	; 0x50

  P_pitch[0][0] -= K_pitch[0] * P00_temp_pitch;
 8001b04:	4b42      	ldr	r3, [pc, #264]	; (8001c10 <imu9dof+0x368>)
 8001b06:	ed93 7a00 	vldr	s14, [r3]
 8001b0a:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 8001b0e:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8001b12:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b16:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b1a:	4b3d      	ldr	r3, [pc, #244]	; (8001c10 <imu9dof+0x368>)
 8001b1c:	edc3 7a00 	vstr	s15, [r3]
  P_pitch[0][1] -= K_pitch[0] * P01_temp_pitch;
 8001b20:	4b3b      	ldr	r3, [pc, #236]	; (8001c10 <imu9dof+0x368>)
 8001b22:	ed93 7a01 	vldr	s14, [r3, #4]
 8001b26:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 8001b2a:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 8001b2e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b32:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b36:	4b36      	ldr	r3, [pc, #216]	; (8001c10 <imu9dof+0x368>)
 8001b38:	edc3 7a01 	vstr	s15, [r3, #4]
  P_pitch[1][0] -= K_pitch[1] * P00_temp_pitch;
 8001b3c:	4b34      	ldr	r3, [pc, #208]	; (8001c10 <imu9dof+0x368>)
 8001b3e:	ed93 7a02 	vldr	s14, [r3, #8]
 8001b42:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 8001b46:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8001b4a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b4e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b52:	4b2f      	ldr	r3, [pc, #188]	; (8001c10 <imu9dof+0x368>)
 8001b54:	edc3 7a02 	vstr	s15, [r3, #8]
  P_pitch[1][1] -= K_pitch[1] * P01_temp_pitch;
 8001b58:	4b2d      	ldr	r3, [pc, #180]	; (8001c10 <imu9dof+0x368>)
 8001b5a:	ed93 7a03 	vldr	s14, [r3, #12]
 8001b5e:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 8001b62:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 8001b66:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b6a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b6e:	4b28      	ldr	r3, [pc, #160]	; (8001c10 <imu9dof+0x368>)
 8001b70:	edc3 7a03 	vstr	s15, [r3, #12]

	//Roll
	P_roll[0][0] = 0.0f;
 8001b74:	4b2b      	ldr	r3, [pc, #172]	; (8001c24 <imu9dof+0x37c>)
 8001b76:	f04f 0200 	mov.w	r2, #0
 8001b7a:	601a      	str	r2, [r3, #0]
  P_roll[0][1] = 0.0f;
 8001b7c:	4b29      	ldr	r3, [pc, #164]	; (8001c24 <imu9dof+0x37c>)
 8001b7e:	f04f 0200 	mov.w	r2, #0
 8001b82:	605a      	str	r2, [r3, #4]
  P_roll[1][0] = 0.0f;
 8001b84:	4b27      	ldr	r3, [pc, #156]	; (8001c24 <imu9dof+0x37c>)
 8001b86:	f04f 0200 	mov.w	r2, #0
 8001b8a:	609a      	str	r2, [r3, #8]
  P_roll[1][1] = 0.0f;
 8001b8c:	4b25      	ldr	r3, [pc, #148]	; (8001c24 <imu9dof+0x37c>)
 8001b8e:	f04f 0200 	mov.w	r2, #0
 8001b92:	60da      	str	r2, [r3, #12]

	gyro_in[0] = gyro_in[0] - bias_roll;
 8001b94:	693b      	ldr	r3, [r7, #16]
 8001b96:	ed93 7a00 	vldr	s14, [r3]
 8001b9a:	4b23      	ldr	r3, [pc, #140]	; (8001c28 <imu9dof+0x380>)
 8001b9c:	edd3 7a00 	vldr	s15, [r3]
 8001ba0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ba4:	693b      	ldr	r3, [r7, #16]
 8001ba6:	edc3 7a00 	vstr	s15, [r3]
	roll += dt*gyro_in[0];
 8001baa:	693b      	ldr	r3, [r7, #16]
 8001bac:	ed93 7a00 	vldr	s14, [r3]
 8001bb0:	edd7 7a02 	vldr	s15, [r7, #8]
 8001bb4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001bb8:	4b1c      	ldr	r3, [pc, #112]	; (8001c2c <imu9dof+0x384>)
 8001bba:	edd3 7a00 	vldr	s15, [r3]
 8001bbe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001bc2:	4b1a      	ldr	r3, [pc, #104]	; (8001c2c <imu9dof+0x384>)
 8001bc4:	edc3 7a00 	vstr	s15, [r3]

	P_roll[0][0] += dt * (dt*P_roll[1][1] - P_roll[0][1] - P_roll[1][0] + Q_angle);
 8001bc8:	4b16      	ldr	r3, [pc, #88]	; (8001c24 <imu9dof+0x37c>)
 8001bca:	ed93 7a00 	vldr	s14, [r3]
 8001bce:	4b15      	ldr	r3, [pc, #84]	; (8001c24 <imu9dof+0x37c>)
 8001bd0:	edd3 6a03 	vldr	s13, [r3, #12]
 8001bd4:	edd7 7a02 	vldr	s15, [r7, #8]
 8001bd8:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001bdc:	4b11      	ldr	r3, [pc, #68]	; (8001c24 <imu9dof+0x37c>)
 8001bde:	edd3 7a01 	vldr	s15, [r3, #4]
 8001be2:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001be6:	4b0f      	ldr	r3, [pc, #60]	; (8001c24 <imu9dof+0x37c>)
 8001be8:	edd3 7a02 	vldr	s15, [r3, #8]
 8001bec:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001bf0:	e01e      	b.n	8001c30 <imu9dof+0x388>
 8001bf2:	bf00      	nop
 8001bf4:	f3af 8000 	nop.w
 8001bf8:	20000000 	.word	0x20000000
 8001bfc:	400921ff 	.word	0x400921ff
 8001c00:	3a83126f 	.word	0x3a83126f
 8001c04:	3b449ba6 	.word	0x3b449ba6
 8001c08:	3c23d70a 	.word	0x3c23d70a
 8001c0c:	3cf5c28f 	.word	0x3cf5c28f
 8001c10:	20000120 	.word	0x20000120
 8001c14:	20000130 	.word	0x20000130
 8001c18:	20000134 	.word	0x20000134
 8001c1c:	40668000 	.word	0x40668000
 8001c20:	2000022c 	.word	0x2000022c
 8001c24:	20000138 	.word	0x20000138
 8001c28:	20000148 	.word	0x20000148
 8001c2c:	2000014c 	.word	0x2000014c
 8001c30:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8001c34:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001c38:	edd7 7a02 	vldr	s15, [r7, #8]
 8001c3c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c40:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c44:	4bd8      	ldr	r3, [pc, #864]	; (8001fa8 <imu9dof+0x700>)
 8001c46:	edc3 7a00 	vstr	s15, [r3]
	P_roll[0][1] -= dt * P_roll[1][1];
 8001c4a:	4bd7      	ldr	r3, [pc, #860]	; (8001fa8 <imu9dof+0x700>)
 8001c4c:	ed93 7a01 	vldr	s14, [r3, #4]
 8001c50:	4bd5      	ldr	r3, [pc, #852]	; (8001fa8 <imu9dof+0x700>)
 8001c52:	edd3 6a03 	vldr	s13, [r3, #12]
 8001c56:	edd7 7a02 	vldr	s15, [r7, #8]
 8001c5a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c5e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c62:	4bd1      	ldr	r3, [pc, #836]	; (8001fa8 <imu9dof+0x700>)
 8001c64:	edc3 7a01 	vstr	s15, [r3, #4]
	P_roll[1][0] -= dt * P_roll[1][1];
 8001c68:	4bcf      	ldr	r3, [pc, #828]	; (8001fa8 <imu9dof+0x700>)
 8001c6a:	ed93 7a02 	vldr	s14, [r3, #8]
 8001c6e:	4bce      	ldr	r3, [pc, #824]	; (8001fa8 <imu9dof+0x700>)
 8001c70:	edd3 6a03 	vldr	s13, [r3, #12]
 8001c74:	edd7 7a02 	vldr	s15, [r7, #8]
 8001c78:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c7c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c80:	4bc9      	ldr	r3, [pc, #804]	; (8001fa8 <imu9dof+0x700>)
 8001c82:	edc3 7a02 	vstr	s15, [r3, #8]
  P_roll[1][1] += Q_bias * dt;
 8001c86:	4bc8      	ldr	r3, [pc, #800]	; (8001fa8 <imu9dof+0x700>)
 8001c88:	ed93 7a03 	vldr	s14, [r3, #12]
 8001c8c:	edd7 6a1c 	vldr	s13, [r7, #112]	; 0x70
 8001c90:	edd7 7a02 	vldr	s15, [r7, #8]
 8001c94:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c98:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c9c:	4bc2      	ldr	r3, [pc, #776]	; (8001fa8 <imu9dof+0x700>)
 8001c9e:	edc3 7a03 	vstr	s15, [r3, #12]

	roll_qs = atan2(-acc_in[0], sqrt((acc_in[1]*acc_in[1])+(acc_in[2]*acc_in[2])))*180/PI;
 8001ca2:	697b      	ldr	r3, [r7, #20]
 8001ca4:	edd3 7a00 	vldr	s15, [r3]
 8001ca8:	eef1 7a67 	vneg.f32	s15, s15
 8001cac:	ee17 3a90 	vmov	r3, s15
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	f7fe fc49 	bl	8000548 <__aeabi_f2d>
 8001cb6:	4680      	mov	r8, r0
 8001cb8:	4689      	mov	r9, r1
 8001cba:	697b      	ldr	r3, [r7, #20]
 8001cbc:	3304      	adds	r3, #4
 8001cbe:	ed93 7a00 	vldr	s14, [r3]
 8001cc2:	697b      	ldr	r3, [r7, #20]
 8001cc4:	3304      	adds	r3, #4
 8001cc6:	edd3 7a00 	vldr	s15, [r3]
 8001cca:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001cce:	697b      	ldr	r3, [r7, #20]
 8001cd0:	3308      	adds	r3, #8
 8001cd2:	edd3 6a00 	vldr	s13, [r3]
 8001cd6:	697b      	ldr	r3, [r7, #20]
 8001cd8:	3308      	adds	r3, #8
 8001cda:	edd3 7a00 	vldr	s15, [r3]
 8001cde:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ce2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ce6:	ee17 0a90 	vmov	r0, s15
 8001cea:	f7fe fc2d 	bl	8000548 <__aeabi_f2d>
 8001cee:	4602      	mov	r2, r0
 8001cf0:	460b      	mov	r3, r1
 8001cf2:	ec43 2b10 	vmov	d0, r2, r3
 8001cf6:	f00a f855 	bl	800bda4 <sqrt>
 8001cfa:	eeb0 7a40 	vmov.f32	s14, s0
 8001cfe:	eef0 7a60 	vmov.f32	s15, s1
 8001d02:	eeb0 1a47 	vmov.f32	s2, s14
 8001d06:	eef0 1a67 	vmov.f32	s3, s15
 8001d0a:	ec49 8b10 	vmov	d0, r8, r9
 8001d0e:	f00a f847 	bl	800bda0 <atan2>
 8001d12:	ec51 0b10 	vmov	r0, r1, d0
 8001d16:	f04f 0200 	mov.w	r2, #0
 8001d1a:	4ba4      	ldr	r3, [pc, #656]	; (8001fac <imu9dof+0x704>)
 8001d1c:	f7fe fc6c 	bl	80005f8 <__aeabi_dmul>
 8001d20:	4602      	mov	r2, r0
 8001d22:	460b      	mov	r3, r1
 8001d24:	4610      	mov	r0, r2
 8001d26:	4619      	mov	r1, r3
 8001d28:	a39d      	add	r3, pc, #628	; (adr r3, 8001fa0 <imu9dof+0x6f8>)
 8001d2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d2e:	f7fe fd8d 	bl	800084c <__aeabi_ddiv>
 8001d32:	4602      	mov	r2, r0
 8001d34:	460b      	mov	r3, r1
 8001d36:	4610      	mov	r0, r2
 8001d38:	4619      	mov	r1, r3
 8001d3a:	f7fe ff55 	bl	8000be8 <__aeabi_d2f>
 8001d3e:	4603      	mov	r3, r0
 8001d40:	4a9b      	ldr	r2, [pc, #620]	; (8001fb0 <imu9dof+0x708>)
 8001d42:	6013      	str	r3, [r2, #0]
	float y_roll = roll_qs - roll;
 8001d44:	4b9a      	ldr	r3, [pc, #616]	; (8001fb0 <imu9dof+0x708>)
 8001d46:	ed93 7a00 	vldr	s14, [r3]
 8001d4a:	4b9a      	ldr	r3, [pc, #616]	; (8001fb4 <imu9dof+0x70c>)
 8001d4c:	edd3 7a00 	vldr	s15, [r3]
 8001d50:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d54:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c

	float S_roll = P_roll[0][0] + R_measure;
 8001d58:	4b93      	ldr	r3, [pc, #588]	; (8001fa8 <imu9dof+0x700>)
 8001d5a:	edd3 7a00 	vldr	s15, [r3]
 8001d5e:	ed97 7a1b 	vldr	s14, [r7, #108]	; 0x6c
 8001d62:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d66:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48

	float K_roll[2];
	K_roll[0] = P_roll[0][0] / S_roll;
 8001d6a:	4b8f      	ldr	r3, [pc, #572]	; (8001fa8 <imu9dof+0x700>)
 8001d6c:	edd3 6a00 	vldr	s13, [r3]
 8001d70:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8001d74:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001d78:	edc7 7a08 	vstr	s15, [r7, #32]
  K_roll[1] = P_roll[1][0] / S_roll;
 8001d7c:	4b8a      	ldr	r3, [pc, #552]	; (8001fa8 <imu9dof+0x700>)
 8001d7e:	edd3 6a02 	vldr	s13, [r3, #8]
 8001d82:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8001d86:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001d8a:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

	roll += K_roll[0] * y_roll;
 8001d8e:	ed97 7a08 	vldr	s14, [r7, #32]
 8001d92:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 8001d96:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001d9a:	4b86      	ldr	r3, [pc, #536]	; (8001fb4 <imu9dof+0x70c>)
 8001d9c:	edd3 7a00 	vldr	s15, [r3]
 8001da0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001da4:	4b83      	ldr	r3, [pc, #524]	; (8001fb4 <imu9dof+0x70c>)
 8001da6:	edc3 7a00 	vstr	s15, [r3]
  bias_roll += K_roll[1] * y_roll;
 8001daa:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8001dae:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 8001db2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001db6:	4b80      	ldr	r3, [pc, #512]	; (8001fb8 <imu9dof+0x710>)
 8001db8:	edd3 7a00 	vldr	s15, [r3]
 8001dbc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001dc0:	4b7d      	ldr	r3, [pc, #500]	; (8001fb8 <imu9dof+0x710>)
 8001dc2:	edc3 7a00 	vstr	s15, [r3]

	float P00_temp_roll = P_roll[0][0];
 8001dc6:	4b78      	ldr	r3, [pc, #480]	; (8001fa8 <imu9dof+0x700>)
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	647b      	str	r3, [r7, #68]	; 0x44
  float P01_temp_roll = P_roll[0][1];
 8001dcc:	4b76      	ldr	r3, [pc, #472]	; (8001fa8 <imu9dof+0x700>)
 8001dce:	685b      	ldr	r3, [r3, #4]
 8001dd0:	643b      	str	r3, [r7, #64]	; 0x40

  P_roll[0][0] -= K_roll[0] * P00_temp_roll;
 8001dd2:	4b75      	ldr	r3, [pc, #468]	; (8001fa8 <imu9dof+0x700>)
 8001dd4:	ed93 7a00 	vldr	s14, [r3]
 8001dd8:	edd7 6a08 	vldr	s13, [r7, #32]
 8001ddc:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001de0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001de4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001de8:	4b6f      	ldr	r3, [pc, #444]	; (8001fa8 <imu9dof+0x700>)
 8001dea:	edc3 7a00 	vstr	s15, [r3]
  P_roll[0][1] -= K_roll[0] * P01_temp_roll;
 8001dee:	4b6e      	ldr	r3, [pc, #440]	; (8001fa8 <imu9dof+0x700>)
 8001df0:	ed93 7a01 	vldr	s14, [r3, #4]
 8001df4:	edd7 6a08 	vldr	s13, [r7, #32]
 8001df8:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8001dfc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e00:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e04:	4b68      	ldr	r3, [pc, #416]	; (8001fa8 <imu9dof+0x700>)
 8001e06:	edc3 7a01 	vstr	s15, [r3, #4]
  P_roll[1][0] -= K_roll[1] * P00_temp_roll;
 8001e0a:	4b67      	ldr	r3, [pc, #412]	; (8001fa8 <imu9dof+0x700>)
 8001e0c:	ed93 7a02 	vldr	s14, [r3, #8]
 8001e10:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8001e14:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001e18:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e1c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e20:	4b61      	ldr	r3, [pc, #388]	; (8001fa8 <imu9dof+0x700>)
 8001e22:	edc3 7a02 	vstr	s15, [r3, #8]
  P_roll[1][1] -= K_roll[1] * P01_temp_roll;
 8001e26:	4b60      	ldr	r3, [pc, #384]	; (8001fa8 <imu9dof+0x700>)
 8001e28:	ed93 7a03 	vldr	s14, [r3, #12]
 8001e2c:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8001e30:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8001e34:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e38:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e3c:	4b5a      	ldr	r3, [pc, #360]	; (8001fa8 <imu9dof+0x700>)
 8001e3e:	edc3 7a03 	vstr	s15, [r3, #12]

	//Yaw

	P_yaw[0][0] = 0.0f;
 8001e42:	4b5e      	ldr	r3, [pc, #376]	; (8001fbc <imu9dof+0x714>)
 8001e44:	f04f 0200 	mov.w	r2, #0
 8001e48:	601a      	str	r2, [r3, #0]
  P_yaw[0][1] = 0.0f;
 8001e4a:	4b5c      	ldr	r3, [pc, #368]	; (8001fbc <imu9dof+0x714>)
 8001e4c:	f04f 0200 	mov.w	r2, #0
 8001e50:	605a      	str	r2, [r3, #4]
  P_yaw[1][0] = 0.0f;
 8001e52:	4b5a      	ldr	r3, [pc, #360]	; (8001fbc <imu9dof+0x714>)
 8001e54:	f04f 0200 	mov.w	r2, #0
 8001e58:	609a      	str	r2, [r3, #8]
  P_yaw[1][1] = 0.0f;
 8001e5a:	4b58      	ldr	r3, [pc, #352]	; (8001fbc <imu9dof+0x714>)
 8001e5c:	f04f 0200 	mov.w	r2, #0
 8001e60:	60da      	str	r2, [r3, #12]

	gyro_in[2] = -gyro_in[2] - bias_yaw;
 8001e62:	693b      	ldr	r3, [r7, #16]
 8001e64:	3308      	adds	r3, #8
 8001e66:	edd3 7a00 	vldr	s15, [r3]
 8001e6a:	eeb1 7a67 	vneg.f32	s14, s15
 8001e6e:	4b54      	ldr	r3, [pc, #336]	; (8001fc0 <imu9dof+0x718>)
 8001e70:	edd3 7a00 	vldr	s15, [r3]
 8001e74:	693b      	ldr	r3, [r7, #16]
 8001e76:	3308      	adds	r3, #8
 8001e78:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e7c:	edc3 7a00 	vstr	s15, [r3]
	yaw += dt*gyro_in[2];
 8001e80:	693b      	ldr	r3, [r7, #16]
 8001e82:	3308      	adds	r3, #8
 8001e84:	ed93 7a00 	vldr	s14, [r3]
 8001e88:	edd7 7a02 	vldr	s15, [r7, #8]
 8001e8c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001e90:	4b4c      	ldr	r3, [pc, #304]	; (8001fc4 <imu9dof+0x71c>)
 8001e92:	edd3 7a00 	vldr	s15, [r3]
 8001e96:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e9a:	4b4a      	ldr	r3, [pc, #296]	; (8001fc4 <imu9dof+0x71c>)
 8001e9c:	edc3 7a00 	vstr	s15, [r3]

	P_yaw[0][0] += dt * (dt*P_yaw[1][1] - P_yaw[0][1] - P_yaw[1][0] + Q_angle_yaw);
 8001ea0:	4b46      	ldr	r3, [pc, #280]	; (8001fbc <imu9dof+0x714>)
 8001ea2:	ed93 7a00 	vldr	s14, [r3]
 8001ea6:	4b45      	ldr	r3, [pc, #276]	; (8001fbc <imu9dof+0x714>)
 8001ea8:	edd3 6a03 	vldr	s13, [r3, #12]
 8001eac:	edd7 7a02 	vldr	s15, [r7, #8]
 8001eb0:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001eb4:	4b41      	ldr	r3, [pc, #260]	; (8001fbc <imu9dof+0x714>)
 8001eb6:	edd3 7a01 	vldr	s15, [r3, #4]
 8001eba:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001ebe:	4b3f      	ldr	r3, [pc, #252]	; (8001fbc <imu9dof+0x714>)
 8001ec0:	edd3 7a02 	vldr	s15, [r3, #8]
 8001ec4:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001ec8:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8001ecc:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001ed0:	edd7 7a02 	vldr	s15, [r7, #8]
 8001ed4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ed8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001edc:	4b37      	ldr	r3, [pc, #220]	; (8001fbc <imu9dof+0x714>)
 8001ede:	edc3 7a00 	vstr	s15, [r3]
	P_yaw[0][1] -= dt * P_yaw[1][1];
 8001ee2:	4b36      	ldr	r3, [pc, #216]	; (8001fbc <imu9dof+0x714>)
 8001ee4:	ed93 7a01 	vldr	s14, [r3, #4]
 8001ee8:	4b34      	ldr	r3, [pc, #208]	; (8001fbc <imu9dof+0x714>)
 8001eea:	edd3 6a03 	vldr	s13, [r3, #12]
 8001eee:	edd7 7a02 	vldr	s15, [r7, #8]
 8001ef2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ef6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001efa:	4b30      	ldr	r3, [pc, #192]	; (8001fbc <imu9dof+0x714>)
 8001efc:	edc3 7a01 	vstr	s15, [r3, #4]
	P_yaw[1][0] -= dt * P_yaw[1][1];
 8001f00:	4b2e      	ldr	r3, [pc, #184]	; (8001fbc <imu9dof+0x714>)
 8001f02:	ed93 7a02 	vldr	s14, [r3, #8]
 8001f06:	4b2d      	ldr	r3, [pc, #180]	; (8001fbc <imu9dof+0x714>)
 8001f08:	edd3 6a03 	vldr	s13, [r3, #12]
 8001f0c:	edd7 7a02 	vldr	s15, [r7, #8]
 8001f10:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f14:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f18:	4b28      	ldr	r3, [pc, #160]	; (8001fbc <imu9dof+0x714>)
 8001f1a:	edc3 7a02 	vstr	s15, [r3, #8]
  P_yaw[1][1] += Q_bias_yaw * dt;
 8001f1e:	4b27      	ldr	r3, [pc, #156]	; (8001fbc <imu9dof+0x714>)
 8001f20:	ed93 7a03 	vldr	s14, [r3, #12]
 8001f24:	edd7 6a19 	vldr	s13, [r7, #100]	; 0x64
 8001f28:	edd7 7a02 	vldr	s15, [r7, #8]
 8001f2c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f30:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f34:	4b21      	ldr	r3, [pc, #132]	; (8001fbc <imu9dof+0x714>)
 8001f36:	edc3 7a03 	vstr	s15, [r3, #12]

	yaw_qs = -atan2(mag_in[0] - magX_bias,mag_in[1] - magY_bias)*180/PI;
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	ed93 7a00 	vldr	s14, [r3]
 8001f40:	4b21      	ldr	r3, [pc, #132]	; (8001fc8 <imu9dof+0x720>)
 8001f42:	edd3 7a00 	vldr	s15, [r3]
 8001f46:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f4a:	ee17 0a90 	vmov	r0, s15
 8001f4e:	f7fe fafb 	bl	8000548 <__aeabi_f2d>
 8001f52:	4680      	mov	r8, r0
 8001f54:	4689      	mov	r9, r1
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	3304      	adds	r3, #4
 8001f5a:	ed93 7a00 	vldr	s14, [r3]
 8001f5e:	4b1b      	ldr	r3, [pc, #108]	; (8001fcc <imu9dof+0x724>)
 8001f60:	edd3 7a00 	vldr	s15, [r3]
 8001f64:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f68:	ee17 0a90 	vmov	r0, s15
 8001f6c:	f7fe faec 	bl	8000548 <__aeabi_f2d>
 8001f70:	4602      	mov	r2, r0
 8001f72:	460b      	mov	r3, r1
 8001f74:	ec43 2b11 	vmov	d1, r2, r3
 8001f78:	ec49 8b10 	vmov	d0, r8, r9
 8001f7c:	f009 ff10 	bl	800bda0 <atan2>
 8001f80:	ec53 2b10 	vmov	r2, r3, d0
 8001f84:	4614      	mov	r4, r2
 8001f86:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8001f8a:	f04f 0200 	mov.w	r2, #0
 8001f8e:	4b07      	ldr	r3, [pc, #28]	; (8001fac <imu9dof+0x704>)
 8001f90:	4620      	mov	r0, r4
 8001f92:	4629      	mov	r1, r5
 8001f94:	f7fe fb30 	bl	80005f8 <__aeabi_dmul>
 8001f98:	4602      	mov	r2, r0
 8001f9a:	e019      	b.n	8001fd0 <imu9dof+0x728>
 8001f9c:	f3af 8000 	nop.w
 8001fa0:	20000000 	.word	0x20000000
 8001fa4:	400921ff 	.word	0x400921ff
 8001fa8:	20000138 	.word	0x20000138
 8001fac:	40668000 	.word	0x40668000
 8001fb0:	20000230 	.word	0x20000230
 8001fb4:	2000014c 	.word	0x2000014c
 8001fb8:	20000148 	.word	0x20000148
 8001fbc:	20000150 	.word	0x20000150
 8001fc0:	20000160 	.word	0x20000160
 8001fc4:	20000164 	.word	0x20000164
 8001fc8:	20000a9c 	.word	0x20000a9c
 8001fcc:	20000610 	.word	0x20000610
 8001fd0:	460b      	mov	r3, r1
 8001fd2:	4610      	mov	r0, r2
 8001fd4:	4619      	mov	r1, r3
 8001fd6:	a36b      	add	r3, pc, #428	; (adr r3, 8002184 <imu9dof+0x8dc>)
 8001fd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fdc:	f7fe fc36 	bl	800084c <__aeabi_ddiv>
 8001fe0:	4602      	mov	r2, r0
 8001fe2:	460b      	mov	r3, r1
 8001fe4:	4610      	mov	r0, r2
 8001fe6:	4619      	mov	r1, r3
 8001fe8:	f7fe fdfe 	bl	8000be8 <__aeabi_d2f>
 8001fec:	4603      	mov	r3, r0
 8001fee:	4a5e      	ldr	r2, [pc, #376]	; (8002168 <imu9dof+0x8c0>)
 8001ff0:	6013      	str	r3, [r2, #0]
	if (yaw_qs < 0)
 8001ff2:	4b5d      	ldr	r3, [pc, #372]	; (8002168 <imu9dof+0x8c0>)
 8001ff4:	edd3 7a00 	vldr	s15, [r3]
 8001ff8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001ffc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002000:	d50a      	bpl.n	8002018 <imu9dof+0x770>
	{
		yaw_qs += 360;
 8002002:	4b59      	ldr	r3, [pc, #356]	; (8002168 <imu9dof+0x8c0>)
 8002004:	edd3 7a00 	vldr	s15, [r3]
 8002008:	ed9f 7a58 	vldr	s14, [pc, #352]	; 800216c <imu9dof+0x8c4>
 800200c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002010:	4b55      	ldr	r3, [pc, #340]	; (8002168 <imu9dof+0x8c0>)
 8002012:	edc3 7a00 	vstr	s15, [r3]
 8002016:	e013      	b.n	8002040 <imu9dof+0x798>
	} else if (yaw_qs > 360)
 8002018:	4b53      	ldr	r3, [pc, #332]	; (8002168 <imu9dof+0x8c0>)
 800201a:	edd3 7a00 	vldr	s15, [r3]
 800201e:	ed9f 7a53 	vldr	s14, [pc, #332]	; 800216c <imu9dof+0x8c4>
 8002022:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002026:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800202a:	dd09      	ble.n	8002040 <imu9dof+0x798>
	{
		yaw_qs -= 360;
 800202c:	4b4e      	ldr	r3, [pc, #312]	; (8002168 <imu9dof+0x8c0>)
 800202e:	edd3 7a00 	vldr	s15, [r3]
 8002032:	ed9f 7a4e 	vldr	s14, [pc, #312]	; 800216c <imu9dof+0x8c4>
 8002036:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800203a:	4b4b      	ldr	r3, [pc, #300]	; (8002168 <imu9dof+0x8c0>)
 800203c:	edc3 7a00 	vstr	s15, [r3]
	}
	float y = yaw_qs - yaw;
 8002040:	4b49      	ldr	r3, [pc, #292]	; (8002168 <imu9dof+0x8c0>)
 8002042:	ed93 7a00 	vldr	s14, [r3]
 8002046:	4b4a      	ldr	r3, [pc, #296]	; (8002170 <imu9dof+0x8c8>)
 8002048:	edd3 7a00 	vldr	s15, [r3]
 800204c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002050:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

	float S_yaw = P_yaw[0][0] + R_measure_yaw;
 8002054:	4b47      	ldr	r3, [pc, #284]	; (8002174 <imu9dof+0x8cc>)
 8002056:	edd3 7a00 	vldr	s15, [r3]
 800205a:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 800205e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002062:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38

	float K_yaw[2];
	K_yaw[0] = P_yaw[0][0] / S_yaw;
 8002066:	4b43      	ldr	r3, [pc, #268]	; (8002174 <imu9dof+0x8cc>)
 8002068:	edd3 6a00 	vldr	s13, [r3]
 800206c:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8002070:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002074:	edc7 7a06 	vstr	s15, [r7, #24]
  K_yaw[1] = P_yaw[1][0] / S_yaw;
 8002078:	4b3e      	ldr	r3, [pc, #248]	; (8002174 <imu9dof+0x8cc>)
 800207a:	edd3 6a02 	vldr	s13, [r3, #8]
 800207e:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8002082:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002086:	edc7 7a07 	vstr	s15, [r7, #28]

	yaw += K_yaw[0] * y;
 800208a:	ed97 7a06 	vldr	s14, [r7, #24]
 800208e:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8002092:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002096:	4b36      	ldr	r3, [pc, #216]	; (8002170 <imu9dof+0x8c8>)
 8002098:	edd3 7a00 	vldr	s15, [r3]
 800209c:	ee77 7a27 	vadd.f32	s15, s14, s15
 80020a0:	4b33      	ldr	r3, [pc, #204]	; (8002170 <imu9dof+0x8c8>)
 80020a2:	edc3 7a00 	vstr	s15, [r3]
  bias_yaw += K_yaw[1] * y;
 80020a6:	ed97 7a07 	vldr	s14, [r7, #28]
 80020aa:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 80020ae:	ee27 7a27 	vmul.f32	s14, s14, s15
 80020b2:	4b31      	ldr	r3, [pc, #196]	; (8002178 <imu9dof+0x8d0>)
 80020b4:	edd3 7a00 	vldr	s15, [r3]
 80020b8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80020bc:	4b2e      	ldr	r3, [pc, #184]	; (8002178 <imu9dof+0x8d0>)
 80020be:	edc3 7a00 	vstr	s15, [r3]

	float P00_temp_yaw = P_yaw[0][0];
 80020c2:	4b2c      	ldr	r3, [pc, #176]	; (8002174 <imu9dof+0x8cc>)
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	637b      	str	r3, [r7, #52]	; 0x34
  float P01_temp_yaw = P_yaw[0][1];
 80020c8:	4b2a      	ldr	r3, [pc, #168]	; (8002174 <imu9dof+0x8cc>)
 80020ca:	685b      	ldr	r3, [r3, #4]
 80020cc:	633b      	str	r3, [r7, #48]	; 0x30

  P_yaw[0][0] -= K_yaw[0] * P00_temp_yaw;
 80020ce:	4b29      	ldr	r3, [pc, #164]	; (8002174 <imu9dof+0x8cc>)
 80020d0:	ed93 7a00 	vldr	s14, [r3]
 80020d4:	edd7 6a06 	vldr	s13, [r7, #24]
 80020d8:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 80020dc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80020e0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80020e4:	4b23      	ldr	r3, [pc, #140]	; (8002174 <imu9dof+0x8cc>)
 80020e6:	edc3 7a00 	vstr	s15, [r3]
  P_yaw[0][1] -= K_yaw[0] * P01_temp_yaw;
 80020ea:	4b22      	ldr	r3, [pc, #136]	; (8002174 <imu9dof+0x8cc>)
 80020ec:	ed93 7a01 	vldr	s14, [r3, #4]
 80020f0:	edd7 6a06 	vldr	s13, [r7, #24]
 80020f4:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80020f8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80020fc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002100:	4b1c      	ldr	r3, [pc, #112]	; (8002174 <imu9dof+0x8cc>)
 8002102:	edc3 7a01 	vstr	s15, [r3, #4]
  P_yaw[1][0] -= K_yaw[1] * P00_temp_yaw;
 8002106:	4b1b      	ldr	r3, [pc, #108]	; (8002174 <imu9dof+0x8cc>)
 8002108:	ed93 7a02 	vldr	s14, [r3, #8]
 800210c:	edd7 6a07 	vldr	s13, [r7, #28]
 8002110:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8002114:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002118:	ee77 7a67 	vsub.f32	s15, s14, s15
 800211c:	4b15      	ldr	r3, [pc, #84]	; (8002174 <imu9dof+0x8cc>)
 800211e:	edc3 7a02 	vstr	s15, [r3, #8]
  P_yaw[1][1] -= K_yaw[1] * P01_temp_yaw;
 8002122:	4b14      	ldr	r3, [pc, #80]	; (8002174 <imu9dof+0x8cc>)
 8002124:	ed93 7a03 	vldr	s14, [r3, #12]
 8002128:	edd7 6a07 	vldr	s13, [r7, #28]
 800212c:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8002130:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002134:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002138:	4b0e      	ldr	r3, [pc, #56]	; (8002174 <imu9dof+0x8cc>)
 800213a:	edc3 7a03 	vstr	s15, [r3, #12]

	out[0] = pitch;
 800213e:	4b0f      	ldr	r3, [pc, #60]	; (800217c <imu9dof+0x8d4>)
 8002140:	681a      	ldr	r2, [r3, #0]
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	601a      	str	r2, [r3, #0]
	out[1] = roll;
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	3304      	adds	r3, #4
 800214a:	4a0d      	ldr	r2, [pc, #52]	; (8002180 <imu9dof+0x8d8>)
 800214c:	6812      	ldr	r2, [r2, #0]
 800214e:	601a      	str	r2, [r3, #0]
	out[2] = yaw;
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	3308      	adds	r3, #8
 8002154:	4a06      	ldr	r2, [pc, #24]	; (8002170 <imu9dof+0x8c8>)
 8002156:	6812      	ldr	r2, [r2, #0]
 8002158:	601a      	str	r2, [r3, #0]
}
 800215a:	bf00      	nop
 800215c:	3778      	adds	r7, #120	; 0x78
 800215e:	46bd      	mov	sp, r7
 8002160:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002164:	f3af 8000 	nop.w
 8002168:	20000228 	.word	0x20000228
 800216c:	43b40000 	.word	0x43b40000
 8002170:	20000164 	.word	0x20000164
 8002174:	20000150 	.word	0x20000150
 8002178:	20000160 	.word	0x20000160
 800217c:	20000134 	.word	0x20000134
 8002180:	2000014c 	.word	0x2000014c
 8002184:	20000000 	.word	0x20000000
 8002188:	400921ff 	.word	0x400921ff

0800218c <l3gd20_sendbyte>:
extern SPI_HandleTypeDef hspi1;


//Gui nhan byte qua spi1
uint8_t l3gd20_sendbyte(uint8_t Byte)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	b086      	sub	sp, #24
 8002190:	af02      	add	r7, sp, #8
 8002192:	4603      	mov	r3, r0
 8002194:	71fb      	strb	r3, [r7, #7]
  uint8_t receivedbyte = 0;
 8002196:	2300      	movs	r3, #0
 8002198:	73fb      	strb	r3, [r7, #15]
  HAL_SPI_TransmitReceive(&hspi1, (uint8_t*) &Byte, (uint8_t*) &receivedbyte, 1, SPI_Timeout); 
 800219a:	f107 020f 	add.w	r2, r7, #15
 800219e:	1df9      	adds	r1, r7, #7
 80021a0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80021a4:	9300      	str	r3, [sp, #0]
 80021a6:	2301      	movs	r3, #1
 80021a8:	4803      	ldr	r0, [pc, #12]	; (80021b8 <l3gd20_sendbyte+0x2c>)
 80021aa:	f007 f810 	bl	80091ce <HAL_SPI_TransmitReceive>
  return receivedbyte;
 80021ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80021b0:	4618      	mov	r0, r3
 80021b2:	3710      	adds	r7, #16
 80021b4:	46bd      	mov	sp, r7
 80021b6:	bd80      	pop	{r7, pc}
 80021b8:	20000660 	.word	0x20000660

080021bc <l3gd20_write>:

//Gui byte cho l3gd20
void l3gd20_write(uint8_t* pBuffer, uint8_t WriteAddr, uint16_t NumByteToWrite)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	b082      	sub	sp, #8
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
 80021c4:	460b      	mov	r3, r1
 80021c6:	70fb      	strb	r3, [r7, #3]
 80021c8:	4613      	mov	r3, r2
 80021ca:	803b      	strh	r3, [r7, #0]
  if(NumByteToWrite > 0x01)
 80021cc:	883b      	ldrh	r3, [r7, #0]
 80021ce:	2b01      	cmp	r3, #1
 80021d0:	d903      	bls.n	80021da <l3gd20_write+0x1e>
  {
    WriteAddr |= (uint8_t)0x40;
 80021d2:	78fb      	ldrb	r3, [r7, #3]
 80021d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80021d8:	70fb      	strb	r3, [r7, #3]
  }
  spi_enable;
 80021da:	2200      	movs	r2, #0
 80021dc:	2108      	movs	r1, #8
 80021de:	480f      	ldr	r0, [pc, #60]	; (800221c <l3gd20_write+0x60>)
 80021e0:	f004 fa20 	bl	8006624 <HAL_GPIO_WritePin>
  l3gd20_sendbyte(WriteAddr);
 80021e4:	78fb      	ldrb	r3, [r7, #3]
 80021e6:	4618      	mov	r0, r3
 80021e8:	f7ff ffd0 	bl	800218c <l3gd20_sendbyte>
  
  while(NumByteToWrite >= 0x01)
 80021ec:	e00a      	b.n	8002204 <l3gd20_write+0x48>
  {
    l3gd20_sendbyte(*pBuffer);
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	781b      	ldrb	r3, [r3, #0]
 80021f2:	4618      	mov	r0, r3
 80021f4:	f7ff ffca 	bl	800218c <l3gd20_sendbyte>
    NumByteToWrite--;
 80021f8:	883b      	ldrh	r3, [r7, #0]
 80021fa:	3b01      	subs	r3, #1
 80021fc:	803b      	strh	r3, [r7, #0]
    pBuffer++;
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	3301      	adds	r3, #1
 8002202:	607b      	str	r3, [r7, #4]
  while(NumByteToWrite >= 0x01)
 8002204:	883b      	ldrh	r3, [r7, #0]
 8002206:	2b00      	cmp	r3, #0
 8002208:	d1f1      	bne.n	80021ee <l3gd20_write+0x32>
  }  
  spi_disable;
 800220a:	2201      	movs	r2, #1
 800220c:	2108      	movs	r1, #8
 800220e:	4803      	ldr	r0, [pc, #12]	; (800221c <l3gd20_write+0x60>)
 8002210:	f004 fa08 	bl	8006624 <HAL_GPIO_WritePin>

}
 8002214:	bf00      	nop
 8002216:	3708      	adds	r7, #8
 8002218:	46bd      	mov	sp, r7
 800221a:	bd80      	pop	{r7, pc}
 800221c:	48001000 	.word	0x48001000

08002220 <l3gd20_read>:

//Doc byte tu l3gd20
void l3gd20_read(uint8_t* pBuffer, uint8_t ReadAddr, uint16_t NumByteToRead)
{  
 8002220:	b580      	push	{r7, lr}
 8002222:	b082      	sub	sp, #8
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]
 8002228:	460b      	mov	r3, r1
 800222a:	70fb      	strb	r3, [r7, #3]
 800222c:	4613      	mov	r3, r2
 800222e:	803b      	strh	r3, [r7, #0]
  if(NumByteToRead > 0x01)
 8002230:	883b      	ldrh	r3, [r7, #0]
 8002232:	2b01      	cmp	r3, #1
 8002234:	d904      	bls.n	8002240 <l3gd20_read+0x20>
  {
    ReadAddr |= (uint8_t)((uint8_t)0x80| (uint8_t)0x40);
 8002236:	78fb      	ldrb	r3, [r7, #3]
 8002238:	f063 033f 	orn	r3, r3, #63	; 0x3f
 800223c:	70fb      	strb	r3, [r7, #3]
 800223e:	e003      	b.n	8002248 <l3gd20_read+0x28>
  }
  else
  {
    ReadAddr |= (uint8_t)0x80;
 8002240:	78fb      	ldrb	r3, [r7, #3]
 8002242:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002246:	70fb      	strb	r3, [r7, #3]
  }
	
  spi_enable;
 8002248:	2200      	movs	r2, #0
 800224a:	2108      	movs	r1, #8
 800224c:	4810      	ldr	r0, [pc, #64]	; (8002290 <l3gd20_read+0x70>)
 800224e:	f004 f9e9 	bl	8006624 <HAL_GPIO_WritePin>
  l3gd20_sendbyte(ReadAddr);
 8002252:	78fb      	ldrb	r3, [r7, #3]
 8002254:	4618      	mov	r0, r3
 8002256:	f7ff ff99 	bl	800218c <l3gd20_sendbyte>
  
  while(NumByteToRead > 0x00)
 800225a:	e00c      	b.n	8002276 <l3gd20_read+0x56>
  {
    /* Send dummy byte (0x00) to generate the SPI clock to GYROSCOPE (Slave device) */
    *pBuffer = l3gd20_sendbyte((uint8_t)0x00);
 800225c:	2000      	movs	r0, #0
 800225e:	f7ff ff95 	bl	800218c <l3gd20_sendbyte>
 8002262:	4603      	mov	r3, r0
 8002264:	461a      	mov	r2, r3
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	701a      	strb	r2, [r3, #0]
    NumByteToRead--;
 800226a:	883b      	ldrh	r3, [r7, #0]
 800226c:	3b01      	subs	r3, #1
 800226e:	803b      	strh	r3, [r7, #0]
    pBuffer++;
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	3301      	adds	r3, #1
 8002274:	607b      	str	r3, [r7, #4]
  while(NumByteToRead > 0x00)
 8002276:	883b      	ldrh	r3, [r7, #0]
 8002278:	2b00      	cmp	r3, #0
 800227a:	d1ef      	bne.n	800225c <l3gd20_read+0x3c>
  }
  
  /* Set chip select High at the end of the transmission */ 
  spi_disable;
 800227c:	2201      	movs	r2, #1
 800227e:	2108      	movs	r1, #8
 8002280:	4803      	ldr	r0, [pc, #12]	; (8002290 <l3gd20_read+0x70>)
 8002282:	f004 f9cf 	bl	8006624 <HAL_GPIO_WritePin>
}
 8002286:	bf00      	nop
 8002288:	3708      	adds	r7, #8
 800228a:	46bd      	mov	sp, r7
 800228c:	bd80      	pop	{r7, pc}
 800228e:	bf00      	nop
 8002290:	48001000 	.word	0x48001000

08002294 <l3gd20_init>:

//Cau hinh co ban cho l3gd20
void l3gd20_init(void)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	b082      	sub	sp, #8
 8002298:	af00      	add	r7, sp, #0
	uint8_t ctrl1, ctrl2, ctrl3, ctrl4, ctrl5;
	
	//Mode select
	ctrl1 = 0X3F; //95Hz, Cut-off 25, normal mode, enable xyz, 0b00111111
 800229a:	233f      	movs	r3, #63	; 0x3f
 800229c:	71fb      	strb	r3, [r7, #7]
	
	//High pass config
	ctrl2 = 0X00; // Normal mode res, Cut-off 0Hz
 800229e:	2300      	movs	r3, #0
 80022a0:	71bb      	strb	r3, [r7, #6]
	
	//Disable interrupt
	ctrl3 = 0X00;
 80022a2:	2300      	movs	r3, #0
 80022a4:	717b      	strb	r3, [r7, #5]
	
	//Data mode
	ctrl4 = 0X10; //Continuos update, LSB, 500dps, 4-wire spi
 80022a6:	2310      	movs	r3, #16
 80022a8:	713b      	strb	r3, [r7, #4]
	
	//Enable
	ctrl5 = 0X10;	
 80022aa:	2310      	movs	r3, #16
 80022ac:	70fb      	strb	r3, [r7, #3]
	l3gd20_write(&ctrl1, 0x20, 1); //Control register 1
 80022ae:	1dfb      	adds	r3, r7, #7
 80022b0:	2201      	movs	r2, #1
 80022b2:	2120      	movs	r1, #32
 80022b4:	4618      	mov	r0, r3
 80022b6:	f7ff ff81 	bl	80021bc <l3gd20_write>
	l3gd20_write(&ctrl2, 0x21, 1); //Control register 2
 80022ba:	1dbb      	adds	r3, r7, #6
 80022bc:	2201      	movs	r2, #1
 80022be:	2121      	movs	r1, #33	; 0x21
 80022c0:	4618      	mov	r0, r3
 80022c2:	f7ff ff7b 	bl	80021bc <l3gd20_write>
	l3gd20_write(&ctrl3, 0x22, 1); //Control register 3
 80022c6:	1d7b      	adds	r3, r7, #5
 80022c8:	2201      	movs	r2, #1
 80022ca:	2122      	movs	r1, #34	; 0x22
 80022cc:	4618      	mov	r0, r3
 80022ce:	f7ff ff75 	bl	80021bc <l3gd20_write>
	l3gd20_write(&ctrl4, 0x23, 1); //Control register 4	
 80022d2:	1d3b      	adds	r3, r7, #4
 80022d4:	2201      	movs	r2, #1
 80022d6:	2123      	movs	r1, #35	; 0x23
 80022d8:	4618      	mov	r0, r3
 80022da:	f7ff ff6f 	bl	80021bc <l3gd20_write>
	l3gd20_write(&ctrl5, 0x24, 1); //Control register 5
 80022de:	1cfb      	adds	r3, r7, #3
 80022e0:	2201      	movs	r2, #1
 80022e2:	2124      	movs	r1, #36	; 0x24
 80022e4:	4618      	mov	r0, r3
 80022e6:	f7ff ff69 	bl	80021bc <l3gd20_write>
}
 80022ea:	bf00      	nop
 80022ec:	3708      	adds	r7, #8
 80022ee:	46bd      	mov	sp, r7
 80022f0:	bd80      	pop	{r7, pc}

080022f2 <l3gd20_reboot>:

//Khoi dong laij l3gd20
void l3gd20_reboot(void)
{
 80022f2:	b580      	push	{r7, lr}
 80022f4:	b082      	sub	sp, #8
 80022f6:	af00      	add	r7, sp, #0
  uint8_t tmpreg;  
  l3gd20_read(&tmpreg, 0x24, 1);
 80022f8:	1dfb      	adds	r3, r7, #7
 80022fa:	2201      	movs	r2, #1
 80022fc:	2124      	movs	r1, #36	; 0x24
 80022fe:	4618      	mov	r0, r3
 8002300:	f7ff ff8e 	bl	8002220 <l3gd20_read>
  tmpreg |= 0x80;
 8002304:	79fb      	ldrb	r3, [r7, #7]
 8002306:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800230a:	b2db      	uxtb	r3, r3
 800230c:	71fb      	strb	r3, [r7, #7]
  l3gd20_write(&tmpreg, 0x24, 1);
 800230e:	1dfb      	adds	r3, r7, #7
 8002310:	2201      	movs	r2, #1
 8002312:	2124      	movs	r1, #36	; 0x24
 8002314:	4618      	mov	r0, r3
 8002316:	f7ff ff51 	bl	80021bc <l3gd20_write>
}
 800231a:	bf00      	nop
 800231c:	3708      	adds	r7, #8
 800231e:	46bd      	mov	sp, r7
 8002320:	bd80      	pop	{r7, pc}
	...

08002324 <l3gd20_readxyz>:
  return tmpreg;
}

//Doc du lieu XYZ
void l3gd20_readxyz(float *pfData)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	b08a      	sub	sp, #40	; 0x28
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]
  uint8_t tmpbuffer[6] ={0};
 800232c:	2300      	movs	r3, #0
 800232e:	61bb      	str	r3, [r7, #24]
 8002330:	2300      	movs	r3, #0
 8002332:	83bb      	strh	r3, [r7, #28]
  int16_t RawData[3] = {0};
 8002334:	f107 0310 	add.w	r3, r7, #16
 8002338:	2200      	movs	r2, #0
 800233a:	601a      	str	r2, [r3, #0]
 800233c:	809a      	strh	r2, [r3, #4]
  uint8_t tmpreg = 0;
 800233e:	2300      	movs	r3, #0
 8002340:	73fb      	strb	r3, [r7, #15]
  float sensitivity = 0;
 8002342:	f04f 0300 	mov.w	r3, #0
 8002346:	627b      	str	r3, [r7, #36]	; 0x24
  int i =0;
 8002348:	2300      	movs	r3, #0
 800234a:	623b      	str	r3, [r7, #32]
  
  l3gd20_read(&tmpreg, 0x23, 1);  
 800234c:	f107 030f 	add.w	r3, r7, #15
 8002350:	2201      	movs	r2, #1
 8002352:	2123      	movs	r1, #35	; 0x23
 8002354:	4618      	mov	r0, r3
 8002356:	f7ff ff63 	bl	8002220 <l3gd20_read>
  l3gd20_read(tmpbuffer, 0x28, 6);
 800235a:	f107 0318 	add.w	r3, r7, #24
 800235e:	2206      	movs	r2, #6
 8002360:	2128      	movs	r1, #40	; 0x28
 8002362:	4618      	mov	r0, r3
 8002364:	f7ff ff5c 	bl	8002220 <l3gd20_read>
  
  if(!(tmpreg & 0x40))
 8002368:	7bfb      	ldrb	r3, [r7, #15]
 800236a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800236e:	2b00      	cmp	r3, #0
 8002370:	d126      	bne.n	80023c0 <l3gd20_readxyz+0x9c>
  {
    for(i=0; i<3; i++)
 8002372:	2300      	movs	r3, #0
 8002374:	623b      	str	r3, [r7, #32]
 8002376:	e01f      	b.n	80023b8 <l3gd20_readxyz+0x94>
    {
      RawData[i]=(int16_t)(((uint16_t)tmpbuffer[2*i+1] << 8) + tmpbuffer[2*i]);
 8002378:	6a3b      	ldr	r3, [r7, #32]
 800237a:	005b      	lsls	r3, r3, #1
 800237c:	3301      	adds	r3, #1
 800237e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002382:	4413      	add	r3, r2
 8002384:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8002388:	b29b      	uxth	r3, r3
 800238a:	021b      	lsls	r3, r3, #8
 800238c:	b29a      	uxth	r2, r3
 800238e:	6a3b      	ldr	r3, [r7, #32]
 8002390:	005b      	lsls	r3, r3, #1
 8002392:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8002396:	440b      	add	r3, r1
 8002398:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 800239c:	b29b      	uxth	r3, r3
 800239e:	4413      	add	r3, r2
 80023a0:	b29b      	uxth	r3, r3
 80023a2:	b21a      	sxth	r2, r3
 80023a4:	6a3b      	ldr	r3, [r7, #32]
 80023a6:	005b      	lsls	r3, r3, #1
 80023a8:	f107 0128 	add.w	r1, r7, #40	; 0x28
 80023ac:	440b      	add	r3, r1
 80023ae:	f823 2c18 	strh.w	r2, [r3, #-24]
    for(i=0; i<3; i++)
 80023b2:	6a3b      	ldr	r3, [r7, #32]
 80023b4:	3301      	adds	r3, #1
 80023b6:	623b      	str	r3, [r7, #32]
 80023b8:	6a3b      	ldr	r3, [r7, #32]
 80023ba:	2b02      	cmp	r3, #2
 80023bc:	dddc      	ble.n	8002378 <l3gd20_readxyz+0x54>
 80023be:	e025      	b.n	800240c <l3gd20_readxyz+0xe8>
    }
  }
  else
  {
    for(i=0; i<3; i++)
 80023c0:	2300      	movs	r3, #0
 80023c2:	623b      	str	r3, [r7, #32]
 80023c4:	e01f      	b.n	8002406 <l3gd20_readxyz+0xe2>
    {
      RawData[i]=(int16_t)(((uint16_t)tmpbuffer[2*i] << 8) + tmpbuffer[2*i+1]);
 80023c6:	6a3b      	ldr	r3, [r7, #32]
 80023c8:	005b      	lsls	r3, r3, #1
 80023ca:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80023ce:	4413      	add	r3, r2
 80023d0:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80023d4:	b29b      	uxth	r3, r3
 80023d6:	021b      	lsls	r3, r3, #8
 80023d8:	b29a      	uxth	r2, r3
 80023da:	6a3b      	ldr	r3, [r7, #32]
 80023dc:	005b      	lsls	r3, r3, #1
 80023de:	3301      	adds	r3, #1
 80023e0:	f107 0128 	add.w	r1, r7, #40	; 0x28
 80023e4:	440b      	add	r3, r1
 80023e6:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80023ea:	b29b      	uxth	r3, r3
 80023ec:	4413      	add	r3, r2
 80023ee:	b29b      	uxth	r3, r3
 80023f0:	b21a      	sxth	r2, r3
 80023f2:	6a3b      	ldr	r3, [r7, #32]
 80023f4:	005b      	lsls	r3, r3, #1
 80023f6:	f107 0128 	add.w	r1, r7, #40	; 0x28
 80023fa:	440b      	add	r3, r1
 80023fc:	f823 2c18 	strh.w	r2, [r3, #-24]
    for(i=0; i<3; i++)
 8002400:	6a3b      	ldr	r3, [r7, #32]
 8002402:	3301      	adds	r3, #1
 8002404:	623b      	str	r3, [r7, #32]
 8002406:	6a3b      	ldr	r3, [r7, #32]
 8002408:	2b02      	cmp	r3, #2
 800240a:	dddc      	ble.n	80023c6 <l3gd20_readxyz+0xa2>
    }
  }
  
  switch(tmpreg & 0x30)
 800240c:	7bfb      	ldrb	r3, [r7, #15]
 800240e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8002412:	2b20      	cmp	r3, #32
 8002414:	d00c      	beq.n	8002430 <l3gd20_readxyz+0x10c>
 8002416:	2b20      	cmp	r3, #32
 8002418:	dc0d      	bgt.n	8002436 <l3gd20_readxyz+0x112>
 800241a:	2b00      	cmp	r3, #0
 800241c:	d002      	beq.n	8002424 <l3gd20_readxyz+0x100>
 800241e:	2b10      	cmp	r3, #16
 8002420:	d003      	beq.n	800242a <l3gd20_readxyz+0x106>
 8002422:	e008      	b.n	8002436 <l3gd20_readxyz+0x112>
  {
  case 0x00:
    sensitivity =(float)114.285f ; //250dps
 8002424:	4b15      	ldr	r3, [pc, #84]	; (800247c <l3gd20_readxyz+0x158>)
 8002426:	627b      	str	r3, [r7, #36]	; 0x24
    break;
 8002428:	e005      	b.n	8002436 <l3gd20_readxyz+0x112>
    
  case 0x10:
    sensitivity = (float)57.1429f ; //500dps
 800242a:	4b15      	ldr	r3, [pc, #84]	; (8002480 <l3gd20_readxyz+0x15c>)
 800242c:	627b      	str	r3, [r7, #36]	; 0x24
    break;
 800242e:	e002      	b.n	8002436 <l3gd20_readxyz+0x112>
    
  case 0x20:
    sensitivity = (float)14.285f; //2000dps
 8002430:	4b14      	ldr	r3, [pc, #80]	; (8002484 <l3gd20_readxyz+0x160>)
 8002432:	627b      	str	r3, [r7, #36]	; 0x24
    break;
 8002434:	bf00      	nop
  }
	
  for(i=0; i<3; i++)
 8002436:	2300      	movs	r3, #0
 8002438:	623b      	str	r3, [r7, #32]
 800243a:	e017      	b.n	800246c <l3gd20_readxyz+0x148>
  {
    pfData[i]=(float)(RawData[i] / sensitivity);
 800243c:	6a3b      	ldr	r3, [r7, #32]
 800243e:	005b      	lsls	r3, r3, #1
 8002440:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002444:	4413      	add	r3, r2
 8002446:	f933 3c18 	ldrsh.w	r3, [r3, #-24]
 800244a:	ee07 3a90 	vmov	s15, r3
 800244e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002452:	6a3b      	ldr	r3, [r7, #32]
 8002454:	009b      	lsls	r3, r3, #2
 8002456:	687a      	ldr	r2, [r7, #4]
 8002458:	4413      	add	r3, r2
 800245a:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800245e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002462:	edc3 7a00 	vstr	s15, [r3]
  for(i=0; i<3; i++)
 8002466:	6a3b      	ldr	r3, [r7, #32]
 8002468:	3301      	adds	r3, #1
 800246a:	623b      	str	r3, [r7, #32]
 800246c:	6a3b      	ldr	r3, [r7, #32]
 800246e:	2b02      	cmp	r3, #2
 8002470:	dde4      	ble.n	800243c <l3gd20_readxyz+0x118>
  }
}
 8002472:	bf00      	nop
 8002474:	bf00      	nop
 8002476:	3728      	adds	r7, #40	; 0x28
 8002478:	46bd      	mov	sp, r7
 800247a:	bd80      	pop	{r7, pc}
 800247c:	42e491ec 	.word	0x42e491ec
 8002480:	42649254 	.word	0x42649254
 8002484:	41648f5c 	.word	0x41648f5c

08002488 <lsm_read>:
extern I2C_HandleTypeDef hi2c1;
extern void Error_Handler(void);

//Doc 1 byte tu thanh ghi lsm303dlhc
uint8_t lsm_read(uint16_t Addr, uint8_t Reg)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	b088      	sub	sp, #32
 800248c:	af04      	add	r7, sp, #16
 800248e:	4603      	mov	r3, r0
 8002490:	460a      	mov	r2, r1
 8002492:	80fb      	strh	r3, [r7, #6]
 8002494:	4613      	mov	r3, r2
 8002496:	717b      	strb	r3, [r7, #5]
	uint8_t value = 0;	
 8002498:	2300      	movs	r3, #0
 800249a:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Read(&hi2c1, Addr, Reg, 0x00000001U, &value, 1, 1);
 800249c:	797b      	ldrb	r3, [r7, #5]
 800249e:	b29a      	uxth	r2, r3
 80024a0:	88f9      	ldrh	r1, [r7, #6]
 80024a2:	2301      	movs	r3, #1
 80024a4:	9302      	str	r3, [sp, #8]
 80024a6:	2301      	movs	r3, #1
 80024a8:	9301      	str	r3, [sp, #4]
 80024aa:	f107 030f 	add.w	r3, r7, #15
 80024ae:	9300      	str	r3, [sp, #0]
 80024b0:	2301      	movs	r3, #1
 80024b2:	4804      	ldr	r0, [pc, #16]	; (80024c4 <lsm_read+0x3c>)
 80024b4:	f004 fc5c 	bl	8006d70 <HAL_I2C_Mem_Read>
	return value;
 80024b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80024ba:	4618      	mov	r0, r3
 80024bc:	3710      	adds	r7, #16
 80024be:	46bd      	mov	sp, r7
 80024c0:	bd80      	pop	{r7, pc}
 80024c2:	bf00      	nop
 80024c4:	20000310 	.word	0x20000310

080024c8 <lsm_write>:

//Ghi 1 byte tu thanh ghi lsm303dlhc
void lsm_write(uint16_t Addr, uint8_t Reg, uint8_t Value)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b086      	sub	sp, #24
 80024cc:	af04      	add	r7, sp, #16
 80024ce:	4603      	mov	r3, r0
 80024d0:	80fb      	strh	r3, [r7, #6]
 80024d2:	460b      	mov	r3, r1
 80024d4:	717b      	strb	r3, [r7, #5]
 80024d6:	4613      	mov	r3, r2
 80024d8:	713b      	strb	r3, [r7, #4]
	HAL_I2C_Mem_Write(&hi2c1, Addr, (uint16_t)Reg, 0x00000001U, &Value, 1, 1);
 80024da:	797b      	ldrb	r3, [r7, #5]
 80024dc:	b29a      	uxth	r2, r3
 80024de:	88f9      	ldrh	r1, [r7, #6]
 80024e0:	2301      	movs	r3, #1
 80024e2:	9302      	str	r3, [sp, #8]
 80024e4:	2301      	movs	r3, #1
 80024e6:	9301      	str	r3, [sp, #4]
 80024e8:	1d3b      	adds	r3, r7, #4
 80024ea:	9300      	str	r3, [sp, #0]
 80024ec:	2301      	movs	r3, #1
 80024ee:	4803      	ldr	r0, [pc, #12]	; (80024fc <lsm_write+0x34>)
 80024f0:	f004 fb2a 	bl	8006b48 <HAL_I2C_Mem_Write>
}
 80024f4:	bf00      	nop
 80024f6:	3708      	adds	r7, #8
 80024f8:	46bd      	mov	sp, r7
 80024fa:	bd80      	pop	{r7, pc}
 80024fc:	20000310 	.word	0x20000310

08002500 <lsm_init>:

//Cau hinh co ban cho lsm303dlhc
void lsm_init(void)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	b082      	sub	sp, #8
 8002504:	af00      	add	r7, sp, #0
	uint8_t ctrl1a, ctrl2a, ctrl4a;
	uint8_t cra_m, crb_m, mr_m;
	
	ctrl1a = 0x47; //01000111
 8002506:	2347      	movs	r3, #71	; 0x47
 8002508:	71fb      	strb	r3, [r7, #7]
	ctrl2a = 0x90; //10010000
 800250a:	2390      	movs	r3, #144	; 0x90
 800250c:	71bb      	strb	r3, [r7, #6]
	ctrl4a = 0x08; //00001000
 800250e:	2308      	movs	r3, #8
 8002510:	717b      	strb	r3, [r7, #5]
	
	cra_m = 0x1C; //00011100
 8002512:	231c      	movs	r3, #28
 8002514:	713b      	strb	r3, [r7, #4]
	crb_m = 0xE0; //11100000
 8002516:	23e0      	movs	r3, #224	; 0xe0
 8002518:	70fb      	strb	r3, [r7, #3]
	mr_m = 0x00;
 800251a:	2300      	movs	r3, #0
 800251c:	70bb      	strb	r3, [r7, #2]
	
	lsm_write(ACC_ADDR, LSM303DLHC_CTRL_REG1_A, ctrl1a);
 800251e:	79fb      	ldrb	r3, [r7, #7]
 8002520:	461a      	mov	r2, r3
 8002522:	2120      	movs	r1, #32
 8002524:	2032      	movs	r0, #50	; 0x32
 8002526:	f7ff ffcf 	bl	80024c8 <lsm_write>
	lsm_write(ACC_ADDR, LSM303DLHC_CTRL_REG2_A, ctrl2a);
 800252a:	79bb      	ldrb	r3, [r7, #6]
 800252c:	461a      	mov	r2, r3
 800252e:	2121      	movs	r1, #33	; 0x21
 8002530:	2032      	movs	r0, #50	; 0x32
 8002532:	f7ff ffc9 	bl	80024c8 <lsm_write>
	lsm_write(ACC_ADDR, LSM303DLHC_CTRL_REG4_A, ctrl4a);
 8002536:	797b      	ldrb	r3, [r7, #5]
 8002538:	461a      	mov	r2, r3
 800253a:	2123      	movs	r1, #35	; 0x23
 800253c:	2032      	movs	r0, #50	; 0x32
 800253e:	f7ff ffc3 	bl	80024c8 <lsm_write>
	lsm_write(MAG_ADDR, LSM303DLHC_CRA_REG_M, cra_m);
 8002542:	793b      	ldrb	r3, [r7, #4]
 8002544:	461a      	mov	r2, r3
 8002546:	2100      	movs	r1, #0
 8002548:	203c      	movs	r0, #60	; 0x3c
 800254a:	f7ff ffbd 	bl	80024c8 <lsm_write>
	lsm_write(MAG_ADDR, LSM303DLHC_CRB_REG_M, crb_m);
 800254e:	78fb      	ldrb	r3, [r7, #3]
 8002550:	461a      	mov	r2, r3
 8002552:	2101      	movs	r1, #1
 8002554:	203c      	movs	r0, #60	; 0x3c
 8002556:	f7ff ffb7 	bl	80024c8 <lsm_write>
	lsm_write(MAG_ADDR, LSM303DLHC_MR_REG_M, mr_m);
 800255a:	78bb      	ldrb	r3, [r7, #2]
 800255c:	461a      	mov	r2, r3
 800255e:	2102      	movs	r1, #2
 8002560:	203c      	movs	r0, #60	; 0x3c
 8002562:	f7ff ffb1 	bl	80024c8 <lsm_write>
	
}
 8002566:	bf00      	nop
 8002568:	3708      	adds	r7, #8
 800256a:	46bd      	mov	sp, r7
 800256c:	bd80      	pop	{r7, pc}

0800256e <lsm_reboot>:

//Khoi dong laj bo nho
void lsm_reboot(void)
{
 800256e:	b580      	push	{r7, lr}
 8002570:	b082      	sub	sp, #8
 8002572:	af00      	add	r7, sp, #0
	uint8_t tmpreg;  
  tmpreg = lsm_read(ACC_ADDR, LSM303DLHC_CTRL_REG5_A);
 8002574:	2124      	movs	r1, #36	; 0x24
 8002576:	2032      	movs	r0, #50	; 0x32
 8002578:	f7ff ff86 	bl	8002488 <lsm_read>
 800257c:	4603      	mov	r3, r0
 800257e:	71fb      	strb	r3, [r7, #7]
  tmpreg |= 0x80;
 8002580:	79fb      	ldrb	r3, [r7, #7]
 8002582:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002586:	71fb      	strb	r3, [r7, #7]
  lsm_write(ACC_ADDR, LSM303DLHC_CTRL_REG5_A, tmpreg);
 8002588:	79fb      	ldrb	r3, [r7, #7]
 800258a:	461a      	mov	r2, r3
 800258c:	2124      	movs	r1, #36	; 0x24
 800258e:	2032      	movs	r0, #50	; 0x32
 8002590:	f7ff ff9a 	bl	80024c8 <lsm_write>
}
 8002594:	bf00      	nop
 8002596:	3708      	adds	r7, #8
 8002598:	46bd      	mov	sp, r7
 800259a:	bd80      	pop	{r7, pc}

0800259c <lsm_accxyz>:
  return tmpreg;
}

//Doc XYZ Acc
void lsm_accxyz(float *pfData)
{
 800259c:	b580      	push	{r7, lr}
 800259e:	b088      	sub	sp, #32
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	6078      	str	r0, [r7, #4]
  int16_t pnRawData[3];
  uint8_t ctrlx[2]={0,0};
 80025a4:	2300      	movs	r3, #0
 80025a6:	82bb      	strh	r3, [r7, #20]
  int8_t buffer[6];
  uint8_t i = 0;
 80025a8:	2300      	movs	r3, #0
 80025aa:	77fb      	strb	r3, [r7, #31]
  uint8_t sensitivity = 1.0f;
 80025ac:	2301      	movs	r3, #1
 80025ae:	77bb      	strb	r3, [r7, #30]
  
  ctrlx[0] = lsm_read(ACC_ADDR, LSM303DLHC_CTRL_REG4_A);
 80025b0:	2123      	movs	r1, #35	; 0x23
 80025b2:	2032      	movs	r0, #50	; 0x32
 80025b4:	f7ff ff68 	bl	8002488 <lsm_read>
 80025b8:	4603      	mov	r3, r0
 80025ba:	753b      	strb	r3, [r7, #20]
  ctrlx[1] = lsm_read(ACC_ADDR, LSM303DLHC_CTRL_REG5_A);
 80025bc:	2124      	movs	r1, #36	; 0x24
 80025be:	2032      	movs	r0, #50	; 0x32
 80025c0:	f7ff ff62 	bl	8002488 <lsm_read>
 80025c4:	4603      	mov	r3, r0
 80025c6:	757b      	strb	r3, [r7, #21]
  
  buffer[0] = lsm_read(ACC_ADDR, LSM303DLHC_OUT_X_L_A); 
 80025c8:	2128      	movs	r1, #40	; 0x28
 80025ca:	2032      	movs	r0, #50	; 0x32
 80025cc:	f7ff ff5c 	bl	8002488 <lsm_read>
 80025d0:	4603      	mov	r3, r0
 80025d2:	b25b      	sxtb	r3, r3
 80025d4:	733b      	strb	r3, [r7, #12]
  buffer[1] = lsm_read(ACC_ADDR, LSM303DLHC_OUT_X_H_A);
 80025d6:	2129      	movs	r1, #41	; 0x29
 80025d8:	2032      	movs	r0, #50	; 0x32
 80025da:	f7ff ff55 	bl	8002488 <lsm_read>
 80025de:	4603      	mov	r3, r0
 80025e0:	b25b      	sxtb	r3, r3
 80025e2:	737b      	strb	r3, [r7, #13]
  buffer[2] = lsm_read(ACC_ADDR, LSM303DLHC_OUT_Y_L_A);
 80025e4:	212a      	movs	r1, #42	; 0x2a
 80025e6:	2032      	movs	r0, #50	; 0x32
 80025e8:	f7ff ff4e 	bl	8002488 <lsm_read>
 80025ec:	4603      	mov	r3, r0
 80025ee:	b25b      	sxtb	r3, r3
 80025f0:	73bb      	strb	r3, [r7, #14]
  buffer[3] = lsm_read(ACC_ADDR, LSM303DLHC_OUT_Y_H_A);
 80025f2:	212b      	movs	r1, #43	; 0x2b
 80025f4:	2032      	movs	r0, #50	; 0x32
 80025f6:	f7ff ff47 	bl	8002488 <lsm_read>
 80025fa:	4603      	mov	r3, r0
 80025fc:	b25b      	sxtb	r3, r3
 80025fe:	73fb      	strb	r3, [r7, #15]
  buffer[4] = lsm_read(ACC_ADDR, LSM303DLHC_OUT_Z_L_A);
 8002600:	212c      	movs	r1, #44	; 0x2c
 8002602:	2032      	movs	r0, #50	; 0x32
 8002604:	f7ff ff40 	bl	8002488 <lsm_read>
 8002608:	4603      	mov	r3, r0
 800260a:	b25b      	sxtb	r3, r3
 800260c:	743b      	strb	r3, [r7, #16]
  buffer[5] = lsm_read(ACC_ADDR, LSM303DLHC_OUT_Z_H_A);
 800260e:	212d      	movs	r1, #45	; 0x2d
 8002610:	2032      	movs	r0, #50	; 0x32
 8002612:	f7ff ff39 	bl	8002488 <lsm_read>
 8002616:	4603      	mov	r3, r0
 8002618:	b25b      	sxtb	r3, r3
 800261a:	747b      	strb	r3, [r7, #17]
	
  if(!(ctrlx[0] & 0x40)) 
 800261c:	7d3b      	ldrb	r3, [r7, #20]
 800261e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002622:	2b00      	cmp	r3, #0
 8002624:	d126      	bne.n	8002674 <lsm_accxyz+0xd8>
  {
    for(i=0; i<3; i++)
 8002626:	2300      	movs	r3, #0
 8002628:	77fb      	strb	r3, [r7, #31]
 800262a:	e01f      	b.n	800266c <lsm_accxyz+0xd0>
    {
      pnRawData[i]=((int16_t)((uint16_t)buffer[2*i+1] << 8) + buffer[2*i]);
 800262c:	7ffb      	ldrb	r3, [r7, #31]
 800262e:	005b      	lsls	r3, r3, #1
 8002630:	3301      	adds	r3, #1
 8002632:	f107 0220 	add.w	r2, r7, #32
 8002636:	4413      	add	r3, r2
 8002638:	f913 3c14 	ldrsb.w	r3, [r3, #-20]
 800263c:	b29b      	uxth	r3, r3
 800263e:	021b      	lsls	r3, r3, #8
 8002640:	b29a      	uxth	r2, r3
 8002642:	7ffb      	ldrb	r3, [r7, #31]
 8002644:	005b      	lsls	r3, r3, #1
 8002646:	f107 0120 	add.w	r1, r7, #32
 800264a:	440b      	add	r3, r1
 800264c:	f913 3c14 	ldrsb.w	r3, [r3, #-20]
 8002650:	b29b      	uxth	r3, r3
 8002652:	4413      	add	r3, r2
 8002654:	b29a      	uxth	r2, r3
 8002656:	7ffb      	ldrb	r3, [r7, #31]
 8002658:	b212      	sxth	r2, r2
 800265a:	005b      	lsls	r3, r3, #1
 800265c:	f107 0120 	add.w	r1, r7, #32
 8002660:	440b      	add	r3, r1
 8002662:	f823 2c08 	strh.w	r2, [r3, #-8]
    for(i=0; i<3; i++)
 8002666:	7ffb      	ldrb	r3, [r7, #31]
 8002668:	3301      	adds	r3, #1
 800266a:	77fb      	strb	r3, [r7, #31]
 800266c:	7ffb      	ldrb	r3, [r7, #31]
 800266e:	2b02      	cmp	r3, #2
 8002670:	d9dc      	bls.n	800262c <lsm_accxyz+0x90>
 8002672:	e025      	b.n	80026c0 <lsm_accxyz+0x124>
    }
  }
  else
  {
    for(i=0; i<3; i++)
 8002674:	2300      	movs	r3, #0
 8002676:	77fb      	strb	r3, [r7, #31]
 8002678:	e01f      	b.n	80026ba <lsm_accxyz+0x11e>
    {
      pnRawData[i]=((int16_t)((uint16_t)buffer[2*i] << 8) + buffer[2*i+1]);
 800267a:	7ffb      	ldrb	r3, [r7, #31]
 800267c:	005b      	lsls	r3, r3, #1
 800267e:	f107 0220 	add.w	r2, r7, #32
 8002682:	4413      	add	r3, r2
 8002684:	f913 3c14 	ldrsb.w	r3, [r3, #-20]
 8002688:	b29b      	uxth	r3, r3
 800268a:	021b      	lsls	r3, r3, #8
 800268c:	b29a      	uxth	r2, r3
 800268e:	7ffb      	ldrb	r3, [r7, #31]
 8002690:	005b      	lsls	r3, r3, #1
 8002692:	3301      	adds	r3, #1
 8002694:	f107 0120 	add.w	r1, r7, #32
 8002698:	440b      	add	r3, r1
 800269a:	f913 3c14 	ldrsb.w	r3, [r3, #-20]
 800269e:	b29b      	uxth	r3, r3
 80026a0:	4413      	add	r3, r2
 80026a2:	b29a      	uxth	r2, r3
 80026a4:	7ffb      	ldrb	r3, [r7, #31]
 80026a6:	b212      	sxth	r2, r2
 80026a8:	005b      	lsls	r3, r3, #1
 80026aa:	f107 0120 	add.w	r1, r7, #32
 80026ae:	440b      	add	r3, r1
 80026b0:	f823 2c08 	strh.w	r2, [r3, #-8]
    for(i=0; i<3; i++)
 80026b4:	7ffb      	ldrb	r3, [r7, #31]
 80026b6:	3301      	adds	r3, #1
 80026b8:	77fb      	strb	r3, [r7, #31]
 80026ba:	7ffb      	ldrb	r3, [r7, #31]
 80026bc:	2b02      	cmp	r3, #2
 80026be:	d9dc      	bls.n	800267a <lsm_accxyz+0xde>
    }
  }
	
  switch(ctrlx[0] & 0x30)
 80026c0:	7d3b      	ldrb	r3, [r7, #20]
 80026c2:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80026c6:	2b30      	cmp	r3, #48	; 0x30
 80026c8:	d013      	beq.n	80026f2 <lsm_accxyz+0x156>
 80026ca:	2b30      	cmp	r3, #48	; 0x30
 80026cc:	dc14      	bgt.n	80026f8 <lsm_accxyz+0x15c>
 80026ce:	2b20      	cmp	r3, #32
 80026d0:	d00c      	beq.n	80026ec <lsm_accxyz+0x150>
 80026d2:	2b20      	cmp	r3, #32
 80026d4:	dc10      	bgt.n	80026f8 <lsm_accxyz+0x15c>
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d002      	beq.n	80026e0 <lsm_accxyz+0x144>
 80026da:	2b10      	cmp	r3, #16
 80026dc:	d003      	beq.n	80026e6 <lsm_accxyz+0x14a>
 80026de:	e00b      	b.n	80026f8 <lsm_accxyz+0x15c>
  {
  case 0x00:
    sensitivity = (float) 1.0f;
 80026e0:	2301      	movs	r3, #1
 80026e2:	77bb      	strb	r3, [r7, #30]
    break;
 80026e4:	e008      	b.n	80026f8 <lsm_accxyz+0x15c>
  case 0x10:
    sensitivity = (float) 2.0f;
 80026e6:	2302      	movs	r3, #2
 80026e8:	77bb      	strb	r3, [r7, #30]
    break;
 80026ea:	e005      	b.n	80026f8 <lsm_accxyz+0x15c>
  case 0x20:
    sensitivity = (float) 4.0f;
 80026ec:	2304      	movs	r3, #4
 80026ee:	77bb      	strb	r3, [r7, #30]
    break;
 80026f0:	e002      	b.n	80026f8 <lsm_accxyz+0x15c>
  case 0x30:
    sensitivity = (float) 12.0f;
 80026f2:	230c      	movs	r3, #12
 80026f4:	77bb      	strb	r3, [r7, #30]
    break;
 80026f6:	bf00      	nop
  }
  
  for(i=0; i<3; i++)
 80026f8:	2300      	movs	r3, #0
 80026fa:	77fb      	strb	r3, [r7, #31]
 80026fc:	e01e      	b.n	800273c <lsm_accxyz+0x1a0>
  {
    pfData[i]=(float) pnRawData[i]*sensitivity/1740;
 80026fe:	7ffb      	ldrb	r3, [r7, #31]
 8002700:	005b      	lsls	r3, r3, #1
 8002702:	f107 0220 	add.w	r2, r7, #32
 8002706:	4413      	add	r3, r2
 8002708:	f933 3c08 	ldrsh.w	r3, [r3, #-8]
 800270c:	ee07 3a90 	vmov	s15, r3
 8002710:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002714:	7fbb      	ldrb	r3, [r7, #30]
 8002716:	ee07 3a90 	vmov	s15, r3
 800271a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800271e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002722:	7ffb      	ldrb	r3, [r7, #31]
 8002724:	009b      	lsls	r3, r3, #2
 8002726:	687a      	ldr	r2, [r7, #4]
 8002728:	4413      	add	r3, r2
 800272a:	eddf 6a08 	vldr	s13, [pc, #32]	; 800274c <lsm_accxyz+0x1b0>
 800272e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002732:	edc3 7a00 	vstr	s15, [r3]
  for(i=0; i<3; i++)
 8002736:	7ffb      	ldrb	r3, [r7, #31]
 8002738:	3301      	adds	r3, #1
 800273a:	77fb      	strb	r3, [r7, #31]
 800273c:	7ffb      	ldrb	r3, [r7, #31]
 800273e:	2b02      	cmp	r3, #2
 8002740:	d9dd      	bls.n	80026fe <lsm_accxyz+0x162>
  }
}
 8002742:	bf00      	nop
 8002744:	bf00      	nop
 8002746:	3720      	adds	r7, #32
 8002748:	46bd      	mov	sp, r7
 800274a:	bd80      	pop	{r7, pc}
 800274c:	44d98000 	.word	0x44d98000

08002750 <lsm_magxyz>:
//Doc xyz Mag
void lsm_magxyz(float* pfData)
{
 8002750:	b580      	push	{r7, lr}
 8002752:	b084      	sub	sp, #16
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
  static uint8_t buffer[6] = {0};
  uint8_t CTRLB = 0;
 8002758:	2300      	movs	r3, #0
 800275a:	72bb      	strb	r3, [r7, #10]
  uint16_t Magn_Sensitivity_XY = 0, Magn_Sensitivity_Z = 0;
 800275c:	2300      	movs	r3, #0
 800275e:	81fb      	strh	r3, [r7, #14]
 8002760:	2300      	movs	r3, #0
 8002762:	81bb      	strh	r3, [r7, #12]
  uint8_t i =0;
 8002764:	2300      	movs	r3, #0
 8002766:	72fb      	strb	r3, [r7, #11]
  CTRLB = lsm_read(MAG_ADDR, LSM303DLHC_CRB_REG_M);
 8002768:	2101      	movs	r1, #1
 800276a:	203c      	movs	r0, #60	; 0x3c
 800276c:	f7ff fe8c 	bl	8002488 <lsm_read>
 8002770:	4603      	mov	r3, r0
 8002772:	72bb      	strb	r3, [r7, #10]
  
  buffer[0] = lsm_read(MAG_ADDR, LSM303DLHC_OUT_X_H_M);
 8002774:	2103      	movs	r1, #3
 8002776:	203c      	movs	r0, #60	; 0x3c
 8002778:	f7ff fe86 	bl	8002488 <lsm_read>
 800277c:	4603      	mov	r3, r0
 800277e:	461a      	mov	r2, r3
 8002780:	4b63      	ldr	r3, [pc, #396]	; (8002910 <lsm_magxyz+0x1c0>)
 8002782:	701a      	strb	r2, [r3, #0]
  buffer[1] = lsm_read(MAG_ADDR, LSM303DLHC_OUT_X_L_M);
 8002784:	2104      	movs	r1, #4
 8002786:	203c      	movs	r0, #60	; 0x3c
 8002788:	f7ff fe7e 	bl	8002488 <lsm_read>
 800278c:	4603      	mov	r3, r0
 800278e:	461a      	mov	r2, r3
 8002790:	4b5f      	ldr	r3, [pc, #380]	; (8002910 <lsm_magxyz+0x1c0>)
 8002792:	705a      	strb	r2, [r3, #1]
  buffer[2] = lsm_read(MAG_ADDR, LSM303DLHC_OUT_Y_H_M);
 8002794:	2107      	movs	r1, #7
 8002796:	203c      	movs	r0, #60	; 0x3c
 8002798:	f7ff fe76 	bl	8002488 <lsm_read>
 800279c:	4603      	mov	r3, r0
 800279e:	461a      	mov	r2, r3
 80027a0:	4b5b      	ldr	r3, [pc, #364]	; (8002910 <lsm_magxyz+0x1c0>)
 80027a2:	709a      	strb	r2, [r3, #2]
  buffer[3] = lsm_read(MAG_ADDR, LSM303DLHC_OUT_Y_L_M);
 80027a4:	2108      	movs	r1, #8
 80027a6:	203c      	movs	r0, #60	; 0x3c
 80027a8:	f7ff fe6e 	bl	8002488 <lsm_read>
 80027ac:	4603      	mov	r3, r0
 80027ae:	461a      	mov	r2, r3
 80027b0:	4b57      	ldr	r3, [pc, #348]	; (8002910 <lsm_magxyz+0x1c0>)
 80027b2:	70da      	strb	r2, [r3, #3]
  buffer[4] = lsm_read(MAG_ADDR, LSM303DLHC_OUT_Z_H_M);
 80027b4:	2105      	movs	r1, #5
 80027b6:	203c      	movs	r0, #60	; 0x3c
 80027b8:	f7ff fe66 	bl	8002488 <lsm_read>
 80027bc:	4603      	mov	r3, r0
 80027be:	461a      	mov	r2, r3
 80027c0:	4b53      	ldr	r3, [pc, #332]	; (8002910 <lsm_magxyz+0x1c0>)
 80027c2:	711a      	strb	r2, [r3, #4]
  buffer[5] = lsm_read(MAG_ADDR, LSM303DLHC_OUT_Z_L_M);
 80027c4:	2106      	movs	r1, #6
 80027c6:	203c      	movs	r0, #60	; 0x3c
 80027c8:	f7ff fe5e 	bl	8002488 <lsm_read>
 80027cc:	4603      	mov	r3, r0
 80027ce:	461a      	mov	r2, r3
 80027d0:	4b4f      	ldr	r3, [pc, #316]	; (8002910 <lsm_magxyz+0x1c0>)
 80027d2:	715a      	strb	r2, [r3, #5]
	

  switch(CTRLB & 0xE0)
 80027d4:	7abb      	ldrb	r3, [r7, #10]
 80027d6:	f003 03e0 	and.w	r3, r3, #224	; 0xe0
 80027da:	2be0      	cmp	r3, #224	; 0xe0
 80027dc:	d040      	beq.n	8002860 <lsm_magxyz+0x110>
 80027de:	2be0      	cmp	r3, #224	; 0xe0
 80027e0:	dc43      	bgt.n	800286a <lsm_magxyz+0x11a>
 80027e2:	2bc0      	cmp	r3, #192	; 0xc0
 80027e4:	d035      	beq.n	8002852 <lsm_magxyz+0x102>
 80027e6:	2bc0      	cmp	r3, #192	; 0xc0
 80027e8:	dc3f      	bgt.n	800286a <lsm_magxyz+0x11a>
 80027ea:	2ba0      	cmp	r3, #160	; 0xa0
 80027ec:	d02a      	beq.n	8002844 <lsm_magxyz+0xf4>
 80027ee:	2ba0      	cmp	r3, #160	; 0xa0
 80027f0:	dc3b      	bgt.n	800286a <lsm_magxyz+0x11a>
 80027f2:	2b80      	cmp	r3, #128	; 0x80
 80027f4:	d01f      	beq.n	8002836 <lsm_magxyz+0xe6>
 80027f6:	2b80      	cmp	r3, #128	; 0x80
 80027f8:	dc37      	bgt.n	800286a <lsm_magxyz+0x11a>
 80027fa:	2b60      	cmp	r3, #96	; 0x60
 80027fc:	d014      	beq.n	8002828 <lsm_magxyz+0xd8>
 80027fe:	2b60      	cmp	r3, #96	; 0x60
 8002800:	dc33      	bgt.n	800286a <lsm_magxyz+0x11a>
 8002802:	2b20      	cmp	r3, #32
 8002804:	d002      	beq.n	800280c <lsm_magxyz+0xbc>
 8002806:	2b40      	cmp	r3, #64	; 0x40
 8002808:	d007      	beq.n	800281a <lsm_magxyz+0xca>
 800280a:	e02e      	b.n	800286a <lsm_magxyz+0x11a>
  {
  case 0x20:
    Magn_Sensitivity_XY = 1100;
 800280c:	f240 434c 	movw	r3, #1100	; 0x44c
 8002810:	81fb      	strh	r3, [r7, #14]
    Magn_Sensitivity_Z = 980;
 8002812:	f44f 7375 	mov.w	r3, #980	; 0x3d4
 8002816:	81bb      	strh	r3, [r7, #12]
    break;
 8002818:	e027      	b.n	800286a <lsm_magxyz+0x11a>
  case 0x40:
    Magn_Sensitivity_XY = 855;
 800281a:	f240 3357 	movw	r3, #855	; 0x357
 800281e:	81fb      	strh	r3, [r7, #14]
    Magn_Sensitivity_Z = 760;
 8002820:	f44f 733e 	mov.w	r3, #760	; 0x2f8
 8002824:	81bb      	strh	r3, [r7, #12]
    break;
 8002826:	e020      	b.n	800286a <lsm_magxyz+0x11a>
  case 0x60:
    Magn_Sensitivity_XY = 670;
 8002828:	f240 239e 	movw	r3, #670	; 0x29e
 800282c:	81fb      	strh	r3, [r7, #14]
    Magn_Sensitivity_Z = 600;
 800282e:	f44f 7316 	mov.w	r3, #600	; 0x258
 8002832:	81bb      	strh	r3, [r7, #12]
    break;
 8002834:	e019      	b.n	800286a <lsm_magxyz+0x11a>
  case 0x80:
    Magn_Sensitivity_XY = 450;
 8002836:	f44f 73e1 	mov.w	r3, #450	; 0x1c2
 800283a:	81fb      	strh	r3, [r7, #14]
    Magn_Sensitivity_Z = 400;
 800283c:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8002840:	81bb      	strh	r3, [r7, #12]
    break;
 8002842:	e012      	b.n	800286a <lsm_magxyz+0x11a>
  case 0xA0:
    Magn_Sensitivity_XY = 400;
 8002844:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8002848:	81fb      	strh	r3, [r7, #14]
    Magn_Sensitivity_Z = 355;
 800284a:	f240 1363 	movw	r3, #355	; 0x163
 800284e:	81bb      	strh	r3, [r7, #12]
    break;
 8002850:	e00b      	b.n	800286a <lsm_magxyz+0x11a>
  case 0xC0:
    Magn_Sensitivity_XY = 330;
 8002852:	f44f 73a5 	mov.w	r3, #330	; 0x14a
 8002856:	81fb      	strh	r3, [r7, #14]
    Magn_Sensitivity_Z = 295;
 8002858:	f240 1327 	movw	r3, #295	; 0x127
 800285c:	81bb      	strh	r3, [r7, #12]
    break;
 800285e:	e004      	b.n	800286a <lsm_magxyz+0x11a>
  case 0xE0:
    Magn_Sensitivity_XY = 230;
 8002860:	23e6      	movs	r3, #230	; 0xe6
 8002862:	81fb      	strh	r3, [r7, #14]
    Magn_Sensitivity_Z = 205;
 8002864:	23cd      	movs	r3, #205	; 0xcd
 8002866:	81bb      	strh	r3, [r7, #12]
    break;
 8002868:	bf00      	nop
  }
  
  for(i=0; i<2; i++)
 800286a:	2300      	movs	r3, #0
 800286c:	72fb      	strb	r3, [r7, #11]
 800286e:	e028      	b.n	80028c2 <lsm_magxyz+0x172>
  {
    pfData[i]=(float)((int16_t)(((uint16_t)buffer[2*i] << 8) + buffer[2*i+1])*1000)/Magn_Sensitivity_XY;
 8002870:	7afb      	ldrb	r3, [r7, #11]
 8002872:	005b      	lsls	r3, r3, #1
 8002874:	4a26      	ldr	r2, [pc, #152]	; (8002910 <lsm_magxyz+0x1c0>)
 8002876:	5cd3      	ldrb	r3, [r2, r3]
 8002878:	b29b      	uxth	r3, r3
 800287a:	021b      	lsls	r3, r3, #8
 800287c:	b29a      	uxth	r2, r3
 800287e:	7afb      	ldrb	r3, [r7, #11]
 8002880:	005b      	lsls	r3, r3, #1
 8002882:	3301      	adds	r3, #1
 8002884:	4922      	ldr	r1, [pc, #136]	; (8002910 <lsm_magxyz+0x1c0>)
 8002886:	5ccb      	ldrb	r3, [r1, r3]
 8002888:	b29b      	uxth	r3, r3
 800288a:	4413      	add	r3, r2
 800288c:	b29b      	uxth	r3, r3
 800288e:	b21b      	sxth	r3, r3
 8002890:	461a      	mov	r2, r3
 8002892:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002896:	fb03 f302 	mul.w	r3, r3, r2
 800289a:	ee07 3a90 	vmov	s15, r3
 800289e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80028a2:	89fb      	ldrh	r3, [r7, #14]
 80028a4:	ee07 3a90 	vmov	s15, r3
 80028a8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80028ac:	7afb      	ldrb	r3, [r7, #11]
 80028ae:	009b      	lsls	r3, r3, #2
 80028b0:	687a      	ldr	r2, [r7, #4]
 80028b2:	4413      	add	r3, r2
 80028b4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80028b8:	edc3 7a00 	vstr	s15, [r3]
  for(i=0; i<2; i++)
 80028bc:	7afb      	ldrb	r3, [r7, #11]
 80028be:	3301      	adds	r3, #1
 80028c0:	72fb      	strb	r3, [r7, #11]
 80028c2:	7afb      	ldrb	r3, [r7, #11]
 80028c4:	2b01      	cmp	r3, #1
 80028c6:	d9d3      	bls.n	8002870 <lsm_magxyz+0x120>
  }
  pfData[2]=(float)((int16_t)(((uint16_t)buffer[4] << 8) + buffer[5])*1000)/Magn_Sensitivity_Z;
 80028c8:	4b11      	ldr	r3, [pc, #68]	; (8002910 <lsm_magxyz+0x1c0>)
 80028ca:	791b      	ldrb	r3, [r3, #4]
 80028cc:	b29b      	uxth	r3, r3
 80028ce:	021b      	lsls	r3, r3, #8
 80028d0:	b29a      	uxth	r2, r3
 80028d2:	4b0f      	ldr	r3, [pc, #60]	; (8002910 <lsm_magxyz+0x1c0>)
 80028d4:	795b      	ldrb	r3, [r3, #5]
 80028d6:	b29b      	uxth	r3, r3
 80028d8:	4413      	add	r3, r2
 80028da:	b29b      	uxth	r3, r3
 80028dc:	b21b      	sxth	r3, r3
 80028de:	461a      	mov	r2, r3
 80028e0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80028e4:	fb03 f302 	mul.w	r3, r3, r2
 80028e8:	ee07 3a90 	vmov	s15, r3
 80028ec:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80028f0:	89bb      	ldrh	r3, [r7, #12]
 80028f2:	ee07 3a90 	vmov	s15, r3
 80028f6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	3308      	adds	r3, #8
 80028fe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002902:	edc3 7a00 	vstr	s15, [r3]
}
 8002906:	bf00      	nop
 8002908:	3710      	adds	r7, #16
 800290a:	46bd      	mov	sp, r7
 800290c:	bd80      	pop	{r7, pc}
 800290e:	bf00      	nop
 8002910:	20000168 	.word	0x20000168
 8002914:	00000000 	.word	0x00000000

08002918 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002918:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800291c:	b088      	sub	sp, #32
 800291e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002920:	f002 fb36 	bl	8004f90 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002924:	f000 fd66 	bl	80033f4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002928:	f001 f9d2 	bl	8003cd0 <MX_GPIO_Init>
  MX_I2C1_Init();
 800292c:	f000 fe42 	bl	80035b4 <MX_I2C1_Init>
  MX_SPI1_Init();
 8002930:	f000 fec0 	bl	80036b4 <MX_SPI1_Init>
  MX_I2C2_Init();
 8002934:	f000 fe7e 	bl	8003634 <MX_I2C2_Init>
  MX_USART1_UART_Init();
 8002938:	f001 f902 	bl	8003b40 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 800293c:	f001 f930 	bl	8003ba0 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8002940:	f000 ff34 	bl	80037ac <MX_TIM2_Init>
  MX_TIM3_Init();
 8002944:	f000 ffb0 	bl	80038a8 <MX_TIM3_Init>
  MX_TIM8_Init();
 8002948:	f001 f82c 	bl	80039a4 <MX_TIM8_Init>
  MX_USART3_UART_Init();
 800294c:	f001 f958 	bl	8003c00 <MX_USART3_UART_Init>
  MX_SPI3_Init();
 8002950:	f000 feee 	bl	8003730 <MX_SPI3_Init>
  MX_USB_PCD_Init();
 8002954:	f001 f99a 	bl	8003c8c <MX_USB_PCD_Init>
  MX_UART5_Init();
 8002958:	f001 f8c2 	bl	8003ae0 <MX_UART5_Init>
  MX_ADC3_Init();
 800295c:	f000 fdba 	bl	80034d4 <MX_ADC3_Init>
  /* USER CODE BEGIN 2 */
	HAL_GPIO_WritePin(LD9_GPIO_Port, LD9_Pin, GPIO_PIN_SET); //    
 8002960:	2201      	movs	r2, #1
 8002962:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002966:	4846      	ldr	r0, [pc, #280]	; (8002a80 <main+0x168>)
 8002968:	f003 fe5c 	bl	8006624 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(POWER_ON_GPIO_Port, POWER_ON_Pin, GPIO_PIN_SET); //  
 800296c:	2201      	movs	r2, #1
 800296e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002972:	4844      	ldr	r0, [pc, #272]	; (8002a84 <main+0x16c>)
 8002974:	f003 fe56 	bl	8006624 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(CS_SPI3_GPIO_Port, CS_SPI3_Pin, GPIO_PIN_SET); // spi  max7456
 8002978:	2201      	movs	r2, #1
 800297a:	2101      	movs	r1, #1
 800297c:	4842      	ldr	r0, [pc, #264]	; (8002a88 <main+0x170>)
 800297e:	f003 fe51 	bl	8006624 <HAL_GPIO_WritePin>

	HAL_ADCEx_Calibration_Start(&hadc3,ADC_SINGLE_ENDED); //      
 8002982:	2100      	movs	r1, #0
 8002984:	4841      	ldr	r0, [pc, #260]	; (8002a8c <main+0x174>)
 8002986:	f002 feba 	bl	80056fe <HAL_ADCEx_Calibration_Start>
	HAL_ADC_Start_IT(&hadc3); //  
 800298a:	4840      	ldr	r0, [pc, #256]	; (8002a8c <main+0x174>)
 800298c:	f002 fd6a 	bl	8005464 <HAL_ADC_Start_IT>

	HAL_GPIO_WritePin(ROT_ENABLE_GPIO_Port, ROT_ENABLE_Pin, GPIO_PIN_SET);
 8002990:	2201      	movs	r2, #1
 8002992:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002996:	483c      	ldr	r0, [pc, #240]	; (8002a88 <main+0x170>)
 8002998:	f003 fe44 	bl	8006624 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GRAB_ENABLE_GPIO_Port, GRAB_ENABLE_Pin, GPIO_PIN_SET);
 800299c:	2201      	movs	r2, #1
 800299e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80029a2:	4839      	ldr	r0, [pc, #228]	; (8002a88 <main+0x170>)
 80029a4:	f003 fe3e 	bl	8006624 <HAL_GPIO_WritePin>

	Thruster_Init();//? 
 80029a8:	f7fe fe88 	bl	80016bc <Thruster_Init>

	resetMax7456();// 
 80029ac:	f001 fc1c 	bl	80041e8 <resetMax7456>
	initMax7456();// 
 80029b0:	f001 fbd0 	bl	8004154 <initMax7456>

	init_depth_status = pressure_init();//   
 80029b4:	f7fe fb62 	bl	800107c <pressure_init>
 80029b8:	4603      	mov	r3, r0
 80029ba:	461a      	mov	r2, r3
 80029bc:	4b34      	ldr	r3, [pc, #208]	; (8002a90 <main+0x178>)
 80029be:	601a      	str	r2, [r3, #0]

	l3gd20_init();// 
 80029c0:	f7ff fc68 	bl	8002294 <l3gd20_init>
	l3gd20_reboot();
 80029c4:	f7ff fc95 	bl	80022f2 <l3gd20_reboot>


	lsm_init(); //   
 80029c8:	f7ff fd9a 	bl	8002500 <lsm_init>
	lsm_reboot();
 80029cc:	f7ff fdcf 	bl	800256e <lsm_reboot>

	magX_bias = 0;// -
 80029d0:	4b30      	ldr	r3, [pc, #192]	; (8002a94 <main+0x17c>)
 80029d2:	f04f 0200 	mov.w	r2, #0
 80029d6:	601a      	str	r2, [r3, #0]
	magY_bias = 0;// -
 80029d8:	4b2f      	ldr	r3, [pc, #188]	; (8002a98 <main+0x180>)
 80029da:	f04f 0200 	mov.w	r2, #0
 80029de:	601a      	str	r2, [r3, #0]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	// ?
	l3gd20_readxyz(GyroBuffer);
 80029e0:	482e      	ldr	r0, [pc, #184]	; (8002a9c <main+0x184>)
 80029e2:	f7ff fc9f 	bl	8002324 <l3gd20_readxyz>
	lsm_accxyz(AccBuffer);
 80029e6:	482e      	ldr	r0, [pc, #184]	; (8002aa0 <main+0x188>)
 80029e8:	f7ff fdd8 	bl	800259c <lsm_accxyz>
	lsm_magxyz(MagBuffer);
 80029ec:	482d      	ldr	r0, [pc, #180]	; (8002aa4 <main+0x18c>)
 80029ee:	f7ff feaf 	bl	8002750 <lsm_magxyz>
	// ?

	//     
	displayMotorArmedTime(HAL_GetTick()/1000);
 80029f2:	f002 fb27 	bl	8005044 <HAL_GetTick>
 80029f6:	4603      	mov	r3, r0
 80029f8:	4a2b      	ldr	r2, [pc, #172]	; (8002aa8 <main+0x190>)
 80029fa:	fba2 2303 	umull	r2, r3, r2, r3
 80029fe:	099b      	lsrs	r3, r3, #6
 8002a00:	4618      	mov	r0, r3
 8002a02:	f001 fd67 	bl	80044d4 <displayMotorArmedTime>
	//    
	if (init_depth_status){
 8002a06:	4b22      	ldr	r3, [pc, #136]	; (8002a90 <main+0x178>)
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d014      	beq.n	8002a38 <main+0x120>
		init_pressure = reset_pressure();
 8002a0e:	f7fe fc11 	bl	8001234 <reset_pressure>
 8002a12:	4603      	mov	r3, r0
 8002a14:	4a25      	ldr	r2, [pc, #148]	; (8002aac <main+0x194>)
 8002a16:	6013      	str	r3, [r2, #0]
		real_depth = check_pressure()-init_pressure;
 8002a18:	f7fe fb94 	bl	8001144 <check_pressure>
 8002a1c:	4603      	mov	r3, r0
 8002a1e:	461a      	mov	r2, r3
 8002a20:	4b22      	ldr	r3, [pc, #136]	; (8002aac <main+0x194>)
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	1ad3      	subs	r3, r2, r3
 8002a26:	461a      	mov	r2, r3
 8002a28:	4b21      	ldr	r3, [pc, #132]	; (8002ab0 <main+0x198>)
 8002a2a:	601a      	str	r2, [r3, #0]
		displayDepth(real_depth);
 8002a2c:	4b20      	ldr	r3, [pc, #128]	; (8002ab0 <main+0x198>)
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	4618      	mov	r0, r3
 8002a32:	f001 fcc3 	bl	80043bc <displayDepth>
 8002a36:	e001      	b.n	8002a3c <main+0x124>
	}
	else
		displayNoConnection();
 8002a38:	f001 fe12 	bl	8004660 <displayNoConnection>
	//   
	adc = HAL_ADC_GetValue(&hadc3);
 8002a3c:	4813      	ldr	r0, [pc, #76]	; (8002a8c <main+0x174>)
 8002a3e:	f002 fe51 	bl	80056e4 <HAL_ADC_GetValue>
 8002a42:	4603      	mov	r3, r0
 8002a44:	b29a      	uxth	r2, r3
 8002a46:	4b1b      	ldr	r3, [pc, #108]	; (8002ab4 <main+0x19c>)
 8002a48:	801a      	strh	r2, [r3, #0]
	//   
	displayHeading((uint8_t)Buffer[2], 1);
 8002a4a:	4b1b      	ldr	r3, [pc, #108]	; (8002ab8 <main+0x1a0>)
 8002a4c:	edd3 7a02 	vldr	s15, [r3, #8]
 8002a50:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002a54:	edc7 7a01 	vstr	s15, [r7, #4]
 8002a58:	793b      	ldrb	r3, [r7, #4]
 8002a5a:	b2db      	uxtb	r3, r3
 8002a5c:	2101      	movs	r1, #1
 8002a5e:	4618      	mov	r0, r3
 8002a60:	f001 fc0c 	bl	800427c <displayHeading>



	while (1)
	{
		HAL_GPIO_WritePin(LD8_GPIO_Port, LD8_Pin, GPIO_PIN_RESET);
 8002a64:	2200      	movs	r2, #0
 8002a66:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002a6a:	4805      	ldr	r0, [pc, #20]	; (8002a80 <main+0x168>)
 8002a6c:	f003 fdda 	bl	8006624 <HAL_GPIO_WritePin>
		HAL_UART_Receive(&huart3, (uint8_t*)buf_, 22, 10); // 
 8002a70:	230a      	movs	r3, #10
 8002a72:	2216      	movs	r2, #22
 8002a74:	4911      	ldr	r1, [pc, #68]	; (8002abc <main+0x1a4>)
 8002a76:	4812      	ldr	r0, [pc, #72]	; (8002ac0 <main+0x1a8>)
 8002a78:	f007 feb0 	bl	800a7dc <HAL_UART_Receive>


		while(buf_[0]!=0xf || buf_[19]!=0x0){ //   
 8002a7c:	e02e      	b.n	8002adc <main+0x1c4>
 8002a7e:	bf00      	nop
 8002a80:	48001000 	.word	0x48001000
 8002a84:	48000800 	.word	0x48000800
 8002a88:	48000c00 	.word	0x48000c00
 8002a8c:	20000518 	.word	0x20000518
 8002a90:	200003ac 	.word	0x200003ac
 8002a94:	20000a9c 	.word	0x20000a9c
 8002a98:	20000610 	.word	0x20000610
 8002a9c:	200003b0 	.word	0x200003b0
 8002aa0:	2000047c 	.word	0x2000047c
 8002aa4:	20000488 	.word	0x20000488
 8002aa8:	10624dd3 	.word	0x10624dd3
 8002aac:	200001d8 	.word	0x200001d8
 8002ab0:	200001d4 	.word	0x200001d4
 8002ab4:	200001d0 	.word	0x200001d0
 8002ab8:	20000650 	.word	0x20000650
 8002abc:	20000710 	.word	0x20000710
 8002ac0:	2000028c 	.word	0x2000028c
			HAL_UART_Receive(&huart3, (uint8_t*)buf_, 22, 10);//   
 8002ac4:	230a      	movs	r3, #10
 8002ac6:	2216      	movs	r2, #22
 8002ac8:	49a2      	ldr	r1, [pc, #648]	; (8002d54 <main+0x43c>)
 8002aca:	48a3      	ldr	r0, [pc, #652]	; (8002d58 <main+0x440>)
 8002acc:	f007 fe86 	bl	800a7dc <HAL_UART_Receive>
			HAL_GPIO_WritePin(LD8_GPIO_Port, LD8_Pin, GPIO_PIN_RESET);//   
 8002ad0:	2200      	movs	r2, #0
 8002ad2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002ad6:	48a1      	ldr	r0, [pc, #644]	; (8002d5c <main+0x444>)
 8002ad8:	f003 fda4 	bl	8006624 <HAL_GPIO_WritePin>
		while(buf_[0]!=0xf || buf_[19]!=0x0){ //   
 8002adc:	4b9d      	ldr	r3, [pc, #628]	; (8002d54 <main+0x43c>)
 8002ade:	781b      	ldrb	r3, [r3, #0]
 8002ae0:	2b0f      	cmp	r3, #15
 8002ae2:	d1ef      	bne.n	8002ac4 <main+0x1ac>
 8002ae4:	4b9b      	ldr	r3, [pc, #620]	; (8002d54 <main+0x43c>)
 8002ae6:	7cdb      	ldrb	r3, [r3, #19]
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d1eb      	bne.n	8002ac4 <main+0x1ac>
		}

		if(buf_[0]==0xf && buf_[19]==0x0)
 8002aec:	4b99      	ldr	r3, [pc, #612]	; (8002d54 <main+0x43c>)
 8002aee:	781b      	ldrb	r3, [r3, #0]
 8002af0:	2b0f      	cmp	r3, #15
 8002af2:	f040 83a2 	bne.w	800323a <main+0x922>
 8002af6:	4b97      	ldr	r3, [pc, #604]	; (8002d54 <main+0x43c>)
 8002af8:	7cdb      	ldrb	r3, [r3, #19]
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	f040 839d 	bne.w	800323a <main+0x922>
		{
			HAL_GPIO_WritePin(LD8_GPIO_Port, LD8_Pin, GPIO_PIN_SET); //  
 8002b00:	2201      	movs	r2, #1
 8002b02:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002b06:	4895      	ldr	r0, [pc, #596]	; (8002d5c <main+0x444>)
 8002b08:	f003 fd8c 	bl	8006624 <HAL_GPIO_WritePin>

			//   
			ch_[0]  = ((int16_t)buf_[ 1] >> 0 | ((int16_t)buf_[ 2] << 8 )) & 0x07FF;
 8002b0c:	4b91      	ldr	r3, [pc, #580]	; (8002d54 <main+0x43c>)
 8002b0e:	785b      	ldrb	r3, [r3, #1]
 8002b10:	b21a      	sxth	r2, r3
 8002b12:	4b90      	ldr	r3, [pc, #576]	; (8002d54 <main+0x43c>)
 8002b14:	789b      	ldrb	r3, [r3, #2]
 8002b16:	021b      	lsls	r3, r3, #8
 8002b18:	b21b      	sxth	r3, r3
 8002b1a:	4313      	orrs	r3, r2
 8002b1c:	b21b      	sxth	r3, r3
 8002b1e:	b29b      	uxth	r3, r3
 8002b20:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002b24:	b29a      	uxth	r2, r3
 8002b26:	4b8e      	ldr	r3, [pc, #568]	; (8002d60 <main+0x448>)
 8002b28:	801a      	strh	r2, [r3, #0]
			ch_[1]  = ((int16_t)buf_[ 2] >> 3 | ((int16_t)buf_[ 3] << 5 )) & 0x07FF;
 8002b2a:	4b8a      	ldr	r3, [pc, #552]	; (8002d54 <main+0x43c>)
 8002b2c:	789b      	ldrb	r3, [r3, #2]
 8002b2e:	08db      	lsrs	r3, r3, #3
 8002b30:	b2db      	uxtb	r3, r3
 8002b32:	b21a      	sxth	r2, r3
 8002b34:	4b87      	ldr	r3, [pc, #540]	; (8002d54 <main+0x43c>)
 8002b36:	78db      	ldrb	r3, [r3, #3]
 8002b38:	015b      	lsls	r3, r3, #5
 8002b3a:	b21b      	sxth	r3, r3
 8002b3c:	4313      	orrs	r3, r2
 8002b3e:	b21b      	sxth	r3, r3
 8002b40:	b29b      	uxth	r3, r3
 8002b42:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002b46:	b29a      	uxth	r2, r3
 8002b48:	4b85      	ldr	r3, [pc, #532]	; (8002d60 <main+0x448>)
 8002b4a:	805a      	strh	r2, [r3, #2]
			ch_[2]  =((int16_t)buf_[ 3] >> 6 | ((int16_t)buf_[ 4] << 2 ) | (int16_t)buf_[ 5] << 10 ) & 0x07FF;
 8002b4c:	4b81      	ldr	r3, [pc, #516]	; (8002d54 <main+0x43c>)
 8002b4e:	78db      	ldrb	r3, [r3, #3]
 8002b50:	099b      	lsrs	r3, r3, #6
 8002b52:	b2db      	uxtb	r3, r3
 8002b54:	b21a      	sxth	r2, r3
 8002b56:	4b7f      	ldr	r3, [pc, #508]	; (8002d54 <main+0x43c>)
 8002b58:	791b      	ldrb	r3, [r3, #4]
 8002b5a:	009b      	lsls	r3, r3, #2
 8002b5c:	b21b      	sxth	r3, r3
 8002b5e:	4313      	orrs	r3, r2
 8002b60:	b21a      	sxth	r2, r3
 8002b62:	4b7c      	ldr	r3, [pc, #496]	; (8002d54 <main+0x43c>)
 8002b64:	795b      	ldrb	r3, [r3, #5]
 8002b66:	029b      	lsls	r3, r3, #10
 8002b68:	b21b      	sxth	r3, r3
 8002b6a:	4313      	orrs	r3, r2
 8002b6c:	b21b      	sxth	r3, r3
 8002b6e:	b29b      	uxth	r3, r3
 8002b70:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002b74:	b29a      	uxth	r2, r3
 8002b76:	4b7a      	ldr	r3, [pc, #488]	; (8002d60 <main+0x448>)
 8002b78:	809a      	strh	r2, [r3, #4]
			ch_[3]  = ((int16_t)buf_[ 5] >> 1 | ((int16_t)buf_[ 6] << 7 )) & 0x07FF;
 8002b7a:	4b76      	ldr	r3, [pc, #472]	; (8002d54 <main+0x43c>)
 8002b7c:	795b      	ldrb	r3, [r3, #5]
 8002b7e:	085b      	lsrs	r3, r3, #1
 8002b80:	b2db      	uxtb	r3, r3
 8002b82:	b21a      	sxth	r2, r3
 8002b84:	4b73      	ldr	r3, [pc, #460]	; (8002d54 <main+0x43c>)
 8002b86:	799b      	ldrb	r3, [r3, #6]
 8002b88:	01db      	lsls	r3, r3, #7
 8002b8a:	b21b      	sxth	r3, r3
 8002b8c:	4313      	orrs	r3, r2
 8002b8e:	b21b      	sxth	r3, r3
 8002b90:	b29b      	uxth	r3, r3
 8002b92:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002b96:	b29a      	uxth	r2, r3
 8002b98:	4b71      	ldr	r3, [pc, #452]	; (8002d60 <main+0x448>)
 8002b9a:	80da      	strh	r2, [r3, #6]
			ch_[4]  = ((int16_t)buf_[ 6] >> 4 | ((int16_t)buf_[ 7] << 4 )) & 0x07FF;
 8002b9c:	4b6d      	ldr	r3, [pc, #436]	; (8002d54 <main+0x43c>)
 8002b9e:	799b      	ldrb	r3, [r3, #6]
 8002ba0:	091b      	lsrs	r3, r3, #4
 8002ba2:	b2db      	uxtb	r3, r3
 8002ba4:	b21a      	sxth	r2, r3
 8002ba6:	4b6b      	ldr	r3, [pc, #428]	; (8002d54 <main+0x43c>)
 8002ba8:	79db      	ldrb	r3, [r3, #7]
 8002baa:	011b      	lsls	r3, r3, #4
 8002bac:	b21b      	sxth	r3, r3
 8002bae:	4313      	orrs	r3, r2
 8002bb0:	b21b      	sxth	r3, r3
 8002bb2:	b29b      	uxth	r3, r3
 8002bb4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002bb8:	b29a      	uxth	r2, r3
 8002bba:	4b69      	ldr	r3, [pc, #420]	; (8002d60 <main+0x448>)
 8002bbc:	811a      	strh	r2, [r3, #8]
			ch_[5]  =  ((int16_t)buf_[ 7] >> 7 | ((int16_t)buf_[ 8] << 1 ) | (int16_t)buf_[9] << 9 ) & 0x07FF;
 8002bbe:	4b65      	ldr	r3, [pc, #404]	; (8002d54 <main+0x43c>)
 8002bc0:	79db      	ldrb	r3, [r3, #7]
 8002bc2:	09db      	lsrs	r3, r3, #7
 8002bc4:	b2db      	uxtb	r3, r3
 8002bc6:	b21a      	sxth	r2, r3
 8002bc8:	4b62      	ldr	r3, [pc, #392]	; (8002d54 <main+0x43c>)
 8002bca:	7a1b      	ldrb	r3, [r3, #8]
 8002bcc:	005b      	lsls	r3, r3, #1
 8002bce:	b21b      	sxth	r3, r3
 8002bd0:	4313      	orrs	r3, r2
 8002bd2:	b21a      	sxth	r2, r3
 8002bd4:	4b5f      	ldr	r3, [pc, #380]	; (8002d54 <main+0x43c>)
 8002bd6:	7a5b      	ldrb	r3, [r3, #9]
 8002bd8:	025b      	lsls	r3, r3, #9
 8002bda:	b21b      	sxth	r3, r3
 8002bdc:	4313      	orrs	r3, r2
 8002bde:	b21b      	sxth	r3, r3
 8002be0:	b29b      	uxth	r3, r3
 8002be2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002be6:	b29a      	uxth	r2, r3
 8002be8:	4b5d      	ldr	r3, [pc, #372]	; (8002d60 <main+0x448>)
 8002bea:	815a      	strh	r2, [r3, #10]

			ch_[6]  = ((int16_t)buf_[ 9] >> 2 | ((int16_t)buf_[10] << 6 )) & 0x07FF;
 8002bec:	4b59      	ldr	r3, [pc, #356]	; (8002d54 <main+0x43c>)
 8002bee:	7a5b      	ldrb	r3, [r3, #9]
 8002bf0:	089b      	lsrs	r3, r3, #2
 8002bf2:	b2db      	uxtb	r3, r3
 8002bf4:	b21a      	sxth	r2, r3
 8002bf6:	4b57      	ldr	r3, [pc, #348]	; (8002d54 <main+0x43c>)
 8002bf8:	7a9b      	ldrb	r3, [r3, #10]
 8002bfa:	019b      	lsls	r3, r3, #6
 8002bfc:	b21b      	sxth	r3, r3
 8002bfe:	4313      	orrs	r3, r2
 8002c00:	b21b      	sxth	r3, r3
 8002c02:	b29b      	uxth	r3, r3
 8002c04:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002c08:	b29a      	uxth	r2, r3
 8002c0a:	4b55      	ldr	r3, [pc, #340]	; (8002d60 <main+0x448>)
 8002c0c:	819a      	strh	r2, [r3, #12]

			ch_[7]  = ((int16_t)buf_[10] >> 5 | ((int16_t)buf_[11] << 3 )) & 0x07FF;
 8002c0e:	4b51      	ldr	r3, [pc, #324]	; (8002d54 <main+0x43c>)
 8002c10:	7a9b      	ldrb	r3, [r3, #10]
 8002c12:	095b      	lsrs	r3, r3, #5
 8002c14:	b2db      	uxtb	r3, r3
 8002c16:	b21a      	sxth	r2, r3
 8002c18:	4b4e      	ldr	r3, [pc, #312]	; (8002d54 <main+0x43c>)
 8002c1a:	7adb      	ldrb	r3, [r3, #11]
 8002c1c:	00db      	lsls	r3, r3, #3
 8002c1e:	b21b      	sxth	r3, r3
 8002c20:	4313      	orrs	r3, r2
 8002c22:	b21b      	sxth	r3, r3
 8002c24:	b29b      	uxth	r3, r3
 8002c26:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002c2a:	b29a      	uxth	r2, r3
 8002c2c:	4b4c      	ldr	r3, [pc, #304]	; (8002d60 <main+0x448>)
 8002c2e:	81da      	strh	r2, [r3, #14]

			ch_[8]  = ((int16_t)buf_[12] << 0 | ((int16_t)buf_[13] << 8 )) & 0x07FF;
 8002c30:	4b48      	ldr	r3, [pc, #288]	; (8002d54 <main+0x43c>)
 8002c32:	7b1b      	ldrb	r3, [r3, #12]
 8002c34:	b21a      	sxth	r2, r3
 8002c36:	4b47      	ldr	r3, [pc, #284]	; (8002d54 <main+0x43c>)
 8002c38:	7b5b      	ldrb	r3, [r3, #13]
 8002c3a:	021b      	lsls	r3, r3, #8
 8002c3c:	b21b      	sxth	r3, r3
 8002c3e:	4313      	orrs	r3, r2
 8002c40:	b21b      	sxth	r3, r3
 8002c42:	b29b      	uxth	r3, r3
 8002c44:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002c48:	b29a      	uxth	r2, r3
 8002c4a:	4b45      	ldr	r3, [pc, #276]	; (8002d60 <main+0x448>)
 8002c4c:	821a      	strh	r2, [r3, #16]
			ch_[9]  =  ((int16_t)buf_[13] >> 3 | ((int16_t)buf_[14] << 5 )) & 0x07FF;
 8002c4e:	4b41      	ldr	r3, [pc, #260]	; (8002d54 <main+0x43c>)
 8002c50:	7b5b      	ldrb	r3, [r3, #13]
 8002c52:	08db      	lsrs	r3, r3, #3
 8002c54:	b2db      	uxtb	r3, r3
 8002c56:	b21a      	sxth	r2, r3
 8002c58:	4b3e      	ldr	r3, [pc, #248]	; (8002d54 <main+0x43c>)
 8002c5a:	7b9b      	ldrb	r3, [r3, #14]
 8002c5c:	015b      	lsls	r3, r3, #5
 8002c5e:	b21b      	sxth	r3, r3
 8002c60:	4313      	orrs	r3, r2
 8002c62:	b21b      	sxth	r3, r3
 8002c64:	b29b      	uxth	r3, r3
 8002c66:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002c6a:	b29a      	uxth	r2, r3
 8002c6c:	4b3c      	ldr	r3, [pc, #240]	; (8002d60 <main+0x448>)
 8002c6e:	825a      	strh	r2, [r3, #18]
			ch_[10] = ((int16_t)buf_[14] >> 6 | ((int16_t)buf_[15] << 2 ) | (int16_t)buf_[16] << 10 ) & 0x07FF;
 8002c70:	4b38      	ldr	r3, [pc, #224]	; (8002d54 <main+0x43c>)
 8002c72:	7b9b      	ldrb	r3, [r3, #14]
 8002c74:	099b      	lsrs	r3, r3, #6
 8002c76:	b2db      	uxtb	r3, r3
 8002c78:	b21a      	sxth	r2, r3
 8002c7a:	4b36      	ldr	r3, [pc, #216]	; (8002d54 <main+0x43c>)
 8002c7c:	7bdb      	ldrb	r3, [r3, #15]
 8002c7e:	009b      	lsls	r3, r3, #2
 8002c80:	b21b      	sxth	r3, r3
 8002c82:	4313      	orrs	r3, r2
 8002c84:	b21a      	sxth	r2, r3
 8002c86:	4b33      	ldr	r3, [pc, #204]	; (8002d54 <main+0x43c>)
 8002c88:	7c1b      	ldrb	r3, [r3, #16]
 8002c8a:	029b      	lsls	r3, r3, #10
 8002c8c:	b21b      	sxth	r3, r3
 8002c8e:	4313      	orrs	r3, r2
 8002c90:	b21b      	sxth	r3, r3
 8002c92:	b29b      	uxth	r3, r3
 8002c94:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002c98:	b29a      	uxth	r2, r3
 8002c9a:	4b31      	ldr	r3, [pc, #196]	; (8002d60 <main+0x448>)
 8002c9c:	829a      	strh	r2, [r3, #20]
			// 8   
			// 9      
			// 10  

			//      
			marsh_k = (ch_[1]-1000)/700.0;
 8002c9e:	4b30      	ldr	r3, [pc, #192]	; (8002d60 <main+0x448>)
 8002ca0:	885b      	ldrh	r3, [r3, #2]
 8002ca2:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 8002ca6:	4618      	mov	r0, r3
 8002ca8:	f7fd fc3c 	bl	8000524 <__aeabi_i2d>
 8002cac:	f04f 0200 	mov.w	r2, #0
 8002cb0:	4b2c      	ldr	r3, [pc, #176]	; (8002d64 <main+0x44c>)
 8002cb2:	f7fd fdcb 	bl	800084c <__aeabi_ddiv>
 8002cb6:	4602      	mov	r2, r0
 8002cb8:	460b      	mov	r3, r1
 8002cba:	4610      	mov	r0, r2
 8002cbc:	4619      	mov	r1, r3
 8002cbe:	f7fd ff93 	bl	8000be8 <__aeabi_d2f>
 8002cc2:	4603      	mov	r3, r0
 8002cc4:	4a28      	ldr	r2, [pc, #160]	; (8002d68 <main+0x450>)
 8002cc6:	6013      	str	r3, [r2, #0]
			lag_k = (ch_[0]-1000)/700.0;
 8002cc8:	4b25      	ldr	r3, [pc, #148]	; (8002d60 <main+0x448>)
 8002cca:	881b      	ldrh	r3, [r3, #0]
 8002ccc:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 8002cd0:	4618      	mov	r0, r3
 8002cd2:	f7fd fc27 	bl	8000524 <__aeabi_i2d>
 8002cd6:	f04f 0200 	mov.w	r2, #0
 8002cda:	4b22      	ldr	r3, [pc, #136]	; (8002d64 <main+0x44c>)
 8002cdc:	f7fd fdb6 	bl	800084c <__aeabi_ddiv>
 8002ce0:	4602      	mov	r2, r0
 8002ce2:	460b      	mov	r3, r1
 8002ce4:	4610      	mov	r0, r2
 8002ce6:	4619      	mov	r1, r3
 8002ce8:	f7fd ff7e 	bl	8000be8 <__aeabi_d2f>
 8002cec:	4603      	mov	r3, r0
 8002cee:	4a1f      	ldr	r2, [pc, #124]	; (8002d6c <main+0x454>)
 8002cf0:	6013      	str	r3, [r2, #0]
			up_k = (ch_[2]-1000)/700.0;
 8002cf2:	4b1b      	ldr	r3, [pc, #108]	; (8002d60 <main+0x448>)
 8002cf4:	889b      	ldrh	r3, [r3, #4]
 8002cf6:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	f7fd fc12 	bl	8000524 <__aeabi_i2d>
 8002d00:	f04f 0200 	mov.w	r2, #0
 8002d04:	4b17      	ldr	r3, [pc, #92]	; (8002d64 <main+0x44c>)
 8002d06:	f7fd fda1 	bl	800084c <__aeabi_ddiv>
 8002d0a:	4602      	mov	r2, r0
 8002d0c:	460b      	mov	r3, r1
 8002d0e:	4610      	mov	r0, r2
 8002d10:	4619      	mov	r1, r3
 8002d12:	f7fd ff69 	bl	8000be8 <__aeabi_d2f>
 8002d16:	4603      	mov	r3, r0
 8002d18:	4a15      	ldr	r2, [pc, #84]	; (8002d70 <main+0x458>)
 8002d1a:	6013      	str	r3, [r2, #0]
			kurs_k =(ch_[3]-1000)/700.0;
 8002d1c:	4b10      	ldr	r3, [pc, #64]	; (8002d60 <main+0x448>)
 8002d1e:	88db      	ldrh	r3, [r3, #6]
 8002d20:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 8002d24:	4618      	mov	r0, r3
 8002d26:	f7fd fbfd 	bl	8000524 <__aeabi_i2d>
 8002d2a:	f04f 0200 	mov.w	r2, #0
 8002d2e:	4b0d      	ldr	r3, [pc, #52]	; (8002d64 <main+0x44c>)
 8002d30:	f7fd fd8c 	bl	800084c <__aeabi_ddiv>
 8002d34:	4602      	mov	r2, r0
 8002d36:	460b      	mov	r3, r1
 8002d38:	4610      	mov	r0, r2
 8002d3a:	4619      	mov	r1, r3
 8002d3c:	f7fd ff54 	bl	8000be8 <__aeabi_d2f>
 8002d40:	4603      	mov	r3, r0
 8002d42:	4a0c      	ldr	r2, [pc, #48]	; (8002d74 <main+0x45c>)
 8002d44:	6013      	str	r3, [r2, #0]
			kren_k = (ch_[5]-1000)/700.0;
 8002d46:	4b06      	ldr	r3, [pc, #24]	; (8002d60 <main+0x448>)
 8002d48:	895b      	ldrh	r3, [r3, #10]
 8002d4a:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 8002d4e:	4618      	mov	r0, r3
 8002d50:	e012      	b.n	8002d78 <main+0x460>
 8002d52:	bf00      	nop
 8002d54:	20000710 	.word	0x20000710
 8002d58:	2000028c 	.word	0x2000028c
 8002d5c:	48001000 	.word	0x48001000
 8002d60:	200005f0 	.word	0x200005f0
 8002d64:	4085e000 	.word	0x4085e000
 8002d68:	2000023c 	.word	0x2000023c
 8002d6c:	20000474 	.word	0x20000474
 8002d70:	20000478 	.word	0x20000478
 8002d74:	20000568 	.word	0x20000568
 8002d78:	f7fd fbd4 	bl	8000524 <__aeabi_i2d>
 8002d7c:	f04f 0200 	mov.w	r2, #0
 8002d80:	4b91      	ldr	r3, [pc, #580]	; (8002fc8 <main+0x6b0>)
 8002d82:	f7fd fd63 	bl	800084c <__aeabi_ddiv>
 8002d86:	4602      	mov	r2, r0
 8002d88:	460b      	mov	r3, r1
 8002d8a:	4610      	mov	r0, r2
 8002d8c:	4619      	mov	r1, r3
 8002d8e:	f7fd ff2b 	bl	8000be8 <__aeabi_d2f>
 8002d92:	4603      	mov	r3, r0
 8002d94:	4a8d      	ldr	r2, [pc, #564]	; (8002fcc <main+0x6b4>)
 8002d96:	6013      	str	r3, [r2, #0]
			diferent_k = (ch_[4]-1000)/700.0;
 8002d98:	4b8d      	ldr	r3, [pc, #564]	; (8002fd0 <main+0x6b8>)
 8002d9a:	891b      	ldrh	r3, [r3, #8]
 8002d9c:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 8002da0:	4618      	mov	r0, r3
 8002da2:	f7fd fbbf 	bl	8000524 <__aeabi_i2d>
 8002da6:	f04f 0200 	mov.w	r2, #0
 8002daa:	4b87      	ldr	r3, [pc, #540]	; (8002fc8 <main+0x6b0>)
 8002dac:	f7fd fd4e 	bl	800084c <__aeabi_ddiv>
 8002db0:	4602      	mov	r2, r0
 8002db2:	460b      	mov	r3, r1
 8002db4:	4610      	mov	r0, r2
 8002db6:	4619      	mov	r1, r3
 8002db8:	f7fd ff16 	bl	8000be8 <__aeabi_d2f>
 8002dbc:	4603      	mov	r3, r0
 8002dbe:	4a85      	ldr	r2, [pc, #532]	; (8002fd4 <main+0x6bc>)
 8002dc0:	6013      	str	r3, [r2, #0]

			tilt_k = (ch_[6]-1000)/700.0;
 8002dc2:	4b83      	ldr	r3, [pc, #524]	; (8002fd0 <main+0x6b8>)
 8002dc4:	899b      	ldrh	r3, [r3, #12]
 8002dc6:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 8002dca:	4618      	mov	r0, r3
 8002dcc:	f7fd fbaa 	bl	8000524 <__aeabi_i2d>
 8002dd0:	f04f 0200 	mov.w	r2, #0
 8002dd4:	4b7c      	ldr	r3, [pc, #496]	; (8002fc8 <main+0x6b0>)
 8002dd6:	f7fd fd39 	bl	800084c <__aeabi_ddiv>
 8002dda:	4602      	mov	r2, r0
 8002ddc:	460b      	mov	r3, r1
 8002dde:	4610      	mov	r0, r2
 8002de0:	4619      	mov	r1, r3
 8002de2:	f7fd ff01 	bl	8000be8 <__aeabi_d2f>
 8002de6:	4603      	mov	r3, r0
 8002de8:	4a7b      	ldr	r2, [pc, #492]	; (8002fd8 <main+0x6c0>)
 8002dea:	6013      	str	r3, [r2, #0]
			grab_k = (ch_[9]-1000)/700.0;
 8002dec:	4b78      	ldr	r3, [pc, #480]	; (8002fd0 <main+0x6b8>)
 8002dee:	8a5b      	ldrh	r3, [r3, #18]
 8002df0:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 8002df4:	4618      	mov	r0, r3
 8002df6:	f7fd fb95 	bl	8000524 <__aeabi_i2d>
 8002dfa:	f04f 0200 	mov.w	r2, #0
 8002dfe:	4b72      	ldr	r3, [pc, #456]	; (8002fc8 <main+0x6b0>)
 8002e00:	f7fd fd24 	bl	800084c <__aeabi_ddiv>
 8002e04:	4602      	mov	r2, r0
 8002e06:	460b      	mov	r3, r1
 8002e08:	4610      	mov	r0, r2
 8002e0a:	4619      	mov	r1, r3
 8002e0c:	f7fd feec 	bl	8000be8 <__aeabi_d2f>
 8002e10:	4603      	mov	r3, r0
 8002e12:	4a72      	ldr	r2, [pc, #456]	; (8002fdc <main+0x6c4>)
 8002e14:	6013      	str	r3, [r2, #0]
			rot_k = (ch_[4]-1000)/700.0;
 8002e16:	4b6e      	ldr	r3, [pc, #440]	; (8002fd0 <main+0x6b8>)
 8002e18:	891b      	ldrh	r3, [r3, #8]
 8002e1a:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 8002e1e:	4618      	mov	r0, r3
 8002e20:	f7fd fb80 	bl	8000524 <__aeabi_i2d>
 8002e24:	f04f 0200 	mov.w	r2, #0
 8002e28:	4b67      	ldr	r3, [pc, #412]	; (8002fc8 <main+0x6b0>)
 8002e2a:	f7fd fd0f 	bl	800084c <__aeabi_ddiv>
 8002e2e:	4602      	mov	r2, r0
 8002e30:	460b      	mov	r3, r1
 8002e32:	4610      	mov	r0, r2
 8002e34:	4619      	mov	r1, r3
 8002e36:	f7fd fed7 	bl	8000be8 <__aeabi_d2f>
 8002e3a:	4603      	mov	r3, r0
 8002e3c:	4a68      	ldr	r2, [pc, #416]	; (8002fe0 <main+0x6c8>)
 8002e3e:	6013      	str	r3, [r2, #0]

			max_speed = (ch_[7]-75)/2000.0*70;
 8002e40:	4b63      	ldr	r3, [pc, #396]	; (8002fd0 <main+0x6b8>)
 8002e42:	89db      	ldrh	r3, [r3, #14]
 8002e44:	3b4b      	subs	r3, #75	; 0x4b
 8002e46:	4618      	mov	r0, r3
 8002e48:	f7fd fb6c 	bl	8000524 <__aeabi_i2d>
 8002e4c:	f04f 0200 	mov.w	r2, #0
 8002e50:	4b64      	ldr	r3, [pc, #400]	; (8002fe4 <main+0x6cc>)
 8002e52:	f7fd fcfb 	bl	800084c <__aeabi_ddiv>
 8002e56:	4602      	mov	r2, r0
 8002e58:	460b      	mov	r3, r1
 8002e5a:	4610      	mov	r0, r2
 8002e5c:	4619      	mov	r1, r3
 8002e5e:	f04f 0200 	mov.w	r2, #0
 8002e62:	4b61      	ldr	r3, [pc, #388]	; (8002fe8 <main+0x6d0>)
 8002e64:	f7fd fbc8 	bl	80005f8 <__aeabi_dmul>
 8002e68:	4602      	mov	r2, r0
 8002e6a:	460b      	mov	r3, r1
 8002e6c:	4610      	mov	r0, r2
 8002e6e:	4619      	mov	r1, r3
 8002e70:	f7fd fe72 	bl	8000b58 <__aeabi_d2iz>
 8002e74:	4603      	mov	r3, r0
 8002e76:	4a5d      	ldr	r2, [pc, #372]	; (8002fec <main+0x6d4>)
 8002e78:	6013      	str	r3, [r2, #0]
			//  
			for(int j=0;j<8;j++)
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	61fb      	str	r3, [r7, #28]
 8002e7e:	e062      	b.n	8002f46 <main+0x62e>
			{
				vma[j]=  (marsh[j]*marsh_k+lag[j]*lag_k+up[j]*up_k+kurs[j]*kurs_k+kren[j]*kren_k+diferent[j]*diferent_k);
 8002e80:	4a5b      	ldr	r2, [pc, #364]	; (8002ff0 <main+0x6d8>)
 8002e82:	69fb      	ldr	r3, [r7, #28]
 8002e84:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e88:	ee07 3a90 	vmov	s15, r3
 8002e8c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002e90:	4b58      	ldr	r3, [pc, #352]	; (8002ff4 <main+0x6dc>)
 8002e92:	edd3 7a00 	vldr	s15, [r3]
 8002e96:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002e9a:	4a57      	ldr	r2, [pc, #348]	; (8002ff8 <main+0x6e0>)
 8002e9c:	69fb      	ldr	r3, [r7, #28]
 8002e9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ea2:	ee07 3a90 	vmov	s15, r3
 8002ea6:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002eaa:	4b54      	ldr	r3, [pc, #336]	; (8002ffc <main+0x6e4>)
 8002eac:	edd3 7a00 	vldr	s15, [r3]
 8002eb0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002eb4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002eb8:	4a51      	ldr	r2, [pc, #324]	; (8003000 <main+0x6e8>)
 8002eba:	69fb      	ldr	r3, [r7, #28]
 8002ebc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ec0:	ee07 3a90 	vmov	s15, r3
 8002ec4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002ec8:	4b4e      	ldr	r3, [pc, #312]	; (8003004 <main+0x6ec>)
 8002eca:	edd3 7a00 	vldr	s15, [r3]
 8002ece:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002ed2:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002ed6:	4a4c      	ldr	r2, [pc, #304]	; (8003008 <main+0x6f0>)
 8002ed8:	69fb      	ldr	r3, [r7, #28]
 8002eda:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ede:	ee07 3a90 	vmov	s15, r3
 8002ee2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002ee6:	4b49      	ldr	r3, [pc, #292]	; (800300c <main+0x6f4>)
 8002ee8:	edd3 7a00 	vldr	s15, [r3]
 8002eec:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002ef0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002ef4:	4a46      	ldr	r2, [pc, #280]	; (8003010 <main+0x6f8>)
 8002ef6:	69fb      	ldr	r3, [r7, #28]
 8002ef8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002efc:	ee07 3a90 	vmov	s15, r3
 8002f00:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002f04:	4b31      	ldr	r3, [pc, #196]	; (8002fcc <main+0x6b4>)
 8002f06:	edd3 7a00 	vldr	s15, [r3]
 8002f0a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002f0e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002f12:	4a40      	ldr	r2, [pc, #256]	; (8003014 <main+0x6fc>)
 8002f14:	69fb      	ldr	r3, [r7, #28]
 8002f16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f1a:	ee07 3a90 	vmov	s15, r3
 8002f1e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002f22:	4b2c      	ldr	r3, [pc, #176]	; (8002fd4 <main+0x6bc>)
 8002f24:	edd3 7a00 	vldr	s15, [r3]
 8002f28:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002f2c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f30:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002f34:	ee17 1a90 	vmov	r1, s15
 8002f38:	4a37      	ldr	r2, [pc, #220]	; (8003018 <main+0x700>)
 8002f3a:	69fb      	ldr	r3, [r7, #28]
 8002f3c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			for(int j=0;j<8;j++)
 8002f40:	69fb      	ldr	r3, [r7, #28]
 8002f42:	3301      	adds	r3, #1
 8002f44:	61fb      	str	r3, [r7, #28]
 8002f46:	69fb      	ldr	r3, [r7, #28]
 8002f48:	2b07      	cmp	r3, #7
 8002f4a:	dd99      	ble.n	8002e80 <main+0x568>
			}

			//     
			int max = 0;
 8002f4c:	2300      	movs	r3, #0
 8002f4e:	61bb      	str	r3, [r7, #24]
			for(int i = 0; i < 8; ++i)
 8002f50:	2300      	movs	r3, #0
 8002f52:	617b      	str	r3, [r7, #20]
 8002f54:	e02c      	b.n	8002fb0 <main+0x698>
			{
				if(fabs(vma[i]) > max)
 8002f56:	4a30      	ldr	r2, [pc, #192]	; (8003018 <main+0x700>)
 8002f58:	697b      	ldr	r3, [r7, #20]
 8002f5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f5e:	4618      	mov	r0, r3
 8002f60:	f7fd fae0 	bl	8000524 <__aeabi_i2d>
 8002f64:	4602      	mov	r2, r0
 8002f66:	460b      	mov	r3, r1
 8002f68:	4614      	mov	r4, r2
 8002f6a:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8002f6e:	69b8      	ldr	r0, [r7, #24]
 8002f70:	f7fd fad8 	bl	8000524 <__aeabi_i2d>
 8002f74:	4602      	mov	r2, r0
 8002f76:	460b      	mov	r3, r1
 8002f78:	4620      	mov	r0, r4
 8002f7a:	4629      	mov	r1, r5
 8002f7c:	f7fd fdcc 	bl	8000b18 <__aeabi_dcmpgt>
 8002f80:	4603      	mov	r3, r0
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d011      	beq.n	8002faa <main+0x692>
				{
					max = fabs(vma[i]);
 8002f86:	4a24      	ldr	r2, [pc, #144]	; (8003018 <main+0x700>)
 8002f88:	697b      	ldr	r3, [r7, #20]
 8002f8a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f8e:	4618      	mov	r0, r3
 8002f90:	f7fd fac8 	bl	8000524 <__aeabi_i2d>
 8002f94:	4602      	mov	r2, r0
 8002f96:	460b      	mov	r3, r1
 8002f98:	4690      	mov	r8, r2
 8002f9a:	f023 4900 	bic.w	r9, r3, #2147483648	; 0x80000000
 8002f9e:	4640      	mov	r0, r8
 8002fa0:	4649      	mov	r1, r9
 8002fa2:	f7fd fdd9 	bl	8000b58 <__aeabi_d2iz>
 8002fa6:	4603      	mov	r3, r0
 8002fa8:	61bb      	str	r3, [r7, #24]
			for(int i = 0; i < 8; ++i)
 8002faa:	697b      	ldr	r3, [r7, #20]
 8002fac:	3301      	adds	r3, #1
 8002fae:	617b      	str	r3, [r7, #20]
 8002fb0:	697b      	ldr	r3, [r7, #20]
 8002fb2:	2b07      	cmp	r3, #7
 8002fb4:	ddcf      	ble.n	8002f56 <main+0x63e>
				}
			}
			//      
			if(max>max_speed)
 8002fb6:	4b0d      	ldr	r3, [pc, #52]	; (8002fec <main+0x6d4>)
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	69ba      	ldr	r2, [r7, #24]
 8002fbc:	429a      	cmp	r2, r3
 8002fbe:	f340 80a2 	ble.w	8003106 <main+0x7ee>
			{
				for(int j=0;j<8;j++)
 8002fc2:	2300      	movs	r3, #0
 8002fc4:	613b      	str	r3, [r7, #16]
 8002fc6:	e09b      	b.n	8003100 <main+0x7e8>
 8002fc8:	4085e000 	.word	0x4085e000
 8002fcc:	20000234 	.word	0x20000234
 8002fd0:	200005f0 	.word	0x200005f0
 8002fd4:	200007ac 	.word	0x200007ac
 8002fd8:	200003bc 	.word	0x200003bc
 8002fdc:	200003a8 	.word	0x200003a8
 8002fe0:	20000238 	.word	0x20000238
 8002fe4:	409f4000 	.word	0x409f4000
 8002fe8:	40518000 	.word	0x40518000
 8002fec:	20000084 	.word	0x20000084
 8002ff0:	20000004 	.word	0x20000004
 8002ff4:	2000023c 	.word	0x2000023c
 8002ff8:	20000024 	.word	0x20000024
 8002ffc:	20000474 	.word	0x20000474
 8003000:	20000044 	.word	0x20000044
 8003004:	20000478 	.word	0x20000478
 8003008:	20000064 	.word	0x20000064
 800300c:	20000568 	.word	0x20000568
 8003010:	20000170 	.word	0x20000170
 8003014:	20000190 	.word	0x20000190
 8003018:	200001b0 	.word	0x200001b0
				{
					vma[j]=  (marsh[j]*marsh_k+lag[j]*lag_k+up[j]*up_k+kurs[j]*kurs_k+kren[j]*kren_k+diferent[j]*diferent_k)*max_speed/max;
 800301c:	4a88      	ldr	r2, [pc, #544]	; (8003240 <main+0x928>)
 800301e:	693b      	ldr	r3, [r7, #16]
 8003020:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003024:	ee07 3a90 	vmov	s15, r3
 8003028:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800302c:	4b85      	ldr	r3, [pc, #532]	; (8003244 <main+0x92c>)
 800302e:	edd3 7a00 	vldr	s15, [r3]
 8003032:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003036:	4a84      	ldr	r2, [pc, #528]	; (8003248 <main+0x930>)
 8003038:	693b      	ldr	r3, [r7, #16]
 800303a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800303e:	ee07 3a90 	vmov	s15, r3
 8003042:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8003046:	4b81      	ldr	r3, [pc, #516]	; (800324c <main+0x934>)
 8003048:	edd3 7a00 	vldr	s15, [r3]
 800304c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003050:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003054:	4a7e      	ldr	r2, [pc, #504]	; (8003250 <main+0x938>)
 8003056:	693b      	ldr	r3, [r7, #16]
 8003058:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800305c:	ee07 3a90 	vmov	s15, r3
 8003060:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8003064:	4b7b      	ldr	r3, [pc, #492]	; (8003254 <main+0x93c>)
 8003066:	edd3 7a00 	vldr	s15, [r3]
 800306a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800306e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003072:	4a79      	ldr	r2, [pc, #484]	; (8003258 <main+0x940>)
 8003074:	693b      	ldr	r3, [r7, #16]
 8003076:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800307a:	ee07 3a90 	vmov	s15, r3
 800307e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8003082:	4b76      	ldr	r3, [pc, #472]	; (800325c <main+0x944>)
 8003084:	edd3 7a00 	vldr	s15, [r3]
 8003088:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800308c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003090:	4a73      	ldr	r2, [pc, #460]	; (8003260 <main+0x948>)
 8003092:	693b      	ldr	r3, [r7, #16]
 8003094:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003098:	ee07 3a90 	vmov	s15, r3
 800309c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80030a0:	4b70      	ldr	r3, [pc, #448]	; (8003264 <main+0x94c>)
 80030a2:	edd3 7a00 	vldr	s15, [r3]
 80030a6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80030aa:	ee37 7a27 	vadd.f32	s14, s14, s15
 80030ae:	4a6e      	ldr	r2, [pc, #440]	; (8003268 <main+0x950>)
 80030b0:	693b      	ldr	r3, [r7, #16]
 80030b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80030b6:	ee07 3a90 	vmov	s15, r3
 80030ba:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80030be:	4b6b      	ldr	r3, [pc, #428]	; (800326c <main+0x954>)
 80030c0:	edd3 7a00 	vldr	s15, [r3]
 80030c4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80030c8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80030cc:	4b68      	ldr	r3, [pc, #416]	; (8003270 <main+0x958>)
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	ee07 3a90 	vmov	s15, r3
 80030d4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80030d8:	ee67 6a27 	vmul.f32	s13, s14, s15
 80030dc:	69bb      	ldr	r3, [r7, #24]
 80030de:	ee07 3a90 	vmov	s15, r3
 80030e2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80030e6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80030ea:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80030ee:	ee17 1a90 	vmov	r1, s15
 80030f2:	4a60      	ldr	r2, [pc, #384]	; (8003274 <main+0x95c>)
 80030f4:	693b      	ldr	r3, [r7, #16]
 80030f6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				for(int j=0;j<8;j++)
 80030fa:	693b      	ldr	r3, [r7, #16]
 80030fc:	3301      	adds	r3, #1
 80030fe:	613b      	str	r3, [r7, #16]
 8003100:	693b      	ldr	r3, [r7, #16]
 8003102:	2b07      	cmp	r3, #7
 8003104:	dd8a      	ble.n	800301c <main+0x704>
				}
			}

			//    
			Thruster_Set_Perc(vma);
 8003106:	485b      	ldr	r0, [pc, #364]	; (8003274 <main+0x95c>)
 8003108:	f7fe fb72 	bl	80017f0 <Thruster_Set_Perc>

			if(ch_[8]>1100){
 800310c:	4b5a      	ldr	r3, [pc, #360]	; (8003278 <main+0x960>)
 800310e:	8a1b      	ldrh	r3, [r3, #16]
 8003110:	f240 424c 	movw	r2, #1100	; 0x44c
 8003114:	4293      	cmp	r3, r2
 8003116:	d906      	bls.n	8003126 <main+0x80e>
				HAL_GPIO_WritePin(POWER_ON_GPIO_Port, POWER_ON_Pin, GPIO_PIN_RESET);//  
 8003118:	2200      	movs	r2, #0
 800311a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800311e:	4857      	ldr	r0, [pc, #348]	; (800327c <main+0x964>)
 8003120:	f003 fa80 	bl	8006624 <HAL_GPIO_WritePin>
 8003124:	e00f      	b.n	8003146 <main+0x82e>
			//	videoHideMax7456(0);//   
			}
			else if(HAL_GPIO_ReadPin(POWER_ON_GPIO_Port, POWER_ON_Pin)==GPIO_PIN_RESET)
 8003126:	f44f 7180 	mov.w	r1, #256	; 0x100
 800312a:	4854      	ldr	r0, [pc, #336]	; (800327c <main+0x964>)
 800312c:	f003 fa62 	bl	80065f4 <HAL_GPIO_ReadPin>
 8003130:	4603      	mov	r3, r0
 8003132:	2b00      	cmp	r3, #0
 8003134:	d107      	bne.n	8003146 <main+0x82e>

			{
				//  
				HAL_GPIO_WritePin(POWER_ON_GPIO_Port, POWER_ON_Pin, GPIO_PIN_SET);
 8003136:	2201      	movs	r2, #1
 8003138:	f44f 7180 	mov.w	r1, #256	; 0x100
 800313c:	484f      	ldr	r0, [pc, #316]	; (800327c <main+0x964>)
 800313e:	f003 fa71 	bl	8006624 <HAL_GPIO_WritePin>
				//  
//				videoHideMax7456(1);//   
//				resetMax7456();// 

				Thruster_Stop();
 8003142:	f7fe fae5 	bl	8001710 <Thruster_Stop>
			}

			__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, 150-tilt_k*50);//  
 8003146:	4b4e      	ldr	r3, [pc, #312]	; (8003280 <main+0x968>)
 8003148:	edd3 7a00 	vldr	s15, [r3]
 800314c:	ed9f 7a4d 	vldr	s14, [pc, #308]	; 8003284 <main+0x96c>
 8003150:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003154:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 8003288 <main+0x970>
 8003158:	ee77 7a67 	vsub.f32	s15, s14, s15
 800315c:	4b4b      	ldr	r3, [pc, #300]	; (800328c <main+0x974>)
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003164:	ee17 2a90 	vmov	r2, s15
 8003168:	635a      	str	r2, [r3, #52]	; 0x34

			if(grab_k > 0.5)
 800316a:	4b49      	ldr	r3, [pc, #292]	; (8003290 <main+0x978>)
 800316c:	edd3 7a00 	vldr	s15, [r3]
 8003170:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8003174:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003178:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800317c:	dd0c      	ble.n	8003198 <main+0x880>
			{
				HAL_GPIO_WritePin(GRAB_DIR_GPIO_Port, GRAB_DIR_Pin, GPIO_PIN_SET);
 800317e:	2201      	movs	r2, #1
 8003180:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003184:	4843      	ldr	r0, [pc, #268]	; (8003294 <main+0x97c>)
 8003186:	f003 fa4d 	bl	8006624 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GRAB_ENABLE_GPIO_Port, GRAB_ENABLE_Pin, GPIO_PIN_RESET);
 800318a:	2200      	movs	r2, #0
 800318c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003190:	4841      	ldr	r0, [pc, #260]	; (8003298 <main+0x980>)
 8003192:	f003 fa47 	bl	8006624 <HAL_GPIO_WritePin>
 8003196:	e01c      	b.n	80031d2 <main+0x8ba>
			}else if(grab_k < -0.5)
 8003198:	4b3d      	ldr	r3, [pc, #244]	; (8003290 <main+0x978>)
 800319a:	edd3 7a00 	vldr	s15, [r3]
 800319e:	eebe 7a00 	vmov.f32	s14, #224	; 0xbf000000 -0.5
 80031a2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80031a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031aa:	d50c      	bpl.n	80031c6 <main+0x8ae>
			{
				HAL_GPIO_WritePin(GRAB_DIR_GPIO_Port, GRAB_DIR_Pin, GPIO_PIN_RESET);
 80031ac:	2200      	movs	r2, #0
 80031ae:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80031b2:	4838      	ldr	r0, [pc, #224]	; (8003294 <main+0x97c>)
 80031b4:	f003 fa36 	bl	8006624 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GRAB_ENABLE_GPIO_Port, GRAB_ENABLE_Pin, GPIO_PIN_RESET);
 80031b8:	2200      	movs	r2, #0
 80031ba:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80031be:	4836      	ldr	r0, [pc, #216]	; (8003298 <main+0x980>)
 80031c0:	f003 fa30 	bl	8006624 <HAL_GPIO_WritePin>
 80031c4:	e005      	b.n	80031d2 <main+0x8ba>
			}
			else
				HAL_GPIO_WritePin(GRAB_ENABLE_GPIO_Port, GRAB_ENABLE_Pin, GPIO_PIN_SET);
 80031c6:	2201      	movs	r2, #1
 80031c8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80031cc:	4832      	ldr	r0, [pc, #200]	; (8003298 <main+0x980>)
 80031ce:	f003 fa29 	bl	8006624 <HAL_GPIO_WritePin>


			if(rot_k > 0.5)
 80031d2:	4b32      	ldr	r3, [pc, #200]	; (800329c <main+0x984>)
 80031d4:	edd3 7a00 	vldr	s15, [r3]
 80031d8:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80031dc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80031e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031e4:	dd0c      	ble.n	8003200 <main+0x8e8>
			{
				HAL_GPIO_WritePin(ROT_DIR_GPIO_Port, ROT_DIR_Pin, GPIO_PIN_SET);
 80031e6:	2201      	movs	r2, #1
 80031e8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80031ec:	4829      	ldr	r0, [pc, #164]	; (8003294 <main+0x97c>)
 80031ee:	f003 fa19 	bl	8006624 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(ROT_ENABLE_GPIO_Port, ROT_ENABLE_Pin, GPIO_PIN_RESET);
 80031f2:	2200      	movs	r2, #0
 80031f4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80031f8:	4827      	ldr	r0, [pc, #156]	; (8003298 <main+0x980>)
 80031fa:	f003 fa13 	bl	8006624 <HAL_GPIO_WritePin>
 80031fe:	e01c      	b.n	800323a <main+0x922>
			}else if(rot_k < -0.5)
 8003200:	4b26      	ldr	r3, [pc, #152]	; (800329c <main+0x984>)
 8003202:	edd3 7a00 	vldr	s15, [r3]
 8003206:	eebe 7a00 	vmov.f32	s14, #224	; 0xbf000000 -0.5
 800320a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800320e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003212:	d50c      	bpl.n	800322e <main+0x916>
			{
				HAL_GPIO_WritePin(ROT_DIR_GPIO_Port, ROT_DIR_Pin, GPIO_PIN_RESET);
 8003214:	2200      	movs	r2, #0
 8003216:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800321a:	481e      	ldr	r0, [pc, #120]	; (8003294 <main+0x97c>)
 800321c:	f003 fa02 	bl	8006624 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(ROT_ENABLE_GPIO_Port, ROT_ENABLE_Pin, GPIO_PIN_RESET);
 8003220:	2200      	movs	r2, #0
 8003222:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003226:	481c      	ldr	r0, [pc, #112]	; (8003298 <main+0x980>)
 8003228:	f003 f9fc 	bl	8006624 <HAL_GPIO_WritePin>
 800322c:	e005      	b.n	800323a <main+0x922>
			}
			else
				HAL_GPIO_WritePin(ROT_ENABLE_GPIO_Port, ROT_ENABLE_Pin, GPIO_PIN_SET);
 800322e:	2201      	movs	r2, #1
 8003230:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003234:	4818      	ldr	r0, [pc, #96]	; (8003298 <main+0x980>)
 8003236:	f003 f9f5 	bl	8006624 <HAL_GPIO_WritePin>

		}

		for(int j=0;j<22;j++)
 800323a:	2300      	movs	r3, #0
 800323c:	60fb      	str	r3, [r7, #12]
 800323e:	e037      	b.n	80032b0 <main+0x998>
 8003240:	20000004 	.word	0x20000004
 8003244:	2000023c 	.word	0x2000023c
 8003248:	20000024 	.word	0x20000024
 800324c:	20000474 	.word	0x20000474
 8003250:	20000044 	.word	0x20000044
 8003254:	20000478 	.word	0x20000478
 8003258:	20000064 	.word	0x20000064
 800325c:	20000568 	.word	0x20000568
 8003260:	20000170 	.word	0x20000170
 8003264:	20000234 	.word	0x20000234
 8003268:	20000190 	.word	0x20000190
 800326c:	200007ac 	.word	0x200007ac
 8003270:	20000084 	.word	0x20000084
 8003274:	200001b0 	.word	0x200001b0
 8003278:	200005f0 	.word	0x200005f0
 800327c:	48000800 	.word	0x48000800
 8003280:	200003bc 	.word	0x200003bc
 8003284:	42480000 	.word	0x42480000
 8003288:	43160000 	.word	0x43160000
 800328c:	20000240 	.word	0x20000240
 8003290:	200003a8 	.word	0x200003a8
 8003294:	48000400 	.word	0x48000400
 8003298:	48000c00 	.word	0x48000c00
 800329c:	20000238 	.word	0x20000238
		{
			buf_[j]=0;//   
 80032a0:	4a45      	ldr	r2, [pc, #276]	; (80033b8 <main+0xaa0>)
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	4413      	add	r3, r2
 80032a6:	2200      	movs	r2, #0
 80032a8:	701a      	strb	r2, [r3, #0]
		for(int j=0;j<22;j++)
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	3301      	adds	r3, #1
 80032ae:	60fb      	str	r3, [r7, #12]
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	2b15      	cmp	r3, #21
 80032b4:	ddf4      	ble.n	80032a0 <main+0x988>
		}

		// ?

		l3gd20_readxyz(GyroBuffer);
 80032b6:	4841      	ldr	r0, [pc, #260]	; (80033bc <main+0xaa4>)
 80032b8:	f7ff f834 	bl	8002324 <l3gd20_readxyz>
		lsm_accxyz(AccBuffer);
 80032bc:	4840      	ldr	r0, [pc, #256]	; (80033c0 <main+0xaa8>)
 80032be:	f7ff f96d 	bl	800259c <lsm_accxyz>
		lsm_magxyz(MagBuffer);
 80032c2:	4840      	ldr	r0, [pc, #256]	; (80033c4 <main+0xaac>)
 80032c4:	f7ff fa44 	bl	8002750 <lsm_magxyz>

		// ?
		imu9dof(AccBuffer, GyroBuffer, MagBuffer, 0.01, Buffer);
 80032c8:	4b3f      	ldr	r3, [pc, #252]	; (80033c8 <main+0xab0>)
 80032ca:	ed9f 0a40 	vldr	s0, [pc, #256]	; 80033cc <main+0xab4>
 80032ce:	4a3d      	ldr	r2, [pc, #244]	; (80033c4 <main+0xaac>)
 80032d0:	493a      	ldr	r1, [pc, #232]	; (80033bc <main+0xaa4>)
 80032d2:	483b      	ldr	r0, [pc, #236]	; (80033c0 <main+0xaa8>)
 80032d4:	f7fe fae8 	bl	80018a8 <imu9dof>

		//   
		displayHeading((uint8_t)Buffer[2], 1);
 80032d8:	4b3b      	ldr	r3, [pc, #236]	; (80033c8 <main+0xab0>)
 80032da:	edd3 7a02 	vldr	s15, [r3, #8]
 80032de:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80032e2:	edc7 7a01 	vstr	s15, [r7, #4]
 80032e6:	793b      	ldrb	r3, [r7, #4]
 80032e8:	b2db      	uxtb	r3, r3
 80032ea:	2101      	movs	r1, #1
 80032ec:	4618      	mov	r0, r3
 80032ee:	f000 ffc5 	bl	800427c <displayHeading>
		//     
		displayMotorArmedTime();
 80032f2:	f001 f8ef 	bl	80044d4 <displayMotorArmedTime>
		//    
		if(HAL_GetTick()%50==0)
 80032f6:	f001 fea5 	bl	8005044 <HAL_GetTick>
 80032fa:	4602      	mov	r2, r0
 80032fc:	4b34      	ldr	r3, [pc, #208]	; (80033d0 <main+0xab8>)
 80032fe:	fba3 1302 	umull	r1, r3, r3, r2
 8003302:	091b      	lsrs	r3, r3, #4
 8003304:	2132      	movs	r1, #50	; 0x32
 8003306:	fb01 f303 	mul.w	r3, r1, r3
 800330a:	1ad3      	subs	r3, r2, r3
 800330c:	2b00      	cmp	r3, #0
 800330e:	d10e      	bne.n	800332e <main+0xa16>
		{
		real_depth = check_pressure()-init_pressure;
 8003310:	f7fd ff18 	bl	8001144 <check_pressure>
 8003314:	4603      	mov	r3, r0
 8003316:	461a      	mov	r2, r3
 8003318:	4b2e      	ldr	r3, [pc, #184]	; (80033d4 <main+0xabc>)
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	1ad3      	subs	r3, r2, r3
 800331e:	461a      	mov	r2, r3
 8003320:	4b2d      	ldr	r3, [pc, #180]	; (80033d8 <main+0xac0>)
 8003322:	601a      	str	r2, [r3, #0]
		displayDepth(real_depth);
 8003324:	4b2c      	ldr	r3, [pc, #176]	; (80033d8 <main+0xac0>)
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	4618      	mov	r0, r3
 800332a:	f001 f847 	bl	80043bc <displayDepth>
		}
		//      
		adc = HAL_ADC_GetValue(&hadc3);
 800332e:	482b      	ldr	r0, [pc, #172]	; (80033dc <main+0xac4>)
 8003330:	f002 f9d8 	bl	80056e4 <HAL_ADC_GetValue>
 8003334:	4603      	mov	r3, r0
 8003336:	b29a      	uxth	r2, r3
 8003338:	4b29      	ldr	r3, [pc, #164]	; (80033e0 <main+0xac8>)
 800333a:	801a      	strh	r2, [r3, #0]
		displayBattery(adc*0.1064);
 800333c:	4b28      	ldr	r3, [pc, #160]	; (80033e0 <main+0xac8>)
 800333e:	881b      	ldrh	r3, [r3, #0]
 8003340:	4618      	mov	r0, r3
 8003342:	f7fd f8ef 	bl	8000524 <__aeabi_i2d>
 8003346:	a31a      	add	r3, pc, #104	; (adr r3, 80033b0 <main+0xa98>)
 8003348:	e9d3 2300 	ldrd	r2, r3, [r3]
 800334c:	f7fd f954 	bl	80005f8 <__aeabi_dmul>
 8003350:	4602      	mov	r2, r0
 8003352:	460b      	mov	r3, r1
 8003354:	4610      	mov	r0, r2
 8003356:	4619      	mov	r1, r3
 8003358:	f7fd fc26 	bl	8000ba8 <__aeabi_d2uiz>
 800335c:	4603      	mov	r3, r0
 800335e:	b2db      	uxtb	r3, r3
 8003360:	4618      	mov	r0, r3
 8003362:	f001 f845 	bl	80043f0 <displayBattery>
		displaycompas(Buffer[0],Buffer[1], tilt_k*90+118,max_speed);
 8003366:	4b18      	ldr	r3, [pc, #96]	; (80033c8 <main+0xab0>)
 8003368:	edd3 7a00 	vldr	s15, [r3]
 800336c:	eefd 6ae7 	vcvt.s32.f32	s13, s15
 8003370:	4b15      	ldr	r3, [pc, #84]	; (80033c8 <main+0xab0>)
 8003372:	edd3 7a01 	vldr	s15, [r3, #4]
 8003376:	eebd 6ae7 	vcvt.s32.f32	s12, s15
 800337a:	4b1a      	ldr	r3, [pc, #104]	; (80033e4 <main+0xacc>)
 800337c:	edd3 7a00 	vldr	s15, [r3]
 8003380:	ed9f 7a19 	vldr	s14, [pc, #100]	; 80033e8 <main+0xad0>
 8003384:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003388:	ed9f 7a18 	vldr	s14, [pc, #96]	; 80033ec <main+0xad4>
 800338c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003390:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003394:	4b16      	ldr	r3, [pc, #88]	; (80033f0 <main+0xad8>)
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	b2db      	uxtb	r3, r3
 800339a:	ee17 2a90 	vmov	r2, s15
 800339e:	ee16 1a10 	vmov	r1, s12
 80033a2:	ee16 0a90 	vmov	r0, s13
 80033a6:	f001 f8d5 	bl	8004554 <displaycompas>
		HAL_GPIO_WritePin(LD8_GPIO_Port, LD8_Pin, GPIO_PIN_RESET);
 80033aa:	f7ff bb5b 	b.w	8002a64 <main+0x14c>
 80033ae:	bf00      	nop
 80033b0:	c84b5dcc 	.word	0xc84b5dcc
 80033b4:	3fbb3d07 	.word	0x3fbb3d07
 80033b8:	20000710 	.word	0x20000710
 80033bc:	200003b0 	.word	0x200003b0
 80033c0:	2000047c 	.word	0x2000047c
 80033c4:	20000488 	.word	0x20000488
 80033c8:	20000650 	.word	0x20000650
 80033cc:	3c23d70a 	.word	0x3c23d70a
 80033d0:	51eb851f 	.word	0x51eb851f
 80033d4:	200001d8 	.word	0x200001d8
 80033d8:	200001d4 	.word	0x200001d4
 80033dc:	20000518 	.word	0x20000518
 80033e0:	200001d0 	.word	0x200001d0
 80033e4:	200003bc 	.word	0x200003bc
 80033e8:	42b40000 	.word	0x42b40000
 80033ec:	42ec0000 	.word	0x42ec0000
 80033f0:	20000084 	.word	0x20000084

080033f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80033f4:	b580      	push	{r7, lr}
 80033f6:	b09e      	sub	sp, #120	; 0x78
 80033f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80033fa:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80033fe:	2228      	movs	r2, #40	; 0x28
 8003400:	2100      	movs	r1, #0
 8003402:	4618      	mov	r0, r3
 8003404:	f007 fef8 	bl	800b1f8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003408:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800340c:	2200      	movs	r2, #0
 800340e:	601a      	str	r2, [r3, #0]
 8003410:	605a      	str	r2, [r3, #4]
 8003412:	609a      	str	r2, [r3, #8]
 8003414:	60da      	str	r2, [r3, #12]
 8003416:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003418:	463b      	mov	r3, r7
 800341a:	223c      	movs	r2, #60	; 0x3c
 800341c:	2100      	movs	r1, #0
 800341e:	4618      	mov	r0, r3
 8003420:	f007 feea 	bl	800b1f8 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8003424:	2303      	movs	r3, #3
 8003426:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003428:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800342c:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800342e:	2300      	movs	r3, #0
 8003430:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003432:	2301      	movs	r3, #1
 8003434:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003436:	2310      	movs	r3, #16
 8003438:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800343a:	2302      	movs	r3, #2
 800343c:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800343e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003442:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8003444:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003448:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800344a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800344e:	4618      	mov	r0, r3
 8003450:	f004 f9b6 	bl	80077c0 <HAL_RCC_OscConfig>
 8003454:	4603      	mov	r3, r0
 8003456:	2b00      	cmp	r3, #0
 8003458:	d001      	beq.n	800345e <SystemClock_Config+0x6a>
  {
    Error_Handler();
 800345a:	f000 fd33 	bl	8003ec4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800345e:	230f      	movs	r3, #15
 8003460:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003462:	2302      	movs	r3, #2
 8003464:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003466:	2300      	movs	r3, #0
 8003468:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800346a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800346e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003470:	2300      	movs	r3, #0
 8003472:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8003474:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003478:	2101      	movs	r1, #1
 800347a:	4618      	mov	r0, r3
 800347c:	f005 f8a8 	bl	80085d0 <HAL_RCC_ClockConfig>
 8003480:	4603      	mov	r3, r0
 8003482:	2b00      	cmp	r3, #0
 8003484:	d001      	beq.n	800348a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8003486:	f000 fd1d 	bl	8003ec4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_USART1
 800348a:	4b11      	ldr	r3, [pc, #68]	; (80034d0 <SystemClock_Config+0xdc>)
 800348c:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_USART3
                              |RCC_PERIPHCLK_UART5|RCC_PERIPHCLK_I2C1
                              |RCC_PERIPHCLK_I2C2|RCC_PERIPHCLK_TIM8
                              |RCC_PERIPHCLK_ADC34;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800348e:	2300      	movs	r3, #0
 8003490:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8003492:	2300      	movs	r3, #0
 8003494:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8003496:	2300      	movs	r3, #0
 8003498:	613b      	str	r3, [r7, #16]
  PeriphClkInit.Uart5ClockSelection = RCC_UART5CLKSOURCE_PCLK1;
 800349a:	2300      	movs	r3, #0
 800349c:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.Adc34ClockSelection = RCC_ADC34PLLCLK_DIV1;
 800349e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80034a2:	62bb      	str	r3, [r7, #40]	; 0x28
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 80034a4:	2300      	movs	r3, #0
 80034a6:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_HSI;
 80034a8:	2300      	movs	r3, #0
 80034aa:	623b      	str	r3, [r7, #32]
  PeriphClkInit.USBClockSelection = RCC_USBCLKSOURCE_PLL;
 80034ac:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80034b0:	63bb      	str	r3, [r7, #56]	; 0x38
  PeriphClkInit.Tim8ClockSelection = RCC_TIM8CLK_HCLK;
 80034b2:	2300      	movs	r3, #0
 80034b4:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80034b6:	463b      	mov	r3, r7
 80034b8:	4618      	mov	r0, r3
 80034ba:	f005 fabf 	bl	8008a3c <HAL_RCCEx_PeriphCLKConfig>
 80034be:	4603      	mov	r3, r0
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d001      	beq.n	80034c8 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 80034c4:	f000 fcfe 	bl	8003ec4 <Error_Handler>
  }
}
 80034c8:	bf00      	nop
 80034ca:	3778      	adds	r7, #120	; 0x78
 80034cc:	46bd      	mov	sp, r7
 80034ce:	bd80      	pop	{r7, pc}
 80034d0:	00022177 	.word	0x00022177

080034d4 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 80034d4:	b580      	push	{r7, lr}
 80034d6:	b08a      	sub	sp, #40	; 0x28
 80034d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80034da:	f107 031c 	add.w	r3, r7, #28
 80034de:	2200      	movs	r2, #0
 80034e0:	601a      	str	r2, [r3, #0]
 80034e2:	605a      	str	r2, [r3, #4]
 80034e4:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80034e6:	1d3b      	adds	r3, r7, #4
 80034e8:	2200      	movs	r2, #0
 80034ea:	601a      	str	r2, [r3, #0]
 80034ec:	605a      	str	r2, [r3, #4]
 80034ee:	609a      	str	r2, [r3, #8]
 80034f0:	60da      	str	r2, [r3, #12]
 80034f2:	611a      	str	r2, [r3, #16]
 80034f4:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC3_Init 1 */

  /* USER CODE END ADC3_Init 1 */
  /** Common config
  */
  hadc3.Instance = ADC3;
 80034f6:	4b2d      	ldr	r3, [pc, #180]	; (80035ac <MX_ADC3_Init+0xd8>)
 80034f8:	4a2d      	ldr	r2, [pc, #180]	; (80035b0 <MX_ADC3_Init+0xdc>)
 80034fa:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80034fc:	4b2b      	ldr	r3, [pc, #172]	; (80035ac <MX_ADC3_Init+0xd8>)
 80034fe:	2200      	movs	r2, #0
 8003500:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8003502:	4b2a      	ldr	r3, [pc, #168]	; (80035ac <MX_ADC3_Init+0xd8>)
 8003504:	2200      	movs	r2, #0
 8003506:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8003508:	4b28      	ldr	r3, [pc, #160]	; (80035ac <MX_ADC3_Init+0xd8>)
 800350a:	2200      	movs	r2, #0
 800350c:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = ENABLE;
 800350e:	4b27      	ldr	r3, [pc, #156]	; (80035ac <MX_ADC3_Init+0xd8>)
 8003510:	2201      	movs	r2, #1
 8003512:	765a      	strb	r2, [r3, #25]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8003514:	4b25      	ldr	r3, [pc, #148]	; (80035ac <MX_ADC3_Init+0xd8>)
 8003516:	2200      	movs	r2, #0
 8003518:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800351c:	4b23      	ldr	r3, [pc, #140]	; (80035ac <MX_ADC3_Init+0xd8>)
 800351e:	2200      	movs	r2, #0
 8003520:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003522:	4b22      	ldr	r3, [pc, #136]	; (80035ac <MX_ADC3_Init+0xd8>)
 8003524:	2201      	movs	r2, #1
 8003526:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003528:	4b20      	ldr	r3, [pc, #128]	; (80035ac <MX_ADC3_Init+0xd8>)
 800352a:	2200      	movs	r2, #0
 800352c:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 800352e:	4b1f      	ldr	r3, [pc, #124]	; (80035ac <MX_ADC3_Init+0xd8>)
 8003530:	2201      	movs	r2, #1
 8003532:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8003534:	4b1d      	ldr	r3, [pc, #116]	; (80035ac <MX_ADC3_Init+0xd8>)
 8003536:	2200      	movs	r2, #0
 8003538:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800353c:	4b1b      	ldr	r3, [pc, #108]	; (80035ac <MX_ADC3_Init+0xd8>)
 800353e:	2204      	movs	r2, #4
 8003540:	615a      	str	r2, [r3, #20]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8003542:	4b1a      	ldr	r3, [pc, #104]	; (80035ac <MX_ADC3_Init+0xd8>)
 8003544:	2200      	movs	r2, #0
 8003546:	761a      	strb	r2, [r3, #24]
  hadc3.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8003548:	4b18      	ldr	r3, [pc, #96]	; (80035ac <MX_ADC3_Init+0xd8>)
 800354a:	2200      	movs	r2, #0
 800354c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 800354e:	4817      	ldr	r0, [pc, #92]	; (80035ac <MX_ADC3_Init+0xd8>)
 8003550:	f001 fda8 	bl	80050a4 <HAL_ADC_Init>
 8003554:	4603      	mov	r3, r0
 8003556:	2b00      	cmp	r3, #0
 8003558:	d001      	beq.n	800355e <MX_ADC3_Init+0x8a>
  {
    Error_Handler();
 800355a:	f000 fcb3 	bl	8003ec4 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800355e:	2300      	movs	r3, #0
 8003560:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc3, &multimode) != HAL_OK)
 8003562:	f107 031c 	add.w	r3, r7, #28
 8003566:	4619      	mov	r1, r3
 8003568:	4810      	ldr	r0, [pc, #64]	; (80035ac <MX_ADC3_Init+0xd8>)
 800356a:	f002 fc27 	bl	8005dbc <HAL_ADCEx_MultiModeConfigChannel>
 800356e:	4603      	mov	r3, r0
 8003570:	2b00      	cmp	r3, #0
 8003572:	d001      	beq.n	8003578 <MX_ADC3_Init+0xa4>
  {
    Error_Handler();
 8003574:	f000 fca6 	bl	8003ec4 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8003578:	2308      	movs	r3, #8
 800357a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800357c:	2301      	movs	r3, #1
 800357e:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8003580:	2300      	movs	r3, #0
 8003582:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_19CYCLES_5;
 8003584:	2304      	movs	r3, #4
 8003586:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8003588:	2300      	movs	r3, #0
 800358a:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800358c:	2300      	movs	r3, #0
 800358e:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8003590:	1d3b      	adds	r3, r7, #4
 8003592:	4619      	mov	r1, r3
 8003594:	4805      	ldr	r0, [pc, #20]	; (80035ac <MX_ADC3_Init+0xd8>)
 8003596:	f002 f925 	bl	80057e4 <HAL_ADC_ConfigChannel>
 800359a:	4603      	mov	r3, r0
 800359c:	2b00      	cmp	r3, #0
 800359e:	d001      	beq.n	80035a4 <MX_ADC3_Init+0xd0>
  {
    Error_Handler();
 80035a0:	f000 fc90 	bl	8003ec4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 80035a4:	bf00      	nop
 80035a6:	3728      	adds	r7, #40	; 0x28
 80035a8:	46bd      	mov	sp, r7
 80035aa:	bd80      	pop	{r7, pc}
 80035ac:	20000518 	.word	0x20000518
 80035b0:	50000400 	.word	0x50000400

080035b4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80035b8:	4b1b      	ldr	r3, [pc, #108]	; (8003628 <MX_I2C1_Init+0x74>)
 80035ba:	4a1c      	ldr	r2, [pc, #112]	; (800362c <MX_I2C1_Init+0x78>)
 80035bc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 80035be:	4b1a      	ldr	r3, [pc, #104]	; (8003628 <MX_I2C1_Init+0x74>)
 80035c0:	4a1b      	ldr	r2, [pc, #108]	; (8003630 <MX_I2C1_Init+0x7c>)
 80035c2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80035c4:	4b18      	ldr	r3, [pc, #96]	; (8003628 <MX_I2C1_Init+0x74>)
 80035c6:	2200      	movs	r2, #0
 80035c8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80035ca:	4b17      	ldr	r3, [pc, #92]	; (8003628 <MX_I2C1_Init+0x74>)
 80035cc:	2201      	movs	r2, #1
 80035ce:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80035d0:	4b15      	ldr	r3, [pc, #84]	; (8003628 <MX_I2C1_Init+0x74>)
 80035d2:	2200      	movs	r2, #0
 80035d4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80035d6:	4b14      	ldr	r3, [pc, #80]	; (8003628 <MX_I2C1_Init+0x74>)
 80035d8:	2200      	movs	r2, #0
 80035da:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80035dc:	4b12      	ldr	r3, [pc, #72]	; (8003628 <MX_I2C1_Init+0x74>)
 80035de:	2200      	movs	r2, #0
 80035e0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80035e2:	4b11      	ldr	r3, [pc, #68]	; (8003628 <MX_I2C1_Init+0x74>)
 80035e4:	2200      	movs	r2, #0
 80035e6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80035e8:	4b0f      	ldr	r3, [pc, #60]	; (8003628 <MX_I2C1_Init+0x74>)
 80035ea:	2200      	movs	r2, #0
 80035ec:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80035ee:	480e      	ldr	r0, [pc, #56]	; (8003628 <MX_I2C1_Init+0x74>)
 80035f0:	f003 f830 	bl	8006654 <HAL_I2C_Init>
 80035f4:	4603      	mov	r3, r0
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d001      	beq.n	80035fe <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80035fa:	f000 fc63 	bl	8003ec4 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80035fe:	2100      	movs	r1, #0
 8003600:	4809      	ldr	r0, [pc, #36]	; (8003628 <MX_I2C1_Init+0x74>)
 8003602:	f003 ff67 	bl	80074d4 <HAL_I2CEx_ConfigAnalogFilter>
 8003606:	4603      	mov	r3, r0
 8003608:	2b00      	cmp	r3, #0
 800360a:	d001      	beq.n	8003610 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800360c:	f000 fc5a 	bl	8003ec4 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8003610:	2100      	movs	r1, #0
 8003612:	4805      	ldr	r0, [pc, #20]	; (8003628 <MX_I2C1_Init+0x74>)
 8003614:	f003 ffa9 	bl	800756a <HAL_I2CEx_ConfigDigitalFilter>
 8003618:	4603      	mov	r3, r0
 800361a:	2b00      	cmp	r3, #0
 800361c:	d001      	beq.n	8003622 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800361e:	f000 fc51 	bl	8003ec4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003622:	bf00      	nop
 8003624:	bd80      	pop	{r7, pc}
 8003626:	bf00      	nop
 8003628:	20000310 	.word	0x20000310
 800362c:	40005400 	.word	0x40005400
 8003630:	2000090e 	.word	0x2000090e

08003634 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8003634:	b580      	push	{r7, lr}
 8003636:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8003638:	4b1b      	ldr	r3, [pc, #108]	; (80036a8 <MX_I2C2_Init+0x74>)
 800363a:	4a1c      	ldr	r2, [pc, #112]	; (80036ac <MX_I2C2_Init+0x78>)
 800363c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x2000090E;
 800363e:	4b1a      	ldr	r3, [pc, #104]	; (80036a8 <MX_I2C2_Init+0x74>)
 8003640:	4a1b      	ldr	r2, [pc, #108]	; (80036b0 <MX_I2C2_Init+0x7c>)
 8003642:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8003644:	4b18      	ldr	r3, [pc, #96]	; (80036a8 <MX_I2C2_Init+0x74>)
 8003646:	2200      	movs	r2, #0
 8003648:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800364a:	4b17      	ldr	r3, [pc, #92]	; (80036a8 <MX_I2C2_Init+0x74>)
 800364c:	2201      	movs	r2, #1
 800364e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003650:	4b15      	ldr	r3, [pc, #84]	; (80036a8 <MX_I2C2_Init+0x74>)
 8003652:	2200      	movs	r2, #0
 8003654:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8003656:	4b14      	ldr	r3, [pc, #80]	; (80036a8 <MX_I2C2_Init+0x74>)
 8003658:	2200      	movs	r2, #0
 800365a:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800365c:	4b12      	ldr	r3, [pc, #72]	; (80036a8 <MX_I2C2_Init+0x74>)
 800365e:	2200      	movs	r2, #0
 8003660:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003662:	4b11      	ldr	r3, [pc, #68]	; (80036a8 <MX_I2C2_Init+0x74>)
 8003664:	2200      	movs	r2, #0
 8003666:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003668:	4b0f      	ldr	r3, [pc, #60]	; (80036a8 <MX_I2C2_Init+0x74>)
 800366a:	2200      	movs	r2, #0
 800366c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800366e:	480e      	ldr	r0, [pc, #56]	; (80036a8 <MX_I2C2_Init+0x74>)
 8003670:	f002 fff0 	bl	8006654 <HAL_I2C_Init>
 8003674:	4603      	mov	r3, r0
 8003676:	2b00      	cmp	r3, #0
 8003678:	d001      	beq.n	800367e <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 800367a:	f000 fc23 	bl	8003ec4 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800367e:	2100      	movs	r1, #0
 8003680:	4809      	ldr	r0, [pc, #36]	; (80036a8 <MX_I2C2_Init+0x74>)
 8003682:	f003 ff27 	bl	80074d4 <HAL_I2CEx_ConfigAnalogFilter>
 8003686:	4603      	mov	r3, r0
 8003688:	2b00      	cmp	r3, #0
 800368a:	d001      	beq.n	8003690 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 800368c:	f000 fc1a 	bl	8003ec4 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8003690:	2100      	movs	r1, #0
 8003692:	4805      	ldr	r0, [pc, #20]	; (80036a8 <MX_I2C2_Init+0x74>)
 8003694:	f003 ff69 	bl	800756a <HAL_I2CEx_ConfigDigitalFilter>
 8003698:	4603      	mov	r3, r0
 800369a:	2b00      	cmp	r3, #0
 800369c:	d001      	beq.n	80036a2 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 800369e:	f000 fc11 	bl	8003ec4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80036a2:	bf00      	nop
 80036a4:	bd80      	pop	{r7, pc}
 80036a6:	bf00      	nop
 80036a8:	2000035c 	.word	0x2000035c
 80036ac:	40005800 	.word	0x40005800
 80036b0:	2000090e 	.word	0x2000090e

080036b4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80036b4:	b580      	push	{r7, lr}
 80036b6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80036b8:	4b1b      	ldr	r3, [pc, #108]	; (8003728 <MX_SPI1_Init+0x74>)
 80036ba:	4a1c      	ldr	r2, [pc, #112]	; (800372c <MX_SPI1_Init+0x78>)
 80036bc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80036be:	4b1a      	ldr	r3, [pc, #104]	; (8003728 <MX_SPI1_Init+0x74>)
 80036c0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80036c4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80036c6:	4b18      	ldr	r3, [pc, #96]	; (8003728 <MX_SPI1_Init+0x74>)
 80036c8:	2200      	movs	r2, #0
 80036ca:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80036cc:	4b16      	ldr	r3, [pc, #88]	; (8003728 <MX_SPI1_Init+0x74>)
 80036ce:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80036d2:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80036d4:	4b14      	ldr	r3, [pc, #80]	; (8003728 <MX_SPI1_Init+0x74>)
 80036d6:	2200      	movs	r2, #0
 80036d8:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80036da:	4b13      	ldr	r3, [pc, #76]	; (8003728 <MX_SPI1_Init+0x74>)
 80036dc:	2200      	movs	r2, #0
 80036de:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 80036e0:	4b11      	ldr	r3, [pc, #68]	; (8003728 <MX_SPI1_Init+0x74>)
 80036e2:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80036e6:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80036e8:	4b0f      	ldr	r3, [pc, #60]	; (8003728 <MX_SPI1_Init+0x74>)
 80036ea:	2210      	movs	r2, #16
 80036ec:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80036ee:	4b0e      	ldr	r3, [pc, #56]	; (8003728 <MX_SPI1_Init+0x74>)
 80036f0:	2200      	movs	r2, #0
 80036f2:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80036f4:	4b0c      	ldr	r3, [pc, #48]	; (8003728 <MX_SPI1_Init+0x74>)
 80036f6:	2200      	movs	r2, #0
 80036f8:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80036fa:	4b0b      	ldr	r3, [pc, #44]	; (8003728 <MX_SPI1_Init+0x74>)
 80036fc:	2200      	movs	r2, #0
 80036fe:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8003700:	4b09      	ldr	r3, [pc, #36]	; (8003728 <MX_SPI1_Init+0x74>)
 8003702:	2207      	movs	r2, #7
 8003704:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8003706:	4b08      	ldr	r3, [pc, #32]	; (8003728 <MX_SPI1_Init+0x74>)
 8003708:	2200      	movs	r2, #0
 800370a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800370c:	4b06      	ldr	r3, [pc, #24]	; (8003728 <MX_SPI1_Init+0x74>)
 800370e:	2208      	movs	r2, #8
 8003710:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003712:	4805      	ldr	r0, [pc, #20]	; (8003728 <MX_SPI1_Init+0x74>)
 8003714:	f005 fb42 	bl	8008d9c <HAL_SPI_Init>
 8003718:	4603      	mov	r3, r0
 800371a:	2b00      	cmp	r3, #0
 800371c:	d001      	beq.n	8003722 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800371e:	f000 fbd1 	bl	8003ec4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003722:	bf00      	nop
 8003724:	bd80      	pop	{r7, pc}
 8003726:	bf00      	nop
 8003728:	20000660 	.word	0x20000660
 800372c:	40013000 	.word	0x40013000

08003730 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8003730:	b580      	push	{r7, lr}
 8003732:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8003734:	4b1b      	ldr	r3, [pc, #108]	; (80037a4 <MX_SPI3_Init+0x74>)
 8003736:	4a1c      	ldr	r2, [pc, #112]	; (80037a8 <MX_SPI3_Init+0x78>)
 8003738:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800373a:	4b1a      	ldr	r3, [pc, #104]	; (80037a4 <MX_SPI3_Init+0x74>)
 800373c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003740:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8003742:	4b18      	ldr	r3, [pc, #96]	; (80037a4 <MX_SPI3_Init+0x74>)
 8003744:	2200      	movs	r2, #0
 8003746:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8003748:	4b16      	ldr	r3, [pc, #88]	; (80037a4 <MX_SPI3_Init+0x74>)
 800374a:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800374e:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003750:	4b14      	ldr	r3, [pc, #80]	; (80037a4 <MX_SPI3_Init+0x74>)
 8003752:	2200      	movs	r2, #0
 8003754:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003756:	4b13      	ldr	r3, [pc, #76]	; (80037a4 <MX_SPI3_Init+0x74>)
 8003758:	2200      	movs	r2, #0
 800375a:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800375c:	4b11      	ldr	r3, [pc, #68]	; (80037a4 <MX_SPI3_Init+0x74>)
 800375e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003762:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8003764:	4b0f      	ldr	r3, [pc, #60]	; (80037a4 <MX_SPI3_Init+0x74>)
 8003766:	2210      	movs	r2, #16
 8003768:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800376a:	4b0e      	ldr	r3, [pc, #56]	; (80037a4 <MX_SPI3_Init+0x74>)
 800376c:	2200      	movs	r2, #0
 800376e:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8003770:	4b0c      	ldr	r3, [pc, #48]	; (80037a4 <MX_SPI3_Init+0x74>)
 8003772:	2200      	movs	r2, #0
 8003774:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003776:	4b0b      	ldr	r3, [pc, #44]	; (80037a4 <MX_SPI3_Init+0x74>)
 8003778:	2200      	movs	r2, #0
 800377a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 800377c:	4b09      	ldr	r3, [pc, #36]	; (80037a4 <MX_SPI3_Init+0x74>)
 800377e:	2207      	movs	r2, #7
 8003780:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8003782:	4b08      	ldr	r3, [pc, #32]	; (80037a4 <MX_SPI3_Init+0x74>)
 8003784:	2200      	movs	r2, #0
 8003786:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8003788:	4b06      	ldr	r3, [pc, #24]	; (80037a4 <MX_SPI3_Init+0x74>)
 800378a:	2208      	movs	r2, #8
 800378c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800378e:	4805      	ldr	r0, [pc, #20]	; (80037a4 <MX_SPI3_Init+0x74>)
 8003790:	f005 fb04 	bl	8008d9c <HAL_SPI_Init>
 8003794:	4603      	mov	r3, r0
 8003796:	2b00      	cmp	r3, #0
 8003798:	d001      	beq.n	800379e <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 800379a:	f000 fb93 	bl	8003ec4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800379e:	bf00      	nop
 80037a0:	bd80      	pop	{r7, pc}
 80037a2:	bf00      	nop
 80037a4:	20000410 	.word	0x20000410
 80037a8:	40003c00 	.word	0x40003c00

080037ac <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80037ac:	b580      	push	{r7, lr}
 80037ae:	b08a      	sub	sp, #40	; 0x28
 80037b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80037b2:	f107 031c 	add.w	r3, r7, #28
 80037b6:	2200      	movs	r2, #0
 80037b8:	601a      	str	r2, [r3, #0]
 80037ba:	605a      	str	r2, [r3, #4]
 80037bc:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80037be:	463b      	mov	r3, r7
 80037c0:	2200      	movs	r2, #0
 80037c2:	601a      	str	r2, [r3, #0]
 80037c4:	605a      	str	r2, [r3, #4]
 80037c6:	609a      	str	r2, [r3, #8]
 80037c8:	60da      	str	r2, [r3, #12]
 80037ca:	611a      	str	r2, [r3, #16]
 80037cc:	615a      	str	r2, [r3, #20]
 80037ce:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80037d0:	4b34      	ldr	r3, [pc, #208]	; (80038a4 <MX_TIM2_Init+0xf8>)
 80037d2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80037d6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 479;
 80037d8:	4b32      	ldr	r3, [pc, #200]	; (80038a4 <MX_TIM2_Init+0xf8>)
 80037da:	f240 12df 	movw	r2, #479	; 0x1df
 80037de:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80037e0:	4b30      	ldr	r3, [pc, #192]	; (80038a4 <MX_TIM2_Init+0xf8>)
 80037e2:	2200      	movs	r2, #0
 80037e4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1999;
 80037e6:	4b2f      	ldr	r3, [pc, #188]	; (80038a4 <MX_TIM2_Init+0xf8>)
 80037e8:	f240 72cf 	movw	r2, #1999	; 0x7cf
 80037ec:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 80037ee:	4b2d      	ldr	r3, [pc, #180]	; (80038a4 <MX_TIM2_Init+0xf8>)
 80037f0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80037f4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80037f6:	4b2b      	ldr	r3, [pc, #172]	; (80038a4 <MX_TIM2_Init+0xf8>)
 80037f8:	2200      	movs	r2, #0
 80037fa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80037fc:	4829      	ldr	r0, [pc, #164]	; (80038a4 <MX_TIM2_Init+0xf8>)
 80037fe:	f006 f85d 	bl	80098bc <HAL_TIM_PWM_Init>
 8003802:	4603      	mov	r3, r0
 8003804:	2b00      	cmp	r3, #0
 8003806:	d001      	beq.n	800380c <MX_TIM2_Init+0x60>
  {
    Error_Handler();
 8003808:	f000 fb5c 	bl	8003ec4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800380c:	2300      	movs	r3, #0
 800380e:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003810:	2300      	movs	r3, #0
 8003812:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003814:	f107 031c 	add.w	r3, r7, #28
 8003818:	4619      	mov	r1, r3
 800381a:	4822      	ldr	r0, [pc, #136]	; (80038a4 <MX_TIM2_Init+0xf8>)
 800381c:	f006 fe92 	bl	800a544 <HAL_TIMEx_MasterConfigSynchronization>
 8003820:	4603      	mov	r3, r0
 8003822:	2b00      	cmp	r3, #0
 8003824:	d001      	beq.n	800382a <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8003826:	f000 fb4d 	bl	8003ec4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800382a:	2360      	movs	r3, #96	; 0x60
 800382c:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800382e:	2300      	movs	r3, #0
 8003830:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003832:	2300      	movs	r3, #0
 8003834:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003836:	2300      	movs	r3, #0
 8003838:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800383a:	463b      	mov	r3, r7
 800383c:	2200      	movs	r2, #0
 800383e:	4619      	mov	r1, r3
 8003840:	4818      	ldr	r0, [pc, #96]	; (80038a4 <MX_TIM2_Init+0xf8>)
 8003842:	f006 f9df 	bl	8009c04 <HAL_TIM_PWM_ConfigChannel>
 8003846:	4603      	mov	r3, r0
 8003848:	2b00      	cmp	r3, #0
 800384a:	d001      	beq.n	8003850 <MX_TIM2_Init+0xa4>
  {
    Error_Handler();
 800384c:	f000 fb3a 	bl	8003ec4 <Error_Handler>
  }
  sConfigOC.Pulse = 150;
 8003850:	2396      	movs	r3, #150	; 0x96
 8003852:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003854:	463b      	mov	r3, r7
 8003856:	2204      	movs	r2, #4
 8003858:	4619      	mov	r1, r3
 800385a:	4812      	ldr	r0, [pc, #72]	; (80038a4 <MX_TIM2_Init+0xf8>)
 800385c:	f006 f9d2 	bl	8009c04 <HAL_TIM_PWM_ConfigChannel>
 8003860:	4603      	mov	r3, r0
 8003862:	2b00      	cmp	r3, #0
 8003864:	d001      	beq.n	800386a <MX_TIM2_Init+0xbe>
  {
    Error_Handler();
 8003866:	f000 fb2d 	bl	8003ec4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800386a:	463b      	mov	r3, r7
 800386c:	2208      	movs	r2, #8
 800386e:	4619      	mov	r1, r3
 8003870:	480c      	ldr	r0, [pc, #48]	; (80038a4 <MX_TIM2_Init+0xf8>)
 8003872:	f006 f9c7 	bl	8009c04 <HAL_TIM_PWM_ConfigChannel>
 8003876:	4603      	mov	r3, r0
 8003878:	2b00      	cmp	r3, #0
 800387a:	d001      	beq.n	8003880 <MX_TIM2_Init+0xd4>
  {
    Error_Handler();
 800387c:	f000 fb22 	bl	8003ec4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003880:	463b      	mov	r3, r7
 8003882:	220c      	movs	r2, #12
 8003884:	4619      	mov	r1, r3
 8003886:	4807      	ldr	r0, [pc, #28]	; (80038a4 <MX_TIM2_Init+0xf8>)
 8003888:	f006 f9bc 	bl	8009c04 <HAL_TIM_PWM_ConfigChannel>
 800388c:	4603      	mov	r3, r0
 800388e:	2b00      	cmp	r3, #0
 8003890:	d001      	beq.n	8003896 <MX_TIM2_Init+0xea>
  {
    Error_Handler();
 8003892:	f000 fb17 	bl	8003ec4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8003896:	4803      	ldr	r0, [pc, #12]	; (80038a4 <MX_TIM2_Init+0xf8>)
 8003898:	f001 f8ae 	bl	80049f8 <HAL_TIM_MspPostInit>

}
 800389c:	bf00      	nop
 800389e:	3728      	adds	r7, #40	; 0x28
 80038a0:	46bd      	mov	sp, r7
 80038a2:	bd80      	pop	{r7, pc}
 80038a4:	200006c4 	.word	0x200006c4

080038a8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80038a8:	b580      	push	{r7, lr}
 80038aa:	b08a      	sub	sp, #40	; 0x28
 80038ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80038ae:	f107 031c 	add.w	r3, r7, #28
 80038b2:	2200      	movs	r2, #0
 80038b4:	601a      	str	r2, [r3, #0]
 80038b6:	605a      	str	r2, [r3, #4]
 80038b8:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80038ba:	463b      	mov	r3, r7
 80038bc:	2200      	movs	r2, #0
 80038be:	601a      	str	r2, [r3, #0]
 80038c0:	605a      	str	r2, [r3, #4]
 80038c2:	609a      	str	r2, [r3, #8]
 80038c4:	60da      	str	r2, [r3, #12]
 80038c6:	611a      	str	r2, [r3, #16]
 80038c8:	615a      	str	r2, [r3, #20]
 80038ca:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80038cc:	4b33      	ldr	r3, [pc, #204]	; (800399c <MX_TIM3_Init+0xf4>)
 80038ce:	4a34      	ldr	r2, [pc, #208]	; (80039a0 <MX_TIM3_Init+0xf8>)
 80038d0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 479;
 80038d2:	4b32      	ldr	r3, [pc, #200]	; (800399c <MX_TIM3_Init+0xf4>)
 80038d4:	f240 12df 	movw	r2, #479	; 0x1df
 80038d8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80038da:	4b30      	ldr	r3, [pc, #192]	; (800399c <MX_TIM3_Init+0xf4>)
 80038dc:	2200      	movs	r2, #0
 80038de:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1999;
 80038e0:	4b2e      	ldr	r3, [pc, #184]	; (800399c <MX_TIM3_Init+0xf4>)
 80038e2:	f240 72cf 	movw	r2, #1999	; 0x7cf
 80038e6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 80038e8:	4b2c      	ldr	r3, [pc, #176]	; (800399c <MX_TIM3_Init+0xf4>)
 80038ea:	f44f 7200 	mov.w	r2, #512	; 0x200
 80038ee:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80038f0:	4b2a      	ldr	r3, [pc, #168]	; (800399c <MX_TIM3_Init+0xf4>)
 80038f2:	2200      	movs	r2, #0
 80038f4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80038f6:	4829      	ldr	r0, [pc, #164]	; (800399c <MX_TIM3_Init+0xf4>)
 80038f8:	f005 ffe0 	bl	80098bc <HAL_TIM_PWM_Init>
 80038fc:	4603      	mov	r3, r0
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d001      	beq.n	8003906 <MX_TIM3_Init+0x5e>
  {
    Error_Handler();
 8003902:	f000 fadf 	bl	8003ec4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003906:	2300      	movs	r3, #0
 8003908:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800390a:	2300      	movs	r3, #0
 800390c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800390e:	f107 031c 	add.w	r3, r7, #28
 8003912:	4619      	mov	r1, r3
 8003914:	4821      	ldr	r0, [pc, #132]	; (800399c <MX_TIM3_Init+0xf4>)
 8003916:	f006 fe15 	bl	800a544 <HAL_TIMEx_MasterConfigSynchronization>
 800391a:	4603      	mov	r3, r0
 800391c:	2b00      	cmp	r3, #0
 800391e:	d001      	beq.n	8003924 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8003920:	f000 fad0 	bl	8003ec4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003924:	2360      	movs	r3, #96	; 0x60
 8003926:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 150;
 8003928:	2396      	movs	r3, #150	; 0x96
 800392a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800392c:	2300      	movs	r3, #0
 800392e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003930:	2300      	movs	r3, #0
 8003932:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003934:	463b      	mov	r3, r7
 8003936:	2200      	movs	r2, #0
 8003938:	4619      	mov	r1, r3
 800393a:	4818      	ldr	r0, [pc, #96]	; (800399c <MX_TIM3_Init+0xf4>)
 800393c:	f006 f962 	bl	8009c04 <HAL_TIM_PWM_ConfigChannel>
 8003940:	4603      	mov	r3, r0
 8003942:	2b00      	cmp	r3, #0
 8003944:	d001      	beq.n	800394a <MX_TIM3_Init+0xa2>
  {
    Error_Handler();
 8003946:	f000 fabd 	bl	8003ec4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800394a:	463b      	mov	r3, r7
 800394c:	2204      	movs	r2, #4
 800394e:	4619      	mov	r1, r3
 8003950:	4812      	ldr	r0, [pc, #72]	; (800399c <MX_TIM3_Init+0xf4>)
 8003952:	f006 f957 	bl	8009c04 <HAL_TIM_PWM_ConfigChannel>
 8003956:	4603      	mov	r3, r0
 8003958:	2b00      	cmp	r3, #0
 800395a:	d001      	beq.n	8003960 <MX_TIM3_Init+0xb8>
  {
    Error_Handler();
 800395c:	f000 fab2 	bl	8003ec4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003960:	463b      	mov	r3, r7
 8003962:	2208      	movs	r2, #8
 8003964:	4619      	mov	r1, r3
 8003966:	480d      	ldr	r0, [pc, #52]	; (800399c <MX_TIM3_Init+0xf4>)
 8003968:	f006 f94c 	bl	8009c04 <HAL_TIM_PWM_ConfigChannel>
 800396c:	4603      	mov	r3, r0
 800396e:	2b00      	cmp	r3, #0
 8003970:	d001      	beq.n	8003976 <MX_TIM3_Init+0xce>
  {
    Error_Handler();
 8003972:	f000 faa7 	bl	8003ec4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003976:	463b      	mov	r3, r7
 8003978:	220c      	movs	r2, #12
 800397a:	4619      	mov	r1, r3
 800397c:	4807      	ldr	r0, [pc, #28]	; (800399c <MX_TIM3_Init+0xf4>)
 800397e:	f006 f941 	bl	8009c04 <HAL_TIM_PWM_ConfigChannel>
 8003982:	4603      	mov	r3, r0
 8003984:	2b00      	cmp	r3, #0
 8003986:	d001      	beq.n	800398c <MX_TIM3_Init+0xe4>
  {
    Error_Handler();
 8003988:	f000 fa9c 	bl	8003ec4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800398c:	4803      	ldr	r0, [pc, #12]	; (800399c <MX_TIM3_Init+0xf4>)
 800398e:	f001 f833 	bl	80049f8 <HAL_TIM_MspPostInit>

}
 8003992:	bf00      	nop
 8003994:	3728      	adds	r7, #40	; 0x28
 8003996:	46bd      	mov	sp, r7
 8003998:	bd80      	pop	{r7, pc}
 800399a:	bf00      	nop
 800399c:	200003c4 	.word	0x200003c4
 80039a0:	40000400 	.word	0x40000400

080039a4 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 80039a4:	b580      	push	{r7, lr}
 80039a6:	b096      	sub	sp, #88	; 0x58
 80039a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80039aa:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80039ae:	2200      	movs	r2, #0
 80039b0:	601a      	str	r2, [r3, #0]
 80039b2:	605a      	str	r2, [r3, #4]
 80039b4:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80039b6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80039ba:	2200      	movs	r2, #0
 80039bc:	601a      	str	r2, [r3, #0]
 80039be:	605a      	str	r2, [r3, #4]
 80039c0:	609a      	str	r2, [r3, #8]
 80039c2:	60da      	str	r2, [r3, #12]
 80039c4:	611a      	str	r2, [r3, #16]
 80039c6:	615a      	str	r2, [r3, #20]
 80039c8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80039ca:	1d3b      	adds	r3, r7, #4
 80039cc:	222c      	movs	r2, #44	; 0x2c
 80039ce:	2100      	movs	r1, #0
 80039d0:	4618      	mov	r0, r3
 80039d2:	f007 fc11 	bl	800b1f8 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80039d6:	4b40      	ldr	r3, [pc, #256]	; (8003ad8 <MX_TIM8_Init+0x134>)
 80039d8:	4a40      	ldr	r2, [pc, #256]	; (8003adc <MX_TIM8_Init+0x138>)
 80039da:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 479;
 80039dc:	4b3e      	ldr	r3, [pc, #248]	; (8003ad8 <MX_TIM8_Init+0x134>)
 80039de:	f240 12df 	movw	r2, #479	; 0x1df
 80039e2:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80039e4:	4b3c      	ldr	r3, [pc, #240]	; (8003ad8 <MX_TIM8_Init+0x134>)
 80039e6:	2200      	movs	r2, #0
 80039e8:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 1999;
 80039ea:	4b3b      	ldr	r3, [pc, #236]	; (8003ad8 <MX_TIM8_Init+0x134>)
 80039ec:	f240 72cf 	movw	r2, #1999	; 0x7cf
 80039f0:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 80039f2:	4b39      	ldr	r3, [pc, #228]	; (8003ad8 <MX_TIM8_Init+0x134>)
 80039f4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80039f8:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80039fa:	4b37      	ldr	r3, [pc, #220]	; (8003ad8 <MX_TIM8_Init+0x134>)
 80039fc:	2200      	movs	r2, #0
 80039fe:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003a00:	4b35      	ldr	r3, [pc, #212]	; (8003ad8 <MX_TIM8_Init+0x134>)
 8003a02:	2200      	movs	r2, #0
 8003a04:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8003a06:	4834      	ldr	r0, [pc, #208]	; (8003ad8 <MX_TIM8_Init+0x134>)
 8003a08:	f005 ff58 	bl	80098bc <HAL_TIM_PWM_Init>
 8003a0c:	4603      	mov	r3, r0
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d001      	beq.n	8003a16 <MX_TIM8_Init+0x72>
  {
    Error_Handler();
 8003a12:	f000 fa57 	bl	8003ec4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003a16:	2300      	movs	r3, #0
 8003a18:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8003a1a:	2300      	movs	r3, #0
 8003a1c:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003a1e:	2300      	movs	r3, #0
 8003a20:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8003a22:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003a26:	4619      	mov	r1, r3
 8003a28:	482b      	ldr	r0, [pc, #172]	; (8003ad8 <MX_TIM8_Init+0x134>)
 8003a2a:	f006 fd8b 	bl	800a544 <HAL_TIMEx_MasterConfigSynchronization>
 8003a2e:	4603      	mov	r3, r0
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d001      	beq.n	8003a38 <MX_TIM8_Init+0x94>
  {
    Error_Handler();
 8003a34:	f000 fa46 	bl	8003ec4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003a38:	2360      	movs	r3, #96	; 0x60
 8003a3a:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 150;
 8003a3c:	2396      	movs	r3, #150	; 0x96
 8003a3e:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003a40:	2300      	movs	r3, #0
 8003a42:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8003a44:	2300      	movs	r3, #0
 8003a46:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003a48:	2300      	movs	r3, #0
 8003a4a:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003a4c:	2300      	movs	r3, #0
 8003a4e:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003a50:	2300      	movs	r3, #0
 8003a52:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003a54:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003a58:	2200      	movs	r2, #0
 8003a5a:	4619      	mov	r1, r3
 8003a5c:	481e      	ldr	r0, [pc, #120]	; (8003ad8 <MX_TIM8_Init+0x134>)
 8003a5e:	f006 f8d1 	bl	8009c04 <HAL_TIM_PWM_ConfigChannel>
 8003a62:	4603      	mov	r3, r0
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d001      	beq.n	8003a6c <MX_TIM8_Init+0xc8>
  {
    Error_Handler();
 8003a68:	f000 fa2c 	bl	8003ec4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003a6c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003a70:	2204      	movs	r2, #4
 8003a72:	4619      	mov	r1, r3
 8003a74:	4818      	ldr	r0, [pc, #96]	; (8003ad8 <MX_TIM8_Init+0x134>)
 8003a76:	f006 f8c5 	bl	8009c04 <HAL_TIM_PWM_ConfigChannel>
 8003a7a:	4603      	mov	r3, r0
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d001      	beq.n	8003a84 <MX_TIM8_Init+0xe0>
  {
    Error_Handler();
 8003a80:	f000 fa20 	bl	8003ec4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003a84:	2300      	movs	r3, #0
 8003a86:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003a88:	2300      	movs	r3, #0
 8003a8a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003a8c:	2300      	movs	r3, #0
 8003a8e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8003a90:	2300      	movs	r3, #0
 8003a92:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003a94:	2300      	movs	r3, #0
 8003a96:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003a98:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003a9c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8003a9e:	2300      	movs	r3, #0
 8003aa0:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8003aa2:	2300      	movs	r3, #0
 8003aa4:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8003aa6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003aaa:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8003aac:	2300      	movs	r3, #0
 8003aae:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003ab0:	2300      	movs	r3, #0
 8003ab2:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8003ab4:	1d3b      	adds	r3, r7, #4
 8003ab6:	4619      	mov	r1, r3
 8003ab8:	4807      	ldr	r0, [pc, #28]	; (8003ad8 <MX_TIM8_Init+0x134>)
 8003aba:	f006 fdc3 	bl	800a644 <HAL_TIMEx_ConfigBreakDeadTime>
 8003abe:	4603      	mov	r3, r0
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d001      	beq.n	8003ac8 <MX_TIM8_Init+0x124>
  {
    Error_Handler();
 8003ac4:	f000 f9fe 	bl	8003ec4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8003ac8:	4803      	ldr	r0, [pc, #12]	; (8003ad8 <MX_TIM8_Init+0x134>)
 8003aca:	f000 ff95 	bl	80049f8 <HAL_TIM_MspPostInit>

}
 8003ace:	bf00      	nop
 8003ad0:	3758      	adds	r7, #88	; 0x58
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	bd80      	pop	{r7, pc}
 8003ad6:	bf00      	nop
 8003ad8:	20000240 	.word	0x20000240
 8003adc:	40013400 	.word	0x40013400

08003ae0 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8003ae4:	4b14      	ldr	r3, [pc, #80]	; (8003b38 <MX_UART5_Init+0x58>)
 8003ae6:	4a15      	ldr	r2, [pc, #84]	; (8003b3c <MX_UART5_Init+0x5c>)
 8003ae8:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8003aea:	4b13      	ldr	r3, [pc, #76]	; (8003b38 <MX_UART5_Init+0x58>)
 8003aec:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003af0:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8003af2:	4b11      	ldr	r3, [pc, #68]	; (8003b38 <MX_UART5_Init+0x58>)
 8003af4:	2200      	movs	r2, #0
 8003af6:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8003af8:	4b0f      	ldr	r3, [pc, #60]	; (8003b38 <MX_UART5_Init+0x58>)
 8003afa:	2200      	movs	r2, #0
 8003afc:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8003afe:	4b0e      	ldr	r3, [pc, #56]	; (8003b38 <MX_UART5_Init+0x58>)
 8003b00:	2200      	movs	r2, #0
 8003b02:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8003b04:	4b0c      	ldr	r3, [pc, #48]	; (8003b38 <MX_UART5_Init+0x58>)
 8003b06:	220c      	movs	r2, #12
 8003b08:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003b0a:	4b0b      	ldr	r3, [pc, #44]	; (8003b38 <MX_UART5_Init+0x58>)
 8003b0c:	2200      	movs	r2, #0
 8003b0e:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8003b10:	4b09      	ldr	r3, [pc, #36]	; (8003b38 <MX_UART5_Init+0x58>)
 8003b12:	2200      	movs	r2, #0
 8003b14:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003b16:	4b08      	ldr	r3, [pc, #32]	; (8003b38 <MX_UART5_Init+0x58>)
 8003b18:	2200      	movs	r2, #0
 8003b1a:	621a      	str	r2, [r3, #32]
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003b1c:	4b06      	ldr	r3, [pc, #24]	; (8003b38 <MX_UART5_Init+0x58>)
 8003b1e:	2200      	movs	r2, #0
 8003b20:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8003b22:	4805      	ldr	r0, [pc, #20]	; (8003b38 <MX_UART5_Init+0x58>)
 8003b24:	f006 fe0c 	bl	800a740 <HAL_UART_Init>
 8003b28:	4603      	mov	r3, r0
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d001      	beq.n	8003b32 <MX_UART5_Init+0x52>
  {
    Error_Handler();
 8003b2e:	f000 f9c9 	bl	8003ec4 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8003b32:	bf00      	nop
 8003b34:	bd80      	pop	{r7, pc}
 8003b36:	bf00      	nop
 8003b38:	20000494 	.word	0x20000494
 8003b3c:	40005000 	.word	0x40005000

08003b40 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8003b40:	b580      	push	{r7, lr}
 8003b42:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003b44:	4b14      	ldr	r3, [pc, #80]	; (8003b98 <MX_USART1_UART_Init+0x58>)
 8003b46:	4a15      	ldr	r2, [pc, #84]	; (8003b9c <MX_USART1_UART_Init+0x5c>)
 8003b48:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 38400;
 8003b4a:	4b13      	ldr	r3, [pc, #76]	; (8003b98 <MX_USART1_UART_Init+0x58>)
 8003b4c:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8003b50:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003b52:	4b11      	ldr	r3, [pc, #68]	; (8003b98 <MX_USART1_UART_Init+0x58>)
 8003b54:	2200      	movs	r2, #0
 8003b56:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003b58:	4b0f      	ldr	r3, [pc, #60]	; (8003b98 <MX_USART1_UART_Init+0x58>)
 8003b5a:	2200      	movs	r2, #0
 8003b5c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003b5e:	4b0e      	ldr	r3, [pc, #56]	; (8003b98 <MX_USART1_UART_Init+0x58>)
 8003b60:	2200      	movs	r2, #0
 8003b62:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003b64:	4b0c      	ldr	r3, [pc, #48]	; (8003b98 <MX_USART1_UART_Init+0x58>)
 8003b66:	220c      	movs	r2, #12
 8003b68:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003b6a:	4b0b      	ldr	r3, [pc, #44]	; (8003b98 <MX_USART1_UART_Init+0x58>)
 8003b6c:	2200      	movs	r2, #0
 8003b6e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003b70:	4b09      	ldr	r3, [pc, #36]	; (8003b98 <MX_USART1_UART_Init+0x58>)
 8003b72:	2200      	movs	r2, #0
 8003b74:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003b76:	4b08      	ldr	r3, [pc, #32]	; (8003b98 <MX_USART1_UART_Init+0x58>)
 8003b78:	2200      	movs	r2, #0
 8003b7a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003b7c:	4b06      	ldr	r3, [pc, #24]	; (8003b98 <MX_USART1_UART_Init+0x58>)
 8003b7e:	2200      	movs	r2, #0
 8003b80:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003b82:	4805      	ldr	r0, [pc, #20]	; (8003b98 <MX_USART1_UART_Init+0x58>)
 8003b84:	f006 fddc 	bl	800a740 <HAL_UART_Init>
 8003b88:	4603      	mov	r3, r0
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d001      	beq.n	8003b92 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8003b8e:	f000 f999 	bl	8003ec4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003b92:	bf00      	nop
 8003b94:	bd80      	pop	{r7, pc}
 8003b96:	bf00      	nop
 8003b98:	2000056c 	.word	0x2000056c
 8003b9c:	40013800 	.word	0x40013800

08003ba0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8003ba0:	b580      	push	{r7, lr}
 8003ba2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003ba4:	4b14      	ldr	r3, [pc, #80]	; (8003bf8 <MX_USART2_UART_Init+0x58>)
 8003ba6:	4a15      	ldr	r2, [pc, #84]	; (8003bfc <MX_USART2_UART_Init+0x5c>)
 8003ba8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8003baa:	4b13      	ldr	r3, [pc, #76]	; (8003bf8 <MX_USART2_UART_Init+0x58>)
 8003bac:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8003bb0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003bb2:	4b11      	ldr	r3, [pc, #68]	; (8003bf8 <MX_USART2_UART_Init+0x58>)
 8003bb4:	2200      	movs	r2, #0
 8003bb6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003bb8:	4b0f      	ldr	r3, [pc, #60]	; (8003bf8 <MX_USART2_UART_Init+0x58>)
 8003bba:	2200      	movs	r2, #0
 8003bbc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003bbe:	4b0e      	ldr	r3, [pc, #56]	; (8003bf8 <MX_USART2_UART_Init+0x58>)
 8003bc0:	2200      	movs	r2, #0
 8003bc2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003bc4:	4b0c      	ldr	r3, [pc, #48]	; (8003bf8 <MX_USART2_UART_Init+0x58>)
 8003bc6:	220c      	movs	r2, #12
 8003bc8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003bca:	4b0b      	ldr	r3, [pc, #44]	; (8003bf8 <MX_USART2_UART_Init+0x58>)
 8003bcc:	2200      	movs	r2, #0
 8003bce:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003bd0:	4b09      	ldr	r3, [pc, #36]	; (8003bf8 <MX_USART2_UART_Init+0x58>)
 8003bd2:	2200      	movs	r2, #0
 8003bd4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003bd6:	4b08      	ldr	r3, [pc, #32]	; (8003bf8 <MX_USART2_UART_Init+0x58>)
 8003bd8:	2200      	movs	r2, #0
 8003bda:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003bdc:	4b06      	ldr	r3, [pc, #24]	; (8003bf8 <MX_USART2_UART_Init+0x58>)
 8003bde:	2200      	movs	r2, #0
 8003be0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003be2:	4805      	ldr	r0, [pc, #20]	; (8003bf8 <MX_USART2_UART_Init+0x58>)
 8003be4:	f006 fdac 	bl	800a740 <HAL_UART_Init>
 8003be8:	4603      	mov	r3, r0
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d001      	beq.n	8003bf2 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8003bee:	f000 f969 	bl	8003ec4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003bf2:	bf00      	nop
 8003bf4:	bd80      	pop	{r7, pc}
 8003bf6:	bf00      	nop
 8003bf8:	20000728 	.word	0x20000728
 8003bfc:	40004400 	.word	0x40004400

08003c00 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8003c00:	b580      	push	{r7, lr}
 8003c02:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8003c04:	4b1e      	ldr	r3, [pc, #120]	; (8003c80 <MX_USART3_UART_Init+0x80>)
 8003c06:	4a1f      	ldr	r2, [pc, #124]	; (8003c84 <MX_USART3_UART_Init+0x84>)
 8003c08:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 100000;
 8003c0a:	4b1d      	ldr	r3, [pc, #116]	; (8003c80 <MX_USART3_UART_Init+0x80>)
 8003c0c:	4a1e      	ldr	r2, [pc, #120]	; (8003c88 <MX_USART3_UART_Init+0x88>)
 8003c0e:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_9B;
 8003c10:	4b1b      	ldr	r3, [pc, #108]	; (8003c80 <MX_USART3_UART_Init+0x80>)
 8003c12:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003c16:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_2;
 8003c18:	4b19      	ldr	r3, [pc, #100]	; (8003c80 <MX_USART3_UART_Init+0x80>)
 8003c1a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003c1e:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_EVEN;
 8003c20:	4b17      	ldr	r3, [pc, #92]	; (8003c80 <MX_USART3_UART_Init+0x80>)
 8003c22:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003c26:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_RX;
 8003c28:	4b15      	ldr	r3, [pc, #84]	; (8003c80 <MX_USART3_UART_Init+0x80>)
 8003c2a:	2204      	movs	r2, #4
 8003c2c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003c2e:	4b14      	ldr	r3, [pc, #80]	; (8003c80 <MX_USART3_UART_Init+0x80>)
 8003c30:	2200      	movs	r2, #0
 8003c32:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8003c34:	4b12      	ldr	r3, [pc, #72]	; (8003c80 <MX_USART3_UART_Init+0x80>)
 8003c36:	2200      	movs	r2, #0
 8003c38:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003c3a:	4b11      	ldr	r3, [pc, #68]	; (8003c80 <MX_USART3_UART_Init+0x80>)
 8003c3c:	2200      	movs	r2, #0
 8003c3e:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_TXINVERT_INIT|UART_ADVFEATURE_RXINVERT_INIT
 8003c40:	4b0f      	ldr	r3, [pc, #60]	; (8003c80 <MX_USART3_UART_Init+0x80>)
 8003c42:	2233      	movs	r2, #51	; 0x33
 8003c44:	625a      	str	r2, [r3, #36]	; 0x24
                              |UART_ADVFEATURE_RXOVERRUNDISABLE_INIT|UART_ADVFEATURE_DMADISABLEONERROR_INIT;
  huart3.AdvancedInit.TxPinLevelInvert = UART_ADVFEATURE_TXINV_ENABLE;
 8003c46:	4b0e      	ldr	r3, [pc, #56]	; (8003c80 <MX_USART3_UART_Init+0x80>)
 8003c48:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003c4c:	629a      	str	r2, [r3, #40]	; 0x28
  huart3.AdvancedInit.RxPinLevelInvert = UART_ADVFEATURE_RXINV_ENABLE;
 8003c4e:	4b0c      	ldr	r3, [pc, #48]	; (8003c80 <MX_USART3_UART_Init+0x80>)
 8003c50:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003c54:	62da      	str	r2, [r3, #44]	; 0x2c
  huart3.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 8003c56:	4b0a      	ldr	r3, [pc, #40]	; (8003c80 <MX_USART3_UART_Init+0x80>)
 8003c58:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003c5c:	639a      	str	r2, [r3, #56]	; 0x38
  huart3.AdvancedInit.DMADisableonRxError = UART_ADVFEATURE_DMA_DISABLEONRXERROR;
 8003c5e:	4b08      	ldr	r3, [pc, #32]	; (8003c80 <MX_USART3_UART_Init+0x80>)
 8003c60:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003c64:	63da      	str	r2, [r3, #60]	; 0x3c
  if (HAL_RS485Ex_Init(&huart3, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 8003c66:	2300      	movs	r3, #0
 8003c68:	2200      	movs	r2, #0
 8003c6a:	2100      	movs	r1, #0
 8003c6c:	4804      	ldr	r0, [pc, #16]	; (8003c80 <MX_USART3_UART_Init+0x80>)
 8003c6e:	f007 f9f6 	bl	800b05e <HAL_RS485Ex_Init>
 8003c72:	4603      	mov	r3, r0
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d001      	beq.n	8003c7c <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8003c78:	f000 f924 	bl	8003ec4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8003c7c:	bf00      	nop
 8003c7e:	bd80      	pop	{r7, pc}
 8003c80:	2000028c 	.word	0x2000028c
 8003c84:	40004800 	.word	0x40004800
 8003c88:	000186a0 	.word	0x000186a0

08003c8c <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 8003c8c:	b580      	push	{r7, lr}
 8003c8e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 8003c90:	4b0d      	ldr	r3, [pc, #52]	; (8003cc8 <MX_USB_PCD_Init+0x3c>)
 8003c92:	4a0e      	ldr	r2, [pc, #56]	; (8003ccc <MX_USB_PCD_Init+0x40>)
 8003c94:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8003c96:	4b0c      	ldr	r3, [pc, #48]	; (8003cc8 <MX_USB_PCD_Init+0x3c>)
 8003c98:	2208      	movs	r2, #8
 8003c9a:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8003c9c:	4b0a      	ldr	r3, [pc, #40]	; (8003cc8 <MX_USB_PCD_Init+0x3c>)
 8003c9e:	2202      	movs	r2, #2
 8003ca0:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8003ca2:	4b09      	ldr	r3, [pc, #36]	; (8003cc8 <MX_USB_PCD_Init+0x3c>)
 8003ca4:	2202      	movs	r2, #2
 8003ca6:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8003ca8:	4b07      	ldr	r3, [pc, #28]	; (8003cc8 <MX_USB_PCD_Init+0x3c>)
 8003caa:	2200      	movs	r2, #0
 8003cac:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8003cae:	4b06      	ldr	r3, [pc, #24]	; (8003cc8 <MX_USB_PCD_Init+0x3c>)
 8003cb0:	2200      	movs	r2, #0
 8003cb2:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8003cb4:	4804      	ldr	r0, [pc, #16]	; (8003cc8 <MX_USB_PCD_Init+0x3c>)
 8003cb6:	f003 fca4 	bl	8007602 <HAL_PCD_Init>
 8003cba:	4603      	mov	r3, r0
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d001      	beq.n	8003cc4 <MX_USB_PCD_Init+0x38>
  {
    Error_Handler();
 8003cc0:	f000 f900 	bl	8003ec4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 8003cc4:	bf00      	nop
 8003cc6:	bd80      	pop	{r7, pc}
 8003cc8:	200007b0 	.word	0x200007b0
 8003ccc:	40005c00 	.word	0x40005c00

08003cd0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003cd0:	b580      	push	{r7, lr}
 8003cd2:	b08c      	sub	sp, #48	; 0x30
 8003cd4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003cd6:	f107 031c 	add.w	r3, r7, #28
 8003cda:	2200      	movs	r2, #0
 8003cdc:	601a      	str	r2, [r3, #0]
 8003cde:	605a      	str	r2, [r3, #4]
 8003ce0:	609a      	str	r2, [r3, #8]
 8003ce2:	60da      	str	r2, [r3, #12]
 8003ce4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003ce6:	4b71      	ldr	r3, [pc, #452]	; (8003eac <MX_GPIO_Init+0x1dc>)
 8003ce8:	695b      	ldr	r3, [r3, #20]
 8003cea:	4a70      	ldr	r2, [pc, #448]	; (8003eac <MX_GPIO_Init+0x1dc>)
 8003cec:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003cf0:	6153      	str	r3, [r2, #20]
 8003cf2:	4b6e      	ldr	r3, [pc, #440]	; (8003eac <MX_GPIO_Init+0x1dc>)
 8003cf4:	695b      	ldr	r3, [r3, #20]
 8003cf6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003cfa:	61bb      	str	r3, [r7, #24]
 8003cfc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003cfe:	4b6b      	ldr	r3, [pc, #428]	; (8003eac <MX_GPIO_Init+0x1dc>)
 8003d00:	695b      	ldr	r3, [r3, #20]
 8003d02:	4a6a      	ldr	r2, [pc, #424]	; (8003eac <MX_GPIO_Init+0x1dc>)
 8003d04:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8003d08:	6153      	str	r3, [r2, #20]
 8003d0a:	4b68      	ldr	r3, [pc, #416]	; (8003eac <MX_GPIO_Init+0x1dc>)
 8003d0c:	695b      	ldr	r3, [r3, #20]
 8003d0e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003d12:	617b      	str	r3, [r7, #20]
 8003d14:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003d16:	4b65      	ldr	r3, [pc, #404]	; (8003eac <MX_GPIO_Init+0x1dc>)
 8003d18:	695b      	ldr	r3, [r3, #20]
 8003d1a:	4a64      	ldr	r2, [pc, #400]	; (8003eac <MX_GPIO_Init+0x1dc>)
 8003d1c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003d20:	6153      	str	r3, [r2, #20]
 8003d22:	4b62      	ldr	r3, [pc, #392]	; (8003eac <MX_GPIO_Init+0x1dc>)
 8003d24:	695b      	ldr	r3, [r3, #20]
 8003d26:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003d2a:	613b      	str	r3, [r7, #16]
 8003d2c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d2e:	4b5f      	ldr	r3, [pc, #380]	; (8003eac <MX_GPIO_Init+0x1dc>)
 8003d30:	695b      	ldr	r3, [r3, #20]
 8003d32:	4a5e      	ldr	r2, [pc, #376]	; (8003eac <MX_GPIO_Init+0x1dc>)
 8003d34:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003d38:	6153      	str	r3, [r2, #20]
 8003d3a:	4b5c      	ldr	r3, [pc, #368]	; (8003eac <MX_GPIO_Init+0x1dc>)
 8003d3c:	695b      	ldr	r3, [r3, #20]
 8003d3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d42:	60fb      	str	r3, [r7, #12]
 8003d44:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003d46:	4b59      	ldr	r3, [pc, #356]	; (8003eac <MX_GPIO_Init+0x1dc>)
 8003d48:	695b      	ldr	r3, [r3, #20]
 8003d4a:	4a58      	ldr	r2, [pc, #352]	; (8003eac <MX_GPIO_Init+0x1dc>)
 8003d4c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003d50:	6153      	str	r3, [r2, #20]
 8003d52:	4b56      	ldr	r3, [pc, #344]	; (8003eac <MX_GPIO_Init+0x1dc>)
 8003d54:	695b      	ldr	r3, [r3, #20]
 8003d56:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003d5a:	60bb      	str	r3, [r7, #8]
 8003d5c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003d5e:	4b53      	ldr	r3, [pc, #332]	; (8003eac <MX_GPIO_Init+0x1dc>)
 8003d60:	695b      	ldr	r3, [r3, #20]
 8003d62:	4a52      	ldr	r2, [pc, #328]	; (8003eac <MX_GPIO_Init+0x1dc>)
 8003d64:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003d68:	6153      	str	r3, [r2, #20]
 8003d6a:	4b50      	ldr	r3, [pc, #320]	; (8003eac <MX_GPIO_Init+0x1dc>)
 8003d6c:	695b      	ldr	r3, [r3, #20]
 8003d6e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003d72:	607b      	str	r3, [r7, #4]
 8003d74:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|GPIO_PIN_10
 8003d76:	2200      	movs	r2, #0
 8003d78:	f64f 7108 	movw	r1, #65288	; 0xff08
 8003d7c:	484c      	ldr	r0, [pc, #304]	; (8003eb0 <MX_GPIO_Init+0x1e0>)
 8003d7e:	f002 fc51 	bl	8006624 <HAL_GPIO_WritePin>
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
                          |LD6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_4, GPIO_PIN_RESET);
 8003d82:	2200      	movs	r2, #0
 8003d84:	2110      	movs	r1, #16
 8003d86:	484b      	ldr	r0, [pc, #300]	; (8003eb4 <MX_GPIO_Init+0x1e4>)
 8003d88:	f002 fc4c 	bl	8006624 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GRAB_DIR_Pin|ROT_DIR_Pin, GPIO_PIN_RESET);
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	f44f 4120 	mov.w	r1, #40960	; 0xa000
 8003d92:	4849      	ldr	r0, [pc, #292]	; (8003eb8 <MX_GPIO_Init+0x1e8>)
 8003d94:	f002 fc46 	bl	8006624 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, ROT_ENABLE_Pin|GRAB_ENABLE_Pin, GPIO_PIN_SET);
 8003d98:	2201      	movs	r2, #1
 8003d9a:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8003d9e:	4847      	ldr	r0, [pc, #284]	; (8003ebc <MX_GPIO_Init+0x1ec>)
 8003da0:	f002 fc40 	bl	8006624 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, MAN_EN1_Pin|CS_SPI3_Pin, GPIO_PIN_RESET);
 8003da4:	2200      	movs	r2, #0
 8003da6:	f244 0101 	movw	r1, #16385	; 0x4001
 8003daa:	4844      	ldr	r0, [pc, #272]	; (8003ebc <MX_GPIO_Init+0x1ec>)
 8003dac:	f002 fc3a 	bl	8006624 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(POWER_ON_GPIO_Port, POWER_ON_Pin, GPIO_PIN_RESET);
 8003db0:	2200      	movs	r2, #0
 8003db2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003db6:	4842      	ldr	r0, [pc, #264]	; (8003ec0 <MX_GPIO_Init+0x1f0>)
 8003db8:	f002 fc34 	bl	8006624 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : DRDY_Pin MEMS_INT3_Pin MEMS_INT4_Pin MEMS_INT1_Pin
                           MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = DRDY_Pin|MEMS_INT3_Pin|MEMS_INT4_Pin|MEMS_INT1_Pin
 8003dbc:	2337      	movs	r3, #55	; 0x37
 8003dbe:	61fb      	str	r3, [r7, #28]
                          |MEMS_INT2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8003dc0:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8003dc4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003dc6:	2300      	movs	r3, #0
 8003dc8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003dca:	f107 031c 	add.w	r3, r7, #28
 8003dce:	4619      	mov	r1, r3
 8003dd0:	4837      	ldr	r0, [pc, #220]	; (8003eb0 <MX_GPIO_Init+0x1e0>)
 8003dd2:	f002 fa95 	bl	8006300 <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_I2C_SPI_Pin LD4_Pin LD3_Pin PE10
                           LD7_Pin LD9_Pin LD10_Pin LD8_Pin
                           LD6_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|GPIO_PIN_10
 8003dd6:	f64f 7308 	movw	r3, #65288	; 0xff08
 8003dda:	61fb      	str	r3, [r7, #28]
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
                          |LD6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003ddc:	2301      	movs	r3, #1
 8003dde:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003de0:	2300      	movs	r3, #0
 8003de2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003de4:	2300      	movs	r3, #0
 8003de6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003de8:	f107 031c 	add.w	r3, r7, #28
 8003dec:	4619      	mov	r1, r3
 8003dee:	4830      	ldr	r0, [pc, #192]	; (8003eb0 <MX_GPIO_Init+0x1e0>)
 8003df0:	f002 fa86 	bl	8006300 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8003df4:	2301      	movs	r3, #1
 8003df6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003df8:	2300      	movs	r3, #0
 8003dfa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003dfc:	2300      	movs	r3, #0
 8003dfe:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8003e00:	f107 031c 	add.w	r3, r7, #28
 8003e04:	4619      	mov	r1, r3
 8003e06:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003e0a:	f002 fa79 	bl	8006300 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8003e0e:	2310      	movs	r3, #16
 8003e10:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003e12:	2301      	movs	r3, #1
 8003e14:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e16:	2300      	movs	r3, #0
 8003e18:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e1a:	2300      	movs	r3, #0
 8003e1c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003e1e:	f107 031c 	add.w	r3, r7, #28
 8003e22:	4619      	mov	r1, r3
 8003e24:	4823      	ldr	r0, [pc, #140]	; (8003eb4 <MX_GPIO_Init+0x1e4>)
 8003e26:	f002 fa6b 	bl	8006300 <HAL_GPIO_Init>

  /*Configure GPIO pins : GRAB_DIR_Pin ROT_DIR_Pin */
  GPIO_InitStruct.Pin = GRAB_DIR_Pin|ROT_DIR_Pin;
 8003e2a:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8003e2e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003e30:	2301      	movs	r3, #1
 8003e32:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e34:	2300      	movs	r3, #0
 8003e36:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e38:	2300      	movs	r3, #0
 8003e3a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e3c:	f107 031c 	add.w	r3, r7, #28
 8003e40:	4619      	mov	r1, r3
 8003e42:	481d      	ldr	r0, [pc, #116]	; (8003eb8 <MX_GPIO_Init+0x1e8>)
 8003e44:	f002 fa5c 	bl	8006300 <HAL_GPIO_Init>

  /*Configure GPIO pins : ROT_ENABLE_Pin GRAB_ENABLE_Pin */
  GPIO_InitStruct.Pin = ROT_ENABLE_Pin|GRAB_ENABLE_Pin;
 8003e48:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8003e4c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003e4e:	2301      	movs	r3, #1
 8003e50:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003e52:	2301      	movs	r3, #1
 8003e54:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e56:	2300      	movs	r3, #0
 8003e58:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003e5a:	f107 031c 	add.w	r3, r7, #28
 8003e5e:	4619      	mov	r1, r3
 8003e60:	4816      	ldr	r0, [pc, #88]	; (8003ebc <MX_GPIO_Init+0x1ec>)
 8003e62:	f002 fa4d 	bl	8006300 <HAL_GPIO_Init>

  /*Configure GPIO pins : MAN_EN1_Pin CS_SPI3_Pin */
  GPIO_InitStruct.Pin = MAN_EN1_Pin|CS_SPI3_Pin;
 8003e66:	f244 0301 	movw	r3, #16385	; 0x4001
 8003e6a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003e6c:	2301      	movs	r3, #1
 8003e6e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e70:	2300      	movs	r3, #0
 8003e72:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e74:	2300      	movs	r3, #0
 8003e76:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003e78:	f107 031c 	add.w	r3, r7, #28
 8003e7c:	4619      	mov	r1, r3
 8003e7e:	480f      	ldr	r0, [pc, #60]	; (8003ebc <MX_GPIO_Init+0x1ec>)
 8003e80:	f002 fa3e 	bl	8006300 <HAL_GPIO_Init>

  /*Configure GPIO pin : POWER_ON_Pin */
  GPIO_InitStruct.Pin = POWER_ON_Pin;
 8003e84:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003e88:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003e8a:	2301      	movs	r3, #1
 8003e8c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e8e:	2300      	movs	r3, #0
 8003e90:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e92:	2300      	movs	r3, #0
 8003e94:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(POWER_ON_GPIO_Port, &GPIO_InitStruct);
 8003e96:	f107 031c 	add.w	r3, r7, #28
 8003e9a:	4619      	mov	r1, r3
 8003e9c:	4808      	ldr	r0, [pc, #32]	; (8003ec0 <MX_GPIO_Init+0x1f0>)
 8003e9e:	f002 fa2f 	bl	8006300 <HAL_GPIO_Init>

}
 8003ea2:	bf00      	nop
 8003ea4:	3730      	adds	r7, #48	; 0x30
 8003ea6:	46bd      	mov	sp, r7
 8003ea8:	bd80      	pop	{r7, pc}
 8003eaa:	bf00      	nop
 8003eac:	40021000 	.word	0x40021000
 8003eb0:	48001000 	.word	0x48001000
 8003eb4:	48001400 	.word	0x48001400
 8003eb8:	48000400 	.word	0x48000400
 8003ebc:	48000c00 	.word	0x48000c00
 8003ec0:	48000800 	.word	0x48000800

08003ec4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003ec4:	b480      	push	{r7}
 8003ec6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003ec8:	b672      	cpsid	i
}
 8003eca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8003ecc:	e7fe      	b.n	8003ecc <Error_Handler+0x8>
	...

08003ed0 <spiReadMax7456Register>:
////////////////////////////////////////////////////////////////////////////////
// SPI Read MAX7456 Register
///////////////////////////////////////////////////////////////////////////////

uint8_t spiReadMax7456Register(uint8_t r)
{
 8003ed0:	b580      	push	{r7, lr}
 8003ed2:	b086      	sub	sp, #24
 8003ed4:	af02      	add	r7, sp, #8
 8003ed6:	4603      	mov	r3, r0
 8003ed8:	71fb      	strb	r3, [r7, #7]
	uint8_t datarec = 0;
 8003eda:	2300      	movs	r3, #0
 8003edc:	73fb      	strb	r3, [r7, #15]
	uint8_t state;
	uint8_t buffer_trans[2] = {r,0x00};
 8003ede:	79fb      	ldrb	r3, [r7, #7]
 8003ee0:	733b      	strb	r3, [r7, #12]
 8003ee2:	2300      	movs	r3, #0
 8003ee4:	737b      	strb	r3, [r7, #13]
	HAL_SPI_TransmitReceive(&hspi3, (uint8_t*)buffer_trans, datarec, 2, 10);
 8003ee6:	7bfb      	ldrb	r3, [r7, #15]
 8003ee8:	461a      	mov	r2, r3
 8003eea:	f107 010c 	add.w	r1, r7, #12
 8003eee:	230a      	movs	r3, #10
 8003ef0:	9300      	str	r3, [sp, #0]
 8003ef2:	2302      	movs	r3, #2
 8003ef4:	4803      	ldr	r0, [pc, #12]	; (8003f04 <spiReadMax7456Register+0x34>)
 8003ef6:	f005 f96a 	bl	80091ce <HAL_SPI_TransmitReceive>
    return datarec;
 8003efa:	7bfb      	ldrb	r3, [r7, #15]
}
 8003efc:	4618      	mov	r0, r3
 8003efe:	3710      	adds	r7, #16
 8003f00:	46bd      	mov	sp, r7
 8003f02:	bd80      	pop	{r7, pc}
 8003f04:	20000410 	.word	0x20000410

08003f08 <spiWriteMax7456Register>:
///////////////////////////////////////////////////////////////////////////////
// SPI Write MAX7456 Register
///////////////////////////////////////////////////////////////////////////////

void spiWriteMax7456Register(uint8_t r, uint8_t d)
{
 8003f08:	b580      	push	{r7, lr}
 8003f0a:	b084      	sub	sp, #16
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	4603      	mov	r3, r0
 8003f10:	460a      	mov	r2, r1
 8003f12:	71fb      	strb	r3, [r7, #7]
 8003f14:	4613      	mov	r3, r2
 8003f16:	71bb      	strb	r3, [r7, #6]
	uint8_t buffer_trans[2] = {r,d};
 8003f18:	79fb      	ldrb	r3, [r7, #7]
 8003f1a:	733b      	strb	r3, [r7, #12]
 8003f1c:	79bb      	ldrb	r3, [r7, #6]
 8003f1e:	737b      	strb	r3, [r7, #13]
	HAL_SPI_Transmit(&hspi3, buffer_trans, 2, 10);
 8003f20:	f107 010c 	add.w	r1, r7, #12
 8003f24:	230a      	movs	r3, #10
 8003f26:	2202      	movs	r2, #2
 8003f28:	4803      	ldr	r0, [pc, #12]	; (8003f38 <spiWriteMax7456Register+0x30>)
 8003f2a:	f004 ffe2 	bl	8008ef2 <HAL_SPI_Transmit>
}
 8003f2e:	bf00      	nop
 8003f30:	3710      	adds	r7, #16
 8003f32:	46bd      	mov	sp, r7
 8003f34:	bd80      	pop	{r7, pc}
 8003f36:	bf00      	nop
 8003f38:	20000410 	.word	0x20000410

08003f3c <unhideOSD>:
///////////////////////////////////////////////////////////////////////////////
// Unhide OSD Display
///////////////////////////////////////////////////////////////////////////////

void unhideOSD()
{
 8003f3c:	b580      	push	{r7, lr}
 8003f3e:	af00      	add	r7, sp, #0
  if (osdDisabled)
 8003f40:	4b0c      	ldr	r3, [pc, #48]	; (8003f74 <unhideOSD+0x38>)
 8003f42:	781b      	ldrb	r3, [r3, #0]
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d012      	beq.n	8003f6e <unhideOSD+0x32>
  {
    ENABLE_MAX7456;
 8003f48:	2200      	movs	r2, #0
 8003f4a:	2101      	movs	r1, #1
 8003f4c:	480a      	ldr	r0, [pc, #40]	; (8003f78 <unhideOSD+0x3c>)
 8003f4e:	f002 fb69 	bl	8006624 <HAL_GPIO_WritePin>

    spiWriteMax7456Register(VM0_REG, enableDisplay);
 8003f52:	4b0a      	ldr	r3, [pc, #40]	; (8003f7c <unhideOSD+0x40>)
 8003f54:	781b      	ldrb	r3, [r3, #0]
 8003f56:	4619      	mov	r1, r3
 8003f58:	2000      	movs	r0, #0
 8003f5a:	f7ff ffd5 	bl	8003f08 <spiWriteMax7456Register>

    DISABLE_MAX7456;
 8003f5e:	2201      	movs	r2, #1
 8003f60:	2101      	movs	r1, #1
 8003f62:	4805      	ldr	r0, [pc, #20]	; (8003f78 <unhideOSD+0x3c>)
 8003f64:	f002 fb5e 	bl	8006624 <HAL_GPIO_WritePin>

    osdDisabled = 0;
 8003f68:	4b02      	ldr	r3, [pc, #8]	; (8003f74 <unhideOSD+0x38>)
 8003f6a:	2200      	movs	r2, #0
 8003f6c:	701a      	strb	r2, [r3, #0]
  }
}
 8003f6e:	bf00      	nop
 8003f70:	bd80      	pop	{r7, pc}
 8003f72:	bf00      	nop
 8003f74:	200001dc 	.word	0x200001dc
 8003f78:	48000c00 	.word	0x48000c00
 8003f7c:	200001e2 	.word	0x200001e2

08003f80 <writeMax7456Chars>:
// - will wrap around to next row if 'len' is greater than the remaining cols in row y
// - buf=NULL or len>strlen(buf) can be used to write zeroes (clear)
// - flags: 0x01 blink, 0x02 invert (can be combined)

void writeMax7456Chars( const char* buf, uint8_t len, uint8_t flags, uint8_t y, uint8_t x)
{
 8003f80:	b580      	push	{r7, lr}
 8003f82:	b084      	sub	sp, #16
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	6078      	str	r0, [r7, #4]
 8003f88:	4608      	mov	r0, r1
 8003f8a:	4611      	mov	r1, r2
 8003f8c:	461a      	mov	r2, r3
 8003f8e:	4603      	mov	r3, r0
 8003f90:	70fb      	strb	r3, [r7, #3]
 8003f92:	460b      	mov	r3, r1
 8003f94:	70bb      	strb	r3, [r7, #2]
 8003f96:	4613      	mov	r3, r2
 8003f98:	707b      	strb	r3, [r7, #1]
    uint8_t  i;
    uint16_t offset = y * 30 + x;
 8003f9a:	787b      	ldrb	r3, [r7, #1]
 8003f9c:	b29b      	uxth	r3, r3
 8003f9e:	461a      	mov	r2, r3
 8003fa0:	0112      	lsls	r2, r2, #4
 8003fa2:	1ad3      	subs	r3, r2, r3
 8003fa4:	005b      	lsls	r3, r3, #1
 8003fa6:	b29a      	uxth	r2, r3
 8003fa8:	7e3b      	ldrb	r3, [r7, #24]
 8003faa:	b29b      	uxth	r3, r3
 8003fac:	4413      	add	r3, r2
 8003fae:	81bb      	strh	r3, [r7, #12]

    if (flags)
 8003fb0:	78bb      	ldrb	r3, [r7, #2]
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d001      	beq.n	8003fba <writeMax7456Chars+0x3a>
        unhideOSD(); // make sure OSD is visible in case of alarms etc.
 8003fb6:	f7ff ffc1 	bl	8003f3c <unhideOSD>

    ENABLE_MAX7456;
 8003fba:	2200      	movs	r2, #0
 8003fbc:	2101      	movs	r1, #1
 8003fbe:	482d      	ldr	r0, [pc, #180]	; (8004074 <writeMax7456Chars+0xf4>)
 8003fc0:	f002 fb30 	bl	8006624 <HAL_GPIO_WritePin>

    // 16bit transfer, transparent BG, autoincrement mode (if len!=1)
    spiWriteMax7456Register(DMM_REG, ((flags & 1) ? 0x10 : 0x00) | ((flags & 2) ? 0x08 : 0x00) | ((len != 1) ? 0x01 : 0x00));
 8003fc4:	78bb      	ldrb	r3, [r7, #2]
 8003fc6:	011b      	lsls	r3, r3, #4
 8003fc8:	b25b      	sxtb	r3, r3
 8003fca:	f003 0310 	and.w	r3, r3, #16
 8003fce:	b25a      	sxtb	r2, r3
 8003fd0:	78bb      	ldrb	r3, [r7, #2]
 8003fd2:	009b      	lsls	r3, r3, #2
 8003fd4:	b25b      	sxtb	r3, r3
 8003fd6:	f003 0308 	and.w	r3, r3, #8
 8003fda:	b25b      	sxtb	r3, r3
 8003fdc:	4313      	orrs	r3, r2
 8003fde:	b25a      	sxtb	r2, r3
 8003fe0:	78fb      	ldrb	r3, [r7, #3]
 8003fe2:	2b01      	cmp	r3, #1
 8003fe4:	bf14      	ite	ne
 8003fe6:	2301      	movne	r3, #1
 8003fe8:	2300      	moveq	r3, #0
 8003fea:	b2db      	uxtb	r3, r3
 8003fec:	b25b      	sxtb	r3, r3
 8003fee:	4313      	orrs	r3, r2
 8003ff0:	b25b      	sxtb	r3, r3
 8003ff2:	b2db      	uxtb	r3, r3
 8003ff4:	4619      	mov	r1, r3
 8003ff6:	2004      	movs	r0, #4
 8003ff8:	f7ff ff86 	bl	8003f08 <spiWriteMax7456Register>

    // send starting display memory address (position of text)
    spiWriteMax7456Register(DMAH_REG, offset >> 8 );
 8003ffc:	89bb      	ldrh	r3, [r7, #12]
 8003ffe:	0a1b      	lsrs	r3, r3, #8
 8004000:	b29b      	uxth	r3, r3
 8004002:	b2db      	uxtb	r3, r3
 8004004:	4619      	mov	r1, r3
 8004006:	2005      	movs	r0, #5
 8004008:	f7ff ff7e 	bl	8003f08 <spiWriteMax7456Register>
    spiWriteMax7456Register(DMAL_REG, offset & 0xFF );
 800400c:	89bb      	ldrh	r3, [r7, #12]
 800400e:	b2db      	uxtb	r3, r3
 8004010:	4619      	mov	r1, r3
 8004012:	2006      	movs	r0, #6
 8004014:	f7ff ff78 	bl	8003f08 <spiWriteMax7456Register>

    // write out data
    for (i = 0; i < len; i++)
 8004018:	2300      	movs	r3, #0
 800401a:	73fb      	strb	r3, [r7, #15]
 800401c:	e016      	b.n	800404c <writeMax7456Chars+0xcc>
        spiWriteMax7456Register(DMDI_REG, (!buf || strlen(buf) < i) ? 0 : buf[i]);
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	2b00      	cmp	r3, #0
 8004022:	d00b      	beq.n	800403c <writeMax7456Chars+0xbc>
 8004024:	6878      	ldr	r0, [r7, #4]
 8004026:	f7fc f8d3 	bl	80001d0 <strlen>
 800402a:	4602      	mov	r2, r0
 800402c:	7bfb      	ldrb	r3, [r7, #15]
 800402e:	429a      	cmp	r2, r3
 8004030:	d304      	bcc.n	800403c <writeMax7456Chars+0xbc>
 8004032:	7bfb      	ldrb	r3, [r7, #15]
 8004034:	687a      	ldr	r2, [r7, #4]
 8004036:	4413      	add	r3, r2
 8004038:	781b      	ldrb	r3, [r3, #0]
 800403a:	e000      	b.n	800403e <writeMax7456Chars+0xbe>
 800403c:	2300      	movs	r3, #0
 800403e:	4619      	mov	r1, r3
 8004040:	2007      	movs	r0, #7
 8004042:	f7ff ff61 	bl	8003f08 <spiWriteMax7456Register>
    for (i = 0; i < len; i++)
 8004046:	7bfb      	ldrb	r3, [r7, #15]
 8004048:	3301      	adds	r3, #1
 800404a:	73fb      	strb	r3, [r7, #15]
 800404c:	7bfa      	ldrb	r2, [r7, #15]
 800404e:	78fb      	ldrb	r3, [r7, #3]
 8004050:	429a      	cmp	r2, r3
 8004052:	d3e4      	bcc.n	800401e <writeMax7456Chars+0x9e>


    // Send escape 11111111 to exit autoincrement mode
    if (len != 1)
 8004054:	78fb      	ldrb	r3, [r7, #3]
 8004056:	2b01      	cmp	r3, #1
 8004058:	d003      	beq.n	8004062 <writeMax7456Chars+0xe2>
        spiWriteMax7456Register(DMDI_REG, END_STRING);
 800405a:	21ff      	movs	r1, #255	; 0xff
 800405c:	2007      	movs	r0, #7
 800405e:	f7ff ff53 	bl	8003f08 <spiWriteMax7456Register>

    // finished writing

    DISABLE_MAX7456;
 8004062:	2201      	movs	r2, #1
 8004064:	2101      	movs	r1, #1
 8004066:	4803      	ldr	r0, [pc, #12]	; (8004074 <writeMax7456Chars+0xf4>)
 8004068:	f002 fadc 	bl	8006624 <HAL_GPIO_WritePin>
}
 800406c:	bf00      	nop
 800406e:	3710      	adds	r7, #16
 8004070:	46bd      	mov	sp, r7
 8004072:	bd80      	pop	{r7, pc}
 8004074:	48000c00 	.word	0x48000c00

08004078 <detectVideoStandard>:
///////////////////////////////////////////////////////////////////////////////
// Detect Video Standard
///////////////////////////////////////////////////////////////////////////////

void detectVideoStandard()
{
 8004078:	b580      	push	{r7, lr}
 800407a:	b082      	sub	sp, #8
 800407c:	af00      	add	r7, sp, #0
    // First set the default
    uint8_t pal = 0;
 800407e:	2300      	movs	r3, #0
 8004080:	71fb      	strb	r3, [r7, #7]
    uint8_t stat = 0xff;
 8004082:	23ff      	movs	r3, #255	; 0xff
 8004084:	71bb      	strb	r3, [r7, #6]

    pal = AUTO;
 8004086:	2302      	movs	r3, #2
 8004088:	71fb      	strb	r3, [r7, #7]

    // if autodetect enabled modify the default if signal is present on either standard
    // otherwise default is preserved

	if (pal == AUTO) 
 800408a:	79fb      	ldrb	r3, [r7, #7]
 800408c:	2b02      	cmp	r3, #2
 800408e:	d124      	bne.n	80040da <detectVideoStandard+0x62>
	{
		ENABLE_MAX7456;
 8004090:	2200      	movs	r2, #0
 8004092:	2101      	movs	r1, #1
 8004094:	4828      	ldr	r0, [pc, #160]	; (8004138 <detectVideoStandard+0xc0>)
 8004096:	f002 fac5 	bl	8006624 <HAL_GPIO_WritePin>

		stat = spiReadMax7456Register(STAT_REG);
 800409a:	20a0      	movs	r0, #160	; 0xa0
 800409c:	f7ff ff18 	bl	8003ed0 <spiReadMax7456Register>
 80040a0:	4603      	mov	r3, r0
 80040a2:	71bb      	strb	r3, [r7, #6]

		DISABLE_MAX7456;
 80040a4:	2201      	movs	r2, #1
 80040a6:	2101      	movs	r1, #1
 80040a8:	4823      	ldr	r0, [pc, #140]	; (8004138 <detectVideoStandard+0xc0>)
 80040aa:	f002 fabb 	bl	8006624 <HAL_GPIO_WritePin>

		if (stat & 0x01)
 80040ae:	79bb      	ldrb	r3, [r7, #6]
 80040b0:	f003 0301 	and.w	r3, r3, #1
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d001      	beq.n	80040bc <detectVideoStandard+0x44>
			pal = PAL;
 80040b8:	2301      	movs	r3, #1
 80040ba:	71fb      	strb	r3, [r7, #7]

		if (stat & 0x02)
 80040bc:	79bb      	ldrb	r3, [r7, #6]
 80040be:	f003 0302 	and.w	r3, r3, #2
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d001      	beq.n	80040ca <detectVideoStandard+0x52>
			pal = NTSC;
 80040c6:	2300      	movs	r3, #0
 80040c8:	71fb      	strb	r3, [r7, #7]
			
		if ((pal != PAL) && (pal != NTSC))
 80040ca:	79fb      	ldrb	r3, [r7, #7]
 80040cc:	2b01      	cmp	r3, #1
 80040ce:	d004      	beq.n	80040da <detectVideoStandard+0x62>
 80040d0:	79fb      	ldrb	r3, [r7, #7]
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d001      	beq.n	80040da <detectVideoStandard+0x62>
			pal = PAL;
 80040d6:	2301      	movs	r3, #1
 80040d8:	71fb      	strb	r3, [r7, #7]
	}

    if (pal)
 80040da:	79fb      	ldrb	r3, [r7, #7]
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d013      	beq.n	8004108 <detectVideoStandard+0x90>
    {
        maxScreenSize     = 480;
 80040e0:	4b16      	ldr	r3, [pc, #88]	; (800413c <detectVideoStandard+0xc4>)
 80040e2:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 80040e6:	801a      	strh	r2, [r3, #0]
        maxScreenRows     = 16;
 80040e8:	4b15      	ldr	r3, [pc, #84]	; (8004140 <detectVideoStandard+0xc8>)
 80040ea:	2210      	movs	r2, #16
 80040ec:	801a      	strh	r2, [r3, #0]
        enableDisplay     = 0x48;
 80040ee:	4b15      	ldr	r3, [pc, #84]	; (8004144 <detectVideoStandard+0xcc>)
 80040f0:	2248      	movs	r2, #72	; 0x48
 80040f2:	701a      	strb	r2, [r3, #0]
        enableDisplayVert = 0x4C;
 80040f4:	4b14      	ldr	r3, [pc, #80]	; (8004148 <detectVideoStandard+0xd0>)
 80040f6:	224c      	movs	r2, #76	; 0x4c
 80040f8:	701a      	strb	r2, [r3, #0]
        max7456Reset      = 0x42;
 80040fa:	4b14      	ldr	r3, [pc, #80]	; (800414c <detectVideoStandard+0xd4>)
 80040fc:	2242      	movs	r2, #66	; 0x42
 80040fe:	701a      	strb	r2, [r3, #0]
        disableDisplay    = 0x40;
 8004100:	4b13      	ldr	r3, [pc, #76]	; (8004150 <detectVideoStandard+0xd8>)
 8004102:	2240      	movs	r2, #64	; 0x40
 8004104:	701a      	strb	r2, [r3, #0]
//    // Attitude Display Parameters
//
//    aiTopPixel    = (reticleRow - AI_DISPLAY_RECT_HEIGHT / 2) * 18;
//    aiBottomPixel = (reticleRow + AI_DISPLAY_RECT_HEIGHT / 2) * 18;
//    aiCenter      =  reticleRow * 18 + 10;
}
 8004106:	e012      	b.n	800412e <detectVideoStandard+0xb6>
        maxScreenSize     = 390;
 8004108:	4b0c      	ldr	r3, [pc, #48]	; (800413c <detectVideoStandard+0xc4>)
 800410a:	f44f 72c3 	mov.w	r2, #390	; 0x186
 800410e:	801a      	strh	r2, [r3, #0]
        maxScreenRows     = 13;
 8004110:	4b0b      	ldr	r3, [pc, #44]	; (8004140 <detectVideoStandard+0xc8>)
 8004112:	220d      	movs	r2, #13
 8004114:	801a      	strh	r2, [r3, #0]
        enableDisplay     = 0x08;
 8004116:	4b0b      	ldr	r3, [pc, #44]	; (8004144 <detectVideoStandard+0xcc>)
 8004118:	2208      	movs	r2, #8
 800411a:	701a      	strb	r2, [r3, #0]
        enableDisplayVert = 0x0C;
 800411c:	4b0a      	ldr	r3, [pc, #40]	; (8004148 <detectVideoStandard+0xd0>)
 800411e:	220c      	movs	r2, #12
 8004120:	701a      	strb	r2, [r3, #0]
        max7456Reset      = 0x02;
 8004122:	4b0a      	ldr	r3, [pc, #40]	; (800414c <detectVideoStandard+0xd4>)
 8004124:	2202      	movs	r2, #2
 8004126:	701a      	strb	r2, [r3, #0]
        disableDisplay    = 0x00;
 8004128:	4b09      	ldr	r3, [pc, #36]	; (8004150 <detectVideoStandard+0xd8>)
 800412a:	2200      	movs	r2, #0
 800412c:	701a      	strb	r2, [r3, #0]
}
 800412e:	bf00      	nop
 8004130:	3708      	adds	r7, #8
 8004132:	46bd      	mov	sp, r7
 8004134:	bd80      	pop	{r7, pc}
 8004136:	bf00      	nop
 8004138:	48000c00 	.word	0x48000c00
 800413c:	200001de 	.word	0x200001de
 8004140:	200001e0 	.word	0x200001e0
 8004144:	200001e2 	.word	0x200001e2
 8004148:	200001e3 	.word	0x200001e3
 800414c:	200001e4 	.word	0x200001e4
 8004150:	200001e5 	.word	0x200001e5

08004154 <initMax7456>:
///////////////////////////////////////////////////////////////////////////////
// Initialize MAX7456
///////////////////////////////////////////////////////////////////////////////

void initMax7456()
{
 8004154:	b580      	push	{r7, lr}
 8004156:	b082      	sub	sp, #8
 8004158:	af00      	add	r7, sp, #0
    uint8_t i;

    //if (eepromConfig.osdEnabled == false) return;

    detectVideoStandard();
 800415a:	f7ff ff8d 	bl	8004078 <detectVideoStandard>

    //Soft reset the MAX7456 - clear display memory
    ENABLE_MAX7456;
 800415e:	2200      	movs	r2, #0
 8004160:	2101      	movs	r1, #1
 8004162:	481d      	ldr	r0, [pc, #116]	; (80041d8 <initMax7456+0x84>)
 8004164:	f002 fa5e 	bl	8006624 <HAL_GPIO_WritePin>

    spiWriteMax7456Register(VM0_REG, max7456Reset);
 8004168:	4b1c      	ldr	r3, [pc, #112]	; (80041dc <initMax7456+0x88>)
 800416a:	781b      	ldrb	r3, [r3, #0]
 800416c:	4619      	mov	r1, r3
 800416e:	2000      	movs	r0, #0
 8004170:	f7ff feca 	bl	8003f08 <spiWriteMax7456Register>

    DISABLE_MAX7456;
 8004174:	2201      	movs	r2, #1
 8004176:	2101      	movs	r1, #1
 8004178:	4817      	ldr	r0, [pc, #92]	; (80041d8 <initMax7456+0x84>)
 800417a:	f002 fa53 	bl	8006624 <HAL_GPIO_WritePin>

    HAL_Delay(1);
 800417e:	2001      	movs	r0, #1
 8004180:	f000 ff6c 	bl	800505c <HAL_Delay>

    //Set white level to 90% for all rows
    ENABLE_MAX7456;
 8004184:	2200      	movs	r2, #0
 8004186:	2101      	movs	r1, #1
 8004188:	4813      	ldr	r0, [pc, #76]	; (80041d8 <initMax7456+0x84>)
 800418a:	f002 fa4b 	bl	8006624 <HAL_GPIO_WritePin>

    for(i = 0; i < maxScreenRows; i++ )
 800418e:	2300      	movs	r3, #0
 8004190:	71fb      	strb	r3, [r7, #7]
 8004192:	e009      	b.n	80041a8 <initMax7456+0x54>
        spiWriteMax7456Register(RB0_REG + i, WHITE_LEVEL_90 );
 8004194:	79fb      	ldrb	r3, [r7, #7]
 8004196:	3310      	adds	r3, #16
 8004198:	b2db      	uxtb	r3, r3
 800419a:	2102      	movs	r1, #2
 800419c:	4618      	mov	r0, r3
 800419e:	f7ff feb3 	bl	8003f08 <spiWriteMax7456Register>
    for(i = 0; i < maxScreenRows; i++ )
 80041a2:	79fb      	ldrb	r3, [r7, #7]
 80041a4:	3301      	adds	r3, #1
 80041a6:	71fb      	strb	r3, [r7, #7]
 80041a8:	79fb      	ldrb	r3, [r7, #7]
 80041aa:	b29a      	uxth	r2, r3
 80041ac:	4b0c      	ldr	r3, [pc, #48]	; (80041e0 <initMax7456+0x8c>)
 80041ae:	881b      	ldrh	r3, [r3, #0]
 80041b0:	429a      	cmp	r2, r3
 80041b2:	d3ef      	bcc.n	8004194 <initMax7456+0x40>

    //ensure device is enabled
    spiWriteMax7456Register(VM0_REG, enableDisplay);
 80041b4:	4b0b      	ldr	r3, [pc, #44]	; (80041e4 <initMax7456+0x90>)
 80041b6:	781b      	ldrb	r3, [r3, #0]
 80041b8:	4619      	mov	r1, r3
 80041ba:	2000      	movs	r0, #0
 80041bc:	f7ff fea4 	bl	8003f08 <spiWriteMax7456Register>

    //finished writing
    DISABLE_MAX7456;
 80041c0:	2201      	movs	r2, #1
 80041c2:	2101      	movs	r1, #1
 80041c4:	4804      	ldr	r0, [pc, #16]	; (80041d8 <initMax7456+0x84>)
 80041c6:	f002 fa2d 	bl	8006624 <HAL_GPIO_WritePin>
    unhideOSD();
 80041ca:	f7ff feb7 	bl	8003f3c <unhideOSD>
}
 80041ce:	bf00      	nop
 80041d0:	3708      	adds	r7, #8
 80041d2:	46bd      	mov	sp, r7
 80041d4:	bd80      	pop	{r7, pc}
 80041d6:	bf00      	nop
 80041d8:	48000c00 	.word	0x48000c00
 80041dc:	200001e4 	.word	0x200001e4
 80041e0:	200001e0 	.word	0x200001e0
 80041e4:	200001e2 	.word	0x200001e2

080041e8 <resetMax7456>:
//////////////////////////////////////////////////////////////////////////////
// Reset MAX7456
///////////////////////////////////////////////////////////////////////////////

void resetMax7456()
{
 80041e8:	b580      	push	{r7, lr}
 80041ea:	b082      	sub	sp, #8
 80041ec:	af00      	add	r7, sp, #0
    uint8_t x;

    // force soft reset on Max7456
    ENABLE_MAX7456;
 80041ee:	2200      	movs	r2, #0
 80041f0:	2101      	movs	r1, #1
 80041f2:	481e      	ldr	r0, [pc, #120]	; (800426c <resetMax7456+0x84>)
 80041f4:	f002 fa16 	bl	8006624 <HAL_GPIO_WritePin>

    spiWriteMax7456Register(VM0_REG, max7456Reset);
 80041f8:	4b1d      	ldr	r3, [pc, #116]	; (8004270 <resetMax7456+0x88>)
 80041fa:	781b      	ldrb	r3, [r3, #0]
 80041fc:	4619      	mov	r1, r3
 80041fe:	2000      	movs	r0, #0
 8004200:	f7ff fe82 	bl	8003f08 <spiWriteMax7456Register>

    DISABLE_MAX7456;
 8004204:	2201      	movs	r2, #1
 8004206:	2101      	movs	r1, #1
 8004208:	4818      	ldr	r0, [pc, #96]	; (800426c <resetMax7456+0x84>)
 800420a:	f002 fa0b 	bl	8006624 <HAL_GPIO_WritePin>

    HAL_Delay(500);
 800420e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8004212:	f000 ff23 	bl	800505c <HAL_Delay>

    // set all rows to same character white level, 90%
    ENABLE_MAX7456;
 8004216:	2200      	movs	r2, #0
 8004218:	2101      	movs	r1, #1
 800421a:	4814      	ldr	r0, [pc, #80]	; (800426c <resetMax7456+0x84>)
 800421c:	f002 fa02 	bl	8006624 <HAL_GPIO_WritePin>

    for (x = 0; x < maxScreenRows; x++)
 8004220:	2300      	movs	r3, #0
 8004222:	71fb      	strb	r3, [r7, #7]
 8004224:	e009      	b.n	800423a <resetMax7456+0x52>
        spiWriteMax7456Register(RB0_REG + x, WHITE_LEVEL_90);
 8004226:	79fb      	ldrb	r3, [r7, #7]
 8004228:	3310      	adds	r3, #16
 800422a:	b2db      	uxtb	r3, r3
 800422c:	2102      	movs	r1, #2
 800422e:	4618      	mov	r0, r3
 8004230:	f7ff fe6a 	bl	8003f08 <spiWriteMax7456Register>
    for (x = 0; x < maxScreenRows; x++)
 8004234:	79fb      	ldrb	r3, [r7, #7]
 8004236:	3301      	adds	r3, #1
 8004238:	71fb      	strb	r3, [r7, #7]
 800423a:	79fb      	ldrb	r3, [r7, #7]
 800423c:	b29a      	uxth	r2, r3
 800423e:	4b0d      	ldr	r3, [pc, #52]	; (8004274 <resetMax7456+0x8c>)
 8004240:	881b      	ldrh	r3, [r3, #0]
 8004242:	429a      	cmp	r2, r3
 8004244:	d3ef      	bcc.n	8004226 <resetMax7456+0x3e>

    // make sure the Max7456 is enabled
    spiWriteMax7456Register(VM0_REG, enableDisplay);
 8004246:	4b0c      	ldr	r3, [pc, #48]	; (8004278 <resetMax7456+0x90>)
 8004248:	781b      	ldrb	r3, [r3, #0]
 800424a:	4619      	mov	r1, r3
 800424c:	2000      	movs	r0, #0
 800424e:	f7ff fe5b 	bl	8003f08 <spiWriteMax7456Register>
    
    HAL_Delay(100);
 8004252:	2064      	movs	r0, #100	; 0x64
 8004254:	f000 ff02 	bl	800505c <HAL_Delay>

    DISABLE_MAX7456;
 8004258:	2201      	movs	r2, #1
 800425a:	2101      	movs	r1, #1
 800425c:	4803      	ldr	r0, [pc, #12]	; (800426c <resetMax7456+0x84>)
 800425e:	f002 f9e1 	bl	8006624 <HAL_GPIO_WritePin>
}
 8004262:	bf00      	nop
 8004264:	3708      	adds	r7, #8
 8004266:	46bd      	mov	sp, r7
 8004268:	bd80      	pop	{r7, pc}
 800426a:	bf00      	nop
 800426c:	48000c00 	.word	0x48000c00
 8004270:	200001e4 	.word	0x200001e4
 8004274:	200001e0 	.word	0x200001e0
 8004278:	200001e2 	.word	0x200001e2

0800427c <displayHeading>:
                           0x45,0x2d,0x2d,0x7c,0x2d,0x2d,0x7c,0x2d,0x2d,
                           0x53,0x2d,0x2d,0x7c,0x2d,0x2d,0x7c,0x2d,0x2d,
                           0x57,0x2d,0x2d,0x7c,0x2d,0x2d,0x7c,0x2d,0x2d};

void displayHeading(uint8_t currentHeading, uint8_t update)
{
 800427c:	b580      	push	{r7, lr}
 800427e:	b088      	sub	sp, #32
 8004280:	af02      	add	r7, sp, #8
 8004282:	4603      	mov	r3, r0
 8004284:	460a      	mov	r2, r1
 8004286:	71fb      	strb	r3, [r7, #7]
 8004288:	4613      	mov	r3, r2
 800428a:	71bb      	strb	r3, [r7, #6]
    int16_t currentHeadingDeg;

    currentHeadingDeg = (int16_t)(currentHeading) % 360;
 800428c:	79fb      	ldrb	r3, [r7, #7]
 800428e:	4a45      	ldr	r2, [pc, #276]	; (80043a4 <displayHeading+0x128>)
 8004290:	fb82 1203 	smull	r1, r2, r2, r3
 8004294:	441a      	add	r2, r3
 8004296:	1211      	asrs	r1, r2, #8
 8004298:	17da      	asrs	r2, r3, #31
 800429a:	1a8a      	subs	r2, r1, r2
 800429c:	f44f 71b4 	mov.w	r1, #360	; 0x168
 80042a0:	fb01 f202 	mul.w	r2, r1, r2
 80042a4:	1a9a      	subs	r2, r3, r2
 80042a6:	4613      	mov	r3, r2
 80042a8:	82fb      	strh	r3, [r7, #22]
    if (currentHeadingDeg < 0)
 80042aa:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	da04      	bge.n	80042bc <displayHeading+0x40>
		currentHeadingDeg += 360;
 80042b2:	8afb      	ldrh	r3, [r7, #22]
 80042b4:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80042b8:	b29b      	uxth	r3, r3
 80042ba:	82fb      	strh	r3, [r7, #22]

    if ((currentHeadingDeg != lastOSDheading) || update)
 80042bc:	4b3a      	ldr	r3, [pc, #232]	; (80043a8 <displayHeading+0x12c>)
 80042be:	f9b3 3000 	ldrsh.w	r3, [r3]
 80042c2:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80042c6:	429a      	cmp	r2, r3
 80042c8:	d102      	bne.n	80042d0 <displayHeading+0x54>
 80042ca:	79bb      	ldrb	r3, [r7, #6]
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d064      	beq.n	800439a <displayHeading+0x11e>
    {

    	if (1)
    	{
    		char buf[6];
			snprintf(buf ,6, "\026%3d\027", currentHeadingDeg); // \026 is compass \027 is degree symbol
 80042d0:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80042d4:	f107 000c 	add.w	r0, r7, #12
 80042d8:	4a34      	ldr	r2, [pc, #208]	; (80043ac <displayHeading+0x130>)
 80042da:	2106      	movs	r1, #6
 80042dc:	f007 f91e 	bl	800b51c <sniprintf>
			writeMax7456Chars(buf, 5, 0, 1,24);
 80042e0:	f107 000c 	add.w	r0, r7, #12
 80042e4:	2318      	movs	r3, #24
 80042e6:	9300      	str	r3, [sp, #0]
 80042e8:	2301      	movs	r3, #1
 80042ea:	2200      	movs	r2, #0
 80042ec:	2105      	movs	r1, #5
 80042ee:	f7ff fe47 	bl	8003f80 <writeMax7456Chars>

        if (1) {
			int8_t lastPos;
			int8_t currentPos;

			currentPos = currentHeadingDeg / 10;
 80042f2:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80042f6:	4a2e      	ldr	r2, [pc, #184]	; (80043b0 <displayHeading+0x134>)
 80042f8:	fb82 1203 	smull	r1, r2, r2, r3
 80042fc:	1092      	asrs	r2, r2, #2
 80042fe:	17db      	asrs	r3, r3, #31
 8004300:	1ad3      	subs	r3, r2, r3
 8004302:	b21b      	sxth	r3, r3
 8004304:	757b      	strb	r3, [r7, #21]
			lastPos = lastOSDheading / 10;
 8004306:	4b28      	ldr	r3, [pc, #160]	; (80043a8 <displayHeading+0x12c>)
 8004308:	f9b3 3000 	ldrsh.w	r3, [r3]
 800430c:	4a28      	ldr	r2, [pc, #160]	; (80043b0 <displayHeading+0x134>)
 800430e:	fb82 1203 	smull	r1, r2, r2, r3
 8004312:	1092      	asrs	r2, r2, #2
 8004314:	17db      	asrs	r3, r3, #31
 8004316:	1ad3      	subs	r3, r2, r3
 8004318:	b21b      	sxth	r3, r3
 800431a:	74fb      	strb	r3, [r7, #19]

			if ((currentPos != lastPos) || update)
 800431c:	f997 2015 	ldrsb.w	r2, [r7, #21]
 8004320:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8004324:	429a      	cmp	r2, r3
 8004326:	d102      	bne.n	800432e <displayHeading+0xb2>
 8004328:	79bb      	ldrb	r3, [r7, #6]
 800432a:	2b00      	cmp	r3, #0
 800432c:	d032      	beq.n	8004394 <displayHeading+0x118>
			{
			    uint8_t x = 0;
 800432e:	2300      	movs	r3, #0
 8004330:	753b      	strb	r3, [r7, #20]
				currentPos -= 5;
 8004332:	7d7b      	ldrb	r3, [r7, #21]
 8004334:	3b05      	subs	r3, #5
 8004336:	b2db      	uxtb	r3, r3
 8004338:	757b      	strb	r3, [r7, #21]

				if (currentPos < 0)
 800433a:	f997 3015 	ldrsb.w	r3, [r7, #21]
 800433e:	2b00      	cmp	r3, #0
 8004340:	da03      	bge.n	800434a <displayHeading+0xce>
					currentPos += 36;
 8004342:	7d7b      	ldrb	r3, [r7, #21]
 8004344:	3324      	adds	r3, #36	; 0x24
 8004346:	b2db      	uxtb	r3, r3
 8004348:	757b      	strb	r3, [r7, #21]

				for (x = 0; x <= 10; ++x)
 800434a:	2300      	movs	r3, #0
 800434c:	753b      	strb	r3, [r7, #20]
 800434e:	e013      	b.n	8004378 <displayHeading+0xfc>
				{
					headingBarShown[x] = headingBar[currentPos];
 8004350:	f997 2015 	ldrsb.w	r2, [r7, #21]
 8004354:	7d3b      	ldrb	r3, [r7, #20]
 8004356:	4917      	ldr	r1, [pc, #92]	; (80043b4 <displayHeading+0x138>)
 8004358:	5c89      	ldrb	r1, [r1, r2]
 800435a:	4a17      	ldr	r2, [pc, #92]	; (80043b8 <displayHeading+0x13c>)
 800435c:	54d1      	strb	r1, [r2, r3]

					if (++currentPos > 35)
 800435e:	7d7b      	ldrb	r3, [r7, #21]
 8004360:	3301      	adds	r3, #1
 8004362:	b2db      	uxtb	r3, r3
 8004364:	757b      	strb	r3, [r7, #21]
 8004366:	f997 3015 	ldrsb.w	r3, [r7, #21]
 800436a:	2b23      	cmp	r3, #35	; 0x23
 800436c:	dd01      	ble.n	8004372 <displayHeading+0xf6>
						currentPos = 0;
 800436e:	2300      	movs	r3, #0
 8004370:	757b      	strb	r3, [r7, #21]
				for (x = 0; x <= 10; ++x)
 8004372:	7d3b      	ldrb	r3, [r7, #20]
 8004374:	3301      	adds	r3, #1
 8004376:	753b      	strb	r3, [r7, #20]
 8004378:	7d3b      	ldrb	r3, [r7, #20]
 800437a:	2b0a      	cmp	r3, #10
 800437c:	d9e8      	bls.n	8004350 <displayHeading+0xd4>
				}

				headingBarShown[11] = '\0';
 800437e:	4b0e      	ldr	r3, [pc, #56]	; (80043b8 <displayHeading+0x13c>)
 8004380:	2200      	movs	r2, #0
 8004382:	72da      	strb	r2, [r3, #11]
				writeMax7456Chars(headingBarShown, 11, 0, 1, 8);
 8004384:	2308      	movs	r3, #8
 8004386:	9300      	str	r3, [sp, #0]
 8004388:	2301      	movs	r3, #1
 800438a:	2200      	movs	r2, #0
 800438c:	210b      	movs	r1, #11
 800438e:	480a      	ldr	r0, [pc, #40]	; (80043b8 <displayHeading+0x13c>)
 8004390:	f7ff fdf6 	bl	8003f80 <writeMax7456Chars>
			}
		}

        lastOSDheading = currentHeadingDeg;
 8004394:	4a04      	ldr	r2, [pc, #16]	; (80043a8 <displayHeading+0x12c>)
 8004396:	8afb      	ldrh	r3, [r7, #22]
 8004398:	8013      	strh	r3, [r2, #0]
    }
}
 800439a:	bf00      	nop
 800439c:	3718      	adds	r7, #24
 800439e:	46bd      	mov	sp, r7
 80043a0:	bd80      	pop	{r7, pc}
 80043a2:	bf00      	nop
 80043a4:	b60b60b7 	.word	0xb60b60b7
 80043a8:	20000088 	.word	0x20000088
 80043ac:	0800c4b0 	.word	0x0800c4b0
 80043b0:	66666667 	.word	0x66666667
 80043b4:	0800c568 	.word	0x0800c568
 80043b8:	200001e8 	.word	0x200001e8

080043bc <displayDepth>:

void displayDepth(uint32_t depth)
{
 80043bc:	b580      	push	{r7, lr}
 80043be:	b088      	sub	sp, #32
 80043c0:	af02      	add	r7, sp, #8
 80043c2:	6078      	str	r0, [r7, #4]
	char buf[10];
	snprintf(buf ,10, "\12%3dcm", depth); //
 80043c4:	f107 000c 	add.w	r0, r7, #12
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	4a08      	ldr	r2, [pc, #32]	; (80043ec <displayDepth+0x30>)
 80043cc:	210a      	movs	r1, #10
 80043ce:	f007 f8a5 	bl	800b51c <sniprintf>
	writeMax7456Chars(buf, 10, 0, 14,1);
 80043d2:	f107 000c 	add.w	r0, r7, #12
 80043d6:	2301      	movs	r3, #1
 80043d8:	9300      	str	r3, [sp, #0]
 80043da:	230e      	movs	r3, #14
 80043dc:	2200      	movs	r2, #0
 80043de:	210a      	movs	r1, #10
 80043e0:	f7ff fdce 	bl	8003f80 <writeMax7456Chars>
}
 80043e4:	bf00      	nop
 80043e6:	3718      	adds	r7, #24
 80043e8:	46bd      	mov	sp, r7
 80043ea:	bd80      	pop	{r7, pc}
 80043ec:	0800c4b8 	.word	0x0800c4b8

080043f0 <displayBattery>:
/////////////////////////////////////////////////////// ////////////////////////
// Battery Display
///////////////////////////////////////////////////////////////////////////////

void displayBattery(uint8_t osdVoltage)
{
 80043f0:	b5b0      	push	{r4, r5, r7, lr}
 80043f2:	b098      	sub	sp, #96	; 0x60
 80043f4:	af02      	add	r7, sp, #8
 80043f6:	4603      	mov	r3, r0
 80043f8:	71fb      	strb	r3, [r7, #7]
    char buf[20];
    osdVoltage = osdVoltage;
    if (osdVoltage!=osdVoltageLast)
 80043fa:	4b31      	ldr	r3, [pc, #196]	; (80044c0 <displayBattery+0xd0>)
 80043fc:	781b      	ldrb	r3, [r3, #0]
 80043fe:	79fa      	ldrb	r2, [r7, #7]
 8004400:	429a      	cmp	r2, r3
 8004402:	d025      	beq.n	8004450 <displayBattery+0x60>
    {
	    snprintf(buf, sizeof(buf), "\20%2d.%1dV", (uint8_t)(osdVoltage / 10), (uint8_t)(osdVoltage % 10));
 8004404:	79fb      	ldrb	r3, [r7, #7]
 8004406:	4a2f      	ldr	r2, [pc, #188]	; (80044c4 <displayBattery+0xd4>)
 8004408:	fba2 2303 	umull	r2, r3, r2, r3
 800440c:	08db      	lsrs	r3, r3, #3
 800440e:	b2db      	uxtb	r3, r3
 8004410:	461c      	mov	r4, r3
 8004412:	79fa      	ldrb	r2, [r7, #7]
 8004414:	4b2b      	ldr	r3, [pc, #172]	; (80044c4 <displayBattery+0xd4>)
 8004416:	fba3 1302 	umull	r1, r3, r3, r2
 800441a:	08d9      	lsrs	r1, r3, #3
 800441c:	460b      	mov	r3, r1
 800441e:	009b      	lsls	r3, r3, #2
 8004420:	440b      	add	r3, r1
 8004422:	005b      	lsls	r3, r3, #1
 8004424:	1ad3      	subs	r3, r2, r3
 8004426:	b2db      	uxtb	r3, r3
 8004428:	f107 0044 	add.w	r0, r7, #68	; 0x44
 800442c:	9300      	str	r3, [sp, #0]
 800442e:	4623      	mov	r3, r4
 8004430:	4a25      	ldr	r2, [pc, #148]	; (80044c8 <displayBattery+0xd8>)
 8004432:	2114      	movs	r1, #20
 8004434:	f007 f872 	bl	800b51c <sniprintf>
	    writeMax7456Chars(buf, 7, 0, 14, 23);
 8004438:	f107 0044 	add.w	r0, r7, #68	; 0x44
 800443c:	2317      	movs	r3, #23
 800443e:	9300      	str	r3, [sp, #0]
 8004440:	230e      	movs	r3, #14
 8004442:	2200      	movs	r2, #0
 8004444:	2107      	movs	r1, #7
 8004446:	f7ff fd9b 	bl	8003f80 <writeMax7456Chars>
	    osdVoltageLast = osdVoltage;
 800444a:	4a1d      	ldr	r2, [pc, #116]	; (80044c0 <displayBattery+0xd0>)
 800444c:	79fb      	ldrb	r3, [r7, #7]
 800444e:	7013      	strb	r3, [r2, #0]
    }
    if(osdVoltage<200)
 8004450:	79fb      	ldrb	r3, [r7, #7]
 8004452:	2bc7      	cmp	r3, #199	; 0xc7
 8004454:	d818      	bhi.n	8004488 <displayBattery+0x98>
    {
    	char buf1[53] = "VIRUBAI NAXIU SUKA AKKUM SEL EBAT EGO ROT IN ASS HOLE";
 8004456:	4b1d      	ldr	r3, [pc, #116]	; (80044cc <displayBattery+0xdc>)
 8004458:	f107 040c 	add.w	r4, r7, #12
 800445c:	461d      	mov	r5, r3
 800445e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004460:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004462:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004464:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004466:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004468:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800446a:	e895 0003 	ldmia.w	r5, {r0, r1}
 800446e:	6020      	str	r0, [r4, #0]
 8004470:	3404      	adds	r4, #4
 8004472:	7021      	strb	r1, [r4, #0]
    	writeMax7456Chars(buf1, 53, 1, 6,5);
 8004474:	f107 000c 	add.w	r0, r7, #12
 8004478:	2305      	movs	r3, #5
 800447a:	9300      	str	r3, [sp, #0]
 800447c:	2306      	movs	r3, #6
 800447e:	2201      	movs	r2, #1
 8004480:	2135      	movs	r1, #53	; 0x35
 8004482:	f7ff fd7d 	bl	8003f80 <writeMax7456Chars>
    else
    {
    	char buf1[53] = "                                                      ";
    	writeMax7456Chars(buf1, 53, 0, 6,5);
    }
}
 8004486:	e017      	b.n	80044b8 <displayBattery+0xc8>
    	char buf1[53] = "                                                      ";
 8004488:	4b11      	ldr	r3, [pc, #68]	; (80044d0 <displayBattery+0xe0>)
 800448a:	f107 040c 	add.w	r4, r7, #12
 800448e:	461d      	mov	r5, r3
 8004490:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004492:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004494:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004496:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004498:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800449a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800449c:	e895 0003 	ldmia.w	r5, {r0, r1}
 80044a0:	6020      	str	r0, [r4, #0]
 80044a2:	3404      	adds	r4, #4
 80044a4:	7021      	strb	r1, [r4, #0]
    	writeMax7456Chars(buf1, 53, 0, 6,5);
 80044a6:	f107 000c 	add.w	r0, r7, #12
 80044aa:	2305      	movs	r3, #5
 80044ac:	9300      	str	r3, [sp, #0]
 80044ae:	2306      	movs	r3, #6
 80044b0:	2200      	movs	r2, #0
 80044b2:	2135      	movs	r1, #53	; 0x35
 80044b4:	f7ff fd64 	bl	8003f80 <writeMax7456Chars>
}
 80044b8:	bf00      	nop
 80044ba:	3758      	adds	r7, #88	; 0x58
 80044bc:	46bd      	mov	sp, r7
 80044be:	bdb0      	pop	{r4, r5, r7, pc}
 80044c0:	200001e6 	.word	0x200001e6
 80044c4:	cccccccd 	.word	0xcccccccd
 80044c8:	0800c4c0 	.word	0x0800c4c0
 80044cc:	0800c4cc 	.word	0x0800c4cc
 80044d0:	0800c504 	.word	0x0800c504

080044d4 <displayMotorArmedTime>:
uint32_t previousTime = 0;
uint16_t previousArmedTimeSeconds = 500;
uint32_t armedTime = 0;

void displayMotorArmedTime()
{
 80044d4:	b590      	push	{r4, r7, lr}
 80044d6:	b087      	sub	sp, #28
 80044d8:	af02      	add	r7, sp, #8
	uint32_t currentOSDTime = HAL_GetTick()/1000;
 80044da:	f000 fdb3 	bl	8005044 <HAL_GetTick>
 80044de:	4603      	mov	r3, r0
 80044e0:	4a17      	ldr	r2, [pc, #92]	; (8004540 <displayMotorArmedTime+0x6c>)
 80044e2:	fba2 2303 	umull	r2, r3, r2, r3
 80044e6:	099b      	lsrs	r3, r3, #6
 80044e8:	60fb      	str	r3, [r7, #12]

	if (previousTime != currentOSDTime)
 80044ea:	4b16      	ldr	r3, [pc, #88]	; (8004544 <displayMotorArmedTime+0x70>)
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	68fa      	ldr	r2, [r7, #12]
 80044f0:	429a      	cmp	r2, r3
 80044f2:	d021      	beq.n	8004538 <displayMotorArmedTime+0x64>
	{
		previousArmedTimeSeconds = currentOSDTime;
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	b29a      	uxth	r2, r3
 80044f8:	4b13      	ldr	r3, [pc, #76]	; (8004548 <displayMotorArmedTime+0x74>)
 80044fa:	801a      	strh	r2, [r3, #0]
		char buf[7];
		snprintf(buf, 7, "\025%02u:%02u", currentOSDTime / 60, currentOSDTime % 60);
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	4a13      	ldr	r2, [pc, #76]	; (800454c <displayMotorArmedTime+0x78>)
 8004500:	fba2 2303 	umull	r2, r3, r2, r3
 8004504:	095c      	lsrs	r4, r3, #5
 8004506:	68f9      	ldr	r1, [r7, #12]
 8004508:	4b10      	ldr	r3, [pc, #64]	; (800454c <displayMotorArmedTime+0x78>)
 800450a:	fba3 2301 	umull	r2, r3, r3, r1
 800450e:	095a      	lsrs	r2, r3, #5
 8004510:	4613      	mov	r3, r2
 8004512:	011b      	lsls	r3, r3, #4
 8004514:	1a9b      	subs	r3, r3, r2
 8004516:	009b      	lsls	r3, r3, #2
 8004518:	1aca      	subs	r2, r1, r3
 800451a:	1d38      	adds	r0, r7, #4
 800451c:	9200      	str	r2, [sp, #0]
 800451e:	4623      	mov	r3, r4
 8004520:	4a0b      	ldr	r2, [pc, #44]	; (8004550 <displayMotorArmedTime+0x7c>)
 8004522:	2107      	movs	r1, #7
 8004524:	f006 fffa 	bl	800b51c <sniprintf>
		writeMax7456Chars(buf, 6, 0, 13, 23);
 8004528:	1d38      	adds	r0, r7, #4
 800452a:	2317      	movs	r3, #23
 800452c:	9300      	str	r3, [sp, #0]
 800452e:	230d      	movs	r3, #13
 8004530:	2200      	movs	r2, #0
 8004532:	2106      	movs	r1, #6
 8004534:	f7ff fd24 	bl	8003f80 <writeMax7456Chars>
	}

}
 8004538:	bf00      	nop
 800453a:	3714      	adds	r7, #20
 800453c:	46bd      	mov	sp, r7
 800453e:	bd90      	pop	{r4, r7, pc}
 8004540:	10624dd3 	.word	0x10624dd3
 8004544:	200001f4 	.word	0x200001f4
 8004548:	2000008a 	.word	0x2000008a
 800454c:	88888889 	.word	0x88888889
 8004550:	0800c53c 	.word	0x0800c53c

08004554 <displaycompas>:

///////////////////////////////////////////////////////////////////////////////
void displaycompas(int currentHeadingY, int currentHeadingR, int currentHeadingP,uint8_t speedVMA)
{
 8004554:	b580      	push	{r7, lr}
 8004556:	b092      	sub	sp, #72	; 0x48
 8004558:	af02      	add	r7, sp, #8
 800455a:	60f8      	str	r0, [r7, #12]
 800455c:	60b9      	str	r1, [r7, #8]
 800455e:	607a      	str	r2, [r7, #4]
 8004560:	70fb      	strb	r3, [r7, #3]
	int currentHeadingDegY;

	currentHeadingDegY = (int)(currentHeadingY) % 360;
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	4a3a      	ldr	r2, [pc, #232]	; (8004650 <displaycompas+0xfc>)
 8004566:	fb82 1203 	smull	r1, r2, r2, r3
 800456a:	441a      	add	r2, r3
 800456c:	1211      	asrs	r1, r2, #8
 800456e:	17da      	asrs	r2, r3, #31
 8004570:	1a8a      	subs	r2, r1, r2
 8004572:	f44f 71b4 	mov.w	r1, #360	; 0x168
 8004576:	fb01 f202 	mul.w	r2, r1, r2
 800457a:	1a9b      	subs	r3, r3, r2
 800457c:	63bb      	str	r3, [r7, #56]	; 0x38
//	if (currentHeadingDegY < 0)
//		currentHeadingDegY += 360;

	char bufY[6];
	snprintf(bufY ,6, "\026%3d\027", currentHeadingDegY); // \026 is compass \027 is degree symbol
 800457e:	f107 002c 	add.w	r0, r7, #44	; 0x2c
 8004582:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004584:	4a33      	ldr	r2, [pc, #204]	; (8004654 <displaycompas+0x100>)
 8004586:	2106      	movs	r1, #6
 8004588:	f006 ffc8 	bl	800b51c <sniprintf>
	writeMax7456Chars(bufY, 5, 0, 3,24);
 800458c:	f107 002c 	add.w	r0, r7, #44	; 0x2c
 8004590:	2318      	movs	r3, #24
 8004592:	9300      	str	r3, [sp, #0]
 8004594:	2303      	movs	r3, #3
 8004596:	2200      	movs	r2, #0
 8004598:	2105      	movs	r1, #5
 800459a:	f7ff fcf1 	bl	8003f80 <writeMax7456Chars>

	int currentHeadingDegR;

	currentHeadingDegR = (int)(currentHeadingR) % 360;
 800459e:	68bb      	ldr	r3, [r7, #8]
 80045a0:	4a2b      	ldr	r2, [pc, #172]	; (8004650 <displaycompas+0xfc>)
 80045a2:	fb82 1203 	smull	r1, r2, r2, r3
 80045a6:	441a      	add	r2, r3
 80045a8:	1211      	asrs	r1, r2, #8
 80045aa:	17da      	asrs	r2, r3, #31
 80045ac:	1a8a      	subs	r2, r1, r2
 80045ae:	f44f 71b4 	mov.w	r1, #360	; 0x168
 80045b2:	fb01 f202 	mul.w	r2, r1, r2
 80045b6:	1a9b      	subs	r3, r3, r2
 80045b8:	637b      	str	r3, [r7, #52]	; 0x34
//	if (currentHeadingDegR < 0)
//		currentHeadingDegR += 360;

	char bufR[6];
	snprintf(bufR ,6, "\026%3d\027", currentHeadingDegR); // \026 is compass \027 is degree symbol
 80045ba:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80045be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80045c0:	4a24      	ldr	r2, [pc, #144]	; (8004654 <displaycompas+0x100>)
 80045c2:	2106      	movs	r1, #6
 80045c4:	f006 ffaa 	bl	800b51c <sniprintf>
	writeMax7456Chars(bufR, 5, 0, 5,24);
 80045c8:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80045cc:	2318      	movs	r3, #24
 80045ce:	9300      	str	r3, [sp, #0]
 80045d0:	2305      	movs	r3, #5
 80045d2:	2200      	movs	r2, #0
 80045d4:	2105      	movs	r1, #5
 80045d6:	f7ff fcd3 	bl	8003f80 <writeMax7456Chars>

	int currentHeadingDegP;

	currentHeadingDegP = (int)(currentHeadingP) % 360;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	4a1c      	ldr	r2, [pc, #112]	; (8004650 <displaycompas+0xfc>)
 80045de:	fb82 1203 	smull	r1, r2, r2, r3
 80045e2:	441a      	add	r2, r3
 80045e4:	1211      	asrs	r1, r2, #8
 80045e6:	17da      	asrs	r2, r3, #31
 80045e8:	1a8a      	subs	r2, r1, r2
 80045ea:	f44f 71b4 	mov.w	r1, #360	; 0x168
 80045ee:	fb01 f202 	mul.w	r2, r1, r2
 80045f2:	1a9b      	subs	r3, r3, r2
 80045f4:	63fb      	str	r3, [r7, #60]	; 0x3c
	if (currentHeadingDegP < 0)
 80045f6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	da03      	bge.n	8004604 <displaycompas+0xb0>
		currentHeadingDegP += 360;
 80045fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80045fe:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8004602:	63fb      	str	r3, [r7, #60]	; 0x3c

	char bufP[6];
	snprintf(bufP ,6, "T%3d\027", -currentHeadingDegP+118); // \026 is compass \027 is degree symbol
 8004604:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004606:	f1c3 0376 	rsb	r3, r3, #118	; 0x76
 800460a:	f107 001c 	add.w	r0, r7, #28
 800460e:	4a12      	ldr	r2, [pc, #72]	; (8004658 <displaycompas+0x104>)
 8004610:	2106      	movs	r1, #6
 8004612:	f006 ff83 	bl	800b51c <sniprintf>
	writeMax7456Chars(bufP, 5, 0, 7,24);
 8004616:	f107 001c 	add.w	r0, r7, #28
 800461a:	2318      	movs	r3, #24
 800461c:	9300      	str	r3, [sp, #0]
 800461e:	2307      	movs	r3, #7
 8004620:	2200      	movs	r2, #0
 8004622:	2105      	movs	r1, #5
 8004624:	f7ff fcac 	bl	8003f80 <writeMax7456Chars>

	char bufVMA[7];
	snprintf(bufVMA ,7, "S%2d", speedVMA); // \026 is compass \027 is degree symbol
 8004628:	78fb      	ldrb	r3, [r7, #3]
 800462a:	f107 0014 	add.w	r0, r7, #20
 800462e:	4a0b      	ldr	r2, [pc, #44]	; (800465c <displaycompas+0x108>)
 8004630:	2107      	movs	r1, #7
 8004632:	f006 ff73 	bl	800b51c <sniprintf>
	writeMax7456Chars(bufVMA, 5, 0, 1,1);
 8004636:	f107 0014 	add.w	r0, r7, #20
 800463a:	2301      	movs	r3, #1
 800463c:	9300      	str	r3, [sp, #0]
 800463e:	2301      	movs	r3, #1
 8004640:	2200      	movs	r2, #0
 8004642:	2105      	movs	r1, #5
 8004644:	f7ff fc9c 	bl	8003f80 <writeMax7456Chars>

//	char buf1[6] = "HY";
//	writeMax7456Chars(buf1, 6, 0, 1,1);

}
 8004648:	bf00      	nop
 800464a:	3740      	adds	r7, #64	; 0x40
 800464c:	46bd      	mov	sp, r7
 800464e:	bd80      	pop	{r7, pc}
 8004650:	b60b60b7 	.word	0xb60b60b7
 8004654:	0800c4b0 	.word	0x0800c4b0
 8004658:	0800c548 	.word	0x0800c548
 800465c:	0800c550 	.word	0x0800c550

08004660 <displayNoConnection>:

void displayNoConnection(){
 8004660:	b580      	push	{r7, lr}
 8004662:	b086      	sub	sp, #24
 8004664:	af02      	add	r7, sp, #8
	char buf[15];
	snprintf(buf ,10, "Not connected");
 8004666:	463b      	mov	r3, r7
 8004668:	4a08      	ldr	r2, [pc, #32]	; (800468c <displayNoConnection+0x2c>)
 800466a:	210a      	movs	r1, #10
 800466c:	4618      	mov	r0, r3
 800466e:	f006 ff55 	bl	800b51c <sniprintf>
	writeMax7456Chars(buf, 10, 0, 14,1);
 8004672:	4638      	mov	r0, r7
 8004674:	2301      	movs	r3, #1
 8004676:	9300      	str	r3, [sp, #0]
 8004678:	230e      	movs	r3, #14
 800467a:	2200      	movs	r2, #0
 800467c:	210a      	movs	r1, #10
 800467e:	f7ff fc7f 	bl	8003f80 <writeMax7456Chars>
}
 8004682:	bf00      	nop
 8004684:	3710      	adds	r7, #16
 8004686:	46bd      	mov	sp, r7
 8004688:	bd80      	pop	{r7, pc}
 800468a:	bf00      	nop
 800468c:	0800c558 	.word	0x0800c558

08004690 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004690:	b580      	push	{r7, lr}
 8004692:	b082      	sub	sp, #8
 8004694:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004696:	4b0f      	ldr	r3, [pc, #60]	; (80046d4 <HAL_MspInit+0x44>)
 8004698:	699b      	ldr	r3, [r3, #24]
 800469a:	4a0e      	ldr	r2, [pc, #56]	; (80046d4 <HAL_MspInit+0x44>)
 800469c:	f043 0301 	orr.w	r3, r3, #1
 80046a0:	6193      	str	r3, [r2, #24]
 80046a2:	4b0c      	ldr	r3, [pc, #48]	; (80046d4 <HAL_MspInit+0x44>)
 80046a4:	699b      	ldr	r3, [r3, #24]
 80046a6:	f003 0301 	and.w	r3, r3, #1
 80046aa:	607b      	str	r3, [r7, #4]
 80046ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80046ae:	4b09      	ldr	r3, [pc, #36]	; (80046d4 <HAL_MspInit+0x44>)
 80046b0:	69db      	ldr	r3, [r3, #28]
 80046b2:	4a08      	ldr	r2, [pc, #32]	; (80046d4 <HAL_MspInit+0x44>)
 80046b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80046b8:	61d3      	str	r3, [r2, #28]
 80046ba:	4b06      	ldr	r3, [pc, #24]	; (80046d4 <HAL_MspInit+0x44>)
 80046bc:	69db      	ldr	r3, [r3, #28]
 80046be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80046c2:	603b      	str	r3, [r7, #0]
 80046c4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80046c6:	2007      	movs	r0, #7
 80046c8:	f001 fde6 	bl	8006298 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80046cc:	bf00      	nop
 80046ce:	3708      	adds	r7, #8
 80046d0:	46bd      	mov	sp, r7
 80046d2:	bd80      	pop	{r7, pc}
 80046d4:	40021000 	.word	0x40021000

080046d8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80046d8:	b580      	push	{r7, lr}
 80046da:	b08a      	sub	sp, #40	; 0x28
 80046dc:	af00      	add	r7, sp, #0
 80046de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80046e0:	f107 0314 	add.w	r3, r7, #20
 80046e4:	2200      	movs	r2, #0
 80046e6:	601a      	str	r2, [r3, #0]
 80046e8:	605a      	str	r2, [r3, #4]
 80046ea:	609a      	str	r2, [r3, #8]
 80046ec:	60da      	str	r2, [r3, #12]
 80046ee:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC3)
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	4a15      	ldr	r2, [pc, #84]	; (800474c <HAL_ADC_MspInit+0x74>)
 80046f6:	4293      	cmp	r3, r2
 80046f8:	d124      	bne.n	8004744 <HAL_ADC_MspInit+0x6c>
  {
  /* USER CODE BEGIN ADC3_MspInit 0 */

  /* USER CODE END ADC3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC34_CLK_ENABLE();
 80046fa:	4b15      	ldr	r3, [pc, #84]	; (8004750 <HAL_ADC_MspInit+0x78>)
 80046fc:	695b      	ldr	r3, [r3, #20]
 80046fe:	4a14      	ldr	r2, [pc, #80]	; (8004750 <HAL_ADC_MspInit+0x78>)
 8004700:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004704:	6153      	str	r3, [r2, #20]
 8004706:	4b12      	ldr	r3, [pc, #72]	; (8004750 <HAL_ADC_MspInit+0x78>)
 8004708:	695b      	ldr	r3, [r3, #20]
 800470a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800470e:	613b      	str	r3, [r7, #16]
 8004710:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004712:	4b0f      	ldr	r3, [pc, #60]	; (8004750 <HAL_ADC_MspInit+0x78>)
 8004714:	695b      	ldr	r3, [r3, #20]
 8004716:	4a0e      	ldr	r2, [pc, #56]	; (8004750 <HAL_ADC_MspInit+0x78>)
 8004718:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800471c:	6153      	str	r3, [r2, #20]
 800471e:	4b0c      	ldr	r3, [pc, #48]	; (8004750 <HAL_ADC_MspInit+0x78>)
 8004720:	695b      	ldr	r3, [r3, #20]
 8004722:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004726:	60fb      	str	r3, [r7, #12]
 8004728:	68fb      	ldr	r3, [r7, #12]
    /**ADC3 GPIO Configuration
    PD11     ------> ADC3_IN8
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800472a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800472e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004730:	2303      	movs	r3, #3
 8004732:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004734:	2300      	movs	r3, #0
 8004736:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004738:	f107 0314 	add.w	r3, r7, #20
 800473c:	4619      	mov	r1, r3
 800473e:	4805      	ldr	r0, [pc, #20]	; (8004754 <HAL_ADC_MspInit+0x7c>)
 8004740:	f001 fdde 	bl	8006300 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 8004744:	bf00      	nop
 8004746:	3728      	adds	r7, #40	; 0x28
 8004748:	46bd      	mov	sp, r7
 800474a:	bd80      	pop	{r7, pc}
 800474c:	50000400 	.word	0x50000400
 8004750:	40021000 	.word	0x40021000
 8004754:	48000c00 	.word	0x48000c00

08004758 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004758:	b580      	push	{r7, lr}
 800475a:	b08c      	sub	sp, #48	; 0x30
 800475c:	af00      	add	r7, sp, #0
 800475e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004760:	f107 031c 	add.w	r3, r7, #28
 8004764:	2200      	movs	r2, #0
 8004766:	601a      	str	r2, [r3, #0]
 8004768:	605a      	str	r2, [r3, #4]
 800476a:	609a      	str	r2, [r3, #8]
 800476c:	60da      	str	r2, [r3, #12]
 800476e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	4a2f      	ldr	r2, [pc, #188]	; (8004834 <HAL_I2C_MspInit+0xdc>)
 8004776:	4293      	cmp	r3, r2
 8004778:	d128      	bne.n	80047cc <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800477a:	4b2f      	ldr	r3, [pc, #188]	; (8004838 <HAL_I2C_MspInit+0xe0>)
 800477c:	695b      	ldr	r3, [r3, #20]
 800477e:	4a2e      	ldr	r2, [pc, #184]	; (8004838 <HAL_I2C_MspInit+0xe0>)
 8004780:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004784:	6153      	str	r3, [r2, #20]
 8004786:	4b2c      	ldr	r3, [pc, #176]	; (8004838 <HAL_I2C_MspInit+0xe0>)
 8004788:	695b      	ldr	r3, [r3, #20]
 800478a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800478e:	61bb      	str	r3, [r7, #24]
 8004790:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 8004792:	23c0      	movs	r3, #192	; 0xc0
 8004794:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004796:	2312      	movs	r3, #18
 8004798:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800479a:	2301      	movs	r3, #1
 800479c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800479e:	2303      	movs	r3, #3
 80047a0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80047a2:	2304      	movs	r3, #4
 80047a4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80047a6:	f107 031c 	add.w	r3, r7, #28
 80047aa:	4619      	mov	r1, r3
 80047ac:	4823      	ldr	r0, [pc, #140]	; (800483c <HAL_I2C_MspInit+0xe4>)
 80047ae:	f001 fda7 	bl	8006300 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80047b2:	4b21      	ldr	r3, [pc, #132]	; (8004838 <HAL_I2C_MspInit+0xe0>)
 80047b4:	69db      	ldr	r3, [r3, #28]
 80047b6:	4a20      	ldr	r2, [pc, #128]	; (8004838 <HAL_I2C_MspInit+0xe0>)
 80047b8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80047bc:	61d3      	str	r3, [r2, #28]
 80047be:	4b1e      	ldr	r3, [pc, #120]	; (8004838 <HAL_I2C_MspInit+0xe0>)
 80047c0:	69db      	ldr	r3, [r3, #28]
 80047c2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80047c6:	617b      	str	r3, [r7, #20]
 80047c8:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 80047ca:	e02e      	b.n	800482a <HAL_I2C_MspInit+0xd2>
  else if(hi2c->Instance==I2C2)
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	4a1b      	ldr	r2, [pc, #108]	; (8004840 <HAL_I2C_MspInit+0xe8>)
 80047d2:	4293      	cmp	r3, r2
 80047d4:	d129      	bne.n	800482a <HAL_I2C_MspInit+0xd2>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80047d6:	4b18      	ldr	r3, [pc, #96]	; (8004838 <HAL_I2C_MspInit+0xe0>)
 80047d8:	695b      	ldr	r3, [r3, #20]
 80047da:	4a17      	ldr	r2, [pc, #92]	; (8004838 <HAL_I2C_MspInit+0xe0>)
 80047dc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80047e0:	6153      	str	r3, [r2, #20]
 80047e2:	4b15      	ldr	r3, [pc, #84]	; (8004838 <HAL_I2C_MspInit+0xe0>)
 80047e4:	695b      	ldr	r3, [r3, #20]
 80047e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047ea:	613b      	str	r3, [r7, #16]
 80047ec:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80047ee:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80047f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80047f4:	2312      	movs	r3, #18
 80047f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80047f8:	2301      	movs	r3, #1
 80047fa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80047fc:	2303      	movs	r3, #3
 80047fe:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8004800:	2304      	movs	r3, #4
 8004802:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004804:	f107 031c 	add.w	r3, r7, #28
 8004808:	4619      	mov	r1, r3
 800480a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800480e:	f001 fd77 	bl	8006300 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8004812:	4b09      	ldr	r3, [pc, #36]	; (8004838 <HAL_I2C_MspInit+0xe0>)
 8004814:	69db      	ldr	r3, [r3, #28]
 8004816:	4a08      	ldr	r2, [pc, #32]	; (8004838 <HAL_I2C_MspInit+0xe0>)
 8004818:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800481c:	61d3      	str	r3, [r2, #28]
 800481e:	4b06      	ldr	r3, [pc, #24]	; (8004838 <HAL_I2C_MspInit+0xe0>)
 8004820:	69db      	ldr	r3, [r3, #28]
 8004822:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004826:	60fb      	str	r3, [r7, #12]
 8004828:	68fb      	ldr	r3, [r7, #12]
}
 800482a:	bf00      	nop
 800482c:	3730      	adds	r7, #48	; 0x30
 800482e:	46bd      	mov	sp, r7
 8004830:	bd80      	pop	{r7, pc}
 8004832:	bf00      	nop
 8004834:	40005400 	.word	0x40005400
 8004838:	40021000 	.word	0x40021000
 800483c:	48000400 	.word	0x48000400
 8004840:	40005800 	.word	0x40005800

08004844 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004844:	b580      	push	{r7, lr}
 8004846:	b08c      	sub	sp, #48	; 0x30
 8004848:	af00      	add	r7, sp, #0
 800484a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800484c:	f107 031c 	add.w	r3, r7, #28
 8004850:	2200      	movs	r2, #0
 8004852:	601a      	str	r2, [r3, #0]
 8004854:	605a      	str	r2, [r3, #4]
 8004856:	609a      	str	r2, [r3, #8]
 8004858:	60da      	str	r2, [r3, #12]
 800485a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	4a3d      	ldr	r2, [pc, #244]	; (8004958 <HAL_SPI_MspInit+0x114>)
 8004862:	4293      	cmp	r3, r2
 8004864:	d12a      	bne.n	80048bc <HAL_SPI_MspInit+0x78>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004866:	4b3d      	ldr	r3, [pc, #244]	; (800495c <HAL_SPI_MspInit+0x118>)
 8004868:	699b      	ldr	r3, [r3, #24]
 800486a:	4a3c      	ldr	r2, [pc, #240]	; (800495c <HAL_SPI_MspInit+0x118>)
 800486c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004870:	6193      	str	r3, [r2, #24]
 8004872:	4b3a      	ldr	r3, [pc, #232]	; (800495c <HAL_SPI_MspInit+0x118>)
 8004874:	699b      	ldr	r3, [r3, #24]
 8004876:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800487a:	61bb      	str	r3, [r7, #24]
 800487c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800487e:	4b37      	ldr	r3, [pc, #220]	; (800495c <HAL_SPI_MspInit+0x118>)
 8004880:	695b      	ldr	r3, [r3, #20]
 8004882:	4a36      	ldr	r2, [pc, #216]	; (800495c <HAL_SPI_MspInit+0x118>)
 8004884:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004888:	6153      	str	r3, [r2, #20]
 800488a:	4b34      	ldr	r3, [pc, #208]	; (800495c <HAL_SPI_MspInit+0x118>)
 800488c:	695b      	ldr	r3, [r3, #20]
 800488e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004892:	617b      	str	r3, [r7, #20]
 8004894:	697b      	ldr	r3, [r7, #20]
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PA15     ------> SPI1_NSS
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MISOA7_Pin|GPIO_PIN_15;
 8004896:	f248 03e0 	movw	r3, #32992	; 0x80e0
 800489a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800489c:	2302      	movs	r3, #2
 800489e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048a0:	2300      	movs	r3, #0
 80048a2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80048a4:	2303      	movs	r3, #3
 80048a6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80048a8:	2305      	movs	r3, #5
 80048aa:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80048ac:	f107 031c 	add.w	r3, r7, #28
 80048b0:	4619      	mov	r1, r3
 80048b2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80048b6:	f001 fd23 	bl	8006300 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 80048ba:	e049      	b.n	8004950 <HAL_SPI_MspInit+0x10c>
  else if(hspi->Instance==SPI3)
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	4a27      	ldr	r2, [pc, #156]	; (8004960 <HAL_SPI_MspInit+0x11c>)
 80048c2:	4293      	cmp	r3, r2
 80048c4:	d144      	bne.n	8004950 <HAL_SPI_MspInit+0x10c>
    __HAL_RCC_SPI3_CLK_ENABLE();
 80048c6:	4b25      	ldr	r3, [pc, #148]	; (800495c <HAL_SPI_MspInit+0x118>)
 80048c8:	69db      	ldr	r3, [r3, #28]
 80048ca:	4a24      	ldr	r2, [pc, #144]	; (800495c <HAL_SPI_MspInit+0x118>)
 80048cc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80048d0:	61d3      	str	r3, [r2, #28]
 80048d2:	4b22      	ldr	r3, [pc, #136]	; (800495c <HAL_SPI_MspInit+0x118>)
 80048d4:	69db      	ldr	r3, [r3, #28]
 80048d6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80048da:	613b      	str	r3, [r7, #16]
 80048dc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80048de:	4b1f      	ldr	r3, [pc, #124]	; (800495c <HAL_SPI_MspInit+0x118>)
 80048e0:	695b      	ldr	r3, [r3, #20]
 80048e2:	4a1e      	ldr	r2, [pc, #120]	; (800495c <HAL_SPI_MspInit+0x118>)
 80048e4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80048e8:	6153      	str	r3, [r2, #20]
 80048ea:	4b1c      	ldr	r3, [pc, #112]	; (800495c <HAL_SPI_MspInit+0x118>)
 80048ec:	695b      	ldr	r3, [r3, #20]
 80048ee:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80048f2:	60fb      	str	r3, [r7, #12]
 80048f4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80048f6:	4b19      	ldr	r3, [pc, #100]	; (800495c <HAL_SPI_MspInit+0x118>)
 80048f8:	695b      	ldr	r3, [r3, #20]
 80048fa:	4a18      	ldr	r2, [pc, #96]	; (800495c <HAL_SPI_MspInit+0x118>)
 80048fc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004900:	6153      	str	r3, [r2, #20]
 8004902:	4b16      	ldr	r3, [pc, #88]	; (800495c <HAL_SPI_MspInit+0x118>)
 8004904:	695b      	ldr	r3, [r3, #20]
 8004906:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800490a:	60bb      	str	r3, [r7, #8]
 800490c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800490e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8004912:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004914:	2302      	movs	r3, #2
 8004916:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004918:	2300      	movs	r3, #0
 800491a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800491c:	2303      	movs	r3, #3
 800491e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8004920:	2306      	movs	r3, #6
 8004922:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004924:	f107 031c 	add.w	r3, r7, #28
 8004928:	4619      	mov	r1, r3
 800492a:	480e      	ldr	r0, [pc, #56]	; (8004964 <HAL_SPI_MspInit+0x120>)
 800492c:	f001 fce8 	bl	8006300 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8004930:	2320      	movs	r3, #32
 8004932:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004934:	2302      	movs	r3, #2
 8004936:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004938:	2300      	movs	r3, #0
 800493a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800493c:	2303      	movs	r3, #3
 800493e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8004940:	2306      	movs	r3, #6
 8004942:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004944:	f107 031c 	add.w	r3, r7, #28
 8004948:	4619      	mov	r1, r3
 800494a:	4807      	ldr	r0, [pc, #28]	; (8004968 <HAL_SPI_MspInit+0x124>)
 800494c:	f001 fcd8 	bl	8006300 <HAL_GPIO_Init>
}
 8004950:	bf00      	nop
 8004952:	3730      	adds	r7, #48	; 0x30
 8004954:	46bd      	mov	sp, r7
 8004956:	bd80      	pop	{r7, pc}
 8004958:	40013000 	.word	0x40013000
 800495c:	40021000 	.word	0x40021000
 8004960:	40003c00 	.word	0x40003c00
 8004964:	48000800 	.word	0x48000800
 8004968:	48000400 	.word	0x48000400

0800496c <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 800496c:	b480      	push	{r7}
 800496e:	b087      	sub	sp, #28
 8004970:	af00      	add	r7, sp, #0
 8004972:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800497c:	d10c      	bne.n	8004998 <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800497e:	4b1b      	ldr	r3, [pc, #108]	; (80049ec <HAL_TIM_PWM_MspInit+0x80>)
 8004980:	69db      	ldr	r3, [r3, #28]
 8004982:	4a1a      	ldr	r2, [pc, #104]	; (80049ec <HAL_TIM_PWM_MspInit+0x80>)
 8004984:	f043 0301 	orr.w	r3, r3, #1
 8004988:	61d3      	str	r3, [r2, #28]
 800498a:	4b18      	ldr	r3, [pc, #96]	; (80049ec <HAL_TIM_PWM_MspInit+0x80>)
 800498c:	69db      	ldr	r3, [r3, #28]
 800498e:	f003 0301 	and.w	r3, r3, #1
 8004992:	617b      	str	r3, [r7, #20]
 8004994:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8004996:	e022      	b.n	80049de <HAL_TIM_PWM_MspInit+0x72>
  else if(htim_pwm->Instance==TIM3)
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	4a14      	ldr	r2, [pc, #80]	; (80049f0 <HAL_TIM_PWM_MspInit+0x84>)
 800499e:	4293      	cmp	r3, r2
 80049a0:	d10c      	bne.n	80049bc <HAL_TIM_PWM_MspInit+0x50>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80049a2:	4b12      	ldr	r3, [pc, #72]	; (80049ec <HAL_TIM_PWM_MspInit+0x80>)
 80049a4:	69db      	ldr	r3, [r3, #28]
 80049a6:	4a11      	ldr	r2, [pc, #68]	; (80049ec <HAL_TIM_PWM_MspInit+0x80>)
 80049a8:	f043 0302 	orr.w	r3, r3, #2
 80049ac:	61d3      	str	r3, [r2, #28]
 80049ae:	4b0f      	ldr	r3, [pc, #60]	; (80049ec <HAL_TIM_PWM_MspInit+0x80>)
 80049b0:	69db      	ldr	r3, [r3, #28]
 80049b2:	f003 0302 	and.w	r3, r3, #2
 80049b6:	613b      	str	r3, [r7, #16]
 80049b8:	693b      	ldr	r3, [r7, #16]
}
 80049ba:	e010      	b.n	80049de <HAL_TIM_PWM_MspInit+0x72>
  else if(htim_pwm->Instance==TIM8)
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	4a0c      	ldr	r2, [pc, #48]	; (80049f4 <HAL_TIM_PWM_MspInit+0x88>)
 80049c2:	4293      	cmp	r3, r2
 80049c4:	d10b      	bne.n	80049de <HAL_TIM_PWM_MspInit+0x72>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80049c6:	4b09      	ldr	r3, [pc, #36]	; (80049ec <HAL_TIM_PWM_MspInit+0x80>)
 80049c8:	699b      	ldr	r3, [r3, #24]
 80049ca:	4a08      	ldr	r2, [pc, #32]	; (80049ec <HAL_TIM_PWM_MspInit+0x80>)
 80049cc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80049d0:	6193      	str	r3, [r2, #24]
 80049d2:	4b06      	ldr	r3, [pc, #24]	; (80049ec <HAL_TIM_PWM_MspInit+0x80>)
 80049d4:	699b      	ldr	r3, [r3, #24]
 80049d6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80049da:	60fb      	str	r3, [r7, #12]
 80049dc:	68fb      	ldr	r3, [r7, #12]
}
 80049de:	bf00      	nop
 80049e0:	371c      	adds	r7, #28
 80049e2:	46bd      	mov	sp, r7
 80049e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e8:	4770      	bx	lr
 80049ea:	bf00      	nop
 80049ec:	40021000 	.word	0x40021000
 80049f0:	40000400 	.word	0x40000400
 80049f4:	40013400 	.word	0x40013400

080049f8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80049f8:	b580      	push	{r7, lr}
 80049fa:	b08e      	sub	sp, #56	; 0x38
 80049fc:	af00      	add	r7, sp, #0
 80049fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a00:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004a04:	2200      	movs	r2, #0
 8004a06:	601a      	str	r2, [r3, #0]
 8004a08:	605a      	str	r2, [r3, #4]
 8004a0a:	609a      	str	r2, [r3, #8]
 8004a0c:	60da      	str	r2, [r3, #12]
 8004a0e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a18:	d139      	bne.n	8004a8e <HAL_TIM_MspPostInit+0x96>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004a1a:	4b5d      	ldr	r3, [pc, #372]	; (8004b90 <HAL_TIM_MspPostInit+0x198>)
 8004a1c:	695b      	ldr	r3, [r3, #20]
 8004a1e:	4a5c      	ldr	r2, [pc, #368]	; (8004b90 <HAL_TIM_MspPostInit+0x198>)
 8004a20:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004a24:	6153      	str	r3, [r2, #20]
 8004a26:	4b5a      	ldr	r3, [pc, #360]	; (8004b90 <HAL_TIM_MspPostInit+0x198>)
 8004a28:	695b      	ldr	r3, [r3, #20]
 8004a2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a2e:	623b      	str	r3, [r7, #32]
 8004a30:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004a32:	4b57      	ldr	r3, [pc, #348]	; (8004b90 <HAL_TIM_MspPostInit+0x198>)
 8004a34:	695b      	ldr	r3, [r3, #20]
 8004a36:	4a56      	ldr	r2, [pc, #344]	; (8004b90 <HAL_TIM_MspPostInit+0x198>)
 8004a38:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004a3c:	6153      	str	r3, [r2, #20]
 8004a3e:	4b54      	ldr	r3, [pc, #336]	; (8004b90 <HAL_TIM_MspPostInit+0x198>)
 8004a40:	695b      	ldr	r3, [r3, #20]
 8004a42:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004a46:	61fb      	str	r3, [r7, #28]
 8004a48:	69fb      	ldr	r3, [r7, #28]
    PA1     ------> TIM2_CH2
    PD3     ------> TIM2_CH1
    PD6     ------> TIM2_CH4
    PD7     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = VMA_2_Pin;
 8004a4a:	2302      	movs	r3, #2
 8004a4c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a4e:	2302      	movs	r3, #2
 8004a50:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a52:	2300      	movs	r3, #0
 8004a54:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004a56:	2300      	movs	r3, #0
 8004a58:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004a5a:	2301      	movs	r3, #1
 8004a5c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(VMA_2_GPIO_Port, &GPIO_InitStruct);
 8004a5e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004a62:	4619      	mov	r1, r3
 8004a64:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004a68:	f001 fc4a 	bl	8006300 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VMA_1_Pin|VMA_4_Pin|VMA_3_Pin;
 8004a6c:	23c8      	movs	r3, #200	; 0xc8
 8004a6e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a70:	2302      	movs	r3, #2
 8004a72:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a74:	2300      	movs	r3, #0
 8004a76:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004a78:	2300      	movs	r3, #0
 8004a7a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 8004a7c:	2302      	movs	r3, #2
 8004a7e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004a80:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004a84:	4619      	mov	r1, r3
 8004a86:	4843      	ldr	r0, [pc, #268]	; (8004b94 <HAL_TIM_MspPostInit+0x19c>)
 8004a88:	f001 fc3a 	bl	8006300 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8004a8c:	e07b      	b.n	8004b86 <HAL_TIM_MspPostInit+0x18e>
  else if(htim->Instance==TIM3)
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	4a41      	ldr	r2, [pc, #260]	; (8004b98 <HAL_TIM_MspPostInit+0x1a0>)
 8004a94:	4293      	cmp	r3, r2
 8004a96:	d138      	bne.n	8004b0a <HAL_TIM_MspPostInit+0x112>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004a98:	4b3d      	ldr	r3, [pc, #244]	; (8004b90 <HAL_TIM_MspPostInit+0x198>)
 8004a9a:	695b      	ldr	r3, [r3, #20]
 8004a9c:	4a3c      	ldr	r2, [pc, #240]	; (8004b90 <HAL_TIM_MspPostInit+0x198>)
 8004a9e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004aa2:	6153      	str	r3, [r2, #20]
 8004aa4:	4b3a      	ldr	r3, [pc, #232]	; (8004b90 <HAL_TIM_MspPostInit+0x198>)
 8004aa6:	695b      	ldr	r3, [r3, #20]
 8004aa8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004aac:	61bb      	str	r3, [r7, #24]
 8004aae:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004ab0:	4b37      	ldr	r3, [pc, #220]	; (8004b90 <HAL_TIM_MspPostInit+0x198>)
 8004ab2:	695b      	ldr	r3, [r3, #20]
 8004ab4:	4a36      	ldr	r2, [pc, #216]	; (8004b90 <HAL_TIM_MspPostInit+0x198>)
 8004ab6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004aba:	6153      	str	r3, [r2, #20]
 8004abc:	4b34      	ldr	r3, [pc, #208]	; (8004b90 <HAL_TIM_MspPostInit+0x198>)
 8004abe:	695b      	ldr	r3, [r3, #20]
 8004ac0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004ac4:	617b      	str	r3, [r7, #20]
 8004ac6:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = VMA_7_Pin|VMA_8_Pin|VMA_5_Pin;
 8004ac8:	2313      	movs	r3, #19
 8004aca:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004acc:	2302      	movs	r3, #2
 8004ace:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ad0:	2300      	movs	r3, #0
 8004ad2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004ad4:	2300      	movs	r3, #0
 8004ad6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004ad8:	2302      	movs	r3, #2
 8004ada:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004adc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004ae0:	4619      	mov	r1, r3
 8004ae2:	482e      	ldr	r0, [pc, #184]	; (8004b9c <HAL_TIM_MspPostInit+0x1a4>)
 8004ae4:	f001 fc0c 	bl	8006300 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = VMA_6_Pin;
 8004ae8:	2380      	movs	r3, #128	; 0x80
 8004aea:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004aec:	2302      	movs	r3, #2
 8004aee:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004af0:	2300      	movs	r3, #0
 8004af2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004af4:	2300      	movs	r3, #0
 8004af6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004af8:	2302      	movs	r3, #2
 8004afa:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(VMA_6_GPIO_Port, &GPIO_InitStruct);
 8004afc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004b00:	4619      	mov	r1, r3
 8004b02:	4827      	ldr	r0, [pc, #156]	; (8004ba0 <HAL_TIM_MspPostInit+0x1a8>)
 8004b04:	f001 fbfc 	bl	8006300 <HAL_GPIO_Init>
}
 8004b08:	e03d      	b.n	8004b86 <HAL_TIM_MspPostInit+0x18e>
  else if(htim->Instance==TIM8)
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	4a25      	ldr	r2, [pc, #148]	; (8004ba4 <HAL_TIM_MspPostInit+0x1ac>)
 8004b10:	4293      	cmp	r3, r2
 8004b12:	d138      	bne.n	8004b86 <HAL_TIM_MspPostInit+0x18e>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004b14:	4b1e      	ldr	r3, [pc, #120]	; (8004b90 <HAL_TIM_MspPostInit+0x198>)
 8004b16:	695b      	ldr	r3, [r3, #20]
 8004b18:	4a1d      	ldr	r2, [pc, #116]	; (8004b90 <HAL_TIM_MspPostInit+0x198>)
 8004b1a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004b1e:	6153      	str	r3, [r2, #20]
 8004b20:	4b1b      	ldr	r3, [pc, #108]	; (8004b90 <HAL_TIM_MspPostInit+0x198>)
 8004b22:	695b      	ldr	r3, [r3, #20]
 8004b24:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004b28:	613b      	str	r3, [r7, #16]
 8004b2a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004b2c:	4b18      	ldr	r3, [pc, #96]	; (8004b90 <HAL_TIM_MspPostInit+0x198>)
 8004b2e:	695b      	ldr	r3, [r3, #20]
 8004b30:	4a17      	ldr	r2, [pc, #92]	; (8004b90 <HAL_TIM_MspPostInit+0x198>)
 8004b32:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004b36:	6153      	str	r3, [r2, #20]
 8004b38:	4b15      	ldr	r3, [pc, #84]	; (8004b90 <HAL_TIM_MspPostInit+0x198>)
 8004b3a:	695b      	ldr	r3, [r3, #20]
 8004b3c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004b40:	60fb      	str	r3, [r7, #12]
 8004b42:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SERVO_PWM_TILT_Pin;
 8004b44:	2340      	movs	r3, #64	; 0x40
 8004b46:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b48:	2302      	movs	r3, #2
 8004b4a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b4c:	2300      	movs	r3, #0
 8004b4e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b50:	2300      	movs	r3, #0
 8004b52:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 8004b54:	2304      	movs	r3, #4
 8004b56:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(SERVO_PWM_TILT_GPIO_Port, &GPIO_InitStruct);
 8004b58:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004b5c:	4619      	mov	r1, r3
 8004b5e:	4810      	ldr	r0, [pc, #64]	; (8004ba0 <HAL_TIM_MspPostInit+0x1a8>)
 8004b60:	f001 fbce 	bl	8006300 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SERVO_PWM_MAN_Pin;
 8004b64:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004b68:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b6a:	2302      	movs	r3, #2
 8004b6c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b6e:	2300      	movs	r3, #0
 8004b70:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b72:	2300      	movs	r3, #0
 8004b74:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM8;
 8004b76:	230a      	movs	r3, #10
 8004b78:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(SERVO_PWM_MAN_GPIO_Port, &GPIO_InitStruct);
 8004b7a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004b7e:	4619      	mov	r1, r3
 8004b80:	4806      	ldr	r0, [pc, #24]	; (8004b9c <HAL_TIM_MspPostInit+0x1a4>)
 8004b82:	f001 fbbd 	bl	8006300 <HAL_GPIO_Init>
}
 8004b86:	bf00      	nop
 8004b88:	3738      	adds	r7, #56	; 0x38
 8004b8a:	46bd      	mov	sp, r7
 8004b8c:	bd80      	pop	{r7, pc}
 8004b8e:	bf00      	nop
 8004b90:	40021000 	.word	0x40021000
 8004b94:	48000c00 	.word	0x48000c00
 8004b98:	40000400 	.word	0x40000400
 8004b9c:	48000400 	.word	0x48000400
 8004ba0:	48000800 	.word	0x48000800
 8004ba4:	40013400 	.word	0x40013400

08004ba8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004ba8:	b580      	push	{r7, lr}
 8004baa:	b092      	sub	sp, #72	; 0x48
 8004bac:	af00      	add	r7, sp, #0
 8004bae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004bb0:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8004bb4:	2200      	movs	r2, #0
 8004bb6:	601a      	str	r2, [r3, #0]
 8004bb8:	605a      	str	r2, [r3, #4]
 8004bba:	609a      	str	r2, [r3, #8]
 8004bbc:	60da      	str	r2, [r3, #12]
 8004bbe:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART5)
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	4a79      	ldr	r2, [pc, #484]	; (8004dac <HAL_UART_MspInit+0x204>)
 8004bc6:	4293      	cmp	r3, r2
 8004bc8:	d145      	bne.n	8004c56 <HAL_UART_MspInit+0xae>
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 8004bca:	4b79      	ldr	r3, [pc, #484]	; (8004db0 <HAL_UART_MspInit+0x208>)
 8004bcc:	69db      	ldr	r3, [r3, #28]
 8004bce:	4a78      	ldr	r2, [pc, #480]	; (8004db0 <HAL_UART_MspInit+0x208>)
 8004bd0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004bd4:	61d3      	str	r3, [r2, #28]
 8004bd6:	4b76      	ldr	r3, [pc, #472]	; (8004db0 <HAL_UART_MspInit+0x208>)
 8004bd8:	69db      	ldr	r3, [r3, #28]
 8004bda:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004bde:	633b      	str	r3, [r7, #48]	; 0x30
 8004be0:	6b3b      	ldr	r3, [r7, #48]	; 0x30

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004be2:	4b73      	ldr	r3, [pc, #460]	; (8004db0 <HAL_UART_MspInit+0x208>)
 8004be4:	695b      	ldr	r3, [r3, #20]
 8004be6:	4a72      	ldr	r2, [pc, #456]	; (8004db0 <HAL_UART_MspInit+0x208>)
 8004be8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004bec:	6153      	str	r3, [r2, #20]
 8004bee:	4b70      	ldr	r3, [pc, #448]	; (8004db0 <HAL_UART_MspInit+0x208>)
 8004bf0:	695b      	ldr	r3, [r3, #20]
 8004bf2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004bf6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004bf8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004bfa:	4b6d      	ldr	r3, [pc, #436]	; (8004db0 <HAL_UART_MspInit+0x208>)
 8004bfc:	695b      	ldr	r3, [r3, #20]
 8004bfe:	4a6c      	ldr	r2, [pc, #432]	; (8004db0 <HAL_UART_MspInit+0x208>)
 8004c00:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004c04:	6153      	str	r3, [r2, #20]
 8004c06:	4b6a      	ldr	r3, [pc, #424]	; (8004db0 <HAL_UART_MspInit+0x208>)
 8004c08:	695b      	ldr	r3, [r3, #20]
 8004c0a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004c0e:	62bb      	str	r3, [r7, #40]	; 0x28
 8004c10:	6abb      	ldr	r3, [r7, #40]	; 0x28
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = IMU_TX_Pin;
 8004c12:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004c16:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c18:	2302      	movs	r3, #2
 8004c1a:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c1c:	2300      	movs	r3, #0
 8004c1e:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004c20:	2303      	movs	r3, #3
 8004c22:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF5_UART5;
 8004c24:	2305      	movs	r3, #5
 8004c26:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(IMU_TX_GPIO_Port, &GPIO_InitStruct);
 8004c28:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8004c2c:	4619      	mov	r1, r3
 8004c2e:	4861      	ldr	r0, [pc, #388]	; (8004db4 <HAL_UART_MspInit+0x20c>)
 8004c30:	f001 fb66 	bl	8006300 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = IMU_RX_Pin;
 8004c34:	2304      	movs	r3, #4
 8004c36:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c38:	2302      	movs	r3, #2
 8004c3a:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c3c:	2300      	movs	r3, #0
 8004c3e:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004c40:	2303      	movs	r3, #3
 8004c42:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF5_UART5;
 8004c44:	2305      	movs	r3, #5
 8004c46:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(IMU_RX_GPIO_Port, &GPIO_InitStruct);
 8004c48:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8004c4c:	4619      	mov	r1, r3
 8004c4e:	485a      	ldr	r0, [pc, #360]	; (8004db8 <HAL_UART_MspInit+0x210>)
 8004c50:	f001 fb56 	bl	8006300 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8004c54:	e0a6      	b.n	8004da4 <HAL_UART_MspInit+0x1fc>
  else if(huart->Instance==USART1)
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	4a58      	ldr	r2, [pc, #352]	; (8004dbc <HAL_UART_MspInit+0x214>)
 8004c5c:	4293      	cmp	r3, r2
 8004c5e:	d128      	bne.n	8004cb2 <HAL_UART_MspInit+0x10a>
    __HAL_RCC_USART1_CLK_ENABLE();
 8004c60:	4b53      	ldr	r3, [pc, #332]	; (8004db0 <HAL_UART_MspInit+0x208>)
 8004c62:	699b      	ldr	r3, [r3, #24]
 8004c64:	4a52      	ldr	r2, [pc, #328]	; (8004db0 <HAL_UART_MspInit+0x208>)
 8004c66:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004c6a:	6193      	str	r3, [r2, #24]
 8004c6c:	4b50      	ldr	r3, [pc, #320]	; (8004db0 <HAL_UART_MspInit+0x208>)
 8004c6e:	699b      	ldr	r3, [r3, #24]
 8004c70:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004c74:	627b      	str	r3, [r7, #36]	; 0x24
 8004c76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004c78:	4b4d      	ldr	r3, [pc, #308]	; (8004db0 <HAL_UART_MspInit+0x208>)
 8004c7a:	695b      	ldr	r3, [r3, #20]
 8004c7c:	4a4c      	ldr	r2, [pc, #304]	; (8004db0 <HAL_UART_MspInit+0x208>)
 8004c7e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004c82:	6153      	str	r3, [r2, #20]
 8004c84:	4b4a      	ldr	r3, [pc, #296]	; (8004db0 <HAL_UART_MspInit+0x208>)
 8004c86:	695b      	ldr	r3, [r3, #20]
 8004c88:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004c8c:	623b      	str	r3, [r7, #32]
 8004c8e:	6a3b      	ldr	r3, [r7, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8004c90:	2330      	movs	r3, #48	; 0x30
 8004c92:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c94:	2302      	movs	r3, #2
 8004c96:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c98:	2300      	movs	r3, #0
 8004c9a:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004c9c:	2303      	movs	r3, #3
 8004c9e:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004ca0:	2307      	movs	r3, #7
 8004ca2:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004ca4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8004ca8:	4619      	mov	r1, r3
 8004caa:	4842      	ldr	r0, [pc, #264]	; (8004db4 <HAL_UART_MspInit+0x20c>)
 8004cac:	f001 fb28 	bl	8006300 <HAL_GPIO_Init>
}
 8004cb0:	e078      	b.n	8004da4 <HAL_UART_MspInit+0x1fc>
  else if(huart->Instance==USART2)
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	4a42      	ldr	r2, [pc, #264]	; (8004dc0 <HAL_UART_MspInit+0x218>)
 8004cb8:	4293      	cmp	r3, r2
 8004cba:	d129      	bne.n	8004d10 <HAL_UART_MspInit+0x168>
    __HAL_RCC_USART2_CLK_ENABLE();
 8004cbc:	4b3c      	ldr	r3, [pc, #240]	; (8004db0 <HAL_UART_MspInit+0x208>)
 8004cbe:	69db      	ldr	r3, [r3, #28]
 8004cc0:	4a3b      	ldr	r2, [pc, #236]	; (8004db0 <HAL_UART_MspInit+0x208>)
 8004cc2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004cc6:	61d3      	str	r3, [r2, #28]
 8004cc8:	4b39      	ldr	r3, [pc, #228]	; (8004db0 <HAL_UART_MspInit+0x208>)
 8004cca:	69db      	ldr	r3, [r3, #28]
 8004ccc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004cd0:	61fb      	str	r3, [r7, #28]
 8004cd2:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004cd4:	4b36      	ldr	r3, [pc, #216]	; (8004db0 <HAL_UART_MspInit+0x208>)
 8004cd6:	695b      	ldr	r3, [r3, #20]
 8004cd8:	4a35      	ldr	r2, [pc, #212]	; (8004db0 <HAL_UART_MspInit+0x208>)
 8004cda:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004cde:	6153      	str	r3, [r2, #20]
 8004ce0:	4b33      	ldr	r3, [pc, #204]	; (8004db0 <HAL_UART_MspInit+0x208>)
 8004ce2:	695b      	ldr	r3, [r3, #20]
 8004ce4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ce8:	61bb      	str	r3, [r7, #24]
 8004cea:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = OSD_TX_Pin|OSD_RX_Pin;
 8004cec:	230c      	movs	r3, #12
 8004cee:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004cf0:	2302      	movs	r3, #2
 8004cf2:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004cf4:	2300      	movs	r3, #0
 8004cf6:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004cf8:	2303      	movs	r3, #3
 8004cfa:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004cfc:	2307      	movs	r3, #7
 8004cfe:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004d00:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8004d04:	4619      	mov	r1, r3
 8004d06:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004d0a:	f001 faf9 	bl	8006300 <HAL_GPIO_Init>
}
 8004d0e:	e049      	b.n	8004da4 <HAL_UART_MspInit+0x1fc>
  else if(huart->Instance==USART3)
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	4a2b      	ldr	r2, [pc, #172]	; (8004dc4 <HAL_UART_MspInit+0x21c>)
 8004d16:	4293      	cmp	r3, r2
 8004d18:	d144      	bne.n	8004da4 <HAL_UART_MspInit+0x1fc>
    __HAL_RCC_USART3_CLK_ENABLE();
 8004d1a:	4b25      	ldr	r3, [pc, #148]	; (8004db0 <HAL_UART_MspInit+0x208>)
 8004d1c:	69db      	ldr	r3, [r3, #28]
 8004d1e:	4a24      	ldr	r2, [pc, #144]	; (8004db0 <HAL_UART_MspInit+0x208>)
 8004d20:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004d24:	61d3      	str	r3, [r2, #28]
 8004d26:	4b22      	ldr	r3, [pc, #136]	; (8004db0 <HAL_UART_MspInit+0x208>)
 8004d28:	69db      	ldr	r3, [r3, #28]
 8004d2a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004d2e:	617b      	str	r3, [r7, #20]
 8004d30:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004d32:	4b1f      	ldr	r3, [pc, #124]	; (8004db0 <HAL_UART_MspInit+0x208>)
 8004d34:	695b      	ldr	r3, [r3, #20]
 8004d36:	4a1e      	ldr	r2, [pc, #120]	; (8004db0 <HAL_UART_MspInit+0x208>)
 8004d38:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004d3c:	6153      	str	r3, [r2, #20]
 8004d3e:	4b1c      	ldr	r3, [pc, #112]	; (8004db0 <HAL_UART_MspInit+0x208>)
 8004d40:	695b      	ldr	r3, [r3, #20]
 8004d42:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004d46:	613b      	str	r3, [r7, #16]
 8004d48:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8004d4a:	4b19      	ldr	r3, [pc, #100]	; (8004db0 <HAL_UART_MspInit+0x208>)
 8004d4c:	695b      	ldr	r3, [r3, #20]
 8004d4e:	4a18      	ldr	r2, [pc, #96]	; (8004db0 <HAL_UART_MspInit+0x208>)
 8004d50:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004d54:	6153      	str	r3, [r2, #20]
 8004d56:	4b16      	ldr	r3, [pc, #88]	; (8004db0 <HAL_UART_MspInit+0x208>)
 8004d58:	695b      	ldr	r3, [r3, #20]
 8004d5a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004d5e:	60fb      	str	r3, [r7, #12]
 8004d60:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = TX_485_Pin|RX_485_Pin;
 8004d62:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8004d66:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004d68:	2302      	movs	r3, #2
 8004d6a:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d6c:	2300      	movs	r3, #0
 8004d6e:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004d70:	2303      	movs	r3, #3
 8004d72:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8004d74:	2307      	movs	r3, #7
 8004d76:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004d78:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8004d7c:	4619      	mov	r1, r3
 8004d7e:	4812      	ldr	r0, [pc, #72]	; (8004dc8 <HAL_UART_MspInit+0x220>)
 8004d80:	f001 fabe 	bl	8006300 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = DE_485_Pin;
 8004d84:	2340      	movs	r3, #64	; 0x40
 8004d86:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004d88:	2302      	movs	r3, #2
 8004d8a:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d8c:	2300      	movs	r3, #0
 8004d8e:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004d90:	2303      	movs	r3, #3
 8004d92:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8004d94:	2307      	movs	r3, #7
 8004d96:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(DE_485_GPIO_Port, &GPIO_InitStruct);
 8004d98:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8004d9c:	4619      	mov	r1, r3
 8004d9e:	480b      	ldr	r0, [pc, #44]	; (8004dcc <HAL_UART_MspInit+0x224>)
 8004da0:	f001 faae 	bl	8006300 <HAL_GPIO_Init>
}
 8004da4:	bf00      	nop
 8004da6:	3748      	adds	r7, #72	; 0x48
 8004da8:	46bd      	mov	sp, r7
 8004daa:	bd80      	pop	{r7, pc}
 8004dac:	40005000 	.word	0x40005000
 8004db0:	40021000 	.word	0x40021000
 8004db4:	48000800 	.word	0x48000800
 8004db8:	48000c00 	.word	0x48000c00
 8004dbc:	40013800 	.word	0x40013800
 8004dc0:	40004400 	.word	0x40004400
 8004dc4:	40004800 	.word	0x40004800
 8004dc8:	48000400 	.word	0x48000400
 8004dcc:	48001400 	.word	0x48001400

08004dd0 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8004dd0:	b580      	push	{r7, lr}
 8004dd2:	b08a      	sub	sp, #40	; 0x28
 8004dd4:	af00      	add	r7, sp, #0
 8004dd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004dd8:	f107 0314 	add.w	r3, r7, #20
 8004ddc:	2200      	movs	r2, #0
 8004dde:	601a      	str	r2, [r3, #0]
 8004de0:	605a      	str	r2, [r3, #4]
 8004de2:	609a      	str	r2, [r3, #8]
 8004de4:	60da      	str	r2, [r3, #12]
 8004de6:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB)
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	4a18      	ldr	r2, [pc, #96]	; (8004e50 <HAL_PCD_MspInit+0x80>)
 8004dee:	4293      	cmp	r3, r2
 8004df0:	d129      	bne.n	8004e46 <HAL_PCD_MspInit+0x76>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004df2:	4b18      	ldr	r3, [pc, #96]	; (8004e54 <HAL_PCD_MspInit+0x84>)
 8004df4:	695b      	ldr	r3, [r3, #20]
 8004df6:	4a17      	ldr	r2, [pc, #92]	; (8004e54 <HAL_PCD_MspInit+0x84>)
 8004df8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004dfc:	6153      	str	r3, [r2, #20]
 8004dfe:	4b15      	ldr	r3, [pc, #84]	; (8004e54 <HAL_PCD_MspInit+0x84>)
 8004e00:	695b      	ldr	r3, [r3, #20]
 8004e02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e06:	613b      	str	r3, [r7, #16]
 8004e08:	693b      	ldr	r3, [r7, #16]
    /**USB GPIO Configuration
    PA11     ------> USB_DM
    PA12     ------> USB_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8004e0a:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8004e0e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e10:	2302      	movs	r3, #2
 8004e12:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e14:	2300      	movs	r3, #0
 8004e16:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004e18:	2303      	movs	r3, #3
 8004e1a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_USB;
 8004e1c:	230e      	movs	r3, #14
 8004e1e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004e20:	f107 0314 	add.w	r3, r7, #20
 8004e24:	4619      	mov	r1, r3
 8004e26:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004e2a:	f001 fa69 	bl	8006300 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8004e2e:	4b09      	ldr	r3, [pc, #36]	; (8004e54 <HAL_PCD_MspInit+0x84>)
 8004e30:	69db      	ldr	r3, [r3, #28]
 8004e32:	4a08      	ldr	r2, [pc, #32]	; (8004e54 <HAL_PCD_MspInit+0x84>)
 8004e34:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004e38:	61d3      	str	r3, [r2, #28]
 8004e3a:	4b06      	ldr	r3, [pc, #24]	; (8004e54 <HAL_PCD_MspInit+0x84>)
 8004e3c:	69db      	ldr	r3, [r3, #28]
 8004e3e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004e42:	60fb      	str	r3, [r7, #12]
 8004e44:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }

}
 8004e46:	bf00      	nop
 8004e48:	3728      	adds	r7, #40	; 0x28
 8004e4a:	46bd      	mov	sp, r7
 8004e4c:	bd80      	pop	{r7, pc}
 8004e4e:	bf00      	nop
 8004e50:	40005c00 	.word	0x40005c00
 8004e54:	40021000 	.word	0x40021000

08004e58 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004e58:	b480      	push	{r7}
 8004e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004e5c:	e7fe      	b.n	8004e5c <NMI_Handler+0x4>

08004e5e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004e5e:	b480      	push	{r7}
 8004e60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004e62:	e7fe      	b.n	8004e62 <HardFault_Handler+0x4>

08004e64 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004e64:	b480      	push	{r7}
 8004e66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004e68:	e7fe      	b.n	8004e68 <MemManage_Handler+0x4>

08004e6a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004e6a:	b480      	push	{r7}
 8004e6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004e6e:	e7fe      	b.n	8004e6e <BusFault_Handler+0x4>

08004e70 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004e70:	b480      	push	{r7}
 8004e72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004e74:	e7fe      	b.n	8004e74 <UsageFault_Handler+0x4>

08004e76 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004e76:	b480      	push	{r7}
 8004e78:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004e7a:	bf00      	nop
 8004e7c:	46bd      	mov	sp, r7
 8004e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e82:	4770      	bx	lr

08004e84 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004e84:	b480      	push	{r7}
 8004e86:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004e88:	bf00      	nop
 8004e8a:	46bd      	mov	sp, r7
 8004e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e90:	4770      	bx	lr

08004e92 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004e92:	b480      	push	{r7}
 8004e94:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004e96:	bf00      	nop
 8004e98:	46bd      	mov	sp, r7
 8004e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e9e:	4770      	bx	lr

08004ea0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004ea0:	b580      	push	{r7, lr}
 8004ea2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004ea4:	f000 f8ba 	bl	800501c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004ea8:	bf00      	nop
 8004eaa:	bd80      	pop	{r7, pc}

08004eac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004eac:	b580      	push	{r7, lr}
 8004eae:	b086      	sub	sp, #24
 8004eb0:	af00      	add	r7, sp, #0
 8004eb2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004eb4:	4a14      	ldr	r2, [pc, #80]	; (8004f08 <_sbrk+0x5c>)
 8004eb6:	4b15      	ldr	r3, [pc, #84]	; (8004f0c <_sbrk+0x60>)
 8004eb8:	1ad3      	subs	r3, r2, r3
 8004eba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004ebc:	697b      	ldr	r3, [r7, #20]
 8004ebe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004ec0:	4b13      	ldr	r3, [pc, #76]	; (8004f10 <_sbrk+0x64>)
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d102      	bne.n	8004ece <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004ec8:	4b11      	ldr	r3, [pc, #68]	; (8004f10 <_sbrk+0x64>)
 8004eca:	4a12      	ldr	r2, [pc, #72]	; (8004f14 <_sbrk+0x68>)
 8004ecc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004ece:	4b10      	ldr	r3, [pc, #64]	; (8004f10 <_sbrk+0x64>)
 8004ed0:	681a      	ldr	r2, [r3, #0]
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	4413      	add	r3, r2
 8004ed6:	693a      	ldr	r2, [r7, #16]
 8004ed8:	429a      	cmp	r2, r3
 8004eda:	d207      	bcs.n	8004eec <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004edc:	f006 f962 	bl	800b1a4 <__errno>
 8004ee0:	4603      	mov	r3, r0
 8004ee2:	220c      	movs	r2, #12
 8004ee4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004ee6:	f04f 33ff 	mov.w	r3, #4294967295
 8004eea:	e009      	b.n	8004f00 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004eec:	4b08      	ldr	r3, [pc, #32]	; (8004f10 <_sbrk+0x64>)
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004ef2:	4b07      	ldr	r3, [pc, #28]	; (8004f10 <_sbrk+0x64>)
 8004ef4:	681a      	ldr	r2, [r3, #0]
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	4413      	add	r3, r2
 8004efa:	4a05      	ldr	r2, [pc, #20]	; (8004f10 <_sbrk+0x64>)
 8004efc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004efe:	68fb      	ldr	r3, [r7, #12]
}
 8004f00:	4618      	mov	r0, r3
 8004f02:	3718      	adds	r7, #24
 8004f04:	46bd      	mov	sp, r7
 8004f06:	bd80      	pop	{r7, pc}
 8004f08:	2000a000 	.word	0x2000a000
 8004f0c:	00000400 	.word	0x00000400
 8004f10:	200001f8 	.word	0x200001f8
 8004f14:	20000ab8 	.word	0x20000ab8

08004f18 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004f18:	b480      	push	{r7}
 8004f1a:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004f1c:	4b06      	ldr	r3, [pc, #24]	; (8004f38 <SystemInit+0x20>)
 8004f1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f22:	4a05      	ldr	r2, [pc, #20]	; (8004f38 <SystemInit+0x20>)
 8004f24:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004f28:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004f2c:	bf00      	nop
 8004f2e:	46bd      	mov	sp, r7
 8004f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f34:	4770      	bx	lr
 8004f36:	bf00      	nop
 8004f38:	e000ed00 	.word	0xe000ed00

08004f3c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8004f3c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004f74 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004f40:	480d      	ldr	r0, [pc, #52]	; (8004f78 <LoopForever+0x6>)
  ldr r1, =_edata
 8004f42:	490e      	ldr	r1, [pc, #56]	; (8004f7c <LoopForever+0xa>)
  ldr r2, =_sidata
 8004f44:	4a0e      	ldr	r2, [pc, #56]	; (8004f80 <LoopForever+0xe>)
  movs r3, #0
 8004f46:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004f48:	e002      	b.n	8004f50 <LoopCopyDataInit>

08004f4a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004f4a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004f4c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004f4e:	3304      	adds	r3, #4

08004f50 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004f50:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004f52:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004f54:	d3f9      	bcc.n	8004f4a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004f56:	4a0b      	ldr	r2, [pc, #44]	; (8004f84 <LoopForever+0x12>)
  ldr r4, =_ebss
 8004f58:	4c0b      	ldr	r4, [pc, #44]	; (8004f88 <LoopForever+0x16>)
  movs r3, #0
 8004f5a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004f5c:	e001      	b.n	8004f62 <LoopFillZerobss>

08004f5e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004f5e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004f60:	3204      	adds	r2, #4

08004f62 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004f62:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004f64:	d3fb      	bcc.n	8004f5e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8004f66:	f7ff ffd7 	bl	8004f18 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004f6a:	f006 f921 	bl	800b1b0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004f6e:	f7fd fcd3 	bl	8002918 <main>

08004f72 <LoopForever>:

LoopForever:
    b LoopForever
 8004f72:	e7fe      	b.n	8004f72 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8004f74:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 8004f78:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004f7c:	20000100 	.word	0x20000100
  ldr r2, =_sidata
 8004f80:	0800c678 	.word	0x0800c678
  ldr r2, =_sbss
 8004f84:	20000100 	.word	0x20000100
  ldr r4, =_ebss
 8004f88:	20000ab4 	.word	0x20000ab4

08004f8c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004f8c:	e7fe      	b.n	8004f8c <ADC1_2_IRQHandler>
	...

08004f90 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004f90:	b580      	push	{r7, lr}
 8004f92:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004f94:	4b08      	ldr	r3, [pc, #32]	; (8004fb8 <HAL_Init+0x28>)
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	4a07      	ldr	r2, [pc, #28]	; (8004fb8 <HAL_Init+0x28>)
 8004f9a:	f043 0310 	orr.w	r3, r3, #16
 8004f9e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004fa0:	2003      	movs	r0, #3
 8004fa2:	f001 f979 	bl	8006298 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004fa6:	2000      	movs	r0, #0
 8004fa8:	f000 f808 	bl	8004fbc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004fac:	f7ff fb70 	bl	8004690 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004fb0:	2300      	movs	r3, #0
}
 8004fb2:	4618      	mov	r0, r3
 8004fb4:	bd80      	pop	{r7, pc}
 8004fb6:	bf00      	nop
 8004fb8:	40022000 	.word	0x40022000

08004fbc <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004fbc:	b580      	push	{r7, lr}
 8004fbe:	b082      	sub	sp, #8
 8004fc0:	af00      	add	r7, sp, #0
 8004fc2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004fc4:	4b12      	ldr	r3, [pc, #72]	; (8005010 <HAL_InitTick+0x54>)
 8004fc6:	681a      	ldr	r2, [r3, #0]
 8004fc8:	4b12      	ldr	r3, [pc, #72]	; (8005014 <HAL_InitTick+0x58>)
 8004fca:	781b      	ldrb	r3, [r3, #0]
 8004fcc:	4619      	mov	r1, r3
 8004fce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004fd2:	fbb3 f3f1 	udiv	r3, r3, r1
 8004fd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fda:	4618      	mov	r0, r3
 8004fdc:	f001 f983 	bl	80062e6 <HAL_SYSTICK_Config>
 8004fe0:	4603      	mov	r3, r0
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d001      	beq.n	8004fea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004fe6:	2301      	movs	r3, #1
 8004fe8:	e00e      	b.n	8005008 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	2b0f      	cmp	r3, #15
 8004fee:	d80a      	bhi.n	8005006 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004ff0:	2200      	movs	r2, #0
 8004ff2:	6879      	ldr	r1, [r7, #4]
 8004ff4:	f04f 30ff 	mov.w	r0, #4294967295
 8004ff8:	f001 f959 	bl	80062ae <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004ffc:	4a06      	ldr	r2, [pc, #24]	; (8005018 <HAL_InitTick+0x5c>)
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8005002:	2300      	movs	r3, #0
 8005004:	e000      	b.n	8005008 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8005006:	2301      	movs	r3, #1
}
 8005008:	4618      	mov	r0, r3
 800500a:	3708      	adds	r7, #8
 800500c:	46bd      	mov	sp, r7
 800500e:	bd80      	pop	{r7, pc}
 8005010:	2000008c 	.word	0x2000008c
 8005014:	20000094 	.word	0x20000094
 8005018:	20000090 	.word	0x20000090

0800501c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800501c:	b480      	push	{r7}
 800501e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005020:	4b06      	ldr	r3, [pc, #24]	; (800503c <HAL_IncTick+0x20>)
 8005022:	781b      	ldrb	r3, [r3, #0]
 8005024:	461a      	mov	r2, r3
 8005026:	4b06      	ldr	r3, [pc, #24]	; (8005040 <HAL_IncTick+0x24>)
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	4413      	add	r3, r2
 800502c:	4a04      	ldr	r2, [pc, #16]	; (8005040 <HAL_IncTick+0x24>)
 800502e:	6013      	str	r3, [r2, #0]
}
 8005030:	bf00      	nop
 8005032:	46bd      	mov	sp, r7
 8005034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005038:	4770      	bx	lr
 800503a:	bf00      	nop
 800503c:	20000094 	.word	0x20000094
 8005040:	20000aa0 	.word	0x20000aa0

08005044 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005044:	b480      	push	{r7}
 8005046:	af00      	add	r7, sp, #0
  return uwTick;  
 8005048:	4b03      	ldr	r3, [pc, #12]	; (8005058 <HAL_GetTick+0x14>)
 800504a:	681b      	ldr	r3, [r3, #0]
}
 800504c:	4618      	mov	r0, r3
 800504e:	46bd      	mov	sp, r7
 8005050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005054:	4770      	bx	lr
 8005056:	bf00      	nop
 8005058:	20000aa0 	.word	0x20000aa0

0800505c <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800505c:	b580      	push	{r7, lr}
 800505e:	b084      	sub	sp, #16
 8005060:	af00      	add	r7, sp, #0
 8005062:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005064:	f7ff ffee 	bl	8005044 <HAL_GetTick>
 8005068:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005074:	d005      	beq.n	8005082 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005076:	4b0a      	ldr	r3, [pc, #40]	; (80050a0 <HAL_Delay+0x44>)
 8005078:	781b      	ldrb	r3, [r3, #0]
 800507a:	461a      	mov	r2, r3
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	4413      	add	r3, r2
 8005080:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8005082:	bf00      	nop
 8005084:	f7ff ffde 	bl	8005044 <HAL_GetTick>
 8005088:	4602      	mov	r2, r0
 800508a:	68bb      	ldr	r3, [r7, #8]
 800508c:	1ad3      	subs	r3, r2, r3
 800508e:	68fa      	ldr	r2, [r7, #12]
 8005090:	429a      	cmp	r2, r3
 8005092:	d8f7      	bhi.n	8005084 <HAL_Delay+0x28>
  {
  }
}
 8005094:	bf00      	nop
 8005096:	bf00      	nop
 8005098:	3710      	adds	r7, #16
 800509a:	46bd      	mov	sp, r7
 800509c:	bd80      	pop	{r7, pc}
 800509e:	bf00      	nop
 80050a0:	20000094 	.word	0x20000094

080050a4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80050a4:	b580      	push	{r7, lr}
 80050a6:	b09a      	sub	sp, #104	; 0x68
 80050a8:	af00      	add	r7, sp, #0
 80050aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80050ac:	2300      	movs	r3, #0
 80050ae:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 80050b2:	2300      	movs	r3, #0
 80050b4:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 80050b6:	2300      	movs	r3, #0
 80050b8:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d101      	bne.n	80050c4 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 80050c0:	2301      	movs	r3, #1
 80050c2:	e1c9      	b.n	8005458 <HAL_ADC_Init+0x3b4>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	691b      	ldr	r3, [r3, #16]
 80050c8:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050ce:	f003 0310 	and.w	r3, r3, #16
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d176      	bne.n	80051c4 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d152      	bne.n	8005184 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	2200      	movs	r2, #0
 80050e2:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	2200      	movs	r2, #0
 80050e8:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	2200      	movs	r2, #0
 80050ee:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	2200      	movs	r2, #0
 80050f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80050f8:	6878      	ldr	r0, [r7, #4]
 80050fa:	f7ff faed 	bl	80046d8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	689b      	ldr	r3, [r3, #8]
 8005104:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005108:	2b00      	cmp	r3, #0
 800510a:	d13b      	bne.n	8005184 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 800510c:	6878      	ldr	r0, [r7, #4]
 800510e:	f000 ffab 	bl	8006068 <ADC_Disable>
 8005112:	4603      	mov	r3, r0
 8005114:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800511c:	f003 0310 	and.w	r3, r3, #16
 8005120:	2b00      	cmp	r3, #0
 8005122:	d12f      	bne.n	8005184 <HAL_ADC_Init+0xe0>
 8005124:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8005128:	2b00      	cmp	r3, #0
 800512a:	d12b      	bne.n	8005184 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005130:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8005134:	f023 0302 	bic.w	r3, r3, #2
 8005138:	f043 0202 	orr.w	r2, r3, #2
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	689a      	ldr	r2, [r3, #8]
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800514e:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	689a      	ldr	r2, [r3, #8]
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800515e:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8005160:	4b86      	ldr	r3, [pc, #536]	; (800537c <HAL_ADC_Init+0x2d8>)
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	4a86      	ldr	r2, [pc, #536]	; (8005380 <HAL_ADC_Init+0x2dc>)
 8005166:	fba2 2303 	umull	r2, r3, r2, r3
 800516a:	0c9a      	lsrs	r2, r3, #18
 800516c:	4613      	mov	r3, r2
 800516e:	009b      	lsls	r3, r3, #2
 8005170:	4413      	add	r3, r2
 8005172:	005b      	lsls	r3, r3, #1
 8005174:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8005176:	e002      	b.n	800517e <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8005178:	68bb      	ldr	r3, [r7, #8]
 800517a:	3b01      	subs	r3, #1
 800517c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800517e:	68bb      	ldr	r3, [r7, #8]
 8005180:	2b00      	cmp	r3, #0
 8005182:	d1f9      	bne.n	8005178 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	689b      	ldr	r3, [r3, #8]
 800518a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800518e:	2b00      	cmp	r3, #0
 8005190:	d007      	beq.n	80051a2 <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	689b      	ldr	r3, [r3, #8]
 8005198:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 800519c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80051a0:	d110      	bne.n	80051c4 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051a6:	f023 0312 	bic.w	r3, r3, #18
 80051aa:	f043 0210 	orr.w	r2, r3, #16
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051b6:	f043 0201 	orr.w	r2, r3, #1
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 80051be:	2301      	movs	r3, #1
 80051c0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051c8:	f003 0310 	and.w	r3, r3, #16
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	f040 8136 	bne.w	800543e <HAL_ADC_Init+0x39a>
 80051d2:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	f040 8131 	bne.w	800543e <HAL_ADC_Init+0x39a>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	689b      	ldr	r3, [r3, #8]
 80051e2:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	f040 8129 	bne.w	800543e <HAL_ADC_Init+0x39a>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051f0:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80051f4:	f043 0202 	orr.w	r2, r3, #2
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005204:	d004      	beq.n	8005210 <HAL_ADC_Init+0x16c>
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	4a5e      	ldr	r2, [pc, #376]	; (8005384 <HAL_ADC_Init+0x2e0>)
 800520c:	4293      	cmp	r3, r2
 800520e:	d101      	bne.n	8005214 <HAL_ADC_Init+0x170>
 8005210:	4b5d      	ldr	r3, [pc, #372]	; (8005388 <HAL_ADC_Init+0x2e4>)
 8005212:	e000      	b.n	8005216 <HAL_ADC_Init+0x172>
 8005214:	4b5d      	ldr	r3, [pc, #372]	; (800538c <HAL_ADC_Init+0x2e8>)
 8005216:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005220:	d102      	bne.n	8005228 <HAL_ADC_Init+0x184>
 8005222:	4b58      	ldr	r3, [pc, #352]	; (8005384 <HAL_ADC_Init+0x2e0>)
 8005224:	60fb      	str	r3, [r7, #12]
 8005226:	e01a      	b.n	800525e <HAL_ADC_Init+0x1ba>
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	4a55      	ldr	r2, [pc, #340]	; (8005384 <HAL_ADC_Init+0x2e0>)
 800522e:	4293      	cmp	r3, r2
 8005230:	d103      	bne.n	800523a <HAL_ADC_Init+0x196>
 8005232:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8005236:	60fb      	str	r3, [r7, #12]
 8005238:	e011      	b.n	800525e <HAL_ADC_Init+0x1ba>
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	4a54      	ldr	r2, [pc, #336]	; (8005390 <HAL_ADC_Init+0x2ec>)
 8005240:	4293      	cmp	r3, r2
 8005242:	d102      	bne.n	800524a <HAL_ADC_Init+0x1a6>
 8005244:	4b53      	ldr	r3, [pc, #332]	; (8005394 <HAL_ADC_Init+0x2f0>)
 8005246:	60fb      	str	r3, [r7, #12]
 8005248:	e009      	b.n	800525e <HAL_ADC_Init+0x1ba>
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	4a51      	ldr	r2, [pc, #324]	; (8005394 <HAL_ADC_Init+0x2f0>)
 8005250:	4293      	cmp	r3, r2
 8005252:	d102      	bne.n	800525a <HAL_ADC_Init+0x1b6>
 8005254:	4b4e      	ldr	r3, [pc, #312]	; (8005390 <HAL_ADC_Init+0x2ec>)
 8005256:	60fb      	str	r3, [r7, #12]
 8005258:	e001      	b.n	800525e <HAL_ADC_Init+0x1ba>
 800525a:	2300      	movs	r3, #0
 800525c:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	689b      	ldr	r3, [r3, #8]
 8005264:	f003 0303 	and.w	r3, r3, #3
 8005268:	2b01      	cmp	r3, #1
 800526a:	d108      	bne.n	800527e <HAL_ADC_Init+0x1da>
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	f003 0301 	and.w	r3, r3, #1
 8005276:	2b01      	cmp	r3, #1
 8005278:	d101      	bne.n	800527e <HAL_ADC_Init+0x1da>
 800527a:	2301      	movs	r3, #1
 800527c:	e000      	b.n	8005280 <HAL_ADC_Init+0x1dc>
 800527e:	2300      	movs	r3, #0
 8005280:	2b00      	cmp	r3, #0
 8005282:	d11c      	bne.n	80052be <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8005284:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8005286:	2b00      	cmp	r3, #0
 8005288:	d010      	beq.n	80052ac <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	689b      	ldr	r3, [r3, #8]
 800528e:	f003 0303 	and.w	r3, r3, #3
 8005292:	2b01      	cmp	r3, #1
 8005294:	d107      	bne.n	80052a6 <HAL_ADC_Init+0x202>
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	f003 0301 	and.w	r3, r3, #1
 800529e:	2b01      	cmp	r3, #1
 80052a0:	d101      	bne.n	80052a6 <HAL_ADC_Init+0x202>
 80052a2:	2301      	movs	r3, #1
 80052a4:	e000      	b.n	80052a8 <HAL_ADC_Init+0x204>
 80052a6:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d108      	bne.n	80052be <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 80052ac:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80052ae:	689b      	ldr	r3, [r3, #8]
 80052b0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	685b      	ldr	r3, [r3, #4]
 80052b8:	431a      	orrs	r2, r3
 80052ba:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80052bc:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	7e5b      	ldrb	r3, [r3, #25]
 80052c2:	035b      	lsls	r3, r3, #13
 80052c4:	687a      	ldr	r2, [r7, #4]
 80052c6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80052c8:	2a01      	cmp	r2, #1
 80052ca:	d002      	beq.n	80052d2 <HAL_ADC_Init+0x22e>
 80052cc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80052d0:	e000      	b.n	80052d4 <HAL_ADC_Init+0x230>
 80052d2:	2200      	movs	r2, #0
 80052d4:	431a      	orrs	r2, r3
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	68db      	ldr	r3, [r3, #12]
 80052da:	431a      	orrs	r2, r3
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	689b      	ldr	r3, [r3, #8]
 80052e0:	4313      	orrs	r3, r2
 80052e2:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80052e4:	4313      	orrs	r3, r2
 80052e6:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	f893 3020 	ldrb.w	r3, [r3, #32]
 80052ee:	2b01      	cmp	r3, #1
 80052f0:	d11b      	bne.n	800532a <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	7e5b      	ldrb	r3, [r3, #25]
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d109      	bne.n	800530e <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052fe:	3b01      	subs	r3, #1
 8005300:	045a      	lsls	r2, r3, #17
 8005302:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005304:	4313      	orrs	r3, r2
 8005306:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800530a:	663b      	str	r3, [r7, #96]	; 0x60
 800530c:	e00d      	b.n	800532a <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005312:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8005316:	f043 0220 	orr.w	r2, r3, #32
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005322:	f043 0201 	orr.w	r2, r3, #1
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800532e:	2b01      	cmp	r3, #1
 8005330:	d03a      	beq.n	80053a8 <HAL_ADC_Init+0x304>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	4a16      	ldr	r2, [pc, #88]	; (8005390 <HAL_ADC_Init+0x2ec>)
 8005338:	4293      	cmp	r3, r2
 800533a:	d004      	beq.n	8005346 <HAL_ADC_Init+0x2a2>
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	4a14      	ldr	r2, [pc, #80]	; (8005394 <HAL_ADC_Init+0x2f0>)
 8005342:	4293      	cmp	r3, r2
 8005344:	d128      	bne.n	8005398 <HAL_ADC_Init+0x2f4>
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800534a:	f5b3 7f30 	cmp.w	r3, #704	; 0x2c0
 800534e:	d012      	beq.n	8005376 <HAL_ADC_Init+0x2d2>
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005354:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005358:	d00a      	beq.n	8005370 <HAL_ADC_Init+0x2cc>
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800535e:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 8005362:	d002      	beq.n	800536a <HAL_ADC_Init+0x2c6>
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005368:	e018      	b.n	800539c <HAL_ADC_Init+0x2f8>
 800536a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800536e:	e015      	b.n	800539c <HAL_ADC_Init+0x2f8>
 8005370:	f44f 7330 	mov.w	r3, #704	; 0x2c0
 8005374:	e012      	b.n	800539c <HAL_ADC_Init+0x2f8>
 8005376:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 800537a:	e00f      	b.n	800539c <HAL_ADC_Init+0x2f8>
 800537c:	2000008c 	.word	0x2000008c
 8005380:	431bde83 	.word	0x431bde83
 8005384:	50000100 	.word	0x50000100
 8005388:	50000300 	.word	0x50000300
 800538c:	50000700 	.word	0x50000700
 8005390:	50000400 	.word	0x50000400
 8005394:	50000500 	.word	0x50000500
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800539c:	687a      	ldr	r2, [r7, #4]
 800539e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80053a0:	4313      	orrs	r3, r2
 80053a2:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80053a4:	4313      	orrs	r3, r2
 80053a6:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	689b      	ldr	r3, [r3, #8]
 80053ae:	f003 030c 	and.w	r3, r3, #12
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d114      	bne.n	80053e0 <HAL_ADC_Init+0x33c>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	68db      	ldr	r3, [r3, #12]
 80053bc:	687a      	ldr	r2, [r7, #4]
 80053be:	6812      	ldr	r2, [r2, #0]
 80053c0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80053c4:	f023 0302 	bic.w	r3, r3, #2
 80053c8:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	7e1b      	ldrb	r3, [r3, #24]
 80053ce:	039a      	lsls	r2, r3, #14
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80053d6:	005b      	lsls	r3, r3, #1
 80053d8:	4313      	orrs	r3, r2
 80053da:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80053dc:	4313      	orrs	r3, r2
 80053de:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	68da      	ldr	r2, [r3, #12]
 80053e6:	4b1e      	ldr	r3, [pc, #120]	; (8005460 <HAL_ADC_Init+0x3bc>)
 80053e8:	4013      	ands	r3, r2
 80053ea:	687a      	ldr	r2, [r7, #4]
 80053ec:	6812      	ldr	r2, [r2, #0]
 80053ee:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80053f0:	430b      	orrs	r3, r1
 80053f2:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	691b      	ldr	r3, [r3, #16]
 80053f8:	2b01      	cmp	r3, #1
 80053fa:	d10c      	bne.n	8005416 <HAL_ADC_Init+0x372>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005402:	f023 010f 	bic.w	r1, r3, #15
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	69db      	ldr	r3, [r3, #28]
 800540a:	1e5a      	subs	r2, r3, #1
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	430a      	orrs	r2, r1
 8005412:	631a      	str	r2, [r3, #48]	; 0x30
 8005414:	e007      	b.n	8005426 <HAL_ADC_Init+0x382>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	f022 020f 	bic.w	r2, r2, #15
 8005424:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	2200      	movs	r2, #0
 800542a:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005430:	f023 0303 	bic.w	r3, r3, #3
 8005434:	f043 0201 	orr.w	r2, r3, #1
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	641a      	str	r2, [r3, #64]	; 0x40
 800543c:	e00a      	b.n	8005454 <HAL_ADC_Init+0x3b0>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005442:	f023 0312 	bic.w	r3, r3, #18
 8005446:	f043 0210 	orr.w	r2, r3, #16
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 800544e:	2301      	movs	r3, #1
 8005450:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8005454:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8005458:	4618      	mov	r0, r3
 800545a:	3768      	adds	r7, #104	; 0x68
 800545c:	46bd      	mov	sp, r7
 800545e:	bd80      	pop	{r7, pc}
 8005460:	fff0c007 	.word	0xfff0c007

08005464 <HAL_ADC_Start_IT>:
  *         For ADC master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8005464:	b580      	push	{r7, lr}
 8005466:	b084      	sub	sp, #16
 8005468:	af00      	add	r7, sp, #0
 800546a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800546c:	2300      	movs	r3, #0
 800546e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	689b      	ldr	r3, [r3, #8]
 8005476:	f003 0304 	and.w	r3, r3, #4
 800547a:	2b00      	cmp	r3, #0
 800547c:	f040 8123 	bne.w	80056c6 <HAL_ADC_Start_IT+0x262>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005486:	2b01      	cmp	r3, #1
 8005488:	d101      	bne.n	800548e <HAL_ADC_Start_IT+0x2a>
 800548a:	2302      	movs	r3, #2
 800548c:	e11e      	b.n	80056cc <HAL_ADC_Start_IT+0x268>
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	2201      	movs	r2, #1
 8005492:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8005496:	6878      	ldr	r0, [r7, #4]
 8005498:	f000 fd82 	bl	8005fa0 <ADC_Enable>
 800549c:	4603      	mov	r3, r0
 800549e:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80054a0:	7bfb      	ldrb	r3, [r7, #15]
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	f040 810a 	bne.w	80056bc <HAL_ADC_Start_IT+0x258>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054ac:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80054b0:	f023 0301 	bic.w	r3, r3, #1
 80054b4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Set group injected state (from auto-injection) and multimode state   */
      /* for all cases of multimode: independent mode, multimode ADC master   */
      /* or multimode ADC slave (for devices with several ADCs):              */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80054c4:	d004      	beq.n	80054d0 <HAL_ADC_Start_IT+0x6c>
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	4a82      	ldr	r2, [pc, #520]	; (80056d4 <HAL_ADC_Start_IT+0x270>)
 80054cc:	4293      	cmp	r3, r2
 80054ce:	d106      	bne.n	80054de <HAL_ADC_Start_IT+0x7a>
 80054d0:	4b81      	ldr	r3, [pc, #516]	; (80056d8 <HAL_ADC_Start_IT+0x274>)
 80054d2:	689b      	ldr	r3, [r3, #8]
 80054d4:	f003 031f 	and.w	r3, r3, #31
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d010      	beq.n	80054fe <HAL_ADC_Start_IT+0x9a>
 80054dc:	e005      	b.n	80054ea <HAL_ADC_Start_IT+0x86>
 80054de:	4b7f      	ldr	r3, [pc, #508]	; (80056dc <HAL_ADC_Start_IT+0x278>)
 80054e0:	689b      	ldr	r3, [r3, #8]
 80054e2:	f003 031f 	and.w	r3, r3, #31
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d009      	beq.n	80054fe <HAL_ADC_Start_IT+0x9a>
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80054f2:	d004      	beq.n	80054fe <HAL_ADC_Start_IT+0x9a>
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	4a79      	ldr	r2, [pc, #484]	; (80056e0 <HAL_ADC_Start_IT+0x27c>)
 80054fa:	4293      	cmp	r3, r2
 80054fc:	d115      	bne.n	800552a <HAL_ADC_Start_IT+0xc6>
      {
        /* Set ADC state (ADC independent or master) */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005502:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	68db      	ldr	r3, [r3, #12]
 8005510:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005514:	2b00      	cmp	r3, #0
 8005516:	d036      	beq.n	8005586 <HAL_ADC_Start_IT+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800551c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8005520:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	641a      	str	r2, [r3, #64]	; 0x40
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8005528:	e02d      	b.n	8005586 <HAL_ADC_Start_IT+0x122>
        }
      }
      else
      {
        /* Set ADC state (ADC slave) */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800552e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800553e:	d004      	beq.n	800554a <HAL_ADC_Start_IT+0xe6>
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	4a63      	ldr	r2, [pc, #396]	; (80056d4 <HAL_ADC_Start_IT+0x270>)
 8005546:	4293      	cmp	r3, r2
 8005548:	d10a      	bne.n	8005560 <HAL_ADC_Start_IT+0xfc>
 800554a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800554e:	68db      	ldr	r3, [r3, #12]
 8005550:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005554:	2b00      	cmp	r3, #0
 8005556:	bf14      	ite	ne
 8005558:	2301      	movne	r3, #1
 800555a:	2300      	moveq	r3, #0
 800555c:	b2db      	uxtb	r3, r3
 800555e:	e008      	b.n	8005572 <HAL_ADC_Start_IT+0x10e>
 8005560:	4b5f      	ldr	r3, [pc, #380]	; (80056e0 <HAL_ADC_Start_IT+0x27c>)
 8005562:	68db      	ldr	r3, [r3, #12]
 8005564:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005568:	2b00      	cmp	r3, #0
 800556a:	bf14      	ite	ne
 800556c:	2301      	movne	r3, #1
 800556e:	2300      	moveq	r3, #0
 8005570:	b2db      	uxtb	r3, r3
 8005572:	2b00      	cmp	r3, #0
 8005574:	d007      	beq.n	8005586 <HAL_ADC_Start_IT+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800557a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800557e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	641a      	str	r2, [r3, #64]	; 0x40
        }
      }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800558a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800558e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005592:	d106      	bne.n	80055a2 <HAL_ADC_Start_IT+0x13e>
      {
        /* Reset ADC error code fields related to conversions on group regular*/
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005598:	f023 0206 	bic.w	r2, r3, #6
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	645a      	str	r2, [r3, #68]	; 0x44
 80055a0:	e002      	b.n	80055a8 <HAL_ADC_Start_IT+0x144>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	2200      	movs	r2, #0
 80055a6:	645a      	str	r2, [r3, #68]	; 0x44
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	2200      	movs	r2, #0
 80055ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	221c      	movs	r2, #28
 80055b6:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC end of conversion interrupt */
      /* Enable ADC overrun interrupt */  
      switch(hadc->Init.EOCSelection)
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	695b      	ldr	r3, [r3, #20]
 80055bc:	2b08      	cmp	r3, #8
 80055be:	d110      	bne.n	80055e2 <HAL_ADC_Start_IT+0x17e>
      {
        case ADC_EOC_SEQ_CONV: 
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	685a      	ldr	r2, [r3, #4]
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	f022 0204 	bic.w	r2, r2, #4
 80055ce:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOS));
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	685a      	ldr	r2, [r3, #4]
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	f042 0208 	orr.w	r2, r2, #8
 80055de:	605a      	str	r2, [r3, #4]
          break;
 80055e0:	e008      	b.n	80055f4 <HAL_ADC_Start_IT+0x190>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS));
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	685a      	ldr	r2, [r3, #4]
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	f042 020c 	orr.w	r2, r2, #12
 80055f0:	605a      	str	r2, [r3, #4]
          break;
 80055f2:	bf00      	nop
      /* If overrun is set to overwrite previous data (default setting),      */
      /* overrun interrupt is not activated (overrun event is not considered  */
      /* as an error).                                                        */
      /* (cf ref manual "Managing conversions without using the DMA and       */
      /* without overrun ")                                                   */
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80055f8:	2b01      	cmp	r3, #1
 80055fa:	d107      	bne.n	800560c <HAL_ADC_Start_IT+0x1a8>
      {
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	685a      	ldr	r2, [r3, #4]
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	f022 0210 	bic.w	r2, r2, #16
 800560a:	605a      	str	r2, [r3, #4]
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005614:	d004      	beq.n	8005620 <HAL_ADC_Start_IT+0x1bc>
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	4a2e      	ldr	r2, [pc, #184]	; (80056d4 <HAL_ADC_Start_IT+0x270>)
 800561c:	4293      	cmp	r3, r2
 800561e:	d106      	bne.n	800562e <HAL_ADC_Start_IT+0x1ca>
 8005620:	4b2d      	ldr	r3, [pc, #180]	; (80056d8 <HAL_ADC_Start_IT+0x274>)
 8005622:	689b      	ldr	r3, [r3, #8]
 8005624:	f003 031f 	and.w	r3, r3, #31
 8005628:	2b00      	cmp	r3, #0
 800562a:	d03e      	beq.n	80056aa <HAL_ADC_Start_IT+0x246>
 800562c:	e005      	b.n	800563a <HAL_ADC_Start_IT+0x1d6>
 800562e:	4b2b      	ldr	r3, [pc, #172]	; (80056dc <HAL_ADC_Start_IT+0x278>)
 8005630:	689b      	ldr	r3, [r3, #8]
 8005632:	f003 031f 	and.w	r3, r3, #31
 8005636:	2b00      	cmp	r3, #0
 8005638:	d037      	beq.n	80056aa <HAL_ADC_Start_IT+0x246>
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005642:	d004      	beq.n	800564e <HAL_ADC_Start_IT+0x1ea>
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	4a22      	ldr	r2, [pc, #136]	; (80056d4 <HAL_ADC_Start_IT+0x270>)
 800564a:	4293      	cmp	r3, r2
 800564c:	d106      	bne.n	800565c <HAL_ADC_Start_IT+0x1f8>
 800564e:	4b22      	ldr	r3, [pc, #136]	; (80056d8 <HAL_ADC_Start_IT+0x274>)
 8005650:	689b      	ldr	r3, [r3, #8]
 8005652:	f003 031f 	and.w	r3, r3, #31
 8005656:	2b05      	cmp	r3, #5
 8005658:	d027      	beq.n	80056aa <HAL_ADC_Start_IT+0x246>
 800565a:	e005      	b.n	8005668 <HAL_ADC_Start_IT+0x204>
 800565c:	4b1f      	ldr	r3, [pc, #124]	; (80056dc <HAL_ADC_Start_IT+0x278>)
 800565e:	689b      	ldr	r3, [r3, #8]
 8005660:	f003 031f 	and.w	r3, r3, #31
 8005664:	2b05      	cmp	r3, #5
 8005666:	d020      	beq.n	80056aa <HAL_ADC_Start_IT+0x246>
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005670:	d004      	beq.n	800567c <HAL_ADC_Start_IT+0x218>
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	4a17      	ldr	r2, [pc, #92]	; (80056d4 <HAL_ADC_Start_IT+0x270>)
 8005678:	4293      	cmp	r3, r2
 800567a:	d106      	bne.n	800568a <HAL_ADC_Start_IT+0x226>
 800567c:	4b16      	ldr	r3, [pc, #88]	; (80056d8 <HAL_ADC_Start_IT+0x274>)
 800567e:	689b      	ldr	r3, [r3, #8]
 8005680:	f003 031f 	and.w	r3, r3, #31
 8005684:	2b09      	cmp	r3, #9
 8005686:	d010      	beq.n	80056aa <HAL_ADC_Start_IT+0x246>
 8005688:	e005      	b.n	8005696 <HAL_ADC_Start_IT+0x232>
 800568a:	4b14      	ldr	r3, [pc, #80]	; (80056dc <HAL_ADC_Start_IT+0x278>)
 800568c:	689b      	ldr	r3, [r3, #8]
 800568e:	f003 031f 	and.w	r3, r3, #31
 8005692:	2b09      	cmp	r3, #9
 8005694:	d009      	beq.n	80056aa <HAL_ADC_Start_IT+0x246>
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800569e:	d004      	beq.n	80056aa <HAL_ADC_Start_IT+0x246>
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	4a0e      	ldr	r2, [pc, #56]	; (80056e0 <HAL_ADC_Start_IT+0x27c>)
 80056a6:	4293      	cmp	r3, r2
 80056a8:	d10f      	bne.n	80056ca <HAL_ADC_Start_IT+0x266>
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	689a      	ldr	r2, [r3, #8]
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	f042 0204 	orr.w	r2, r2, #4
 80056b8:	609a      	str	r2, [r3, #8]
 80056ba:	e006      	b.n	80056ca <HAL_ADC_Start_IT+0x266>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	2200      	movs	r2, #0
 80056c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80056c4:	e001      	b.n	80056ca <HAL_ADC_Start_IT+0x266>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80056c6:	2302      	movs	r3, #2
 80056c8:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80056ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80056cc:	4618      	mov	r0, r3
 80056ce:	3710      	adds	r7, #16
 80056d0:	46bd      	mov	sp, r7
 80056d2:	bd80      	pop	{r7, pc}
 80056d4:	50000100 	.word	0x50000100
 80056d8:	50000300 	.word	0x50000300
 80056dc:	50000700 	.word	0x50000700
 80056e0:	50000400 	.word	0x50000400

080056e4 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80056e4:	b480      	push	{r7}
 80056e6:	b083      	sub	sp, #12
 80056e8:	af00      	add	r7, sp, #0
 80056ea:	6078      	str	r0, [r7, #4]

  /* Note: ADC flag EOC is not cleared here by software because               */
  /*       automatically cleared by hardware when reading register DR.        */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 80056f2:	4618      	mov	r0, r3
 80056f4:	370c      	adds	r7, #12
 80056f6:	46bd      	mov	sp, r7
 80056f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056fc:	4770      	bx	lr

080056fe <HAL_ADCEx_Calibration_Start>:
  *            @arg ADC_SINGLE_ENDED: Channel in mode input single ended
  *            @arg ADC_DIFFERENTIAL_ENDED: Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc, uint32_t SingleDiff)
{
 80056fe:	b580      	push	{r7, lr}
 8005700:	b084      	sub	sp, #16
 8005702:	af00      	add	r7, sp, #0
 8005704:	6078      	str	r0, [r7, #4]
 8005706:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005708:	2300      	movs	r3, #0
 800570a:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005712:	2b01      	cmp	r3, #1
 8005714:	d101      	bne.n	800571a <HAL_ADCEx_Calibration_Start+0x1c>
 8005716:	2302      	movs	r3, #2
 8005718:	e05f      	b.n	80057da <HAL_ADCEx_Calibration_Start+0xdc>
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	2201      	movs	r2, #1
 800571e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
   
  /* Calibration prerequisite: ADC must be disabled. */
   
  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8005722:	6878      	ldr	r0, [r7, #4]
 8005724:	f000 fca0 	bl	8006068 <ADC_Disable>
 8005728:	4603      	mov	r3, r0
 800572a:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 800572c:	7bfb      	ldrb	r3, [r7, #15]
 800572e:	2b00      	cmp	r3, #0
 8005730:	d14e      	bne.n	80057d0 <HAL_ADCEx_Calibration_Start+0xd2>
  {
    /* Change ADC state */
    hadc->State = HAL_ADC_STATE_READY;
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	2201      	movs	r2, #1
 8005736:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Select calibration mode single ended or differential ended */
    hadc->Instance->CR &= (~ADC_CR_ADCALDIF);
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	689a      	ldr	r2, [r3, #8]
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
 8005746:	609a      	str	r2, [r3, #8]
    if (SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8005748:	683b      	ldr	r3, [r7, #0]
 800574a:	2b01      	cmp	r3, #1
 800574c:	d107      	bne.n	800575e <HAL_ADCEx_Calibration_Start+0x60>
    {
      hadc->Instance->CR |= ADC_CR_ADCALDIF;
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	689a      	ldr	r2, [r3, #8]
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800575c:	609a      	str	r2, [r3, #8]
    }

    /* Start ADC calibration */
    hadc->Instance->CR |= ADC_CR_ADCAL;
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	689a      	ldr	r2, [r3, #8]
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800576c:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();  
 800576e:	f7ff fc69 	bl	8005044 <HAL_GetTick>
 8005772:	60b8      	str	r0, [r7, #8]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8005774:	e01c      	b.n	80057b0 <HAL_ADCEx_Calibration_Start+0xb2>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8005776:	f7ff fc65 	bl	8005044 <HAL_GetTick>
 800577a:	4602      	mov	r2, r0
 800577c:	68bb      	ldr	r3, [r7, #8]
 800577e:	1ad3      	subs	r3, r2, r3
 8005780:	2b0a      	cmp	r3, #10
 8005782:	d915      	bls.n	80057b0 <HAL_ADCEx_Calibration_Start+0xb2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	689b      	ldr	r3, [r3, #8]
 800578a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800578e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005792:	d10d      	bne.n	80057b0 <HAL_ADCEx_Calibration_Start+0xb2>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005798:	f023 0312 	bic.w	r3, r3, #18
 800579c:	f043 0210 	orr.w	r2, r3, #16
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	2200      	movs	r2, #0
 80057a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80057ac:	2301      	movs	r3, #1
 80057ae:	e014      	b.n	80057da <HAL_ADCEx_Calibration_Start+0xdc>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	689b      	ldr	r3, [r3, #8]
 80057b6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80057ba:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80057be:	d0da      	beq.n	8005776 <HAL_ADCEx_Calibration_Start+0x78>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057c4:	f023 0303 	bic.w	r3, r3, #3
 80057c8:	f043 0201 	orr.w	r2, r3, #1
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	2200      	movs	r2, #0
 80057d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80057d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80057da:	4618      	mov	r0, r3
 80057dc:	3710      	adds	r7, #16
 80057de:	46bd      	mov	sp, r7
 80057e0:	bd80      	pop	{r7, pc}
	...

080057e4 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80057e4:	b480      	push	{r7}
 80057e6:	b09b      	sub	sp, #108	; 0x6c
 80057e8:	af00      	add	r7, sp, #0
 80057ea:	6078      	str	r0, [r7, #4]
 80057ec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80057ee:	2300      	movs	r3, #0
 80057f0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 80057f4:	2300      	movs	r3, #0
 80057f6:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80057fe:	2b01      	cmp	r3, #1
 8005800:	d101      	bne.n	8005806 <HAL_ADC_ConfigChannel+0x22>
 8005802:	2302      	movs	r3, #2
 8005804:	e2cb      	b.n	8005d9e <HAL_ADC_ConfigChannel+0x5ba>
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	2201      	movs	r2, #1
 800580a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	689b      	ldr	r3, [r3, #8]
 8005814:	f003 0304 	and.w	r3, r3, #4
 8005818:	2b00      	cmp	r3, #0
 800581a:	f040 82af 	bne.w	8005d7c <HAL_ADC_ConfigChannel+0x598>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 800581e:	683b      	ldr	r3, [r7, #0]
 8005820:	685b      	ldr	r3, [r3, #4]
 8005822:	2b04      	cmp	r3, #4
 8005824:	d81c      	bhi.n	8005860 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800582c:	683b      	ldr	r3, [r7, #0]
 800582e:	685a      	ldr	r2, [r3, #4]
 8005830:	4613      	mov	r3, r2
 8005832:	005b      	lsls	r3, r3, #1
 8005834:	4413      	add	r3, r2
 8005836:	005b      	lsls	r3, r3, #1
 8005838:	461a      	mov	r2, r3
 800583a:	231f      	movs	r3, #31
 800583c:	4093      	lsls	r3, r2
 800583e:	43db      	mvns	r3, r3
 8005840:	4019      	ands	r1, r3
 8005842:	683b      	ldr	r3, [r7, #0]
 8005844:	6818      	ldr	r0, [r3, #0]
 8005846:	683b      	ldr	r3, [r7, #0]
 8005848:	685a      	ldr	r2, [r3, #4]
 800584a:	4613      	mov	r3, r2
 800584c:	005b      	lsls	r3, r3, #1
 800584e:	4413      	add	r3, r2
 8005850:	005b      	lsls	r3, r3, #1
 8005852:	fa00 f203 	lsl.w	r2, r0, r3
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	430a      	orrs	r2, r1
 800585c:	631a      	str	r2, [r3, #48]	; 0x30
 800585e:	e063      	b.n	8005928 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8005860:	683b      	ldr	r3, [r7, #0]
 8005862:	685b      	ldr	r3, [r3, #4]
 8005864:	2b09      	cmp	r3, #9
 8005866:	d81e      	bhi.n	80058a6 <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800586e:	683b      	ldr	r3, [r7, #0]
 8005870:	685a      	ldr	r2, [r3, #4]
 8005872:	4613      	mov	r3, r2
 8005874:	005b      	lsls	r3, r3, #1
 8005876:	4413      	add	r3, r2
 8005878:	005b      	lsls	r3, r3, #1
 800587a:	3b1e      	subs	r3, #30
 800587c:	221f      	movs	r2, #31
 800587e:	fa02 f303 	lsl.w	r3, r2, r3
 8005882:	43db      	mvns	r3, r3
 8005884:	4019      	ands	r1, r3
 8005886:	683b      	ldr	r3, [r7, #0]
 8005888:	6818      	ldr	r0, [r3, #0]
 800588a:	683b      	ldr	r3, [r7, #0]
 800588c:	685a      	ldr	r2, [r3, #4]
 800588e:	4613      	mov	r3, r2
 8005890:	005b      	lsls	r3, r3, #1
 8005892:	4413      	add	r3, r2
 8005894:	005b      	lsls	r3, r3, #1
 8005896:	3b1e      	subs	r3, #30
 8005898:	fa00 f203 	lsl.w	r2, r0, r3
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	430a      	orrs	r2, r1
 80058a2:	635a      	str	r2, [r3, #52]	; 0x34
 80058a4:	e040      	b.n	8005928 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 80058a6:	683b      	ldr	r3, [r7, #0]
 80058a8:	685b      	ldr	r3, [r3, #4]
 80058aa:	2b0e      	cmp	r3, #14
 80058ac:	d81e      	bhi.n	80058ec <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80058b4:	683b      	ldr	r3, [r7, #0]
 80058b6:	685a      	ldr	r2, [r3, #4]
 80058b8:	4613      	mov	r3, r2
 80058ba:	005b      	lsls	r3, r3, #1
 80058bc:	4413      	add	r3, r2
 80058be:	005b      	lsls	r3, r3, #1
 80058c0:	3b3c      	subs	r3, #60	; 0x3c
 80058c2:	221f      	movs	r2, #31
 80058c4:	fa02 f303 	lsl.w	r3, r2, r3
 80058c8:	43db      	mvns	r3, r3
 80058ca:	4019      	ands	r1, r3
 80058cc:	683b      	ldr	r3, [r7, #0]
 80058ce:	6818      	ldr	r0, [r3, #0]
 80058d0:	683b      	ldr	r3, [r7, #0]
 80058d2:	685a      	ldr	r2, [r3, #4]
 80058d4:	4613      	mov	r3, r2
 80058d6:	005b      	lsls	r3, r3, #1
 80058d8:	4413      	add	r3, r2
 80058da:	005b      	lsls	r3, r3, #1
 80058dc:	3b3c      	subs	r3, #60	; 0x3c
 80058de:	fa00 f203 	lsl.w	r2, r0, r3
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	430a      	orrs	r2, r1
 80058e8:	639a      	str	r2, [r3, #56]	; 0x38
 80058ea:	e01d      	b.n	8005928 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 80058f2:	683b      	ldr	r3, [r7, #0]
 80058f4:	685a      	ldr	r2, [r3, #4]
 80058f6:	4613      	mov	r3, r2
 80058f8:	005b      	lsls	r3, r3, #1
 80058fa:	4413      	add	r3, r2
 80058fc:	005b      	lsls	r3, r3, #1
 80058fe:	3b5a      	subs	r3, #90	; 0x5a
 8005900:	221f      	movs	r2, #31
 8005902:	fa02 f303 	lsl.w	r3, r2, r3
 8005906:	43db      	mvns	r3, r3
 8005908:	4019      	ands	r1, r3
 800590a:	683b      	ldr	r3, [r7, #0]
 800590c:	6818      	ldr	r0, [r3, #0]
 800590e:	683b      	ldr	r3, [r7, #0]
 8005910:	685a      	ldr	r2, [r3, #4]
 8005912:	4613      	mov	r3, r2
 8005914:	005b      	lsls	r3, r3, #1
 8005916:	4413      	add	r3, r2
 8005918:	005b      	lsls	r3, r3, #1
 800591a:	3b5a      	subs	r3, #90	; 0x5a
 800591c:	fa00 f203 	lsl.w	r2, r0, r3
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	430a      	orrs	r2, r1
 8005926:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	689b      	ldr	r3, [r3, #8]
 800592e:	f003 030c 	and.w	r3, r3, #12
 8005932:	2b00      	cmp	r3, #0
 8005934:	f040 80e5 	bne.w	8005b02 <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8005938:	683b      	ldr	r3, [r7, #0]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	2b09      	cmp	r3, #9
 800593e:	d91c      	bls.n	800597a <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	6999      	ldr	r1, [r3, #24]
 8005946:	683b      	ldr	r3, [r7, #0]
 8005948:	681a      	ldr	r2, [r3, #0]
 800594a:	4613      	mov	r3, r2
 800594c:	005b      	lsls	r3, r3, #1
 800594e:	4413      	add	r3, r2
 8005950:	3b1e      	subs	r3, #30
 8005952:	2207      	movs	r2, #7
 8005954:	fa02 f303 	lsl.w	r3, r2, r3
 8005958:	43db      	mvns	r3, r3
 800595a:	4019      	ands	r1, r3
 800595c:	683b      	ldr	r3, [r7, #0]
 800595e:	6898      	ldr	r0, [r3, #8]
 8005960:	683b      	ldr	r3, [r7, #0]
 8005962:	681a      	ldr	r2, [r3, #0]
 8005964:	4613      	mov	r3, r2
 8005966:	005b      	lsls	r3, r3, #1
 8005968:	4413      	add	r3, r2
 800596a:	3b1e      	subs	r3, #30
 800596c:	fa00 f203 	lsl.w	r2, r0, r3
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	430a      	orrs	r2, r1
 8005976:	619a      	str	r2, [r3, #24]
 8005978:	e019      	b.n	80059ae <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	6959      	ldr	r1, [r3, #20]
 8005980:	683b      	ldr	r3, [r7, #0]
 8005982:	681a      	ldr	r2, [r3, #0]
 8005984:	4613      	mov	r3, r2
 8005986:	005b      	lsls	r3, r3, #1
 8005988:	4413      	add	r3, r2
 800598a:	2207      	movs	r2, #7
 800598c:	fa02 f303 	lsl.w	r3, r2, r3
 8005990:	43db      	mvns	r3, r3
 8005992:	4019      	ands	r1, r3
 8005994:	683b      	ldr	r3, [r7, #0]
 8005996:	6898      	ldr	r0, [r3, #8]
 8005998:	683b      	ldr	r3, [r7, #0]
 800599a:	681a      	ldr	r2, [r3, #0]
 800599c:	4613      	mov	r3, r2
 800599e:	005b      	lsls	r3, r3, #1
 80059a0:	4413      	add	r3, r2
 80059a2:	fa00 f203 	lsl.w	r2, r0, r3
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	430a      	orrs	r2, r1
 80059ac:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 80059ae:	683b      	ldr	r3, [r7, #0]
 80059b0:	695a      	ldr	r2, [r3, #20]
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	68db      	ldr	r3, [r3, #12]
 80059b8:	08db      	lsrs	r3, r3, #3
 80059ba:	f003 0303 	and.w	r3, r3, #3
 80059be:	005b      	lsls	r3, r3, #1
 80059c0:	fa02 f303 	lsl.w	r3, r2, r3
 80059c4:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 80059c6:	683b      	ldr	r3, [r7, #0]
 80059c8:	691b      	ldr	r3, [r3, #16]
 80059ca:	3b01      	subs	r3, #1
 80059cc:	2b03      	cmp	r3, #3
 80059ce:	d84f      	bhi.n	8005a70 <HAL_ADC_ConfigChannel+0x28c>
 80059d0:	a201      	add	r2, pc, #4	; (adr r2, 80059d8 <HAL_ADC_ConfigChannel+0x1f4>)
 80059d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059d6:	bf00      	nop
 80059d8:	080059e9 	.word	0x080059e9
 80059dc:	08005a0b 	.word	0x08005a0b
 80059e0:	08005a2d 	.word	0x08005a2d
 80059e4:	08005a4f 	.word	0x08005a4f
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80059ee:	4b9f      	ldr	r3, [pc, #636]	; (8005c6c <HAL_ADC_ConfigChannel+0x488>)
 80059f0:	4013      	ands	r3, r2
 80059f2:	683a      	ldr	r2, [r7, #0]
 80059f4:	6812      	ldr	r2, [r2, #0]
 80059f6:	0691      	lsls	r1, r2, #26
 80059f8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80059fa:	430a      	orrs	r2, r1
 80059fc:	431a      	orrs	r2, r3
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8005a06:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8005a08:	e07e      	b.n	8005b08 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8005a10:	4b96      	ldr	r3, [pc, #600]	; (8005c6c <HAL_ADC_ConfigChannel+0x488>)
 8005a12:	4013      	ands	r3, r2
 8005a14:	683a      	ldr	r2, [r7, #0]
 8005a16:	6812      	ldr	r2, [r2, #0]
 8005a18:	0691      	lsls	r1, r2, #26
 8005a1a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8005a1c:	430a      	orrs	r2, r1
 8005a1e:	431a      	orrs	r2, r3
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8005a28:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8005a2a:	e06d      	b.n	8005b08 <HAL_ADC_ConfigChannel+0x324>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8005a32:	4b8e      	ldr	r3, [pc, #568]	; (8005c6c <HAL_ADC_ConfigChannel+0x488>)
 8005a34:	4013      	ands	r3, r2
 8005a36:	683a      	ldr	r2, [r7, #0]
 8005a38:	6812      	ldr	r2, [r2, #0]
 8005a3a:	0691      	lsls	r1, r2, #26
 8005a3c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8005a3e:	430a      	orrs	r2, r1
 8005a40:	431a      	orrs	r2, r3
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8005a4a:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8005a4c:	e05c      	b.n	8005b08 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8005a54:	4b85      	ldr	r3, [pc, #532]	; (8005c6c <HAL_ADC_ConfigChannel+0x488>)
 8005a56:	4013      	ands	r3, r2
 8005a58:	683a      	ldr	r2, [r7, #0]
 8005a5a:	6812      	ldr	r2, [r2, #0]
 8005a5c:	0691      	lsls	r1, r2, #26
 8005a5e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8005a60:	430a      	orrs	r2, r1
 8005a62:	431a      	orrs	r2, r3
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8005a6c:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8005a6e:	e04b      	b.n	8005b08 <HAL_ADC_ConfigChannel+0x324>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005a76:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005a7a:	683b      	ldr	r3, [r7, #0]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	069b      	lsls	r3, r3, #26
 8005a80:	429a      	cmp	r2, r3
 8005a82:	d107      	bne.n	8005a94 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8005a92:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005a9a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005a9e:	683b      	ldr	r3, [r7, #0]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	069b      	lsls	r3, r3, #26
 8005aa4:	429a      	cmp	r2, r3
 8005aa6:	d107      	bne.n	8005ab8 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8005ab6:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005abe:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005ac2:	683b      	ldr	r3, [r7, #0]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	069b      	lsls	r3, r3, #26
 8005ac8:	429a      	cmp	r2, r3
 8005aca:	d107      	bne.n	8005adc <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8005ada:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005ae2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005ae6:	683b      	ldr	r3, [r7, #0]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	069b      	lsls	r3, r3, #26
 8005aec:	429a      	cmp	r2, r3
 8005aee:	d10a      	bne.n	8005b06 <HAL_ADC_ConfigChannel+0x322>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8005afe:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 8005b00:	e001      	b.n	8005b06 <HAL_ADC_ConfigChannel+0x322>
    }

  }
 8005b02:	bf00      	nop
 8005b04:	e000      	b.n	8005b08 <HAL_ADC_ConfigChannel+0x324>
      break;
 8005b06:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	689b      	ldr	r3, [r3, #8]
 8005b0e:	f003 0303 	and.w	r3, r3, #3
 8005b12:	2b01      	cmp	r3, #1
 8005b14:	d108      	bne.n	8005b28 <HAL_ADC_ConfigChannel+0x344>
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	f003 0301 	and.w	r3, r3, #1
 8005b20:	2b01      	cmp	r3, #1
 8005b22:	d101      	bne.n	8005b28 <HAL_ADC_ConfigChannel+0x344>
 8005b24:	2301      	movs	r3, #1
 8005b26:	e000      	b.n	8005b2a <HAL_ADC_ConfigChannel+0x346>
 8005b28:	2300      	movs	r3, #0
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	f040 8131 	bne.w	8005d92 <HAL_ADC_ConfigChannel+0x5ae>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8005b30:	683b      	ldr	r3, [r7, #0]
 8005b32:	68db      	ldr	r3, [r3, #12]
 8005b34:	2b01      	cmp	r3, #1
 8005b36:	d00f      	beq.n	8005b58 <HAL_ADC_ConfigChannel+0x374>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8005b40:	683b      	ldr	r3, [r7, #0]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	2201      	movs	r2, #1
 8005b46:	fa02 f303 	lsl.w	r3, r2, r3
 8005b4a:	43da      	mvns	r2, r3
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	400a      	ands	r2, r1
 8005b52:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8005b56:	e049      	b.n	8005bec <HAL_ADC_ConfigChannel+0x408>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8005b60:	683b      	ldr	r3, [r7, #0]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	2201      	movs	r2, #1
 8005b66:	409a      	lsls	r2, r3
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	430a      	orrs	r2, r1
 8005b6e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8005b72:	683b      	ldr	r3, [r7, #0]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	2b09      	cmp	r3, #9
 8005b78:	d91c      	bls.n	8005bb4 <HAL_ADC_ConfigChannel+0x3d0>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	6999      	ldr	r1, [r3, #24]
 8005b80:	683b      	ldr	r3, [r7, #0]
 8005b82:	681a      	ldr	r2, [r3, #0]
 8005b84:	4613      	mov	r3, r2
 8005b86:	005b      	lsls	r3, r3, #1
 8005b88:	4413      	add	r3, r2
 8005b8a:	3b1b      	subs	r3, #27
 8005b8c:	2207      	movs	r2, #7
 8005b8e:	fa02 f303 	lsl.w	r3, r2, r3
 8005b92:	43db      	mvns	r3, r3
 8005b94:	4019      	ands	r1, r3
 8005b96:	683b      	ldr	r3, [r7, #0]
 8005b98:	6898      	ldr	r0, [r3, #8]
 8005b9a:	683b      	ldr	r3, [r7, #0]
 8005b9c:	681a      	ldr	r2, [r3, #0]
 8005b9e:	4613      	mov	r3, r2
 8005ba0:	005b      	lsls	r3, r3, #1
 8005ba2:	4413      	add	r3, r2
 8005ba4:	3b1b      	subs	r3, #27
 8005ba6:	fa00 f203 	lsl.w	r2, r0, r3
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	430a      	orrs	r2, r1
 8005bb0:	619a      	str	r2, [r3, #24]
 8005bb2:	e01b      	b.n	8005bec <HAL_ADC_ConfigChannel+0x408>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	6959      	ldr	r1, [r3, #20]
 8005bba:	683b      	ldr	r3, [r7, #0]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	1c5a      	adds	r2, r3, #1
 8005bc0:	4613      	mov	r3, r2
 8005bc2:	005b      	lsls	r3, r3, #1
 8005bc4:	4413      	add	r3, r2
 8005bc6:	2207      	movs	r2, #7
 8005bc8:	fa02 f303 	lsl.w	r3, r2, r3
 8005bcc:	43db      	mvns	r3, r3
 8005bce:	4019      	ands	r1, r3
 8005bd0:	683b      	ldr	r3, [r7, #0]
 8005bd2:	6898      	ldr	r0, [r3, #8]
 8005bd4:	683b      	ldr	r3, [r7, #0]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	1c5a      	adds	r2, r3, #1
 8005bda:	4613      	mov	r3, r2
 8005bdc:	005b      	lsls	r3, r3, #1
 8005bde:	4413      	add	r3, r2
 8005be0:	fa00 f203 	lsl.w	r2, r0, r3
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	430a      	orrs	r2, r1
 8005bea:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005bf4:	d004      	beq.n	8005c00 <HAL_ADC_ConfigChannel+0x41c>
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	4a1d      	ldr	r2, [pc, #116]	; (8005c70 <HAL_ADC_ConfigChannel+0x48c>)
 8005bfc:	4293      	cmp	r3, r2
 8005bfe:	d101      	bne.n	8005c04 <HAL_ADC_ConfigChannel+0x420>
 8005c00:	4b1c      	ldr	r3, [pc, #112]	; (8005c74 <HAL_ADC_ConfigChannel+0x490>)
 8005c02:	e000      	b.n	8005c06 <HAL_ADC_ConfigChannel+0x422>
 8005c04:	4b1c      	ldr	r3, [pc, #112]	; (8005c78 <HAL_ADC_ConfigChannel+0x494>)
 8005c06:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8005c08:	683b      	ldr	r3, [r7, #0]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	2b10      	cmp	r3, #16
 8005c0e:	d105      	bne.n	8005c1c <HAL_ADC_ConfigChannel+0x438>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8005c10:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005c12:	689b      	ldr	r3, [r3, #8]
 8005c14:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d015      	beq.n	8005c48 <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8005c1c:	683b      	ldr	r3, [r7, #0]
 8005c1e:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8005c20:	2b11      	cmp	r3, #17
 8005c22:	d105      	bne.n	8005c30 <HAL_ADC_ConfigChannel+0x44c>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8005c24:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005c26:	689b      	ldr	r3, [r3, #8]
 8005c28:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d00b      	beq.n	8005c48 <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8005c30:	683b      	ldr	r3, [r7, #0]
 8005c32:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8005c34:	2b12      	cmp	r3, #18
 8005c36:	f040 80ac 	bne.w	8005d92 <HAL_ADC_ConfigChannel+0x5ae>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8005c3a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005c3c:	689b      	ldr	r3, [r3, #8]
 8005c3e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	f040 80a5 	bne.w	8005d92 <HAL_ADC_ConfigChannel+0x5ae>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005c50:	d102      	bne.n	8005c58 <HAL_ADC_ConfigChannel+0x474>
 8005c52:	4b07      	ldr	r3, [pc, #28]	; (8005c70 <HAL_ADC_ConfigChannel+0x48c>)
 8005c54:	60fb      	str	r3, [r7, #12]
 8005c56:	e023      	b.n	8005ca0 <HAL_ADC_ConfigChannel+0x4bc>
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	4a04      	ldr	r2, [pc, #16]	; (8005c70 <HAL_ADC_ConfigChannel+0x48c>)
 8005c5e:	4293      	cmp	r3, r2
 8005c60:	d10c      	bne.n	8005c7c <HAL_ADC_ConfigChannel+0x498>
 8005c62:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8005c66:	60fb      	str	r3, [r7, #12]
 8005c68:	e01a      	b.n	8005ca0 <HAL_ADC_ConfigChannel+0x4bc>
 8005c6a:	bf00      	nop
 8005c6c:	83fff000 	.word	0x83fff000
 8005c70:	50000100 	.word	0x50000100
 8005c74:	50000300 	.word	0x50000300
 8005c78:	50000700 	.word	0x50000700
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	4a4a      	ldr	r2, [pc, #296]	; (8005dac <HAL_ADC_ConfigChannel+0x5c8>)
 8005c82:	4293      	cmp	r3, r2
 8005c84:	d102      	bne.n	8005c8c <HAL_ADC_ConfigChannel+0x4a8>
 8005c86:	4b4a      	ldr	r3, [pc, #296]	; (8005db0 <HAL_ADC_ConfigChannel+0x5cc>)
 8005c88:	60fb      	str	r3, [r7, #12]
 8005c8a:	e009      	b.n	8005ca0 <HAL_ADC_ConfigChannel+0x4bc>
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	4a47      	ldr	r2, [pc, #284]	; (8005db0 <HAL_ADC_ConfigChannel+0x5cc>)
 8005c92:	4293      	cmp	r3, r2
 8005c94:	d102      	bne.n	8005c9c <HAL_ADC_ConfigChannel+0x4b8>
 8005c96:	4b45      	ldr	r3, [pc, #276]	; (8005dac <HAL_ADC_ConfigChannel+0x5c8>)
 8005c98:	60fb      	str	r3, [r7, #12]
 8005c9a:	e001      	b.n	8005ca0 <HAL_ADC_ConfigChannel+0x4bc>
 8005c9c:	2300      	movs	r3, #0
 8005c9e:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	689b      	ldr	r3, [r3, #8]
 8005ca6:	f003 0303 	and.w	r3, r3, #3
 8005caa:	2b01      	cmp	r3, #1
 8005cac:	d108      	bne.n	8005cc0 <HAL_ADC_ConfigChannel+0x4dc>
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	f003 0301 	and.w	r3, r3, #1
 8005cb8:	2b01      	cmp	r3, #1
 8005cba:	d101      	bne.n	8005cc0 <HAL_ADC_ConfigChannel+0x4dc>
 8005cbc:	2301      	movs	r3, #1
 8005cbe:	e000      	b.n	8005cc2 <HAL_ADC_ConfigChannel+0x4de>
 8005cc0:	2300      	movs	r3, #0
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d150      	bne.n	8005d68 <HAL_ADC_ConfigChannel+0x584>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8005cc6:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d010      	beq.n	8005cee <HAL_ADC_ConfigChannel+0x50a>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	689b      	ldr	r3, [r3, #8]
 8005cd0:	f003 0303 	and.w	r3, r3, #3
 8005cd4:	2b01      	cmp	r3, #1
 8005cd6:	d107      	bne.n	8005ce8 <HAL_ADC_ConfigChannel+0x504>
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	f003 0301 	and.w	r3, r3, #1
 8005ce0:	2b01      	cmp	r3, #1
 8005ce2:	d101      	bne.n	8005ce8 <HAL_ADC_ConfigChannel+0x504>
 8005ce4:	2301      	movs	r3, #1
 8005ce6:	e000      	b.n	8005cea <HAL_ADC_ConfigChannel+0x506>
 8005ce8:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d13c      	bne.n	8005d68 <HAL_ADC_ConfigChannel+0x584>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8005cee:	683b      	ldr	r3, [r7, #0]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	2b10      	cmp	r3, #16
 8005cf4:	d11d      	bne.n	8005d32 <HAL_ADC_ConfigChannel+0x54e>
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005cfe:	d118      	bne.n	8005d32 <HAL_ADC_ConfigChannel+0x54e>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8005d00:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005d02:	689b      	ldr	r3, [r3, #8]
 8005d04:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8005d08:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005d0a:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8005d0c:	4b29      	ldr	r3, [pc, #164]	; (8005db4 <HAL_ADC_ConfigChannel+0x5d0>)
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	4a29      	ldr	r2, [pc, #164]	; (8005db8 <HAL_ADC_ConfigChannel+0x5d4>)
 8005d12:	fba2 2303 	umull	r2, r3, r2, r3
 8005d16:	0c9a      	lsrs	r2, r3, #18
 8005d18:	4613      	mov	r3, r2
 8005d1a:	009b      	lsls	r3, r3, #2
 8005d1c:	4413      	add	r3, r2
 8005d1e:	005b      	lsls	r3, r3, #1
 8005d20:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8005d22:	e002      	b.n	8005d2a <HAL_ADC_ConfigChannel+0x546>
          {
            wait_loop_index--;
 8005d24:	68bb      	ldr	r3, [r7, #8]
 8005d26:	3b01      	subs	r3, #1
 8005d28:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8005d2a:	68bb      	ldr	r3, [r7, #8]
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d1f9      	bne.n	8005d24 <HAL_ADC_ConfigChannel+0x540>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8005d30:	e02e      	b.n	8005d90 <HAL_ADC_ConfigChannel+0x5ac>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8005d32:	683b      	ldr	r3, [r7, #0]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	2b11      	cmp	r3, #17
 8005d38:	d10b      	bne.n	8005d52 <HAL_ADC_ConfigChannel+0x56e>
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005d42:	d106      	bne.n	8005d52 <HAL_ADC_ConfigChannel+0x56e>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8005d44:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005d46:	689b      	ldr	r3, [r3, #8]
 8005d48:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8005d4c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005d4e:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8005d50:	e01e      	b.n	8005d90 <HAL_ADC_ConfigChannel+0x5ac>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8005d52:	683b      	ldr	r3, [r7, #0]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	2b12      	cmp	r3, #18
 8005d58:	d11a      	bne.n	8005d90 <HAL_ADC_ConfigChannel+0x5ac>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8005d5a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005d5c:	689b      	ldr	r3, [r3, #8]
 8005d5e:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8005d62:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005d64:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8005d66:	e013      	b.n	8005d90 <HAL_ADC_ConfigChannel+0x5ac>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d6c:	f043 0220 	orr.w	r2, r3, #32
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 8005d74:	2301      	movs	r3, #1
 8005d76:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8005d7a:	e00a      	b.n	8005d92 <HAL_ADC_ConfigChannel+0x5ae>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d80:	f043 0220 	orr.w	r2, r3, #32
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8005d88:	2301      	movs	r3, #1
 8005d8a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8005d8e:	e000      	b.n	8005d92 <HAL_ADC_ConfigChannel+0x5ae>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8005d90:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	2200      	movs	r2, #0
 8005d96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8005d9a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8005d9e:	4618      	mov	r0, r3
 8005da0:	376c      	adds	r7, #108	; 0x6c
 8005da2:	46bd      	mov	sp, r7
 8005da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da8:	4770      	bx	lr
 8005daa:	bf00      	nop
 8005dac:	50000400 	.word	0x50000400
 8005db0:	50000500 	.word	0x50000500
 8005db4:	2000008c 	.word	0x2000008c
 8005db8:	431bde83 	.word	0x431bde83

08005dbc <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8005dbc:	b480      	push	{r7}
 8005dbe:	b099      	sub	sp, #100	; 0x64
 8005dc0:	af00      	add	r7, sp, #0
 8005dc2:	6078      	str	r0, [r7, #4]
 8005dc4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005dc6:	2300      	movs	r3, #0
 8005dc8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005dd4:	d102      	bne.n	8005ddc <HAL_ADCEx_MultiModeConfigChannel+0x20>
 8005dd6:	4b6d      	ldr	r3, [pc, #436]	; (8005f8c <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8005dd8:	60bb      	str	r3, [r7, #8]
 8005dda:	e01a      	b.n	8005e12 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	4a6a      	ldr	r2, [pc, #424]	; (8005f8c <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8005de2:	4293      	cmp	r3, r2
 8005de4:	d103      	bne.n	8005dee <HAL_ADCEx_MultiModeConfigChannel+0x32>
 8005de6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8005dea:	60bb      	str	r3, [r7, #8]
 8005dec:	e011      	b.n	8005e12 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	4a67      	ldr	r2, [pc, #412]	; (8005f90 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 8005df4:	4293      	cmp	r3, r2
 8005df6:	d102      	bne.n	8005dfe <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8005df8:	4b66      	ldr	r3, [pc, #408]	; (8005f94 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 8005dfa:	60bb      	str	r3, [r7, #8]
 8005dfc:	e009      	b.n	8005e12 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	4a64      	ldr	r2, [pc, #400]	; (8005f94 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 8005e04:	4293      	cmp	r3, r2
 8005e06:	d102      	bne.n	8005e0e <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8005e08:	4b61      	ldr	r3, [pc, #388]	; (8005f90 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 8005e0a:	60bb      	str	r3, [r7, #8]
 8005e0c:	e001      	b.n	8005e12 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8005e0e:	2300      	movs	r3, #0
 8005e10:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 8005e12:	68bb      	ldr	r3, [r7, #8]
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d101      	bne.n	8005e1c <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Return function status */
    return HAL_ERROR;
 8005e18:	2301      	movs	r3, #1
 8005e1a:	e0b0      	b.n	8005f7e <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005e22:	2b01      	cmp	r3, #1
 8005e24:	d101      	bne.n	8005e2a <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 8005e26:	2302      	movs	r3, #2
 8005e28:	e0a9      	b.n	8005f7e <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	2201      	movs	r2, #1
 8005e2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	689b      	ldr	r3, [r3, #8]
 8005e38:	f003 0304 	and.w	r3, r3, #4
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	f040 808d 	bne.w	8005f5c <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8005e42:	68bb      	ldr	r3, [r7, #8]
 8005e44:	689b      	ldr	r3, [r3, #8]
 8005e46:	f003 0304 	and.w	r3, r3, #4
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	f040 8086 	bne.w	8005f5c <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005e58:	d004      	beq.n	8005e64 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	4a4b      	ldr	r2, [pc, #300]	; (8005f8c <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8005e60:	4293      	cmp	r3, r2
 8005e62:	d101      	bne.n	8005e68 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8005e64:	4b4c      	ldr	r3, [pc, #304]	; (8005f98 <HAL_ADCEx_MultiModeConfigChannel+0x1dc>)
 8005e66:	e000      	b.n	8005e6a <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8005e68:	4b4c      	ldr	r3, [pc, #304]	; (8005f9c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>)
 8005e6a:	65bb      	str	r3, [r7, #88]	; 0x58
    
    /* If multimode is selected, configure all multimode paramaters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8005e6c:	683b      	ldr	r3, [r7, #0]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d040      	beq.n	8005ef6 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8005e74:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005e76:	689b      	ldr	r3, [r3, #8]
 8005e78:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005e7c:	683b      	ldr	r3, [r7, #0]
 8005e7e:	6859      	ldr	r1, [r3, #4]
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8005e86:	035b      	lsls	r3, r3, #13
 8005e88:	430b      	orrs	r3, r1
 8005e8a:	431a      	orrs	r2, r3
 8005e8c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005e8e:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	689b      	ldr	r3, [r3, #8]
 8005e96:	f003 0303 	and.w	r3, r3, #3
 8005e9a:	2b01      	cmp	r3, #1
 8005e9c:	d108      	bne.n	8005eb0 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	f003 0301 	and.w	r3, r3, #1
 8005ea8:	2b01      	cmp	r3, #1
 8005eaa:	d101      	bne.n	8005eb0 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 8005eac:	2301      	movs	r3, #1
 8005eae:	e000      	b.n	8005eb2 <HAL_ADCEx_MultiModeConfigChannel+0xf6>
 8005eb0:	2300      	movs	r3, #0
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d15c      	bne.n	8005f70 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8005eb6:	68bb      	ldr	r3, [r7, #8]
 8005eb8:	689b      	ldr	r3, [r3, #8]
 8005eba:	f003 0303 	and.w	r3, r3, #3
 8005ebe:	2b01      	cmp	r3, #1
 8005ec0:	d107      	bne.n	8005ed2 <HAL_ADCEx_MultiModeConfigChannel+0x116>
 8005ec2:	68bb      	ldr	r3, [r7, #8]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	f003 0301 	and.w	r3, r3, #1
 8005eca:	2b01      	cmp	r3, #1
 8005ecc:	d101      	bne.n	8005ed2 <HAL_ADCEx_MultiModeConfigChannel+0x116>
 8005ece:	2301      	movs	r3, #1
 8005ed0:	e000      	b.n	8005ed4 <HAL_ADCEx_MultiModeConfigChannel+0x118>
 8005ed2:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d14b      	bne.n	8005f70 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8005ed8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005eda:	689b      	ldr	r3, [r3, #8]
 8005edc:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8005ee0:	f023 030f 	bic.w	r3, r3, #15
 8005ee4:	683a      	ldr	r2, [r7, #0]
 8005ee6:	6811      	ldr	r1, [r2, #0]
 8005ee8:	683a      	ldr	r2, [r7, #0]
 8005eea:	6892      	ldr	r2, [r2, #8]
 8005eec:	430a      	orrs	r2, r1
 8005eee:	431a      	orrs	r2, r3
 8005ef0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005ef2:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8005ef4:	e03c      	b.n	8005f70 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8005ef6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005ef8:	689b      	ldr	r3, [r3, #8]
 8005efa:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005efe:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005f00:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	689b      	ldr	r3, [r3, #8]
 8005f08:	f003 0303 	and.w	r3, r3, #3
 8005f0c:	2b01      	cmp	r3, #1
 8005f0e:	d108      	bne.n	8005f22 <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	f003 0301 	and.w	r3, r3, #1
 8005f1a:	2b01      	cmp	r3, #1
 8005f1c:	d101      	bne.n	8005f22 <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8005f1e:	2301      	movs	r3, #1
 8005f20:	e000      	b.n	8005f24 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8005f22:	2300      	movs	r3, #0
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d123      	bne.n	8005f70 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8005f28:	68bb      	ldr	r3, [r7, #8]
 8005f2a:	689b      	ldr	r3, [r3, #8]
 8005f2c:	f003 0303 	and.w	r3, r3, #3
 8005f30:	2b01      	cmp	r3, #1
 8005f32:	d107      	bne.n	8005f44 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8005f34:	68bb      	ldr	r3, [r7, #8]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	f003 0301 	and.w	r3, r3, #1
 8005f3c:	2b01      	cmp	r3, #1
 8005f3e:	d101      	bne.n	8005f44 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8005f40:	2301      	movs	r3, #1
 8005f42:	e000      	b.n	8005f46 <HAL_ADCEx_MultiModeConfigChannel+0x18a>
 8005f44:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d112      	bne.n	8005f70 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 8005f4a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005f4c:	689b      	ldr	r3, [r3, #8]
 8005f4e:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8005f52:	f023 030f 	bic.w	r3, r3, #15
 8005f56:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005f58:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8005f5a:	e009      	b.n	8005f70 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f60:	f043 0220 	orr.w	r2, r3, #32
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8005f68:	2301      	movs	r3, #1
 8005f6a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8005f6e:	e000      	b.n	8005f72 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8005f70:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	2200      	movs	r2, #0
 8005f76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8005f7a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
} 
 8005f7e:	4618      	mov	r0, r3
 8005f80:	3764      	adds	r7, #100	; 0x64
 8005f82:	46bd      	mov	sp, r7
 8005f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f88:	4770      	bx	lr
 8005f8a:	bf00      	nop
 8005f8c:	50000100 	.word	0x50000100
 8005f90:	50000400 	.word	0x50000400
 8005f94:	50000500 	.word	0x50000500
 8005f98:	50000300 	.word	0x50000300
 8005f9c:	50000700 	.word	0x50000700

08005fa0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8005fa0:	b580      	push	{r7, lr}
 8005fa2:	b084      	sub	sp, #16
 8005fa4:	af00      	add	r7, sp, #0
 8005fa6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005fa8:	2300      	movs	r3, #0
 8005faa:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	689b      	ldr	r3, [r3, #8]
 8005fb2:	f003 0303 	and.w	r3, r3, #3
 8005fb6:	2b01      	cmp	r3, #1
 8005fb8:	d108      	bne.n	8005fcc <ADC_Enable+0x2c>
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	f003 0301 	and.w	r3, r3, #1
 8005fc4:	2b01      	cmp	r3, #1
 8005fc6:	d101      	bne.n	8005fcc <ADC_Enable+0x2c>
 8005fc8:	2301      	movs	r3, #1
 8005fca:	e000      	b.n	8005fce <ADC_Enable+0x2e>
 8005fcc:	2300      	movs	r3, #0
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d143      	bne.n	800605a <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	689a      	ldr	r2, [r3, #8]
 8005fd8:	4b22      	ldr	r3, [pc, #136]	; (8006064 <ADC_Enable+0xc4>)
 8005fda:	4013      	ands	r3, r2
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d00d      	beq.n	8005ffc <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fe4:	f043 0210 	orr.w	r2, r3, #16
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ff0:	f043 0201 	orr.w	r2, r3, #1
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 8005ff8:	2301      	movs	r3, #1
 8005ffa:	e02f      	b.n	800605c <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	689a      	ldr	r2, [r3, #8]
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	f042 0201 	orr.w	r2, r2, #1
 800600a:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 800600c:	f7ff f81a 	bl	8005044 <HAL_GetTick>
 8006010:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8006012:	e01b      	b.n	800604c <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8006014:	f7ff f816 	bl	8005044 <HAL_GetTick>
 8006018:	4602      	mov	r2, r0
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	1ad3      	subs	r3, r2, r3
 800601e:	2b02      	cmp	r3, #2
 8006020:	d914      	bls.n	800604c <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	f003 0301 	and.w	r3, r3, #1
 800602c:	2b01      	cmp	r3, #1
 800602e:	d00d      	beq.n	800604c <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006034:	f043 0210 	orr.w	r2, r3, #16
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006040:	f043 0201 	orr.w	r2, r3, #1
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8006048:	2301      	movs	r3, #1
 800604a:	e007      	b.n	800605c <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	f003 0301 	and.w	r3, r3, #1
 8006056:	2b01      	cmp	r3, #1
 8006058:	d1dc      	bne.n	8006014 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800605a:	2300      	movs	r3, #0
}
 800605c:	4618      	mov	r0, r3
 800605e:	3710      	adds	r7, #16
 8006060:	46bd      	mov	sp, r7
 8006062:	bd80      	pop	{r7, pc}
 8006064:	8000003f 	.word	0x8000003f

08006068 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8006068:	b580      	push	{r7, lr}
 800606a:	b084      	sub	sp, #16
 800606c:	af00      	add	r7, sp, #0
 800606e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006070:	2300      	movs	r3, #0
 8006072:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	689b      	ldr	r3, [r3, #8]
 800607a:	f003 0303 	and.w	r3, r3, #3
 800607e:	2b01      	cmp	r3, #1
 8006080:	d108      	bne.n	8006094 <ADC_Disable+0x2c>
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	f003 0301 	and.w	r3, r3, #1
 800608c:	2b01      	cmp	r3, #1
 800608e:	d101      	bne.n	8006094 <ADC_Disable+0x2c>
 8006090:	2301      	movs	r3, #1
 8006092:	e000      	b.n	8006096 <ADC_Disable+0x2e>
 8006094:	2300      	movs	r3, #0
 8006096:	2b00      	cmp	r3, #0
 8006098:	d047      	beq.n	800612a <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	689b      	ldr	r3, [r3, #8]
 80060a0:	f003 030d 	and.w	r3, r3, #13
 80060a4:	2b01      	cmp	r3, #1
 80060a6:	d10f      	bne.n	80060c8 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	689a      	ldr	r2, [r3, #8]
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	f042 0202 	orr.w	r2, r2, #2
 80060b6:	609a      	str	r2, [r3, #8]
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	2203      	movs	r2, #3
 80060be:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 80060c0:	f7fe ffc0 	bl	8005044 <HAL_GetTick>
 80060c4:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80060c6:	e029      	b.n	800611c <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060cc:	f043 0210 	orr.w	r2, r3, #16
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80060d8:	f043 0201 	orr.w	r2, r3, #1
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 80060e0:	2301      	movs	r3, #1
 80060e2:	e023      	b.n	800612c <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80060e4:	f7fe ffae 	bl	8005044 <HAL_GetTick>
 80060e8:	4602      	mov	r2, r0
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	1ad3      	subs	r3, r2, r3
 80060ee:	2b02      	cmp	r3, #2
 80060f0:	d914      	bls.n	800611c <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	689b      	ldr	r3, [r3, #8]
 80060f8:	f003 0301 	and.w	r3, r3, #1
 80060fc:	2b01      	cmp	r3, #1
 80060fe:	d10d      	bne.n	800611c <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006104:	f043 0210 	orr.w	r2, r3, #16
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006110:	f043 0201 	orr.w	r2, r3, #1
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8006118:	2301      	movs	r3, #1
 800611a:	e007      	b.n	800612c <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	689b      	ldr	r3, [r3, #8]
 8006122:	f003 0301 	and.w	r3, r3, #1
 8006126:	2b01      	cmp	r3, #1
 8006128:	d0dc      	beq.n	80060e4 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800612a:	2300      	movs	r3, #0
}
 800612c:	4618      	mov	r0, r3
 800612e:	3710      	adds	r7, #16
 8006130:	46bd      	mov	sp, r7
 8006132:	bd80      	pop	{r7, pc}

08006134 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006134:	b480      	push	{r7}
 8006136:	b085      	sub	sp, #20
 8006138:	af00      	add	r7, sp, #0
 800613a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	f003 0307 	and.w	r3, r3, #7
 8006142:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006144:	4b0c      	ldr	r3, [pc, #48]	; (8006178 <__NVIC_SetPriorityGrouping+0x44>)
 8006146:	68db      	ldr	r3, [r3, #12]
 8006148:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800614a:	68ba      	ldr	r2, [r7, #8]
 800614c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8006150:	4013      	ands	r3, r2
 8006152:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006158:	68bb      	ldr	r3, [r7, #8]
 800615a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800615c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8006160:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006164:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006166:	4a04      	ldr	r2, [pc, #16]	; (8006178 <__NVIC_SetPriorityGrouping+0x44>)
 8006168:	68bb      	ldr	r3, [r7, #8]
 800616a:	60d3      	str	r3, [r2, #12]
}
 800616c:	bf00      	nop
 800616e:	3714      	adds	r7, #20
 8006170:	46bd      	mov	sp, r7
 8006172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006176:	4770      	bx	lr
 8006178:	e000ed00 	.word	0xe000ed00

0800617c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800617c:	b480      	push	{r7}
 800617e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006180:	4b04      	ldr	r3, [pc, #16]	; (8006194 <__NVIC_GetPriorityGrouping+0x18>)
 8006182:	68db      	ldr	r3, [r3, #12]
 8006184:	0a1b      	lsrs	r3, r3, #8
 8006186:	f003 0307 	and.w	r3, r3, #7
}
 800618a:	4618      	mov	r0, r3
 800618c:	46bd      	mov	sp, r7
 800618e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006192:	4770      	bx	lr
 8006194:	e000ed00 	.word	0xe000ed00

08006198 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006198:	b480      	push	{r7}
 800619a:	b083      	sub	sp, #12
 800619c:	af00      	add	r7, sp, #0
 800619e:	4603      	mov	r3, r0
 80061a0:	6039      	str	r1, [r7, #0]
 80061a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80061a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	db0a      	blt.n	80061c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80061ac:	683b      	ldr	r3, [r7, #0]
 80061ae:	b2da      	uxtb	r2, r3
 80061b0:	490c      	ldr	r1, [pc, #48]	; (80061e4 <__NVIC_SetPriority+0x4c>)
 80061b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80061b6:	0112      	lsls	r2, r2, #4
 80061b8:	b2d2      	uxtb	r2, r2
 80061ba:	440b      	add	r3, r1
 80061bc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80061c0:	e00a      	b.n	80061d8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80061c2:	683b      	ldr	r3, [r7, #0]
 80061c4:	b2da      	uxtb	r2, r3
 80061c6:	4908      	ldr	r1, [pc, #32]	; (80061e8 <__NVIC_SetPriority+0x50>)
 80061c8:	79fb      	ldrb	r3, [r7, #7]
 80061ca:	f003 030f 	and.w	r3, r3, #15
 80061ce:	3b04      	subs	r3, #4
 80061d0:	0112      	lsls	r2, r2, #4
 80061d2:	b2d2      	uxtb	r2, r2
 80061d4:	440b      	add	r3, r1
 80061d6:	761a      	strb	r2, [r3, #24]
}
 80061d8:	bf00      	nop
 80061da:	370c      	adds	r7, #12
 80061dc:	46bd      	mov	sp, r7
 80061de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e2:	4770      	bx	lr
 80061e4:	e000e100 	.word	0xe000e100
 80061e8:	e000ed00 	.word	0xe000ed00

080061ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80061ec:	b480      	push	{r7}
 80061ee:	b089      	sub	sp, #36	; 0x24
 80061f0:	af00      	add	r7, sp, #0
 80061f2:	60f8      	str	r0, [r7, #12]
 80061f4:	60b9      	str	r1, [r7, #8]
 80061f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	f003 0307 	and.w	r3, r3, #7
 80061fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006200:	69fb      	ldr	r3, [r7, #28]
 8006202:	f1c3 0307 	rsb	r3, r3, #7
 8006206:	2b04      	cmp	r3, #4
 8006208:	bf28      	it	cs
 800620a:	2304      	movcs	r3, #4
 800620c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800620e:	69fb      	ldr	r3, [r7, #28]
 8006210:	3304      	adds	r3, #4
 8006212:	2b06      	cmp	r3, #6
 8006214:	d902      	bls.n	800621c <NVIC_EncodePriority+0x30>
 8006216:	69fb      	ldr	r3, [r7, #28]
 8006218:	3b03      	subs	r3, #3
 800621a:	e000      	b.n	800621e <NVIC_EncodePriority+0x32>
 800621c:	2300      	movs	r3, #0
 800621e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006220:	f04f 32ff 	mov.w	r2, #4294967295
 8006224:	69bb      	ldr	r3, [r7, #24]
 8006226:	fa02 f303 	lsl.w	r3, r2, r3
 800622a:	43da      	mvns	r2, r3
 800622c:	68bb      	ldr	r3, [r7, #8]
 800622e:	401a      	ands	r2, r3
 8006230:	697b      	ldr	r3, [r7, #20]
 8006232:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006234:	f04f 31ff 	mov.w	r1, #4294967295
 8006238:	697b      	ldr	r3, [r7, #20]
 800623a:	fa01 f303 	lsl.w	r3, r1, r3
 800623e:	43d9      	mvns	r1, r3
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006244:	4313      	orrs	r3, r2
         );
}
 8006246:	4618      	mov	r0, r3
 8006248:	3724      	adds	r7, #36	; 0x24
 800624a:	46bd      	mov	sp, r7
 800624c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006250:	4770      	bx	lr
	...

08006254 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006254:	b580      	push	{r7, lr}
 8006256:	b082      	sub	sp, #8
 8006258:	af00      	add	r7, sp, #0
 800625a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	3b01      	subs	r3, #1
 8006260:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006264:	d301      	bcc.n	800626a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006266:	2301      	movs	r3, #1
 8006268:	e00f      	b.n	800628a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800626a:	4a0a      	ldr	r2, [pc, #40]	; (8006294 <SysTick_Config+0x40>)
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	3b01      	subs	r3, #1
 8006270:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006272:	210f      	movs	r1, #15
 8006274:	f04f 30ff 	mov.w	r0, #4294967295
 8006278:	f7ff ff8e 	bl	8006198 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800627c:	4b05      	ldr	r3, [pc, #20]	; (8006294 <SysTick_Config+0x40>)
 800627e:	2200      	movs	r2, #0
 8006280:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006282:	4b04      	ldr	r3, [pc, #16]	; (8006294 <SysTick_Config+0x40>)
 8006284:	2207      	movs	r2, #7
 8006286:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006288:	2300      	movs	r3, #0
}
 800628a:	4618      	mov	r0, r3
 800628c:	3708      	adds	r7, #8
 800628e:	46bd      	mov	sp, r7
 8006290:	bd80      	pop	{r7, pc}
 8006292:	bf00      	nop
 8006294:	e000e010 	.word	0xe000e010

08006298 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006298:	b580      	push	{r7, lr}
 800629a:	b082      	sub	sp, #8
 800629c:	af00      	add	r7, sp, #0
 800629e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80062a0:	6878      	ldr	r0, [r7, #4]
 80062a2:	f7ff ff47 	bl	8006134 <__NVIC_SetPriorityGrouping>
}
 80062a6:	bf00      	nop
 80062a8:	3708      	adds	r7, #8
 80062aa:	46bd      	mov	sp, r7
 80062ac:	bd80      	pop	{r7, pc}

080062ae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80062ae:	b580      	push	{r7, lr}
 80062b0:	b086      	sub	sp, #24
 80062b2:	af00      	add	r7, sp, #0
 80062b4:	4603      	mov	r3, r0
 80062b6:	60b9      	str	r1, [r7, #8]
 80062b8:	607a      	str	r2, [r7, #4]
 80062ba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80062bc:	2300      	movs	r3, #0
 80062be:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80062c0:	f7ff ff5c 	bl	800617c <__NVIC_GetPriorityGrouping>
 80062c4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80062c6:	687a      	ldr	r2, [r7, #4]
 80062c8:	68b9      	ldr	r1, [r7, #8]
 80062ca:	6978      	ldr	r0, [r7, #20]
 80062cc:	f7ff ff8e 	bl	80061ec <NVIC_EncodePriority>
 80062d0:	4602      	mov	r2, r0
 80062d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80062d6:	4611      	mov	r1, r2
 80062d8:	4618      	mov	r0, r3
 80062da:	f7ff ff5d 	bl	8006198 <__NVIC_SetPriority>
}
 80062de:	bf00      	nop
 80062e0:	3718      	adds	r7, #24
 80062e2:	46bd      	mov	sp, r7
 80062e4:	bd80      	pop	{r7, pc}

080062e6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80062e6:	b580      	push	{r7, lr}
 80062e8:	b082      	sub	sp, #8
 80062ea:	af00      	add	r7, sp, #0
 80062ec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80062ee:	6878      	ldr	r0, [r7, #4]
 80062f0:	f7ff ffb0 	bl	8006254 <SysTick_Config>
 80062f4:	4603      	mov	r3, r0
}
 80062f6:	4618      	mov	r0, r3
 80062f8:	3708      	adds	r7, #8
 80062fa:	46bd      	mov	sp, r7
 80062fc:	bd80      	pop	{r7, pc}
	...

08006300 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006300:	b480      	push	{r7}
 8006302:	b087      	sub	sp, #28
 8006304:	af00      	add	r7, sp, #0
 8006306:	6078      	str	r0, [r7, #4]
 8006308:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800630a:	2300      	movs	r3, #0
 800630c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800630e:	e154      	b.n	80065ba <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8006310:	683b      	ldr	r3, [r7, #0]
 8006312:	681a      	ldr	r2, [r3, #0]
 8006314:	2101      	movs	r1, #1
 8006316:	697b      	ldr	r3, [r7, #20]
 8006318:	fa01 f303 	lsl.w	r3, r1, r3
 800631c:	4013      	ands	r3, r2
 800631e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	2b00      	cmp	r3, #0
 8006324:	f000 8146 	beq.w	80065b4 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006328:	683b      	ldr	r3, [r7, #0]
 800632a:	685b      	ldr	r3, [r3, #4]
 800632c:	f003 0303 	and.w	r3, r3, #3
 8006330:	2b01      	cmp	r3, #1
 8006332:	d005      	beq.n	8006340 <HAL_GPIO_Init+0x40>
 8006334:	683b      	ldr	r3, [r7, #0]
 8006336:	685b      	ldr	r3, [r3, #4]
 8006338:	f003 0303 	and.w	r3, r3, #3
 800633c:	2b02      	cmp	r3, #2
 800633e:	d130      	bne.n	80063a2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	689b      	ldr	r3, [r3, #8]
 8006344:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8006346:	697b      	ldr	r3, [r7, #20]
 8006348:	005b      	lsls	r3, r3, #1
 800634a:	2203      	movs	r2, #3
 800634c:	fa02 f303 	lsl.w	r3, r2, r3
 8006350:	43db      	mvns	r3, r3
 8006352:	693a      	ldr	r2, [r7, #16]
 8006354:	4013      	ands	r3, r2
 8006356:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8006358:	683b      	ldr	r3, [r7, #0]
 800635a:	68da      	ldr	r2, [r3, #12]
 800635c:	697b      	ldr	r3, [r7, #20]
 800635e:	005b      	lsls	r3, r3, #1
 8006360:	fa02 f303 	lsl.w	r3, r2, r3
 8006364:	693a      	ldr	r2, [r7, #16]
 8006366:	4313      	orrs	r3, r2
 8006368:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	693a      	ldr	r2, [r7, #16]
 800636e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	685b      	ldr	r3, [r3, #4]
 8006374:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006376:	2201      	movs	r2, #1
 8006378:	697b      	ldr	r3, [r7, #20]
 800637a:	fa02 f303 	lsl.w	r3, r2, r3
 800637e:	43db      	mvns	r3, r3
 8006380:	693a      	ldr	r2, [r7, #16]
 8006382:	4013      	ands	r3, r2
 8006384:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006386:	683b      	ldr	r3, [r7, #0]
 8006388:	685b      	ldr	r3, [r3, #4]
 800638a:	091b      	lsrs	r3, r3, #4
 800638c:	f003 0201 	and.w	r2, r3, #1
 8006390:	697b      	ldr	r3, [r7, #20]
 8006392:	fa02 f303 	lsl.w	r3, r2, r3
 8006396:	693a      	ldr	r2, [r7, #16]
 8006398:	4313      	orrs	r3, r2
 800639a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	693a      	ldr	r2, [r7, #16]
 80063a0:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80063a2:	683b      	ldr	r3, [r7, #0]
 80063a4:	685b      	ldr	r3, [r3, #4]
 80063a6:	f003 0303 	and.w	r3, r3, #3
 80063aa:	2b03      	cmp	r3, #3
 80063ac:	d017      	beq.n	80063de <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	68db      	ldr	r3, [r3, #12]
 80063b2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80063b4:	697b      	ldr	r3, [r7, #20]
 80063b6:	005b      	lsls	r3, r3, #1
 80063b8:	2203      	movs	r2, #3
 80063ba:	fa02 f303 	lsl.w	r3, r2, r3
 80063be:	43db      	mvns	r3, r3
 80063c0:	693a      	ldr	r2, [r7, #16]
 80063c2:	4013      	ands	r3, r2
 80063c4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80063c6:	683b      	ldr	r3, [r7, #0]
 80063c8:	689a      	ldr	r2, [r3, #8]
 80063ca:	697b      	ldr	r3, [r7, #20]
 80063cc:	005b      	lsls	r3, r3, #1
 80063ce:	fa02 f303 	lsl.w	r3, r2, r3
 80063d2:	693a      	ldr	r2, [r7, #16]
 80063d4:	4313      	orrs	r3, r2
 80063d6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	693a      	ldr	r2, [r7, #16]
 80063dc:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80063de:	683b      	ldr	r3, [r7, #0]
 80063e0:	685b      	ldr	r3, [r3, #4]
 80063e2:	f003 0303 	and.w	r3, r3, #3
 80063e6:	2b02      	cmp	r3, #2
 80063e8:	d123      	bne.n	8006432 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80063ea:	697b      	ldr	r3, [r7, #20]
 80063ec:	08da      	lsrs	r2, r3, #3
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	3208      	adds	r2, #8
 80063f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80063f6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80063f8:	697b      	ldr	r3, [r7, #20]
 80063fa:	f003 0307 	and.w	r3, r3, #7
 80063fe:	009b      	lsls	r3, r3, #2
 8006400:	220f      	movs	r2, #15
 8006402:	fa02 f303 	lsl.w	r3, r2, r3
 8006406:	43db      	mvns	r3, r3
 8006408:	693a      	ldr	r2, [r7, #16]
 800640a:	4013      	ands	r3, r2
 800640c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800640e:	683b      	ldr	r3, [r7, #0]
 8006410:	691a      	ldr	r2, [r3, #16]
 8006412:	697b      	ldr	r3, [r7, #20]
 8006414:	f003 0307 	and.w	r3, r3, #7
 8006418:	009b      	lsls	r3, r3, #2
 800641a:	fa02 f303 	lsl.w	r3, r2, r3
 800641e:	693a      	ldr	r2, [r7, #16]
 8006420:	4313      	orrs	r3, r2
 8006422:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8006424:	697b      	ldr	r3, [r7, #20]
 8006426:	08da      	lsrs	r2, r3, #3
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	3208      	adds	r2, #8
 800642c:	6939      	ldr	r1, [r7, #16]
 800642e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8006438:	697b      	ldr	r3, [r7, #20]
 800643a:	005b      	lsls	r3, r3, #1
 800643c:	2203      	movs	r2, #3
 800643e:	fa02 f303 	lsl.w	r3, r2, r3
 8006442:	43db      	mvns	r3, r3
 8006444:	693a      	ldr	r2, [r7, #16]
 8006446:	4013      	ands	r3, r2
 8006448:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800644a:	683b      	ldr	r3, [r7, #0]
 800644c:	685b      	ldr	r3, [r3, #4]
 800644e:	f003 0203 	and.w	r2, r3, #3
 8006452:	697b      	ldr	r3, [r7, #20]
 8006454:	005b      	lsls	r3, r3, #1
 8006456:	fa02 f303 	lsl.w	r3, r2, r3
 800645a:	693a      	ldr	r2, [r7, #16]
 800645c:	4313      	orrs	r3, r2
 800645e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	693a      	ldr	r2, [r7, #16]
 8006464:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8006466:	683b      	ldr	r3, [r7, #0]
 8006468:	685b      	ldr	r3, [r3, #4]
 800646a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800646e:	2b00      	cmp	r3, #0
 8006470:	f000 80a0 	beq.w	80065b4 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006474:	4b58      	ldr	r3, [pc, #352]	; (80065d8 <HAL_GPIO_Init+0x2d8>)
 8006476:	699b      	ldr	r3, [r3, #24]
 8006478:	4a57      	ldr	r2, [pc, #348]	; (80065d8 <HAL_GPIO_Init+0x2d8>)
 800647a:	f043 0301 	orr.w	r3, r3, #1
 800647e:	6193      	str	r3, [r2, #24]
 8006480:	4b55      	ldr	r3, [pc, #340]	; (80065d8 <HAL_GPIO_Init+0x2d8>)
 8006482:	699b      	ldr	r3, [r3, #24]
 8006484:	f003 0301 	and.w	r3, r3, #1
 8006488:	60bb      	str	r3, [r7, #8]
 800648a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800648c:	4a53      	ldr	r2, [pc, #332]	; (80065dc <HAL_GPIO_Init+0x2dc>)
 800648e:	697b      	ldr	r3, [r7, #20]
 8006490:	089b      	lsrs	r3, r3, #2
 8006492:	3302      	adds	r3, #2
 8006494:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006498:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800649a:	697b      	ldr	r3, [r7, #20]
 800649c:	f003 0303 	and.w	r3, r3, #3
 80064a0:	009b      	lsls	r3, r3, #2
 80064a2:	220f      	movs	r2, #15
 80064a4:	fa02 f303 	lsl.w	r3, r2, r3
 80064a8:	43db      	mvns	r3, r3
 80064aa:	693a      	ldr	r2, [r7, #16]
 80064ac:	4013      	ands	r3, r2
 80064ae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80064b6:	d019      	beq.n	80064ec <HAL_GPIO_Init+0x1ec>
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	4a49      	ldr	r2, [pc, #292]	; (80065e0 <HAL_GPIO_Init+0x2e0>)
 80064bc:	4293      	cmp	r3, r2
 80064be:	d013      	beq.n	80064e8 <HAL_GPIO_Init+0x1e8>
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	4a48      	ldr	r2, [pc, #288]	; (80065e4 <HAL_GPIO_Init+0x2e4>)
 80064c4:	4293      	cmp	r3, r2
 80064c6:	d00d      	beq.n	80064e4 <HAL_GPIO_Init+0x1e4>
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	4a47      	ldr	r2, [pc, #284]	; (80065e8 <HAL_GPIO_Init+0x2e8>)
 80064cc:	4293      	cmp	r3, r2
 80064ce:	d007      	beq.n	80064e0 <HAL_GPIO_Init+0x1e0>
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	4a46      	ldr	r2, [pc, #280]	; (80065ec <HAL_GPIO_Init+0x2ec>)
 80064d4:	4293      	cmp	r3, r2
 80064d6:	d101      	bne.n	80064dc <HAL_GPIO_Init+0x1dc>
 80064d8:	2304      	movs	r3, #4
 80064da:	e008      	b.n	80064ee <HAL_GPIO_Init+0x1ee>
 80064dc:	2305      	movs	r3, #5
 80064de:	e006      	b.n	80064ee <HAL_GPIO_Init+0x1ee>
 80064e0:	2303      	movs	r3, #3
 80064e2:	e004      	b.n	80064ee <HAL_GPIO_Init+0x1ee>
 80064e4:	2302      	movs	r3, #2
 80064e6:	e002      	b.n	80064ee <HAL_GPIO_Init+0x1ee>
 80064e8:	2301      	movs	r3, #1
 80064ea:	e000      	b.n	80064ee <HAL_GPIO_Init+0x1ee>
 80064ec:	2300      	movs	r3, #0
 80064ee:	697a      	ldr	r2, [r7, #20]
 80064f0:	f002 0203 	and.w	r2, r2, #3
 80064f4:	0092      	lsls	r2, r2, #2
 80064f6:	4093      	lsls	r3, r2
 80064f8:	693a      	ldr	r2, [r7, #16]
 80064fa:	4313      	orrs	r3, r2
 80064fc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80064fe:	4937      	ldr	r1, [pc, #220]	; (80065dc <HAL_GPIO_Init+0x2dc>)
 8006500:	697b      	ldr	r3, [r7, #20]
 8006502:	089b      	lsrs	r3, r3, #2
 8006504:	3302      	adds	r3, #2
 8006506:	693a      	ldr	r2, [r7, #16]
 8006508:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800650c:	4b38      	ldr	r3, [pc, #224]	; (80065f0 <HAL_GPIO_Init+0x2f0>)
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	43db      	mvns	r3, r3
 8006516:	693a      	ldr	r2, [r7, #16]
 8006518:	4013      	ands	r3, r2
 800651a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800651c:	683b      	ldr	r3, [r7, #0]
 800651e:	685b      	ldr	r3, [r3, #4]
 8006520:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006524:	2b00      	cmp	r3, #0
 8006526:	d003      	beq.n	8006530 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8006528:	693a      	ldr	r2, [r7, #16]
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	4313      	orrs	r3, r2
 800652e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8006530:	4a2f      	ldr	r2, [pc, #188]	; (80065f0 <HAL_GPIO_Init+0x2f0>)
 8006532:	693b      	ldr	r3, [r7, #16]
 8006534:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8006536:	4b2e      	ldr	r3, [pc, #184]	; (80065f0 <HAL_GPIO_Init+0x2f0>)
 8006538:	685b      	ldr	r3, [r3, #4]
 800653a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	43db      	mvns	r3, r3
 8006540:	693a      	ldr	r2, [r7, #16]
 8006542:	4013      	ands	r3, r2
 8006544:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8006546:	683b      	ldr	r3, [r7, #0]
 8006548:	685b      	ldr	r3, [r3, #4]
 800654a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800654e:	2b00      	cmp	r3, #0
 8006550:	d003      	beq.n	800655a <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8006552:	693a      	ldr	r2, [r7, #16]
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	4313      	orrs	r3, r2
 8006558:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800655a:	4a25      	ldr	r2, [pc, #148]	; (80065f0 <HAL_GPIO_Init+0x2f0>)
 800655c:	693b      	ldr	r3, [r7, #16]
 800655e:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006560:	4b23      	ldr	r3, [pc, #140]	; (80065f0 <HAL_GPIO_Init+0x2f0>)
 8006562:	689b      	ldr	r3, [r3, #8]
 8006564:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	43db      	mvns	r3, r3
 800656a:	693a      	ldr	r2, [r7, #16]
 800656c:	4013      	ands	r3, r2
 800656e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8006570:	683b      	ldr	r3, [r7, #0]
 8006572:	685b      	ldr	r3, [r3, #4]
 8006574:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006578:	2b00      	cmp	r3, #0
 800657a:	d003      	beq.n	8006584 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 800657c:	693a      	ldr	r2, [r7, #16]
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	4313      	orrs	r3, r2
 8006582:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8006584:	4a1a      	ldr	r2, [pc, #104]	; (80065f0 <HAL_GPIO_Init+0x2f0>)
 8006586:	693b      	ldr	r3, [r7, #16]
 8006588:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800658a:	4b19      	ldr	r3, [pc, #100]	; (80065f0 <HAL_GPIO_Init+0x2f0>)
 800658c:	68db      	ldr	r3, [r3, #12]
 800658e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	43db      	mvns	r3, r3
 8006594:	693a      	ldr	r2, [r7, #16]
 8006596:	4013      	ands	r3, r2
 8006598:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800659a:	683b      	ldr	r3, [r7, #0]
 800659c:	685b      	ldr	r3, [r3, #4]
 800659e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d003      	beq.n	80065ae <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80065a6:	693a      	ldr	r2, [r7, #16]
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	4313      	orrs	r3, r2
 80065ac:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80065ae:	4a10      	ldr	r2, [pc, #64]	; (80065f0 <HAL_GPIO_Init+0x2f0>)
 80065b0:	693b      	ldr	r3, [r7, #16]
 80065b2:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80065b4:	697b      	ldr	r3, [r7, #20]
 80065b6:	3301      	adds	r3, #1
 80065b8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80065ba:	683b      	ldr	r3, [r7, #0]
 80065bc:	681a      	ldr	r2, [r3, #0]
 80065be:	697b      	ldr	r3, [r7, #20]
 80065c0:	fa22 f303 	lsr.w	r3, r2, r3
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	f47f aea3 	bne.w	8006310 <HAL_GPIO_Init+0x10>
  }
}
 80065ca:	bf00      	nop
 80065cc:	bf00      	nop
 80065ce:	371c      	adds	r7, #28
 80065d0:	46bd      	mov	sp, r7
 80065d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d6:	4770      	bx	lr
 80065d8:	40021000 	.word	0x40021000
 80065dc:	40010000 	.word	0x40010000
 80065e0:	48000400 	.word	0x48000400
 80065e4:	48000800 	.word	0x48000800
 80065e8:	48000c00 	.word	0x48000c00
 80065ec:	48001000 	.word	0x48001000
 80065f0:	40010400 	.word	0x40010400

080065f4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80065f4:	b480      	push	{r7}
 80065f6:	b085      	sub	sp, #20
 80065f8:	af00      	add	r7, sp, #0
 80065fa:	6078      	str	r0, [r7, #4]
 80065fc:	460b      	mov	r3, r1
 80065fe:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	691a      	ldr	r2, [r3, #16]
 8006604:	887b      	ldrh	r3, [r7, #2]
 8006606:	4013      	ands	r3, r2
 8006608:	2b00      	cmp	r3, #0
 800660a:	d002      	beq.n	8006612 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800660c:	2301      	movs	r3, #1
 800660e:	73fb      	strb	r3, [r7, #15]
 8006610:	e001      	b.n	8006616 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006612:	2300      	movs	r3, #0
 8006614:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006616:	7bfb      	ldrb	r3, [r7, #15]
}
 8006618:	4618      	mov	r0, r3
 800661a:	3714      	adds	r7, #20
 800661c:	46bd      	mov	sp, r7
 800661e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006622:	4770      	bx	lr

08006624 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006624:	b480      	push	{r7}
 8006626:	b083      	sub	sp, #12
 8006628:	af00      	add	r7, sp, #0
 800662a:	6078      	str	r0, [r7, #4]
 800662c:	460b      	mov	r3, r1
 800662e:	807b      	strh	r3, [r7, #2]
 8006630:	4613      	mov	r3, r2
 8006632:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006634:	787b      	ldrb	r3, [r7, #1]
 8006636:	2b00      	cmp	r3, #0
 8006638:	d003      	beq.n	8006642 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800663a:	887a      	ldrh	r2, [r7, #2]
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8006640:	e002      	b.n	8006648 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8006642:	887a      	ldrh	r2, [r7, #2]
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	629a      	str	r2, [r3, #40]	; 0x28
}
 8006648:	bf00      	nop
 800664a:	370c      	adds	r7, #12
 800664c:	46bd      	mov	sp, r7
 800664e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006652:	4770      	bx	lr

08006654 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006654:	b580      	push	{r7, lr}
 8006656:	b082      	sub	sp, #8
 8006658:	af00      	add	r7, sp, #0
 800665a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	2b00      	cmp	r3, #0
 8006660:	d101      	bne.n	8006666 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006662:	2301      	movs	r3, #1
 8006664:	e081      	b.n	800676a <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800666c:	b2db      	uxtb	r3, r3
 800666e:	2b00      	cmp	r3, #0
 8006670:	d106      	bne.n	8006680 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	2200      	movs	r2, #0
 8006676:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800667a:	6878      	ldr	r0, [r7, #4]
 800667c:	f7fe f86c 	bl	8004758 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	2224      	movs	r2, #36	; 0x24
 8006684:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	681a      	ldr	r2, [r3, #0]
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	f022 0201 	bic.w	r2, r2, #1
 8006696:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	685a      	ldr	r2, [r3, #4]
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80066a4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	689a      	ldr	r2, [r3, #8]
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80066b4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	68db      	ldr	r3, [r3, #12]
 80066ba:	2b01      	cmp	r3, #1
 80066bc:	d107      	bne.n	80066ce <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	689a      	ldr	r2, [r3, #8]
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80066ca:	609a      	str	r2, [r3, #8]
 80066cc:	e006      	b.n	80066dc <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	689a      	ldr	r2, [r3, #8]
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80066da:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	68db      	ldr	r3, [r3, #12]
 80066e0:	2b02      	cmp	r3, #2
 80066e2:	d104      	bne.n	80066ee <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80066ec:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	685b      	ldr	r3, [r3, #4]
 80066f4:	687a      	ldr	r2, [r7, #4]
 80066f6:	6812      	ldr	r2, [r2, #0]
 80066f8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80066fc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006700:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	68da      	ldr	r2, [r3, #12]
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006710:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	691a      	ldr	r2, [r3, #16]
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	695b      	ldr	r3, [r3, #20]
 800671a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	699b      	ldr	r3, [r3, #24]
 8006722:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	430a      	orrs	r2, r1
 800672a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	69d9      	ldr	r1, [r3, #28]
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	6a1a      	ldr	r2, [r3, #32]
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	430a      	orrs	r2, r1
 800673a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	681a      	ldr	r2, [r3, #0]
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	f042 0201 	orr.w	r2, r2, #1
 800674a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	2200      	movs	r2, #0
 8006750:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	2220      	movs	r2, #32
 8006756:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	2200      	movs	r2, #0
 800675e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	2200      	movs	r2, #0
 8006764:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8006768:	2300      	movs	r3, #0
}
 800676a:	4618      	mov	r0, r3
 800676c:	3708      	adds	r7, #8
 800676e:	46bd      	mov	sp, r7
 8006770:	bd80      	pop	{r7, pc}
	...

08006774 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8006774:	b580      	push	{r7, lr}
 8006776:	b088      	sub	sp, #32
 8006778:	af02      	add	r7, sp, #8
 800677a:	60f8      	str	r0, [r7, #12]
 800677c:	607a      	str	r2, [r7, #4]
 800677e:	461a      	mov	r2, r3
 8006780:	460b      	mov	r3, r1
 8006782:	817b      	strh	r3, [r7, #10]
 8006784:	4613      	mov	r3, r2
 8006786:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800678e:	b2db      	uxtb	r3, r3
 8006790:	2b20      	cmp	r3, #32
 8006792:	f040 80da 	bne.w	800694a <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800679c:	2b01      	cmp	r3, #1
 800679e:	d101      	bne.n	80067a4 <HAL_I2C_Master_Transmit+0x30>
 80067a0:	2302      	movs	r3, #2
 80067a2:	e0d3      	b.n	800694c <HAL_I2C_Master_Transmit+0x1d8>
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	2201      	movs	r2, #1
 80067a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80067ac:	f7fe fc4a 	bl	8005044 <HAL_GetTick>
 80067b0:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80067b2:	697b      	ldr	r3, [r7, #20]
 80067b4:	9300      	str	r3, [sp, #0]
 80067b6:	2319      	movs	r3, #25
 80067b8:	2201      	movs	r2, #1
 80067ba:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80067be:	68f8      	ldr	r0, [r7, #12]
 80067c0:	f000 fcbc 	bl	800713c <I2C_WaitOnFlagUntilTimeout>
 80067c4:	4603      	mov	r3, r0
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d001      	beq.n	80067ce <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 80067ca:	2301      	movs	r3, #1
 80067cc:	e0be      	b.n	800694c <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	2221      	movs	r2, #33	; 0x21
 80067d2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	2210      	movs	r2, #16
 80067da:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	2200      	movs	r2, #0
 80067e2:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	687a      	ldr	r2, [r7, #4]
 80067e8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	893a      	ldrh	r2, [r7, #8]
 80067ee:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	2200      	movs	r2, #0
 80067f4:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80067fa:	b29b      	uxth	r3, r3
 80067fc:	2bff      	cmp	r3, #255	; 0xff
 80067fe:	d90e      	bls.n	800681e <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	22ff      	movs	r2, #255	; 0xff
 8006804:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800680a:	b2da      	uxtb	r2, r3
 800680c:	8979      	ldrh	r1, [r7, #10]
 800680e:	4b51      	ldr	r3, [pc, #324]	; (8006954 <HAL_I2C_Master_Transmit+0x1e0>)
 8006810:	9300      	str	r3, [sp, #0]
 8006812:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006816:	68f8      	ldr	r0, [r7, #12]
 8006818:	f000 fe2e 	bl	8007478 <I2C_TransferConfig>
 800681c:	e06c      	b.n	80068f8 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006822:	b29a      	uxth	r2, r3
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800682c:	b2da      	uxtb	r2, r3
 800682e:	8979      	ldrh	r1, [r7, #10]
 8006830:	4b48      	ldr	r3, [pc, #288]	; (8006954 <HAL_I2C_Master_Transmit+0x1e0>)
 8006832:	9300      	str	r3, [sp, #0]
 8006834:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006838:	68f8      	ldr	r0, [r7, #12]
 800683a:	f000 fe1d 	bl	8007478 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 800683e:	e05b      	b.n	80068f8 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006840:	697a      	ldr	r2, [r7, #20]
 8006842:	6a39      	ldr	r1, [r7, #32]
 8006844:	68f8      	ldr	r0, [r7, #12]
 8006846:	f000 fcb9 	bl	80071bc <I2C_WaitOnTXISFlagUntilTimeout>
 800684a:	4603      	mov	r3, r0
 800684c:	2b00      	cmp	r3, #0
 800684e:	d001      	beq.n	8006854 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8006850:	2301      	movs	r3, #1
 8006852:	e07b      	b.n	800694c <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006858:	781a      	ldrb	r2, [r3, #0]
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006864:	1c5a      	adds	r2, r3, #1
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800686e:	b29b      	uxth	r3, r3
 8006870:	3b01      	subs	r3, #1
 8006872:	b29a      	uxth	r2, r3
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800687c:	3b01      	subs	r3, #1
 800687e:	b29a      	uxth	r2, r3
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006888:	b29b      	uxth	r3, r3
 800688a:	2b00      	cmp	r3, #0
 800688c:	d034      	beq.n	80068f8 <HAL_I2C_Master_Transmit+0x184>
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006892:	2b00      	cmp	r3, #0
 8006894:	d130      	bne.n	80068f8 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006896:	697b      	ldr	r3, [r7, #20]
 8006898:	9300      	str	r3, [sp, #0]
 800689a:	6a3b      	ldr	r3, [r7, #32]
 800689c:	2200      	movs	r2, #0
 800689e:	2180      	movs	r1, #128	; 0x80
 80068a0:	68f8      	ldr	r0, [r7, #12]
 80068a2:	f000 fc4b 	bl	800713c <I2C_WaitOnFlagUntilTimeout>
 80068a6:	4603      	mov	r3, r0
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d001      	beq.n	80068b0 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 80068ac:	2301      	movs	r3, #1
 80068ae:	e04d      	b.n	800694c <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80068b4:	b29b      	uxth	r3, r3
 80068b6:	2bff      	cmp	r3, #255	; 0xff
 80068b8:	d90e      	bls.n	80068d8 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	22ff      	movs	r2, #255	; 0xff
 80068be:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80068c4:	b2da      	uxtb	r2, r3
 80068c6:	8979      	ldrh	r1, [r7, #10]
 80068c8:	2300      	movs	r3, #0
 80068ca:	9300      	str	r3, [sp, #0]
 80068cc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80068d0:	68f8      	ldr	r0, [r7, #12]
 80068d2:	f000 fdd1 	bl	8007478 <I2C_TransferConfig>
 80068d6:	e00f      	b.n	80068f8 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80068dc:	b29a      	uxth	r2, r3
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80068e6:	b2da      	uxtb	r2, r3
 80068e8:	8979      	ldrh	r1, [r7, #10]
 80068ea:	2300      	movs	r3, #0
 80068ec:	9300      	str	r3, [sp, #0]
 80068ee:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80068f2:	68f8      	ldr	r0, [r7, #12]
 80068f4:	f000 fdc0 	bl	8007478 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80068fc:	b29b      	uxth	r3, r3
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d19e      	bne.n	8006840 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006902:	697a      	ldr	r2, [r7, #20]
 8006904:	6a39      	ldr	r1, [r7, #32]
 8006906:	68f8      	ldr	r0, [r7, #12]
 8006908:	f000 fc98 	bl	800723c <I2C_WaitOnSTOPFlagUntilTimeout>
 800690c:	4603      	mov	r3, r0
 800690e:	2b00      	cmp	r3, #0
 8006910:	d001      	beq.n	8006916 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8006912:	2301      	movs	r3, #1
 8006914:	e01a      	b.n	800694c <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	2220      	movs	r2, #32
 800691c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	6859      	ldr	r1, [r3, #4]
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	681a      	ldr	r2, [r3, #0]
 8006928:	4b0b      	ldr	r3, [pc, #44]	; (8006958 <HAL_I2C_Master_Transmit+0x1e4>)
 800692a:	400b      	ands	r3, r1
 800692c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	2220      	movs	r2, #32
 8006932:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	2200      	movs	r2, #0
 800693a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	2200      	movs	r2, #0
 8006942:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006946:	2300      	movs	r3, #0
 8006948:	e000      	b.n	800694c <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 800694a:	2302      	movs	r3, #2
  }
}
 800694c:	4618      	mov	r0, r3
 800694e:	3718      	adds	r7, #24
 8006950:	46bd      	mov	sp, r7
 8006952:	bd80      	pop	{r7, pc}
 8006954:	80002000 	.word	0x80002000
 8006958:	fe00e800 	.word	0xfe00e800

0800695c <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 800695c:	b580      	push	{r7, lr}
 800695e:	b088      	sub	sp, #32
 8006960:	af02      	add	r7, sp, #8
 8006962:	60f8      	str	r0, [r7, #12]
 8006964:	607a      	str	r2, [r7, #4]
 8006966:	461a      	mov	r2, r3
 8006968:	460b      	mov	r3, r1
 800696a:	817b      	strh	r3, [r7, #10]
 800696c:	4613      	mov	r3, r2
 800696e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006976:	b2db      	uxtb	r3, r3
 8006978:	2b20      	cmp	r3, #32
 800697a:	f040 80db 	bne.w	8006b34 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006984:	2b01      	cmp	r3, #1
 8006986:	d101      	bne.n	800698c <HAL_I2C_Master_Receive+0x30>
 8006988:	2302      	movs	r3, #2
 800698a:	e0d4      	b.n	8006b36 <HAL_I2C_Master_Receive+0x1da>
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	2201      	movs	r2, #1
 8006990:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006994:	f7fe fb56 	bl	8005044 <HAL_GetTick>
 8006998:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800699a:	697b      	ldr	r3, [r7, #20]
 800699c:	9300      	str	r3, [sp, #0]
 800699e:	2319      	movs	r3, #25
 80069a0:	2201      	movs	r2, #1
 80069a2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80069a6:	68f8      	ldr	r0, [r7, #12]
 80069a8:	f000 fbc8 	bl	800713c <I2C_WaitOnFlagUntilTimeout>
 80069ac:	4603      	mov	r3, r0
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d001      	beq.n	80069b6 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 80069b2:	2301      	movs	r3, #1
 80069b4:	e0bf      	b.n	8006b36 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	2222      	movs	r2, #34	; 0x22
 80069ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	2210      	movs	r2, #16
 80069c2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	2200      	movs	r2, #0
 80069ca:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	687a      	ldr	r2, [r7, #4]
 80069d0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	893a      	ldrh	r2, [r7, #8]
 80069d6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	2200      	movs	r2, #0
 80069dc:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80069e2:	b29b      	uxth	r3, r3
 80069e4:	2bff      	cmp	r3, #255	; 0xff
 80069e6:	d90e      	bls.n	8006a06 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	22ff      	movs	r2, #255	; 0xff
 80069ec:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80069f2:	b2da      	uxtb	r2, r3
 80069f4:	8979      	ldrh	r1, [r7, #10]
 80069f6:	4b52      	ldr	r3, [pc, #328]	; (8006b40 <HAL_I2C_Master_Receive+0x1e4>)
 80069f8:	9300      	str	r3, [sp, #0]
 80069fa:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80069fe:	68f8      	ldr	r0, [r7, #12]
 8006a00:	f000 fd3a 	bl	8007478 <I2C_TransferConfig>
 8006a04:	e06d      	b.n	8006ae2 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a0a:	b29a      	uxth	r2, r3
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a14:	b2da      	uxtb	r2, r3
 8006a16:	8979      	ldrh	r1, [r7, #10]
 8006a18:	4b49      	ldr	r3, [pc, #292]	; (8006b40 <HAL_I2C_Master_Receive+0x1e4>)
 8006a1a:	9300      	str	r3, [sp, #0]
 8006a1c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006a20:	68f8      	ldr	r0, [r7, #12]
 8006a22:	f000 fd29 	bl	8007478 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8006a26:	e05c      	b.n	8006ae2 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006a28:	697a      	ldr	r2, [r7, #20]
 8006a2a:	6a39      	ldr	r1, [r7, #32]
 8006a2c:	68f8      	ldr	r0, [r7, #12]
 8006a2e:	f000 fc41 	bl	80072b4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006a32:	4603      	mov	r3, r0
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d001      	beq.n	8006a3c <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8006a38:	2301      	movs	r3, #1
 8006a3a:	e07c      	b.n	8006b36 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a46:	b2d2      	uxtb	r2, r2
 8006a48:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a4e:	1c5a      	adds	r2, r3, #1
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a58:	3b01      	subs	r3, #1
 8006a5a:	b29a      	uxth	r2, r3
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a64:	b29b      	uxth	r3, r3
 8006a66:	3b01      	subs	r3, #1
 8006a68:	b29a      	uxth	r2, r3
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a72:	b29b      	uxth	r3, r3
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d034      	beq.n	8006ae2 <HAL_I2C_Master_Receive+0x186>
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d130      	bne.n	8006ae2 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006a80:	697b      	ldr	r3, [r7, #20]
 8006a82:	9300      	str	r3, [sp, #0]
 8006a84:	6a3b      	ldr	r3, [r7, #32]
 8006a86:	2200      	movs	r2, #0
 8006a88:	2180      	movs	r1, #128	; 0x80
 8006a8a:	68f8      	ldr	r0, [r7, #12]
 8006a8c:	f000 fb56 	bl	800713c <I2C_WaitOnFlagUntilTimeout>
 8006a90:	4603      	mov	r3, r0
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d001      	beq.n	8006a9a <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8006a96:	2301      	movs	r3, #1
 8006a98:	e04d      	b.n	8006b36 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a9e:	b29b      	uxth	r3, r3
 8006aa0:	2bff      	cmp	r3, #255	; 0xff
 8006aa2:	d90e      	bls.n	8006ac2 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	22ff      	movs	r2, #255	; 0xff
 8006aa8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006aae:	b2da      	uxtb	r2, r3
 8006ab0:	8979      	ldrh	r1, [r7, #10]
 8006ab2:	2300      	movs	r3, #0
 8006ab4:	9300      	str	r3, [sp, #0]
 8006ab6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006aba:	68f8      	ldr	r0, [r7, #12]
 8006abc:	f000 fcdc 	bl	8007478 <I2C_TransferConfig>
 8006ac0:	e00f      	b.n	8006ae2 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ac6:	b29a      	uxth	r2, r3
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006ad0:	b2da      	uxtb	r2, r3
 8006ad2:	8979      	ldrh	r1, [r7, #10]
 8006ad4:	2300      	movs	r3, #0
 8006ad6:	9300      	str	r3, [sp, #0]
 8006ad8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006adc:	68f8      	ldr	r0, [r7, #12]
 8006ade:	f000 fccb 	bl	8007478 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ae6:	b29b      	uxth	r3, r3
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d19d      	bne.n	8006a28 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006aec:	697a      	ldr	r2, [r7, #20]
 8006aee:	6a39      	ldr	r1, [r7, #32]
 8006af0:	68f8      	ldr	r0, [r7, #12]
 8006af2:	f000 fba3 	bl	800723c <I2C_WaitOnSTOPFlagUntilTimeout>
 8006af6:	4603      	mov	r3, r0
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d001      	beq.n	8006b00 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8006afc:	2301      	movs	r3, #1
 8006afe:	e01a      	b.n	8006b36 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	2220      	movs	r2, #32
 8006b06:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	6859      	ldr	r1, [r3, #4]
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	681a      	ldr	r2, [r3, #0]
 8006b12:	4b0c      	ldr	r3, [pc, #48]	; (8006b44 <HAL_I2C_Master_Receive+0x1e8>)
 8006b14:	400b      	ands	r3, r1
 8006b16:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	2220      	movs	r2, #32
 8006b1c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	2200      	movs	r2, #0
 8006b24:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	2200      	movs	r2, #0
 8006b2c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006b30:	2300      	movs	r3, #0
 8006b32:	e000      	b.n	8006b36 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8006b34:	2302      	movs	r3, #2
  }
}
 8006b36:	4618      	mov	r0, r3
 8006b38:	3718      	adds	r7, #24
 8006b3a:	46bd      	mov	sp, r7
 8006b3c:	bd80      	pop	{r7, pc}
 8006b3e:	bf00      	nop
 8006b40:	80002400 	.word	0x80002400
 8006b44:	fe00e800 	.word	0xfe00e800

08006b48 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006b48:	b580      	push	{r7, lr}
 8006b4a:	b088      	sub	sp, #32
 8006b4c:	af02      	add	r7, sp, #8
 8006b4e:	60f8      	str	r0, [r7, #12]
 8006b50:	4608      	mov	r0, r1
 8006b52:	4611      	mov	r1, r2
 8006b54:	461a      	mov	r2, r3
 8006b56:	4603      	mov	r3, r0
 8006b58:	817b      	strh	r3, [r7, #10]
 8006b5a:	460b      	mov	r3, r1
 8006b5c:	813b      	strh	r3, [r7, #8]
 8006b5e:	4613      	mov	r3, r2
 8006b60:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006b68:	b2db      	uxtb	r3, r3
 8006b6a:	2b20      	cmp	r3, #32
 8006b6c:	f040 80f9 	bne.w	8006d62 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006b70:	6a3b      	ldr	r3, [r7, #32]
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d002      	beq.n	8006b7c <HAL_I2C_Mem_Write+0x34>
 8006b76:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d105      	bne.n	8006b88 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006b82:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8006b84:	2301      	movs	r3, #1
 8006b86:	e0ed      	b.n	8006d64 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006b8e:	2b01      	cmp	r3, #1
 8006b90:	d101      	bne.n	8006b96 <HAL_I2C_Mem_Write+0x4e>
 8006b92:	2302      	movs	r3, #2
 8006b94:	e0e6      	b.n	8006d64 <HAL_I2C_Mem_Write+0x21c>
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	2201      	movs	r2, #1
 8006b9a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006b9e:	f7fe fa51 	bl	8005044 <HAL_GetTick>
 8006ba2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006ba4:	697b      	ldr	r3, [r7, #20]
 8006ba6:	9300      	str	r3, [sp, #0]
 8006ba8:	2319      	movs	r3, #25
 8006baa:	2201      	movs	r2, #1
 8006bac:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006bb0:	68f8      	ldr	r0, [r7, #12]
 8006bb2:	f000 fac3 	bl	800713c <I2C_WaitOnFlagUntilTimeout>
 8006bb6:	4603      	mov	r3, r0
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d001      	beq.n	8006bc0 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8006bbc:	2301      	movs	r3, #1
 8006bbe:	e0d1      	b.n	8006d64 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	2221      	movs	r2, #33	; 0x21
 8006bc4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	2240      	movs	r2, #64	; 0x40
 8006bcc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	2200      	movs	r2, #0
 8006bd4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	6a3a      	ldr	r2, [r7, #32]
 8006bda:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8006be0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	2200      	movs	r2, #0
 8006be6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006be8:	88f8      	ldrh	r0, [r7, #6]
 8006bea:	893a      	ldrh	r2, [r7, #8]
 8006bec:	8979      	ldrh	r1, [r7, #10]
 8006bee:	697b      	ldr	r3, [r7, #20]
 8006bf0:	9301      	str	r3, [sp, #4]
 8006bf2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bf4:	9300      	str	r3, [sp, #0]
 8006bf6:	4603      	mov	r3, r0
 8006bf8:	68f8      	ldr	r0, [r7, #12]
 8006bfa:	f000 f9d3 	bl	8006fa4 <I2C_RequestMemoryWrite>
 8006bfe:	4603      	mov	r3, r0
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d005      	beq.n	8006c10 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	2200      	movs	r2, #0
 8006c08:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8006c0c:	2301      	movs	r3, #1
 8006c0e:	e0a9      	b.n	8006d64 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c14:	b29b      	uxth	r3, r3
 8006c16:	2bff      	cmp	r3, #255	; 0xff
 8006c18:	d90e      	bls.n	8006c38 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	22ff      	movs	r2, #255	; 0xff
 8006c1e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c24:	b2da      	uxtb	r2, r3
 8006c26:	8979      	ldrh	r1, [r7, #10]
 8006c28:	2300      	movs	r3, #0
 8006c2a:	9300      	str	r3, [sp, #0]
 8006c2c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006c30:	68f8      	ldr	r0, [r7, #12]
 8006c32:	f000 fc21 	bl	8007478 <I2C_TransferConfig>
 8006c36:	e00f      	b.n	8006c58 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c3c:	b29a      	uxth	r2, r3
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c46:	b2da      	uxtb	r2, r3
 8006c48:	8979      	ldrh	r1, [r7, #10]
 8006c4a:	2300      	movs	r3, #0
 8006c4c:	9300      	str	r3, [sp, #0]
 8006c4e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006c52:	68f8      	ldr	r0, [r7, #12]
 8006c54:	f000 fc10 	bl	8007478 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006c58:	697a      	ldr	r2, [r7, #20]
 8006c5a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006c5c:	68f8      	ldr	r0, [r7, #12]
 8006c5e:	f000 faad 	bl	80071bc <I2C_WaitOnTXISFlagUntilTimeout>
 8006c62:	4603      	mov	r3, r0
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d001      	beq.n	8006c6c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8006c68:	2301      	movs	r3, #1
 8006c6a:	e07b      	b.n	8006d64 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c70:	781a      	ldrb	r2, [r3, #0]
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c7c:	1c5a      	adds	r2, r3, #1
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c86:	b29b      	uxth	r3, r3
 8006c88:	3b01      	subs	r3, #1
 8006c8a:	b29a      	uxth	r2, r3
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c94:	3b01      	subs	r3, #1
 8006c96:	b29a      	uxth	r2, r3
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ca0:	b29b      	uxth	r3, r3
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d034      	beq.n	8006d10 <HAL_I2C_Mem_Write+0x1c8>
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d130      	bne.n	8006d10 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006cae:	697b      	ldr	r3, [r7, #20]
 8006cb0:	9300      	str	r3, [sp, #0]
 8006cb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006cb4:	2200      	movs	r2, #0
 8006cb6:	2180      	movs	r1, #128	; 0x80
 8006cb8:	68f8      	ldr	r0, [r7, #12]
 8006cba:	f000 fa3f 	bl	800713c <I2C_WaitOnFlagUntilTimeout>
 8006cbe:	4603      	mov	r3, r0
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d001      	beq.n	8006cc8 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8006cc4:	2301      	movs	r3, #1
 8006cc6:	e04d      	b.n	8006d64 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ccc:	b29b      	uxth	r3, r3
 8006cce:	2bff      	cmp	r3, #255	; 0xff
 8006cd0:	d90e      	bls.n	8006cf0 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	22ff      	movs	r2, #255	; 0xff
 8006cd6:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006cdc:	b2da      	uxtb	r2, r3
 8006cde:	8979      	ldrh	r1, [r7, #10]
 8006ce0:	2300      	movs	r3, #0
 8006ce2:	9300      	str	r3, [sp, #0]
 8006ce4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006ce8:	68f8      	ldr	r0, [r7, #12]
 8006cea:	f000 fbc5 	bl	8007478 <I2C_TransferConfig>
 8006cee:	e00f      	b.n	8006d10 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006cf4:	b29a      	uxth	r2, r3
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006cfe:	b2da      	uxtb	r2, r3
 8006d00:	8979      	ldrh	r1, [r7, #10]
 8006d02:	2300      	movs	r3, #0
 8006d04:	9300      	str	r3, [sp, #0]
 8006d06:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006d0a:	68f8      	ldr	r0, [r7, #12]
 8006d0c:	f000 fbb4 	bl	8007478 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d14:	b29b      	uxth	r3, r3
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d19e      	bne.n	8006c58 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006d1a:	697a      	ldr	r2, [r7, #20]
 8006d1c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006d1e:	68f8      	ldr	r0, [r7, #12]
 8006d20:	f000 fa8c 	bl	800723c <I2C_WaitOnSTOPFlagUntilTimeout>
 8006d24:	4603      	mov	r3, r0
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d001      	beq.n	8006d2e <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8006d2a:	2301      	movs	r3, #1
 8006d2c:	e01a      	b.n	8006d64 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	2220      	movs	r2, #32
 8006d34:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	6859      	ldr	r1, [r3, #4]
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	681a      	ldr	r2, [r3, #0]
 8006d40:	4b0a      	ldr	r3, [pc, #40]	; (8006d6c <HAL_I2C_Mem_Write+0x224>)
 8006d42:	400b      	ands	r3, r1
 8006d44:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	2220      	movs	r2, #32
 8006d4a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	2200      	movs	r2, #0
 8006d52:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	2200      	movs	r2, #0
 8006d5a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006d5e:	2300      	movs	r3, #0
 8006d60:	e000      	b.n	8006d64 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8006d62:	2302      	movs	r3, #2
  }
}
 8006d64:	4618      	mov	r0, r3
 8006d66:	3718      	adds	r7, #24
 8006d68:	46bd      	mov	sp, r7
 8006d6a:	bd80      	pop	{r7, pc}
 8006d6c:	fe00e800 	.word	0xfe00e800

08006d70 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006d70:	b580      	push	{r7, lr}
 8006d72:	b088      	sub	sp, #32
 8006d74:	af02      	add	r7, sp, #8
 8006d76:	60f8      	str	r0, [r7, #12]
 8006d78:	4608      	mov	r0, r1
 8006d7a:	4611      	mov	r1, r2
 8006d7c:	461a      	mov	r2, r3
 8006d7e:	4603      	mov	r3, r0
 8006d80:	817b      	strh	r3, [r7, #10]
 8006d82:	460b      	mov	r3, r1
 8006d84:	813b      	strh	r3, [r7, #8]
 8006d86:	4613      	mov	r3, r2
 8006d88:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006d90:	b2db      	uxtb	r3, r3
 8006d92:	2b20      	cmp	r3, #32
 8006d94:	f040 80fd 	bne.w	8006f92 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8006d98:	6a3b      	ldr	r3, [r7, #32]
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d002      	beq.n	8006da4 <HAL_I2C_Mem_Read+0x34>
 8006d9e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d105      	bne.n	8006db0 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006daa:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8006dac:	2301      	movs	r3, #1
 8006dae:	e0f1      	b.n	8006f94 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006db6:	2b01      	cmp	r3, #1
 8006db8:	d101      	bne.n	8006dbe <HAL_I2C_Mem_Read+0x4e>
 8006dba:	2302      	movs	r3, #2
 8006dbc:	e0ea      	b.n	8006f94 <HAL_I2C_Mem_Read+0x224>
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	2201      	movs	r2, #1
 8006dc2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006dc6:	f7fe f93d 	bl	8005044 <HAL_GetTick>
 8006dca:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006dcc:	697b      	ldr	r3, [r7, #20]
 8006dce:	9300      	str	r3, [sp, #0]
 8006dd0:	2319      	movs	r3, #25
 8006dd2:	2201      	movs	r2, #1
 8006dd4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006dd8:	68f8      	ldr	r0, [r7, #12]
 8006dda:	f000 f9af 	bl	800713c <I2C_WaitOnFlagUntilTimeout>
 8006dde:	4603      	mov	r3, r0
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d001      	beq.n	8006de8 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8006de4:	2301      	movs	r3, #1
 8006de6:	e0d5      	b.n	8006f94 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	2222      	movs	r2, #34	; 0x22
 8006dec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	2240      	movs	r2, #64	; 0x40
 8006df4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	2200      	movs	r2, #0
 8006dfc:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	6a3a      	ldr	r2, [r7, #32]
 8006e02:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8006e08:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	2200      	movs	r2, #0
 8006e0e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006e10:	88f8      	ldrh	r0, [r7, #6]
 8006e12:	893a      	ldrh	r2, [r7, #8]
 8006e14:	8979      	ldrh	r1, [r7, #10]
 8006e16:	697b      	ldr	r3, [r7, #20]
 8006e18:	9301      	str	r3, [sp, #4]
 8006e1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e1c:	9300      	str	r3, [sp, #0]
 8006e1e:	4603      	mov	r3, r0
 8006e20:	68f8      	ldr	r0, [r7, #12]
 8006e22:	f000 f913 	bl	800704c <I2C_RequestMemoryRead>
 8006e26:	4603      	mov	r3, r0
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d005      	beq.n	8006e38 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	2200      	movs	r2, #0
 8006e30:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8006e34:	2301      	movs	r3, #1
 8006e36:	e0ad      	b.n	8006f94 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e3c:	b29b      	uxth	r3, r3
 8006e3e:	2bff      	cmp	r3, #255	; 0xff
 8006e40:	d90e      	bls.n	8006e60 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	22ff      	movs	r2, #255	; 0xff
 8006e46:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e4c:	b2da      	uxtb	r2, r3
 8006e4e:	8979      	ldrh	r1, [r7, #10]
 8006e50:	4b52      	ldr	r3, [pc, #328]	; (8006f9c <HAL_I2C_Mem_Read+0x22c>)
 8006e52:	9300      	str	r3, [sp, #0]
 8006e54:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006e58:	68f8      	ldr	r0, [r7, #12]
 8006e5a:	f000 fb0d 	bl	8007478 <I2C_TransferConfig>
 8006e5e:	e00f      	b.n	8006e80 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e64:	b29a      	uxth	r2, r3
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e6e:	b2da      	uxtb	r2, r3
 8006e70:	8979      	ldrh	r1, [r7, #10]
 8006e72:	4b4a      	ldr	r3, [pc, #296]	; (8006f9c <HAL_I2C_Mem_Read+0x22c>)
 8006e74:	9300      	str	r3, [sp, #0]
 8006e76:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006e7a:	68f8      	ldr	r0, [r7, #12]
 8006e7c:	f000 fafc 	bl	8007478 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8006e80:	697b      	ldr	r3, [r7, #20]
 8006e82:	9300      	str	r3, [sp, #0]
 8006e84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e86:	2200      	movs	r2, #0
 8006e88:	2104      	movs	r1, #4
 8006e8a:	68f8      	ldr	r0, [r7, #12]
 8006e8c:	f000 f956 	bl	800713c <I2C_WaitOnFlagUntilTimeout>
 8006e90:	4603      	mov	r3, r0
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d001      	beq.n	8006e9a <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8006e96:	2301      	movs	r3, #1
 8006e98:	e07c      	b.n	8006f94 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ea4:	b2d2      	uxtb	r2, r2
 8006ea6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006eac:	1c5a      	adds	r2, r3, #1
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006eb6:	3b01      	subs	r3, #1
 8006eb8:	b29a      	uxth	r2, r3
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ec2:	b29b      	uxth	r3, r3
 8006ec4:	3b01      	subs	r3, #1
 8006ec6:	b29a      	uxth	r2, r3
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ed0:	b29b      	uxth	r3, r3
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d034      	beq.n	8006f40 <HAL_I2C_Mem_Read+0x1d0>
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d130      	bne.n	8006f40 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006ede:	697b      	ldr	r3, [r7, #20]
 8006ee0:	9300      	str	r3, [sp, #0]
 8006ee2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ee4:	2200      	movs	r2, #0
 8006ee6:	2180      	movs	r1, #128	; 0x80
 8006ee8:	68f8      	ldr	r0, [r7, #12]
 8006eea:	f000 f927 	bl	800713c <I2C_WaitOnFlagUntilTimeout>
 8006eee:	4603      	mov	r3, r0
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d001      	beq.n	8006ef8 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8006ef4:	2301      	movs	r3, #1
 8006ef6:	e04d      	b.n	8006f94 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006efc:	b29b      	uxth	r3, r3
 8006efe:	2bff      	cmp	r3, #255	; 0xff
 8006f00:	d90e      	bls.n	8006f20 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	22ff      	movs	r2, #255	; 0xff
 8006f06:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006f0c:	b2da      	uxtb	r2, r3
 8006f0e:	8979      	ldrh	r1, [r7, #10]
 8006f10:	2300      	movs	r3, #0
 8006f12:	9300      	str	r3, [sp, #0]
 8006f14:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006f18:	68f8      	ldr	r0, [r7, #12]
 8006f1a:	f000 faad 	bl	8007478 <I2C_TransferConfig>
 8006f1e:	e00f      	b.n	8006f40 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f24:	b29a      	uxth	r2, r3
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006f2e:	b2da      	uxtb	r2, r3
 8006f30:	8979      	ldrh	r1, [r7, #10]
 8006f32:	2300      	movs	r3, #0
 8006f34:	9300      	str	r3, [sp, #0]
 8006f36:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006f3a:	68f8      	ldr	r0, [r7, #12]
 8006f3c:	f000 fa9c 	bl	8007478 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f44:	b29b      	uxth	r3, r3
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d19a      	bne.n	8006e80 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006f4a:	697a      	ldr	r2, [r7, #20]
 8006f4c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006f4e:	68f8      	ldr	r0, [r7, #12]
 8006f50:	f000 f974 	bl	800723c <I2C_WaitOnSTOPFlagUntilTimeout>
 8006f54:	4603      	mov	r3, r0
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d001      	beq.n	8006f5e <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8006f5a:	2301      	movs	r3, #1
 8006f5c:	e01a      	b.n	8006f94 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	2220      	movs	r2, #32
 8006f64:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	6859      	ldr	r1, [r3, #4]
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	681a      	ldr	r2, [r3, #0]
 8006f70:	4b0b      	ldr	r3, [pc, #44]	; (8006fa0 <HAL_I2C_Mem_Read+0x230>)
 8006f72:	400b      	ands	r3, r1
 8006f74:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	2220      	movs	r2, #32
 8006f7a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	2200      	movs	r2, #0
 8006f82:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	2200      	movs	r2, #0
 8006f8a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006f8e:	2300      	movs	r3, #0
 8006f90:	e000      	b.n	8006f94 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8006f92:	2302      	movs	r3, #2
  }
}
 8006f94:	4618      	mov	r0, r3
 8006f96:	3718      	adds	r7, #24
 8006f98:	46bd      	mov	sp, r7
 8006f9a:	bd80      	pop	{r7, pc}
 8006f9c:	80002400 	.word	0x80002400
 8006fa0:	fe00e800 	.word	0xfe00e800

08006fa4 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8006fa4:	b580      	push	{r7, lr}
 8006fa6:	b086      	sub	sp, #24
 8006fa8:	af02      	add	r7, sp, #8
 8006faa:	60f8      	str	r0, [r7, #12]
 8006fac:	4608      	mov	r0, r1
 8006fae:	4611      	mov	r1, r2
 8006fb0:	461a      	mov	r2, r3
 8006fb2:	4603      	mov	r3, r0
 8006fb4:	817b      	strh	r3, [r7, #10]
 8006fb6:	460b      	mov	r3, r1
 8006fb8:	813b      	strh	r3, [r7, #8]
 8006fba:	4613      	mov	r3, r2
 8006fbc:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8006fbe:	88fb      	ldrh	r3, [r7, #6]
 8006fc0:	b2da      	uxtb	r2, r3
 8006fc2:	8979      	ldrh	r1, [r7, #10]
 8006fc4:	4b20      	ldr	r3, [pc, #128]	; (8007048 <I2C_RequestMemoryWrite+0xa4>)
 8006fc6:	9300      	str	r3, [sp, #0]
 8006fc8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006fcc:	68f8      	ldr	r0, [r7, #12]
 8006fce:	f000 fa53 	bl	8007478 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006fd2:	69fa      	ldr	r2, [r7, #28]
 8006fd4:	69b9      	ldr	r1, [r7, #24]
 8006fd6:	68f8      	ldr	r0, [r7, #12]
 8006fd8:	f000 f8f0 	bl	80071bc <I2C_WaitOnTXISFlagUntilTimeout>
 8006fdc:	4603      	mov	r3, r0
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d001      	beq.n	8006fe6 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8006fe2:	2301      	movs	r3, #1
 8006fe4:	e02c      	b.n	8007040 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006fe6:	88fb      	ldrh	r3, [r7, #6]
 8006fe8:	2b01      	cmp	r3, #1
 8006fea:	d105      	bne.n	8006ff8 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006fec:	893b      	ldrh	r3, [r7, #8]
 8006fee:	b2da      	uxtb	r2, r3
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	629a      	str	r2, [r3, #40]	; 0x28
 8006ff6:	e015      	b.n	8007024 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8006ff8:	893b      	ldrh	r3, [r7, #8]
 8006ffa:	0a1b      	lsrs	r3, r3, #8
 8006ffc:	b29b      	uxth	r3, r3
 8006ffe:	b2da      	uxtb	r2, r3
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007006:	69fa      	ldr	r2, [r7, #28]
 8007008:	69b9      	ldr	r1, [r7, #24]
 800700a:	68f8      	ldr	r0, [r7, #12]
 800700c:	f000 f8d6 	bl	80071bc <I2C_WaitOnTXISFlagUntilTimeout>
 8007010:	4603      	mov	r3, r0
 8007012:	2b00      	cmp	r3, #0
 8007014:	d001      	beq.n	800701a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8007016:	2301      	movs	r3, #1
 8007018:	e012      	b.n	8007040 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800701a:	893b      	ldrh	r3, [r7, #8]
 800701c:	b2da      	uxtb	r2, r3
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8007024:	69fb      	ldr	r3, [r7, #28]
 8007026:	9300      	str	r3, [sp, #0]
 8007028:	69bb      	ldr	r3, [r7, #24]
 800702a:	2200      	movs	r2, #0
 800702c:	2180      	movs	r1, #128	; 0x80
 800702e:	68f8      	ldr	r0, [r7, #12]
 8007030:	f000 f884 	bl	800713c <I2C_WaitOnFlagUntilTimeout>
 8007034:	4603      	mov	r3, r0
 8007036:	2b00      	cmp	r3, #0
 8007038:	d001      	beq.n	800703e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800703a:	2301      	movs	r3, #1
 800703c:	e000      	b.n	8007040 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800703e:	2300      	movs	r3, #0
}
 8007040:	4618      	mov	r0, r3
 8007042:	3710      	adds	r7, #16
 8007044:	46bd      	mov	sp, r7
 8007046:	bd80      	pop	{r7, pc}
 8007048:	80002000 	.word	0x80002000

0800704c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800704c:	b580      	push	{r7, lr}
 800704e:	b086      	sub	sp, #24
 8007050:	af02      	add	r7, sp, #8
 8007052:	60f8      	str	r0, [r7, #12]
 8007054:	4608      	mov	r0, r1
 8007056:	4611      	mov	r1, r2
 8007058:	461a      	mov	r2, r3
 800705a:	4603      	mov	r3, r0
 800705c:	817b      	strh	r3, [r7, #10]
 800705e:	460b      	mov	r3, r1
 8007060:	813b      	strh	r3, [r7, #8]
 8007062:	4613      	mov	r3, r2
 8007064:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8007066:	88fb      	ldrh	r3, [r7, #6]
 8007068:	b2da      	uxtb	r2, r3
 800706a:	8979      	ldrh	r1, [r7, #10]
 800706c:	4b20      	ldr	r3, [pc, #128]	; (80070f0 <I2C_RequestMemoryRead+0xa4>)
 800706e:	9300      	str	r3, [sp, #0]
 8007070:	2300      	movs	r3, #0
 8007072:	68f8      	ldr	r0, [r7, #12]
 8007074:	f000 fa00 	bl	8007478 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007078:	69fa      	ldr	r2, [r7, #28]
 800707a:	69b9      	ldr	r1, [r7, #24]
 800707c:	68f8      	ldr	r0, [r7, #12]
 800707e:	f000 f89d 	bl	80071bc <I2C_WaitOnTXISFlagUntilTimeout>
 8007082:	4603      	mov	r3, r0
 8007084:	2b00      	cmp	r3, #0
 8007086:	d001      	beq.n	800708c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8007088:	2301      	movs	r3, #1
 800708a:	e02c      	b.n	80070e6 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800708c:	88fb      	ldrh	r3, [r7, #6]
 800708e:	2b01      	cmp	r3, #1
 8007090:	d105      	bne.n	800709e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007092:	893b      	ldrh	r3, [r7, #8]
 8007094:	b2da      	uxtb	r2, r3
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	629a      	str	r2, [r3, #40]	; 0x28
 800709c:	e015      	b.n	80070ca <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800709e:	893b      	ldrh	r3, [r7, #8]
 80070a0:	0a1b      	lsrs	r3, r3, #8
 80070a2:	b29b      	uxth	r3, r3
 80070a4:	b2da      	uxtb	r2, r3
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80070ac:	69fa      	ldr	r2, [r7, #28]
 80070ae:	69b9      	ldr	r1, [r7, #24]
 80070b0:	68f8      	ldr	r0, [r7, #12]
 80070b2:	f000 f883 	bl	80071bc <I2C_WaitOnTXISFlagUntilTimeout>
 80070b6:	4603      	mov	r3, r0
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d001      	beq.n	80070c0 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80070bc:	2301      	movs	r3, #1
 80070be:	e012      	b.n	80070e6 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80070c0:	893b      	ldrh	r3, [r7, #8]
 80070c2:	b2da      	uxtb	r2, r3
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80070ca:	69fb      	ldr	r3, [r7, #28]
 80070cc:	9300      	str	r3, [sp, #0]
 80070ce:	69bb      	ldr	r3, [r7, #24]
 80070d0:	2200      	movs	r2, #0
 80070d2:	2140      	movs	r1, #64	; 0x40
 80070d4:	68f8      	ldr	r0, [r7, #12]
 80070d6:	f000 f831 	bl	800713c <I2C_WaitOnFlagUntilTimeout>
 80070da:	4603      	mov	r3, r0
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d001      	beq.n	80070e4 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80070e0:	2301      	movs	r3, #1
 80070e2:	e000      	b.n	80070e6 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80070e4:	2300      	movs	r3, #0
}
 80070e6:	4618      	mov	r0, r3
 80070e8:	3710      	adds	r7, #16
 80070ea:	46bd      	mov	sp, r7
 80070ec:	bd80      	pop	{r7, pc}
 80070ee:	bf00      	nop
 80070f0:	80002000 	.word	0x80002000

080070f4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80070f4:	b480      	push	{r7}
 80070f6:	b083      	sub	sp, #12
 80070f8:	af00      	add	r7, sp, #0
 80070fa:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	699b      	ldr	r3, [r3, #24]
 8007102:	f003 0302 	and.w	r3, r3, #2
 8007106:	2b02      	cmp	r3, #2
 8007108:	d103      	bne.n	8007112 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	2200      	movs	r2, #0
 8007110:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	699b      	ldr	r3, [r3, #24]
 8007118:	f003 0301 	and.w	r3, r3, #1
 800711c:	2b01      	cmp	r3, #1
 800711e:	d007      	beq.n	8007130 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	699a      	ldr	r2, [r3, #24]
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	f042 0201 	orr.w	r2, r2, #1
 800712e:	619a      	str	r2, [r3, #24]
  }
}
 8007130:	bf00      	nop
 8007132:	370c      	adds	r7, #12
 8007134:	46bd      	mov	sp, r7
 8007136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800713a:	4770      	bx	lr

0800713c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800713c:	b580      	push	{r7, lr}
 800713e:	b084      	sub	sp, #16
 8007140:	af00      	add	r7, sp, #0
 8007142:	60f8      	str	r0, [r7, #12]
 8007144:	60b9      	str	r1, [r7, #8]
 8007146:	603b      	str	r3, [r7, #0]
 8007148:	4613      	mov	r3, r2
 800714a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800714c:	e022      	b.n	8007194 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800714e:	683b      	ldr	r3, [r7, #0]
 8007150:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007154:	d01e      	beq.n	8007194 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007156:	f7fd ff75 	bl	8005044 <HAL_GetTick>
 800715a:	4602      	mov	r2, r0
 800715c:	69bb      	ldr	r3, [r7, #24]
 800715e:	1ad3      	subs	r3, r2, r3
 8007160:	683a      	ldr	r2, [r7, #0]
 8007162:	429a      	cmp	r2, r3
 8007164:	d302      	bcc.n	800716c <I2C_WaitOnFlagUntilTimeout+0x30>
 8007166:	683b      	ldr	r3, [r7, #0]
 8007168:	2b00      	cmp	r3, #0
 800716a:	d113      	bne.n	8007194 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007170:	f043 0220 	orr.w	r2, r3, #32
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	2220      	movs	r2, #32
 800717c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	2200      	movs	r2, #0
 8007184:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	2200      	movs	r2, #0
 800718c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8007190:	2301      	movs	r3, #1
 8007192:	e00f      	b.n	80071b4 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	699a      	ldr	r2, [r3, #24]
 800719a:	68bb      	ldr	r3, [r7, #8]
 800719c:	4013      	ands	r3, r2
 800719e:	68ba      	ldr	r2, [r7, #8]
 80071a0:	429a      	cmp	r2, r3
 80071a2:	bf0c      	ite	eq
 80071a4:	2301      	moveq	r3, #1
 80071a6:	2300      	movne	r3, #0
 80071a8:	b2db      	uxtb	r3, r3
 80071aa:	461a      	mov	r2, r3
 80071ac:	79fb      	ldrb	r3, [r7, #7]
 80071ae:	429a      	cmp	r2, r3
 80071b0:	d0cd      	beq.n	800714e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80071b2:	2300      	movs	r3, #0
}
 80071b4:	4618      	mov	r0, r3
 80071b6:	3710      	adds	r7, #16
 80071b8:	46bd      	mov	sp, r7
 80071ba:	bd80      	pop	{r7, pc}

080071bc <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80071bc:	b580      	push	{r7, lr}
 80071be:	b084      	sub	sp, #16
 80071c0:	af00      	add	r7, sp, #0
 80071c2:	60f8      	str	r0, [r7, #12]
 80071c4:	60b9      	str	r1, [r7, #8]
 80071c6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80071c8:	e02c      	b.n	8007224 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80071ca:	687a      	ldr	r2, [r7, #4]
 80071cc:	68b9      	ldr	r1, [r7, #8]
 80071ce:	68f8      	ldr	r0, [r7, #12]
 80071d0:	f000 f8dc 	bl	800738c <I2C_IsAcknowledgeFailed>
 80071d4:	4603      	mov	r3, r0
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d001      	beq.n	80071de <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80071da:	2301      	movs	r3, #1
 80071dc:	e02a      	b.n	8007234 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80071de:	68bb      	ldr	r3, [r7, #8]
 80071e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071e4:	d01e      	beq.n	8007224 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80071e6:	f7fd ff2d 	bl	8005044 <HAL_GetTick>
 80071ea:	4602      	mov	r2, r0
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	1ad3      	subs	r3, r2, r3
 80071f0:	68ba      	ldr	r2, [r7, #8]
 80071f2:	429a      	cmp	r2, r3
 80071f4:	d302      	bcc.n	80071fc <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80071f6:	68bb      	ldr	r3, [r7, #8]
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d113      	bne.n	8007224 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007200:	f043 0220 	orr.w	r2, r3, #32
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	2220      	movs	r2, #32
 800720c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	2200      	movs	r2, #0
 8007214:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	2200      	movs	r2, #0
 800721c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8007220:	2301      	movs	r3, #1
 8007222:	e007      	b.n	8007234 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	699b      	ldr	r3, [r3, #24]
 800722a:	f003 0302 	and.w	r3, r3, #2
 800722e:	2b02      	cmp	r3, #2
 8007230:	d1cb      	bne.n	80071ca <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007232:	2300      	movs	r3, #0
}
 8007234:	4618      	mov	r0, r3
 8007236:	3710      	adds	r7, #16
 8007238:	46bd      	mov	sp, r7
 800723a:	bd80      	pop	{r7, pc}

0800723c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800723c:	b580      	push	{r7, lr}
 800723e:	b084      	sub	sp, #16
 8007240:	af00      	add	r7, sp, #0
 8007242:	60f8      	str	r0, [r7, #12]
 8007244:	60b9      	str	r1, [r7, #8]
 8007246:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007248:	e028      	b.n	800729c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800724a:	687a      	ldr	r2, [r7, #4]
 800724c:	68b9      	ldr	r1, [r7, #8]
 800724e:	68f8      	ldr	r0, [r7, #12]
 8007250:	f000 f89c 	bl	800738c <I2C_IsAcknowledgeFailed>
 8007254:	4603      	mov	r3, r0
 8007256:	2b00      	cmp	r3, #0
 8007258:	d001      	beq.n	800725e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800725a:	2301      	movs	r3, #1
 800725c:	e026      	b.n	80072ac <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800725e:	f7fd fef1 	bl	8005044 <HAL_GetTick>
 8007262:	4602      	mov	r2, r0
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	1ad3      	subs	r3, r2, r3
 8007268:	68ba      	ldr	r2, [r7, #8]
 800726a:	429a      	cmp	r2, r3
 800726c:	d302      	bcc.n	8007274 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800726e:	68bb      	ldr	r3, [r7, #8]
 8007270:	2b00      	cmp	r3, #0
 8007272:	d113      	bne.n	800729c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007278:	f043 0220 	orr.w	r2, r3, #32
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	2220      	movs	r2, #32
 8007284:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	2200      	movs	r2, #0
 800728c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	2200      	movs	r2, #0
 8007294:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8007298:	2301      	movs	r3, #1
 800729a:	e007      	b.n	80072ac <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	699b      	ldr	r3, [r3, #24]
 80072a2:	f003 0320 	and.w	r3, r3, #32
 80072a6:	2b20      	cmp	r3, #32
 80072a8:	d1cf      	bne.n	800724a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80072aa:	2300      	movs	r3, #0
}
 80072ac:	4618      	mov	r0, r3
 80072ae:	3710      	adds	r7, #16
 80072b0:	46bd      	mov	sp, r7
 80072b2:	bd80      	pop	{r7, pc}

080072b4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80072b4:	b580      	push	{r7, lr}
 80072b6:	b084      	sub	sp, #16
 80072b8:	af00      	add	r7, sp, #0
 80072ba:	60f8      	str	r0, [r7, #12]
 80072bc:	60b9      	str	r1, [r7, #8]
 80072be:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80072c0:	e055      	b.n	800736e <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80072c2:	687a      	ldr	r2, [r7, #4]
 80072c4:	68b9      	ldr	r1, [r7, #8]
 80072c6:	68f8      	ldr	r0, [r7, #12]
 80072c8:	f000 f860 	bl	800738c <I2C_IsAcknowledgeFailed>
 80072cc:	4603      	mov	r3, r0
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d001      	beq.n	80072d6 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80072d2:	2301      	movs	r3, #1
 80072d4:	e053      	b.n	800737e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	699b      	ldr	r3, [r3, #24]
 80072dc:	f003 0320 	and.w	r3, r3, #32
 80072e0:	2b20      	cmp	r3, #32
 80072e2:	d129      	bne.n	8007338 <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	699b      	ldr	r3, [r3, #24]
 80072ea:	f003 0304 	and.w	r3, r3, #4
 80072ee:	2b04      	cmp	r3, #4
 80072f0:	d105      	bne.n	80072fe <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d001      	beq.n	80072fe <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 80072fa:	2300      	movs	r3, #0
 80072fc:	e03f      	b.n	800737e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	2220      	movs	r2, #32
 8007304:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	6859      	ldr	r1, [r3, #4]
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	681a      	ldr	r2, [r3, #0]
 8007310:	4b1d      	ldr	r3, [pc, #116]	; (8007388 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 8007312:	400b      	ands	r3, r1
 8007314:	6053      	str	r3, [r2, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	2200      	movs	r2, #0
 800731a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	2220      	movs	r2, #32
 8007320:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	2200      	movs	r2, #0
 8007328:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	2200      	movs	r2, #0
 8007330:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8007334:	2301      	movs	r3, #1
 8007336:	e022      	b.n	800737e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007338:	f7fd fe84 	bl	8005044 <HAL_GetTick>
 800733c:	4602      	mov	r2, r0
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	1ad3      	subs	r3, r2, r3
 8007342:	68ba      	ldr	r2, [r7, #8]
 8007344:	429a      	cmp	r2, r3
 8007346:	d302      	bcc.n	800734e <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 8007348:	68bb      	ldr	r3, [r7, #8]
 800734a:	2b00      	cmp	r3, #0
 800734c:	d10f      	bne.n	800736e <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007352:	f043 0220 	orr.w	r2, r3, #32
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	2220      	movs	r2, #32
 800735e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	2200      	movs	r2, #0
 8007366:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800736a:	2301      	movs	r3, #1
 800736c:	e007      	b.n	800737e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	699b      	ldr	r3, [r3, #24]
 8007374:	f003 0304 	and.w	r3, r3, #4
 8007378:	2b04      	cmp	r3, #4
 800737a:	d1a2      	bne.n	80072c2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800737c:	2300      	movs	r3, #0
}
 800737e:	4618      	mov	r0, r3
 8007380:	3710      	adds	r7, #16
 8007382:	46bd      	mov	sp, r7
 8007384:	bd80      	pop	{r7, pc}
 8007386:	bf00      	nop
 8007388:	fe00e800 	.word	0xfe00e800

0800738c <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800738c:	b580      	push	{r7, lr}
 800738e:	b084      	sub	sp, #16
 8007390:	af00      	add	r7, sp, #0
 8007392:	60f8      	str	r0, [r7, #12]
 8007394:	60b9      	str	r1, [r7, #8]
 8007396:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	699b      	ldr	r3, [r3, #24]
 800739e:	f003 0310 	and.w	r3, r3, #16
 80073a2:	2b10      	cmp	r3, #16
 80073a4:	d161      	bne.n	800746a <I2C_IsAcknowledgeFailed+0xde>
  {
    /* In case of Soft End condition, generate the STOP condition */
    if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	685b      	ldr	r3, [r3, #4]
 80073ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80073b0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80073b4:	d02b      	beq.n	800740e <I2C_IsAcknowledgeFailed+0x82>
    {
      /* Generate Stop */
      hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	685a      	ldr	r2, [r3, #4]
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80073c4:	605a      	str	r2, [r3, #4]
    }
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80073c6:	e022      	b.n	800740e <I2C_IsAcknowledgeFailed+0x82>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80073c8:	68bb      	ldr	r3, [r7, #8]
 80073ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073ce:	d01e      	beq.n	800740e <I2C_IsAcknowledgeFailed+0x82>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80073d0:	f7fd fe38 	bl	8005044 <HAL_GetTick>
 80073d4:	4602      	mov	r2, r0
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	1ad3      	subs	r3, r2, r3
 80073da:	68ba      	ldr	r2, [r7, #8]
 80073dc:	429a      	cmp	r2, r3
 80073de:	d302      	bcc.n	80073e6 <I2C_IsAcknowledgeFailed+0x5a>
 80073e0:	68bb      	ldr	r3, [r7, #8]
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d113      	bne.n	800740e <I2C_IsAcknowledgeFailed+0x82>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80073ea:	f043 0220 	orr.w	r2, r3, #32
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	2220      	movs	r2, #32
 80073f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	2200      	movs	r2, #0
 80073fe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	2200      	movs	r2, #0
 8007406:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 800740a:	2301      	movs	r3, #1
 800740c:	e02e      	b.n	800746c <I2C_IsAcknowledgeFailed+0xe0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	699b      	ldr	r3, [r3, #24]
 8007414:	f003 0320 	and.w	r3, r3, #32
 8007418:	2b20      	cmp	r3, #32
 800741a:	d1d5      	bne.n	80073c8 <I2C_IsAcknowledgeFailed+0x3c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	2210      	movs	r2, #16
 8007422:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	2220      	movs	r2, #32
 800742a:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800742c:	68f8      	ldr	r0, [r7, #12]
 800742e:	f7ff fe61 	bl	80070f4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	6859      	ldr	r1, [r3, #4]
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	681a      	ldr	r2, [r3, #0]
 800743c:	4b0d      	ldr	r3, [pc, #52]	; (8007474 <I2C_IsAcknowledgeFailed+0xe8>)
 800743e:	400b      	ands	r3, r1
 8007440:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007446:	f043 0204 	orr.w	r2, r3, #4
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	2220      	movs	r2, #32
 8007452:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	2200      	movs	r2, #0
 800745a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	2200      	movs	r2, #0
 8007462:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8007466:	2301      	movs	r3, #1
 8007468:	e000      	b.n	800746c <I2C_IsAcknowledgeFailed+0xe0>
  }
  return HAL_OK;
 800746a:	2300      	movs	r3, #0
}
 800746c:	4618      	mov	r0, r3
 800746e:	3710      	adds	r7, #16
 8007470:	46bd      	mov	sp, r7
 8007472:	bd80      	pop	{r7, pc}
 8007474:	fe00e800 	.word	0xfe00e800

08007478 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8007478:	b480      	push	{r7}
 800747a:	b085      	sub	sp, #20
 800747c:	af00      	add	r7, sp, #0
 800747e:	60f8      	str	r0, [r7, #12]
 8007480:	607b      	str	r3, [r7, #4]
 8007482:	460b      	mov	r3, r1
 8007484:	817b      	strh	r3, [r7, #10]
 8007486:	4613      	mov	r3, r2
 8007488:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	685a      	ldr	r2, [r3, #4]
 8007490:	69bb      	ldr	r3, [r7, #24]
 8007492:	0d5b      	lsrs	r3, r3, #21
 8007494:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8007498:	4b0d      	ldr	r3, [pc, #52]	; (80074d0 <I2C_TransferConfig+0x58>)
 800749a:	430b      	orrs	r3, r1
 800749c:	43db      	mvns	r3, r3
 800749e:	ea02 0103 	and.w	r1, r2, r3
 80074a2:	897b      	ldrh	r3, [r7, #10]
 80074a4:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80074a8:	7a7b      	ldrb	r3, [r7, #9]
 80074aa:	041b      	lsls	r3, r3, #16
 80074ac:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80074b0:	431a      	orrs	r2, r3
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	431a      	orrs	r2, r3
 80074b6:	69bb      	ldr	r3, [r7, #24]
 80074b8:	431a      	orrs	r2, r3
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	430a      	orrs	r2, r1
 80074c0:	605a      	str	r2, [r3, #4]
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                        (uint32_t)Mode | (uint32_t)Request));
}
 80074c2:	bf00      	nop
 80074c4:	3714      	adds	r7, #20
 80074c6:	46bd      	mov	sp, r7
 80074c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074cc:	4770      	bx	lr
 80074ce:	bf00      	nop
 80074d0:	03ff63ff 	.word	0x03ff63ff

080074d4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80074d4:	b480      	push	{r7}
 80074d6:	b083      	sub	sp, #12
 80074d8:	af00      	add	r7, sp, #0
 80074da:	6078      	str	r0, [r7, #4]
 80074dc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80074e4:	b2db      	uxtb	r3, r3
 80074e6:	2b20      	cmp	r3, #32
 80074e8:	d138      	bne.n	800755c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80074f0:	2b01      	cmp	r3, #1
 80074f2:	d101      	bne.n	80074f8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80074f4:	2302      	movs	r3, #2
 80074f6:	e032      	b.n	800755e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	2201      	movs	r2, #1
 80074fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	2224      	movs	r2, #36	; 0x24
 8007504:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	681a      	ldr	r2, [r3, #0]
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	f022 0201 	bic.w	r2, r2, #1
 8007516:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	681a      	ldr	r2, [r3, #0]
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007526:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	6819      	ldr	r1, [r3, #0]
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	683a      	ldr	r2, [r7, #0]
 8007534:	430a      	orrs	r2, r1
 8007536:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	681a      	ldr	r2, [r3, #0]
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	f042 0201 	orr.w	r2, r2, #1
 8007546:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	2220      	movs	r2, #32
 800754c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	2200      	movs	r2, #0
 8007554:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8007558:	2300      	movs	r3, #0
 800755a:	e000      	b.n	800755e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800755c:	2302      	movs	r3, #2
  }
}
 800755e:	4618      	mov	r0, r3
 8007560:	370c      	adds	r7, #12
 8007562:	46bd      	mov	sp, r7
 8007564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007568:	4770      	bx	lr

0800756a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800756a:	b480      	push	{r7}
 800756c:	b085      	sub	sp, #20
 800756e:	af00      	add	r7, sp, #0
 8007570:	6078      	str	r0, [r7, #4]
 8007572:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800757a:	b2db      	uxtb	r3, r3
 800757c:	2b20      	cmp	r3, #32
 800757e:	d139      	bne.n	80075f4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007586:	2b01      	cmp	r3, #1
 8007588:	d101      	bne.n	800758e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800758a:	2302      	movs	r3, #2
 800758c:	e033      	b.n	80075f6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	2201      	movs	r2, #1
 8007592:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	2224      	movs	r2, #36	; 0x24
 800759a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	681a      	ldr	r2, [r3, #0]
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	f022 0201 	bic.w	r2, r2, #1
 80075ac:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80075bc:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80075be:	683b      	ldr	r3, [r7, #0]
 80075c0:	021b      	lsls	r3, r3, #8
 80075c2:	68fa      	ldr	r2, [r7, #12]
 80075c4:	4313      	orrs	r3, r2
 80075c6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	68fa      	ldr	r2, [r7, #12]
 80075ce:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	681a      	ldr	r2, [r3, #0]
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	f042 0201 	orr.w	r2, r2, #1
 80075de:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	2220      	movs	r2, #32
 80075e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	2200      	movs	r2, #0
 80075ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80075f0:	2300      	movs	r3, #0
 80075f2:	e000      	b.n	80075f6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80075f4:	2302      	movs	r3, #2
  }
}
 80075f6:	4618      	mov	r0, r3
 80075f8:	3714      	adds	r7, #20
 80075fa:	46bd      	mov	sp, r7
 80075fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007600:	4770      	bx	lr

08007602 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8007602:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007604:	b08b      	sub	sp, #44	; 0x2c
 8007606:	af06      	add	r7, sp, #24
 8007608:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	2b00      	cmp	r3, #0
 800760e:	d101      	bne.n	8007614 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8007610:	2301      	movs	r3, #1
 8007612:	e0d0      	b.n	80077b6 <HAL_PCD_Init+0x1b4>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 800761a:	b2db      	uxtb	r3, r3
 800761c:	2b00      	cmp	r3, #0
 800761e:	d106      	bne.n	800762e <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	2200      	movs	r2, #0
 8007624:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8007628:	6878      	ldr	r0, [r7, #4]
 800762a:	f7fd fbd1 	bl	8004dd0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	2203      	movs	r2, #3
 8007632:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	4618      	mov	r0, r3
 800763c:	f003 fd76 	bl	800b12c <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007640:	2300      	movs	r3, #0
 8007642:	73fb      	strb	r3, [r7, #15]
 8007644:	e04c      	b.n	80076e0 <HAL_PCD_Init+0xde>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8007646:	7bfb      	ldrb	r3, [r7, #15]
 8007648:	6879      	ldr	r1, [r7, #4]
 800764a:	1c5a      	adds	r2, r3, #1
 800764c:	4613      	mov	r3, r2
 800764e:	009b      	lsls	r3, r3, #2
 8007650:	4413      	add	r3, r2
 8007652:	00db      	lsls	r3, r3, #3
 8007654:	440b      	add	r3, r1
 8007656:	3301      	adds	r3, #1
 8007658:	2201      	movs	r2, #1
 800765a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800765c:	7bfb      	ldrb	r3, [r7, #15]
 800765e:	6879      	ldr	r1, [r7, #4]
 8007660:	1c5a      	adds	r2, r3, #1
 8007662:	4613      	mov	r3, r2
 8007664:	009b      	lsls	r3, r3, #2
 8007666:	4413      	add	r3, r2
 8007668:	00db      	lsls	r3, r3, #3
 800766a:	440b      	add	r3, r1
 800766c:	7bfa      	ldrb	r2, [r7, #15]
 800766e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8007670:	7bfa      	ldrb	r2, [r7, #15]
 8007672:	7bfb      	ldrb	r3, [r7, #15]
 8007674:	b298      	uxth	r0, r3
 8007676:	6879      	ldr	r1, [r7, #4]
 8007678:	4613      	mov	r3, r2
 800767a:	009b      	lsls	r3, r3, #2
 800767c:	4413      	add	r3, r2
 800767e:	00db      	lsls	r3, r3, #3
 8007680:	440b      	add	r3, r1
 8007682:	3336      	adds	r3, #54	; 0x36
 8007684:	4602      	mov	r2, r0
 8007686:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8007688:	7bfb      	ldrb	r3, [r7, #15]
 800768a:	6879      	ldr	r1, [r7, #4]
 800768c:	1c5a      	adds	r2, r3, #1
 800768e:	4613      	mov	r3, r2
 8007690:	009b      	lsls	r3, r3, #2
 8007692:	4413      	add	r3, r2
 8007694:	00db      	lsls	r3, r3, #3
 8007696:	440b      	add	r3, r1
 8007698:	3303      	adds	r3, #3
 800769a:	2200      	movs	r2, #0
 800769c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800769e:	7bfa      	ldrb	r2, [r7, #15]
 80076a0:	6879      	ldr	r1, [r7, #4]
 80076a2:	4613      	mov	r3, r2
 80076a4:	009b      	lsls	r3, r3, #2
 80076a6:	4413      	add	r3, r2
 80076a8:	00db      	lsls	r3, r3, #3
 80076aa:	440b      	add	r3, r1
 80076ac:	3338      	adds	r3, #56	; 0x38
 80076ae:	2200      	movs	r2, #0
 80076b0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80076b2:	7bfa      	ldrb	r2, [r7, #15]
 80076b4:	6879      	ldr	r1, [r7, #4]
 80076b6:	4613      	mov	r3, r2
 80076b8:	009b      	lsls	r3, r3, #2
 80076ba:	4413      	add	r3, r2
 80076bc:	00db      	lsls	r3, r3, #3
 80076be:	440b      	add	r3, r1
 80076c0:	333c      	adds	r3, #60	; 0x3c
 80076c2:	2200      	movs	r2, #0
 80076c4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80076c6:	7bfa      	ldrb	r2, [r7, #15]
 80076c8:	6879      	ldr	r1, [r7, #4]
 80076ca:	4613      	mov	r3, r2
 80076cc:	009b      	lsls	r3, r3, #2
 80076ce:	4413      	add	r3, r2
 80076d0:	00db      	lsls	r3, r3, #3
 80076d2:	440b      	add	r3, r1
 80076d4:	3340      	adds	r3, #64	; 0x40
 80076d6:	2200      	movs	r2, #0
 80076d8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80076da:	7bfb      	ldrb	r3, [r7, #15]
 80076dc:	3301      	adds	r3, #1
 80076de:	73fb      	strb	r3, [r7, #15]
 80076e0:	7bfa      	ldrb	r2, [r7, #15]
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	685b      	ldr	r3, [r3, #4]
 80076e6:	429a      	cmp	r2, r3
 80076e8:	d3ad      	bcc.n	8007646 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80076ea:	2300      	movs	r3, #0
 80076ec:	73fb      	strb	r3, [r7, #15]
 80076ee:	e044      	b.n	800777a <HAL_PCD_Init+0x178>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80076f0:	7bfa      	ldrb	r2, [r7, #15]
 80076f2:	6879      	ldr	r1, [r7, #4]
 80076f4:	4613      	mov	r3, r2
 80076f6:	009b      	lsls	r3, r3, #2
 80076f8:	4413      	add	r3, r2
 80076fa:	00db      	lsls	r3, r3, #3
 80076fc:	440b      	add	r3, r1
 80076fe:	f203 1369 	addw	r3, r3, #361	; 0x169
 8007702:	2200      	movs	r2, #0
 8007704:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8007706:	7bfa      	ldrb	r2, [r7, #15]
 8007708:	6879      	ldr	r1, [r7, #4]
 800770a:	4613      	mov	r3, r2
 800770c:	009b      	lsls	r3, r3, #2
 800770e:	4413      	add	r3, r2
 8007710:	00db      	lsls	r3, r3, #3
 8007712:	440b      	add	r3, r1
 8007714:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8007718:	7bfa      	ldrb	r2, [r7, #15]
 800771a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800771c:	7bfa      	ldrb	r2, [r7, #15]
 800771e:	6879      	ldr	r1, [r7, #4]
 8007720:	4613      	mov	r3, r2
 8007722:	009b      	lsls	r3, r3, #2
 8007724:	4413      	add	r3, r2
 8007726:	00db      	lsls	r3, r3, #3
 8007728:	440b      	add	r3, r1
 800772a:	f203 136b 	addw	r3, r3, #363	; 0x16b
 800772e:	2200      	movs	r2, #0
 8007730:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8007732:	7bfa      	ldrb	r2, [r7, #15]
 8007734:	6879      	ldr	r1, [r7, #4]
 8007736:	4613      	mov	r3, r2
 8007738:	009b      	lsls	r3, r3, #2
 800773a:	4413      	add	r3, r2
 800773c:	00db      	lsls	r3, r3, #3
 800773e:	440b      	add	r3, r1
 8007740:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 8007744:	2200      	movs	r2, #0
 8007746:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8007748:	7bfa      	ldrb	r2, [r7, #15]
 800774a:	6879      	ldr	r1, [r7, #4]
 800774c:	4613      	mov	r3, r2
 800774e:	009b      	lsls	r3, r3, #2
 8007750:	4413      	add	r3, r2
 8007752:	00db      	lsls	r3, r3, #3
 8007754:	440b      	add	r3, r1
 8007756:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 800775a:	2200      	movs	r2, #0
 800775c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800775e:	7bfa      	ldrb	r2, [r7, #15]
 8007760:	6879      	ldr	r1, [r7, #4]
 8007762:	4613      	mov	r3, r2
 8007764:	009b      	lsls	r3, r3, #2
 8007766:	4413      	add	r3, r2
 8007768:	00db      	lsls	r3, r3, #3
 800776a:	440b      	add	r3, r1
 800776c:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8007770:	2200      	movs	r2, #0
 8007772:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007774:	7bfb      	ldrb	r3, [r7, #15]
 8007776:	3301      	adds	r3, #1
 8007778:	73fb      	strb	r3, [r7, #15]
 800777a:	7bfa      	ldrb	r2, [r7, #15]
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	685b      	ldr	r3, [r3, #4]
 8007780:	429a      	cmp	r2, r3
 8007782:	d3b5      	bcc.n	80076f0 <HAL_PCD_Init+0xee>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	603b      	str	r3, [r7, #0]
 800778a:	687e      	ldr	r6, [r7, #4]
 800778c:	466d      	mov	r5, sp
 800778e:	f106 0410 	add.w	r4, r6, #16
 8007792:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007794:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007796:	6823      	ldr	r3, [r4, #0]
 8007798:	602b      	str	r3, [r5, #0]
 800779a:	1d33      	adds	r3, r6, #4
 800779c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800779e:	6838      	ldr	r0, [r7, #0]
 80077a0:	f003 fcdf 	bl	800b162 <USB_DevInit>

  hpcd->USB_Address = 0U;
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	2200      	movs	r2, #0
 80077a8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	2201      	movs	r2, #1
 80077b0:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  return HAL_OK;
 80077b4:	2300      	movs	r3, #0
}
 80077b6:	4618      	mov	r0, r3
 80077b8:	3714      	adds	r7, #20
 80077ba:	46bd      	mov	sp, r7
 80077bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

080077c0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80077c0:	b580      	push	{r7, lr}
 80077c2:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 80077c6:	af00      	add	r7, sp, #0
 80077c8:	1d3b      	adds	r3, r7, #4
 80077ca:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80077cc:	1d3b      	adds	r3, r7, #4
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d102      	bne.n	80077da <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 80077d4:	2301      	movs	r3, #1
 80077d6:	f000 bef4 	b.w	80085c2 <HAL_RCC_OscConfig+0xe02>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80077da:	1d3b      	adds	r3, r7, #4
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	f003 0301 	and.w	r3, r3, #1
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	f000 816a 	beq.w	8007abe <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80077ea:	4bb3      	ldr	r3, [pc, #716]	; (8007ab8 <HAL_RCC_OscConfig+0x2f8>)
 80077ec:	685b      	ldr	r3, [r3, #4]
 80077ee:	f003 030c 	and.w	r3, r3, #12
 80077f2:	2b04      	cmp	r3, #4
 80077f4:	d00c      	beq.n	8007810 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80077f6:	4bb0      	ldr	r3, [pc, #704]	; (8007ab8 <HAL_RCC_OscConfig+0x2f8>)
 80077f8:	685b      	ldr	r3, [r3, #4]
 80077fa:	f003 030c 	and.w	r3, r3, #12
 80077fe:	2b08      	cmp	r3, #8
 8007800:	d159      	bne.n	80078b6 <HAL_RCC_OscConfig+0xf6>
 8007802:	4bad      	ldr	r3, [pc, #692]	; (8007ab8 <HAL_RCC_OscConfig+0x2f8>)
 8007804:	685b      	ldr	r3, [r3, #4]
 8007806:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800780a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800780e:	d152      	bne.n	80078b6 <HAL_RCC_OscConfig+0xf6>
 8007810:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8007814:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007818:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 800781c:	fa93 f3a3 	rbit	r3, r3
 8007820:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8007824:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007828:	fab3 f383 	clz	r3, r3
 800782c:	b2db      	uxtb	r3, r3
 800782e:	095b      	lsrs	r3, r3, #5
 8007830:	b2db      	uxtb	r3, r3
 8007832:	f043 0301 	orr.w	r3, r3, #1
 8007836:	b2db      	uxtb	r3, r3
 8007838:	2b01      	cmp	r3, #1
 800783a:	d102      	bne.n	8007842 <HAL_RCC_OscConfig+0x82>
 800783c:	4b9e      	ldr	r3, [pc, #632]	; (8007ab8 <HAL_RCC_OscConfig+0x2f8>)
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	e015      	b.n	800786e <HAL_RCC_OscConfig+0xae>
 8007842:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8007846:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800784a:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 800784e:	fa93 f3a3 	rbit	r3, r3
 8007852:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8007856:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800785a:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 800785e:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8007862:	fa93 f3a3 	rbit	r3, r3
 8007866:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 800786a:	4b93      	ldr	r3, [pc, #588]	; (8007ab8 <HAL_RCC_OscConfig+0x2f8>)
 800786c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800786e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8007872:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8007876:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 800787a:	fa92 f2a2 	rbit	r2, r2
 800787e:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8007882:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8007886:	fab2 f282 	clz	r2, r2
 800788a:	b2d2      	uxtb	r2, r2
 800788c:	f042 0220 	orr.w	r2, r2, #32
 8007890:	b2d2      	uxtb	r2, r2
 8007892:	f002 021f 	and.w	r2, r2, #31
 8007896:	2101      	movs	r1, #1
 8007898:	fa01 f202 	lsl.w	r2, r1, r2
 800789c:	4013      	ands	r3, r2
 800789e:	2b00      	cmp	r3, #0
 80078a0:	f000 810c 	beq.w	8007abc <HAL_RCC_OscConfig+0x2fc>
 80078a4:	1d3b      	adds	r3, r7, #4
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	685b      	ldr	r3, [r3, #4]
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	f040 8106 	bne.w	8007abc <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 80078b0:	2301      	movs	r3, #1
 80078b2:	f000 be86 	b.w	80085c2 <HAL_RCC_OscConfig+0xe02>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80078b6:	1d3b      	adds	r3, r7, #4
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	685b      	ldr	r3, [r3, #4]
 80078bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80078c0:	d106      	bne.n	80078d0 <HAL_RCC_OscConfig+0x110>
 80078c2:	4b7d      	ldr	r3, [pc, #500]	; (8007ab8 <HAL_RCC_OscConfig+0x2f8>)
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	4a7c      	ldr	r2, [pc, #496]	; (8007ab8 <HAL_RCC_OscConfig+0x2f8>)
 80078c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80078cc:	6013      	str	r3, [r2, #0]
 80078ce:	e030      	b.n	8007932 <HAL_RCC_OscConfig+0x172>
 80078d0:	1d3b      	adds	r3, r7, #4
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	685b      	ldr	r3, [r3, #4]
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d10c      	bne.n	80078f4 <HAL_RCC_OscConfig+0x134>
 80078da:	4b77      	ldr	r3, [pc, #476]	; (8007ab8 <HAL_RCC_OscConfig+0x2f8>)
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	4a76      	ldr	r2, [pc, #472]	; (8007ab8 <HAL_RCC_OscConfig+0x2f8>)
 80078e0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80078e4:	6013      	str	r3, [r2, #0]
 80078e6:	4b74      	ldr	r3, [pc, #464]	; (8007ab8 <HAL_RCC_OscConfig+0x2f8>)
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	4a73      	ldr	r2, [pc, #460]	; (8007ab8 <HAL_RCC_OscConfig+0x2f8>)
 80078ec:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80078f0:	6013      	str	r3, [r2, #0]
 80078f2:	e01e      	b.n	8007932 <HAL_RCC_OscConfig+0x172>
 80078f4:	1d3b      	adds	r3, r7, #4
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	685b      	ldr	r3, [r3, #4]
 80078fa:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80078fe:	d10c      	bne.n	800791a <HAL_RCC_OscConfig+0x15a>
 8007900:	4b6d      	ldr	r3, [pc, #436]	; (8007ab8 <HAL_RCC_OscConfig+0x2f8>)
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	4a6c      	ldr	r2, [pc, #432]	; (8007ab8 <HAL_RCC_OscConfig+0x2f8>)
 8007906:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800790a:	6013      	str	r3, [r2, #0]
 800790c:	4b6a      	ldr	r3, [pc, #424]	; (8007ab8 <HAL_RCC_OscConfig+0x2f8>)
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	4a69      	ldr	r2, [pc, #420]	; (8007ab8 <HAL_RCC_OscConfig+0x2f8>)
 8007912:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007916:	6013      	str	r3, [r2, #0]
 8007918:	e00b      	b.n	8007932 <HAL_RCC_OscConfig+0x172>
 800791a:	4b67      	ldr	r3, [pc, #412]	; (8007ab8 <HAL_RCC_OscConfig+0x2f8>)
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	4a66      	ldr	r2, [pc, #408]	; (8007ab8 <HAL_RCC_OscConfig+0x2f8>)
 8007920:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007924:	6013      	str	r3, [r2, #0]
 8007926:	4b64      	ldr	r3, [pc, #400]	; (8007ab8 <HAL_RCC_OscConfig+0x2f8>)
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	4a63      	ldr	r2, [pc, #396]	; (8007ab8 <HAL_RCC_OscConfig+0x2f8>)
 800792c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007930:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8007932:	4b61      	ldr	r3, [pc, #388]	; (8007ab8 <HAL_RCC_OscConfig+0x2f8>)
 8007934:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007936:	f023 020f 	bic.w	r2, r3, #15
 800793a:	1d3b      	adds	r3, r7, #4
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	689b      	ldr	r3, [r3, #8]
 8007940:	495d      	ldr	r1, [pc, #372]	; (8007ab8 <HAL_RCC_OscConfig+0x2f8>)
 8007942:	4313      	orrs	r3, r2
 8007944:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007946:	1d3b      	adds	r3, r7, #4
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	685b      	ldr	r3, [r3, #4]
 800794c:	2b00      	cmp	r3, #0
 800794e:	d059      	beq.n	8007a04 <HAL_RCC_OscConfig+0x244>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007950:	f7fd fb78 	bl	8005044 <HAL_GetTick>
 8007954:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007958:	e00a      	b.n	8007970 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800795a:	f7fd fb73 	bl	8005044 <HAL_GetTick>
 800795e:	4602      	mov	r2, r0
 8007960:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8007964:	1ad3      	subs	r3, r2, r3
 8007966:	2b64      	cmp	r3, #100	; 0x64
 8007968:	d902      	bls.n	8007970 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 800796a:	2303      	movs	r3, #3
 800796c:	f000 be29 	b.w	80085c2 <HAL_RCC_OscConfig+0xe02>
 8007970:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8007974:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007978:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 800797c:	fa93 f3a3 	rbit	r3, r3
 8007980:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8007984:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007988:	fab3 f383 	clz	r3, r3
 800798c:	b2db      	uxtb	r3, r3
 800798e:	095b      	lsrs	r3, r3, #5
 8007990:	b2db      	uxtb	r3, r3
 8007992:	f043 0301 	orr.w	r3, r3, #1
 8007996:	b2db      	uxtb	r3, r3
 8007998:	2b01      	cmp	r3, #1
 800799a:	d102      	bne.n	80079a2 <HAL_RCC_OscConfig+0x1e2>
 800799c:	4b46      	ldr	r3, [pc, #280]	; (8007ab8 <HAL_RCC_OscConfig+0x2f8>)
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	e015      	b.n	80079ce <HAL_RCC_OscConfig+0x20e>
 80079a2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80079a6:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80079aa:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 80079ae:	fa93 f3a3 	rbit	r3, r3
 80079b2:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 80079b6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80079ba:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 80079be:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 80079c2:	fa93 f3a3 	rbit	r3, r3
 80079c6:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 80079ca:	4b3b      	ldr	r3, [pc, #236]	; (8007ab8 <HAL_RCC_OscConfig+0x2f8>)
 80079cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079ce:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80079d2:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 80079d6:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 80079da:	fa92 f2a2 	rbit	r2, r2
 80079de:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 80079e2:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 80079e6:	fab2 f282 	clz	r2, r2
 80079ea:	b2d2      	uxtb	r2, r2
 80079ec:	f042 0220 	orr.w	r2, r2, #32
 80079f0:	b2d2      	uxtb	r2, r2
 80079f2:	f002 021f 	and.w	r2, r2, #31
 80079f6:	2101      	movs	r1, #1
 80079f8:	fa01 f202 	lsl.w	r2, r1, r2
 80079fc:	4013      	ands	r3, r2
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d0ab      	beq.n	800795a <HAL_RCC_OscConfig+0x19a>
 8007a02:	e05c      	b.n	8007abe <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007a04:	f7fd fb1e 	bl	8005044 <HAL_GetTick>
 8007a08:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007a0c:	e00a      	b.n	8007a24 <HAL_RCC_OscConfig+0x264>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007a0e:	f7fd fb19 	bl	8005044 <HAL_GetTick>
 8007a12:	4602      	mov	r2, r0
 8007a14:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8007a18:	1ad3      	subs	r3, r2, r3
 8007a1a:	2b64      	cmp	r3, #100	; 0x64
 8007a1c:	d902      	bls.n	8007a24 <HAL_RCC_OscConfig+0x264>
          {
            return HAL_TIMEOUT;
 8007a1e:	2303      	movs	r3, #3
 8007a20:	f000 bdcf 	b.w	80085c2 <HAL_RCC_OscConfig+0xe02>
 8007a24:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8007a28:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007a2c:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8007a30:	fa93 f3a3 	rbit	r3, r3
 8007a34:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8007a38:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007a3c:	fab3 f383 	clz	r3, r3
 8007a40:	b2db      	uxtb	r3, r3
 8007a42:	095b      	lsrs	r3, r3, #5
 8007a44:	b2db      	uxtb	r3, r3
 8007a46:	f043 0301 	orr.w	r3, r3, #1
 8007a4a:	b2db      	uxtb	r3, r3
 8007a4c:	2b01      	cmp	r3, #1
 8007a4e:	d102      	bne.n	8007a56 <HAL_RCC_OscConfig+0x296>
 8007a50:	4b19      	ldr	r3, [pc, #100]	; (8007ab8 <HAL_RCC_OscConfig+0x2f8>)
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	e015      	b.n	8007a82 <HAL_RCC_OscConfig+0x2c2>
 8007a56:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8007a5a:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007a5e:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8007a62:	fa93 f3a3 	rbit	r3, r3
 8007a66:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8007a6a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8007a6e:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8007a72:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8007a76:	fa93 f3a3 	rbit	r3, r3
 8007a7a:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8007a7e:	4b0e      	ldr	r3, [pc, #56]	; (8007ab8 <HAL_RCC_OscConfig+0x2f8>)
 8007a80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a82:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8007a86:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8007a8a:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8007a8e:	fa92 f2a2 	rbit	r2, r2
 8007a92:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8007a96:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8007a9a:	fab2 f282 	clz	r2, r2
 8007a9e:	b2d2      	uxtb	r2, r2
 8007aa0:	f042 0220 	orr.w	r2, r2, #32
 8007aa4:	b2d2      	uxtb	r2, r2
 8007aa6:	f002 021f 	and.w	r2, r2, #31
 8007aaa:	2101      	movs	r1, #1
 8007aac:	fa01 f202 	lsl.w	r2, r1, r2
 8007ab0:	4013      	ands	r3, r2
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d1ab      	bne.n	8007a0e <HAL_RCC_OscConfig+0x24e>
 8007ab6:	e002      	b.n	8007abe <HAL_RCC_OscConfig+0x2fe>
 8007ab8:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007abc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007abe:	1d3b      	adds	r3, r7, #4
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	f003 0302 	and.w	r3, r3, #2
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	f000 816f 	beq.w	8007dac <HAL_RCC_OscConfig+0x5ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8007ace:	4bd0      	ldr	r3, [pc, #832]	; (8007e10 <HAL_RCC_OscConfig+0x650>)
 8007ad0:	685b      	ldr	r3, [r3, #4]
 8007ad2:	f003 030c 	and.w	r3, r3, #12
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d00b      	beq.n	8007af2 <HAL_RCC_OscConfig+0x332>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8007ada:	4bcd      	ldr	r3, [pc, #820]	; (8007e10 <HAL_RCC_OscConfig+0x650>)
 8007adc:	685b      	ldr	r3, [r3, #4]
 8007ade:	f003 030c 	and.w	r3, r3, #12
 8007ae2:	2b08      	cmp	r3, #8
 8007ae4:	d16c      	bne.n	8007bc0 <HAL_RCC_OscConfig+0x400>
 8007ae6:	4bca      	ldr	r3, [pc, #808]	; (8007e10 <HAL_RCC_OscConfig+0x650>)
 8007ae8:	685b      	ldr	r3, [r3, #4]
 8007aea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d166      	bne.n	8007bc0 <HAL_RCC_OscConfig+0x400>
 8007af2:	2302      	movs	r3, #2
 8007af4:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007af8:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8007afc:	fa93 f3a3 	rbit	r3, r3
 8007b00:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8007b04:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007b08:	fab3 f383 	clz	r3, r3
 8007b0c:	b2db      	uxtb	r3, r3
 8007b0e:	095b      	lsrs	r3, r3, #5
 8007b10:	b2db      	uxtb	r3, r3
 8007b12:	f043 0301 	orr.w	r3, r3, #1
 8007b16:	b2db      	uxtb	r3, r3
 8007b18:	2b01      	cmp	r3, #1
 8007b1a:	d102      	bne.n	8007b22 <HAL_RCC_OscConfig+0x362>
 8007b1c:	4bbc      	ldr	r3, [pc, #752]	; (8007e10 <HAL_RCC_OscConfig+0x650>)
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	e013      	b.n	8007b4a <HAL_RCC_OscConfig+0x38a>
 8007b22:	2302      	movs	r3, #2
 8007b24:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007b28:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8007b2c:	fa93 f3a3 	rbit	r3, r3
 8007b30:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8007b34:	2302      	movs	r3, #2
 8007b36:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8007b3a:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8007b3e:	fa93 f3a3 	rbit	r3, r3
 8007b42:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8007b46:	4bb2      	ldr	r3, [pc, #712]	; (8007e10 <HAL_RCC_OscConfig+0x650>)
 8007b48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b4a:	2202      	movs	r2, #2
 8007b4c:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8007b50:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8007b54:	fa92 f2a2 	rbit	r2, r2
 8007b58:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8007b5c:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8007b60:	fab2 f282 	clz	r2, r2
 8007b64:	b2d2      	uxtb	r2, r2
 8007b66:	f042 0220 	orr.w	r2, r2, #32
 8007b6a:	b2d2      	uxtb	r2, r2
 8007b6c:	f002 021f 	and.w	r2, r2, #31
 8007b70:	2101      	movs	r1, #1
 8007b72:	fa01 f202 	lsl.w	r2, r1, r2
 8007b76:	4013      	ands	r3, r2
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	d007      	beq.n	8007b8c <HAL_RCC_OscConfig+0x3cc>
 8007b7c:	1d3b      	adds	r3, r7, #4
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	691b      	ldr	r3, [r3, #16]
 8007b82:	2b01      	cmp	r3, #1
 8007b84:	d002      	beq.n	8007b8c <HAL_RCC_OscConfig+0x3cc>
      {
        return HAL_ERROR;
 8007b86:	2301      	movs	r3, #1
 8007b88:	f000 bd1b 	b.w	80085c2 <HAL_RCC_OscConfig+0xe02>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007b8c:	4ba0      	ldr	r3, [pc, #640]	; (8007e10 <HAL_RCC_OscConfig+0x650>)
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007b94:	1d3b      	adds	r3, r7, #4
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	695b      	ldr	r3, [r3, #20]
 8007b9a:	21f8      	movs	r1, #248	; 0xf8
 8007b9c:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007ba0:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8007ba4:	fa91 f1a1 	rbit	r1, r1
 8007ba8:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8007bac:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8007bb0:	fab1 f181 	clz	r1, r1
 8007bb4:	b2c9      	uxtb	r1, r1
 8007bb6:	408b      	lsls	r3, r1
 8007bb8:	4995      	ldr	r1, [pc, #596]	; (8007e10 <HAL_RCC_OscConfig+0x650>)
 8007bba:	4313      	orrs	r3, r2
 8007bbc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007bbe:	e0f5      	b.n	8007dac <HAL_RCC_OscConfig+0x5ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007bc0:	1d3b      	adds	r3, r7, #4
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	691b      	ldr	r3, [r3, #16]
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	f000 8085 	beq.w	8007cd6 <HAL_RCC_OscConfig+0x516>
 8007bcc:	2301      	movs	r3, #1
 8007bce:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007bd2:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8007bd6:	fa93 f3a3 	rbit	r3, r3
 8007bda:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8007bde:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007be2:	fab3 f383 	clz	r3, r3
 8007be6:	b2db      	uxtb	r3, r3
 8007be8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8007bec:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8007bf0:	009b      	lsls	r3, r3, #2
 8007bf2:	461a      	mov	r2, r3
 8007bf4:	2301      	movs	r3, #1
 8007bf6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007bf8:	f7fd fa24 	bl	8005044 <HAL_GetTick>
 8007bfc:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007c00:	e00a      	b.n	8007c18 <HAL_RCC_OscConfig+0x458>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007c02:	f7fd fa1f 	bl	8005044 <HAL_GetTick>
 8007c06:	4602      	mov	r2, r0
 8007c08:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8007c0c:	1ad3      	subs	r3, r2, r3
 8007c0e:	2b02      	cmp	r3, #2
 8007c10:	d902      	bls.n	8007c18 <HAL_RCC_OscConfig+0x458>
          {
            return HAL_TIMEOUT;
 8007c12:	2303      	movs	r3, #3
 8007c14:	f000 bcd5 	b.w	80085c2 <HAL_RCC_OscConfig+0xe02>
 8007c18:	2302      	movs	r3, #2
 8007c1a:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007c1e:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8007c22:	fa93 f3a3 	rbit	r3, r3
 8007c26:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8007c2a:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007c2e:	fab3 f383 	clz	r3, r3
 8007c32:	b2db      	uxtb	r3, r3
 8007c34:	095b      	lsrs	r3, r3, #5
 8007c36:	b2db      	uxtb	r3, r3
 8007c38:	f043 0301 	orr.w	r3, r3, #1
 8007c3c:	b2db      	uxtb	r3, r3
 8007c3e:	2b01      	cmp	r3, #1
 8007c40:	d102      	bne.n	8007c48 <HAL_RCC_OscConfig+0x488>
 8007c42:	4b73      	ldr	r3, [pc, #460]	; (8007e10 <HAL_RCC_OscConfig+0x650>)
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	e013      	b.n	8007c70 <HAL_RCC_OscConfig+0x4b0>
 8007c48:	2302      	movs	r3, #2
 8007c4a:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007c4e:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8007c52:	fa93 f3a3 	rbit	r3, r3
 8007c56:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8007c5a:	2302      	movs	r3, #2
 8007c5c:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8007c60:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8007c64:	fa93 f3a3 	rbit	r3, r3
 8007c68:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8007c6c:	4b68      	ldr	r3, [pc, #416]	; (8007e10 <HAL_RCC_OscConfig+0x650>)
 8007c6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c70:	2202      	movs	r2, #2
 8007c72:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8007c76:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8007c7a:	fa92 f2a2 	rbit	r2, r2
 8007c7e:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8007c82:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8007c86:	fab2 f282 	clz	r2, r2
 8007c8a:	b2d2      	uxtb	r2, r2
 8007c8c:	f042 0220 	orr.w	r2, r2, #32
 8007c90:	b2d2      	uxtb	r2, r2
 8007c92:	f002 021f 	and.w	r2, r2, #31
 8007c96:	2101      	movs	r1, #1
 8007c98:	fa01 f202 	lsl.w	r2, r1, r2
 8007c9c:	4013      	ands	r3, r2
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d0af      	beq.n	8007c02 <HAL_RCC_OscConfig+0x442>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007ca2:	4b5b      	ldr	r3, [pc, #364]	; (8007e10 <HAL_RCC_OscConfig+0x650>)
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007caa:	1d3b      	adds	r3, r7, #4
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	695b      	ldr	r3, [r3, #20]
 8007cb0:	21f8      	movs	r1, #248	; 0xf8
 8007cb2:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007cb6:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8007cba:	fa91 f1a1 	rbit	r1, r1
 8007cbe:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8007cc2:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8007cc6:	fab1 f181 	clz	r1, r1
 8007cca:	b2c9      	uxtb	r1, r1
 8007ccc:	408b      	lsls	r3, r1
 8007cce:	4950      	ldr	r1, [pc, #320]	; (8007e10 <HAL_RCC_OscConfig+0x650>)
 8007cd0:	4313      	orrs	r3, r2
 8007cd2:	600b      	str	r3, [r1, #0]
 8007cd4:	e06a      	b.n	8007dac <HAL_RCC_OscConfig+0x5ec>
 8007cd6:	2301      	movs	r3, #1
 8007cd8:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007cdc:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8007ce0:	fa93 f3a3 	rbit	r3, r3
 8007ce4:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8007ce8:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007cec:	fab3 f383 	clz	r3, r3
 8007cf0:	b2db      	uxtb	r3, r3
 8007cf2:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8007cf6:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8007cfa:	009b      	lsls	r3, r3, #2
 8007cfc:	461a      	mov	r2, r3
 8007cfe:	2300      	movs	r3, #0
 8007d00:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007d02:	f7fd f99f 	bl	8005044 <HAL_GetTick>
 8007d06:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007d0a:	e00a      	b.n	8007d22 <HAL_RCC_OscConfig+0x562>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007d0c:	f7fd f99a 	bl	8005044 <HAL_GetTick>
 8007d10:	4602      	mov	r2, r0
 8007d12:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8007d16:	1ad3      	subs	r3, r2, r3
 8007d18:	2b02      	cmp	r3, #2
 8007d1a:	d902      	bls.n	8007d22 <HAL_RCC_OscConfig+0x562>
          {
            return HAL_TIMEOUT;
 8007d1c:	2303      	movs	r3, #3
 8007d1e:	f000 bc50 	b.w	80085c2 <HAL_RCC_OscConfig+0xe02>
 8007d22:	2302      	movs	r3, #2
 8007d24:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007d28:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8007d2c:	fa93 f3a3 	rbit	r3, r3
 8007d30:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8007d34:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007d38:	fab3 f383 	clz	r3, r3
 8007d3c:	b2db      	uxtb	r3, r3
 8007d3e:	095b      	lsrs	r3, r3, #5
 8007d40:	b2db      	uxtb	r3, r3
 8007d42:	f043 0301 	orr.w	r3, r3, #1
 8007d46:	b2db      	uxtb	r3, r3
 8007d48:	2b01      	cmp	r3, #1
 8007d4a:	d102      	bne.n	8007d52 <HAL_RCC_OscConfig+0x592>
 8007d4c:	4b30      	ldr	r3, [pc, #192]	; (8007e10 <HAL_RCC_OscConfig+0x650>)
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	e013      	b.n	8007d7a <HAL_RCC_OscConfig+0x5ba>
 8007d52:	2302      	movs	r3, #2
 8007d54:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007d58:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8007d5c:	fa93 f3a3 	rbit	r3, r3
 8007d60:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8007d64:	2302      	movs	r3, #2
 8007d66:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8007d6a:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8007d6e:	fa93 f3a3 	rbit	r3, r3
 8007d72:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8007d76:	4b26      	ldr	r3, [pc, #152]	; (8007e10 <HAL_RCC_OscConfig+0x650>)
 8007d78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d7a:	2202      	movs	r2, #2
 8007d7c:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8007d80:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8007d84:	fa92 f2a2 	rbit	r2, r2
 8007d88:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8007d8c:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8007d90:	fab2 f282 	clz	r2, r2
 8007d94:	b2d2      	uxtb	r2, r2
 8007d96:	f042 0220 	orr.w	r2, r2, #32
 8007d9a:	b2d2      	uxtb	r2, r2
 8007d9c:	f002 021f 	and.w	r2, r2, #31
 8007da0:	2101      	movs	r1, #1
 8007da2:	fa01 f202 	lsl.w	r2, r1, r2
 8007da6:	4013      	ands	r3, r2
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d1af      	bne.n	8007d0c <HAL_RCC_OscConfig+0x54c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007dac:	1d3b      	adds	r3, r7, #4
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	f003 0308 	and.w	r3, r3, #8
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	f000 80da 	beq.w	8007f70 <HAL_RCC_OscConfig+0x7b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007dbc:	1d3b      	adds	r3, r7, #4
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	699b      	ldr	r3, [r3, #24]
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	d069      	beq.n	8007e9a <HAL_RCC_OscConfig+0x6da>
 8007dc6:	2301      	movs	r3, #1
 8007dc8:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007dcc:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8007dd0:	fa93 f3a3 	rbit	r3, r3
 8007dd4:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8007dd8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007ddc:	fab3 f383 	clz	r3, r3
 8007de0:	b2db      	uxtb	r3, r3
 8007de2:	461a      	mov	r2, r3
 8007de4:	4b0b      	ldr	r3, [pc, #44]	; (8007e14 <HAL_RCC_OscConfig+0x654>)
 8007de6:	4413      	add	r3, r2
 8007de8:	009b      	lsls	r3, r3, #2
 8007dea:	461a      	mov	r2, r3
 8007dec:	2301      	movs	r3, #1
 8007dee:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007df0:	f7fd f928 	bl	8005044 <HAL_GetTick>
 8007df4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007df8:	e00e      	b.n	8007e18 <HAL_RCC_OscConfig+0x658>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007dfa:	f7fd f923 	bl	8005044 <HAL_GetTick>
 8007dfe:	4602      	mov	r2, r0
 8007e00:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8007e04:	1ad3      	subs	r3, r2, r3
 8007e06:	2b02      	cmp	r3, #2
 8007e08:	d906      	bls.n	8007e18 <HAL_RCC_OscConfig+0x658>
        {
          return HAL_TIMEOUT;
 8007e0a:	2303      	movs	r3, #3
 8007e0c:	e3d9      	b.n	80085c2 <HAL_RCC_OscConfig+0xe02>
 8007e0e:	bf00      	nop
 8007e10:	40021000 	.word	0x40021000
 8007e14:	10908120 	.word	0x10908120
 8007e18:	2302      	movs	r3, #2
 8007e1a:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007e1e:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8007e22:	fa93 f3a3 	rbit	r3, r3
 8007e26:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8007e2a:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8007e2e:	2202      	movs	r2, #2
 8007e30:	601a      	str	r2, [r3, #0]
 8007e32:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	fa93 f2a3 	rbit	r2, r3
 8007e3c:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8007e40:	601a      	str	r2, [r3, #0]
 8007e42:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8007e46:	2202      	movs	r2, #2
 8007e48:	601a      	str	r2, [r3, #0]
 8007e4a:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	fa93 f2a3 	rbit	r2, r3
 8007e54:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8007e58:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007e5a:	4ba5      	ldr	r3, [pc, #660]	; (80080f0 <HAL_RCC_OscConfig+0x930>)
 8007e5c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007e5e:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8007e62:	2102      	movs	r1, #2
 8007e64:	6019      	str	r1, [r3, #0]
 8007e66:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	fa93 f1a3 	rbit	r1, r3
 8007e70:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8007e74:	6019      	str	r1, [r3, #0]
  return result;
 8007e76:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	fab3 f383 	clz	r3, r3
 8007e80:	b2db      	uxtb	r3, r3
 8007e82:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8007e86:	b2db      	uxtb	r3, r3
 8007e88:	f003 031f 	and.w	r3, r3, #31
 8007e8c:	2101      	movs	r1, #1
 8007e8e:	fa01 f303 	lsl.w	r3, r1, r3
 8007e92:	4013      	ands	r3, r2
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d0b0      	beq.n	8007dfa <HAL_RCC_OscConfig+0x63a>
 8007e98:	e06a      	b.n	8007f70 <HAL_RCC_OscConfig+0x7b0>
 8007e9a:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8007e9e:	2201      	movs	r2, #1
 8007ea0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007ea2:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	fa93 f2a3 	rbit	r2, r3
 8007eac:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8007eb0:	601a      	str	r2, [r3, #0]
  return result;
 8007eb2:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8007eb6:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007eb8:	fab3 f383 	clz	r3, r3
 8007ebc:	b2db      	uxtb	r3, r3
 8007ebe:	461a      	mov	r2, r3
 8007ec0:	4b8c      	ldr	r3, [pc, #560]	; (80080f4 <HAL_RCC_OscConfig+0x934>)
 8007ec2:	4413      	add	r3, r2
 8007ec4:	009b      	lsls	r3, r3, #2
 8007ec6:	461a      	mov	r2, r3
 8007ec8:	2300      	movs	r3, #0
 8007eca:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007ecc:	f7fd f8ba 	bl	8005044 <HAL_GetTick>
 8007ed0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007ed4:	e009      	b.n	8007eea <HAL_RCC_OscConfig+0x72a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007ed6:	f7fd f8b5 	bl	8005044 <HAL_GetTick>
 8007eda:	4602      	mov	r2, r0
 8007edc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8007ee0:	1ad3      	subs	r3, r2, r3
 8007ee2:	2b02      	cmp	r3, #2
 8007ee4:	d901      	bls.n	8007eea <HAL_RCC_OscConfig+0x72a>
        {
          return HAL_TIMEOUT;
 8007ee6:	2303      	movs	r3, #3
 8007ee8:	e36b      	b.n	80085c2 <HAL_RCC_OscConfig+0xe02>
 8007eea:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8007eee:	2202      	movs	r2, #2
 8007ef0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007ef2:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	fa93 f2a3 	rbit	r2, r3
 8007efc:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8007f00:	601a      	str	r2, [r3, #0]
 8007f02:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8007f06:	2202      	movs	r2, #2
 8007f08:	601a      	str	r2, [r3, #0]
 8007f0a:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	fa93 f2a3 	rbit	r2, r3
 8007f14:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8007f18:	601a      	str	r2, [r3, #0]
 8007f1a:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8007f1e:	2202      	movs	r2, #2
 8007f20:	601a      	str	r2, [r3, #0]
 8007f22:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	fa93 f2a3 	rbit	r2, r3
 8007f2c:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8007f30:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007f32:	4b6f      	ldr	r3, [pc, #444]	; (80080f0 <HAL_RCC_OscConfig+0x930>)
 8007f34:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007f36:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8007f3a:	2102      	movs	r1, #2
 8007f3c:	6019      	str	r1, [r3, #0]
 8007f3e:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	fa93 f1a3 	rbit	r1, r3
 8007f48:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8007f4c:	6019      	str	r1, [r3, #0]
  return result;
 8007f4e:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	fab3 f383 	clz	r3, r3
 8007f58:	b2db      	uxtb	r3, r3
 8007f5a:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8007f5e:	b2db      	uxtb	r3, r3
 8007f60:	f003 031f 	and.w	r3, r3, #31
 8007f64:	2101      	movs	r1, #1
 8007f66:	fa01 f303 	lsl.w	r3, r1, r3
 8007f6a:	4013      	ands	r3, r2
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	d1b2      	bne.n	8007ed6 <HAL_RCC_OscConfig+0x716>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007f70:	1d3b      	adds	r3, r7, #4
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	f003 0304 	and.w	r3, r3, #4
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	f000 8158 	beq.w	8008230 <HAL_RCC_OscConfig+0xa70>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007f80:	2300      	movs	r3, #0
 8007f82:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007f86:	4b5a      	ldr	r3, [pc, #360]	; (80080f0 <HAL_RCC_OscConfig+0x930>)
 8007f88:	69db      	ldr	r3, [r3, #28]
 8007f8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d112      	bne.n	8007fb8 <HAL_RCC_OscConfig+0x7f8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007f92:	4b57      	ldr	r3, [pc, #348]	; (80080f0 <HAL_RCC_OscConfig+0x930>)
 8007f94:	69db      	ldr	r3, [r3, #28]
 8007f96:	4a56      	ldr	r2, [pc, #344]	; (80080f0 <HAL_RCC_OscConfig+0x930>)
 8007f98:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007f9c:	61d3      	str	r3, [r2, #28]
 8007f9e:	4b54      	ldr	r3, [pc, #336]	; (80080f0 <HAL_RCC_OscConfig+0x930>)
 8007fa0:	69db      	ldr	r3, [r3, #28]
 8007fa2:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8007fa6:	f107 0308 	add.w	r3, r7, #8
 8007faa:	601a      	str	r2, [r3, #0]
 8007fac:	f107 0308 	add.w	r3, r7, #8
 8007fb0:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8007fb2:	2301      	movs	r3, #1
 8007fb4:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007fb8:	4b4f      	ldr	r3, [pc, #316]	; (80080f8 <HAL_RCC_OscConfig+0x938>)
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	d11a      	bne.n	8007ffa <HAL_RCC_OscConfig+0x83a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007fc4:	4b4c      	ldr	r3, [pc, #304]	; (80080f8 <HAL_RCC_OscConfig+0x938>)
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	4a4b      	ldr	r2, [pc, #300]	; (80080f8 <HAL_RCC_OscConfig+0x938>)
 8007fca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007fce:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007fd0:	f7fd f838 	bl	8005044 <HAL_GetTick>
 8007fd4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007fd8:	e009      	b.n	8007fee <HAL_RCC_OscConfig+0x82e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007fda:	f7fd f833 	bl	8005044 <HAL_GetTick>
 8007fde:	4602      	mov	r2, r0
 8007fe0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8007fe4:	1ad3      	subs	r3, r2, r3
 8007fe6:	2b64      	cmp	r3, #100	; 0x64
 8007fe8:	d901      	bls.n	8007fee <HAL_RCC_OscConfig+0x82e>
        {
          return HAL_TIMEOUT;
 8007fea:	2303      	movs	r3, #3
 8007fec:	e2e9      	b.n	80085c2 <HAL_RCC_OscConfig+0xe02>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007fee:	4b42      	ldr	r3, [pc, #264]	; (80080f8 <HAL_RCC_OscConfig+0x938>)
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	d0ef      	beq.n	8007fda <HAL_RCC_OscConfig+0x81a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007ffa:	1d3b      	adds	r3, r7, #4
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	68db      	ldr	r3, [r3, #12]
 8008000:	2b01      	cmp	r3, #1
 8008002:	d106      	bne.n	8008012 <HAL_RCC_OscConfig+0x852>
 8008004:	4b3a      	ldr	r3, [pc, #232]	; (80080f0 <HAL_RCC_OscConfig+0x930>)
 8008006:	6a1b      	ldr	r3, [r3, #32]
 8008008:	4a39      	ldr	r2, [pc, #228]	; (80080f0 <HAL_RCC_OscConfig+0x930>)
 800800a:	f043 0301 	orr.w	r3, r3, #1
 800800e:	6213      	str	r3, [r2, #32]
 8008010:	e02f      	b.n	8008072 <HAL_RCC_OscConfig+0x8b2>
 8008012:	1d3b      	adds	r3, r7, #4
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	68db      	ldr	r3, [r3, #12]
 8008018:	2b00      	cmp	r3, #0
 800801a:	d10c      	bne.n	8008036 <HAL_RCC_OscConfig+0x876>
 800801c:	4b34      	ldr	r3, [pc, #208]	; (80080f0 <HAL_RCC_OscConfig+0x930>)
 800801e:	6a1b      	ldr	r3, [r3, #32]
 8008020:	4a33      	ldr	r2, [pc, #204]	; (80080f0 <HAL_RCC_OscConfig+0x930>)
 8008022:	f023 0301 	bic.w	r3, r3, #1
 8008026:	6213      	str	r3, [r2, #32]
 8008028:	4b31      	ldr	r3, [pc, #196]	; (80080f0 <HAL_RCC_OscConfig+0x930>)
 800802a:	6a1b      	ldr	r3, [r3, #32]
 800802c:	4a30      	ldr	r2, [pc, #192]	; (80080f0 <HAL_RCC_OscConfig+0x930>)
 800802e:	f023 0304 	bic.w	r3, r3, #4
 8008032:	6213      	str	r3, [r2, #32]
 8008034:	e01d      	b.n	8008072 <HAL_RCC_OscConfig+0x8b2>
 8008036:	1d3b      	adds	r3, r7, #4
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	68db      	ldr	r3, [r3, #12]
 800803c:	2b05      	cmp	r3, #5
 800803e:	d10c      	bne.n	800805a <HAL_RCC_OscConfig+0x89a>
 8008040:	4b2b      	ldr	r3, [pc, #172]	; (80080f0 <HAL_RCC_OscConfig+0x930>)
 8008042:	6a1b      	ldr	r3, [r3, #32]
 8008044:	4a2a      	ldr	r2, [pc, #168]	; (80080f0 <HAL_RCC_OscConfig+0x930>)
 8008046:	f043 0304 	orr.w	r3, r3, #4
 800804a:	6213      	str	r3, [r2, #32]
 800804c:	4b28      	ldr	r3, [pc, #160]	; (80080f0 <HAL_RCC_OscConfig+0x930>)
 800804e:	6a1b      	ldr	r3, [r3, #32]
 8008050:	4a27      	ldr	r2, [pc, #156]	; (80080f0 <HAL_RCC_OscConfig+0x930>)
 8008052:	f043 0301 	orr.w	r3, r3, #1
 8008056:	6213      	str	r3, [r2, #32]
 8008058:	e00b      	b.n	8008072 <HAL_RCC_OscConfig+0x8b2>
 800805a:	4b25      	ldr	r3, [pc, #148]	; (80080f0 <HAL_RCC_OscConfig+0x930>)
 800805c:	6a1b      	ldr	r3, [r3, #32]
 800805e:	4a24      	ldr	r2, [pc, #144]	; (80080f0 <HAL_RCC_OscConfig+0x930>)
 8008060:	f023 0301 	bic.w	r3, r3, #1
 8008064:	6213      	str	r3, [r2, #32]
 8008066:	4b22      	ldr	r3, [pc, #136]	; (80080f0 <HAL_RCC_OscConfig+0x930>)
 8008068:	6a1b      	ldr	r3, [r3, #32]
 800806a:	4a21      	ldr	r2, [pc, #132]	; (80080f0 <HAL_RCC_OscConfig+0x930>)
 800806c:	f023 0304 	bic.w	r3, r3, #4
 8008070:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8008072:	1d3b      	adds	r3, r7, #4
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	68db      	ldr	r3, [r3, #12]
 8008078:	2b00      	cmp	r3, #0
 800807a:	d06b      	beq.n	8008154 <HAL_RCC_OscConfig+0x994>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800807c:	f7fc ffe2 	bl	8005044 <HAL_GetTick>
 8008080:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008084:	e00b      	b.n	800809e <HAL_RCC_OscConfig+0x8de>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008086:	f7fc ffdd 	bl	8005044 <HAL_GetTick>
 800808a:	4602      	mov	r2, r0
 800808c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8008090:	1ad3      	subs	r3, r2, r3
 8008092:	f241 3288 	movw	r2, #5000	; 0x1388
 8008096:	4293      	cmp	r3, r2
 8008098:	d901      	bls.n	800809e <HAL_RCC_OscConfig+0x8de>
        {
          return HAL_TIMEOUT;
 800809a:	2303      	movs	r3, #3
 800809c:	e291      	b.n	80085c2 <HAL_RCC_OscConfig+0xe02>
 800809e:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 80080a2:	2202      	movs	r2, #2
 80080a4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80080a6:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	fa93 f2a3 	rbit	r2, r3
 80080b0:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80080b4:	601a      	str	r2, [r3, #0]
 80080b6:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80080ba:	2202      	movs	r2, #2
 80080bc:	601a      	str	r2, [r3, #0]
 80080be:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	fa93 f2a3 	rbit	r2, r3
 80080c8:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80080cc:	601a      	str	r2, [r3, #0]
  return result;
 80080ce:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80080d2:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80080d4:	fab3 f383 	clz	r3, r3
 80080d8:	b2db      	uxtb	r3, r3
 80080da:	095b      	lsrs	r3, r3, #5
 80080dc:	b2db      	uxtb	r3, r3
 80080de:	f043 0302 	orr.w	r3, r3, #2
 80080e2:	b2db      	uxtb	r3, r3
 80080e4:	2b02      	cmp	r3, #2
 80080e6:	d109      	bne.n	80080fc <HAL_RCC_OscConfig+0x93c>
 80080e8:	4b01      	ldr	r3, [pc, #4]	; (80080f0 <HAL_RCC_OscConfig+0x930>)
 80080ea:	6a1b      	ldr	r3, [r3, #32]
 80080ec:	e014      	b.n	8008118 <HAL_RCC_OscConfig+0x958>
 80080ee:	bf00      	nop
 80080f0:	40021000 	.word	0x40021000
 80080f4:	10908120 	.word	0x10908120
 80080f8:	40007000 	.word	0x40007000
 80080fc:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8008100:	2202      	movs	r2, #2
 8008102:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008104:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	fa93 f2a3 	rbit	r2, r3
 800810e:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8008112:	601a      	str	r2, [r3, #0]
 8008114:	4bbb      	ldr	r3, [pc, #748]	; (8008404 <HAL_RCC_OscConfig+0xc44>)
 8008116:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008118:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 800811c:	2102      	movs	r1, #2
 800811e:	6011      	str	r1, [r2, #0]
 8008120:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8008124:	6812      	ldr	r2, [r2, #0]
 8008126:	fa92 f1a2 	rbit	r1, r2
 800812a:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 800812e:	6011      	str	r1, [r2, #0]
  return result;
 8008130:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8008134:	6812      	ldr	r2, [r2, #0]
 8008136:	fab2 f282 	clz	r2, r2
 800813a:	b2d2      	uxtb	r2, r2
 800813c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008140:	b2d2      	uxtb	r2, r2
 8008142:	f002 021f 	and.w	r2, r2, #31
 8008146:	2101      	movs	r1, #1
 8008148:	fa01 f202 	lsl.w	r2, r1, r2
 800814c:	4013      	ands	r3, r2
 800814e:	2b00      	cmp	r3, #0
 8008150:	d099      	beq.n	8008086 <HAL_RCC_OscConfig+0x8c6>
 8008152:	e063      	b.n	800821c <HAL_RCC_OscConfig+0xa5c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008154:	f7fc ff76 	bl	8005044 <HAL_GetTick>
 8008158:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800815c:	e00b      	b.n	8008176 <HAL_RCC_OscConfig+0x9b6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800815e:	f7fc ff71 	bl	8005044 <HAL_GetTick>
 8008162:	4602      	mov	r2, r0
 8008164:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8008168:	1ad3      	subs	r3, r2, r3
 800816a:	f241 3288 	movw	r2, #5000	; 0x1388
 800816e:	4293      	cmp	r3, r2
 8008170:	d901      	bls.n	8008176 <HAL_RCC_OscConfig+0x9b6>
        {
          return HAL_TIMEOUT;
 8008172:	2303      	movs	r3, #3
 8008174:	e225      	b.n	80085c2 <HAL_RCC_OscConfig+0xe02>
 8008176:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800817a:	2202      	movs	r2, #2
 800817c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800817e:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	fa93 f2a3 	rbit	r2, r3
 8008188:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800818c:	601a      	str	r2, [r3, #0]
 800818e:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8008192:	2202      	movs	r2, #2
 8008194:	601a      	str	r2, [r3, #0]
 8008196:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	fa93 f2a3 	rbit	r2, r3
 80081a0:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80081a4:	601a      	str	r2, [r3, #0]
  return result;
 80081a6:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80081aa:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80081ac:	fab3 f383 	clz	r3, r3
 80081b0:	b2db      	uxtb	r3, r3
 80081b2:	095b      	lsrs	r3, r3, #5
 80081b4:	b2db      	uxtb	r3, r3
 80081b6:	f043 0302 	orr.w	r3, r3, #2
 80081ba:	b2db      	uxtb	r3, r3
 80081bc:	2b02      	cmp	r3, #2
 80081be:	d102      	bne.n	80081c6 <HAL_RCC_OscConfig+0xa06>
 80081c0:	4b90      	ldr	r3, [pc, #576]	; (8008404 <HAL_RCC_OscConfig+0xc44>)
 80081c2:	6a1b      	ldr	r3, [r3, #32]
 80081c4:	e00d      	b.n	80081e2 <HAL_RCC_OscConfig+0xa22>
 80081c6:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80081ca:	2202      	movs	r2, #2
 80081cc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80081ce:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	fa93 f2a3 	rbit	r2, r3
 80081d8:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80081dc:	601a      	str	r2, [r3, #0]
 80081de:	4b89      	ldr	r3, [pc, #548]	; (8008404 <HAL_RCC_OscConfig+0xc44>)
 80081e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081e2:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80081e6:	2102      	movs	r1, #2
 80081e8:	6011      	str	r1, [r2, #0]
 80081ea:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80081ee:	6812      	ldr	r2, [r2, #0]
 80081f0:	fa92 f1a2 	rbit	r1, r2
 80081f4:	f107 0284 	add.w	r2, r7, #132	; 0x84
 80081f8:	6011      	str	r1, [r2, #0]
  return result;
 80081fa:	f107 0284 	add.w	r2, r7, #132	; 0x84
 80081fe:	6812      	ldr	r2, [r2, #0]
 8008200:	fab2 f282 	clz	r2, r2
 8008204:	b2d2      	uxtb	r2, r2
 8008206:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800820a:	b2d2      	uxtb	r2, r2
 800820c:	f002 021f 	and.w	r2, r2, #31
 8008210:	2101      	movs	r1, #1
 8008212:	fa01 f202 	lsl.w	r2, r1, r2
 8008216:	4013      	ands	r3, r2
 8008218:	2b00      	cmp	r3, #0
 800821a:	d1a0      	bne.n	800815e <HAL_RCC_OscConfig+0x99e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800821c:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8008220:	2b01      	cmp	r3, #1
 8008222:	d105      	bne.n	8008230 <HAL_RCC_OscConfig+0xa70>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008224:	4b77      	ldr	r3, [pc, #476]	; (8008404 <HAL_RCC_OscConfig+0xc44>)
 8008226:	69db      	ldr	r3, [r3, #28]
 8008228:	4a76      	ldr	r2, [pc, #472]	; (8008404 <HAL_RCC_OscConfig+0xc44>)
 800822a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800822e:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008230:	1d3b      	adds	r3, r7, #4
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	69db      	ldr	r3, [r3, #28]
 8008236:	2b00      	cmp	r3, #0
 8008238:	f000 81c2 	beq.w	80085c0 <HAL_RCC_OscConfig+0xe00>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800823c:	4b71      	ldr	r3, [pc, #452]	; (8008404 <HAL_RCC_OscConfig+0xc44>)
 800823e:	685b      	ldr	r3, [r3, #4]
 8008240:	f003 030c 	and.w	r3, r3, #12
 8008244:	2b08      	cmp	r3, #8
 8008246:	f000 819c 	beq.w	8008582 <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800824a:	1d3b      	adds	r3, r7, #4
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	69db      	ldr	r3, [r3, #28]
 8008250:	2b02      	cmp	r3, #2
 8008252:	f040 8114 	bne.w	800847e <HAL_RCC_OscConfig+0xcbe>
 8008256:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800825a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800825e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008260:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	fa93 f2a3 	rbit	r2, r3
 800826a:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800826e:	601a      	str	r2, [r3, #0]
  return result;
 8008270:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8008274:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008276:	fab3 f383 	clz	r3, r3
 800827a:	b2db      	uxtb	r3, r3
 800827c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8008280:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8008284:	009b      	lsls	r3, r3, #2
 8008286:	461a      	mov	r2, r3
 8008288:	2300      	movs	r3, #0
 800828a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800828c:	f7fc feda 	bl	8005044 <HAL_GetTick>
 8008290:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008294:	e009      	b.n	80082aa <HAL_RCC_OscConfig+0xaea>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008296:	f7fc fed5 	bl	8005044 <HAL_GetTick>
 800829a:	4602      	mov	r2, r0
 800829c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80082a0:	1ad3      	subs	r3, r2, r3
 80082a2:	2b02      	cmp	r3, #2
 80082a4:	d901      	bls.n	80082aa <HAL_RCC_OscConfig+0xaea>
          {
            return HAL_TIMEOUT;
 80082a6:	2303      	movs	r3, #3
 80082a8:	e18b      	b.n	80085c2 <HAL_RCC_OscConfig+0xe02>
 80082aa:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80082ae:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80082b2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80082b4:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	fa93 f2a3 	rbit	r2, r3
 80082be:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80082c2:	601a      	str	r2, [r3, #0]
  return result;
 80082c4:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80082c8:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80082ca:	fab3 f383 	clz	r3, r3
 80082ce:	b2db      	uxtb	r3, r3
 80082d0:	095b      	lsrs	r3, r3, #5
 80082d2:	b2db      	uxtb	r3, r3
 80082d4:	f043 0301 	orr.w	r3, r3, #1
 80082d8:	b2db      	uxtb	r3, r3
 80082da:	2b01      	cmp	r3, #1
 80082dc:	d102      	bne.n	80082e4 <HAL_RCC_OscConfig+0xb24>
 80082de:	4b49      	ldr	r3, [pc, #292]	; (8008404 <HAL_RCC_OscConfig+0xc44>)
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	e01b      	b.n	800831c <HAL_RCC_OscConfig+0xb5c>
 80082e4:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80082e8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80082ec:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80082ee:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	fa93 f2a3 	rbit	r2, r3
 80082f8:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80082fc:	601a      	str	r2, [r3, #0]
 80082fe:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8008302:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8008306:	601a      	str	r2, [r3, #0]
 8008308:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	fa93 f2a3 	rbit	r2, r3
 8008312:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8008316:	601a      	str	r2, [r3, #0]
 8008318:	4b3a      	ldr	r3, [pc, #232]	; (8008404 <HAL_RCC_OscConfig+0xc44>)
 800831a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800831c:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8008320:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8008324:	6011      	str	r1, [r2, #0]
 8008326:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800832a:	6812      	ldr	r2, [r2, #0]
 800832c:	fa92 f1a2 	rbit	r1, r2
 8008330:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8008334:	6011      	str	r1, [r2, #0]
  return result;
 8008336:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 800833a:	6812      	ldr	r2, [r2, #0]
 800833c:	fab2 f282 	clz	r2, r2
 8008340:	b2d2      	uxtb	r2, r2
 8008342:	f042 0220 	orr.w	r2, r2, #32
 8008346:	b2d2      	uxtb	r2, r2
 8008348:	f002 021f 	and.w	r2, r2, #31
 800834c:	2101      	movs	r1, #1
 800834e:	fa01 f202 	lsl.w	r2, r1, r2
 8008352:	4013      	ands	r3, r2
 8008354:	2b00      	cmp	r3, #0
 8008356:	d19e      	bne.n	8008296 <HAL_RCC_OscConfig+0xad6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008358:	4b2a      	ldr	r3, [pc, #168]	; (8008404 <HAL_RCC_OscConfig+0xc44>)
 800835a:	685b      	ldr	r3, [r3, #4]
 800835c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8008360:	1d3b      	adds	r3, r7, #4
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8008366:	1d3b      	adds	r3, r7, #4
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	6a1b      	ldr	r3, [r3, #32]
 800836c:	430b      	orrs	r3, r1
 800836e:	4925      	ldr	r1, [pc, #148]	; (8008404 <HAL_RCC_OscConfig+0xc44>)
 8008370:	4313      	orrs	r3, r2
 8008372:	604b      	str	r3, [r1, #4]
 8008374:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8008378:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800837c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800837e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	fa93 f2a3 	rbit	r2, r3
 8008388:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800838c:	601a      	str	r2, [r3, #0]
  return result;
 800838e:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8008392:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008394:	fab3 f383 	clz	r3, r3
 8008398:	b2db      	uxtb	r3, r3
 800839a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800839e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80083a2:	009b      	lsls	r3, r3, #2
 80083a4:	461a      	mov	r2, r3
 80083a6:	2301      	movs	r3, #1
 80083a8:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80083aa:	f7fc fe4b 	bl	8005044 <HAL_GetTick>
 80083ae:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80083b2:	e009      	b.n	80083c8 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80083b4:	f7fc fe46 	bl	8005044 <HAL_GetTick>
 80083b8:	4602      	mov	r2, r0
 80083ba:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80083be:	1ad3      	subs	r3, r2, r3
 80083c0:	2b02      	cmp	r3, #2
 80083c2:	d901      	bls.n	80083c8 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 80083c4:	2303      	movs	r3, #3
 80083c6:	e0fc      	b.n	80085c2 <HAL_RCC_OscConfig+0xe02>
 80083c8:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80083cc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80083d0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80083d2:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	fa93 f2a3 	rbit	r2, r3
 80083dc:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80083e0:	601a      	str	r2, [r3, #0]
  return result;
 80083e2:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80083e6:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80083e8:	fab3 f383 	clz	r3, r3
 80083ec:	b2db      	uxtb	r3, r3
 80083ee:	095b      	lsrs	r3, r3, #5
 80083f0:	b2db      	uxtb	r3, r3
 80083f2:	f043 0301 	orr.w	r3, r3, #1
 80083f6:	b2db      	uxtb	r3, r3
 80083f8:	2b01      	cmp	r3, #1
 80083fa:	d105      	bne.n	8008408 <HAL_RCC_OscConfig+0xc48>
 80083fc:	4b01      	ldr	r3, [pc, #4]	; (8008404 <HAL_RCC_OscConfig+0xc44>)
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	e01e      	b.n	8008440 <HAL_RCC_OscConfig+0xc80>
 8008402:	bf00      	nop
 8008404:	40021000 	.word	0x40021000
 8008408:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800840c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8008410:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008412:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	fa93 f2a3 	rbit	r2, r3
 800841c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8008420:	601a      	str	r2, [r3, #0]
 8008422:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8008426:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800842a:	601a      	str	r2, [r3, #0]
 800842c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	fa93 f2a3 	rbit	r2, r3
 8008436:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800843a:	601a      	str	r2, [r3, #0]
 800843c:	4b63      	ldr	r3, [pc, #396]	; (80085cc <HAL_RCC_OscConfig+0xe0c>)
 800843e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008440:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8008444:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8008448:	6011      	str	r1, [r2, #0]
 800844a:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800844e:	6812      	ldr	r2, [r2, #0]
 8008450:	fa92 f1a2 	rbit	r1, r2
 8008454:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8008458:	6011      	str	r1, [r2, #0]
  return result;
 800845a:	f107 0234 	add.w	r2, r7, #52	; 0x34
 800845e:	6812      	ldr	r2, [r2, #0]
 8008460:	fab2 f282 	clz	r2, r2
 8008464:	b2d2      	uxtb	r2, r2
 8008466:	f042 0220 	orr.w	r2, r2, #32
 800846a:	b2d2      	uxtb	r2, r2
 800846c:	f002 021f 	and.w	r2, r2, #31
 8008470:	2101      	movs	r1, #1
 8008472:	fa01 f202 	lsl.w	r2, r1, r2
 8008476:	4013      	ands	r3, r2
 8008478:	2b00      	cmp	r3, #0
 800847a:	d09b      	beq.n	80083b4 <HAL_RCC_OscConfig+0xbf4>
 800847c:	e0a0      	b.n	80085c0 <HAL_RCC_OscConfig+0xe00>
 800847e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8008482:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8008486:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008488:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	fa93 f2a3 	rbit	r2, r3
 8008492:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8008496:	601a      	str	r2, [r3, #0]
  return result;
 8008498:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800849c:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800849e:	fab3 f383 	clz	r3, r3
 80084a2:	b2db      	uxtb	r3, r3
 80084a4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80084a8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80084ac:	009b      	lsls	r3, r3, #2
 80084ae:	461a      	mov	r2, r3
 80084b0:	2300      	movs	r3, #0
 80084b2:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80084b4:	f7fc fdc6 	bl	8005044 <HAL_GetTick>
 80084b8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80084bc:	e009      	b.n	80084d2 <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80084be:	f7fc fdc1 	bl	8005044 <HAL_GetTick>
 80084c2:	4602      	mov	r2, r0
 80084c4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80084c8:	1ad3      	subs	r3, r2, r3
 80084ca:	2b02      	cmp	r3, #2
 80084cc:	d901      	bls.n	80084d2 <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 80084ce:	2303      	movs	r3, #3
 80084d0:	e077      	b.n	80085c2 <HAL_RCC_OscConfig+0xe02>
 80084d2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80084d6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80084da:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80084dc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	fa93 f2a3 	rbit	r2, r3
 80084e6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80084ea:	601a      	str	r2, [r3, #0]
  return result;
 80084ec:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80084f0:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80084f2:	fab3 f383 	clz	r3, r3
 80084f6:	b2db      	uxtb	r3, r3
 80084f8:	095b      	lsrs	r3, r3, #5
 80084fa:	b2db      	uxtb	r3, r3
 80084fc:	f043 0301 	orr.w	r3, r3, #1
 8008500:	b2db      	uxtb	r3, r3
 8008502:	2b01      	cmp	r3, #1
 8008504:	d102      	bne.n	800850c <HAL_RCC_OscConfig+0xd4c>
 8008506:	4b31      	ldr	r3, [pc, #196]	; (80085cc <HAL_RCC_OscConfig+0xe0c>)
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	e01b      	b.n	8008544 <HAL_RCC_OscConfig+0xd84>
 800850c:	f107 0320 	add.w	r3, r7, #32
 8008510:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8008514:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008516:	f107 0320 	add.w	r3, r7, #32
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	fa93 f2a3 	rbit	r2, r3
 8008520:	f107 031c 	add.w	r3, r7, #28
 8008524:	601a      	str	r2, [r3, #0]
 8008526:	f107 0318 	add.w	r3, r7, #24
 800852a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800852e:	601a      	str	r2, [r3, #0]
 8008530:	f107 0318 	add.w	r3, r7, #24
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	fa93 f2a3 	rbit	r2, r3
 800853a:	f107 0314 	add.w	r3, r7, #20
 800853e:	601a      	str	r2, [r3, #0]
 8008540:	4b22      	ldr	r3, [pc, #136]	; (80085cc <HAL_RCC_OscConfig+0xe0c>)
 8008542:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008544:	f107 0210 	add.w	r2, r7, #16
 8008548:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800854c:	6011      	str	r1, [r2, #0]
 800854e:	f107 0210 	add.w	r2, r7, #16
 8008552:	6812      	ldr	r2, [r2, #0]
 8008554:	fa92 f1a2 	rbit	r1, r2
 8008558:	f107 020c 	add.w	r2, r7, #12
 800855c:	6011      	str	r1, [r2, #0]
  return result;
 800855e:	f107 020c 	add.w	r2, r7, #12
 8008562:	6812      	ldr	r2, [r2, #0]
 8008564:	fab2 f282 	clz	r2, r2
 8008568:	b2d2      	uxtb	r2, r2
 800856a:	f042 0220 	orr.w	r2, r2, #32
 800856e:	b2d2      	uxtb	r2, r2
 8008570:	f002 021f 	and.w	r2, r2, #31
 8008574:	2101      	movs	r1, #1
 8008576:	fa01 f202 	lsl.w	r2, r1, r2
 800857a:	4013      	ands	r3, r2
 800857c:	2b00      	cmp	r3, #0
 800857e:	d19e      	bne.n	80084be <HAL_RCC_OscConfig+0xcfe>
 8008580:	e01e      	b.n	80085c0 <HAL_RCC_OscConfig+0xe00>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008582:	1d3b      	adds	r3, r7, #4
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	69db      	ldr	r3, [r3, #28]
 8008588:	2b01      	cmp	r3, #1
 800858a:	d101      	bne.n	8008590 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 800858c:	2301      	movs	r3, #1
 800858e:	e018      	b.n	80085c2 <HAL_RCC_OscConfig+0xe02>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8008590:	4b0e      	ldr	r3, [pc, #56]	; (80085cc <HAL_RCC_OscConfig+0xe0c>)
 8008592:	685b      	ldr	r3, [r3, #4]
 8008594:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8008598:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800859c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80085a0:	1d3b      	adds	r3, r7, #4
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	6a1b      	ldr	r3, [r3, #32]
 80085a6:	429a      	cmp	r2, r3
 80085a8:	d108      	bne.n	80085bc <HAL_RCC_OscConfig+0xdfc>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 80085aa:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80085ae:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80085b2:	1d3b      	adds	r3, r7, #4
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80085b8:	429a      	cmp	r2, r3
 80085ba:	d001      	beq.n	80085c0 <HAL_RCC_OscConfig+0xe00>
#endif
        {
          return HAL_ERROR;
 80085bc:	2301      	movs	r3, #1
 80085be:	e000      	b.n	80085c2 <HAL_RCC_OscConfig+0xe02>
        }
      }
    }
  }

  return HAL_OK;
 80085c0:	2300      	movs	r3, #0
}
 80085c2:	4618      	mov	r0, r3
 80085c4:	f507 7700 	add.w	r7, r7, #512	; 0x200
 80085c8:	46bd      	mov	sp, r7
 80085ca:	bd80      	pop	{r7, pc}
 80085cc:	40021000 	.word	0x40021000

080085d0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80085d0:	b580      	push	{r7, lr}
 80085d2:	b09e      	sub	sp, #120	; 0x78
 80085d4:	af00      	add	r7, sp, #0
 80085d6:	6078      	str	r0, [r7, #4]
 80085d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80085da:	2300      	movs	r3, #0
 80085dc:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	2b00      	cmp	r3, #0
 80085e2:	d101      	bne.n	80085e8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80085e4:	2301      	movs	r3, #1
 80085e6:	e162      	b.n	80088ae <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80085e8:	4b90      	ldr	r3, [pc, #576]	; (800882c <HAL_RCC_ClockConfig+0x25c>)
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	f003 0307 	and.w	r3, r3, #7
 80085f0:	683a      	ldr	r2, [r7, #0]
 80085f2:	429a      	cmp	r2, r3
 80085f4:	d910      	bls.n	8008618 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80085f6:	4b8d      	ldr	r3, [pc, #564]	; (800882c <HAL_RCC_ClockConfig+0x25c>)
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	f023 0207 	bic.w	r2, r3, #7
 80085fe:	498b      	ldr	r1, [pc, #556]	; (800882c <HAL_RCC_ClockConfig+0x25c>)
 8008600:	683b      	ldr	r3, [r7, #0]
 8008602:	4313      	orrs	r3, r2
 8008604:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008606:	4b89      	ldr	r3, [pc, #548]	; (800882c <HAL_RCC_ClockConfig+0x25c>)
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	f003 0307 	and.w	r3, r3, #7
 800860e:	683a      	ldr	r2, [r7, #0]
 8008610:	429a      	cmp	r2, r3
 8008612:	d001      	beq.n	8008618 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8008614:	2301      	movs	r3, #1
 8008616:	e14a      	b.n	80088ae <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	f003 0302 	and.w	r3, r3, #2
 8008620:	2b00      	cmp	r3, #0
 8008622:	d008      	beq.n	8008636 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008624:	4b82      	ldr	r3, [pc, #520]	; (8008830 <HAL_RCC_ClockConfig+0x260>)
 8008626:	685b      	ldr	r3, [r3, #4]
 8008628:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	689b      	ldr	r3, [r3, #8]
 8008630:	497f      	ldr	r1, [pc, #508]	; (8008830 <HAL_RCC_ClockConfig+0x260>)
 8008632:	4313      	orrs	r3, r2
 8008634:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	f003 0301 	and.w	r3, r3, #1
 800863e:	2b00      	cmp	r3, #0
 8008640:	f000 80dc 	beq.w	80087fc <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	685b      	ldr	r3, [r3, #4]
 8008648:	2b01      	cmp	r3, #1
 800864a:	d13c      	bne.n	80086c6 <HAL_RCC_ClockConfig+0xf6>
 800864c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8008650:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008652:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008654:	fa93 f3a3 	rbit	r3, r3
 8008658:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 800865a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800865c:	fab3 f383 	clz	r3, r3
 8008660:	b2db      	uxtb	r3, r3
 8008662:	095b      	lsrs	r3, r3, #5
 8008664:	b2db      	uxtb	r3, r3
 8008666:	f043 0301 	orr.w	r3, r3, #1
 800866a:	b2db      	uxtb	r3, r3
 800866c:	2b01      	cmp	r3, #1
 800866e:	d102      	bne.n	8008676 <HAL_RCC_ClockConfig+0xa6>
 8008670:	4b6f      	ldr	r3, [pc, #444]	; (8008830 <HAL_RCC_ClockConfig+0x260>)
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	e00f      	b.n	8008696 <HAL_RCC_ClockConfig+0xc6>
 8008676:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800867a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800867c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800867e:	fa93 f3a3 	rbit	r3, r3
 8008682:	667b      	str	r3, [r7, #100]	; 0x64
 8008684:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8008688:	663b      	str	r3, [r7, #96]	; 0x60
 800868a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800868c:	fa93 f3a3 	rbit	r3, r3
 8008690:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008692:	4b67      	ldr	r3, [pc, #412]	; (8008830 <HAL_RCC_ClockConfig+0x260>)
 8008694:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008696:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800869a:	65ba      	str	r2, [r7, #88]	; 0x58
 800869c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800869e:	fa92 f2a2 	rbit	r2, r2
 80086a2:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 80086a4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80086a6:	fab2 f282 	clz	r2, r2
 80086aa:	b2d2      	uxtb	r2, r2
 80086ac:	f042 0220 	orr.w	r2, r2, #32
 80086b0:	b2d2      	uxtb	r2, r2
 80086b2:	f002 021f 	and.w	r2, r2, #31
 80086b6:	2101      	movs	r1, #1
 80086b8:	fa01 f202 	lsl.w	r2, r1, r2
 80086bc:	4013      	ands	r3, r2
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d17b      	bne.n	80087ba <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80086c2:	2301      	movs	r3, #1
 80086c4:	e0f3      	b.n	80088ae <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	685b      	ldr	r3, [r3, #4]
 80086ca:	2b02      	cmp	r3, #2
 80086cc:	d13c      	bne.n	8008748 <HAL_RCC_ClockConfig+0x178>
 80086ce:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80086d2:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80086d4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80086d6:	fa93 f3a3 	rbit	r3, r3
 80086da:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80086dc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80086de:	fab3 f383 	clz	r3, r3
 80086e2:	b2db      	uxtb	r3, r3
 80086e4:	095b      	lsrs	r3, r3, #5
 80086e6:	b2db      	uxtb	r3, r3
 80086e8:	f043 0301 	orr.w	r3, r3, #1
 80086ec:	b2db      	uxtb	r3, r3
 80086ee:	2b01      	cmp	r3, #1
 80086f0:	d102      	bne.n	80086f8 <HAL_RCC_ClockConfig+0x128>
 80086f2:	4b4f      	ldr	r3, [pc, #316]	; (8008830 <HAL_RCC_ClockConfig+0x260>)
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	e00f      	b.n	8008718 <HAL_RCC_ClockConfig+0x148>
 80086f8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80086fc:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80086fe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008700:	fa93 f3a3 	rbit	r3, r3
 8008704:	647b      	str	r3, [r7, #68]	; 0x44
 8008706:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800870a:	643b      	str	r3, [r7, #64]	; 0x40
 800870c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800870e:	fa93 f3a3 	rbit	r3, r3
 8008712:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008714:	4b46      	ldr	r3, [pc, #280]	; (8008830 <HAL_RCC_ClockConfig+0x260>)
 8008716:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008718:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800871c:	63ba      	str	r2, [r7, #56]	; 0x38
 800871e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008720:	fa92 f2a2 	rbit	r2, r2
 8008724:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8008726:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008728:	fab2 f282 	clz	r2, r2
 800872c:	b2d2      	uxtb	r2, r2
 800872e:	f042 0220 	orr.w	r2, r2, #32
 8008732:	b2d2      	uxtb	r2, r2
 8008734:	f002 021f 	and.w	r2, r2, #31
 8008738:	2101      	movs	r1, #1
 800873a:	fa01 f202 	lsl.w	r2, r1, r2
 800873e:	4013      	ands	r3, r2
 8008740:	2b00      	cmp	r3, #0
 8008742:	d13a      	bne.n	80087ba <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8008744:	2301      	movs	r3, #1
 8008746:	e0b2      	b.n	80088ae <HAL_RCC_ClockConfig+0x2de>
 8008748:	2302      	movs	r3, #2
 800874a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800874c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800874e:	fa93 f3a3 	rbit	r3, r3
 8008752:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8008754:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008756:	fab3 f383 	clz	r3, r3
 800875a:	b2db      	uxtb	r3, r3
 800875c:	095b      	lsrs	r3, r3, #5
 800875e:	b2db      	uxtb	r3, r3
 8008760:	f043 0301 	orr.w	r3, r3, #1
 8008764:	b2db      	uxtb	r3, r3
 8008766:	2b01      	cmp	r3, #1
 8008768:	d102      	bne.n	8008770 <HAL_RCC_ClockConfig+0x1a0>
 800876a:	4b31      	ldr	r3, [pc, #196]	; (8008830 <HAL_RCC_ClockConfig+0x260>)
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	e00d      	b.n	800878c <HAL_RCC_ClockConfig+0x1bc>
 8008770:	2302      	movs	r3, #2
 8008772:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008774:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008776:	fa93 f3a3 	rbit	r3, r3
 800877a:	627b      	str	r3, [r7, #36]	; 0x24
 800877c:	2302      	movs	r3, #2
 800877e:	623b      	str	r3, [r7, #32]
 8008780:	6a3b      	ldr	r3, [r7, #32]
 8008782:	fa93 f3a3 	rbit	r3, r3
 8008786:	61fb      	str	r3, [r7, #28]
 8008788:	4b29      	ldr	r3, [pc, #164]	; (8008830 <HAL_RCC_ClockConfig+0x260>)
 800878a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800878c:	2202      	movs	r2, #2
 800878e:	61ba      	str	r2, [r7, #24]
 8008790:	69ba      	ldr	r2, [r7, #24]
 8008792:	fa92 f2a2 	rbit	r2, r2
 8008796:	617a      	str	r2, [r7, #20]
  return result;
 8008798:	697a      	ldr	r2, [r7, #20]
 800879a:	fab2 f282 	clz	r2, r2
 800879e:	b2d2      	uxtb	r2, r2
 80087a0:	f042 0220 	orr.w	r2, r2, #32
 80087a4:	b2d2      	uxtb	r2, r2
 80087a6:	f002 021f 	and.w	r2, r2, #31
 80087aa:	2101      	movs	r1, #1
 80087ac:	fa01 f202 	lsl.w	r2, r1, r2
 80087b0:	4013      	ands	r3, r2
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	d101      	bne.n	80087ba <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80087b6:	2301      	movs	r3, #1
 80087b8:	e079      	b.n	80088ae <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80087ba:	4b1d      	ldr	r3, [pc, #116]	; (8008830 <HAL_RCC_ClockConfig+0x260>)
 80087bc:	685b      	ldr	r3, [r3, #4]
 80087be:	f023 0203 	bic.w	r2, r3, #3
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	685b      	ldr	r3, [r3, #4]
 80087c6:	491a      	ldr	r1, [pc, #104]	; (8008830 <HAL_RCC_ClockConfig+0x260>)
 80087c8:	4313      	orrs	r3, r2
 80087ca:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80087cc:	f7fc fc3a 	bl	8005044 <HAL_GetTick>
 80087d0:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80087d2:	e00a      	b.n	80087ea <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80087d4:	f7fc fc36 	bl	8005044 <HAL_GetTick>
 80087d8:	4602      	mov	r2, r0
 80087da:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80087dc:	1ad3      	subs	r3, r2, r3
 80087de:	f241 3288 	movw	r2, #5000	; 0x1388
 80087e2:	4293      	cmp	r3, r2
 80087e4:	d901      	bls.n	80087ea <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 80087e6:	2303      	movs	r3, #3
 80087e8:	e061      	b.n	80088ae <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80087ea:	4b11      	ldr	r3, [pc, #68]	; (8008830 <HAL_RCC_ClockConfig+0x260>)
 80087ec:	685b      	ldr	r3, [r3, #4]
 80087ee:	f003 020c 	and.w	r2, r3, #12
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	685b      	ldr	r3, [r3, #4]
 80087f6:	009b      	lsls	r3, r3, #2
 80087f8:	429a      	cmp	r2, r3
 80087fa:	d1eb      	bne.n	80087d4 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80087fc:	4b0b      	ldr	r3, [pc, #44]	; (800882c <HAL_RCC_ClockConfig+0x25c>)
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	f003 0307 	and.w	r3, r3, #7
 8008804:	683a      	ldr	r2, [r7, #0]
 8008806:	429a      	cmp	r2, r3
 8008808:	d214      	bcs.n	8008834 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800880a:	4b08      	ldr	r3, [pc, #32]	; (800882c <HAL_RCC_ClockConfig+0x25c>)
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	f023 0207 	bic.w	r2, r3, #7
 8008812:	4906      	ldr	r1, [pc, #24]	; (800882c <HAL_RCC_ClockConfig+0x25c>)
 8008814:	683b      	ldr	r3, [r7, #0]
 8008816:	4313      	orrs	r3, r2
 8008818:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800881a:	4b04      	ldr	r3, [pc, #16]	; (800882c <HAL_RCC_ClockConfig+0x25c>)
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	f003 0307 	and.w	r3, r3, #7
 8008822:	683a      	ldr	r2, [r7, #0]
 8008824:	429a      	cmp	r2, r3
 8008826:	d005      	beq.n	8008834 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8008828:	2301      	movs	r3, #1
 800882a:	e040      	b.n	80088ae <HAL_RCC_ClockConfig+0x2de>
 800882c:	40022000 	.word	0x40022000
 8008830:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	f003 0304 	and.w	r3, r3, #4
 800883c:	2b00      	cmp	r3, #0
 800883e:	d008      	beq.n	8008852 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008840:	4b1d      	ldr	r3, [pc, #116]	; (80088b8 <HAL_RCC_ClockConfig+0x2e8>)
 8008842:	685b      	ldr	r3, [r3, #4]
 8008844:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	68db      	ldr	r3, [r3, #12]
 800884c:	491a      	ldr	r1, [pc, #104]	; (80088b8 <HAL_RCC_ClockConfig+0x2e8>)
 800884e:	4313      	orrs	r3, r2
 8008850:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	f003 0308 	and.w	r3, r3, #8
 800885a:	2b00      	cmp	r3, #0
 800885c:	d009      	beq.n	8008872 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800885e:	4b16      	ldr	r3, [pc, #88]	; (80088b8 <HAL_RCC_ClockConfig+0x2e8>)
 8008860:	685b      	ldr	r3, [r3, #4]
 8008862:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	691b      	ldr	r3, [r3, #16]
 800886a:	00db      	lsls	r3, r3, #3
 800886c:	4912      	ldr	r1, [pc, #72]	; (80088b8 <HAL_RCC_ClockConfig+0x2e8>)
 800886e:	4313      	orrs	r3, r2
 8008870:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8008872:	f000 f829 	bl	80088c8 <HAL_RCC_GetSysClockFreq>
 8008876:	4601      	mov	r1, r0
 8008878:	4b0f      	ldr	r3, [pc, #60]	; (80088b8 <HAL_RCC_ClockConfig+0x2e8>)
 800887a:	685b      	ldr	r3, [r3, #4]
 800887c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008880:	22f0      	movs	r2, #240	; 0xf0
 8008882:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008884:	693a      	ldr	r2, [r7, #16]
 8008886:	fa92 f2a2 	rbit	r2, r2
 800888a:	60fa      	str	r2, [r7, #12]
  return result;
 800888c:	68fa      	ldr	r2, [r7, #12]
 800888e:	fab2 f282 	clz	r2, r2
 8008892:	b2d2      	uxtb	r2, r2
 8008894:	40d3      	lsrs	r3, r2
 8008896:	4a09      	ldr	r2, [pc, #36]	; (80088bc <HAL_RCC_ClockConfig+0x2ec>)
 8008898:	5cd3      	ldrb	r3, [r2, r3]
 800889a:	fa21 f303 	lsr.w	r3, r1, r3
 800889e:	4a08      	ldr	r2, [pc, #32]	; (80088c0 <HAL_RCC_ClockConfig+0x2f0>)
 80088a0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80088a2:	4b08      	ldr	r3, [pc, #32]	; (80088c4 <HAL_RCC_ClockConfig+0x2f4>)
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	4618      	mov	r0, r3
 80088a8:	f7fc fb88 	bl	8004fbc <HAL_InitTick>
  
  return HAL_OK;
 80088ac:	2300      	movs	r3, #0
}
 80088ae:	4618      	mov	r0, r3
 80088b0:	3778      	adds	r7, #120	; 0x78
 80088b2:	46bd      	mov	sp, r7
 80088b4:	bd80      	pop	{r7, pc}
 80088b6:	bf00      	nop
 80088b8:	40021000 	.word	0x40021000
 80088bc:	0800c58c 	.word	0x0800c58c
 80088c0:	2000008c 	.word	0x2000008c
 80088c4:	20000090 	.word	0x20000090

080088c8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80088c8:	b480      	push	{r7}
 80088ca:	b08b      	sub	sp, #44	; 0x2c
 80088cc:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80088ce:	2300      	movs	r3, #0
 80088d0:	61fb      	str	r3, [r7, #28]
 80088d2:	2300      	movs	r3, #0
 80088d4:	61bb      	str	r3, [r7, #24]
 80088d6:	2300      	movs	r3, #0
 80088d8:	627b      	str	r3, [r7, #36]	; 0x24
 80088da:	2300      	movs	r3, #0
 80088dc:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80088de:	2300      	movs	r3, #0
 80088e0:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 80088e2:	4b29      	ldr	r3, [pc, #164]	; (8008988 <HAL_RCC_GetSysClockFreq+0xc0>)
 80088e4:	685b      	ldr	r3, [r3, #4]
 80088e6:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80088e8:	69fb      	ldr	r3, [r7, #28]
 80088ea:	f003 030c 	and.w	r3, r3, #12
 80088ee:	2b04      	cmp	r3, #4
 80088f0:	d002      	beq.n	80088f8 <HAL_RCC_GetSysClockFreq+0x30>
 80088f2:	2b08      	cmp	r3, #8
 80088f4:	d003      	beq.n	80088fe <HAL_RCC_GetSysClockFreq+0x36>
 80088f6:	e03c      	b.n	8008972 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80088f8:	4b24      	ldr	r3, [pc, #144]	; (800898c <HAL_RCC_GetSysClockFreq+0xc4>)
 80088fa:	623b      	str	r3, [r7, #32]
      break;
 80088fc:	e03c      	b.n	8008978 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80088fe:	69fb      	ldr	r3, [r7, #28]
 8008900:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8008904:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8008908:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800890a:	68ba      	ldr	r2, [r7, #8]
 800890c:	fa92 f2a2 	rbit	r2, r2
 8008910:	607a      	str	r2, [r7, #4]
  return result;
 8008912:	687a      	ldr	r2, [r7, #4]
 8008914:	fab2 f282 	clz	r2, r2
 8008918:	b2d2      	uxtb	r2, r2
 800891a:	40d3      	lsrs	r3, r2
 800891c:	4a1c      	ldr	r2, [pc, #112]	; (8008990 <HAL_RCC_GetSysClockFreq+0xc8>)
 800891e:	5cd3      	ldrb	r3, [r2, r3]
 8008920:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8008922:	4b19      	ldr	r3, [pc, #100]	; (8008988 <HAL_RCC_GetSysClockFreq+0xc0>)
 8008924:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008926:	f003 030f 	and.w	r3, r3, #15
 800892a:	220f      	movs	r2, #15
 800892c:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800892e:	693a      	ldr	r2, [r7, #16]
 8008930:	fa92 f2a2 	rbit	r2, r2
 8008934:	60fa      	str	r2, [r7, #12]
  return result;
 8008936:	68fa      	ldr	r2, [r7, #12]
 8008938:	fab2 f282 	clz	r2, r2
 800893c:	b2d2      	uxtb	r2, r2
 800893e:	40d3      	lsrs	r3, r2
 8008940:	4a14      	ldr	r2, [pc, #80]	; (8008994 <HAL_RCC_GetSysClockFreq+0xcc>)
 8008942:	5cd3      	ldrb	r3, [r2, r3]
 8008944:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8008946:	69fb      	ldr	r3, [r7, #28]
 8008948:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800894c:	2b00      	cmp	r3, #0
 800894e:	d008      	beq.n	8008962 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8008950:	4a0e      	ldr	r2, [pc, #56]	; (800898c <HAL_RCC_GetSysClockFreq+0xc4>)
 8008952:	69bb      	ldr	r3, [r7, #24]
 8008954:	fbb2 f2f3 	udiv	r2, r2, r3
 8008958:	697b      	ldr	r3, [r7, #20]
 800895a:	fb02 f303 	mul.w	r3, r2, r3
 800895e:	627b      	str	r3, [r7, #36]	; 0x24
 8008960:	e004      	b.n	800896c <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8008962:	697b      	ldr	r3, [r7, #20]
 8008964:	4a0c      	ldr	r2, [pc, #48]	; (8008998 <HAL_RCC_GetSysClockFreq+0xd0>)
 8008966:	fb02 f303 	mul.w	r3, r2, r3
 800896a:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 800896c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800896e:	623b      	str	r3, [r7, #32]
      break;
 8008970:	e002      	b.n	8008978 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8008972:	4b06      	ldr	r3, [pc, #24]	; (800898c <HAL_RCC_GetSysClockFreq+0xc4>)
 8008974:	623b      	str	r3, [r7, #32]
      break;
 8008976:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008978:	6a3b      	ldr	r3, [r7, #32]
}
 800897a:	4618      	mov	r0, r3
 800897c:	372c      	adds	r7, #44	; 0x2c
 800897e:	46bd      	mov	sp, r7
 8008980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008984:	4770      	bx	lr
 8008986:	bf00      	nop
 8008988:	40021000 	.word	0x40021000
 800898c:	007a1200 	.word	0x007a1200
 8008990:	0800c5a4 	.word	0x0800c5a4
 8008994:	0800c5b4 	.word	0x0800c5b4
 8008998:	003d0900 	.word	0x003d0900

0800899c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800899c:	b480      	push	{r7}
 800899e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80089a0:	4b03      	ldr	r3, [pc, #12]	; (80089b0 <HAL_RCC_GetHCLKFreq+0x14>)
 80089a2:	681b      	ldr	r3, [r3, #0]
}
 80089a4:	4618      	mov	r0, r3
 80089a6:	46bd      	mov	sp, r7
 80089a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ac:	4770      	bx	lr
 80089ae:	bf00      	nop
 80089b0:	2000008c 	.word	0x2000008c

080089b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80089b4:	b580      	push	{r7, lr}
 80089b6:	b082      	sub	sp, #8
 80089b8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80089ba:	f7ff ffef 	bl	800899c <HAL_RCC_GetHCLKFreq>
 80089be:	4601      	mov	r1, r0
 80089c0:	4b0b      	ldr	r3, [pc, #44]	; (80089f0 <HAL_RCC_GetPCLK1Freq+0x3c>)
 80089c2:	685b      	ldr	r3, [r3, #4]
 80089c4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80089c8:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80089cc:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80089ce:	687a      	ldr	r2, [r7, #4]
 80089d0:	fa92 f2a2 	rbit	r2, r2
 80089d4:	603a      	str	r2, [r7, #0]
  return result;
 80089d6:	683a      	ldr	r2, [r7, #0]
 80089d8:	fab2 f282 	clz	r2, r2
 80089dc:	b2d2      	uxtb	r2, r2
 80089de:	40d3      	lsrs	r3, r2
 80089e0:	4a04      	ldr	r2, [pc, #16]	; (80089f4 <HAL_RCC_GetPCLK1Freq+0x40>)
 80089e2:	5cd3      	ldrb	r3, [r2, r3]
 80089e4:	fa21 f303 	lsr.w	r3, r1, r3
}    
 80089e8:	4618      	mov	r0, r3
 80089ea:	3708      	adds	r7, #8
 80089ec:	46bd      	mov	sp, r7
 80089ee:	bd80      	pop	{r7, pc}
 80089f0:	40021000 	.word	0x40021000
 80089f4:	0800c59c 	.word	0x0800c59c

080089f8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80089f8:	b580      	push	{r7, lr}
 80089fa:	b082      	sub	sp, #8
 80089fc:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80089fe:	f7ff ffcd 	bl	800899c <HAL_RCC_GetHCLKFreq>
 8008a02:	4601      	mov	r1, r0
 8008a04:	4b0b      	ldr	r3, [pc, #44]	; (8008a34 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8008a06:	685b      	ldr	r3, [r3, #4]
 8008a08:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8008a0c:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8008a10:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008a12:	687a      	ldr	r2, [r7, #4]
 8008a14:	fa92 f2a2 	rbit	r2, r2
 8008a18:	603a      	str	r2, [r7, #0]
  return result;
 8008a1a:	683a      	ldr	r2, [r7, #0]
 8008a1c:	fab2 f282 	clz	r2, r2
 8008a20:	b2d2      	uxtb	r2, r2
 8008a22:	40d3      	lsrs	r3, r2
 8008a24:	4a04      	ldr	r2, [pc, #16]	; (8008a38 <HAL_RCC_GetPCLK2Freq+0x40>)
 8008a26:	5cd3      	ldrb	r3, [r2, r3]
 8008a28:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8008a2c:	4618      	mov	r0, r3
 8008a2e:	3708      	adds	r7, #8
 8008a30:	46bd      	mov	sp, r7
 8008a32:	bd80      	pop	{r7, pc}
 8008a34:	40021000 	.word	0x40021000
 8008a38:	0800c59c 	.word	0x0800c59c

08008a3c <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008a3c:	b580      	push	{r7, lr}
 8008a3e:	b092      	sub	sp, #72	; 0x48
 8008a40:	af00      	add	r7, sp, #0
 8008a42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008a44:	2300      	movs	r3, #0
 8008a46:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8008a48:	2300      	movs	r3, #0
 8008a4a:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8008a4c:	2300      	movs	r3, #0
 8008a4e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	f000 80d4 	beq.w	8008c08 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008a60:	4b4e      	ldr	r3, [pc, #312]	; (8008b9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008a62:	69db      	ldr	r3, [r3, #28]
 8008a64:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	d10e      	bne.n	8008a8a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008a6c:	4b4b      	ldr	r3, [pc, #300]	; (8008b9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008a6e:	69db      	ldr	r3, [r3, #28]
 8008a70:	4a4a      	ldr	r2, [pc, #296]	; (8008b9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008a72:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008a76:	61d3      	str	r3, [r2, #28]
 8008a78:	4b48      	ldr	r3, [pc, #288]	; (8008b9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008a7a:	69db      	ldr	r3, [r3, #28]
 8008a7c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008a80:	60bb      	str	r3, [r7, #8]
 8008a82:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008a84:	2301      	movs	r3, #1
 8008a86:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008a8a:	4b45      	ldr	r3, [pc, #276]	; (8008ba0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008a92:	2b00      	cmp	r3, #0
 8008a94:	d118      	bne.n	8008ac8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008a96:	4b42      	ldr	r3, [pc, #264]	; (8008ba0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	4a41      	ldr	r2, [pc, #260]	; (8008ba0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8008a9c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008aa0:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008aa2:	f7fc facf 	bl	8005044 <HAL_GetTick>
 8008aa6:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008aa8:	e008      	b.n	8008abc <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008aaa:	f7fc facb 	bl	8005044 <HAL_GetTick>
 8008aae:	4602      	mov	r2, r0
 8008ab0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008ab2:	1ad3      	subs	r3, r2, r3
 8008ab4:	2b64      	cmp	r3, #100	; 0x64
 8008ab6:	d901      	bls.n	8008abc <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8008ab8:	2303      	movs	r3, #3
 8008aba:	e169      	b.n	8008d90 <HAL_RCCEx_PeriphCLKConfig+0x354>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008abc:	4b38      	ldr	r3, [pc, #224]	; (8008ba0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008ac4:	2b00      	cmp	r3, #0
 8008ac6:	d0f0      	beq.n	8008aaa <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8008ac8:	4b34      	ldr	r3, [pc, #208]	; (8008b9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008aca:	6a1b      	ldr	r3, [r3, #32]
 8008acc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008ad0:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8008ad2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008ad4:	2b00      	cmp	r3, #0
 8008ad6:	f000 8084 	beq.w	8008be2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	685b      	ldr	r3, [r3, #4]
 8008ade:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008ae2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8008ae4:	429a      	cmp	r2, r3
 8008ae6:	d07c      	beq.n	8008be2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8008ae8:	4b2c      	ldr	r3, [pc, #176]	; (8008b9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008aea:	6a1b      	ldr	r3, [r3, #32]
 8008aec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008af0:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008af2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8008af6:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008af8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008afa:	fa93 f3a3 	rbit	r3, r3
 8008afe:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8008b00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8008b02:	fab3 f383 	clz	r3, r3
 8008b06:	b2db      	uxtb	r3, r3
 8008b08:	461a      	mov	r2, r3
 8008b0a:	4b26      	ldr	r3, [pc, #152]	; (8008ba4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8008b0c:	4413      	add	r3, r2
 8008b0e:	009b      	lsls	r3, r3, #2
 8008b10:	461a      	mov	r2, r3
 8008b12:	2301      	movs	r3, #1
 8008b14:	6013      	str	r3, [r2, #0]
 8008b16:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8008b1a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008b1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b1e:	fa93 f3a3 	rbit	r3, r3
 8008b22:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8008b24:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8008b26:	fab3 f383 	clz	r3, r3
 8008b2a:	b2db      	uxtb	r3, r3
 8008b2c:	461a      	mov	r2, r3
 8008b2e:	4b1d      	ldr	r3, [pc, #116]	; (8008ba4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8008b30:	4413      	add	r3, r2
 8008b32:	009b      	lsls	r3, r3, #2
 8008b34:	461a      	mov	r2, r3
 8008b36:	2300      	movs	r3, #0
 8008b38:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8008b3a:	4a18      	ldr	r2, [pc, #96]	; (8008b9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008b3c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008b3e:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8008b40:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008b42:	f003 0301 	and.w	r3, r3, #1
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d04b      	beq.n	8008be2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008b4a:	f7fc fa7b 	bl	8005044 <HAL_GetTick>
 8008b4e:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008b50:	e00a      	b.n	8008b68 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008b52:	f7fc fa77 	bl	8005044 <HAL_GetTick>
 8008b56:	4602      	mov	r2, r0
 8008b58:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008b5a:	1ad3      	subs	r3, r2, r3
 8008b5c:	f241 3288 	movw	r2, #5000	; 0x1388
 8008b60:	4293      	cmp	r3, r2
 8008b62:	d901      	bls.n	8008b68 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8008b64:	2303      	movs	r3, #3
 8008b66:	e113      	b.n	8008d90 <HAL_RCCEx_PeriphCLKConfig+0x354>
 8008b68:	2302      	movs	r3, #2
 8008b6a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008b6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b6e:	fa93 f3a3 	rbit	r3, r3
 8008b72:	627b      	str	r3, [r7, #36]	; 0x24
 8008b74:	2302      	movs	r3, #2
 8008b76:	623b      	str	r3, [r7, #32]
 8008b78:	6a3b      	ldr	r3, [r7, #32]
 8008b7a:	fa93 f3a3 	rbit	r3, r3
 8008b7e:	61fb      	str	r3, [r7, #28]
  return result;
 8008b80:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008b82:	fab3 f383 	clz	r3, r3
 8008b86:	b2db      	uxtb	r3, r3
 8008b88:	095b      	lsrs	r3, r3, #5
 8008b8a:	b2db      	uxtb	r3, r3
 8008b8c:	f043 0302 	orr.w	r3, r3, #2
 8008b90:	b2db      	uxtb	r3, r3
 8008b92:	2b02      	cmp	r3, #2
 8008b94:	d108      	bne.n	8008ba8 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8008b96:	4b01      	ldr	r3, [pc, #4]	; (8008b9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008b98:	6a1b      	ldr	r3, [r3, #32]
 8008b9a:	e00d      	b.n	8008bb8 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8008b9c:	40021000 	.word	0x40021000
 8008ba0:	40007000 	.word	0x40007000
 8008ba4:	10908100 	.word	0x10908100
 8008ba8:	2302      	movs	r3, #2
 8008baa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008bac:	69bb      	ldr	r3, [r7, #24]
 8008bae:	fa93 f3a3 	rbit	r3, r3
 8008bb2:	617b      	str	r3, [r7, #20]
 8008bb4:	4b78      	ldr	r3, [pc, #480]	; (8008d98 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008bb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008bb8:	2202      	movs	r2, #2
 8008bba:	613a      	str	r2, [r7, #16]
 8008bbc:	693a      	ldr	r2, [r7, #16]
 8008bbe:	fa92 f2a2 	rbit	r2, r2
 8008bc2:	60fa      	str	r2, [r7, #12]
  return result;
 8008bc4:	68fa      	ldr	r2, [r7, #12]
 8008bc6:	fab2 f282 	clz	r2, r2
 8008bca:	b2d2      	uxtb	r2, r2
 8008bcc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008bd0:	b2d2      	uxtb	r2, r2
 8008bd2:	f002 021f 	and.w	r2, r2, #31
 8008bd6:	2101      	movs	r1, #1
 8008bd8:	fa01 f202 	lsl.w	r2, r1, r2
 8008bdc:	4013      	ands	r3, r2
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	d0b7      	beq.n	8008b52 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8008be2:	4b6d      	ldr	r3, [pc, #436]	; (8008d98 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008be4:	6a1b      	ldr	r3, [r3, #32]
 8008be6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	685b      	ldr	r3, [r3, #4]
 8008bee:	496a      	ldr	r1, [pc, #424]	; (8008d98 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008bf0:	4313      	orrs	r3, r2
 8008bf2:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8008bf4:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8008bf8:	2b01      	cmp	r3, #1
 8008bfa:	d105      	bne.n	8008c08 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008bfc:	4b66      	ldr	r3, [pc, #408]	; (8008d98 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008bfe:	69db      	ldr	r3, [r3, #28]
 8008c00:	4a65      	ldr	r2, [pc, #404]	; (8008d98 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008c02:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008c06:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	f003 0301 	and.w	r3, r3, #1
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	d008      	beq.n	8008c26 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8008c14:	4b60      	ldr	r3, [pc, #384]	; (8008d98 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008c16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c18:	f023 0203 	bic.w	r2, r3, #3
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	689b      	ldr	r3, [r3, #8]
 8008c20:	495d      	ldr	r1, [pc, #372]	; (8008d98 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008c22:	4313      	orrs	r3, r2
 8008c24:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	f003 0302 	and.w	r3, r3, #2
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	d008      	beq.n	8008c44 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8008c32:	4b59      	ldr	r3, [pc, #356]	; (8008d98 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008c34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c36:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	68db      	ldr	r3, [r3, #12]
 8008c3e:	4956      	ldr	r1, [pc, #344]	; (8008d98 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008c40:	4313      	orrs	r3, r2
 8008c42:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	f003 0304 	and.w	r3, r3, #4
 8008c4c:	2b00      	cmp	r3, #0
 8008c4e:	d008      	beq.n	8008c62 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8008c50:	4b51      	ldr	r3, [pc, #324]	; (8008d98 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008c52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c54:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	691b      	ldr	r3, [r3, #16]
 8008c5c:	494e      	ldr	r1, [pc, #312]	; (8008d98 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008c5e:	4313      	orrs	r3, r2
 8008c60:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	f003 0320 	and.w	r3, r3, #32
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d008      	beq.n	8008c80 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8008c6e:	4b4a      	ldr	r3, [pc, #296]	; (8008d98 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008c70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c72:	f023 0210 	bic.w	r2, r3, #16
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	69db      	ldr	r3, [r3, #28]
 8008c7a:	4947      	ldr	r1, [pc, #284]	; (8008d98 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008c7c:	4313      	orrs	r3, r2
 8008c7e:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008c88:	2b00      	cmp	r3, #0
 8008c8a:	d008      	beq.n	8008c9e <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8008c8c:	4b42      	ldr	r3, [pc, #264]	; (8008d98 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008c8e:	685b      	ldr	r3, [r3, #4]
 8008c90:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c98:	493f      	ldr	r1, [pc, #252]	; (8008d98 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008c9a:	4313      	orrs	r3, r2
 8008c9c:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	d008      	beq.n	8008cbc <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8008caa:	4b3b      	ldr	r3, [pc, #236]	; (8008d98 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008cac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008cae:	f023 0220 	bic.w	r2, r3, #32
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	6a1b      	ldr	r3, [r3, #32]
 8008cb6:	4938      	ldr	r1, [pc, #224]	; (8008d98 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008cb8:	4313      	orrs	r3, r2
 8008cba:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	f003 0308 	and.w	r3, r3, #8
 8008cc4:	2b00      	cmp	r3, #0
 8008cc6:	d008      	beq.n	8008cda <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8008cc8:	4b33      	ldr	r3, [pc, #204]	; (8008d98 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008cca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008ccc:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	695b      	ldr	r3, [r3, #20]
 8008cd4:	4930      	ldr	r1, [pc, #192]	; (8008d98 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008cd6:	4313      	orrs	r3, r2
 8008cd8:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	f003 0310 	and.w	r3, r3, #16
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	d008      	beq.n	8008cf8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8008ce6:	4b2c      	ldr	r3, [pc, #176]	; (8008d98 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008ce8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008cea:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	699b      	ldr	r3, [r3, #24]
 8008cf2:	4929      	ldr	r1, [pc, #164]	; (8008d98 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008cf4:	4313      	orrs	r3, r2
 8008cf6:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	d008      	beq.n	8008d16 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8008d04:	4b24      	ldr	r3, [pc, #144]	; (8008d98 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008d06:	685b      	ldr	r3, [r3, #4]
 8008d08:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d10:	4921      	ldr	r1, [pc, #132]	; (8008d98 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008d12:	4313      	orrs	r3, r2
 8008d14:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d008      	beq.n	8008d34 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8008d22:	4b1d      	ldr	r3, [pc, #116]	; (8008d98 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008d24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d26:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d2e:	491a      	ldr	r1, [pc, #104]	; (8008d98 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008d30:	4313      	orrs	r3, r2
 8008d32:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	681b      	ldr	r3, [r3, #0]
 8008d38:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	d008      	beq.n	8008d52 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8008d40:	4b15      	ldr	r3, [pc, #84]	; (8008d98 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008d42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d44:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008d4c:	4912      	ldr	r1, [pc, #72]	; (8008d98 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008d4e:	4313      	orrs	r3, r2
 8008d50:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	d008      	beq.n	8008d70 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8008d5e:	4b0e      	ldr	r3, [pc, #56]	; (8008d98 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008d60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d62:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d6a:	490b      	ldr	r1, [pc, #44]	; (8008d98 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008d6c:	4313      	orrs	r3, r2
 8008d6e:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	d008      	beq.n	8008d8e <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8008d7c:	4b06      	ldr	r3, [pc, #24]	; (8008d98 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008d7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d80:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008d88:	4903      	ldr	r1, [pc, #12]	; (8008d98 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008d8a:	4313      	orrs	r3, r2
 8008d8c:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8008d8e:	2300      	movs	r3, #0
}
 8008d90:	4618      	mov	r0, r3
 8008d92:	3748      	adds	r7, #72	; 0x48
 8008d94:	46bd      	mov	sp, r7
 8008d96:	bd80      	pop	{r7, pc}
 8008d98:	40021000 	.word	0x40021000

08008d9c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008d9c:	b580      	push	{r7, lr}
 8008d9e:	b084      	sub	sp, #16
 8008da0:	af00      	add	r7, sp, #0
 8008da2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	d101      	bne.n	8008dae <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008daa:	2301      	movs	r3, #1
 8008dac:	e09d      	b.n	8008eea <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	d108      	bne.n	8008dc8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	685b      	ldr	r3, [r3, #4]
 8008dba:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008dbe:	d009      	beq.n	8008dd4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	2200      	movs	r2, #0
 8008dc4:	61da      	str	r2, [r3, #28]
 8008dc6:	e005      	b.n	8008dd4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	2200      	movs	r2, #0
 8008dcc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	2200      	movs	r2, #0
 8008dd2:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	2200      	movs	r2, #0
 8008dd8:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8008de0:	b2db      	uxtb	r3, r3
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	d106      	bne.n	8008df4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	2200      	movs	r2, #0
 8008dea:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008dee:	6878      	ldr	r0, [r7, #4]
 8008df0:	f7fb fd28 	bl	8004844 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	2202      	movs	r2, #2
 8008df8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	681a      	ldr	r2, [r3, #0]
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008e0a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	68db      	ldr	r3, [r3, #12]
 8008e10:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008e14:	d902      	bls.n	8008e1c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8008e16:	2300      	movs	r3, #0
 8008e18:	60fb      	str	r3, [r7, #12]
 8008e1a:	e002      	b.n	8008e22 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8008e1c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008e20:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	68db      	ldr	r3, [r3, #12]
 8008e26:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8008e2a:	d007      	beq.n	8008e3c <HAL_SPI_Init+0xa0>
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	68db      	ldr	r3, [r3, #12]
 8008e30:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008e34:	d002      	beq.n	8008e3c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	2200      	movs	r2, #0
 8008e3a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	685b      	ldr	r3, [r3, #4]
 8008e40:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	689b      	ldr	r3, [r3, #8]
 8008e48:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8008e4c:	431a      	orrs	r2, r3
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	691b      	ldr	r3, [r3, #16]
 8008e52:	f003 0302 	and.w	r3, r3, #2
 8008e56:	431a      	orrs	r2, r3
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	695b      	ldr	r3, [r3, #20]
 8008e5c:	f003 0301 	and.w	r3, r3, #1
 8008e60:	431a      	orrs	r2, r3
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	699b      	ldr	r3, [r3, #24]
 8008e66:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008e6a:	431a      	orrs	r2, r3
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	69db      	ldr	r3, [r3, #28]
 8008e70:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008e74:	431a      	orrs	r2, r3
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	6a1b      	ldr	r3, [r3, #32]
 8008e7a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008e7e:	ea42 0103 	orr.w	r1, r2, r3
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008e86:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	430a      	orrs	r2, r1
 8008e90:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	699b      	ldr	r3, [r3, #24]
 8008e96:	0c1b      	lsrs	r3, r3, #16
 8008e98:	f003 0204 	and.w	r2, r3, #4
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ea0:	f003 0310 	and.w	r3, r3, #16
 8008ea4:	431a      	orrs	r2, r3
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008eaa:	f003 0308 	and.w	r3, r3, #8
 8008eae:	431a      	orrs	r2, r3
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	68db      	ldr	r3, [r3, #12]
 8008eb4:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8008eb8:	ea42 0103 	orr.w	r1, r2, r3
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	430a      	orrs	r2, r1
 8008ec8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	69da      	ldr	r2, [r3, #28]
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	681b      	ldr	r3, [r3, #0]
 8008ed4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008ed8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	2200      	movs	r2, #0
 8008ede:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	2201      	movs	r2, #1
 8008ee4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8008ee8:	2300      	movs	r3, #0
}
 8008eea:	4618      	mov	r0, r3
 8008eec:	3710      	adds	r7, #16
 8008eee:	46bd      	mov	sp, r7
 8008ef0:	bd80      	pop	{r7, pc}

08008ef2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008ef2:	b580      	push	{r7, lr}
 8008ef4:	b088      	sub	sp, #32
 8008ef6:	af00      	add	r7, sp, #0
 8008ef8:	60f8      	str	r0, [r7, #12]
 8008efa:	60b9      	str	r1, [r7, #8]
 8008efc:	603b      	str	r3, [r7, #0]
 8008efe:	4613      	mov	r3, r2
 8008f00:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008f02:	2300      	movs	r3, #0
 8008f04:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008f06:	68fb      	ldr	r3, [r7, #12]
 8008f08:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8008f0c:	2b01      	cmp	r3, #1
 8008f0e:	d101      	bne.n	8008f14 <HAL_SPI_Transmit+0x22>
 8008f10:	2302      	movs	r3, #2
 8008f12:	e158      	b.n	80091c6 <HAL_SPI_Transmit+0x2d4>
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	2201      	movs	r2, #1
 8008f18:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008f1c:	f7fc f892 	bl	8005044 <HAL_GetTick>
 8008f20:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8008f22:	88fb      	ldrh	r3, [r7, #6]
 8008f24:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8008f2c:	b2db      	uxtb	r3, r3
 8008f2e:	2b01      	cmp	r3, #1
 8008f30:	d002      	beq.n	8008f38 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8008f32:	2302      	movs	r3, #2
 8008f34:	77fb      	strb	r3, [r7, #31]
    goto error;
 8008f36:	e13d      	b.n	80091b4 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8008f38:	68bb      	ldr	r3, [r7, #8]
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d002      	beq.n	8008f44 <HAL_SPI_Transmit+0x52>
 8008f3e:	88fb      	ldrh	r3, [r7, #6]
 8008f40:	2b00      	cmp	r3, #0
 8008f42:	d102      	bne.n	8008f4a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8008f44:	2301      	movs	r3, #1
 8008f46:	77fb      	strb	r3, [r7, #31]
    goto error;
 8008f48:	e134      	b.n	80091b4 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008f4a:	68fb      	ldr	r3, [r7, #12]
 8008f4c:	2203      	movs	r2, #3
 8008f4e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008f52:	68fb      	ldr	r3, [r7, #12]
 8008f54:	2200      	movs	r2, #0
 8008f56:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	68ba      	ldr	r2, [r7, #8]
 8008f5c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	88fa      	ldrh	r2, [r7, #6]
 8008f62:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8008f64:	68fb      	ldr	r3, [r7, #12]
 8008f66:	88fa      	ldrh	r2, [r7, #6]
 8008f68:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	2200      	movs	r2, #0
 8008f6e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8008f70:	68fb      	ldr	r3, [r7, #12]
 8008f72:	2200      	movs	r2, #0
 8008f74:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8008f78:	68fb      	ldr	r3, [r7, #12]
 8008f7a:	2200      	movs	r2, #0
 8008f7c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8008f80:	68fb      	ldr	r3, [r7, #12]
 8008f82:	2200      	movs	r2, #0
 8008f84:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8008f86:	68fb      	ldr	r3, [r7, #12]
 8008f88:	2200      	movs	r2, #0
 8008f8a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008f8c:	68fb      	ldr	r3, [r7, #12]
 8008f8e:	689b      	ldr	r3, [r3, #8]
 8008f90:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008f94:	d10f      	bne.n	8008fb6 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	681a      	ldr	r2, [r3, #0]
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008fa4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8008fa6:	68fb      	ldr	r3, [r7, #12]
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	681a      	ldr	r2, [r3, #0]
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008fb4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008fb6:	68fb      	ldr	r3, [r7, #12]
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008fc0:	2b40      	cmp	r3, #64	; 0x40
 8008fc2:	d007      	beq.n	8008fd4 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008fc4:	68fb      	ldr	r3, [r7, #12]
 8008fc6:	681b      	ldr	r3, [r3, #0]
 8008fc8:	681a      	ldr	r2, [r3, #0]
 8008fca:	68fb      	ldr	r3, [r7, #12]
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008fd2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008fd4:	68fb      	ldr	r3, [r7, #12]
 8008fd6:	68db      	ldr	r3, [r3, #12]
 8008fd8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008fdc:	d94b      	bls.n	8009076 <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	685b      	ldr	r3, [r3, #4]
 8008fe2:	2b00      	cmp	r3, #0
 8008fe4:	d002      	beq.n	8008fec <HAL_SPI_Transmit+0xfa>
 8008fe6:	8afb      	ldrh	r3, [r7, #22]
 8008fe8:	2b01      	cmp	r3, #1
 8008fea:	d13e      	bne.n	800906a <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008fec:	68fb      	ldr	r3, [r7, #12]
 8008fee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ff0:	881a      	ldrh	r2, [r3, #0]
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008ff8:	68fb      	ldr	r3, [r7, #12]
 8008ffa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ffc:	1c9a      	adds	r2, r3, #2
 8008ffe:	68fb      	ldr	r3, [r7, #12]
 8009000:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009006:	b29b      	uxth	r3, r3
 8009008:	3b01      	subs	r3, #1
 800900a:	b29a      	uxth	r2, r3
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8009010:	e02b      	b.n	800906a <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	689b      	ldr	r3, [r3, #8]
 8009018:	f003 0302 	and.w	r3, r3, #2
 800901c:	2b02      	cmp	r3, #2
 800901e:	d112      	bne.n	8009046 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009024:	881a      	ldrh	r2, [r3, #0]
 8009026:	68fb      	ldr	r3, [r7, #12]
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800902c:	68fb      	ldr	r3, [r7, #12]
 800902e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009030:	1c9a      	adds	r2, r3, #2
 8009032:	68fb      	ldr	r3, [r7, #12]
 8009034:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8009036:	68fb      	ldr	r3, [r7, #12]
 8009038:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800903a:	b29b      	uxth	r3, r3
 800903c:	3b01      	subs	r3, #1
 800903e:	b29a      	uxth	r2, r3
 8009040:	68fb      	ldr	r3, [r7, #12]
 8009042:	87da      	strh	r2, [r3, #62]	; 0x3e
 8009044:	e011      	b.n	800906a <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009046:	f7fb fffd 	bl	8005044 <HAL_GetTick>
 800904a:	4602      	mov	r2, r0
 800904c:	69bb      	ldr	r3, [r7, #24]
 800904e:	1ad3      	subs	r3, r2, r3
 8009050:	683a      	ldr	r2, [r7, #0]
 8009052:	429a      	cmp	r2, r3
 8009054:	d803      	bhi.n	800905e <HAL_SPI_Transmit+0x16c>
 8009056:	683b      	ldr	r3, [r7, #0]
 8009058:	f1b3 3fff 	cmp.w	r3, #4294967295
 800905c:	d102      	bne.n	8009064 <HAL_SPI_Transmit+0x172>
 800905e:	683b      	ldr	r3, [r7, #0]
 8009060:	2b00      	cmp	r3, #0
 8009062:	d102      	bne.n	800906a <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 8009064:	2303      	movs	r3, #3
 8009066:	77fb      	strb	r3, [r7, #31]
          goto error;
 8009068:	e0a4      	b.n	80091b4 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800906e:	b29b      	uxth	r3, r3
 8009070:	2b00      	cmp	r3, #0
 8009072:	d1ce      	bne.n	8009012 <HAL_SPI_Transmit+0x120>
 8009074:	e07c      	b.n	8009170 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009076:	68fb      	ldr	r3, [r7, #12]
 8009078:	685b      	ldr	r3, [r3, #4]
 800907a:	2b00      	cmp	r3, #0
 800907c:	d002      	beq.n	8009084 <HAL_SPI_Transmit+0x192>
 800907e:	8afb      	ldrh	r3, [r7, #22]
 8009080:	2b01      	cmp	r3, #1
 8009082:	d170      	bne.n	8009166 <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009088:	b29b      	uxth	r3, r3
 800908a:	2b01      	cmp	r3, #1
 800908c:	d912      	bls.n	80090b4 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800908e:	68fb      	ldr	r3, [r7, #12]
 8009090:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009092:	881a      	ldrh	r2, [r3, #0]
 8009094:	68fb      	ldr	r3, [r7, #12]
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800909a:	68fb      	ldr	r3, [r7, #12]
 800909c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800909e:	1c9a      	adds	r2, r3, #2
 80090a0:	68fb      	ldr	r3, [r7, #12]
 80090a2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80090a8:	b29b      	uxth	r3, r3
 80090aa:	3b02      	subs	r3, #2
 80090ac:	b29a      	uxth	r2, r3
 80090ae:	68fb      	ldr	r3, [r7, #12]
 80090b0:	87da      	strh	r2, [r3, #62]	; 0x3e
 80090b2:	e058      	b.n	8009166 <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80090b8:	68fb      	ldr	r3, [r7, #12]
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	330c      	adds	r3, #12
 80090be:	7812      	ldrb	r2, [r2, #0]
 80090c0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80090c2:	68fb      	ldr	r3, [r7, #12]
 80090c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090c6:	1c5a      	adds	r2, r3, #1
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80090d0:	b29b      	uxth	r3, r3
 80090d2:	3b01      	subs	r3, #1
 80090d4:	b29a      	uxth	r2, r3
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80090da:	e044      	b.n	8009166 <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	689b      	ldr	r3, [r3, #8]
 80090e2:	f003 0302 	and.w	r3, r3, #2
 80090e6:	2b02      	cmp	r3, #2
 80090e8:	d12b      	bne.n	8009142 <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 80090ea:	68fb      	ldr	r3, [r7, #12]
 80090ec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80090ee:	b29b      	uxth	r3, r3
 80090f0:	2b01      	cmp	r3, #1
 80090f2:	d912      	bls.n	800911a <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090f8:	881a      	ldrh	r2, [r3, #0]
 80090fa:	68fb      	ldr	r3, [r7, #12]
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009104:	1c9a      	adds	r2, r3, #2
 8009106:	68fb      	ldr	r3, [r7, #12]
 8009108:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800910a:	68fb      	ldr	r3, [r7, #12]
 800910c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800910e:	b29b      	uxth	r3, r3
 8009110:	3b02      	subs	r3, #2
 8009112:	b29a      	uxth	r2, r3
 8009114:	68fb      	ldr	r3, [r7, #12]
 8009116:	87da      	strh	r2, [r3, #62]	; 0x3e
 8009118:	e025      	b.n	8009166 <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800911a:	68fb      	ldr	r3, [r7, #12]
 800911c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800911e:	68fb      	ldr	r3, [r7, #12]
 8009120:	681b      	ldr	r3, [r3, #0]
 8009122:	330c      	adds	r3, #12
 8009124:	7812      	ldrb	r2, [r2, #0]
 8009126:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8009128:	68fb      	ldr	r3, [r7, #12]
 800912a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800912c:	1c5a      	adds	r2, r3, #1
 800912e:	68fb      	ldr	r3, [r7, #12]
 8009130:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8009132:	68fb      	ldr	r3, [r7, #12]
 8009134:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009136:	b29b      	uxth	r3, r3
 8009138:	3b01      	subs	r3, #1
 800913a:	b29a      	uxth	r2, r3
 800913c:	68fb      	ldr	r3, [r7, #12]
 800913e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8009140:	e011      	b.n	8009166 <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009142:	f7fb ff7f 	bl	8005044 <HAL_GetTick>
 8009146:	4602      	mov	r2, r0
 8009148:	69bb      	ldr	r3, [r7, #24]
 800914a:	1ad3      	subs	r3, r2, r3
 800914c:	683a      	ldr	r2, [r7, #0]
 800914e:	429a      	cmp	r2, r3
 8009150:	d803      	bhi.n	800915a <HAL_SPI_Transmit+0x268>
 8009152:	683b      	ldr	r3, [r7, #0]
 8009154:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009158:	d102      	bne.n	8009160 <HAL_SPI_Transmit+0x26e>
 800915a:	683b      	ldr	r3, [r7, #0]
 800915c:	2b00      	cmp	r3, #0
 800915e:	d102      	bne.n	8009166 <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8009160:	2303      	movs	r3, #3
 8009162:	77fb      	strb	r3, [r7, #31]
          goto error;
 8009164:	e026      	b.n	80091b4 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8009166:	68fb      	ldr	r3, [r7, #12]
 8009168:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800916a:	b29b      	uxth	r3, r3
 800916c:	2b00      	cmp	r3, #0
 800916e:	d1b5      	bne.n	80090dc <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009170:	69ba      	ldr	r2, [r7, #24]
 8009172:	6839      	ldr	r1, [r7, #0]
 8009174:	68f8      	ldr	r0, [r7, #12]
 8009176:	f000 fb5b 	bl	8009830 <SPI_EndRxTxTransaction>
 800917a:	4603      	mov	r3, r0
 800917c:	2b00      	cmp	r3, #0
 800917e:	d002      	beq.n	8009186 <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009180:	68fb      	ldr	r3, [r7, #12]
 8009182:	2220      	movs	r2, #32
 8009184:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8009186:	68fb      	ldr	r3, [r7, #12]
 8009188:	689b      	ldr	r3, [r3, #8]
 800918a:	2b00      	cmp	r3, #0
 800918c:	d10a      	bne.n	80091a4 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800918e:	2300      	movs	r3, #0
 8009190:	613b      	str	r3, [r7, #16]
 8009192:	68fb      	ldr	r3, [r7, #12]
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	68db      	ldr	r3, [r3, #12]
 8009198:	613b      	str	r3, [r7, #16]
 800919a:	68fb      	ldr	r3, [r7, #12]
 800919c:	681b      	ldr	r3, [r3, #0]
 800919e:	689b      	ldr	r3, [r3, #8]
 80091a0:	613b      	str	r3, [r7, #16]
 80091a2:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80091a4:	68fb      	ldr	r3, [r7, #12]
 80091a6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	d002      	beq.n	80091b2 <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 80091ac:	2301      	movs	r3, #1
 80091ae:	77fb      	strb	r3, [r7, #31]
 80091b0:	e000      	b.n	80091b4 <HAL_SPI_Transmit+0x2c2>
  }

error:
 80091b2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	2201      	movs	r2, #1
 80091b8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80091bc:	68fb      	ldr	r3, [r7, #12]
 80091be:	2200      	movs	r2, #0
 80091c0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80091c4:	7ffb      	ldrb	r3, [r7, #31]
}
 80091c6:	4618      	mov	r0, r3
 80091c8:	3720      	adds	r7, #32
 80091ca:	46bd      	mov	sp, r7
 80091cc:	bd80      	pop	{r7, pc}

080091ce <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80091ce:	b580      	push	{r7, lr}
 80091d0:	b08a      	sub	sp, #40	; 0x28
 80091d2:	af00      	add	r7, sp, #0
 80091d4:	60f8      	str	r0, [r7, #12]
 80091d6:	60b9      	str	r1, [r7, #8]
 80091d8:	607a      	str	r2, [r7, #4]
 80091da:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80091dc:	2301      	movs	r3, #1
 80091de:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80091e0:	2300      	movs	r3, #0
 80091e2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80091e6:	68fb      	ldr	r3, [r7, #12]
 80091e8:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80091ec:	2b01      	cmp	r3, #1
 80091ee:	d101      	bne.n	80091f4 <HAL_SPI_TransmitReceive+0x26>
 80091f0:	2302      	movs	r3, #2
 80091f2:	e1fb      	b.n	80095ec <HAL_SPI_TransmitReceive+0x41e>
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	2201      	movs	r2, #1
 80091f8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80091fc:	f7fb ff22 	bl	8005044 <HAL_GetTick>
 8009200:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8009202:	68fb      	ldr	r3, [r7, #12]
 8009204:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8009208:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 800920a:	68fb      	ldr	r3, [r7, #12]
 800920c:	685b      	ldr	r3, [r3, #4]
 800920e:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8009210:	887b      	ldrh	r3, [r7, #2]
 8009212:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8009214:	887b      	ldrh	r3, [r7, #2]
 8009216:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8009218:	7efb      	ldrb	r3, [r7, #27]
 800921a:	2b01      	cmp	r3, #1
 800921c:	d00e      	beq.n	800923c <HAL_SPI_TransmitReceive+0x6e>
 800921e:	697b      	ldr	r3, [r7, #20]
 8009220:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009224:	d106      	bne.n	8009234 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8009226:	68fb      	ldr	r3, [r7, #12]
 8009228:	689b      	ldr	r3, [r3, #8]
 800922a:	2b00      	cmp	r3, #0
 800922c:	d102      	bne.n	8009234 <HAL_SPI_TransmitReceive+0x66>
 800922e:	7efb      	ldrb	r3, [r7, #27]
 8009230:	2b04      	cmp	r3, #4
 8009232:	d003      	beq.n	800923c <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8009234:	2302      	movs	r3, #2
 8009236:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800923a:	e1cd      	b.n	80095d8 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800923c:	68bb      	ldr	r3, [r7, #8]
 800923e:	2b00      	cmp	r3, #0
 8009240:	d005      	beq.n	800924e <HAL_SPI_TransmitReceive+0x80>
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	2b00      	cmp	r3, #0
 8009246:	d002      	beq.n	800924e <HAL_SPI_TransmitReceive+0x80>
 8009248:	887b      	ldrh	r3, [r7, #2]
 800924a:	2b00      	cmp	r3, #0
 800924c:	d103      	bne.n	8009256 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 800924e:	2301      	movs	r3, #1
 8009250:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8009254:	e1c0      	b.n	80095d8 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8009256:	68fb      	ldr	r3, [r7, #12]
 8009258:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800925c:	b2db      	uxtb	r3, r3
 800925e:	2b04      	cmp	r3, #4
 8009260:	d003      	beq.n	800926a <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	2205      	movs	r2, #5
 8009266:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800926a:	68fb      	ldr	r3, [r7, #12]
 800926c:	2200      	movs	r2, #0
 800926e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8009270:	68fb      	ldr	r3, [r7, #12]
 8009272:	687a      	ldr	r2, [r7, #4]
 8009274:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8009276:	68fb      	ldr	r3, [r7, #12]
 8009278:	887a      	ldrh	r2, [r7, #2]
 800927a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 800927e:	68fb      	ldr	r3, [r7, #12]
 8009280:	887a      	ldrh	r2, [r7, #2]
 8009282:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8009286:	68fb      	ldr	r3, [r7, #12]
 8009288:	68ba      	ldr	r2, [r7, #8]
 800928a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 800928c:	68fb      	ldr	r3, [r7, #12]
 800928e:	887a      	ldrh	r2, [r7, #2]
 8009290:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8009292:	68fb      	ldr	r3, [r7, #12]
 8009294:	887a      	ldrh	r2, [r7, #2]
 8009296:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8009298:	68fb      	ldr	r3, [r7, #12]
 800929a:	2200      	movs	r2, #0
 800929c:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800929e:	68fb      	ldr	r3, [r7, #12]
 80092a0:	2200      	movs	r2, #0
 80092a2:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80092a4:	68fb      	ldr	r3, [r7, #12]
 80092a6:	68db      	ldr	r3, [r3, #12]
 80092a8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80092ac:	d802      	bhi.n	80092b4 <HAL_SPI_TransmitReceive+0xe6>
 80092ae:	8a3b      	ldrh	r3, [r7, #16]
 80092b0:	2b01      	cmp	r3, #1
 80092b2:	d908      	bls.n	80092c6 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80092b4:	68fb      	ldr	r3, [r7, #12]
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	685a      	ldr	r2, [r3, #4]
 80092ba:	68fb      	ldr	r3, [r7, #12]
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80092c2:	605a      	str	r2, [r3, #4]
 80092c4:	e007      	b.n	80092d6 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80092c6:	68fb      	ldr	r3, [r7, #12]
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	685a      	ldr	r2, [r3, #4]
 80092cc:	68fb      	ldr	r3, [r7, #12]
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80092d4:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80092d6:	68fb      	ldr	r3, [r7, #12]
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80092e0:	2b40      	cmp	r3, #64	; 0x40
 80092e2:	d007      	beq.n	80092f4 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80092e4:	68fb      	ldr	r3, [r7, #12]
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	681a      	ldr	r2, [r3, #0]
 80092ea:	68fb      	ldr	r3, [r7, #12]
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80092f2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80092f4:	68fb      	ldr	r3, [r7, #12]
 80092f6:	68db      	ldr	r3, [r3, #12]
 80092f8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80092fc:	d97c      	bls.n	80093f8 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80092fe:	68fb      	ldr	r3, [r7, #12]
 8009300:	685b      	ldr	r3, [r3, #4]
 8009302:	2b00      	cmp	r3, #0
 8009304:	d002      	beq.n	800930c <HAL_SPI_TransmitReceive+0x13e>
 8009306:	8a7b      	ldrh	r3, [r7, #18]
 8009308:	2b01      	cmp	r3, #1
 800930a:	d169      	bne.n	80093e0 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800930c:	68fb      	ldr	r3, [r7, #12]
 800930e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009310:	881a      	ldrh	r2, [r3, #0]
 8009312:	68fb      	ldr	r3, [r7, #12]
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009318:	68fb      	ldr	r3, [r7, #12]
 800931a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800931c:	1c9a      	adds	r2, r3, #2
 800931e:	68fb      	ldr	r3, [r7, #12]
 8009320:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8009322:	68fb      	ldr	r3, [r7, #12]
 8009324:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009326:	b29b      	uxth	r3, r3
 8009328:	3b01      	subs	r3, #1
 800932a:	b29a      	uxth	r2, r3
 800932c:	68fb      	ldr	r3, [r7, #12]
 800932e:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009330:	e056      	b.n	80093e0 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009332:	68fb      	ldr	r3, [r7, #12]
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	689b      	ldr	r3, [r3, #8]
 8009338:	f003 0302 	and.w	r3, r3, #2
 800933c:	2b02      	cmp	r3, #2
 800933e:	d11b      	bne.n	8009378 <HAL_SPI_TransmitReceive+0x1aa>
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009344:	b29b      	uxth	r3, r3
 8009346:	2b00      	cmp	r3, #0
 8009348:	d016      	beq.n	8009378 <HAL_SPI_TransmitReceive+0x1aa>
 800934a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800934c:	2b01      	cmp	r3, #1
 800934e:	d113      	bne.n	8009378 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009350:	68fb      	ldr	r3, [r7, #12]
 8009352:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009354:	881a      	ldrh	r2, [r3, #0]
 8009356:	68fb      	ldr	r3, [r7, #12]
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800935c:	68fb      	ldr	r3, [r7, #12]
 800935e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009360:	1c9a      	adds	r2, r3, #2
 8009362:	68fb      	ldr	r3, [r7, #12]
 8009364:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800936a:	b29b      	uxth	r3, r3
 800936c:	3b01      	subs	r3, #1
 800936e:	b29a      	uxth	r2, r3
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009374:	2300      	movs	r3, #0
 8009376:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	689b      	ldr	r3, [r3, #8]
 800937e:	f003 0301 	and.w	r3, r3, #1
 8009382:	2b01      	cmp	r3, #1
 8009384:	d11c      	bne.n	80093c0 <HAL_SPI_TransmitReceive+0x1f2>
 8009386:	68fb      	ldr	r3, [r7, #12]
 8009388:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800938c:	b29b      	uxth	r3, r3
 800938e:	2b00      	cmp	r3, #0
 8009390:	d016      	beq.n	80093c0 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009392:	68fb      	ldr	r3, [r7, #12]
 8009394:	681b      	ldr	r3, [r3, #0]
 8009396:	68da      	ldr	r2, [r3, #12]
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800939c:	b292      	uxth	r2, r2
 800939e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80093a0:	68fb      	ldr	r3, [r7, #12]
 80093a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80093a4:	1c9a      	adds	r2, r3, #2
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80093aa:	68fb      	ldr	r3, [r7, #12]
 80093ac:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80093b0:	b29b      	uxth	r3, r3
 80093b2:	3b01      	subs	r3, #1
 80093b4:	b29a      	uxth	r2, r3
 80093b6:	68fb      	ldr	r3, [r7, #12]
 80093b8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80093bc:	2301      	movs	r3, #1
 80093be:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80093c0:	f7fb fe40 	bl	8005044 <HAL_GetTick>
 80093c4:	4602      	mov	r2, r0
 80093c6:	69fb      	ldr	r3, [r7, #28]
 80093c8:	1ad3      	subs	r3, r2, r3
 80093ca:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80093cc:	429a      	cmp	r2, r3
 80093ce:	d807      	bhi.n	80093e0 <HAL_SPI_TransmitReceive+0x212>
 80093d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80093d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80093d6:	d003      	beq.n	80093e0 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 80093d8:	2303      	movs	r3, #3
 80093da:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 80093de:	e0fb      	b.n	80095d8 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80093e0:	68fb      	ldr	r3, [r7, #12]
 80093e2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80093e4:	b29b      	uxth	r3, r3
 80093e6:	2b00      	cmp	r3, #0
 80093e8:	d1a3      	bne.n	8009332 <HAL_SPI_TransmitReceive+0x164>
 80093ea:	68fb      	ldr	r3, [r7, #12]
 80093ec:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80093f0:	b29b      	uxth	r3, r3
 80093f2:	2b00      	cmp	r3, #0
 80093f4:	d19d      	bne.n	8009332 <HAL_SPI_TransmitReceive+0x164>
 80093f6:	e0df      	b.n	80095b8 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80093f8:	68fb      	ldr	r3, [r7, #12]
 80093fa:	685b      	ldr	r3, [r3, #4]
 80093fc:	2b00      	cmp	r3, #0
 80093fe:	d003      	beq.n	8009408 <HAL_SPI_TransmitReceive+0x23a>
 8009400:	8a7b      	ldrh	r3, [r7, #18]
 8009402:	2b01      	cmp	r3, #1
 8009404:	f040 80cb 	bne.w	800959e <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8009408:	68fb      	ldr	r3, [r7, #12]
 800940a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800940c:	b29b      	uxth	r3, r3
 800940e:	2b01      	cmp	r3, #1
 8009410:	d912      	bls.n	8009438 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009412:	68fb      	ldr	r3, [r7, #12]
 8009414:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009416:	881a      	ldrh	r2, [r3, #0]
 8009418:	68fb      	ldr	r3, [r7, #12]
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800941e:	68fb      	ldr	r3, [r7, #12]
 8009420:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009422:	1c9a      	adds	r2, r3, #2
 8009424:	68fb      	ldr	r3, [r7, #12]
 8009426:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8009428:	68fb      	ldr	r3, [r7, #12]
 800942a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800942c:	b29b      	uxth	r3, r3
 800942e:	3b02      	subs	r3, #2
 8009430:	b29a      	uxth	r2, r3
 8009432:	68fb      	ldr	r3, [r7, #12]
 8009434:	87da      	strh	r2, [r3, #62]	; 0x3e
 8009436:	e0b2      	b.n	800959e <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8009438:	68fb      	ldr	r3, [r7, #12]
 800943a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	330c      	adds	r3, #12
 8009442:	7812      	ldrb	r2, [r2, #0]
 8009444:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8009446:	68fb      	ldr	r3, [r7, #12]
 8009448:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800944a:	1c5a      	adds	r2, r3, #1
 800944c:	68fb      	ldr	r3, [r7, #12]
 800944e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009454:	b29b      	uxth	r3, r3
 8009456:	3b01      	subs	r3, #1
 8009458:	b29a      	uxth	r2, r3
 800945a:	68fb      	ldr	r3, [r7, #12]
 800945c:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800945e:	e09e      	b.n	800959e <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009460:	68fb      	ldr	r3, [r7, #12]
 8009462:	681b      	ldr	r3, [r3, #0]
 8009464:	689b      	ldr	r3, [r3, #8]
 8009466:	f003 0302 	and.w	r3, r3, #2
 800946a:	2b02      	cmp	r3, #2
 800946c:	d134      	bne.n	80094d8 <HAL_SPI_TransmitReceive+0x30a>
 800946e:	68fb      	ldr	r3, [r7, #12]
 8009470:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009472:	b29b      	uxth	r3, r3
 8009474:	2b00      	cmp	r3, #0
 8009476:	d02f      	beq.n	80094d8 <HAL_SPI_TransmitReceive+0x30a>
 8009478:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800947a:	2b01      	cmp	r3, #1
 800947c:	d12c      	bne.n	80094d8 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009482:	b29b      	uxth	r3, r3
 8009484:	2b01      	cmp	r3, #1
 8009486:	d912      	bls.n	80094ae <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009488:	68fb      	ldr	r3, [r7, #12]
 800948a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800948c:	881a      	ldrh	r2, [r3, #0]
 800948e:	68fb      	ldr	r3, [r7, #12]
 8009490:	681b      	ldr	r3, [r3, #0]
 8009492:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009498:	1c9a      	adds	r2, r3, #2
 800949a:	68fb      	ldr	r3, [r7, #12]
 800949c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800949e:	68fb      	ldr	r3, [r7, #12]
 80094a0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80094a2:	b29b      	uxth	r3, r3
 80094a4:	3b02      	subs	r3, #2
 80094a6:	b29a      	uxth	r2, r3
 80094a8:	68fb      	ldr	r3, [r7, #12]
 80094aa:	87da      	strh	r2, [r3, #62]	; 0x3e
 80094ac:	e012      	b.n	80094d4 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80094ae:	68fb      	ldr	r3, [r7, #12]
 80094b0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80094b2:	68fb      	ldr	r3, [r7, #12]
 80094b4:	681b      	ldr	r3, [r3, #0]
 80094b6:	330c      	adds	r3, #12
 80094b8:	7812      	ldrb	r2, [r2, #0]
 80094ba:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80094bc:	68fb      	ldr	r3, [r7, #12]
 80094be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80094c0:	1c5a      	adds	r2, r3, #1
 80094c2:	68fb      	ldr	r3, [r7, #12]
 80094c4:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 80094c6:	68fb      	ldr	r3, [r7, #12]
 80094c8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80094ca:	b29b      	uxth	r3, r3
 80094cc:	3b01      	subs	r3, #1
 80094ce:	b29a      	uxth	r2, r3
 80094d0:	68fb      	ldr	r3, [r7, #12]
 80094d2:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80094d4:	2300      	movs	r3, #0
 80094d6:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80094d8:	68fb      	ldr	r3, [r7, #12]
 80094da:	681b      	ldr	r3, [r3, #0]
 80094dc:	689b      	ldr	r3, [r3, #8]
 80094de:	f003 0301 	and.w	r3, r3, #1
 80094e2:	2b01      	cmp	r3, #1
 80094e4:	d148      	bne.n	8009578 <HAL_SPI_TransmitReceive+0x3aa>
 80094e6:	68fb      	ldr	r3, [r7, #12]
 80094e8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80094ec:	b29b      	uxth	r3, r3
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	d042      	beq.n	8009578 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 80094f2:	68fb      	ldr	r3, [r7, #12]
 80094f4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80094f8:	b29b      	uxth	r3, r3
 80094fa:	2b01      	cmp	r3, #1
 80094fc:	d923      	bls.n	8009546 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	68da      	ldr	r2, [r3, #12]
 8009504:	68fb      	ldr	r3, [r7, #12]
 8009506:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009508:	b292      	uxth	r2, r2
 800950a:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009510:	1c9a      	adds	r2, r3, #2
 8009512:	68fb      	ldr	r3, [r7, #12]
 8009514:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8009516:	68fb      	ldr	r3, [r7, #12]
 8009518:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800951c:	b29b      	uxth	r3, r3
 800951e:	3b02      	subs	r3, #2
 8009520:	b29a      	uxth	r2, r3
 8009522:	68fb      	ldr	r3, [r7, #12]
 8009524:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8009528:	68fb      	ldr	r3, [r7, #12]
 800952a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800952e:	b29b      	uxth	r3, r3
 8009530:	2b01      	cmp	r3, #1
 8009532:	d81f      	bhi.n	8009574 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009534:	68fb      	ldr	r3, [r7, #12]
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	685a      	ldr	r2, [r3, #4]
 800953a:	68fb      	ldr	r3, [r7, #12]
 800953c:	681b      	ldr	r3, [r3, #0]
 800953e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8009542:	605a      	str	r2, [r3, #4]
 8009544:	e016      	b.n	8009574 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8009546:	68fb      	ldr	r3, [r7, #12]
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	f103 020c 	add.w	r2, r3, #12
 800954e:	68fb      	ldr	r3, [r7, #12]
 8009550:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009552:	7812      	ldrb	r2, [r2, #0]
 8009554:	b2d2      	uxtb	r2, r2
 8009556:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8009558:	68fb      	ldr	r3, [r7, #12]
 800955a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800955c:	1c5a      	adds	r2, r3, #1
 800955e:	68fb      	ldr	r3, [r7, #12]
 8009560:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8009562:	68fb      	ldr	r3, [r7, #12]
 8009564:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009568:	b29b      	uxth	r3, r3
 800956a:	3b01      	subs	r3, #1
 800956c:	b29a      	uxth	r2, r3
 800956e:	68fb      	ldr	r3, [r7, #12]
 8009570:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009574:	2301      	movs	r3, #1
 8009576:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8009578:	f7fb fd64 	bl	8005044 <HAL_GetTick>
 800957c:	4602      	mov	r2, r0
 800957e:	69fb      	ldr	r3, [r7, #28]
 8009580:	1ad3      	subs	r3, r2, r3
 8009582:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009584:	429a      	cmp	r2, r3
 8009586:	d803      	bhi.n	8009590 <HAL_SPI_TransmitReceive+0x3c2>
 8009588:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800958a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800958e:	d102      	bne.n	8009596 <HAL_SPI_TransmitReceive+0x3c8>
 8009590:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009592:	2b00      	cmp	r3, #0
 8009594:	d103      	bne.n	800959e <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 8009596:	2303      	movs	r3, #3
 8009598:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800959c:	e01c      	b.n	80095d8 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800959e:	68fb      	ldr	r3, [r7, #12]
 80095a0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80095a2:	b29b      	uxth	r3, r3
 80095a4:	2b00      	cmp	r3, #0
 80095a6:	f47f af5b 	bne.w	8009460 <HAL_SPI_TransmitReceive+0x292>
 80095aa:	68fb      	ldr	r3, [r7, #12]
 80095ac:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80095b0:	b29b      	uxth	r3, r3
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	f47f af54 	bne.w	8009460 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80095b8:	69fa      	ldr	r2, [r7, #28]
 80095ba:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80095bc:	68f8      	ldr	r0, [r7, #12]
 80095be:	f000 f937 	bl	8009830 <SPI_EndRxTxTransaction>
 80095c2:	4603      	mov	r3, r0
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	d006      	beq.n	80095d6 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 80095c8:	2301      	movs	r3, #1
 80095ca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80095ce:	68fb      	ldr	r3, [r7, #12]
 80095d0:	2220      	movs	r2, #32
 80095d2:	661a      	str	r2, [r3, #96]	; 0x60
 80095d4:	e000      	b.n	80095d8 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 80095d6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80095d8:	68fb      	ldr	r3, [r7, #12]
 80095da:	2201      	movs	r2, #1
 80095dc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 80095e0:	68fb      	ldr	r3, [r7, #12]
 80095e2:	2200      	movs	r2, #0
 80095e4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80095e8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 80095ec:	4618      	mov	r0, r3
 80095ee:	3728      	adds	r7, #40	; 0x28
 80095f0:	46bd      	mov	sp, r7
 80095f2:	bd80      	pop	{r7, pc}

080095f4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80095f4:	b580      	push	{r7, lr}
 80095f6:	b088      	sub	sp, #32
 80095f8:	af00      	add	r7, sp, #0
 80095fa:	60f8      	str	r0, [r7, #12]
 80095fc:	60b9      	str	r1, [r7, #8]
 80095fe:	603b      	str	r3, [r7, #0]
 8009600:	4613      	mov	r3, r2
 8009602:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8009604:	f7fb fd1e 	bl	8005044 <HAL_GetTick>
 8009608:	4602      	mov	r2, r0
 800960a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800960c:	1a9b      	subs	r3, r3, r2
 800960e:	683a      	ldr	r2, [r7, #0]
 8009610:	4413      	add	r3, r2
 8009612:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8009614:	f7fb fd16 	bl	8005044 <HAL_GetTick>
 8009618:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800961a:	4b39      	ldr	r3, [pc, #228]	; (8009700 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800961c:	681b      	ldr	r3, [r3, #0]
 800961e:	015b      	lsls	r3, r3, #5
 8009620:	0d1b      	lsrs	r3, r3, #20
 8009622:	69fa      	ldr	r2, [r7, #28]
 8009624:	fb02 f303 	mul.w	r3, r2, r3
 8009628:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800962a:	e054      	b.n	80096d6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800962c:	683b      	ldr	r3, [r7, #0]
 800962e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009632:	d050      	beq.n	80096d6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8009634:	f7fb fd06 	bl	8005044 <HAL_GetTick>
 8009638:	4602      	mov	r2, r0
 800963a:	69bb      	ldr	r3, [r7, #24]
 800963c:	1ad3      	subs	r3, r2, r3
 800963e:	69fa      	ldr	r2, [r7, #28]
 8009640:	429a      	cmp	r2, r3
 8009642:	d902      	bls.n	800964a <SPI_WaitFlagStateUntilTimeout+0x56>
 8009644:	69fb      	ldr	r3, [r7, #28]
 8009646:	2b00      	cmp	r3, #0
 8009648:	d13d      	bne.n	80096c6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800964a:	68fb      	ldr	r3, [r7, #12]
 800964c:	681b      	ldr	r3, [r3, #0]
 800964e:	685a      	ldr	r2, [r3, #4]
 8009650:	68fb      	ldr	r3, [r7, #12]
 8009652:	681b      	ldr	r3, [r3, #0]
 8009654:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8009658:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800965a:	68fb      	ldr	r3, [r7, #12]
 800965c:	685b      	ldr	r3, [r3, #4]
 800965e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009662:	d111      	bne.n	8009688 <SPI_WaitFlagStateUntilTimeout+0x94>
 8009664:	68fb      	ldr	r3, [r7, #12]
 8009666:	689b      	ldr	r3, [r3, #8]
 8009668:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800966c:	d004      	beq.n	8009678 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800966e:	68fb      	ldr	r3, [r7, #12]
 8009670:	689b      	ldr	r3, [r3, #8]
 8009672:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009676:	d107      	bne.n	8009688 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009678:	68fb      	ldr	r3, [r7, #12]
 800967a:	681b      	ldr	r3, [r3, #0]
 800967c:	681a      	ldr	r2, [r3, #0]
 800967e:	68fb      	ldr	r3, [r7, #12]
 8009680:	681b      	ldr	r3, [r3, #0]
 8009682:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009686:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009688:	68fb      	ldr	r3, [r7, #12]
 800968a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800968c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009690:	d10f      	bne.n	80096b2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8009692:	68fb      	ldr	r3, [r7, #12]
 8009694:	681b      	ldr	r3, [r3, #0]
 8009696:	681a      	ldr	r2, [r3, #0]
 8009698:	68fb      	ldr	r3, [r7, #12]
 800969a:	681b      	ldr	r3, [r3, #0]
 800969c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80096a0:	601a      	str	r2, [r3, #0]
 80096a2:	68fb      	ldr	r3, [r7, #12]
 80096a4:	681b      	ldr	r3, [r3, #0]
 80096a6:	681a      	ldr	r2, [r3, #0]
 80096a8:	68fb      	ldr	r3, [r7, #12]
 80096aa:	681b      	ldr	r3, [r3, #0]
 80096ac:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80096b0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80096b2:	68fb      	ldr	r3, [r7, #12]
 80096b4:	2201      	movs	r2, #1
 80096b6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80096ba:	68fb      	ldr	r3, [r7, #12]
 80096bc:	2200      	movs	r2, #0
 80096be:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80096c2:	2303      	movs	r3, #3
 80096c4:	e017      	b.n	80096f6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80096c6:	697b      	ldr	r3, [r7, #20]
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	d101      	bne.n	80096d0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80096cc:	2300      	movs	r3, #0
 80096ce:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80096d0:	697b      	ldr	r3, [r7, #20]
 80096d2:	3b01      	subs	r3, #1
 80096d4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80096d6:	68fb      	ldr	r3, [r7, #12]
 80096d8:	681b      	ldr	r3, [r3, #0]
 80096da:	689a      	ldr	r2, [r3, #8]
 80096dc:	68bb      	ldr	r3, [r7, #8]
 80096de:	4013      	ands	r3, r2
 80096e0:	68ba      	ldr	r2, [r7, #8]
 80096e2:	429a      	cmp	r2, r3
 80096e4:	bf0c      	ite	eq
 80096e6:	2301      	moveq	r3, #1
 80096e8:	2300      	movne	r3, #0
 80096ea:	b2db      	uxtb	r3, r3
 80096ec:	461a      	mov	r2, r3
 80096ee:	79fb      	ldrb	r3, [r7, #7]
 80096f0:	429a      	cmp	r2, r3
 80096f2:	d19b      	bne.n	800962c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80096f4:	2300      	movs	r3, #0
}
 80096f6:	4618      	mov	r0, r3
 80096f8:	3720      	adds	r7, #32
 80096fa:	46bd      	mov	sp, r7
 80096fc:	bd80      	pop	{r7, pc}
 80096fe:	bf00      	nop
 8009700:	2000008c 	.word	0x2000008c

08009704 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009704:	b580      	push	{r7, lr}
 8009706:	b08a      	sub	sp, #40	; 0x28
 8009708:	af00      	add	r7, sp, #0
 800970a:	60f8      	str	r0, [r7, #12]
 800970c:	60b9      	str	r1, [r7, #8]
 800970e:	607a      	str	r2, [r7, #4]
 8009710:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8009712:	2300      	movs	r3, #0
 8009714:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8009716:	f7fb fc95 	bl	8005044 <HAL_GetTick>
 800971a:	4602      	mov	r2, r0
 800971c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800971e:	1a9b      	subs	r3, r3, r2
 8009720:	683a      	ldr	r2, [r7, #0]
 8009722:	4413      	add	r3, r2
 8009724:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8009726:	f7fb fc8d 	bl	8005044 <HAL_GetTick>
 800972a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800972c:	68fb      	ldr	r3, [r7, #12]
 800972e:	681b      	ldr	r3, [r3, #0]
 8009730:	330c      	adds	r3, #12
 8009732:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8009734:	4b3d      	ldr	r3, [pc, #244]	; (800982c <SPI_WaitFifoStateUntilTimeout+0x128>)
 8009736:	681a      	ldr	r2, [r3, #0]
 8009738:	4613      	mov	r3, r2
 800973a:	009b      	lsls	r3, r3, #2
 800973c:	4413      	add	r3, r2
 800973e:	00da      	lsls	r2, r3, #3
 8009740:	1ad3      	subs	r3, r2, r3
 8009742:	0d1b      	lsrs	r3, r3, #20
 8009744:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009746:	fb02 f303 	mul.w	r3, r2, r3
 800974a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800974c:	e060      	b.n	8009810 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800974e:	68bb      	ldr	r3, [r7, #8]
 8009750:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8009754:	d107      	bne.n	8009766 <SPI_WaitFifoStateUntilTimeout+0x62>
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	2b00      	cmp	r3, #0
 800975a:	d104      	bne.n	8009766 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800975c:	69fb      	ldr	r3, [r7, #28]
 800975e:	781b      	ldrb	r3, [r3, #0]
 8009760:	b2db      	uxtb	r3, r3
 8009762:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8009764:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8009766:	683b      	ldr	r3, [r7, #0]
 8009768:	f1b3 3fff 	cmp.w	r3, #4294967295
 800976c:	d050      	beq.n	8009810 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800976e:	f7fb fc69 	bl	8005044 <HAL_GetTick>
 8009772:	4602      	mov	r2, r0
 8009774:	6a3b      	ldr	r3, [r7, #32]
 8009776:	1ad3      	subs	r3, r2, r3
 8009778:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800977a:	429a      	cmp	r2, r3
 800977c:	d902      	bls.n	8009784 <SPI_WaitFifoStateUntilTimeout+0x80>
 800977e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009780:	2b00      	cmp	r3, #0
 8009782:	d13d      	bne.n	8009800 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009784:	68fb      	ldr	r3, [r7, #12]
 8009786:	681b      	ldr	r3, [r3, #0]
 8009788:	685a      	ldr	r2, [r3, #4]
 800978a:	68fb      	ldr	r3, [r7, #12]
 800978c:	681b      	ldr	r3, [r3, #0]
 800978e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8009792:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009794:	68fb      	ldr	r3, [r7, #12]
 8009796:	685b      	ldr	r3, [r3, #4]
 8009798:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800979c:	d111      	bne.n	80097c2 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	689b      	ldr	r3, [r3, #8]
 80097a2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80097a6:	d004      	beq.n	80097b2 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80097a8:	68fb      	ldr	r3, [r7, #12]
 80097aa:	689b      	ldr	r3, [r3, #8]
 80097ac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80097b0:	d107      	bne.n	80097c2 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80097b2:	68fb      	ldr	r3, [r7, #12]
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	681a      	ldr	r2, [r3, #0]
 80097b8:	68fb      	ldr	r3, [r7, #12]
 80097ba:	681b      	ldr	r3, [r3, #0]
 80097bc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80097c0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80097c2:	68fb      	ldr	r3, [r7, #12]
 80097c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80097c6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80097ca:	d10f      	bne.n	80097ec <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80097cc:	68fb      	ldr	r3, [r7, #12]
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	681a      	ldr	r2, [r3, #0]
 80097d2:	68fb      	ldr	r3, [r7, #12]
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80097da:	601a      	str	r2, [r3, #0]
 80097dc:	68fb      	ldr	r3, [r7, #12]
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	681a      	ldr	r2, [r3, #0]
 80097e2:	68fb      	ldr	r3, [r7, #12]
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80097ea:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80097ec:	68fb      	ldr	r3, [r7, #12]
 80097ee:	2201      	movs	r2, #1
 80097f0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80097f4:	68fb      	ldr	r3, [r7, #12]
 80097f6:	2200      	movs	r2, #0
 80097f8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80097fc:	2303      	movs	r3, #3
 80097fe:	e010      	b.n	8009822 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8009800:	69bb      	ldr	r3, [r7, #24]
 8009802:	2b00      	cmp	r3, #0
 8009804:	d101      	bne.n	800980a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8009806:	2300      	movs	r3, #0
 8009808:	627b      	str	r3, [r7, #36]	; 0x24
      }      
      count--;
 800980a:	69bb      	ldr	r3, [r7, #24]
 800980c:	3b01      	subs	r3, #1
 800980e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	689a      	ldr	r2, [r3, #8]
 8009816:	68bb      	ldr	r3, [r7, #8]
 8009818:	4013      	ands	r3, r2
 800981a:	687a      	ldr	r2, [r7, #4]
 800981c:	429a      	cmp	r2, r3
 800981e:	d196      	bne.n	800974e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8009820:	2300      	movs	r3, #0
}
 8009822:	4618      	mov	r0, r3
 8009824:	3728      	adds	r7, #40	; 0x28
 8009826:	46bd      	mov	sp, r7
 8009828:	bd80      	pop	{r7, pc}
 800982a:	bf00      	nop
 800982c:	2000008c 	.word	0x2000008c

08009830 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8009830:	b580      	push	{r7, lr}
 8009832:	b086      	sub	sp, #24
 8009834:	af02      	add	r7, sp, #8
 8009836:	60f8      	str	r0, [r7, #12]
 8009838:	60b9      	str	r1, [r7, #8]
 800983a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	9300      	str	r3, [sp, #0]
 8009840:	68bb      	ldr	r3, [r7, #8]
 8009842:	2200      	movs	r2, #0
 8009844:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8009848:	68f8      	ldr	r0, [r7, #12]
 800984a:	f7ff ff5b 	bl	8009704 <SPI_WaitFifoStateUntilTimeout>
 800984e:	4603      	mov	r3, r0
 8009850:	2b00      	cmp	r3, #0
 8009852:	d007      	beq.n	8009864 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009854:	68fb      	ldr	r3, [r7, #12]
 8009856:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009858:	f043 0220 	orr.w	r2, r3, #32
 800985c:	68fb      	ldr	r3, [r7, #12]
 800985e:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8009860:	2303      	movs	r3, #3
 8009862:	e027      	b.n	80098b4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	9300      	str	r3, [sp, #0]
 8009868:	68bb      	ldr	r3, [r7, #8]
 800986a:	2200      	movs	r2, #0
 800986c:	2180      	movs	r1, #128	; 0x80
 800986e:	68f8      	ldr	r0, [r7, #12]
 8009870:	f7ff fec0 	bl	80095f4 <SPI_WaitFlagStateUntilTimeout>
 8009874:	4603      	mov	r3, r0
 8009876:	2b00      	cmp	r3, #0
 8009878:	d007      	beq.n	800988a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800987a:	68fb      	ldr	r3, [r7, #12]
 800987c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800987e:	f043 0220 	orr.w	r2, r3, #32
 8009882:	68fb      	ldr	r3, [r7, #12]
 8009884:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8009886:	2303      	movs	r3, #3
 8009888:	e014      	b.n	80098b4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	9300      	str	r3, [sp, #0]
 800988e:	68bb      	ldr	r3, [r7, #8]
 8009890:	2200      	movs	r2, #0
 8009892:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8009896:	68f8      	ldr	r0, [r7, #12]
 8009898:	f7ff ff34 	bl	8009704 <SPI_WaitFifoStateUntilTimeout>
 800989c:	4603      	mov	r3, r0
 800989e:	2b00      	cmp	r3, #0
 80098a0:	d007      	beq.n	80098b2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80098a2:	68fb      	ldr	r3, [r7, #12]
 80098a4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80098a6:	f043 0220 	orr.w	r2, r3, #32
 80098aa:	68fb      	ldr	r3, [r7, #12]
 80098ac:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80098ae:	2303      	movs	r3, #3
 80098b0:	e000      	b.n	80098b4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80098b2:	2300      	movs	r3, #0
}
 80098b4:	4618      	mov	r0, r3
 80098b6:	3710      	adds	r7, #16
 80098b8:	46bd      	mov	sp, r7
 80098ba:	bd80      	pop	{r7, pc}

080098bc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80098bc:	b580      	push	{r7, lr}
 80098be:	b082      	sub	sp, #8
 80098c0:	af00      	add	r7, sp, #0
 80098c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	2b00      	cmp	r3, #0
 80098c8:	d101      	bne.n	80098ce <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80098ca:	2301      	movs	r3, #1
 80098cc:	e049      	b.n	8009962 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80098d4:	b2db      	uxtb	r3, r3
 80098d6:	2b00      	cmp	r3, #0
 80098d8:	d106      	bne.n	80098e8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	2200      	movs	r2, #0
 80098de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80098e2:	6878      	ldr	r0, [r7, #4]
 80098e4:	f7fb f842 	bl	800496c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	2202      	movs	r2, #2
 80098ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	681a      	ldr	r2, [r3, #0]
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	3304      	adds	r3, #4
 80098f8:	4619      	mov	r1, r3
 80098fa:	4610      	mov	r0, r2
 80098fc:	f000 fa96 	bl	8009e2c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	2201      	movs	r2, #1
 8009904:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	2201      	movs	r2, #1
 800990c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	2201      	movs	r2, #1
 8009914:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	2201      	movs	r2, #1
 800991c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	2201      	movs	r2, #1
 8009924:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	2201      	movs	r2, #1
 800992c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	2201      	movs	r2, #1
 8009934:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	2201      	movs	r2, #1
 800993c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	2201      	movs	r2, #1
 8009944:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	2201      	movs	r2, #1
 800994c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	2201      	movs	r2, #1
 8009954:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	2201      	movs	r2, #1
 800995c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009960:	2300      	movs	r3, #0
}
 8009962:	4618      	mov	r0, r3
 8009964:	3708      	adds	r7, #8
 8009966:	46bd      	mov	sp, r7
 8009968:	bd80      	pop	{r7, pc}
	...

0800996c <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800996c:	b580      	push	{r7, lr}
 800996e:	b084      	sub	sp, #16
 8009970:	af00      	add	r7, sp, #0
 8009972:	6078      	str	r0, [r7, #4]
 8009974:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009976:	2300      	movs	r3, #0
 8009978:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800997a:	683b      	ldr	r3, [r7, #0]
 800997c:	2b00      	cmp	r3, #0
 800997e:	d109      	bne.n	8009994 <HAL_TIM_PWM_Start_IT+0x28>
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009986:	b2db      	uxtb	r3, r3
 8009988:	2b01      	cmp	r3, #1
 800998a:	bf14      	ite	ne
 800998c:	2301      	movne	r3, #1
 800998e:	2300      	moveq	r3, #0
 8009990:	b2db      	uxtb	r3, r3
 8009992:	e03c      	b.n	8009a0e <HAL_TIM_PWM_Start_IT+0xa2>
 8009994:	683b      	ldr	r3, [r7, #0]
 8009996:	2b04      	cmp	r3, #4
 8009998:	d109      	bne.n	80099ae <HAL_TIM_PWM_Start_IT+0x42>
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80099a0:	b2db      	uxtb	r3, r3
 80099a2:	2b01      	cmp	r3, #1
 80099a4:	bf14      	ite	ne
 80099a6:	2301      	movne	r3, #1
 80099a8:	2300      	moveq	r3, #0
 80099aa:	b2db      	uxtb	r3, r3
 80099ac:	e02f      	b.n	8009a0e <HAL_TIM_PWM_Start_IT+0xa2>
 80099ae:	683b      	ldr	r3, [r7, #0]
 80099b0:	2b08      	cmp	r3, #8
 80099b2:	d109      	bne.n	80099c8 <HAL_TIM_PWM_Start_IT+0x5c>
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80099ba:	b2db      	uxtb	r3, r3
 80099bc:	2b01      	cmp	r3, #1
 80099be:	bf14      	ite	ne
 80099c0:	2301      	movne	r3, #1
 80099c2:	2300      	moveq	r3, #0
 80099c4:	b2db      	uxtb	r3, r3
 80099c6:	e022      	b.n	8009a0e <HAL_TIM_PWM_Start_IT+0xa2>
 80099c8:	683b      	ldr	r3, [r7, #0]
 80099ca:	2b0c      	cmp	r3, #12
 80099cc:	d109      	bne.n	80099e2 <HAL_TIM_PWM_Start_IT+0x76>
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80099d4:	b2db      	uxtb	r3, r3
 80099d6:	2b01      	cmp	r3, #1
 80099d8:	bf14      	ite	ne
 80099da:	2301      	movne	r3, #1
 80099dc:	2300      	moveq	r3, #0
 80099de:	b2db      	uxtb	r3, r3
 80099e0:	e015      	b.n	8009a0e <HAL_TIM_PWM_Start_IT+0xa2>
 80099e2:	683b      	ldr	r3, [r7, #0]
 80099e4:	2b10      	cmp	r3, #16
 80099e6:	d109      	bne.n	80099fc <HAL_TIM_PWM_Start_IT+0x90>
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80099ee:	b2db      	uxtb	r3, r3
 80099f0:	2b01      	cmp	r3, #1
 80099f2:	bf14      	ite	ne
 80099f4:	2301      	movne	r3, #1
 80099f6:	2300      	moveq	r3, #0
 80099f8:	b2db      	uxtb	r3, r3
 80099fa:	e008      	b.n	8009a0e <HAL_TIM_PWM_Start_IT+0xa2>
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8009a02:	b2db      	uxtb	r3, r3
 8009a04:	2b01      	cmp	r3, #1
 8009a06:	bf14      	ite	ne
 8009a08:	2301      	movne	r3, #1
 8009a0a:	2300      	moveq	r3, #0
 8009a0c:	b2db      	uxtb	r3, r3
 8009a0e:	2b00      	cmp	r3, #0
 8009a10:	d001      	beq.n	8009a16 <HAL_TIM_PWM_Start_IT+0xaa>
  {
    return HAL_ERROR;
 8009a12:	2301      	movs	r3, #1
 8009a14:	e0e2      	b.n	8009bdc <HAL_TIM_PWM_Start_IT+0x270>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009a16:	683b      	ldr	r3, [r7, #0]
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	d104      	bne.n	8009a26 <HAL_TIM_PWM_Start_IT+0xba>
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	2202      	movs	r2, #2
 8009a20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009a24:	e023      	b.n	8009a6e <HAL_TIM_PWM_Start_IT+0x102>
 8009a26:	683b      	ldr	r3, [r7, #0]
 8009a28:	2b04      	cmp	r3, #4
 8009a2a:	d104      	bne.n	8009a36 <HAL_TIM_PWM_Start_IT+0xca>
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	2202      	movs	r2, #2
 8009a30:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009a34:	e01b      	b.n	8009a6e <HAL_TIM_PWM_Start_IT+0x102>
 8009a36:	683b      	ldr	r3, [r7, #0]
 8009a38:	2b08      	cmp	r3, #8
 8009a3a:	d104      	bne.n	8009a46 <HAL_TIM_PWM_Start_IT+0xda>
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	2202      	movs	r2, #2
 8009a40:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009a44:	e013      	b.n	8009a6e <HAL_TIM_PWM_Start_IT+0x102>
 8009a46:	683b      	ldr	r3, [r7, #0]
 8009a48:	2b0c      	cmp	r3, #12
 8009a4a:	d104      	bne.n	8009a56 <HAL_TIM_PWM_Start_IT+0xea>
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	2202      	movs	r2, #2
 8009a50:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8009a54:	e00b      	b.n	8009a6e <HAL_TIM_PWM_Start_IT+0x102>
 8009a56:	683b      	ldr	r3, [r7, #0]
 8009a58:	2b10      	cmp	r3, #16
 8009a5a:	d104      	bne.n	8009a66 <HAL_TIM_PWM_Start_IT+0xfa>
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	2202      	movs	r2, #2
 8009a60:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009a64:	e003      	b.n	8009a6e <HAL_TIM_PWM_Start_IT+0x102>
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	2202      	movs	r2, #2
 8009a6a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009a6e:	683b      	ldr	r3, [r7, #0]
 8009a70:	2b0c      	cmp	r3, #12
 8009a72:	d841      	bhi.n	8009af8 <HAL_TIM_PWM_Start_IT+0x18c>
 8009a74:	a201      	add	r2, pc, #4	; (adr r2, 8009a7c <HAL_TIM_PWM_Start_IT+0x110>)
 8009a76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a7a:	bf00      	nop
 8009a7c:	08009ab1 	.word	0x08009ab1
 8009a80:	08009af9 	.word	0x08009af9
 8009a84:	08009af9 	.word	0x08009af9
 8009a88:	08009af9 	.word	0x08009af9
 8009a8c:	08009ac3 	.word	0x08009ac3
 8009a90:	08009af9 	.word	0x08009af9
 8009a94:	08009af9 	.word	0x08009af9
 8009a98:	08009af9 	.word	0x08009af9
 8009a9c:	08009ad5 	.word	0x08009ad5
 8009aa0:	08009af9 	.word	0x08009af9
 8009aa4:	08009af9 	.word	0x08009af9
 8009aa8:	08009af9 	.word	0x08009af9
 8009aac:	08009ae7 	.word	0x08009ae7
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	681b      	ldr	r3, [r3, #0]
 8009ab4:	68da      	ldr	r2, [r3, #12]
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	f042 0202 	orr.w	r2, r2, #2
 8009abe:	60da      	str	r2, [r3, #12]
      break;
 8009ac0:	e01d      	b.n	8009afe <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	681b      	ldr	r3, [r3, #0]
 8009ac6:	68da      	ldr	r2, [r3, #12]
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	681b      	ldr	r3, [r3, #0]
 8009acc:	f042 0204 	orr.w	r2, r2, #4
 8009ad0:	60da      	str	r2, [r3, #12]
      break;
 8009ad2:	e014      	b.n	8009afe <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	681b      	ldr	r3, [r3, #0]
 8009ad8:	68da      	ldr	r2, [r3, #12]
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	681b      	ldr	r3, [r3, #0]
 8009ade:	f042 0208 	orr.w	r2, r2, #8
 8009ae2:	60da      	str	r2, [r3, #12]
      break;
 8009ae4:	e00b      	b.n	8009afe <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	681b      	ldr	r3, [r3, #0]
 8009aea:	68da      	ldr	r2, [r3, #12]
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	681b      	ldr	r3, [r3, #0]
 8009af0:	f042 0210 	orr.w	r2, r2, #16
 8009af4:	60da      	str	r2, [r3, #12]
      break;
 8009af6:	e002      	b.n	8009afe <HAL_TIM_PWM_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8009af8:	2301      	movs	r3, #1
 8009afa:	73fb      	strb	r3, [r7, #15]
      break;
 8009afc:	bf00      	nop
  }

  if (status == HAL_OK)
 8009afe:	7bfb      	ldrb	r3, [r7, #15]
 8009b00:	2b00      	cmp	r3, #0
 8009b02:	d16a      	bne.n	8009bda <HAL_TIM_PWM_Start_IT+0x26e>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	681b      	ldr	r3, [r3, #0]
 8009b08:	2201      	movs	r2, #1
 8009b0a:	6839      	ldr	r1, [r7, #0]
 8009b0c:	4618      	mov	r0, r3
 8009b0e:	f000 fcf3 	bl	800a4f8 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	681b      	ldr	r3, [r3, #0]
 8009b16:	4a33      	ldr	r2, [pc, #204]	; (8009be4 <HAL_TIM_PWM_Start_IT+0x278>)
 8009b18:	4293      	cmp	r3, r2
 8009b1a:	d013      	beq.n	8009b44 <HAL_TIM_PWM_Start_IT+0x1d8>
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	681b      	ldr	r3, [r3, #0]
 8009b20:	4a31      	ldr	r2, [pc, #196]	; (8009be8 <HAL_TIM_PWM_Start_IT+0x27c>)
 8009b22:	4293      	cmp	r3, r2
 8009b24:	d00e      	beq.n	8009b44 <HAL_TIM_PWM_Start_IT+0x1d8>
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	681b      	ldr	r3, [r3, #0]
 8009b2a:	4a30      	ldr	r2, [pc, #192]	; (8009bec <HAL_TIM_PWM_Start_IT+0x280>)
 8009b2c:	4293      	cmp	r3, r2
 8009b2e:	d009      	beq.n	8009b44 <HAL_TIM_PWM_Start_IT+0x1d8>
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	4a2e      	ldr	r2, [pc, #184]	; (8009bf0 <HAL_TIM_PWM_Start_IT+0x284>)
 8009b36:	4293      	cmp	r3, r2
 8009b38:	d004      	beq.n	8009b44 <HAL_TIM_PWM_Start_IT+0x1d8>
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	4a2d      	ldr	r2, [pc, #180]	; (8009bf4 <HAL_TIM_PWM_Start_IT+0x288>)
 8009b40:	4293      	cmp	r3, r2
 8009b42:	d101      	bne.n	8009b48 <HAL_TIM_PWM_Start_IT+0x1dc>
 8009b44:	2301      	movs	r3, #1
 8009b46:	e000      	b.n	8009b4a <HAL_TIM_PWM_Start_IT+0x1de>
 8009b48:	2300      	movs	r3, #0
 8009b4a:	2b00      	cmp	r3, #0
 8009b4c:	d007      	beq.n	8009b5e <HAL_TIM_PWM_Start_IT+0x1f2>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	681b      	ldr	r3, [r3, #0]
 8009b52:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	681b      	ldr	r3, [r3, #0]
 8009b58:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009b5c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	681b      	ldr	r3, [r3, #0]
 8009b62:	4a20      	ldr	r2, [pc, #128]	; (8009be4 <HAL_TIM_PWM_Start_IT+0x278>)
 8009b64:	4293      	cmp	r3, r2
 8009b66:	d018      	beq.n	8009b9a <HAL_TIM_PWM_Start_IT+0x22e>
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	681b      	ldr	r3, [r3, #0]
 8009b6c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009b70:	d013      	beq.n	8009b9a <HAL_TIM_PWM_Start_IT+0x22e>
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	681b      	ldr	r3, [r3, #0]
 8009b76:	4a20      	ldr	r2, [pc, #128]	; (8009bf8 <HAL_TIM_PWM_Start_IT+0x28c>)
 8009b78:	4293      	cmp	r3, r2
 8009b7a:	d00e      	beq.n	8009b9a <HAL_TIM_PWM_Start_IT+0x22e>
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	681b      	ldr	r3, [r3, #0]
 8009b80:	4a1e      	ldr	r2, [pc, #120]	; (8009bfc <HAL_TIM_PWM_Start_IT+0x290>)
 8009b82:	4293      	cmp	r3, r2
 8009b84:	d009      	beq.n	8009b9a <HAL_TIM_PWM_Start_IT+0x22e>
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	681b      	ldr	r3, [r3, #0]
 8009b8a:	4a17      	ldr	r2, [pc, #92]	; (8009be8 <HAL_TIM_PWM_Start_IT+0x27c>)
 8009b8c:	4293      	cmp	r3, r2
 8009b8e:	d004      	beq.n	8009b9a <HAL_TIM_PWM_Start_IT+0x22e>
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	681b      	ldr	r3, [r3, #0]
 8009b94:	4a15      	ldr	r2, [pc, #84]	; (8009bec <HAL_TIM_PWM_Start_IT+0x280>)
 8009b96:	4293      	cmp	r3, r2
 8009b98:	d115      	bne.n	8009bc6 <HAL_TIM_PWM_Start_IT+0x25a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	689a      	ldr	r2, [r3, #8]
 8009ba0:	4b17      	ldr	r3, [pc, #92]	; (8009c00 <HAL_TIM_PWM_Start_IT+0x294>)
 8009ba2:	4013      	ands	r3, r2
 8009ba4:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009ba6:	68bb      	ldr	r3, [r7, #8]
 8009ba8:	2b06      	cmp	r3, #6
 8009baa:	d015      	beq.n	8009bd8 <HAL_TIM_PWM_Start_IT+0x26c>
 8009bac:	68bb      	ldr	r3, [r7, #8]
 8009bae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009bb2:	d011      	beq.n	8009bd8 <HAL_TIM_PWM_Start_IT+0x26c>
      {
        __HAL_TIM_ENABLE(htim);
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	681b      	ldr	r3, [r3, #0]
 8009bb8:	681a      	ldr	r2, [r3, #0]
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	681b      	ldr	r3, [r3, #0]
 8009bbe:	f042 0201 	orr.w	r2, r2, #1
 8009bc2:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009bc4:	e008      	b.n	8009bd8 <HAL_TIM_PWM_Start_IT+0x26c>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	681b      	ldr	r3, [r3, #0]
 8009bca:	681a      	ldr	r2, [r3, #0]
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	681b      	ldr	r3, [r3, #0]
 8009bd0:	f042 0201 	orr.w	r2, r2, #1
 8009bd4:	601a      	str	r2, [r3, #0]
 8009bd6:	e000      	b.n	8009bda <HAL_TIM_PWM_Start_IT+0x26e>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009bd8:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8009bda:	7bfb      	ldrb	r3, [r7, #15]
}
 8009bdc:	4618      	mov	r0, r3
 8009bde:	3710      	adds	r7, #16
 8009be0:	46bd      	mov	sp, r7
 8009be2:	bd80      	pop	{r7, pc}
 8009be4:	40012c00 	.word	0x40012c00
 8009be8:	40013400 	.word	0x40013400
 8009bec:	40014000 	.word	0x40014000
 8009bf0:	40014400 	.word	0x40014400
 8009bf4:	40014800 	.word	0x40014800
 8009bf8:	40000400 	.word	0x40000400
 8009bfc:	40000800 	.word	0x40000800
 8009c00:	00010007 	.word	0x00010007

08009c04 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009c04:	b580      	push	{r7, lr}
 8009c06:	b086      	sub	sp, #24
 8009c08:	af00      	add	r7, sp, #0
 8009c0a:	60f8      	str	r0, [r7, #12]
 8009c0c:	60b9      	str	r1, [r7, #8]
 8009c0e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009c10:	2300      	movs	r3, #0
 8009c12:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009c14:	68fb      	ldr	r3, [r7, #12]
 8009c16:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009c1a:	2b01      	cmp	r3, #1
 8009c1c:	d101      	bne.n	8009c22 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8009c1e:	2302      	movs	r3, #2
 8009c20:	e0ff      	b.n	8009e22 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8009c22:	68fb      	ldr	r3, [r7, #12]
 8009c24:	2201      	movs	r2, #1
 8009c26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	2b14      	cmp	r3, #20
 8009c2e:	f200 80f0 	bhi.w	8009e12 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8009c32:	a201      	add	r2, pc, #4	; (adr r2, 8009c38 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8009c34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c38:	08009c8d 	.word	0x08009c8d
 8009c3c:	08009e13 	.word	0x08009e13
 8009c40:	08009e13 	.word	0x08009e13
 8009c44:	08009e13 	.word	0x08009e13
 8009c48:	08009ccd 	.word	0x08009ccd
 8009c4c:	08009e13 	.word	0x08009e13
 8009c50:	08009e13 	.word	0x08009e13
 8009c54:	08009e13 	.word	0x08009e13
 8009c58:	08009d0f 	.word	0x08009d0f
 8009c5c:	08009e13 	.word	0x08009e13
 8009c60:	08009e13 	.word	0x08009e13
 8009c64:	08009e13 	.word	0x08009e13
 8009c68:	08009d4f 	.word	0x08009d4f
 8009c6c:	08009e13 	.word	0x08009e13
 8009c70:	08009e13 	.word	0x08009e13
 8009c74:	08009e13 	.word	0x08009e13
 8009c78:	08009d91 	.word	0x08009d91
 8009c7c:	08009e13 	.word	0x08009e13
 8009c80:	08009e13 	.word	0x08009e13
 8009c84:	08009e13 	.word	0x08009e13
 8009c88:	08009dd1 	.word	0x08009dd1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009c8c:	68fb      	ldr	r3, [r7, #12]
 8009c8e:	681b      	ldr	r3, [r3, #0]
 8009c90:	68b9      	ldr	r1, [r7, #8]
 8009c92:	4618      	mov	r0, r3
 8009c94:	f000 f95a 	bl	8009f4c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009c98:	68fb      	ldr	r3, [r7, #12]
 8009c9a:	681b      	ldr	r3, [r3, #0]
 8009c9c:	699a      	ldr	r2, [r3, #24]
 8009c9e:	68fb      	ldr	r3, [r7, #12]
 8009ca0:	681b      	ldr	r3, [r3, #0]
 8009ca2:	f042 0208 	orr.w	r2, r2, #8
 8009ca6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009ca8:	68fb      	ldr	r3, [r7, #12]
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	699a      	ldr	r2, [r3, #24]
 8009cae:	68fb      	ldr	r3, [r7, #12]
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	f022 0204 	bic.w	r2, r2, #4
 8009cb6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009cb8:	68fb      	ldr	r3, [r7, #12]
 8009cba:	681b      	ldr	r3, [r3, #0]
 8009cbc:	6999      	ldr	r1, [r3, #24]
 8009cbe:	68bb      	ldr	r3, [r7, #8]
 8009cc0:	691a      	ldr	r2, [r3, #16]
 8009cc2:	68fb      	ldr	r3, [r7, #12]
 8009cc4:	681b      	ldr	r3, [r3, #0]
 8009cc6:	430a      	orrs	r2, r1
 8009cc8:	619a      	str	r2, [r3, #24]
      break;
 8009cca:	e0a5      	b.n	8009e18 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009ccc:	68fb      	ldr	r3, [r7, #12]
 8009cce:	681b      	ldr	r3, [r3, #0]
 8009cd0:	68b9      	ldr	r1, [r7, #8]
 8009cd2:	4618      	mov	r0, r3
 8009cd4:	f000 f9ca 	bl	800a06c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009cd8:	68fb      	ldr	r3, [r7, #12]
 8009cda:	681b      	ldr	r3, [r3, #0]
 8009cdc:	699a      	ldr	r2, [r3, #24]
 8009cde:	68fb      	ldr	r3, [r7, #12]
 8009ce0:	681b      	ldr	r3, [r3, #0]
 8009ce2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009ce6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009ce8:	68fb      	ldr	r3, [r7, #12]
 8009cea:	681b      	ldr	r3, [r3, #0]
 8009cec:	699a      	ldr	r2, [r3, #24]
 8009cee:	68fb      	ldr	r3, [r7, #12]
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009cf6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009cf8:	68fb      	ldr	r3, [r7, #12]
 8009cfa:	681b      	ldr	r3, [r3, #0]
 8009cfc:	6999      	ldr	r1, [r3, #24]
 8009cfe:	68bb      	ldr	r3, [r7, #8]
 8009d00:	691b      	ldr	r3, [r3, #16]
 8009d02:	021a      	lsls	r2, r3, #8
 8009d04:	68fb      	ldr	r3, [r7, #12]
 8009d06:	681b      	ldr	r3, [r3, #0]
 8009d08:	430a      	orrs	r2, r1
 8009d0a:	619a      	str	r2, [r3, #24]
      break;
 8009d0c:	e084      	b.n	8009e18 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009d0e:	68fb      	ldr	r3, [r7, #12]
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	68b9      	ldr	r1, [r7, #8]
 8009d14:	4618      	mov	r0, r3
 8009d16:	f000 fa33 	bl	800a180 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009d1a:	68fb      	ldr	r3, [r7, #12]
 8009d1c:	681b      	ldr	r3, [r3, #0]
 8009d1e:	69da      	ldr	r2, [r3, #28]
 8009d20:	68fb      	ldr	r3, [r7, #12]
 8009d22:	681b      	ldr	r3, [r3, #0]
 8009d24:	f042 0208 	orr.w	r2, r2, #8
 8009d28:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009d2a:	68fb      	ldr	r3, [r7, #12]
 8009d2c:	681b      	ldr	r3, [r3, #0]
 8009d2e:	69da      	ldr	r2, [r3, #28]
 8009d30:	68fb      	ldr	r3, [r7, #12]
 8009d32:	681b      	ldr	r3, [r3, #0]
 8009d34:	f022 0204 	bic.w	r2, r2, #4
 8009d38:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009d3a:	68fb      	ldr	r3, [r7, #12]
 8009d3c:	681b      	ldr	r3, [r3, #0]
 8009d3e:	69d9      	ldr	r1, [r3, #28]
 8009d40:	68bb      	ldr	r3, [r7, #8]
 8009d42:	691a      	ldr	r2, [r3, #16]
 8009d44:	68fb      	ldr	r3, [r7, #12]
 8009d46:	681b      	ldr	r3, [r3, #0]
 8009d48:	430a      	orrs	r2, r1
 8009d4a:	61da      	str	r2, [r3, #28]
      break;
 8009d4c:	e064      	b.n	8009e18 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009d4e:	68fb      	ldr	r3, [r7, #12]
 8009d50:	681b      	ldr	r3, [r3, #0]
 8009d52:	68b9      	ldr	r1, [r7, #8]
 8009d54:	4618      	mov	r0, r3
 8009d56:	f000 fa9b 	bl	800a290 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009d5a:	68fb      	ldr	r3, [r7, #12]
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	69da      	ldr	r2, [r3, #28]
 8009d60:	68fb      	ldr	r3, [r7, #12]
 8009d62:	681b      	ldr	r3, [r3, #0]
 8009d64:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009d68:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009d6a:	68fb      	ldr	r3, [r7, #12]
 8009d6c:	681b      	ldr	r3, [r3, #0]
 8009d6e:	69da      	ldr	r2, [r3, #28]
 8009d70:	68fb      	ldr	r3, [r7, #12]
 8009d72:	681b      	ldr	r3, [r3, #0]
 8009d74:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009d78:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8009d7a:	68fb      	ldr	r3, [r7, #12]
 8009d7c:	681b      	ldr	r3, [r3, #0]
 8009d7e:	69d9      	ldr	r1, [r3, #28]
 8009d80:	68bb      	ldr	r3, [r7, #8]
 8009d82:	691b      	ldr	r3, [r3, #16]
 8009d84:	021a      	lsls	r2, r3, #8
 8009d86:	68fb      	ldr	r3, [r7, #12]
 8009d88:	681b      	ldr	r3, [r3, #0]
 8009d8a:	430a      	orrs	r2, r1
 8009d8c:	61da      	str	r2, [r3, #28]
      break;
 8009d8e:	e043      	b.n	8009e18 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8009d90:	68fb      	ldr	r3, [r7, #12]
 8009d92:	681b      	ldr	r3, [r3, #0]
 8009d94:	68b9      	ldr	r1, [r7, #8]
 8009d96:	4618      	mov	r0, r3
 8009d98:	f000 fae4 	bl	800a364 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8009d9c:	68fb      	ldr	r3, [r7, #12]
 8009d9e:	681b      	ldr	r3, [r3, #0]
 8009da0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009da2:	68fb      	ldr	r3, [r7, #12]
 8009da4:	681b      	ldr	r3, [r3, #0]
 8009da6:	f042 0208 	orr.w	r2, r2, #8
 8009daa:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8009dac:	68fb      	ldr	r3, [r7, #12]
 8009dae:	681b      	ldr	r3, [r3, #0]
 8009db0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009db2:	68fb      	ldr	r3, [r7, #12]
 8009db4:	681b      	ldr	r3, [r3, #0]
 8009db6:	f022 0204 	bic.w	r2, r2, #4
 8009dba:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8009dbc:	68fb      	ldr	r3, [r7, #12]
 8009dbe:	681b      	ldr	r3, [r3, #0]
 8009dc0:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8009dc2:	68bb      	ldr	r3, [r7, #8]
 8009dc4:	691a      	ldr	r2, [r3, #16]
 8009dc6:	68fb      	ldr	r3, [r7, #12]
 8009dc8:	681b      	ldr	r3, [r3, #0]
 8009dca:	430a      	orrs	r2, r1
 8009dcc:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8009dce:	e023      	b.n	8009e18 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8009dd0:	68fb      	ldr	r3, [r7, #12]
 8009dd2:	681b      	ldr	r3, [r3, #0]
 8009dd4:	68b9      	ldr	r1, [r7, #8]
 8009dd6:	4618      	mov	r0, r3
 8009dd8:	f000 fb28 	bl	800a42c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8009ddc:	68fb      	ldr	r3, [r7, #12]
 8009dde:	681b      	ldr	r3, [r3, #0]
 8009de0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009de2:	68fb      	ldr	r3, [r7, #12]
 8009de4:	681b      	ldr	r3, [r3, #0]
 8009de6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009dea:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8009dec:	68fb      	ldr	r3, [r7, #12]
 8009dee:	681b      	ldr	r3, [r3, #0]
 8009df0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009df2:	68fb      	ldr	r3, [r7, #12]
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009dfa:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8009dfc:	68fb      	ldr	r3, [r7, #12]
 8009dfe:	681b      	ldr	r3, [r3, #0]
 8009e00:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8009e02:	68bb      	ldr	r3, [r7, #8]
 8009e04:	691b      	ldr	r3, [r3, #16]
 8009e06:	021a      	lsls	r2, r3, #8
 8009e08:	68fb      	ldr	r3, [r7, #12]
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	430a      	orrs	r2, r1
 8009e0e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8009e10:	e002      	b.n	8009e18 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 8009e12:	2301      	movs	r3, #1
 8009e14:	75fb      	strb	r3, [r7, #23]
      break;
 8009e16:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009e18:	68fb      	ldr	r3, [r7, #12]
 8009e1a:	2200      	movs	r2, #0
 8009e1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009e20:	7dfb      	ldrb	r3, [r7, #23]
}
 8009e22:	4618      	mov	r0, r3
 8009e24:	3718      	adds	r7, #24
 8009e26:	46bd      	mov	sp, r7
 8009e28:	bd80      	pop	{r7, pc}
 8009e2a:	bf00      	nop

08009e2c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8009e2c:	b480      	push	{r7}
 8009e2e:	b085      	sub	sp, #20
 8009e30:	af00      	add	r7, sp, #0
 8009e32:	6078      	str	r0, [r7, #4]
 8009e34:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	681b      	ldr	r3, [r3, #0]
 8009e3a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	4a3c      	ldr	r2, [pc, #240]	; (8009f30 <TIM_Base_SetConfig+0x104>)
 8009e40:	4293      	cmp	r3, r2
 8009e42:	d00f      	beq.n	8009e64 <TIM_Base_SetConfig+0x38>
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009e4a:	d00b      	beq.n	8009e64 <TIM_Base_SetConfig+0x38>
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	4a39      	ldr	r2, [pc, #228]	; (8009f34 <TIM_Base_SetConfig+0x108>)
 8009e50:	4293      	cmp	r3, r2
 8009e52:	d007      	beq.n	8009e64 <TIM_Base_SetConfig+0x38>
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	4a38      	ldr	r2, [pc, #224]	; (8009f38 <TIM_Base_SetConfig+0x10c>)
 8009e58:	4293      	cmp	r3, r2
 8009e5a:	d003      	beq.n	8009e64 <TIM_Base_SetConfig+0x38>
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	4a37      	ldr	r2, [pc, #220]	; (8009f3c <TIM_Base_SetConfig+0x110>)
 8009e60:	4293      	cmp	r3, r2
 8009e62:	d108      	bne.n	8009e76 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009e64:	68fb      	ldr	r3, [r7, #12]
 8009e66:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009e6a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009e6c:	683b      	ldr	r3, [r7, #0]
 8009e6e:	685b      	ldr	r3, [r3, #4]
 8009e70:	68fa      	ldr	r2, [r7, #12]
 8009e72:	4313      	orrs	r3, r2
 8009e74:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	4a2d      	ldr	r2, [pc, #180]	; (8009f30 <TIM_Base_SetConfig+0x104>)
 8009e7a:	4293      	cmp	r3, r2
 8009e7c:	d01b      	beq.n	8009eb6 <TIM_Base_SetConfig+0x8a>
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009e84:	d017      	beq.n	8009eb6 <TIM_Base_SetConfig+0x8a>
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	4a2a      	ldr	r2, [pc, #168]	; (8009f34 <TIM_Base_SetConfig+0x108>)
 8009e8a:	4293      	cmp	r3, r2
 8009e8c:	d013      	beq.n	8009eb6 <TIM_Base_SetConfig+0x8a>
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	4a29      	ldr	r2, [pc, #164]	; (8009f38 <TIM_Base_SetConfig+0x10c>)
 8009e92:	4293      	cmp	r3, r2
 8009e94:	d00f      	beq.n	8009eb6 <TIM_Base_SetConfig+0x8a>
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	4a28      	ldr	r2, [pc, #160]	; (8009f3c <TIM_Base_SetConfig+0x110>)
 8009e9a:	4293      	cmp	r3, r2
 8009e9c:	d00b      	beq.n	8009eb6 <TIM_Base_SetConfig+0x8a>
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	4a27      	ldr	r2, [pc, #156]	; (8009f40 <TIM_Base_SetConfig+0x114>)
 8009ea2:	4293      	cmp	r3, r2
 8009ea4:	d007      	beq.n	8009eb6 <TIM_Base_SetConfig+0x8a>
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	4a26      	ldr	r2, [pc, #152]	; (8009f44 <TIM_Base_SetConfig+0x118>)
 8009eaa:	4293      	cmp	r3, r2
 8009eac:	d003      	beq.n	8009eb6 <TIM_Base_SetConfig+0x8a>
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	4a25      	ldr	r2, [pc, #148]	; (8009f48 <TIM_Base_SetConfig+0x11c>)
 8009eb2:	4293      	cmp	r3, r2
 8009eb4:	d108      	bne.n	8009ec8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009eb6:	68fb      	ldr	r3, [r7, #12]
 8009eb8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009ebc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009ebe:	683b      	ldr	r3, [r7, #0]
 8009ec0:	68db      	ldr	r3, [r3, #12]
 8009ec2:	68fa      	ldr	r2, [r7, #12]
 8009ec4:	4313      	orrs	r3, r2
 8009ec6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009ec8:	68fb      	ldr	r3, [r7, #12]
 8009eca:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009ece:	683b      	ldr	r3, [r7, #0]
 8009ed0:	695b      	ldr	r3, [r3, #20]
 8009ed2:	4313      	orrs	r3, r2
 8009ed4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	68fa      	ldr	r2, [r7, #12]
 8009eda:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009edc:	683b      	ldr	r3, [r7, #0]
 8009ede:	689a      	ldr	r2, [r3, #8]
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009ee4:	683b      	ldr	r3, [r7, #0]
 8009ee6:	681a      	ldr	r2, [r3, #0]
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	4a10      	ldr	r2, [pc, #64]	; (8009f30 <TIM_Base_SetConfig+0x104>)
 8009ef0:	4293      	cmp	r3, r2
 8009ef2:	d00f      	beq.n	8009f14 <TIM_Base_SetConfig+0xe8>
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	4a11      	ldr	r2, [pc, #68]	; (8009f3c <TIM_Base_SetConfig+0x110>)
 8009ef8:	4293      	cmp	r3, r2
 8009efa:	d00b      	beq.n	8009f14 <TIM_Base_SetConfig+0xe8>
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	4a10      	ldr	r2, [pc, #64]	; (8009f40 <TIM_Base_SetConfig+0x114>)
 8009f00:	4293      	cmp	r3, r2
 8009f02:	d007      	beq.n	8009f14 <TIM_Base_SetConfig+0xe8>
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	4a0f      	ldr	r2, [pc, #60]	; (8009f44 <TIM_Base_SetConfig+0x118>)
 8009f08:	4293      	cmp	r3, r2
 8009f0a:	d003      	beq.n	8009f14 <TIM_Base_SetConfig+0xe8>
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	4a0e      	ldr	r2, [pc, #56]	; (8009f48 <TIM_Base_SetConfig+0x11c>)
 8009f10:	4293      	cmp	r3, r2
 8009f12:	d103      	bne.n	8009f1c <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009f14:	683b      	ldr	r3, [r7, #0]
 8009f16:	691a      	ldr	r2, [r3, #16]
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	2201      	movs	r2, #1
 8009f20:	615a      	str	r2, [r3, #20]
}
 8009f22:	bf00      	nop
 8009f24:	3714      	adds	r7, #20
 8009f26:	46bd      	mov	sp, r7
 8009f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f2c:	4770      	bx	lr
 8009f2e:	bf00      	nop
 8009f30:	40012c00 	.word	0x40012c00
 8009f34:	40000400 	.word	0x40000400
 8009f38:	40000800 	.word	0x40000800
 8009f3c:	40013400 	.word	0x40013400
 8009f40:	40014000 	.word	0x40014000
 8009f44:	40014400 	.word	0x40014400
 8009f48:	40014800 	.word	0x40014800

08009f4c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009f4c:	b480      	push	{r7}
 8009f4e:	b087      	sub	sp, #28
 8009f50:	af00      	add	r7, sp, #0
 8009f52:	6078      	str	r0, [r7, #4]
 8009f54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	6a1b      	ldr	r3, [r3, #32]
 8009f5a:	f023 0201 	bic.w	r2, r3, #1
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	6a1b      	ldr	r3, [r3, #32]
 8009f66:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	685b      	ldr	r3, [r3, #4]
 8009f6c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	699b      	ldr	r3, [r3, #24]
 8009f72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009f74:	68fb      	ldr	r3, [r7, #12]
 8009f76:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009f7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009f7e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009f80:	68fb      	ldr	r3, [r7, #12]
 8009f82:	f023 0303 	bic.w	r3, r3, #3
 8009f86:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009f88:	683b      	ldr	r3, [r7, #0]
 8009f8a:	681b      	ldr	r3, [r3, #0]
 8009f8c:	68fa      	ldr	r2, [r7, #12]
 8009f8e:	4313      	orrs	r3, r2
 8009f90:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009f92:	697b      	ldr	r3, [r7, #20]
 8009f94:	f023 0302 	bic.w	r3, r3, #2
 8009f98:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009f9a:	683b      	ldr	r3, [r7, #0]
 8009f9c:	689b      	ldr	r3, [r3, #8]
 8009f9e:	697a      	ldr	r2, [r7, #20]
 8009fa0:	4313      	orrs	r3, r2
 8009fa2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	4a2c      	ldr	r2, [pc, #176]	; (800a058 <TIM_OC1_SetConfig+0x10c>)
 8009fa8:	4293      	cmp	r3, r2
 8009faa:	d00f      	beq.n	8009fcc <TIM_OC1_SetConfig+0x80>
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	4a2b      	ldr	r2, [pc, #172]	; (800a05c <TIM_OC1_SetConfig+0x110>)
 8009fb0:	4293      	cmp	r3, r2
 8009fb2:	d00b      	beq.n	8009fcc <TIM_OC1_SetConfig+0x80>
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	4a2a      	ldr	r2, [pc, #168]	; (800a060 <TIM_OC1_SetConfig+0x114>)
 8009fb8:	4293      	cmp	r3, r2
 8009fba:	d007      	beq.n	8009fcc <TIM_OC1_SetConfig+0x80>
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	4a29      	ldr	r2, [pc, #164]	; (800a064 <TIM_OC1_SetConfig+0x118>)
 8009fc0:	4293      	cmp	r3, r2
 8009fc2:	d003      	beq.n	8009fcc <TIM_OC1_SetConfig+0x80>
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	4a28      	ldr	r2, [pc, #160]	; (800a068 <TIM_OC1_SetConfig+0x11c>)
 8009fc8:	4293      	cmp	r3, r2
 8009fca:	d10c      	bne.n	8009fe6 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009fcc:	697b      	ldr	r3, [r7, #20]
 8009fce:	f023 0308 	bic.w	r3, r3, #8
 8009fd2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009fd4:	683b      	ldr	r3, [r7, #0]
 8009fd6:	68db      	ldr	r3, [r3, #12]
 8009fd8:	697a      	ldr	r2, [r7, #20]
 8009fda:	4313      	orrs	r3, r2
 8009fdc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009fde:	697b      	ldr	r3, [r7, #20]
 8009fe0:	f023 0304 	bic.w	r3, r3, #4
 8009fe4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	4a1b      	ldr	r2, [pc, #108]	; (800a058 <TIM_OC1_SetConfig+0x10c>)
 8009fea:	4293      	cmp	r3, r2
 8009fec:	d00f      	beq.n	800a00e <TIM_OC1_SetConfig+0xc2>
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	4a1a      	ldr	r2, [pc, #104]	; (800a05c <TIM_OC1_SetConfig+0x110>)
 8009ff2:	4293      	cmp	r3, r2
 8009ff4:	d00b      	beq.n	800a00e <TIM_OC1_SetConfig+0xc2>
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	4a19      	ldr	r2, [pc, #100]	; (800a060 <TIM_OC1_SetConfig+0x114>)
 8009ffa:	4293      	cmp	r3, r2
 8009ffc:	d007      	beq.n	800a00e <TIM_OC1_SetConfig+0xc2>
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	4a18      	ldr	r2, [pc, #96]	; (800a064 <TIM_OC1_SetConfig+0x118>)
 800a002:	4293      	cmp	r3, r2
 800a004:	d003      	beq.n	800a00e <TIM_OC1_SetConfig+0xc2>
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	4a17      	ldr	r2, [pc, #92]	; (800a068 <TIM_OC1_SetConfig+0x11c>)
 800a00a:	4293      	cmp	r3, r2
 800a00c:	d111      	bne.n	800a032 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800a00e:	693b      	ldr	r3, [r7, #16]
 800a010:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a014:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800a016:	693b      	ldr	r3, [r7, #16]
 800a018:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a01c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800a01e:	683b      	ldr	r3, [r7, #0]
 800a020:	695b      	ldr	r3, [r3, #20]
 800a022:	693a      	ldr	r2, [r7, #16]
 800a024:	4313      	orrs	r3, r2
 800a026:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800a028:	683b      	ldr	r3, [r7, #0]
 800a02a:	699b      	ldr	r3, [r3, #24]
 800a02c:	693a      	ldr	r2, [r7, #16]
 800a02e:	4313      	orrs	r3, r2
 800a030:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	693a      	ldr	r2, [r7, #16]
 800a036:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	68fa      	ldr	r2, [r7, #12]
 800a03c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800a03e:	683b      	ldr	r3, [r7, #0]
 800a040:	685a      	ldr	r2, [r3, #4]
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	697a      	ldr	r2, [r7, #20]
 800a04a:	621a      	str	r2, [r3, #32]
}
 800a04c:	bf00      	nop
 800a04e:	371c      	adds	r7, #28
 800a050:	46bd      	mov	sp, r7
 800a052:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a056:	4770      	bx	lr
 800a058:	40012c00 	.word	0x40012c00
 800a05c:	40013400 	.word	0x40013400
 800a060:	40014000 	.word	0x40014000
 800a064:	40014400 	.word	0x40014400
 800a068:	40014800 	.word	0x40014800

0800a06c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a06c:	b480      	push	{r7}
 800a06e:	b087      	sub	sp, #28
 800a070:	af00      	add	r7, sp, #0
 800a072:	6078      	str	r0, [r7, #4]
 800a074:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	6a1b      	ldr	r3, [r3, #32]
 800a07a:	f023 0210 	bic.w	r2, r3, #16
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	6a1b      	ldr	r3, [r3, #32]
 800a086:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	685b      	ldr	r3, [r3, #4]
 800a08c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	699b      	ldr	r3, [r3, #24]
 800a092:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800a094:	68fb      	ldr	r3, [r7, #12]
 800a096:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800a09a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a09e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800a0a0:	68fb      	ldr	r3, [r7, #12]
 800a0a2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a0a6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a0a8:	683b      	ldr	r3, [r7, #0]
 800a0aa:	681b      	ldr	r3, [r3, #0]
 800a0ac:	021b      	lsls	r3, r3, #8
 800a0ae:	68fa      	ldr	r2, [r7, #12]
 800a0b0:	4313      	orrs	r3, r2
 800a0b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800a0b4:	697b      	ldr	r3, [r7, #20]
 800a0b6:	f023 0320 	bic.w	r3, r3, #32
 800a0ba:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a0bc:	683b      	ldr	r3, [r7, #0]
 800a0be:	689b      	ldr	r3, [r3, #8]
 800a0c0:	011b      	lsls	r3, r3, #4
 800a0c2:	697a      	ldr	r2, [r7, #20]
 800a0c4:	4313      	orrs	r3, r2
 800a0c6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	4a28      	ldr	r2, [pc, #160]	; (800a16c <TIM_OC2_SetConfig+0x100>)
 800a0cc:	4293      	cmp	r3, r2
 800a0ce:	d003      	beq.n	800a0d8 <TIM_OC2_SetConfig+0x6c>
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	4a27      	ldr	r2, [pc, #156]	; (800a170 <TIM_OC2_SetConfig+0x104>)
 800a0d4:	4293      	cmp	r3, r2
 800a0d6:	d10d      	bne.n	800a0f4 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800a0d8:	697b      	ldr	r3, [r7, #20]
 800a0da:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a0de:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a0e0:	683b      	ldr	r3, [r7, #0]
 800a0e2:	68db      	ldr	r3, [r3, #12]
 800a0e4:	011b      	lsls	r3, r3, #4
 800a0e6:	697a      	ldr	r2, [r7, #20]
 800a0e8:	4313      	orrs	r3, r2
 800a0ea:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800a0ec:	697b      	ldr	r3, [r7, #20]
 800a0ee:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a0f2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	4a1d      	ldr	r2, [pc, #116]	; (800a16c <TIM_OC2_SetConfig+0x100>)
 800a0f8:	4293      	cmp	r3, r2
 800a0fa:	d00f      	beq.n	800a11c <TIM_OC2_SetConfig+0xb0>
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	4a1c      	ldr	r2, [pc, #112]	; (800a170 <TIM_OC2_SetConfig+0x104>)
 800a100:	4293      	cmp	r3, r2
 800a102:	d00b      	beq.n	800a11c <TIM_OC2_SetConfig+0xb0>
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	4a1b      	ldr	r2, [pc, #108]	; (800a174 <TIM_OC2_SetConfig+0x108>)
 800a108:	4293      	cmp	r3, r2
 800a10a:	d007      	beq.n	800a11c <TIM_OC2_SetConfig+0xb0>
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	4a1a      	ldr	r2, [pc, #104]	; (800a178 <TIM_OC2_SetConfig+0x10c>)
 800a110:	4293      	cmp	r3, r2
 800a112:	d003      	beq.n	800a11c <TIM_OC2_SetConfig+0xb0>
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	4a19      	ldr	r2, [pc, #100]	; (800a17c <TIM_OC2_SetConfig+0x110>)
 800a118:	4293      	cmp	r3, r2
 800a11a:	d113      	bne.n	800a144 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800a11c:	693b      	ldr	r3, [r7, #16]
 800a11e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a122:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800a124:	693b      	ldr	r3, [r7, #16]
 800a126:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a12a:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800a12c:	683b      	ldr	r3, [r7, #0]
 800a12e:	695b      	ldr	r3, [r3, #20]
 800a130:	009b      	lsls	r3, r3, #2
 800a132:	693a      	ldr	r2, [r7, #16]
 800a134:	4313      	orrs	r3, r2
 800a136:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800a138:	683b      	ldr	r3, [r7, #0]
 800a13a:	699b      	ldr	r3, [r3, #24]
 800a13c:	009b      	lsls	r3, r3, #2
 800a13e:	693a      	ldr	r2, [r7, #16]
 800a140:	4313      	orrs	r3, r2
 800a142:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	693a      	ldr	r2, [r7, #16]
 800a148:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	68fa      	ldr	r2, [r7, #12]
 800a14e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800a150:	683b      	ldr	r3, [r7, #0]
 800a152:	685a      	ldr	r2, [r3, #4]
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	697a      	ldr	r2, [r7, #20]
 800a15c:	621a      	str	r2, [r3, #32]
}
 800a15e:	bf00      	nop
 800a160:	371c      	adds	r7, #28
 800a162:	46bd      	mov	sp, r7
 800a164:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a168:	4770      	bx	lr
 800a16a:	bf00      	nop
 800a16c:	40012c00 	.word	0x40012c00
 800a170:	40013400 	.word	0x40013400
 800a174:	40014000 	.word	0x40014000
 800a178:	40014400 	.word	0x40014400
 800a17c:	40014800 	.word	0x40014800

0800a180 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a180:	b480      	push	{r7}
 800a182:	b087      	sub	sp, #28
 800a184:	af00      	add	r7, sp, #0
 800a186:	6078      	str	r0, [r7, #4]
 800a188:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	6a1b      	ldr	r3, [r3, #32]
 800a18e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	6a1b      	ldr	r3, [r3, #32]
 800a19a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	685b      	ldr	r3, [r3, #4]
 800a1a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	69db      	ldr	r3, [r3, #28]
 800a1a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800a1a8:	68fb      	ldr	r3, [r7, #12]
 800a1aa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a1ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a1b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a1b4:	68fb      	ldr	r3, [r7, #12]
 800a1b6:	f023 0303 	bic.w	r3, r3, #3
 800a1ba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a1bc:	683b      	ldr	r3, [r7, #0]
 800a1be:	681b      	ldr	r3, [r3, #0]
 800a1c0:	68fa      	ldr	r2, [r7, #12]
 800a1c2:	4313      	orrs	r3, r2
 800a1c4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a1c6:	697b      	ldr	r3, [r7, #20]
 800a1c8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a1cc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a1ce:	683b      	ldr	r3, [r7, #0]
 800a1d0:	689b      	ldr	r3, [r3, #8]
 800a1d2:	021b      	lsls	r3, r3, #8
 800a1d4:	697a      	ldr	r2, [r7, #20]
 800a1d6:	4313      	orrs	r3, r2
 800a1d8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	4a27      	ldr	r2, [pc, #156]	; (800a27c <TIM_OC3_SetConfig+0xfc>)
 800a1de:	4293      	cmp	r3, r2
 800a1e0:	d003      	beq.n	800a1ea <TIM_OC3_SetConfig+0x6a>
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	4a26      	ldr	r2, [pc, #152]	; (800a280 <TIM_OC3_SetConfig+0x100>)
 800a1e6:	4293      	cmp	r3, r2
 800a1e8:	d10d      	bne.n	800a206 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a1ea:	697b      	ldr	r3, [r7, #20]
 800a1ec:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a1f0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a1f2:	683b      	ldr	r3, [r7, #0]
 800a1f4:	68db      	ldr	r3, [r3, #12]
 800a1f6:	021b      	lsls	r3, r3, #8
 800a1f8:	697a      	ldr	r2, [r7, #20]
 800a1fa:	4313      	orrs	r3, r2
 800a1fc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800a1fe:	697b      	ldr	r3, [r7, #20]
 800a200:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a204:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	4a1c      	ldr	r2, [pc, #112]	; (800a27c <TIM_OC3_SetConfig+0xfc>)
 800a20a:	4293      	cmp	r3, r2
 800a20c:	d00f      	beq.n	800a22e <TIM_OC3_SetConfig+0xae>
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	4a1b      	ldr	r2, [pc, #108]	; (800a280 <TIM_OC3_SetConfig+0x100>)
 800a212:	4293      	cmp	r3, r2
 800a214:	d00b      	beq.n	800a22e <TIM_OC3_SetConfig+0xae>
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	4a1a      	ldr	r2, [pc, #104]	; (800a284 <TIM_OC3_SetConfig+0x104>)
 800a21a:	4293      	cmp	r3, r2
 800a21c:	d007      	beq.n	800a22e <TIM_OC3_SetConfig+0xae>
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	4a19      	ldr	r2, [pc, #100]	; (800a288 <TIM_OC3_SetConfig+0x108>)
 800a222:	4293      	cmp	r3, r2
 800a224:	d003      	beq.n	800a22e <TIM_OC3_SetConfig+0xae>
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	4a18      	ldr	r2, [pc, #96]	; (800a28c <TIM_OC3_SetConfig+0x10c>)
 800a22a:	4293      	cmp	r3, r2
 800a22c:	d113      	bne.n	800a256 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a22e:	693b      	ldr	r3, [r7, #16]
 800a230:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a234:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a236:	693b      	ldr	r3, [r7, #16]
 800a238:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a23c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a23e:	683b      	ldr	r3, [r7, #0]
 800a240:	695b      	ldr	r3, [r3, #20]
 800a242:	011b      	lsls	r3, r3, #4
 800a244:	693a      	ldr	r2, [r7, #16]
 800a246:	4313      	orrs	r3, r2
 800a248:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a24a:	683b      	ldr	r3, [r7, #0]
 800a24c:	699b      	ldr	r3, [r3, #24]
 800a24e:	011b      	lsls	r3, r3, #4
 800a250:	693a      	ldr	r2, [r7, #16]
 800a252:	4313      	orrs	r3, r2
 800a254:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	693a      	ldr	r2, [r7, #16]
 800a25a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	68fa      	ldr	r2, [r7, #12]
 800a260:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a262:	683b      	ldr	r3, [r7, #0]
 800a264:	685a      	ldr	r2, [r3, #4]
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	697a      	ldr	r2, [r7, #20]
 800a26e:	621a      	str	r2, [r3, #32]
}
 800a270:	bf00      	nop
 800a272:	371c      	adds	r7, #28
 800a274:	46bd      	mov	sp, r7
 800a276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a27a:	4770      	bx	lr
 800a27c:	40012c00 	.word	0x40012c00
 800a280:	40013400 	.word	0x40013400
 800a284:	40014000 	.word	0x40014000
 800a288:	40014400 	.word	0x40014400
 800a28c:	40014800 	.word	0x40014800

0800a290 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a290:	b480      	push	{r7}
 800a292:	b087      	sub	sp, #28
 800a294:	af00      	add	r7, sp, #0
 800a296:	6078      	str	r0, [r7, #4]
 800a298:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	6a1b      	ldr	r3, [r3, #32]
 800a29e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	6a1b      	ldr	r3, [r3, #32]
 800a2aa:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	685b      	ldr	r3, [r3, #4]
 800a2b0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	69db      	ldr	r3, [r3, #28]
 800a2b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a2b8:	68fb      	ldr	r3, [r7, #12]
 800a2ba:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800a2be:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a2c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a2c4:	68fb      	ldr	r3, [r7, #12]
 800a2c6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a2ca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a2cc:	683b      	ldr	r3, [r7, #0]
 800a2ce:	681b      	ldr	r3, [r3, #0]
 800a2d0:	021b      	lsls	r3, r3, #8
 800a2d2:	68fa      	ldr	r2, [r7, #12]
 800a2d4:	4313      	orrs	r3, r2
 800a2d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a2d8:	693b      	ldr	r3, [r7, #16]
 800a2da:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a2de:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a2e0:	683b      	ldr	r3, [r7, #0]
 800a2e2:	689b      	ldr	r3, [r3, #8]
 800a2e4:	031b      	lsls	r3, r3, #12
 800a2e6:	693a      	ldr	r2, [r7, #16]
 800a2e8:	4313      	orrs	r3, r2
 800a2ea:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	4a18      	ldr	r2, [pc, #96]	; (800a350 <TIM_OC4_SetConfig+0xc0>)
 800a2f0:	4293      	cmp	r3, r2
 800a2f2:	d00f      	beq.n	800a314 <TIM_OC4_SetConfig+0x84>
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	4a17      	ldr	r2, [pc, #92]	; (800a354 <TIM_OC4_SetConfig+0xc4>)
 800a2f8:	4293      	cmp	r3, r2
 800a2fa:	d00b      	beq.n	800a314 <TIM_OC4_SetConfig+0x84>
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	4a16      	ldr	r2, [pc, #88]	; (800a358 <TIM_OC4_SetConfig+0xc8>)
 800a300:	4293      	cmp	r3, r2
 800a302:	d007      	beq.n	800a314 <TIM_OC4_SetConfig+0x84>
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	4a15      	ldr	r2, [pc, #84]	; (800a35c <TIM_OC4_SetConfig+0xcc>)
 800a308:	4293      	cmp	r3, r2
 800a30a:	d003      	beq.n	800a314 <TIM_OC4_SetConfig+0x84>
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	4a14      	ldr	r2, [pc, #80]	; (800a360 <TIM_OC4_SetConfig+0xd0>)
 800a310:	4293      	cmp	r3, r2
 800a312:	d109      	bne.n	800a328 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a314:	697b      	ldr	r3, [r7, #20]
 800a316:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a31a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a31c:	683b      	ldr	r3, [r7, #0]
 800a31e:	695b      	ldr	r3, [r3, #20]
 800a320:	019b      	lsls	r3, r3, #6
 800a322:	697a      	ldr	r2, [r7, #20]
 800a324:	4313      	orrs	r3, r2
 800a326:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	697a      	ldr	r2, [r7, #20]
 800a32c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	68fa      	ldr	r2, [r7, #12]
 800a332:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a334:	683b      	ldr	r3, [r7, #0]
 800a336:	685a      	ldr	r2, [r3, #4]
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	693a      	ldr	r2, [r7, #16]
 800a340:	621a      	str	r2, [r3, #32]
}
 800a342:	bf00      	nop
 800a344:	371c      	adds	r7, #28
 800a346:	46bd      	mov	sp, r7
 800a348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a34c:	4770      	bx	lr
 800a34e:	bf00      	nop
 800a350:	40012c00 	.word	0x40012c00
 800a354:	40013400 	.word	0x40013400
 800a358:	40014000 	.word	0x40014000
 800a35c:	40014400 	.word	0x40014400
 800a360:	40014800 	.word	0x40014800

0800a364 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800a364:	b480      	push	{r7}
 800a366:	b087      	sub	sp, #28
 800a368:	af00      	add	r7, sp, #0
 800a36a:	6078      	str	r0, [r7, #4]
 800a36c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	6a1b      	ldr	r3, [r3, #32]
 800a372:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	6a1b      	ldr	r3, [r3, #32]
 800a37e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	685b      	ldr	r3, [r3, #4]
 800a384:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a38a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800a38c:	68fb      	ldr	r3, [r7, #12]
 800a38e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a392:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a396:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a398:	683b      	ldr	r3, [r7, #0]
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	68fa      	ldr	r2, [r7, #12]
 800a39e:	4313      	orrs	r3, r2
 800a3a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800a3a2:	693b      	ldr	r3, [r7, #16]
 800a3a4:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800a3a8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800a3aa:	683b      	ldr	r3, [r7, #0]
 800a3ac:	689b      	ldr	r3, [r3, #8]
 800a3ae:	041b      	lsls	r3, r3, #16
 800a3b0:	693a      	ldr	r2, [r7, #16]
 800a3b2:	4313      	orrs	r3, r2
 800a3b4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	4a17      	ldr	r2, [pc, #92]	; (800a418 <TIM_OC5_SetConfig+0xb4>)
 800a3ba:	4293      	cmp	r3, r2
 800a3bc:	d00f      	beq.n	800a3de <TIM_OC5_SetConfig+0x7a>
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	4a16      	ldr	r2, [pc, #88]	; (800a41c <TIM_OC5_SetConfig+0xb8>)
 800a3c2:	4293      	cmp	r3, r2
 800a3c4:	d00b      	beq.n	800a3de <TIM_OC5_SetConfig+0x7a>
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	4a15      	ldr	r2, [pc, #84]	; (800a420 <TIM_OC5_SetConfig+0xbc>)
 800a3ca:	4293      	cmp	r3, r2
 800a3cc:	d007      	beq.n	800a3de <TIM_OC5_SetConfig+0x7a>
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	4a14      	ldr	r2, [pc, #80]	; (800a424 <TIM_OC5_SetConfig+0xc0>)
 800a3d2:	4293      	cmp	r3, r2
 800a3d4:	d003      	beq.n	800a3de <TIM_OC5_SetConfig+0x7a>
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	4a13      	ldr	r2, [pc, #76]	; (800a428 <TIM_OC5_SetConfig+0xc4>)
 800a3da:	4293      	cmp	r3, r2
 800a3dc:	d109      	bne.n	800a3f2 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800a3de:	697b      	ldr	r3, [r7, #20]
 800a3e0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a3e4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800a3e6:	683b      	ldr	r3, [r7, #0]
 800a3e8:	695b      	ldr	r3, [r3, #20]
 800a3ea:	021b      	lsls	r3, r3, #8
 800a3ec:	697a      	ldr	r2, [r7, #20]
 800a3ee:	4313      	orrs	r3, r2
 800a3f0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	697a      	ldr	r2, [r7, #20]
 800a3f6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	68fa      	ldr	r2, [r7, #12]
 800a3fc:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800a3fe:	683b      	ldr	r3, [r7, #0]
 800a400:	685a      	ldr	r2, [r3, #4]
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	693a      	ldr	r2, [r7, #16]
 800a40a:	621a      	str	r2, [r3, #32]
}
 800a40c:	bf00      	nop
 800a40e:	371c      	adds	r7, #28
 800a410:	46bd      	mov	sp, r7
 800a412:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a416:	4770      	bx	lr
 800a418:	40012c00 	.word	0x40012c00
 800a41c:	40013400 	.word	0x40013400
 800a420:	40014000 	.word	0x40014000
 800a424:	40014400 	.word	0x40014400
 800a428:	40014800 	.word	0x40014800

0800a42c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800a42c:	b480      	push	{r7}
 800a42e:	b087      	sub	sp, #28
 800a430:	af00      	add	r7, sp, #0
 800a432:	6078      	str	r0, [r7, #4]
 800a434:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	6a1b      	ldr	r3, [r3, #32]
 800a43a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	6a1b      	ldr	r3, [r3, #32]
 800a446:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	685b      	ldr	r3, [r3, #4]
 800a44c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a452:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800a454:	68fb      	ldr	r3, [r7, #12]
 800a456:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800a45a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a45e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a460:	683b      	ldr	r3, [r7, #0]
 800a462:	681b      	ldr	r3, [r3, #0]
 800a464:	021b      	lsls	r3, r3, #8
 800a466:	68fa      	ldr	r2, [r7, #12]
 800a468:	4313      	orrs	r3, r2
 800a46a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800a46c:	693b      	ldr	r3, [r7, #16]
 800a46e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800a472:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800a474:	683b      	ldr	r3, [r7, #0]
 800a476:	689b      	ldr	r3, [r3, #8]
 800a478:	051b      	lsls	r3, r3, #20
 800a47a:	693a      	ldr	r2, [r7, #16]
 800a47c:	4313      	orrs	r3, r2
 800a47e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	4a18      	ldr	r2, [pc, #96]	; (800a4e4 <TIM_OC6_SetConfig+0xb8>)
 800a484:	4293      	cmp	r3, r2
 800a486:	d00f      	beq.n	800a4a8 <TIM_OC6_SetConfig+0x7c>
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	4a17      	ldr	r2, [pc, #92]	; (800a4e8 <TIM_OC6_SetConfig+0xbc>)
 800a48c:	4293      	cmp	r3, r2
 800a48e:	d00b      	beq.n	800a4a8 <TIM_OC6_SetConfig+0x7c>
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	4a16      	ldr	r2, [pc, #88]	; (800a4ec <TIM_OC6_SetConfig+0xc0>)
 800a494:	4293      	cmp	r3, r2
 800a496:	d007      	beq.n	800a4a8 <TIM_OC6_SetConfig+0x7c>
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	4a15      	ldr	r2, [pc, #84]	; (800a4f0 <TIM_OC6_SetConfig+0xc4>)
 800a49c:	4293      	cmp	r3, r2
 800a49e:	d003      	beq.n	800a4a8 <TIM_OC6_SetConfig+0x7c>
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	4a14      	ldr	r2, [pc, #80]	; (800a4f4 <TIM_OC6_SetConfig+0xc8>)
 800a4a4:	4293      	cmp	r3, r2
 800a4a6:	d109      	bne.n	800a4bc <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800a4a8:	697b      	ldr	r3, [r7, #20]
 800a4aa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800a4ae:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800a4b0:	683b      	ldr	r3, [r7, #0]
 800a4b2:	695b      	ldr	r3, [r3, #20]
 800a4b4:	029b      	lsls	r3, r3, #10
 800a4b6:	697a      	ldr	r2, [r7, #20]
 800a4b8:	4313      	orrs	r3, r2
 800a4ba:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	697a      	ldr	r2, [r7, #20]
 800a4c0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	68fa      	ldr	r2, [r7, #12]
 800a4c6:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800a4c8:	683b      	ldr	r3, [r7, #0]
 800a4ca:	685a      	ldr	r2, [r3, #4]
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	693a      	ldr	r2, [r7, #16]
 800a4d4:	621a      	str	r2, [r3, #32]
}
 800a4d6:	bf00      	nop
 800a4d8:	371c      	adds	r7, #28
 800a4da:	46bd      	mov	sp, r7
 800a4dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4e0:	4770      	bx	lr
 800a4e2:	bf00      	nop
 800a4e4:	40012c00 	.word	0x40012c00
 800a4e8:	40013400 	.word	0x40013400
 800a4ec:	40014000 	.word	0x40014000
 800a4f0:	40014400 	.word	0x40014400
 800a4f4:	40014800 	.word	0x40014800

0800a4f8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a4f8:	b480      	push	{r7}
 800a4fa:	b087      	sub	sp, #28
 800a4fc:	af00      	add	r7, sp, #0
 800a4fe:	60f8      	str	r0, [r7, #12]
 800a500:	60b9      	str	r1, [r7, #8]
 800a502:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a504:	68bb      	ldr	r3, [r7, #8]
 800a506:	f003 031f 	and.w	r3, r3, #31
 800a50a:	2201      	movs	r2, #1
 800a50c:	fa02 f303 	lsl.w	r3, r2, r3
 800a510:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a512:	68fb      	ldr	r3, [r7, #12]
 800a514:	6a1a      	ldr	r2, [r3, #32]
 800a516:	697b      	ldr	r3, [r7, #20]
 800a518:	43db      	mvns	r3, r3
 800a51a:	401a      	ands	r2, r3
 800a51c:	68fb      	ldr	r3, [r7, #12]
 800a51e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a520:	68fb      	ldr	r3, [r7, #12]
 800a522:	6a1a      	ldr	r2, [r3, #32]
 800a524:	68bb      	ldr	r3, [r7, #8]
 800a526:	f003 031f 	and.w	r3, r3, #31
 800a52a:	6879      	ldr	r1, [r7, #4]
 800a52c:	fa01 f303 	lsl.w	r3, r1, r3
 800a530:	431a      	orrs	r2, r3
 800a532:	68fb      	ldr	r3, [r7, #12]
 800a534:	621a      	str	r2, [r3, #32]
}
 800a536:	bf00      	nop
 800a538:	371c      	adds	r7, #28
 800a53a:	46bd      	mov	sp, r7
 800a53c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a540:	4770      	bx	lr
	...

0800a544 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a544:	b480      	push	{r7}
 800a546:	b085      	sub	sp, #20
 800a548:	af00      	add	r7, sp, #0
 800a54a:	6078      	str	r0, [r7, #4]
 800a54c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a554:	2b01      	cmp	r3, #1
 800a556:	d101      	bne.n	800a55c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a558:	2302      	movs	r3, #2
 800a55a:	e063      	b.n	800a624 <HAL_TIMEx_MasterConfigSynchronization+0xe0>
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	2201      	movs	r2, #1
 800a560:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	2202      	movs	r2, #2
 800a568:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	681b      	ldr	r3, [r3, #0]
 800a570:	685b      	ldr	r3, [r3, #4]
 800a572:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	681b      	ldr	r3, [r3, #0]
 800a578:	689b      	ldr	r3, [r3, #8]
 800a57a:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	681b      	ldr	r3, [r3, #0]
 800a580:	4a2b      	ldr	r2, [pc, #172]	; (800a630 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800a582:	4293      	cmp	r3, r2
 800a584:	d004      	beq.n	800a590 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	681b      	ldr	r3, [r3, #0]
 800a58a:	4a2a      	ldr	r2, [pc, #168]	; (800a634 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800a58c:	4293      	cmp	r3, r2
 800a58e:	d108      	bne.n	800a5a2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800a590:	68fb      	ldr	r3, [r7, #12]
 800a592:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800a596:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800a598:	683b      	ldr	r3, [r7, #0]
 800a59a:	685b      	ldr	r3, [r3, #4]
 800a59c:	68fa      	ldr	r2, [r7, #12]
 800a59e:	4313      	orrs	r3, r2
 800a5a0:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a5a2:	68fb      	ldr	r3, [r7, #12]
 800a5a4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a5a8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a5aa:	683b      	ldr	r3, [r7, #0]
 800a5ac:	681b      	ldr	r3, [r3, #0]
 800a5ae:	68fa      	ldr	r2, [r7, #12]
 800a5b0:	4313      	orrs	r3, r2
 800a5b2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	681b      	ldr	r3, [r3, #0]
 800a5b8:	68fa      	ldr	r2, [r7, #12]
 800a5ba:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	681b      	ldr	r3, [r3, #0]
 800a5c0:	4a1b      	ldr	r2, [pc, #108]	; (800a630 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800a5c2:	4293      	cmp	r3, r2
 800a5c4:	d018      	beq.n	800a5f8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	681b      	ldr	r3, [r3, #0]
 800a5ca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a5ce:	d013      	beq.n	800a5f8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	681b      	ldr	r3, [r3, #0]
 800a5d4:	4a18      	ldr	r2, [pc, #96]	; (800a638 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800a5d6:	4293      	cmp	r3, r2
 800a5d8:	d00e      	beq.n	800a5f8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	681b      	ldr	r3, [r3, #0]
 800a5de:	4a17      	ldr	r2, [pc, #92]	; (800a63c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800a5e0:	4293      	cmp	r3, r2
 800a5e2:	d009      	beq.n	800a5f8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	681b      	ldr	r3, [r3, #0]
 800a5e8:	4a12      	ldr	r2, [pc, #72]	; (800a634 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800a5ea:	4293      	cmp	r3, r2
 800a5ec:	d004      	beq.n	800a5f8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	681b      	ldr	r3, [r3, #0]
 800a5f2:	4a13      	ldr	r2, [pc, #76]	; (800a640 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800a5f4:	4293      	cmp	r3, r2
 800a5f6:	d10c      	bne.n	800a612 <HAL_TIMEx_MasterConfigSynchronization+0xce>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a5f8:	68bb      	ldr	r3, [r7, #8]
 800a5fa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a5fe:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a600:	683b      	ldr	r3, [r7, #0]
 800a602:	689b      	ldr	r3, [r3, #8]
 800a604:	68ba      	ldr	r2, [r7, #8]
 800a606:	4313      	orrs	r3, r2
 800a608:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	681b      	ldr	r3, [r3, #0]
 800a60e:	68ba      	ldr	r2, [r7, #8]
 800a610:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	2201      	movs	r2, #1
 800a616:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	2200      	movs	r2, #0
 800a61e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a622:	2300      	movs	r3, #0
}
 800a624:	4618      	mov	r0, r3
 800a626:	3714      	adds	r7, #20
 800a628:	46bd      	mov	sp, r7
 800a62a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a62e:	4770      	bx	lr
 800a630:	40012c00 	.word	0x40012c00
 800a634:	40013400 	.word	0x40013400
 800a638:	40000400 	.word	0x40000400
 800a63c:	40000800 	.word	0x40000800
 800a640:	40014000 	.word	0x40014000

0800a644 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800a644:	b480      	push	{r7}
 800a646:	b085      	sub	sp, #20
 800a648:	af00      	add	r7, sp, #0
 800a64a:	6078      	str	r0, [r7, #4]
 800a64c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800a64e:	2300      	movs	r3, #0
 800a650:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
#endif /* TIM_BDTR_BKF */
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a658:	2b01      	cmp	r3, #1
 800a65a:	d101      	bne.n	800a660 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800a65c:	2302      	movs	r3, #2
 800a65e:	e065      	b.n	800a72c <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	2201      	movs	r2, #1
 800a664:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800a668:	68fb      	ldr	r3, [r7, #12]
 800a66a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800a66e:	683b      	ldr	r3, [r7, #0]
 800a670:	68db      	ldr	r3, [r3, #12]
 800a672:	4313      	orrs	r3, r2
 800a674:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800a676:	68fb      	ldr	r3, [r7, #12]
 800a678:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800a67c:	683b      	ldr	r3, [r7, #0]
 800a67e:	689b      	ldr	r3, [r3, #8]
 800a680:	4313      	orrs	r3, r2
 800a682:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800a684:	68fb      	ldr	r3, [r7, #12]
 800a686:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800a68a:	683b      	ldr	r3, [r7, #0]
 800a68c:	685b      	ldr	r3, [r3, #4]
 800a68e:	4313      	orrs	r3, r2
 800a690:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800a692:	68fb      	ldr	r3, [r7, #12]
 800a694:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800a698:	683b      	ldr	r3, [r7, #0]
 800a69a:	681b      	ldr	r3, [r3, #0]
 800a69c:	4313      	orrs	r3, r2
 800a69e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800a6a0:	68fb      	ldr	r3, [r7, #12]
 800a6a2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a6a6:	683b      	ldr	r3, [r7, #0]
 800a6a8:	691b      	ldr	r3, [r3, #16]
 800a6aa:	4313      	orrs	r3, r2
 800a6ac:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800a6ae:	68fb      	ldr	r3, [r7, #12]
 800a6b0:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800a6b4:	683b      	ldr	r3, [r7, #0]
 800a6b6:	695b      	ldr	r3, [r3, #20]
 800a6b8:	4313      	orrs	r3, r2
 800a6ba:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800a6bc:	68fb      	ldr	r3, [r7, #12]
 800a6be:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800a6c2:	683b      	ldr	r3, [r7, #0]
 800a6c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a6c6:	4313      	orrs	r3, r2
 800a6c8:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKF)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800a6ca:	68fb      	ldr	r3, [r7, #12]
 800a6cc:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800a6d0:	683b      	ldr	r3, [r7, #0]
 800a6d2:	699b      	ldr	r3, [r3, #24]
 800a6d4:	041b      	lsls	r3, r3, #16
 800a6d6:	4313      	orrs	r3, r2
 800a6d8:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKF */

#if defined(TIM_BDTR_BK2E)
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	681b      	ldr	r3, [r3, #0]
 800a6de:	4a16      	ldr	r2, [pc, #88]	; (800a738 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 800a6e0:	4293      	cmp	r3, r2
 800a6e2:	d004      	beq.n	800a6ee <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	681b      	ldr	r3, [r3, #0]
 800a6e8:	4a14      	ldr	r2, [pc, #80]	; (800a73c <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800a6ea:	4293      	cmp	r3, r2
 800a6ec:	d115      	bne.n	800a71a <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800a6ee:	68fb      	ldr	r3, [r7, #12]
 800a6f0:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800a6f4:	683b      	ldr	r3, [r7, #0]
 800a6f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a6f8:	051b      	lsls	r3, r3, #20
 800a6fa:	4313      	orrs	r3, r2
 800a6fc:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800a6fe:	68fb      	ldr	r3, [r7, #12]
 800a700:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800a704:	683b      	ldr	r3, [r7, #0]
 800a706:	69db      	ldr	r3, [r3, #28]
 800a708:	4313      	orrs	r3, r2
 800a70a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800a70c:	68fb      	ldr	r3, [r7, #12]
 800a70e:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800a712:	683b      	ldr	r3, [r7, #0]
 800a714:	6a1b      	ldr	r3, [r3, #32]
 800a716:	4313      	orrs	r3, r2
 800a718:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_BDTR_BK2E */

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	681b      	ldr	r3, [r3, #0]
 800a71e:	68fa      	ldr	r2, [r7, #12]
 800a720:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	2200      	movs	r2, #0
 800a726:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a72a:	2300      	movs	r3, #0
}
 800a72c:	4618      	mov	r0, r3
 800a72e:	3714      	adds	r7, #20
 800a730:	46bd      	mov	sp, r7
 800a732:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a736:	4770      	bx	lr
 800a738:	40012c00 	.word	0x40012c00
 800a73c:	40013400 	.word	0x40013400

0800a740 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a740:	b580      	push	{r7, lr}
 800a742:	b082      	sub	sp, #8
 800a744:	af00      	add	r7, sp, #0
 800a746:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	2b00      	cmp	r3, #0
 800a74c:	d101      	bne.n	800a752 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a74e:	2301      	movs	r3, #1
 800a750:	e040      	b.n	800a7d4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800a756:	2b00      	cmp	r3, #0
 800a758:	d106      	bne.n	800a768 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	2200      	movs	r2, #0
 800a75e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a762:	6878      	ldr	r0, [r7, #4]
 800a764:	f7fa fa20 	bl	8004ba8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	2224      	movs	r2, #36	; 0x24
 800a76c:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	681b      	ldr	r3, [r3, #0]
 800a772:	681a      	ldr	r2, [r3, #0]
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	681b      	ldr	r3, [r3, #0]
 800a778:	f022 0201 	bic.w	r2, r2, #1
 800a77c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a77e:	6878      	ldr	r0, [r7, #4]
 800a780:	f000 f8ea 	bl	800a958 <UART_SetConfig>
 800a784:	4603      	mov	r3, r0
 800a786:	2b01      	cmp	r3, #1
 800a788:	d101      	bne.n	800a78e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800a78a:	2301      	movs	r3, #1
 800a78c:	e022      	b.n	800a7d4 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a792:	2b00      	cmp	r3, #0
 800a794:	d002      	beq.n	800a79c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800a796:	6878      	ldr	r0, [r7, #4]
 800a798:	f000 fab2 	bl	800ad00 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	681b      	ldr	r3, [r3, #0]
 800a7a0:	685a      	ldr	r2, [r3, #4]
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	681b      	ldr	r3, [r3, #0]
 800a7a6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800a7aa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	681b      	ldr	r3, [r3, #0]
 800a7b0:	689a      	ldr	r2, [r3, #8]
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	681b      	ldr	r3, [r3, #0]
 800a7b6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800a7ba:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	681b      	ldr	r3, [r3, #0]
 800a7c0:	681a      	ldr	r2, [r3, #0]
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	681b      	ldr	r3, [r3, #0]
 800a7c6:	f042 0201 	orr.w	r2, r2, #1
 800a7ca:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a7cc:	6878      	ldr	r0, [r7, #4]
 800a7ce:	f000 fb39 	bl	800ae44 <UART_CheckIdleState>
 800a7d2:	4603      	mov	r3, r0
}
 800a7d4:	4618      	mov	r0, r3
 800a7d6:	3708      	adds	r7, #8
 800a7d8:	46bd      	mov	sp, r7
 800a7da:	bd80      	pop	{r7, pc}

0800a7dc <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a7dc:	b580      	push	{r7, lr}
 800a7de:	b08a      	sub	sp, #40	; 0x28
 800a7e0:	af02      	add	r7, sp, #8
 800a7e2:	60f8      	str	r0, [r7, #12]
 800a7e4:	60b9      	str	r1, [r7, #8]
 800a7e6:	603b      	str	r3, [r7, #0]
 800a7e8:	4613      	mov	r3, r2
 800a7ea:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800a7ec:	68fb      	ldr	r3, [r7, #12]
 800a7ee:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a7f0:	2b20      	cmp	r3, #32
 800a7f2:	f040 80ac 	bne.w	800a94e <HAL_UART_Receive+0x172>
  {
    if ((pData == NULL) || (Size == 0U))
 800a7f6:	68bb      	ldr	r3, [r7, #8]
 800a7f8:	2b00      	cmp	r3, #0
 800a7fa:	d002      	beq.n	800a802 <HAL_UART_Receive+0x26>
 800a7fc:	88fb      	ldrh	r3, [r7, #6]
 800a7fe:	2b00      	cmp	r3, #0
 800a800:	d101      	bne.n	800a806 <HAL_UART_Receive+0x2a>
    {
      return  HAL_ERROR;
 800a802:	2301      	movs	r3, #1
 800a804:	e0a4      	b.n	800a950 <HAL_UART_Receive+0x174>
    }

    __HAL_LOCK(huart);
 800a806:	68fb      	ldr	r3, [r7, #12]
 800a808:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800a80c:	2b01      	cmp	r3, #1
 800a80e:	d101      	bne.n	800a814 <HAL_UART_Receive+0x38>
 800a810:	2302      	movs	r3, #2
 800a812:	e09d      	b.n	800a950 <HAL_UART_Receive+0x174>
 800a814:	68fb      	ldr	r3, [r7, #12]
 800a816:	2201      	movs	r2, #1
 800a818:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a81c:	68fb      	ldr	r3, [r7, #12]
 800a81e:	2200      	movs	r2, #0
 800a820:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a824:	68fb      	ldr	r3, [r7, #12]
 800a826:	2222      	movs	r2, #34	; 0x22
 800a828:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a82a:	68fb      	ldr	r3, [r7, #12]
 800a82c:	2200      	movs	r2, #0
 800a82e:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800a830:	f7fa fc08 	bl	8005044 <HAL_GetTick>
 800a834:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 800a836:	68fb      	ldr	r3, [r7, #12]
 800a838:	88fa      	ldrh	r2, [r7, #6]
 800a83a:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 800a83e:	68fb      	ldr	r3, [r7, #12]
 800a840:	88fa      	ldrh	r2, [r7, #6]
 800a842:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800a846:	68fb      	ldr	r3, [r7, #12]
 800a848:	689b      	ldr	r3, [r3, #8]
 800a84a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a84e:	d10e      	bne.n	800a86e <HAL_UART_Receive+0x92>
 800a850:	68fb      	ldr	r3, [r7, #12]
 800a852:	691b      	ldr	r3, [r3, #16]
 800a854:	2b00      	cmp	r3, #0
 800a856:	d105      	bne.n	800a864 <HAL_UART_Receive+0x88>
 800a858:	68fb      	ldr	r3, [r7, #12]
 800a85a:	f240 12ff 	movw	r2, #511	; 0x1ff
 800a85e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800a862:	e01a      	b.n	800a89a <HAL_UART_Receive+0xbe>
 800a864:	68fb      	ldr	r3, [r7, #12]
 800a866:	22ff      	movs	r2, #255	; 0xff
 800a868:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800a86c:	e015      	b.n	800a89a <HAL_UART_Receive+0xbe>
 800a86e:	68fb      	ldr	r3, [r7, #12]
 800a870:	689b      	ldr	r3, [r3, #8]
 800a872:	2b00      	cmp	r3, #0
 800a874:	d10d      	bne.n	800a892 <HAL_UART_Receive+0xb6>
 800a876:	68fb      	ldr	r3, [r7, #12]
 800a878:	691b      	ldr	r3, [r3, #16]
 800a87a:	2b00      	cmp	r3, #0
 800a87c:	d104      	bne.n	800a888 <HAL_UART_Receive+0xac>
 800a87e:	68fb      	ldr	r3, [r7, #12]
 800a880:	22ff      	movs	r2, #255	; 0xff
 800a882:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800a886:	e008      	b.n	800a89a <HAL_UART_Receive+0xbe>
 800a888:	68fb      	ldr	r3, [r7, #12]
 800a88a:	227f      	movs	r2, #127	; 0x7f
 800a88c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800a890:	e003      	b.n	800a89a <HAL_UART_Receive+0xbe>
 800a892:	68fb      	ldr	r3, [r7, #12]
 800a894:	2200      	movs	r2, #0
 800a896:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 800a89a:	68fb      	ldr	r3, [r7, #12]
 800a89c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800a8a0:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a8a2:	68fb      	ldr	r3, [r7, #12]
 800a8a4:	689b      	ldr	r3, [r3, #8]
 800a8a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a8aa:	d108      	bne.n	800a8be <HAL_UART_Receive+0xe2>
 800a8ac:	68fb      	ldr	r3, [r7, #12]
 800a8ae:	691b      	ldr	r3, [r3, #16]
 800a8b0:	2b00      	cmp	r3, #0
 800a8b2:	d104      	bne.n	800a8be <HAL_UART_Receive+0xe2>
    {
      pdata8bits  = NULL;
 800a8b4:	2300      	movs	r3, #0
 800a8b6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800a8b8:	68bb      	ldr	r3, [r7, #8]
 800a8ba:	61bb      	str	r3, [r7, #24]
 800a8bc:	e003      	b.n	800a8c6 <HAL_UART_Receive+0xea>
    }
    else
    {
      pdata8bits  = pData;
 800a8be:	68bb      	ldr	r3, [r7, #8]
 800a8c0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a8c2:	2300      	movs	r3, #0
 800a8c4:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800a8c6:	68fb      	ldr	r3, [r7, #12]
 800a8c8:	2200      	movs	r2, #0
 800a8ca:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800a8ce:	e033      	b.n	800a938 <HAL_UART_Receive+0x15c>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800a8d0:	683b      	ldr	r3, [r7, #0]
 800a8d2:	9300      	str	r3, [sp, #0]
 800a8d4:	697b      	ldr	r3, [r7, #20]
 800a8d6:	2200      	movs	r2, #0
 800a8d8:	2120      	movs	r1, #32
 800a8da:	68f8      	ldr	r0, [r7, #12]
 800a8dc:	f000 fafb 	bl	800aed6 <UART_WaitOnFlagUntilTimeout>
 800a8e0:	4603      	mov	r3, r0
 800a8e2:	2b00      	cmp	r3, #0
 800a8e4:	d001      	beq.n	800a8ea <HAL_UART_Receive+0x10e>
      {
        return HAL_TIMEOUT;
 800a8e6:	2303      	movs	r3, #3
 800a8e8:	e032      	b.n	800a950 <HAL_UART_Receive+0x174>
      }
      if (pdata8bits == NULL)
 800a8ea:	69fb      	ldr	r3, [r7, #28]
 800a8ec:	2b00      	cmp	r3, #0
 800a8ee:	d10c      	bne.n	800a90a <HAL_UART_Receive+0x12e>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800a8f0:	68fb      	ldr	r3, [r7, #12]
 800a8f2:	681b      	ldr	r3, [r3, #0]
 800a8f4:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800a8f6:	b29a      	uxth	r2, r3
 800a8f8:	8a7b      	ldrh	r3, [r7, #18]
 800a8fa:	4013      	ands	r3, r2
 800a8fc:	b29a      	uxth	r2, r3
 800a8fe:	69bb      	ldr	r3, [r7, #24]
 800a900:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800a902:	69bb      	ldr	r3, [r7, #24]
 800a904:	3302      	adds	r3, #2
 800a906:	61bb      	str	r3, [r7, #24]
 800a908:	e00d      	b.n	800a926 <HAL_UART_Receive+0x14a>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800a90a:	68fb      	ldr	r3, [r7, #12]
 800a90c:	681b      	ldr	r3, [r3, #0]
 800a90e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800a910:	b29b      	uxth	r3, r3
 800a912:	b2da      	uxtb	r2, r3
 800a914:	8a7b      	ldrh	r3, [r7, #18]
 800a916:	b2db      	uxtb	r3, r3
 800a918:	4013      	ands	r3, r2
 800a91a:	b2da      	uxtb	r2, r3
 800a91c:	69fb      	ldr	r3, [r7, #28]
 800a91e:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800a920:	69fb      	ldr	r3, [r7, #28]
 800a922:	3301      	adds	r3, #1
 800a924:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800a926:	68fb      	ldr	r3, [r7, #12]
 800a928:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800a92c:	b29b      	uxth	r3, r3
 800a92e:	3b01      	subs	r3, #1
 800a930:	b29a      	uxth	r2, r3
 800a932:	68fb      	ldr	r3, [r7, #12]
 800a934:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 800a938:	68fb      	ldr	r3, [r7, #12]
 800a93a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800a93e:	b29b      	uxth	r3, r3
 800a940:	2b00      	cmp	r3, #0
 800a942:	d1c5      	bne.n	800a8d0 <HAL_UART_Receive+0xf4>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800a944:	68fb      	ldr	r3, [r7, #12]
 800a946:	2220      	movs	r2, #32
 800a948:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 800a94a:	2300      	movs	r3, #0
 800a94c:	e000      	b.n	800a950 <HAL_UART_Receive+0x174>
  }
  else
  {
    return HAL_BUSY;
 800a94e:	2302      	movs	r3, #2
  }
}
 800a950:	4618      	mov	r0, r3
 800a952:	3720      	adds	r7, #32
 800a954:	46bd      	mov	sp, r7
 800a956:	bd80      	pop	{r7, pc}

0800a958 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a958:	b580      	push	{r7, lr}
 800a95a:	b088      	sub	sp, #32
 800a95c:	af00      	add	r7, sp, #0
 800a95e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a960:	2300      	movs	r3, #0
 800a962:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	689a      	ldr	r2, [r3, #8]
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	691b      	ldr	r3, [r3, #16]
 800a96c:	431a      	orrs	r2, r3
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	695b      	ldr	r3, [r3, #20]
 800a972:	431a      	orrs	r2, r3
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	69db      	ldr	r3, [r3, #28]
 800a978:	4313      	orrs	r3, r2
 800a97a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	681b      	ldr	r3, [r3, #0]
 800a980:	681b      	ldr	r3, [r3, #0]
 800a982:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800a986:	f023 030c 	bic.w	r3, r3, #12
 800a98a:	687a      	ldr	r2, [r7, #4]
 800a98c:	6812      	ldr	r2, [r2, #0]
 800a98e:	6979      	ldr	r1, [r7, #20]
 800a990:	430b      	orrs	r3, r1
 800a992:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a994:	687b      	ldr	r3, [r7, #4]
 800a996:	681b      	ldr	r3, [r3, #0]
 800a998:	685b      	ldr	r3, [r3, #4]
 800a99a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	68da      	ldr	r2, [r3, #12]
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	681b      	ldr	r3, [r3, #0]
 800a9a6:	430a      	orrs	r2, r1
 800a9a8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	699b      	ldr	r3, [r3, #24]
 800a9ae:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	6a1b      	ldr	r3, [r3, #32]
 800a9b4:	697a      	ldr	r2, [r7, #20]
 800a9b6:	4313      	orrs	r3, r2
 800a9b8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	681b      	ldr	r3, [r3, #0]
 800a9be:	689b      	ldr	r3, [r3, #8]
 800a9c0:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	681b      	ldr	r3, [r3, #0]
 800a9c8:	697a      	ldr	r2, [r7, #20]
 800a9ca:	430a      	orrs	r2, r1
 800a9cc:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	681b      	ldr	r3, [r3, #0]
 800a9d2:	4aae      	ldr	r2, [pc, #696]	; (800ac8c <UART_SetConfig+0x334>)
 800a9d4:	4293      	cmp	r3, r2
 800a9d6:	d120      	bne.n	800aa1a <UART_SetConfig+0xc2>
 800a9d8:	4bad      	ldr	r3, [pc, #692]	; (800ac90 <UART_SetConfig+0x338>)
 800a9da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a9dc:	f003 0303 	and.w	r3, r3, #3
 800a9e0:	2b03      	cmp	r3, #3
 800a9e2:	d817      	bhi.n	800aa14 <UART_SetConfig+0xbc>
 800a9e4:	a201      	add	r2, pc, #4	; (adr r2, 800a9ec <UART_SetConfig+0x94>)
 800a9e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a9ea:	bf00      	nop
 800a9ec:	0800a9fd 	.word	0x0800a9fd
 800a9f0:	0800aa09 	.word	0x0800aa09
 800a9f4:	0800aa0f 	.word	0x0800aa0f
 800a9f8:	0800aa03 	.word	0x0800aa03
 800a9fc:	2301      	movs	r3, #1
 800a9fe:	77fb      	strb	r3, [r7, #31]
 800aa00:	e0b5      	b.n	800ab6e <UART_SetConfig+0x216>
 800aa02:	2302      	movs	r3, #2
 800aa04:	77fb      	strb	r3, [r7, #31]
 800aa06:	e0b2      	b.n	800ab6e <UART_SetConfig+0x216>
 800aa08:	2304      	movs	r3, #4
 800aa0a:	77fb      	strb	r3, [r7, #31]
 800aa0c:	e0af      	b.n	800ab6e <UART_SetConfig+0x216>
 800aa0e:	2308      	movs	r3, #8
 800aa10:	77fb      	strb	r3, [r7, #31]
 800aa12:	e0ac      	b.n	800ab6e <UART_SetConfig+0x216>
 800aa14:	2310      	movs	r3, #16
 800aa16:	77fb      	strb	r3, [r7, #31]
 800aa18:	e0a9      	b.n	800ab6e <UART_SetConfig+0x216>
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	681b      	ldr	r3, [r3, #0]
 800aa1e:	4a9d      	ldr	r2, [pc, #628]	; (800ac94 <UART_SetConfig+0x33c>)
 800aa20:	4293      	cmp	r3, r2
 800aa22:	d124      	bne.n	800aa6e <UART_SetConfig+0x116>
 800aa24:	4b9a      	ldr	r3, [pc, #616]	; (800ac90 <UART_SetConfig+0x338>)
 800aa26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aa28:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800aa2c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800aa30:	d011      	beq.n	800aa56 <UART_SetConfig+0xfe>
 800aa32:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800aa36:	d817      	bhi.n	800aa68 <UART_SetConfig+0x110>
 800aa38:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800aa3c:	d011      	beq.n	800aa62 <UART_SetConfig+0x10a>
 800aa3e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800aa42:	d811      	bhi.n	800aa68 <UART_SetConfig+0x110>
 800aa44:	2b00      	cmp	r3, #0
 800aa46:	d003      	beq.n	800aa50 <UART_SetConfig+0xf8>
 800aa48:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800aa4c:	d006      	beq.n	800aa5c <UART_SetConfig+0x104>
 800aa4e:	e00b      	b.n	800aa68 <UART_SetConfig+0x110>
 800aa50:	2300      	movs	r3, #0
 800aa52:	77fb      	strb	r3, [r7, #31]
 800aa54:	e08b      	b.n	800ab6e <UART_SetConfig+0x216>
 800aa56:	2302      	movs	r3, #2
 800aa58:	77fb      	strb	r3, [r7, #31]
 800aa5a:	e088      	b.n	800ab6e <UART_SetConfig+0x216>
 800aa5c:	2304      	movs	r3, #4
 800aa5e:	77fb      	strb	r3, [r7, #31]
 800aa60:	e085      	b.n	800ab6e <UART_SetConfig+0x216>
 800aa62:	2308      	movs	r3, #8
 800aa64:	77fb      	strb	r3, [r7, #31]
 800aa66:	e082      	b.n	800ab6e <UART_SetConfig+0x216>
 800aa68:	2310      	movs	r3, #16
 800aa6a:	77fb      	strb	r3, [r7, #31]
 800aa6c:	e07f      	b.n	800ab6e <UART_SetConfig+0x216>
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	681b      	ldr	r3, [r3, #0]
 800aa72:	4a89      	ldr	r2, [pc, #548]	; (800ac98 <UART_SetConfig+0x340>)
 800aa74:	4293      	cmp	r3, r2
 800aa76:	d124      	bne.n	800aac2 <UART_SetConfig+0x16a>
 800aa78:	4b85      	ldr	r3, [pc, #532]	; (800ac90 <UART_SetConfig+0x338>)
 800aa7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aa7c:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 800aa80:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800aa84:	d011      	beq.n	800aaaa <UART_SetConfig+0x152>
 800aa86:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800aa8a:	d817      	bhi.n	800aabc <UART_SetConfig+0x164>
 800aa8c:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800aa90:	d011      	beq.n	800aab6 <UART_SetConfig+0x15e>
 800aa92:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800aa96:	d811      	bhi.n	800aabc <UART_SetConfig+0x164>
 800aa98:	2b00      	cmp	r3, #0
 800aa9a:	d003      	beq.n	800aaa4 <UART_SetConfig+0x14c>
 800aa9c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800aaa0:	d006      	beq.n	800aab0 <UART_SetConfig+0x158>
 800aaa2:	e00b      	b.n	800aabc <UART_SetConfig+0x164>
 800aaa4:	2300      	movs	r3, #0
 800aaa6:	77fb      	strb	r3, [r7, #31]
 800aaa8:	e061      	b.n	800ab6e <UART_SetConfig+0x216>
 800aaaa:	2302      	movs	r3, #2
 800aaac:	77fb      	strb	r3, [r7, #31]
 800aaae:	e05e      	b.n	800ab6e <UART_SetConfig+0x216>
 800aab0:	2304      	movs	r3, #4
 800aab2:	77fb      	strb	r3, [r7, #31]
 800aab4:	e05b      	b.n	800ab6e <UART_SetConfig+0x216>
 800aab6:	2308      	movs	r3, #8
 800aab8:	77fb      	strb	r3, [r7, #31]
 800aaba:	e058      	b.n	800ab6e <UART_SetConfig+0x216>
 800aabc:	2310      	movs	r3, #16
 800aabe:	77fb      	strb	r3, [r7, #31]
 800aac0:	e055      	b.n	800ab6e <UART_SetConfig+0x216>
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	681b      	ldr	r3, [r3, #0]
 800aac6:	4a75      	ldr	r2, [pc, #468]	; (800ac9c <UART_SetConfig+0x344>)
 800aac8:	4293      	cmp	r3, r2
 800aaca:	d124      	bne.n	800ab16 <UART_SetConfig+0x1be>
 800aacc:	4b70      	ldr	r3, [pc, #448]	; (800ac90 <UART_SetConfig+0x338>)
 800aace:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aad0:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800aad4:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800aad8:	d011      	beq.n	800aafe <UART_SetConfig+0x1a6>
 800aada:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800aade:	d817      	bhi.n	800ab10 <UART_SetConfig+0x1b8>
 800aae0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800aae4:	d011      	beq.n	800ab0a <UART_SetConfig+0x1b2>
 800aae6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800aaea:	d811      	bhi.n	800ab10 <UART_SetConfig+0x1b8>
 800aaec:	2b00      	cmp	r3, #0
 800aaee:	d003      	beq.n	800aaf8 <UART_SetConfig+0x1a0>
 800aaf0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800aaf4:	d006      	beq.n	800ab04 <UART_SetConfig+0x1ac>
 800aaf6:	e00b      	b.n	800ab10 <UART_SetConfig+0x1b8>
 800aaf8:	2300      	movs	r3, #0
 800aafa:	77fb      	strb	r3, [r7, #31]
 800aafc:	e037      	b.n	800ab6e <UART_SetConfig+0x216>
 800aafe:	2302      	movs	r3, #2
 800ab00:	77fb      	strb	r3, [r7, #31]
 800ab02:	e034      	b.n	800ab6e <UART_SetConfig+0x216>
 800ab04:	2304      	movs	r3, #4
 800ab06:	77fb      	strb	r3, [r7, #31]
 800ab08:	e031      	b.n	800ab6e <UART_SetConfig+0x216>
 800ab0a:	2308      	movs	r3, #8
 800ab0c:	77fb      	strb	r3, [r7, #31]
 800ab0e:	e02e      	b.n	800ab6e <UART_SetConfig+0x216>
 800ab10:	2310      	movs	r3, #16
 800ab12:	77fb      	strb	r3, [r7, #31]
 800ab14:	e02b      	b.n	800ab6e <UART_SetConfig+0x216>
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	681b      	ldr	r3, [r3, #0]
 800ab1a:	4a61      	ldr	r2, [pc, #388]	; (800aca0 <UART_SetConfig+0x348>)
 800ab1c:	4293      	cmp	r3, r2
 800ab1e:	d124      	bne.n	800ab6a <UART_SetConfig+0x212>
 800ab20:	4b5b      	ldr	r3, [pc, #364]	; (800ac90 <UART_SetConfig+0x338>)
 800ab22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ab24:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 800ab28:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800ab2c:	d011      	beq.n	800ab52 <UART_SetConfig+0x1fa>
 800ab2e:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800ab32:	d817      	bhi.n	800ab64 <UART_SetConfig+0x20c>
 800ab34:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800ab38:	d011      	beq.n	800ab5e <UART_SetConfig+0x206>
 800ab3a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800ab3e:	d811      	bhi.n	800ab64 <UART_SetConfig+0x20c>
 800ab40:	2b00      	cmp	r3, #0
 800ab42:	d003      	beq.n	800ab4c <UART_SetConfig+0x1f4>
 800ab44:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800ab48:	d006      	beq.n	800ab58 <UART_SetConfig+0x200>
 800ab4a:	e00b      	b.n	800ab64 <UART_SetConfig+0x20c>
 800ab4c:	2300      	movs	r3, #0
 800ab4e:	77fb      	strb	r3, [r7, #31]
 800ab50:	e00d      	b.n	800ab6e <UART_SetConfig+0x216>
 800ab52:	2302      	movs	r3, #2
 800ab54:	77fb      	strb	r3, [r7, #31]
 800ab56:	e00a      	b.n	800ab6e <UART_SetConfig+0x216>
 800ab58:	2304      	movs	r3, #4
 800ab5a:	77fb      	strb	r3, [r7, #31]
 800ab5c:	e007      	b.n	800ab6e <UART_SetConfig+0x216>
 800ab5e:	2308      	movs	r3, #8
 800ab60:	77fb      	strb	r3, [r7, #31]
 800ab62:	e004      	b.n	800ab6e <UART_SetConfig+0x216>
 800ab64:	2310      	movs	r3, #16
 800ab66:	77fb      	strb	r3, [r7, #31]
 800ab68:	e001      	b.n	800ab6e <UART_SetConfig+0x216>
 800ab6a:	2310      	movs	r3, #16
 800ab6c:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	69db      	ldr	r3, [r3, #28]
 800ab72:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ab76:	d15c      	bne.n	800ac32 <UART_SetConfig+0x2da>
  {
    switch (clocksource)
 800ab78:	7ffb      	ldrb	r3, [r7, #31]
 800ab7a:	2b08      	cmp	r3, #8
 800ab7c:	d827      	bhi.n	800abce <UART_SetConfig+0x276>
 800ab7e:	a201      	add	r2, pc, #4	; (adr r2, 800ab84 <UART_SetConfig+0x22c>)
 800ab80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab84:	0800aba9 	.word	0x0800aba9
 800ab88:	0800abb1 	.word	0x0800abb1
 800ab8c:	0800abb9 	.word	0x0800abb9
 800ab90:	0800abcf 	.word	0x0800abcf
 800ab94:	0800abbf 	.word	0x0800abbf
 800ab98:	0800abcf 	.word	0x0800abcf
 800ab9c:	0800abcf 	.word	0x0800abcf
 800aba0:	0800abcf 	.word	0x0800abcf
 800aba4:	0800abc7 	.word	0x0800abc7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800aba8:	f7fd ff04 	bl	80089b4 <HAL_RCC_GetPCLK1Freq>
 800abac:	61b8      	str	r0, [r7, #24]
        break;
 800abae:	e013      	b.n	800abd8 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800abb0:	f7fd ff22 	bl	80089f8 <HAL_RCC_GetPCLK2Freq>
 800abb4:	61b8      	str	r0, [r7, #24]
        break;
 800abb6:	e00f      	b.n	800abd8 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800abb8:	4b3a      	ldr	r3, [pc, #232]	; (800aca4 <UART_SetConfig+0x34c>)
 800abba:	61bb      	str	r3, [r7, #24]
        break;
 800abbc:	e00c      	b.n	800abd8 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800abbe:	f7fd fe83 	bl	80088c8 <HAL_RCC_GetSysClockFreq>
 800abc2:	61b8      	str	r0, [r7, #24]
        break;
 800abc4:	e008      	b.n	800abd8 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800abc6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800abca:	61bb      	str	r3, [r7, #24]
        break;
 800abcc:	e004      	b.n	800abd8 <UART_SetConfig+0x280>
      default:
        pclk = 0U;
 800abce:	2300      	movs	r3, #0
 800abd0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800abd2:	2301      	movs	r3, #1
 800abd4:	77bb      	strb	r3, [r7, #30]
        break;
 800abd6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800abd8:	69bb      	ldr	r3, [r7, #24]
 800abda:	2b00      	cmp	r3, #0
 800abdc:	f000 8085 	beq.w	800acea <UART_SetConfig+0x392>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800abe0:	69bb      	ldr	r3, [r7, #24]
 800abe2:	005a      	lsls	r2, r3, #1
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	685b      	ldr	r3, [r3, #4]
 800abe8:	085b      	lsrs	r3, r3, #1
 800abea:	441a      	add	r2, r3
 800abec:	687b      	ldr	r3, [r7, #4]
 800abee:	685b      	ldr	r3, [r3, #4]
 800abf0:	fbb2 f3f3 	udiv	r3, r2, r3
 800abf4:	b29b      	uxth	r3, r3
 800abf6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800abf8:	693b      	ldr	r3, [r7, #16]
 800abfa:	2b0f      	cmp	r3, #15
 800abfc:	d916      	bls.n	800ac2c <UART_SetConfig+0x2d4>
 800abfe:	693b      	ldr	r3, [r7, #16]
 800ac00:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ac04:	d212      	bcs.n	800ac2c <UART_SetConfig+0x2d4>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800ac06:	693b      	ldr	r3, [r7, #16]
 800ac08:	b29b      	uxth	r3, r3
 800ac0a:	f023 030f 	bic.w	r3, r3, #15
 800ac0e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800ac10:	693b      	ldr	r3, [r7, #16]
 800ac12:	085b      	lsrs	r3, r3, #1
 800ac14:	b29b      	uxth	r3, r3
 800ac16:	f003 0307 	and.w	r3, r3, #7
 800ac1a:	b29a      	uxth	r2, r3
 800ac1c:	89fb      	ldrh	r3, [r7, #14]
 800ac1e:	4313      	orrs	r3, r2
 800ac20:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	681b      	ldr	r3, [r3, #0]
 800ac26:	89fa      	ldrh	r2, [r7, #14]
 800ac28:	60da      	str	r2, [r3, #12]
 800ac2a:	e05e      	b.n	800acea <UART_SetConfig+0x392>
      }
      else
      {
        ret = HAL_ERROR;
 800ac2c:	2301      	movs	r3, #1
 800ac2e:	77bb      	strb	r3, [r7, #30]
 800ac30:	e05b      	b.n	800acea <UART_SetConfig+0x392>
      }
    }
  }
  else
  {
    switch (clocksource)
 800ac32:	7ffb      	ldrb	r3, [r7, #31]
 800ac34:	2b08      	cmp	r3, #8
 800ac36:	d837      	bhi.n	800aca8 <UART_SetConfig+0x350>
 800ac38:	a201      	add	r2, pc, #4	; (adr r2, 800ac40 <UART_SetConfig+0x2e8>)
 800ac3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac3e:	bf00      	nop
 800ac40:	0800ac65 	.word	0x0800ac65
 800ac44:	0800ac6d 	.word	0x0800ac6d
 800ac48:	0800ac75 	.word	0x0800ac75
 800ac4c:	0800aca9 	.word	0x0800aca9
 800ac50:	0800ac7b 	.word	0x0800ac7b
 800ac54:	0800aca9 	.word	0x0800aca9
 800ac58:	0800aca9 	.word	0x0800aca9
 800ac5c:	0800aca9 	.word	0x0800aca9
 800ac60:	0800ac83 	.word	0x0800ac83
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ac64:	f7fd fea6 	bl	80089b4 <HAL_RCC_GetPCLK1Freq>
 800ac68:	61b8      	str	r0, [r7, #24]
        break;
 800ac6a:	e022      	b.n	800acb2 <UART_SetConfig+0x35a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ac6c:	f7fd fec4 	bl	80089f8 <HAL_RCC_GetPCLK2Freq>
 800ac70:	61b8      	str	r0, [r7, #24]
        break;
 800ac72:	e01e      	b.n	800acb2 <UART_SetConfig+0x35a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800ac74:	4b0b      	ldr	r3, [pc, #44]	; (800aca4 <UART_SetConfig+0x34c>)
 800ac76:	61bb      	str	r3, [r7, #24]
        break;
 800ac78:	e01b      	b.n	800acb2 <UART_SetConfig+0x35a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ac7a:	f7fd fe25 	bl	80088c8 <HAL_RCC_GetSysClockFreq>
 800ac7e:	61b8      	str	r0, [r7, #24]
        break;
 800ac80:	e017      	b.n	800acb2 <UART_SetConfig+0x35a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ac82:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800ac86:	61bb      	str	r3, [r7, #24]
        break;
 800ac88:	e013      	b.n	800acb2 <UART_SetConfig+0x35a>
 800ac8a:	bf00      	nop
 800ac8c:	40013800 	.word	0x40013800
 800ac90:	40021000 	.word	0x40021000
 800ac94:	40004400 	.word	0x40004400
 800ac98:	40004800 	.word	0x40004800
 800ac9c:	40004c00 	.word	0x40004c00
 800aca0:	40005000 	.word	0x40005000
 800aca4:	007a1200 	.word	0x007a1200
      default:
        pclk = 0U;
 800aca8:	2300      	movs	r3, #0
 800acaa:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800acac:	2301      	movs	r3, #1
 800acae:	77bb      	strb	r3, [r7, #30]
        break;
 800acb0:	bf00      	nop
    }

    if (pclk != 0U)
 800acb2:	69bb      	ldr	r3, [r7, #24]
 800acb4:	2b00      	cmp	r3, #0
 800acb6:	d018      	beq.n	800acea <UART_SetConfig+0x392>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	685b      	ldr	r3, [r3, #4]
 800acbc:	085a      	lsrs	r2, r3, #1
 800acbe:	69bb      	ldr	r3, [r7, #24]
 800acc0:	441a      	add	r2, r3
 800acc2:	687b      	ldr	r3, [r7, #4]
 800acc4:	685b      	ldr	r3, [r3, #4]
 800acc6:	fbb2 f3f3 	udiv	r3, r2, r3
 800acca:	b29b      	uxth	r3, r3
 800accc:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800acce:	693b      	ldr	r3, [r7, #16]
 800acd0:	2b0f      	cmp	r3, #15
 800acd2:	d908      	bls.n	800ace6 <UART_SetConfig+0x38e>
 800acd4:	693b      	ldr	r3, [r7, #16]
 800acd6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800acda:	d204      	bcs.n	800ace6 <UART_SetConfig+0x38e>
      {
        huart->Instance->BRR = usartdiv;
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	681b      	ldr	r3, [r3, #0]
 800ace0:	693a      	ldr	r2, [r7, #16]
 800ace2:	60da      	str	r2, [r3, #12]
 800ace4:	e001      	b.n	800acea <UART_SetConfig+0x392>
      }
      else
      {
        ret = HAL_ERROR;
 800ace6:	2301      	movs	r3, #1
 800ace8:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	2200      	movs	r2, #0
 800acee:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	2200      	movs	r2, #0
 800acf4:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800acf6:	7fbb      	ldrb	r3, [r7, #30]
}
 800acf8:	4618      	mov	r0, r3
 800acfa:	3720      	adds	r7, #32
 800acfc:	46bd      	mov	sp, r7
 800acfe:	bd80      	pop	{r7, pc}

0800ad00 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800ad00:	b480      	push	{r7}
 800ad02:	b083      	sub	sp, #12
 800ad04:	af00      	add	r7, sp, #0
 800ad06:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ad0c:	f003 0301 	and.w	r3, r3, #1
 800ad10:	2b00      	cmp	r3, #0
 800ad12:	d00a      	beq.n	800ad2a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	681b      	ldr	r3, [r3, #0]
 800ad18:	685b      	ldr	r3, [r3, #4]
 800ad1a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	681b      	ldr	r3, [r3, #0]
 800ad26:	430a      	orrs	r2, r1
 800ad28:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ad2e:	f003 0302 	and.w	r3, r3, #2
 800ad32:	2b00      	cmp	r3, #0
 800ad34:	d00a      	beq.n	800ad4c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	681b      	ldr	r3, [r3, #0]
 800ad3a:	685b      	ldr	r3, [r3, #4]
 800ad3c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	681b      	ldr	r3, [r3, #0]
 800ad48:	430a      	orrs	r2, r1
 800ad4a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ad50:	f003 0304 	and.w	r3, r3, #4
 800ad54:	2b00      	cmp	r3, #0
 800ad56:	d00a      	beq.n	800ad6e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	681b      	ldr	r3, [r3, #0]
 800ad5c:	685b      	ldr	r3, [r3, #4]
 800ad5e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	681b      	ldr	r3, [r3, #0]
 800ad6a:	430a      	orrs	r2, r1
 800ad6c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ad72:	f003 0308 	and.w	r3, r3, #8
 800ad76:	2b00      	cmp	r3, #0
 800ad78:	d00a      	beq.n	800ad90 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	681b      	ldr	r3, [r3, #0]
 800ad7e:	685b      	ldr	r3, [r3, #4]
 800ad80:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	681b      	ldr	r3, [r3, #0]
 800ad8c:	430a      	orrs	r2, r1
 800ad8e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ad94:	f003 0310 	and.w	r3, r3, #16
 800ad98:	2b00      	cmp	r3, #0
 800ad9a:	d00a      	beq.n	800adb2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	681b      	ldr	r3, [r3, #0]
 800ada0:	689b      	ldr	r3, [r3, #8]
 800ada2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	681b      	ldr	r3, [r3, #0]
 800adae:	430a      	orrs	r2, r1
 800adb0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800adb2:	687b      	ldr	r3, [r7, #4]
 800adb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800adb6:	f003 0320 	and.w	r3, r3, #32
 800adba:	2b00      	cmp	r3, #0
 800adbc:	d00a      	beq.n	800add4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800adbe:	687b      	ldr	r3, [r7, #4]
 800adc0:	681b      	ldr	r3, [r3, #0]
 800adc2:	689b      	ldr	r3, [r3, #8]
 800adc4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	681b      	ldr	r3, [r3, #0]
 800add0:	430a      	orrs	r2, r1
 800add2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800add8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800addc:	2b00      	cmp	r3, #0
 800adde:	d01a      	beq.n	800ae16 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	681b      	ldr	r3, [r3, #0]
 800ade4:	685b      	ldr	r3, [r3, #4]
 800ade6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800adea:	687b      	ldr	r3, [r7, #4]
 800adec:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	681b      	ldr	r3, [r3, #0]
 800adf2:	430a      	orrs	r2, r1
 800adf4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800adf6:	687b      	ldr	r3, [r7, #4]
 800adf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800adfa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800adfe:	d10a      	bne.n	800ae16 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	681b      	ldr	r3, [r3, #0]
 800ae04:	685b      	ldr	r3, [r3, #4]
 800ae06:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800ae0e:	687b      	ldr	r3, [r7, #4]
 800ae10:	681b      	ldr	r3, [r3, #0]
 800ae12:	430a      	orrs	r2, r1
 800ae14:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800ae16:	687b      	ldr	r3, [r7, #4]
 800ae18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ae1a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ae1e:	2b00      	cmp	r3, #0
 800ae20:	d00a      	beq.n	800ae38 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800ae22:	687b      	ldr	r3, [r7, #4]
 800ae24:	681b      	ldr	r3, [r3, #0]
 800ae26:	685b      	ldr	r3, [r3, #4]
 800ae28:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	681b      	ldr	r3, [r3, #0]
 800ae34:	430a      	orrs	r2, r1
 800ae36:	605a      	str	r2, [r3, #4]
  }
}
 800ae38:	bf00      	nop
 800ae3a:	370c      	adds	r7, #12
 800ae3c:	46bd      	mov	sp, r7
 800ae3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae42:	4770      	bx	lr

0800ae44 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800ae44:	b580      	push	{r7, lr}
 800ae46:	b086      	sub	sp, #24
 800ae48:	af02      	add	r7, sp, #8
 800ae4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	2200      	movs	r2, #0
 800ae50:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800ae54:	f7fa f8f6 	bl	8005044 <HAL_GetTick>
 800ae58:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800ae5a:	687b      	ldr	r3, [r7, #4]
 800ae5c:	681b      	ldr	r3, [r3, #0]
 800ae5e:	681b      	ldr	r3, [r3, #0]
 800ae60:	f003 0308 	and.w	r3, r3, #8
 800ae64:	2b08      	cmp	r3, #8
 800ae66:	d10e      	bne.n	800ae86 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ae68:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800ae6c:	9300      	str	r3, [sp, #0]
 800ae6e:	68fb      	ldr	r3, [r7, #12]
 800ae70:	2200      	movs	r2, #0
 800ae72:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800ae76:	6878      	ldr	r0, [r7, #4]
 800ae78:	f000 f82d 	bl	800aed6 <UART_WaitOnFlagUntilTimeout>
 800ae7c:	4603      	mov	r3, r0
 800ae7e:	2b00      	cmp	r3, #0
 800ae80:	d001      	beq.n	800ae86 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ae82:	2303      	movs	r3, #3
 800ae84:	e023      	b.n	800aece <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	681b      	ldr	r3, [r3, #0]
 800ae8a:	681b      	ldr	r3, [r3, #0]
 800ae8c:	f003 0304 	and.w	r3, r3, #4
 800ae90:	2b04      	cmp	r3, #4
 800ae92:	d10e      	bne.n	800aeb2 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ae94:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800ae98:	9300      	str	r3, [sp, #0]
 800ae9a:	68fb      	ldr	r3, [r7, #12]
 800ae9c:	2200      	movs	r2, #0
 800ae9e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800aea2:	6878      	ldr	r0, [r7, #4]
 800aea4:	f000 f817 	bl	800aed6 <UART_WaitOnFlagUntilTimeout>
 800aea8:	4603      	mov	r3, r0
 800aeaa:	2b00      	cmp	r3, #0
 800aeac:	d001      	beq.n	800aeb2 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800aeae:	2303      	movs	r3, #3
 800aeb0:	e00d      	b.n	800aece <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800aeb2:	687b      	ldr	r3, [r7, #4]
 800aeb4:	2220      	movs	r2, #32
 800aeb6:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	2220      	movs	r2, #32
 800aebc:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aebe:	687b      	ldr	r3, [r7, #4]
 800aec0:	2200      	movs	r2, #0
 800aec2:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	2200      	movs	r2, #0
 800aec8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800aecc:	2300      	movs	r3, #0
}
 800aece:	4618      	mov	r0, r3
 800aed0:	3710      	adds	r7, #16
 800aed2:	46bd      	mov	sp, r7
 800aed4:	bd80      	pop	{r7, pc}

0800aed6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800aed6:	b580      	push	{r7, lr}
 800aed8:	b09c      	sub	sp, #112	; 0x70
 800aeda:	af00      	add	r7, sp, #0
 800aedc:	60f8      	str	r0, [r7, #12]
 800aede:	60b9      	str	r1, [r7, #8]
 800aee0:	603b      	str	r3, [r7, #0]
 800aee2:	4613      	mov	r3, r2
 800aee4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800aee6:	e0a5      	b.n	800b034 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800aee8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800aeea:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aeee:	f000 80a1 	beq.w	800b034 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800aef2:	f7fa f8a7 	bl	8005044 <HAL_GetTick>
 800aef6:	4602      	mov	r2, r0
 800aef8:	683b      	ldr	r3, [r7, #0]
 800aefa:	1ad3      	subs	r3, r2, r3
 800aefc:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800aefe:	429a      	cmp	r2, r3
 800af00:	d302      	bcc.n	800af08 <UART_WaitOnFlagUntilTimeout+0x32>
 800af02:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800af04:	2b00      	cmp	r3, #0
 800af06:	d13e      	bne.n	800af86 <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800af08:	68fb      	ldr	r3, [r7, #12]
 800af0a:	681b      	ldr	r3, [r3, #0]
 800af0c:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af0e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800af10:	e853 3f00 	ldrex	r3, [r3]
 800af14:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800af16:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800af18:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800af1c:	667b      	str	r3, [r7, #100]	; 0x64
 800af1e:	68fb      	ldr	r3, [r7, #12]
 800af20:	681b      	ldr	r3, [r3, #0]
 800af22:	461a      	mov	r2, r3
 800af24:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800af26:	65fb      	str	r3, [r7, #92]	; 0x5c
 800af28:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af2a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800af2c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800af2e:	e841 2300 	strex	r3, r2, [r1]
 800af32:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800af34:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800af36:	2b00      	cmp	r3, #0
 800af38:	d1e6      	bne.n	800af08 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800af3a:	68fb      	ldr	r3, [r7, #12]
 800af3c:	681b      	ldr	r3, [r3, #0]
 800af3e:	3308      	adds	r3, #8
 800af40:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af42:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800af44:	e853 3f00 	ldrex	r3, [r3]
 800af48:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800af4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af4c:	f023 0301 	bic.w	r3, r3, #1
 800af50:	663b      	str	r3, [r7, #96]	; 0x60
 800af52:	68fb      	ldr	r3, [r7, #12]
 800af54:	681b      	ldr	r3, [r3, #0]
 800af56:	3308      	adds	r3, #8
 800af58:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800af5a:	64ba      	str	r2, [r7, #72]	; 0x48
 800af5c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af5e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800af60:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800af62:	e841 2300 	strex	r3, r2, [r1]
 800af66:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800af68:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800af6a:	2b00      	cmp	r3, #0
 800af6c:	d1e5      	bne.n	800af3a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800af6e:	68fb      	ldr	r3, [r7, #12]
 800af70:	2220      	movs	r2, #32
 800af72:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800af74:	68fb      	ldr	r3, [r7, #12]
 800af76:	2220      	movs	r2, #32
 800af78:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800af7a:	68fb      	ldr	r3, [r7, #12]
 800af7c:	2200      	movs	r2, #0
 800af7e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800af82:	2303      	movs	r3, #3
 800af84:	e067      	b.n	800b056 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800af86:	68fb      	ldr	r3, [r7, #12]
 800af88:	681b      	ldr	r3, [r3, #0]
 800af8a:	681b      	ldr	r3, [r3, #0]
 800af8c:	f003 0304 	and.w	r3, r3, #4
 800af90:	2b00      	cmp	r3, #0
 800af92:	d04f      	beq.n	800b034 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800af94:	68fb      	ldr	r3, [r7, #12]
 800af96:	681b      	ldr	r3, [r3, #0]
 800af98:	69db      	ldr	r3, [r3, #28]
 800af9a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800af9e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800afa2:	d147      	bne.n	800b034 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800afa4:	68fb      	ldr	r3, [r7, #12]
 800afa6:	681b      	ldr	r3, [r3, #0]
 800afa8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800afac:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800afae:	68fb      	ldr	r3, [r7, #12]
 800afb0:	681b      	ldr	r3, [r3, #0]
 800afb2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800afb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800afb6:	e853 3f00 	ldrex	r3, [r3]
 800afba:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800afbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800afbe:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800afc2:	66fb      	str	r3, [r7, #108]	; 0x6c
 800afc4:	68fb      	ldr	r3, [r7, #12]
 800afc6:	681b      	ldr	r3, [r3, #0]
 800afc8:	461a      	mov	r2, r3
 800afca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800afcc:	637b      	str	r3, [r7, #52]	; 0x34
 800afce:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800afd0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800afd2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800afd4:	e841 2300 	strex	r3, r2, [r1]
 800afd8:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800afda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800afdc:	2b00      	cmp	r3, #0
 800afde:	d1e6      	bne.n	800afae <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800afe0:	68fb      	ldr	r3, [r7, #12]
 800afe2:	681b      	ldr	r3, [r3, #0]
 800afe4:	3308      	adds	r3, #8
 800afe6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800afe8:	697b      	ldr	r3, [r7, #20]
 800afea:	e853 3f00 	ldrex	r3, [r3]
 800afee:	613b      	str	r3, [r7, #16]
   return(result);
 800aff0:	693b      	ldr	r3, [r7, #16]
 800aff2:	f023 0301 	bic.w	r3, r3, #1
 800aff6:	66bb      	str	r3, [r7, #104]	; 0x68
 800aff8:	68fb      	ldr	r3, [r7, #12]
 800affa:	681b      	ldr	r3, [r3, #0]
 800affc:	3308      	adds	r3, #8
 800affe:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800b000:	623a      	str	r2, [r7, #32]
 800b002:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b004:	69f9      	ldr	r1, [r7, #28]
 800b006:	6a3a      	ldr	r2, [r7, #32]
 800b008:	e841 2300 	strex	r3, r2, [r1]
 800b00c:	61bb      	str	r3, [r7, #24]
   return(result);
 800b00e:	69bb      	ldr	r3, [r7, #24]
 800b010:	2b00      	cmp	r3, #0
 800b012:	d1e5      	bne.n	800afe0 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 800b014:	68fb      	ldr	r3, [r7, #12]
 800b016:	2220      	movs	r2, #32
 800b018:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800b01a:	68fb      	ldr	r3, [r7, #12]
 800b01c:	2220      	movs	r2, #32
 800b01e:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800b020:	68fb      	ldr	r3, [r7, #12]
 800b022:	2220      	movs	r2, #32
 800b024:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b028:	68fb      	ldr	r3, [r7, #12]
 800b02a:	2200      	movs	r2, #0
 800b02c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800b030:	2303      	movs	r3, #3
 800b032:	e010      	b.n	800b056 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b034:	68fb      	ldr	r3, [r7, #12]
 800b036:	681b      	ldr	r3, [r3, #0]
 800b038:	69da      	ldr	r2, [r3, #28]
 800b03a:	68bb      	ldr	r3, [r7, #8]
 800b03c:	4013      	ands	r3, r2
 800b03e:	68ba      	ldr	r2, [r7, #8]
 800b040:	429a      	cmp	r2, r3
 800b042:	bf0c      	ite	eq
 800b044:	2301      	moveq	r3, #1
 800b046:	2300      	movne	r3, #0
 800b048:	b2db      	uxtb	r3, r3
 800b04a:	461a      	mov	r2, r3
 800b04c:	79fb      	ldrb	r3, [r7, #7]
 800b04e:	429a      	cmp	r2, r3
 800b050:	f43f af4a 	beq.w	800aee8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b054:	2300      	movs	r3, #0
}
 800b056:	4618      	mov	r0, r3
 800b058:	3770      	adds	r7, #112	; 0x70
 800b05a:	46bd      	mov	sp, r7
 800b05c:	bd80      	pop	{r7, pc}

0800b05e <HAL_RS485Ex_Init>:
  *       oversampling rate).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RS485Ex_Init(UART_HandleTypeDef *huart, uint32_t Polarity, uint32_t AssertionTime,
                                   uint32_t DeassertionTime)
{
 800b05e:	b580      	push	{r7, lr}
 800b060:	b086      	sub	sp, #24
 800b062:	af00      	add	r7, sp, #0
 800b064:	60f8      	str	r0, [r7, #12]
 800b066:	60b9      	str	r1, [r7, #8]
 800b068:	607a      	str	r2, [r7, #4]
 800b06a:	603b      	str	r3, [r7, #0]
  uint32_t temp;

  /* Check the UART handle allocation */
  if (huart == NULL)
 800b06c:	68fb      	ldr	r3, [r7, #12]
 800b06e:	2b00      	cmp	r3, #0
 800b070:	d101      	bne.n	800b076 <HAL_RS485Ex_Init+0x18>
  {
    return HAL_ERROR;
 800b072:	2301      	movs	r3, #1
 800b074:	e056      	b.n	800b124 <HAL_RS485Ex_Init+0xc6>
  assert_param(IS_UART_ASSERTIONTIME(AssertionTime));

  /* Check the Driver Enable deassertion time */
  assert_param(IS_UART_DEASSERTIONTIME(DeassertionTime));

  if (huart->gState == HAL_UART_STATE_RESET)
 800b076:	68fb      	ldr	r3, [r7, #12]
 800b078:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b07a:	2b00      	cmp	r3, #0
 800b07c:	d106      	bne.n	800b08c <HAL_RS485Ex_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b07e:	68fb      	ldr	r3, [r7, #12]
 800b080:	2200      	movs	r2, #0
 800b082:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX */
    HAL_UART_MspInit(huart);
 800b086:	68f8      	ldr	r0, [r7, #12]
 800b088:	f7f9 fd8e 	bl	8004ba8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b08c:	68fb      	ldr	r3, [r7, #12]
 800b08e:	2224      	movs	r2, #36	; 0x24
 800b090:	679a      	str	r2, [r3, #120]	; 0x78

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 800b092:	68fb      	ldr	r3, [r7, #12]
 800b094:	681b      	ldr	r3, [r3, #0]
 800b096:	681a      	ldr	r2, [r3, #0]
 800b098:	68fb      	ldr	r3, [r7, #12]
 800b09a:	681b      	ldr	r3, [r3, #0]
 800b09c:	f022 0201 	bic.w	r2, r2, #1
 800b0a0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800b0a2:	68f8      	ldr	r0, [r7, #12]
 800b0a4:	f7ff fc58 	bl	800a958 <UART_SetConfig>
 800b0a8:	4603      	mov	r3, r0
 800b0aa:	2b01      	cmp	r3, #1
 800b0ac:	d101      	bne.n	800b0b2 <HAL_RS485Ex_Init+0x54>
  {
    return HAL_ERROR;
 800b0ae:	2301      	movs	r3, #1
 800b0b0:	e038      	b.n	800b124 <HAL_RS485Ex_Init+0xc6>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800b0b2:	68fb      	ldr	r3, [r7, #12]
 800b0b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b0b6:	2b00      	cmp	r3, #0
 800b0b8:	d002      	beq.n	800b0c0 <HAL_RS485Ex_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 800b0ba:	68f8      	ldr	r0, [r7, #12]
 800b0bc:	f7ff fe20 	bl	800ad00 <UART_AdvFeatureConfig>
  }

  /* Enable the Driver Enable mode by setting the DEM bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
 800b0c0:	68fb      	ldr	r3, [r7, #12]
 800b0c2:	681b      	ldr	r3, [r3, #0]
 800b0c4:	689a      	ldr	r2, [r3, #8]
 800b0c6:	68fb      	ldr	r3, [r7, #12]
 800b0c8:	681b      	ldr	r3, [r3, #0]
 800b0ca:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800b0ce:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable polarity */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_DEP, Polarity);
 800b0d0:	68fb      	ldr	r3, [r7, #12]
 800b0d2:	681b      	ldr	r3, [r3, #0]
 800b0d4:	689b      	ldr	r3, [r3, #8]
 800b0d6:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800b0da:	68fb      	ldr	r3, [r7, #12]
 800b0dc:	681b      	ldr	r3, [r3, #0]
 800b0de:	68ba      	ldr	r2, [r7, #8]
 800b0e0:	430a      	orrs	r2, r1
 800b0e2:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable assertion and deassertion times */
  temp = (AssertionTime << UART_CR1_DEAT_ADDRESS_LSB_POS);
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	055b      	lsls	r3, r3, #21
 800b0e8:	617b      	str	r3, [r7, #20]
  temp |= (DeassertionTime << UART_CR1_DEDT_ADDRESS_LSB_POS);
 800b0ea:	683b      	ldr	r3, [r7, #0]
 800b0ec:	041b      	lsls	r3, r3, #16
 800b0ee:	697a      	ldr	r2, [r7, #20]
 800b0f0:	4313      	orrs	r3, r2
 800b0f2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, (USART_CR1_DEDT | USART_CR1_DEAT), temp);
 800b0f4:	68fb      	ldr	r3, [r7, #12]
 800b0f6:	681b      	ldr	r3, [r3, #0]
 800b0f8:	681b      	ldr	r3, [r3, #0]
 800b0fa:	f023 737f 	bic.w	r3, r3, #66846720	; 0x3fc0000
 800b0fe:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800b102:	68fa      	ldr	r2, [r7, #12]
 800b104:	6812      	ldr	r2, [r2, #0]
 800b106:	6979      	ldr	r1, [r7, #20]
 800b108:	430b      	orrs	r3, r1
 800b10a:	6013      	str	r3, [r2, #0]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 800b10c:	68fb      	ldr	r3, [r7, #12]
 800b10e:	681b      	ldr	r3, [r3, #0]
 800b110:	681a      	ldr	r2, [r3, #0]
 800b112:	68fb      	ldr	r3, [r7, #12]
 800b114:	681b      	ldr	r3, [r3, #0]
 800b116:	f042 0201 	orr.w	r2, r2, #1
 800b11a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800b11c:	68f8      	ldr	r0, [r7, #12]
 800b11e:	f7ff fe91 	bl	800ae44 <UART_CheckIdleState>
 800b122:	4603      	mov	r3, r0
}
 800b124:	4618      	mov	r0, r3
 800b126:	3718      	adds	r7, #24
 800b128:	46bd      	mov	sp, r7
 800b12a:	bd80      	pop	{r7, pc}

0800b12c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800b12c:	b480      	push	{r7}
 800b12e:	b085      	sub	sp, #20
 800b130:	af00      	add	r7, sp, #0
 800b132:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800b134:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 800b138:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800b140:	b29a      	uxth	r2, r3
 800b142:	68fb      	ldr	r3, [r7, #12]
 800b144:	b29b      	uxth	r3, r3
 800b146:	43db      	mvns	r3, r3
 800b148:	b29b      	uxth	r3, r3
 800b14a:	4013      	ands	r3, r2
 800b14c:	b29a      	uxth	r2, r3
 800b14e:	687b      	ldr	r3, [r7, #4]
 800b150:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800b154:	2300      	movs	r3, #0
}
 800b156:	4618      	mov	r0, r3
 800b158:	3714      	adds	r7, #20
 800b15a:	46bd      	mov	sp, r7
 800b15c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b160:	4770      	bx	lr

0800b162 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800b162:	b084      	sub	sp, #16
 800b164:	b480      	push	{r7}
 800b166:	b083      	sub	sp, #12
 800b168:	af00      	add	r7, sp, #0
 800b16a:	6078      	str	r0, [r7, #4]
 800b16c:	f107 0014 	add.w	r0, r7, #20
 800b170:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	2201      	movs	r2, #1
 800b178:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	2200      	movs	r2, #0
 800b180:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	2200      	movs	r2, #0
 800b188:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800b18c:	687b      	ldr	r3, [r7, #4]
 800b18e:	2200      	movs	r2, #0
 800b190:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 800b194:	2300      	movs	r3, #0
}
 800b196:	4618      	mov	r0, r3
 800b198:	370c      	adds	r7, #12
 800b19a:	46bd      	mov	sp, r7
 800b19c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1a0:	b004      	add	sp, #16
 800b1a2:	4770      	bx	lr

0800b1a4 <__errno>:
 800b1a4:	4b01      	ldr	r3, [pc, #4]	; (800b1ac <__errno+0x8>)
 800b1a6:	6818      	ldr	r0, [r3, #0]
 800b1a8:	4770      	bx	lr
 800b1aa:	bf00      	nop
 800b1ac:	20000098 	.word	0x20000098

0800b1b0 <__libc_init_array>:
 800b1b0:	b570      	push	{r4, r5, r6, lr}
 800b1b2:	4d0d      	ldr	r5, [pc, #52]	; (800b1e8 <__libc_init_array+0x38>)
 800b1b4:	4c0d      	ldr	r4, [pc, #52]	; (800b1ec <__libc_init_array+0x3c>)
 800b1b6:	1b64      	subs	r4, r4, r5
 800b1b8:	10a4      	asrs	r4, r4, #2
 800b1ba:	2600      	movs	r6, #0
 800b1bc:	42a6      	cmp	r6, r4
 800b1be:	d109      	bne.n	800b1d4 <__libc_init_array+0x24>
 800b1c0:	4d0b      	ldr	r5, [pc, #44]	; (800b1f0 <__libc_init_array+0x40>)
 800b1c2:	4c0c      	ldr	r4, [pc, #48]	; (800b1f4 <__libc_init_array+0x44>)
 800b1c4:	f001 f94e 	bl	800c464 <_init>
 800b1c8:	1b64      	subs	r4, r4, r5
 800b1ca:	10a4      	asrs	r4, r4, #2
 800b1cc:	2600      	movs	r6, #0
 800b1ce:	42a6      	cmp	r6, r4
 800b1d0:	d105      	bne.n	800b1de <__libc_init_array+0x2e>
 800b1d2:	bd70      	pop	{r4, r5, r6, pc}
 800b1d4:	f855 3b04 	ldr.w	r3, [r5], #4
 800b1d8:	4798      	blx	r3
 800b1da:	3601      	adds	r6, #1
 800b1dc:	e7ee      	b.n	800b1bc <__libc_init_array+0xc>
 800b1de:	f855 3b04 	ldr.w	r3, [r5], #4
 800b1e2:	4798      	blx	r3
 800b1e4:	3601      	adds	r6, #1
 800b1e6:	e7f2      	b.n	800b1ce <__libc_init_array+0x1e>
 800b1e8:	0800c670 	.word	0x0800c670
 800b1ec:	0800c670 	.word	0x0800c670
 800b1f0:	0800c670 	.word	0x0800c670
 800b1f4:	0800c674 	.word	0x0800c674

0800b1f8 <memset>:
 800b1f8:	4402      	add	r2, r0
 800b1fa:	4603      	mov	r3, r0
 800b1fc:	4293      	cmp	r3, r2
 800b1fe:	d100      	bne.n	800b202 <memset+0xa>
 800b200:	4770      	bx	lr
 800b202:	f803 1b01 	strb.w	r1, [r3], #1
 800b206:	e7f9      	b.n	800b1fc <memset+0x4>

0800b208 <swapfunc>:
 800b208:	2b02      	cmp	r3, #2
 800b20a:	b510      	push	{r4, lr}
 800b20c:	d00a      	beq.n	800b224 <swapfunc+0x1c>
 800b20e:	0892      	lsrs	r2, r2, #2
 800b210:	3a01      	subs	r2, #1
 800b212:	6803      	ldr	r3, [r0, #0]
 800b214:	680c      	ldr	r4, [r1, #0]
 800b216:	f840 4b04 	str.w	r4, [r0], #4
 800b21a:	2a00      	cmp	r2, #0
 800b21c:	f841 3b04 	str.w	r3, [r1], #4
 800b220:	dcf6      	bgt.n	800b210 <swapfunc+0x8>
 800b222:	bd10      	pop	{r4, pc}
 800b224:	4402      	add	r2, r0
 800b226:	780c      	ldrb	r4, [r1, #0]
 800b228:	7803      	ldrb	r3, [r0, #0]
 800b22a:	f800 4b01 	strb.w	r4, [r0], #1
 800b22e:	f801 3b01 	strb.w	r3, [r1], #1
 800b232:	1a13      	subs	r3, r2, r0
 800b234:	2b00      	cmp	r3, #0
 800b236:	dcf6      	bgt.n	800b226 <swapfunc+0x1e>
 800b238:	e7f3      	b.n	800b222 <swapfunc+0x1a>

0800b23a <med3.isra.0>:
 800b23a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b23c:	460f      	mov	r7, r1
 800b23e:	4614      	mov	r4, r2
 800b240:	4606      	mov	r6, r0
 800b242:	461d      	mov	r5, r3
 800b244:	4798      	blx	r3
 800b246:	2800      	cmp	r0, #0
 800b248:	4621      	mov	r1, r4
 800b24a:	4638      	mov	r0, r7
 800b24c:	da0c      	bge.n	800b268 <med3.isra.0+0x2e>
 800b24e:	47a8      	blx	r5
 800b250:	2800      	cmp	r0, #0
 800b252:	da02      	bge.n	800b25a <med3.isra.0+0x20>
 800b254:	463c      	mov	r4, r7
 800b256:	4620      	mov	r0, r4
 800b258:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b25a:	4621      	mov	r1, r4
 800b25c:	4630      	mov	r0, r6
 800b25e:	47a8      	blx	r5
 800b260:	2800      	cmp	r0, #0
 800b262:	dbf8      	blt.n	800b256 <med3.isra.0+0x1c>
 800b264:	4634      	mov	r4, r6
 800b266:	e7f6      	b.n	800b256 <med3.isra.0+0x1c>
 800b268:	47a8      	blx	r5
 800b26a:	2800      	cmp	r0, #0
 800b26c:	dcf2      	bgt.n	800b254 <med3.isra.0+0x1a>
 800b26e:	4621      	mov	r1, r4
 800b270:	4630      	mov	r0, r6
 800b272:	47a8      	blx	r5
 800b274:	2800      	cmp	r0, #0
 800b276:	daee      	bge.n	800b256 <med3.isra.0+0x1c>
 800b278:	e7f4      	b.n	800b264 <med3.isra.0+0x2a>

0800b27a <qsort>:
 800b27a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b27e:	469a      	mov	sl, r3
 800b280:	ea40 0302 	orr.w	r3, r0, r2
 800b284:	079b      	lsls	r3, r3, #30
 800b286:	b097      	sub	sp, #92	; 0x5c
 800b288:	4606      	mov	r6, r0
 800b28a:	4614      	mov	r4, r2
 800b28c:	d11a      	bne.n	800b2c4 <qsort+0x4a>
 800b28e:	f1b2 0804 	subs.w	r8, r2, #4
 800b292:	bf18      	it	ne
 800b294:	f04f 0801 	movne.w	r8, #1
 800b298:	2300      	movs	r3, #0
 800b29a:	9302      	str	r3, [sp, #8]
 800b29c:	1933      	adds	r3, r6, r4
 800b29e:	fb04 f701 	mul.w	r7, r4, r1
 800b2a2:	9301      	str	r3, [sp, #4]
 800b2a4:	2906      	cmp	r1, #6
 800b2a6:	eb06 0307 	add.w	r3, r6, r7
 800b2aa:	9303      	str	r3, [sp, #12]
 800b2ac:	d82a      	bhi.n	800b304 <qsort+0x8a>
 800b2ae:	9b01      	ldr	r3, [sp, #4]
 800b2b0:	9a03      	ldr	r2, [sp, #12]
 800b2b2:	4293      	cmp	r3, r2
 800b2b4:	d310      	bcc.n	800b2d8 <qsort+0x5e>
 800b2b6:	9b02      	ldr	r3, [sp, #8]
 800b2b8:	2b00      	cmp	r3, #0
 800b2ba:	f040 811f 	bne.w	800b4fc <qsort+0x282>
 800b2be:	b017      	add	sp, #92	; 0x5c
 800b2c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b2c4:	f04f 0802 	mov.w	r8, #2
 800b2c8:	e7e6      	b.n	800b298 <qsort+0x1e>
 800b2ca:	4643      	mov	r3, r8
 800b2cc:	4622      	mov	r2, r4
 800b2ce:	4639      	mov	r1, r7
 800b2d0:	4628      	mov	r0, r5
 800b2d2:	f7ff ff99 	bl	800b208 <swapfunc>
 800b2d6:	e00e      	b.n	800b2f6 <qsort+0x7c>
 800b2d8:	9d01      	ldr	r5, [sp, #4]
 800b2da:	e00d      	b.n	800b2f8 <qsort+0x7e>
 800b2dc:	1b2f      	subs	r7, r5, r4
 800b2de:	4629      	mov	r1, r5
 800b2e0:	4638      	mov	r0, r7
 800b2e2:	47d0      	blx	sl
 800b2e4:	2800      	cmp	r0, #0
 800b2e6:	dd09      	ble.n	800b2fc <qsort+0x82>
 800b2e8:	f1b8 0f00 	cmp.w	r8, #0
 800b2ec:	d1ed      	bne.n	800b2ca <qsort+0x50>
 800b2ee:	682b      	ldr	r3, [r5, #0]
 800b2f0:	683a      	ldr	r2, [r7, #0]
 800b2f2:	602a      	str	r2, [r5, #0]
 800b2f4:	603b      	str	r3, [r7, #0]
 800b2f6:	463d      	mov	r5, r7
 800b2f8:	42ae      	cmp	r6, r5
 800b2fa:	d3ef      	bcc.n	800b2dc <qsort+0x62>
 800b2fc:	9b01      	ldr	r3, [sp, #4]
 800b2fe:	4423      	add	r3, r4
 800b300:	9301      	str	r3, [sp, #4]
 800b302:	e7d4      	b.n	800b2ae <qsort+0x34>
 800b304:	ea4f 0951 	mov.w	r9, r1, lsr #1
 800b308:	1b3f      	subs	r7, r7, r4
 800b30a:	2907      	cmp	r1, #7
 800b30c:	fb04 6909 	mla	r9, r4, r9, r6
 800b310:	4437      	add	r7, r6
 800b312:	d022      	beq.n	800b35a <qsort+0xe0>
 800b314:	2928      	cmp	r1, #40	; 0x28
 800b316:	d945      	bls.n	800b3a4 <qsort+0x12a>
 800b318:	08c9      	lsrs	r1, r1, #3
 800b31a:	fb04 f501 	mul.w	r5, r4, r1
 800b31e:	4653      	mov	r3, sl
 800b320:	eb06 0245 	add.w	r2, r6, r5, lsl #1
 800b324:	1971      	adds	r1, r6, r5
 800b326:	4630      	mov	r0, r6
 800b328:	f7ff ff87 	bl	800b23a <med3.isra.0>
 800b32c:	4649      	mov	r1, r9
 800b32e:	eb09 0205 	add.w	r2, r9, r5
 800b332:	4653      	mov	r3, sl
 800b334:	4683      	mov	fp, r0
 800b336:	1b48      	subs	r0, r1, r5
 800b338:	f7ff ff7f 	bl	800b23a <med3.isra.0>
 800b33c:	463a      	mov	r2, r7
 800b33e:	4681      	mov	r9, r0
 800b340:	4653      	mov	r3, sl
 800b342:	1b79      	subs	r1, r7, r5
 800b344:	eba7 0045 	sub.w	r0, r7, r5, lsl #1
 800b348:	f7ff ff77 	bl	800b23a <med3.isra.0>
 800b34c:	4602      	mov	r2, r0
 800b34e:	4649      	mov	r1, r9
 800b350:	4653      	mov	r3, sl
 800b352:	4658      	mov	r0, fp
 800b354:	f7ff ff71 	bl	800b23a <med3.isra.0>
 800b358:	4681      	mov	r9, r0
 800b35a:	f1b8 0f00 	cmp.w	r8, #0
 800b35e:	d124      	bne.n	800b3aa <qsort+0x130>
 800b360:	6833      	ldr	r3, [r6, #0]
 800b362:	f8d9 2000 	ldr.w	r2, [r9]
 800b366:	6032      	str	r2, [r6, #0]
 800b368:	f8c9 3000 	str.w	r3, [r9]
 800b36c:	eb06 0b04 	add.w	fp, r6, r4
 800b370:	46b9      	mov	r9, r7
 800b372:	465d      	mov	r5, fp
 800b374:	2300      	movs	r3, #0
 800b376:	45bb      	cmp	fp, r7
 800b378:	d835      	bhi.n	800b3e6 <qsort+0x16c>
 800b37a:	4631      	mov	r1, r6
 800b37c:	4658      	mov	r0, fp
 800b37e:	9304      	str	r3, [sp, #16]
 800b380:	47d0      	blx	sl
 800b382:	2800      	cmp	r0, #0
 800b384:	9b04      	ldr	r3, [sp, #16]
 800b386:	dc3e      	bgt.n	800b406 <qsort+0x18c>
 800b388:	d10a      	bne.n	800b3a0 <qsort+0x126>
 800b38a:	f1b8 0f00 	cmp.w	r8, #0
 800b38e:	d113      	bne.n	800b3b8 <qsort+0x13e>
 800b390:	682b      	ldr	r3, [r5, #0]
 800b392:	f8db 2000 	ldr.w	r2, [fp]
 800b396:	602a      	str	r2, [r5, #0]
 800b398:	f8cb 3000 	str.w	r3, [fp]
 800b39c:	4425      	add	r5, r4
 800b39e:	2301      	movs	r3, #1
 800b3a0:	44a3      	add	fp, r4
 800b3a2:	e7e8      	b.n	800b376 <qsort+0xfc>
 800b3a4:	463a      	mov	r2, r7
 800b3a6:	46b3      	mov	fp, r6
 800b3a8:	e7d1      	b.n	800b34e <qsort+0xd4>
 800b3aa:	4643      	mov	r3, r8
 800b3ac:	4622      	mov	r2, r4
 800b3ae:	4649      	mov	r1, r9
 800b3b0:	4630      	mov	r0, r6
 800b3b2:	f7ff ff29 	bl	800b208 <swapfunc>
 800b3b6:	e7d9      	b.n	800b36c <qsort+0xf2>
 800b3b8:	4643      	mov	r3, r8
 800b3ba:	4622      	mov	r2, r4
 800b3bc:	4659      	mov	r1, fp
 800b3be:	4628      	mov	r0, r5
 800b3c0:	f7ff ff22 	bl	800b208 <swapfunc>
 800b3c4:	e7ea      	b.n	800b39c <qsort+0x122>
 800b3c6:	d10b      	bne.n	800b3e0 <qsort+0x166>
 800b3c8:	f1b8 0f00 	cmp.w	r8, #0
 800b3cc:	d114      	bne.n	800b3f8 <qsort+0x17e>
 800b3ce:	683b      	ldr	r3, [r7, #0]
 800b3d0:	f8d9 2000 	ldr.w	r2, [r9]
 800b3d4:	603a      	str	r2, [r7, #0]
 800b3d6:	f8c9 3000 	str.w	r3, [r9]
 800b3da:	eba9 0904 	sub.w	r9, r9, r4
 800b3de:	2301      	movs	r3, #1
 800b3e0:	9f04      	ldr	r7, [sp, #16]
 800b3e2:	45bb      	cmp	fp, r7
 800b3e4:	d90f      	bls.n	800b406 <qsort+0x18c>
 800b3e6:	2b00      	cmp	r3, #0
 800b3e8:	d143      	bne.n	800b472 <qsort+0x1f8>
 800b3ea:	9b01      	ldr	r3, [sp, #4]
 800b3ec:	9a03      	ldr	r2, [sp, #12]
 800b3ee:	4293      	cmp	r3, r2
 800b3f0:	f4bf af61 	bcs.w	800b2b6 <qsort+0x3c>
 800b3f4:	9d01      	ldr	r5, [sp, #4]
 800b3f6:	e036      	b.n	800b466 <qsort+0x1ec>
 800b3f8:	4643      	mov	r3, r8
 800b3fa:	4622      	mov	r2, r4
 800b3fc:	4649      	mov	r1, r9
 800b3fe:	4638      	mov	r0, r7
 800b400:	f7ff ff02 	bl	800b208 <swapfunc>
 800b404:	e7e9      	b.n	800b3da <qsort+0x160>
 800b406:	4631      	mov	r1, r6
 800b408:	4638      	mov	r0, r7
 800b40a:	9305      	str	r3, [sp, #20]
 800b40c:	47d0      	blx	sl
 800b40e:	1b3b      	subs	r3, r7, r4
 800b410:	2800      	cmp	r0, #0
 800b412:	9304      	str	r3, [sp, #16]
 800b414:	9b05      	ldr	r3, [sp, #20]
 800b416:	dad6      	bge.n	800b3c6 <qsort+0x14c>
 800b418:	f1b8 0f00 	cmp.w	r8, #0
 800b41c:	d006      	beq.n	800b42c <qsort+0x1b2>
 800b41e:	4643      	mov	r3, r8
 800b420:	4622      	mov	r2, r4
 800b422:	4639      	mov	r1, r7
 800b424:	4658      	mov	r0, fp
 800b426:	f7ff feef 	bl	800b208 <swapfunc>
 800b42a:	e005      	b.n	800b438 <qsort+0x1be>
 800b42c:	f8db 3000 	ldr.w	r3, [fp]
 800b430:	683a      	ldr	r2, [r7, #0]
 800b432:	f8cb 2000 	str.w	r2, [fp]
 800b436:	603b      	str	r3, [r7, #0]
 800b438:	9f04      	ldr	r7, [sp, #16]
 800b43a:	e7b0      	b.n	800b39e <qsort+0x124>
 800b43c:	4643      	mov	r3, r8
 800b43e:	4622      	mov	r2, r4
 800b440:	4639      	mov	r1, r7
 800b442:	4628      	mov	r0, r5
 800b444:	f7ff fee0 	bl	800b208 <swapfunc>
 800b448:	e00c      	b.n	800b464 <qsort+0x1ea>
 800b44a:	1b2f      	subs	r7, r5, r4
 800b44c:	4629      	mov	r1, r5
 800b44e:	4638      	mov	r0, r7
 800b450:	47d0      	blx	sl
 800b452:	2800      	cmp	r0, #0
 800b454:	dd09      	ble.n	800b46a <qsort+0x1f0>
 800b456:	f1b8 0f00 	cmp.w	r8, #0
 800b45a:	d1ef      	bne.n	800b43c <qsort+0x1c2>
 800b45c:	682b      	ldr	r3, [r5, #0]
 800b45e:	683a      	ldr	r2, [r7, #0]
 800b460:	602a      	str	r2, [r5, #0]
 800b462:	603b      	str	r3, [r7, #0]
 800b464:	463d      	mov	r5, r7
 800b466:	42ae      	cmp	r6, r5
 800b468:	d3ef      	bcc.n	800b44a <qsort+0x1d0>
 800b46a:	9b01      	ldr	r3, [sp, #4]
 800b46c:	4423      	add	r3, r4
 800b46e:	9301      	str	r3, [sp, #4]
 800b470:	e7bb      	b.n	800b3ea <qsort+0x170>
 800b472:	ebab 0305 	sub.w	r3, fp, r5
 800b476:	1baa      	subs	r2, r5, r6
 800b478:	429a      	cmp	r2, r3
 800b47a:	bfa8      	it	ge
 800b47c:	461a      	movge	r2, r3
 800b47e:	9301      	str	r3, [sp, #4]
 800b480:	b12a      	cbz	r2, 800b48e <qsort+0x214>
 800b482:	4643      	mov	r3, r8
 800b484:	ebab 0102 	sub.w	r1, fp, r2
 800b488:	4630      	mov	r0, r6
 800b48a:	f7ff febd 	bl	800b208 <swapfunc>
 800b48e:	9b03      	ldr	r3, [sp, #12]
 800b490:	eba3 0209 	sub.w	r2, r3, r9
 800b494:	eba9 0707 	sub.w	r7, r9, r7
 800b498:	1b12      	subs	r2, r2, r4
 800b49a:	42ba      	cmp	r2, r7
 800b49c:	bf28      	it	cs
 800b49e:	463a      	movcs	r2, r7
 800b4a0:	b12a      	cbz	r2, 800b4ae <qsort+0x234>
 800b4a2:	9903      	ldr	r1, [sp, #12]
 800b4a4:	4643      	mov	r3, r8
 800b4a6:	1a89      	subs	r1, r1, r2
 800b4a8:	4658      	mov	r0, fp
 800b4aa:	f7ff fead 	bl	800b208 <swapfunc>
 800b4ae:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800b4b2:	9b03      	ldr	r3, [sp, #12]
 800b4b4:	454f      	cmp	r7, r9
 800b4b6:	eba3 0007 	sub.w	r0, r3, r7
 800b4ba:	d904      	bls.n	800b4c6 <qsort+0x24c>
 800b4bc:	4633      	mov	r3, r6
 800b4be:	46b9      	mov	r9, r7
 800b4c0:	9f01      	ldr	r7, [sp, #4]
 800b4c2:	4606      	mov	r6, r0
 800b4c4:	4618      	mov	r0, r3
 800b4c6:	42a7      	cmp	r7, r4
 800b4c8:	d921      	bls.n	800b50e <qsort+0x294>
 800b4ca:	fbb7 f1f4 	udiv	r1, r7, r4
 800b4ce:	9b02      	ldr	r3, [sp, #8]
 800b4d0:	2b07      	cmp	r3, #7
 800b4d2:	d80d      	bhi.n	800b4f0 <qsort+0x276>
 800b4d4:	fbb9 f7f4 	udiv	r7, r9, r4
 800b4d8:	aa16      	add	r2, sp, #88	; 0x58
 800b4da:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800b4de:	f843 6c40 	str.w	r6, [r3, #-64]
 800b4e2:	f843 7c3c 	str.w	r7, [r3, #-60]
 800b4e6:	9b02      	ldr	r3, [sp, #8]
 800b4e8:	3301      	adds	r3, #1
 800b4ea:	9302      	str	r3, [sp, #8]
 800b4ec:	4606      	mov	r6, r0
 800b4ee:	e6d5      	b.n	800b29c <qsort+0x22>
 800b4f0:	4653      	mov	r3, sl
 800b4f2:	4622      	mov	r2, r4
 800b4f4:	f7ff fec1 	bl	800b27a <qsort>
 800b4f8:	45a1      	cmp	r9, r4
 800b4fa:	d80b      	bhi.n	800b514 <qsort+0x29a>
 800b4fc:	9b02      	ldr	r3, [sp, #8]
 800b4fe:	aa16      	add	r2, sp, #88	; 0x58
 800b500:	3b01      	subs	r3, #1
 800b502:	9302      	str	r3, [sp, #8]
 800b504:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800b508:	e953 0110 	ldrd	r0, r1, [r3, #-64]	; 0x40
 800b50c:	e7ee      	b.n	800b4ec <qsort+0x272>
 800b50e:	45a1      	cmp	r9, r4
 800b510:	f67f aed1 	bls.w	800b2b6 <qsort+0x3c>
 800b514:	fbb9 f1f4 	udiv	r1, r9, r4
 800b518:	4630      	mov	r0, r6
 800b51a:	e7e7      	b.n	800b4ec <qsort+0x272>

0800b51c <sniprintf>:
 800b51c:	b40c      	push	{r2, r3}
 800b51e:	b530      	push	{r4, r5, lr}
 800b520:	4b17      	ldr	r3, [pc, #92]	; (800b580 <sniprintf+0x64>)
 800b522:	1e0c      	subs	r4, r1, #0
 800b524:	681d      	ldr	r5, [r3, #0]
 800b526:	b09d      	sub	sp, #116	; 0x74
 800b528:	da08      	bge.n	800b53c <sniprintf+0x20>
 800b52a:	238b      	movs	r3, #139	; 0x8b
 800b52c:	602b      	str	r3, [r5, #0]
 800b52e:	f04f 30ff 	mov.w	r0, #4294967295
 800b532:	b01d      	add	sp, #116	; 0x74
 800b534:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b538:	b002      	add	sp, #8
 800b53a:	4770      	bx	lr
 800b53c:	f44f 7302 	mov.w	r3, #520	; 0x208
 800b540:	f8ad 3014 	strh.w	r3, [sp, #20]
 800b544:	bf14      	ite	ne
 800b546:	f104 33ff 	addne.w	r3, r4, #4294967295
 800b54a:	4623      	moveq	r3, r4
 800b54c:	9304      	str	r3, [sp, #16]
 800b54e:	9307      	str	r3, [sp, #28]
 800b550:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800b554:	9002      	str	r0, [sp, #8]
 800b556:	9006      	str	r0, [sp, #24]
 800b558:	f8ad 3016 	strh.w	r3, [sp, #22]
 800b55c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800b55e:	ab21      	add	r3, sp, #132	; 0x84
 800b560:	a902      	add	r1, sp, #8
 800b562:	4628      	mov	r0, r5
 800b564:	9301      	str	r3, [sp, #4]
 800b566:	f000 f869 	bl	800b63c <_svfiprintf_r>
 800b56a:	1c43      	adds	r3, r0, #1
 800b56c:	bfbc      	itt	lt
 800b56e:	238b      	movlt	r3, #139	; 0x8b
 800b570:	602b      	strlt	r3, [r5, #0]
 800b572:	2c00      	cmp	r4, #0
 800b574:	d0dd      	beq.n	800b532 <sniprintf+0x16>
 800b576:	9b02      	ldr	r3, [sp, #8]
 800b578:	2200      	movs	r2, #0
 800b57a:	701a      	strb	r2, [r3, #0]
 800b57c:	e7d9      	b.n	800b532 <sniprintf+0x16>
 800b57e:	bf00      	nop
 800b580:	20000098 	.word	0x20000098

0800b584 <__ssputs_r>:
 800b584:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b588:	688e      	ldr	r6, [r1, #8]
 800b58a:	429e      	cmp	r6, r3
 800b58c:	4682      	mov	sl, r0
 800b58e:	460c      	mov	r4, r1
 800b590:	4690      	mov	r8, r2
 800b592:	461f      	mov	r7, r3
 800b594:	d838      	bhi.n	800b608 <__ssputs_r+0x84>
 800b596:	898a      	ldrh	r2, [r1, #12]
 800b598:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b59c:	d032      	beq.n	800b604 <__ssputs_r+0x80>
 800b59e:	6825      	ldr	r5, [r4, #0]
 800b5a0:	6909      	ldr	r1, [r1, #16]
 800b5a2:	eba5 0901 	sub.w	r9, r5, r1
 800b5a6:	6965      	ldr	r5, [r4, #20]
 800b5a8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b5ac:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b5b0:	3301      	adds	r3, #1
 800b5b2:	444b      	add	r3, r9
 800b5b4:	106d      	asrs	r5, r5, #1
 800b5b6:	429d      	cmp	r5, r3
 800b5b8:	bf38      	it	cc
 800b5ba:	461d      	movcc	r5, r3
 800b5bc:	0553      	lsls	r3, r2, #21
 800b5be:	d531      	bpl.n	800b624 <__ssputs_r+0xa0>
 800b5c0:	4629      	mov	r1, r5
 800b5c2:	f000 fb47 	bl	800bc54 <_malloc_r>
 800b5c6:	4606      	mov	r6, r0
 800b5c8:	b950      	cbnz	r0, 800b5e0 <__ssputs_r+0x5c>
 800b5ca:	230c      	movs	r3, #12
 800b5cc:	f8ca 3000 	str.w	r3, [sl]
 800b5d0:	89a3      	ldrh	r3, [r4, #12]
 800b5d2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b5d6:	81a3      	strh	r3, [r4, #12]
 800b5d8:	f04f 30ff 	mov.w	r0, #4294967295
 800b5dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b5e0:	6921      	ldr	r1, [r4, #16]
 800b5e2:	464a      	mov	r2, r9
 800b5e4:	f000 fabe 	bl	800bb64 <memcpy>
 800b5e8:	89a3      	ldrh	r3, [r4, #12]
 800b5ea:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b5ee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b5f2:	81a3      	strh	r3, [r4, #12]
 800b5f4:	6126      	str	r6, [r4, #16]
 800b5f6:	6165      	str	r5, [r4, #20]
 800b5f8:	444e      	add	r6, r9
 800b5fa:	eba5 0509 	sub.w	r5, r5, r9
 800b5fe:	6026      	str	r6, [r4, #0]
 800b600:	60a5      	str	r5, [r4, #8]
 800b602:	463e      	mov	r6, r7
 800b604:	42be      	cmp	r6, r7
 800b606:	d900      	bls.n	800b60a <__ssputs_r+0x86>
 800b608:	463e      	mov	r6, r7
 800b60a:	4632      	mov	r2, r6
 800b60c:	6820      	ldr	r0, [r4, #0]
 800b60e:	4641      	mov	r1, r8
 800b610:	f000 fab6 	bl	800bb80 <memmove>
 800b614:	68a3      	ldr	r3, [r4, #8]
 800b616:	6822      	ldr	r2, [r4, #0]
 800b618:	1b9b      	subs	r3, r3, r6
 800b61a:	4432      	add	r2, r6
 800b61c:	60a3      	str	r3, [r4, #8]
 800b61e:	6022      	str	r2, [r4, #0]
 800b620:	2000      	movs	r0, #0
 800b622:	e7db      	b.n	800b5dc <__ssputs_r+0x58>
 800b624:	462a      	mov	r2, r5
 800b626:	f000 fb6f 	bl	800bd08 <_realloc_r>
 800b62a:	4606      	mov	r6, r0
 800b62c:	2800      	cmp	r0, #0
 800b62e:	d1e1      	bne.n	800b5f4 <__ssputs_r+0x70>
 800b630:	6921      	ldr	r1, [r4, #16]
 800b632:	4650      	mov	r0, sl
 800b634:	f000 fabe 	bl	800bbb4 <_free_r>
 800b638:	e7c7      	b.n	800b5ca <__ssputs_r+0x46>
	...

0800b63c <_svfiprintf_r>:
 800b63c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b640:	4698      	mov	r8, r3
 800b642:	898b      	ldrh	r3, [r1, #12]
 800b644:	061b      	lsls	r3, r3, #24
 800b646:	b09d      	sub	sp, #116	; 0x74
 800b648:	4607      	mov	r7, r0
 800b64a:	460d      	mov	r5, r1
 800b64c:	4614      	mov	r4, r2
 800b64e:	d50e      	bpl.n	800b66e <_svfiprintf_r+0x32>
 800b650:	690b      	ldr	r3, [r1, #16]
 800b652:	b963      	cbnz	r3, 800b66e <_svfiprintf_r+0x32>
 800b654:	2140      	movs	r1, #64	; 0x40
 800b656:	f000 fafd 	bl	800bc54 <_malloc_r>
 800b65a:	6028      	str	r0, [r5, #0]
 800b65c:	6128      	str	r0, [r5, #16]
 800b65e:	b920      	cbnz	r0, 800b66a <_svfiprintf_r+0x2e>
 800b660:	230c      	movs	r3, #12
 800b662:	603b      	str	r3, [r7, #0]
 800b664:	f04f 30ff 	mov.w	r0, #4294967295
 800b668:	e0d1      	b.n	800b80e <_svfiprintf_r+0x1d2>
 800b66a:	2340      	movs	r3, #64	; 0x40
 800b66c:	616b      	str	r3, [r5, #20]
 800b66e:	2300      	movs	r3, #0
 800b670:	9309      	str	r3, [sp, #36]	; 0x24
 800b672:	2320      	movs	r3, #32
 800b674:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b678:	f8cd 800c 	str.w	r8, [sp, #12]
 800b67c:	2330      	movs	r3, #48	; 0x30
 800b67e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800b828 <_svfiprintf_r+0x1ec>
 800b682:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b686:	f04f 0901 	mov.w	r9, #1
 800b68a:	4623      	mov	r3, r4
 800b68c:	469a      	mov	sl, r3
 800b68e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b692:	b10a      	cbz	r2, 800b698 <_svfiprintf_r+0x5c>
 800b694:	2a25      	cmp	r2, #37	; 0x25
 800b696:	d1f9      	bne.n	800b68c <_svfiprintf_r+0x50>
 800b698:	ebba 0b04 	subs.w	fp, sl, r4
 800b69c:	d00b      	beq.n	800b6b6 <_svfiprintf_r+0x7a>
 800b69e:	465b      	mov	r3, fp
 800b6a0:	4622      	mov	r2, r4
 800b6a2:	4629      	mov	r1, r5
 800b6a4:	4638      	mov	r0, r7
 800b6a6:	f7ff ff6d 	bl	800b584 <__ssputs_r>
 800b6aa:	3001      	adds	r0, #1
 800b6ac:	f000 80aa 	beq.w	800b804 <_svfiprintf_r+0x1c8>
 800b6b0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b6b2:	445a      	add	r2, fp
 800b6b4:	9209      	str	r2, [sp, #36]	; 0x24
 800b6b6:	f89a 3000 	ldrb.w	r3, [sl]
 800b6ba:	2b00      	cmp	r3, #0
 800b6bc:	f000 80a2 	beq.w	800b804 <_svfiprintf_r+0x1c8>
 800b6c0:	2300      	movs	r3, #0
 800b6c2:	f04f 32ff 	mov.w	r2, #4294967295
 800b6c6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b6ca:	f10a 0a01 	add.w	sl, sl, #1
 800b6ce:	9304      	str	r3, [sp, #16]
 800b6d0:	9307      	str	r3, [sp, #28]
 800b6d2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b6d6:	931a      	str	r3, [sp, #104]	; 0x68
 800b6d8:	4654      	mov	r4, sl
 800b6da:	2205      	movs	r2, #5
 800b6dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b6e0:	4851      	ldr	r0, [pc, #324]	; (800b828 <_svfiprintf_r+0x1ec>)
 800b6e2:	f7f4 fd7d 	bl	80001e0 <memchr>
 800b6e6:	9a04      	ldr	r2, [sp, #16]
 800b6e8:	b9d8      	cbnz	r0, 800b722 <_svfiprintf_r+0xe6>
 800b6ea:	06d0      	lsls	r0, r2, #27
 800b6ec:	bf44      	itt	mi
 800b6ee:	2320      	movmi	r3, #32
 800b6f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b6f4:	0711      	lsls	r1, r2, #28
 800b6f6:	bf44      	itt	mi
 800b6f8:	232b      	movmi	r3, #43	; 0x2b
 800b6fa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b6fe:	f89a 3000 	ldrb.w	r3, [sl]
 800b702:	2b2a      	cmp	r3, #42	; 0x2a
 800b704:	d015      	beq.n	800b732 <_svfiprintf_r+0xf6>
 800b706:	9a07      	ldr	r2, [sp, #28]
 800b708:	4654      	mov	r4, sl
 800b70a:	2000      	movs	r0, #0
 800b70c:	f04f 0c0a 	mov.w	ip, #10
 800b710:	4621      	mov	r1, r4
 800b712:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b716:	3b30      	subs	r3, #48	; 0x30
 800b718:	2b09      	cmp	r3, #9
 800b71a:	d94e      	bls.n	800b7ba <_svfiprintf_r+0x17e>
 800b71c:	b1b0      	cbz	r0, 800b74c <_svfiprintf_r+0x110>
 800b71e:	9207      	str	r2, [sp, #28]
 800b720:	e014      	b.n	800b74c <_svfiprintf_r+0x110>
 800b722:	eba0 0308 	sub.w	r3, r0, r8
 800b726:	fa09 f303 	lsl.w	r3, r9, r3
 800b72a:	4313      	orrs	r3, r2
 800b72c:	9304      	str	r3, [sp, #16]
 800b72e:	46a2      	mov	sl, r4
 800b730:	e7d2      	b.n	800b6d8 <_svfiprintf_r+0x9c>
 800b732:	9b03      	ldr	r3, [sp, #12]
 800b734:	1d19      	adds	r1, r3, #4
 800b736:	681b      	ldr	r3, [r3, #0]
 800b738:	9103      	str	r1, [sp, #12]
 800b73a:	2b00      	cmp	r3, #0
 800b73c:	bfbb      	ittet	lt
 800b73e:	425b      	neglt	r3, r3
 800b740:	f042 0202 	orrlt.w	r2, r2, #2
 800b744:	9307      	strge	r3, [sp, #28]
 800b746:	9307      	strlt	r3, [sp, #28]
 800b748:	bfb8      	it	lt
 800b74a:	9204      	strlt	r2, [sp, #16]
 800b74c:	7823      	ldrb	r3, [r4, #0]
 800b74e:	2b2e      	cmp	r3, #46	; 0x2e
 800b750:	d10c      	bne.n	800b76c <_svfiprintf_r+0x130>
 800b752:	7863      	ldrb	r3, [r4, #1]
 800b754:	2b2a      	cmp	r3, #42	; 0x2a
 800b756:	d135      	bne.n	800b7c4 <_svfiprintf_r+0x188>
 800b758:	9b03      	ldr	r3, [sp, #12]
 800b75a:	1d1a      	adds	r2, r3, #4
 800b75c:	681b      	ldr	r3, [r3, #0]
 800b75e:	9203      	str	r2, [sp, #12]
 800b760:	2b00      	cmp	r3, #0
 800b762:	bfb8      	it	lt
 800b764:	f04f 33ff 	movlt.w	r3, #4294967295
 800b768:	3402      	adds	r4, #2
 800b76a:	9305      	str	r3, [sp, #20]
 800b76c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800b838 <_svfiprintf_r+0x1fc>
 800b770:	7821      	ldrb	r1, [r4, #0]
 800b772:	2203      	movs	r2, #3
 800b774:	4650      	mov	r0, sl
 800b776:	f7f4 fd33 	bl	80001e0 <memchr>
 800b77a:	b140      	cbz	r0, 800b78e <_svfiprintf_r+0x152>
 800b77c:	2340      	movs	r3, #64	; 0x40
 800b77e:	eba0 000a 	sub.w	r0, r0, sl
 800b782:	fa03 f000 	lsl.w	r0, r3, r0
 800b786:	9b04      	ldr	r3, [sp, #16]
 800b788:	4303      	orrs	r3, r0
 800b78a:	3401      	adds	r4, #1
 800b78c:	9304      	str	r3, [sp, #16]
 800b78e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b792:	4826      	ldr	r0, [pc, #152]	; (800b82c <_svfiprintf_r+0x1f0>)
 800b794:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b798:	2206      	movs	r2, #6
 800b79a:	f7f4 fd21 	bl	80001e0 <memchr>
 800b79e:	2800      	cmp	r0, #0
 800b7a0:	d038      	beq.n	800b814 <_svfiprintf_r+0x1d8>
 800b7a2:	4b23      	ldr	r3, [pc, #140]	; (800b830 <_svfiprintf_r+0x1f4>)
 800b7a4:	bb1b      	cbnz	r3, 800b7ee <_svfiprintf_r+0x1b2>
 800b7a6:	9b03      	ldr	r3, [sp, #12]
 800b7a8:	3307      	adds	r3, #7
 800b7aa:	f023 0307 	bic.w	r3, r3, #7
 800b7ae:	3308      	adds	r3, #8
 800b7b0:	9303      	str	r3, [sp, #12]
 800b7b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b7b4:	4433      	add	r3, r6
 800b7b6:	9309      	str	r3, [sp, #36]	; 0x24
 800b7b8:	e767      	b.n	800b68a <_svfiprintf_r+0x4e>
 800b7ba:	fb0c 3202 	mla	r2, ip, r2, r3
 800b7be:	460c      	mov	r4, r1
 800b7c0:	2001      	movs	r0, #1
 800b7c2:	e7a5      	b.n	800b710 <_svfiprintf_r+0xd4>
 800b7c4:	2300      	movs	r3, #0
 800b7c6:	3401      	adds	r4, #1
 800b7c8:	9305      	str	r3, [sp, #20]
 800b7ca:	4619      	mov	r1, r3
 800b7cc:	f04f 0c0a 	mov.w	ip, #10
 800b7d0:	4620      	mov	r0, r4
 800b7d2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b7d6:	3a30      	subs	r2, #48	; 0x30
 800b7d8:	2a09      	cmp	r2, #9
 800b7da:	d903      	bls.n	800b7e4 <_svfiprintf_r+0x1a8>
 800b7dc:	2b00      	cmp	r3, #0
 800b7de:	d0c5      	beq.n	800b76c <_svfiprintf_r+0x130>
 800b7e0:	9105      	str	r1, [sp, #20]
 800b7e2:	e7c3      	b.n	800b76c <_svfiprintf_r+0x130>
 800b7e4:	fb0c 2101 	mla	r1, ip, r1, r2
 800b7e8:	4604      	mov	r4, r0
 800b7ea:	2301      	movs	r3, #1
 800b7ec:	e7f0      	b.n	800b7d0 <_svfiprintf_r+0x194>
 800b7ee:	ab03      	add	r3, sp, #12
 800b7f0:	9300      	str	r3, [sp, #0]
 800b7f2:	462a      	mov	r2, r5
 800b7f4:	4b0f      	ldr	r3, [pc, #60]	; (800b834 <_svfiprintf_r+0x1f8>)
 800b7f6:	a904      	add	r1, sp, #16
 800b7f8:	4638      	mov	r0, r7
 800b7fa:	f3af 8000 	nop.w
 800b7fe:	1c42      	adds	r2, r0, #1
 800b800:	4606      	mov	r6, r0
 800b802:	d1d6      	bne.n	800b7b2 <_svfiprintf_r+0x176>
 800b804:	89ab      	ldrh	r3, [r5, #12]
 800b806:	065b      	lsls	r3, r3, #25
 800b808:	f53f af2c 	bmi.w	800b664 <_svfiprintf_r+0x28>
 800b80c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b80e:	b01d      	add	sp, #116	; 0x74
 800b810:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b814:	ab03      	add	r3, sp, #12
 800b816:	9300      	str	r3, [sp, #0]
 800b818:	462a      	mov	r2, r5
 800b81a:	4b06      	ldr	r3, [pc, #24]	; (800b834 <_svfiprintf_r+0x1f8>)
 800b81c:	a904      	add	r1, sp, #16
 800b81e:	4638      	mov	r0, r7
 800b820:	f000 f87a 	bl	800b918 <_printf_i>
 800b824:	e7eb      	b.n	800b7fe <_svfiprintf_r+0x1c2>
 800b826:	bf00      	nop
 800b828:	0800c5c4 	.word	0x0800c5c4
 800b82c:	0800c5ce 	.word	0x0800c5ce
 800b830:	00000000 	.word	0x00000000
 800b834:	0800b585 	.word	0x0800b585
 800b838:	0800c5ca 	.word	0x0800c5ca

0800b83c <_printf_common>:
 800b83c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b840:	4616      	mov	r6, r2
 800b842:	4699      	mov	r9, r3
 800b844:	688a      	ldr	r2, [r1, #8]
 800b846:	690b      	ldr	r3, [r1, #16]
 800b848:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b84c:	4293      	cmp	r3, r2
 800b84e:	bfb8      	it	lt
 800b850:	4613      	movlt	r3, r2
 800b852:	6033      	str	r3, [r6, #0]
 800b854:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b858:	4607      	mov	r7, r0
 800b85a:	460c      	mov	r4, r1
 800b85c:	b10a      	cbz	r2, 800b862 <_printf_common+0x26>
 800b85e:	3301      	adds	r3, #1
 800b860:	6033      	str	r3, [r6, #0]
 800b862:	6823      	ldr	r3, [r4, #0]
 800b864:	0699      	lsls	r1, r3, #26
 800b866:	bf42      	ittt	mi
 800b868:	6833      	ldrmi	r3, [r6, #0]
 800b86a:	3302      	addmi	r3, #2
 800b86c:	6033      	strmi	r3, [r6, #0]
 800b86e:	6825      	ldr	r5, [r4, #0]
 800b870:	f015 0506 	ands.w	r5, r5, #6
 800b874:	d106      	bne.n	800b884 <_printf_common+0x48>
 800b876:	f104 0a19 	add.w	sl, r4, #25
 800b87a:	68e3      	ldr	r3, [r4, #12]
 800b87c:	6832      	ldr	r2, [r6, #0]
 800b87e:	1a9b      	subs	r3, r3, r2
 800b880:	42ab      	cmp	r3, r5
 800b882:	dc26      	bgt.n	800b8d2 <_printf_common+0x96>
 800b884:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b888:	1e13      	subs	r3, r2, #0
 800b88a:	6822      	ldr	r2, [r4, #0]
 800b88c:	bf18      	it	ne
 800b88e:	2301      	movne	r3, #1
 800b890:	0692      	lsls	r2, r2, #26
 800b892:	d42b      	bmi.n	800b8ec <_printf_common+0xb0>
 800b894:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b898:	4649      	mov	r1, r9
 800b89a:	4638      	mov	r0, r7
 800b89c:	47c0      	blx	r8
 800b89e:	3001      	adds	r0, #1
 800b8a0:	d01e      	beq.n	800b8e0 <_printf_common+0xa4>
 800b8a2:	6823      	ldr	r3, [r4, #0]
 800b8a4:	68e5      	ldr	r5, [r4, #12]
 800b8a6:	6832      	ldr	r2, [r6, #0]
 800b8a8:	f003 0306 	and.w	r3, r3, #6
 800b8ac:	2b04      	cmp	r3, #4
 800b8ae:	bf08      	it	eq
 800b8b0:	1aad      	subeq	r5, r5, r2
 800b8b2:	68a3      	ldr	r3, [r4, #8]
 800b8b4:	6922      	ldr	r2, [r4, #16]
 800b8b6:	bf0c      	ite	eq
 800b8b8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b8bc:	2500      	movne	r5, #0
 800b8be:	4293      	cmp	r3, r2
 800b8c0:	bfc4      	itt	gt
 800b8c2:	1a9b      	subgt	r3, r3, r2
 800b8c4:	18ed      	addgt	r5, r5, r3
 800b8c6:	2600      	movs	r6, #0
 800b8c8:	341a      	adds	r4, #26
 800b8ca:	42b5      	cmp	r5, r6
 800b8cc:	d11a      	bne.n	800b904 <_printf_common+0xc8>
 800b8ce:	2000      	movs	r0, #0
 800b8d0:	e008      	b.n	800b8e4 <_printf_common+0xa8>
 800b8d2:	2301      	movs	r3, #1
 800b8d4:	4652      	mov	r2, sl
 800b8d6:	4649      	mov	r1, r9
 800b8d8:	4638      	mov	r0, r7
 800b8da:	47c0      	blx	r8
 800b8dc:	3001      	adds	r0, #1
 800b8de:	d103      	bne.n	800b8e8 <_printf_common+0xac>
 800b8e0:	f04f 30ff 	mov.w	r0, #4294967295
 800b8e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b8e8:	3501      	adds	r5, #1
 800b8ea:	e7c6      	b.n	800b87a <_printf_common+0x3e>
 800b8ec:	18e1      	adds	r1, r4, r3
 800b8ee:	1c5a      	adds	r2, r3, #1
 800b8f0:	2030      	movs	r0, #48	; 0x30
 800b8f2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b8f6:	4422      	add	r2, r4
 800b8f8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b8fc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b900:	3302      	adds	r3, #2
 800b902:	e7c7      	b.n	800b894 <_printf_common+0x58>
 800b904:	2301      	movs	r3, #1
 800b906:	4622      	mov	r2, r4
 800b908:	4649      	mov	r1, r9
 800b90a:	4638      	mov	r0, r7
 800b90c:	47c0      	blx	r8
 800b90e:	3001      	adds	r0, #1
 800b910:	d0e6      	beq.n	800b8e0 <_printf_common+0xa4>
 800b912:	3601      	adds	r6, #1
 800b914:	e7d9      	b.n	800b8ca <_printf_common+0x8e>
	...

0800b918 <_printf_i>:
 800b918:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b91c:	460c      	mov	r4, r1
 800b91e:	4691      	mov	r9, r2
 800b920:	7e27      	ldrb	r7, [r4, #24]
 800b922:	990c      	ldr	r1, [sp, #48]	; 0x30
 800b924:	2f78      	cmp	r7, #120	; 0x78
 800b926:	4680      	mov	r8, r0
 800b928:	469a      	mov	sl, r3
 800b92a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b92e:	d807      	bhi.n	800b940 <_printf_i+0x28>
 800b930:	2f62      	cmp	r7, #98	; 0x62
 800b932:	d80a      	bhi.n	800b94a <_printf_i+0x32>
 800b934:	2f00      	cmp	r7, #0
 800b936:	f000 80d8 	beq.w	800baea <_printf_i+0x1d2>
 800b93a:	2f58      	cmp	r7, #88	; 0x58
 800b93c:	f000 80a3 	beq.w	800ba86 <_printf_i+0x16e>
 800b940:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800b944:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b948:	e03a      	b.n	800b9c0 <_printf_i+0xa8>
 800b94a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b94e:	2b15      	cmp	r3, #21
 800b950:	d8f6      	bhi.n	800b940 <_printf_i+0x28>
 800b952:	a001      	add	r0, pc, #4	; (adr r0, 800b958 <_printf_i+0x40>)
 800b954:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800b958:	0800b9b1 	.word	0x0800b9b1
 800b95c:	0800b9c5 	.word	0x0800b9c5
 800b960:	0800b941 	.word	0x0800b941
 800b964:	0800b941 	.word	0x0800b941
 800b968:	0800b941 	.word	0x0800b941
 800b96c:	0800b941 	.word	0x0800b941
 800b970:	0800b9c5 	.word	0x0800b9c5
 800b974:	0800b941 	.word	0x0800b941
 800b978:	0800b941 	.word	0x0800b941
 800b97c:	0800b941 	.word	0x0800b941
 800b980:	0800b941 	.word	0x0800b941
 800b984:	0800bad1 	.word	0x0800bad1
 800b988:	0800b9f5 	.word	0x0800b9f5
 800b98c:	0800bab3 	.word	0x0800bab3
 800b990:	0800b941 	.word	0x0800b941
 800b994:	0800b941 	.word	0x0800b941
 800b998:	0800baf3 	.word	0x0800baf3
 800b99c:	0800b941 	.word	0x0800b941
 800b9a0:	0800b9f5 	.word	0x0800b9f5
 800b9a4:	0800b941 	.word	0x0800b941
 800b9a8:	0800b941 	.word	0x0800b941
 800b9ac:	0800babb 	.word	0x0800babb
 800b9b0:	680b      	ldr	r3, [r1, #0]
 800b9b2:	1d1a      	adds	r2, r3, #4
 800b9b4:	681b      	ldr	r3, [r3, #0]
 800b9b6:	600a      	str	r2, [r1, #0]
 800b9b8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800b9bc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b9c0:	2301      	movs	r3, #1
 800b9c2:	e0a3      	b.n	800bb0c <_printf_i+0x1f4>
 800b9c4:	6825      	ldr	r5, [r4, #0]
 800b9c6:	6808      	ldr	r0, [r1, #0]
 800b9c8:	062e      	lsls	r6, r5, #24
 800b9ca:	f100 0304 	add.w	r3, r0, #4
 800b9ce:	d50a      	bpl.n	800b9e6 <_printf_i+0xce>
 800b9d0:	6805      	ldr	r5, [r0, #0]
 800b9d2:	600b      	str	r3, [r1, #0]
 800b9d4:	2d00      	cmp	r5, #0
 800b9d6:	da03      	bge.n	800b9e0 <_printf_i+0xc8>
 800b9d8:	232d      	movs	r3, #45	; 0x2d
 800b9da:	426d      	negs	r5, r5
 800b9dc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b9e0:	485e      	ldr	r0, [pc, #376]	; (800bb5c <_printf_i+0x244>)
 800b9e2:	230a      	movs	r3, #10
 800b9e4:	e019      	b.n	800ba1a <_printf_i+0x102>
 800b9e6:	f015 0f40 	tst.w	r5, #64	; 0x40
 800b9ea:	6805      	ldr	r5, [r0, #0]
 800b9ec:	600b      	str	r3, [r1, #0]
 800b9ee:	bf18      	it	ne
 800b9f0:	b22d      	sxthne	r5, r5
 800b9f2:	e7ef      	b.n	800b9d4 <_printf_i+0xbc>
 800b9f4:	680b      	ldr	r3, [r1, #0]
 800b9f6:	6825      	ldr	r5, [r4, #0]
 800b9f8:	1d18      	adds	r0, r3, #4
 800b9fa:	6008      	str	r0, [r1, #0]
 800b9fc:	0628      	lsls	r0, r5, #24
 800b9fe:	d501      	bpl.n	800ba04 <_printf_i+0xec>
 800ba00:	681d      	ldr	r5, [r3, #0]
 800ba02:	e002      	b.n	800ba0a <_printf_i+0xf2>
 800ba04:	0669      	lsls	r1, r5, #25
 800ba06:	d5fb      	bpl.n	800ba00 <_printf_i+0xe8>
 800ba08:	881d      	ldrh	r5, [r3, #0]
 800ba0a:	4854      	ldr	r0, [pc, #336]	; (800bb5c <_printf_i+0x244>)
 800ba0c:	2f6f      	cmp	r7, #111	; 0x6f
 800ba0e:	bf0c      	ite	eq
 800ba10:	2308      	moveq	r3, #8
 800ba12:	230a      	movne	r3, #10
 800ba14:	2100      	movs	r1, #0
 800ba16:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800ba1a:	6866      	ldr	r6, [r4, #4]
 800ba1c:	60a6      	str	r6, [r4, #8]
 800ba1e:	2e00      	cmp	r6, #0
 800ba20:	bfa2      	ittt	ge
 800ba22:	6821      	ldrge	r1, [r4, #0]
 800ba24:	f021 0104 	bicge.w	r1, r1, #4
 800ba28:	6021      	strge	r1, [r4, #0]
 800ba2a:	b90d      	cbnz	r5, 800ba30 <_printf_i+0x118>
 800ba2c:	2e00      	cmp	r6, #0
 800ba2e:	d04d      	beq.n	800bacc <_printf_i+0x1b4>
 800ba30:	4616      	mov	r6, r2
 800ba32:	fbb5 f1f3 	udiv	r1, r5, r3
 800ba36:	fb03 5711 	mls	r7, r3, r1, r5
 800ba3a:	5dc7      	ldrb	r7, [r0, r7]
 800ba3c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800ba40:	462f      	mov	r7, r5
 800ba42:	42bb      	cmp	r3, r7
 800ba44:	460d      	mov	r5, r1
 800ba46:	d9f4      	bls.n	800ba32 <_printf_i+0x11a>
 800ba48:	2b08      	cmp	r3, #8
 800ba4a:	d10b      	bne.n	800ba64 <_printf_i+0x14c>
 800ba4c:	6823      	ldr	r3, [r4, #0]
 800ba4e:	07df      	lsls	r7, r3, #31
 800ba50:	d508      	bpl.n	800ba64 <_printf_i+0x14c>
 800ba52:	6923      	ldr	r3, [r4, #16]
 800ba54:	6861      	ldr	r1, [r4, #4]
 800ba56:	4299      	cmp	r1, r3
 800ba58:	bfde      	ittt	le
 800ba5a:	2330      	movle	r3, #48	; 0x30
 800ba5c:	f806 3c01 	strble.w	r3, [r6, #-1]
 800ba60:	f106 36ff 	addle.w	r6, r6, #4294967295
 800ba64:	1b92      	subs	r2, r2, r6
 800ba66:	6122      	str	r2, [r4, #16]
 800ba68:	f8cd a000 	str.w	sl, [sp]
 800ba6c:	464b      	mov	r3, r9
 800ba6e:	aa03      	add	r2, sp, #12
 800ba70:	4621      	mov	r1, r4
 800ba72:	4640      	mov	r0, r8
 800ba74:	f7ff fee2 	bl	800b83c <_printf_common>
 800ba78:	3001      	adds	r0, #1
 800ba7a:	d14c      	bne.n	800bb16 <_printf_i+0x1fe>
 800ba7c:	f04f 30ff 	mov.w	r0, #4294967295
 800ba80:	b004      	add	sp, #16
 800ba82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ba86:	4835      	ldr	r0, [pc, #212]	; (800bb5c <_printf_i+0x244>)
 800ba88:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800ba8c:	6823      	ldr	r3, [r4, #0]
 800ba8e:	680e      	ldr	r6, [r1, #0]
 800ba90:	061f      	lsls	r7, r3, #24
 800ba92:	f856 5b04 	ldr.w	r5, [r6], #4
 800ba96:	600e      	str	r6, [r1, #0]
 800ba98:	d514      	bpl.n	800bac4 <_printf_i+0x1ac>
 800ba9a:	07d9      	lsls	r1, r3, #31
 800ba9c:	bf44      	itt	mi
 800ba9e:	f043 0320 	orrmi.w	r3, r3, #32
 800baa2:	6023      	strmi	r3, [r4, #0]
 800baa4:	b91d      	cbnz	r5, 800baae <_printf_i+0x196>
 800baa6:	6823      	ldr	r3, [r4, #0]
 800baa8:	f023 0320 	bic.w	r3, r3, #32
 800baac:	6023      	str	r3, [r4, #0]
 800baae:	2310      	movs	r3, #16
 800bab0:	e7b0      	b.n	800ba14 <_printf_i+0xfc>
 800bab2:	6823      	ldr	r3, [r4, #0]
 800bab4:	f043 0320 	orr.w	r3, r3, #32
 800bab8:	6023      	str	r3, [r4, #0]
 800baba:	2378      	movs	r3, #120	; 0x78
 800babc:	4828      	ldr	r0, [pc, #160]	; (800bb60 <_printf_i+0x248>)
 800babe:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800bac2:	e7e3      	b.n	800ba8c <_printf_i+0x174>
 800bac4:	065e      	lsls	r6, r3, #25
 800bac6:	bf48      	it	mi
 800bac8:	b2ad      	uxthmi	r5, r5
 800baca:	e7e6      	b.n	800ba9a <_printf_i+0x182>
 800bacc:	4616      	mov	r6, r2
 800bace:	e7bb      	b.n	800ba48 <_printf_i+0x130>
 800bad0:	680b      	ldr	r3, [r1, #0]
 800bad2:	6826      	ldr	r6, [r4, #0]
 800bad4:	6960      	ldr	r0, [r4, #20]
 800bad6:	1d1d      	adds	r5, r3, #4
 800bad8:	600d      	str	r5, [r1, #0]
 800bada:	0635      	lsls	r5, r6, #24
 800badc:	681b      	ldr	r3, [r3, #0]
 800bade:	d501      	bpl.n	800bae4 <_printf_i+0x1cc>
 800bae0:	6018      	str	r0, [r3, #0]
 800bae2:	e002      	b.n	800baea <_printf_i+0x1d2>
 800bae4:	0671      	lsls	r1, r6, #25
 800bae6:	d5fb      	bpl.n	800bae0 <_printf_i+0x1c8>
 800bae8:	8018      	strh	r0, [r3, #0]
 800baea:	2300      	movs	r3, #0
 800baec:	6123      	str	r3, [r4, #16]
 800baee:	4616      	mov	r6, r2
 800baf0:	e7ba      	b.n	800ba68 <_printf_i+0x150>
 800baf2:	680b      	ldr	r3, [r1, #0]
 800baf4:	1d1a      	adds	r2, r3, #4
 800baf6:	600a      	str	r2, [r1, #0]
 800baf8:	681e      	ldr	r6, [r3, #0]
 800bafa:	6862      	ldr	r2, [r4, #4]
 800bafc:	2100      	movs	r1, #0
 800bafe:	4630      	mov	r0, r6
 800bb00:	f7f4 fb6e 	bl	80001e0 <memchr>
 800bb04:	b108      	cbz	r0, 800bb0a <_printf_i+0x1f2>
 800bb06:	1b80      	subs	r0, r0, r6
 800bb08:	6060      	str	r0, [r4, #4]
 800bb0a:	6863      	ldr	r3, [r4, #4]
 800bb0c:	6123      	str	r3, [r4, #16]
 800bb0e:	2300      	movs	r3, #0
 800bb10:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bb14:	e7a8      	b.n	800ba68 <_printf_i+0x150>
 800bb16:	6923      	ldr	r3, [r4, #16]
 800bb18:	4632      	mov	r2, r6
 800bb1a:	4649      	mov	r1, r9
 800bb1c:	4640      	mov	r0, r8
 800bb1e:	47d0      	blx	sl
 800bb20:	3001      	adds	r0, #1
 800bb22:	d0ab      	beq.n	800ba7c <_printf_i+0x164>
 800bb24:	6823      	ldr	r3, [r4, #0]
 800bb26:	079b      	lsls	r3, r3, #30
 800bb28:	d413      	bmi.n	800bb52 <_printf_i+0x23a>
 800bb2a:	68e0      	ldr	r0, [r4, #12]
 800bb2c:	9b03      	ldr	r3, [sp, #12]
 800bb2e:	4298      	cmp	r0, r3
 800bb30:	bfb8      	it	lt
 800bb32:	4618      	movlt	r0, r3
 800bb34:	e7a4      	b.n	800ba80 <_printf_i+0x168>
 800bb36:	2301      	movs	r3, #1
 800bb38:	4632      	mov	r2, r6
 800bb3a:	4649      	mov	r1, r9
 800bb3c:	4640      	mov	r0, r8
 800bb3e:	47d0      	blx	sl
 800bb40:	3001      	adds	r0, #1
 800bb42:	d09b      	beq.n	800ba7c <_printf_i+0x164>
 800bb44:	3501      	adds	r5, #1
 800bb46:	68e3      	ldr	r3, [r4, #12]
 800bb48:	9903      	ldr	r1, [sp, #12]
 800bb4a:	1a5b      	subs	r3, r3, r1
 800bb4c:	42ab      	cmp	r3, r5
 800bb4e:	dcf2      	bgt.n	800bb36 <_printf_i+0x21e>
 800bb50:	e7eb      	b.n	800bb2a <_printf_i+0x212>
 800bb52:	2500      	movs	r5, #0
 800bb54:	f104 0619 	add.w	r6, r4, #25
 800bb58:	e7f5      	b.n	800bb46 <_printf_i+0x22e>
 800bb5a:	bf00      	nop
 800bb5c:	0800c5d5 	.word	0x0800c5d5
 800bb60:	0800c5e6 	.word	0x0800c5e6

0800bb64 <memcpy>:
 800bb64:	440a      	add	r2, r1
 800bb66:	4291      	cmp	r1, r2
 800bb68:	f100 33ff 	add.w	r3, r0, #4294967295
 800bb6c:	d100      	bne.n	800bb70 <memcpy+0xc>
 800bb6e:	4770      	bx	lr
 800bb70:	b510      	push	{r4, lr}
 800bb72:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bb76:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bb7a:	4291      	cmp	r1, r2
 800bb7c:	d1f9      	bne.n	800bb72 <memcpy+0xe>
 800bb7e:	bd10      	pop	{r4, pc}

0800bb80 <memmove>:
 800bb80:	4288      	cmp	r0, r1
 800bb82:	b510      	push	{r4, lr}
 800bb84:	eb01 0402 	add.w	r4, r1, r2
 800bb88:	d902      	bls.n	800bb90 <memmove+0x10>
 800bb8a:	4284      	cmp	r4, r0
 800bb8c:	4623      	mov	r3, r4
 800bb8e:	d807      	bhi.n	800bba0 <memmove+0x20>
 800bb90:	1e43      	subs	r3, r0, #1
 800bb92:	42a1      	cmp	r1, r4
 800bb94:	d008      	beq.n	800bba8 <memmove+0x28>
 800bb96:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bb9a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800bb9e:	e7f8      	b.n	800bb92 <memmove+0x12>
 800bba0:	4402      	add	r2, r0
 800bba2:	4601      	mov	r1, r0
 800bba4:	428a      	cmp	r2, r1
 800bba6:	d100      	bne.n	800bbaa <memmove+0x2a>
 800bba8:	bd10      	pop	{r4, pc}
 800bbaa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800bbae:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800bbb2:	e7f7      	b.n	800bba4 <memmove+0x24>

0800bbb4 <_free_r>:
 800bbb4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800bbb6:	2900      	cmp	r1, #0
 800bbb8:	d048      	beq.n	800bc4c <_free_r+0x98>
 800bbba:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bbbe:	9001      	str	r0, [sp, #4]
 800bbc0:	2b00      	cmp	r3, #0
 800bbc2:	f1a1 0404 	sub.w	r4, r1, #4
 800bbc6:	bfb8      	it	lt
 800bbc8:	18e4      	addlt	r4, r4, r3
 800bbca:	f000 f8d3 	bl	800bd74 <__malloc_lock>
 800bbce:	4a20      	ldr	r2, [pc, #128]	; (800bc50 <_free_r+0x9c>)
 800bbd0:	9801      	ldr	r0, [sp, #4]
 800bbd2:	6813      	ldr	r3, [r2, #0]
 800bbd4:	4615      	mov	r5, r2
 800bbd6:	b933      	cbnz	r3, 800bbe6 <_free_r+0x32>
 800bbd8:	6063      	str	r3, [r4, #4]
 800bbda:	6014      	str	r4, [r2, #0]
 800bbdc:	b003      	add	sp, #12
 800bbde:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800bbe2:	f000 b8cd 	b.w	800bd80 <__malloc_unlock>
 800bbe6:	42a3      	cmp	r3, r4
 800bbe8:	d90b      	bls.n	800bc02 <_free_r+0x4e>
 800bbea:	6821      	ldr	r1, [r4, #0]
 800bbec:	1862      	adds	r2, r4, r1
 800bbee:	4293      	cmp	r3, r2
 800bbf0:	bf04      	itt	eq
 800bbf2:	681a      	ldreq	r2, [r3, #0]
 800bbf4:	685b      	ldreq	r3, [r3, #4]
 800bbf6:	6063      	str	r3, [r4, #4]
 800bbf8:	bf04      	itt	eq
 800bbfa:	1852      	addeq	r2, r2, r1
 800bbfc:	6022      	streq	r2, [r4, #0]
 800bbfe:	602c      	str	r4, [r5, #0]
 800bc00:	e7ec      	b.n	800bbdc <_free_r+0x28>
 800bc02:	461a      	mov	r2, r3
 800bc04:	685b      	ldr	r3, [r3, #4]
 800bc06:	b10b      	cbz	r3, 800bc0c <_free_r+0x58>
 800bc08:	42a3      	cmp	r3, r4
 800bc0a:	d9fa      	bls.n	800bc02 <_free_r+0x4e>
 800bc0c:	6811      	ldr	r1, [r2, #0]
 800bc0e:	1855      	adds	r5, r2, r1
 800bc10:	42a5      	cmp	r5, r4
 800bc12:	d10b      	bne.n	800bc2c <_free_r+0x78>
 800bc14:	6824      	ldr	r4, [r4, #0]
 800bc16:	4421      	add	r1, r4
 800bc18:	1854      	adds	r4, r2, r1
 800bc1a:	42a3      	cmp	r3, r4
 800bc1c:	6011      	str	r1, [r2, #0]
 800bc1e:	d1dd      	bne.n	800bbdc <_free_r+0x28>
 800bc20:	681c      	ldr	r4, [r3, #0]
 800bc22:	685b      	ldr	r3, [r3, #4]
 800bc24:	6053      	str	r3, [r2, #4]
 800bc26:	4421      	add	r1, r4
 800bc28:	6011      	str	r1, [r2, #0]
 800bc2a:	e7d7      	b.n	800bbdc <_free_r+0x28>
 800bc2c:	d902      	bls.n	800bc34 <_free_r+0x80>
 800bc2e:	230c      	movs	r3, #12
 800bc30:	6003      	str	r3, [r0, #0]
 800bc32:	e7d3      	b.n	800bbdc <_free_r+0x28>
 800bc34:	6825      	ldr	r5, [r4, #0]
 800bc36:	1961      	adds	r1, r4, r5
 800bc38:	428b      	cmp	r3, r1
 800bc3a:	bf04      	itt	eq
 800bc3c:	6819      	ldreq	r1, [r3, #0]
 800bc3e:	685b      	ldreq	r3, [r3, #4]
 800bc40:	6063      	str	r3, [r4, #4]
 800bc42:	bf04      	itt	eq
 800bc44:	1949      	addeq	r1, r1, r5
 800bc46:	6021      	streq	r1, [r4, #0]
 800bc48:	6054      	str	r4, [r2, #4]
 800bc4a:	e7c7      	b.n	800bbdc <_free_r+0x28>
 800bc4c:	b003      	add	sp, #12
 800bc4e:	bd30      	pop	{r4, r5, pc}
 800bc50:	200001fc 	.word	0x200001fc

0800bc54 <_malloc_r>:
 800bc54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bc56:	1ccd      	adds	r5, r1, #3
 800bc58:	f025 0503 	bic.w	r5, r5, #3
 800bc5c:	3508      	adds	r5, #8
 800bc5e:	2d0c      	cmp	r5, #12
 800bc60:	bf38      	it	cc
 800bc62:	250c      	movcc	r5, #12
 800bc64:	2d00      	cmp	r5, #0
 800bc66:	4606      	mov	r6, r0
 800bc68:	db01      	blt.n	800bc6e <_malloc_r+0x1a>
 800bc6a:	42a9      	cmp	r1, r5
 800bc6c:	d903      	bls.n	800bc76 <_malloc_r+0x22>
 800bc6e:	230c      	movs	r3, #12
 800bc70:	6033      	str	r3, [r6, #0]
 800bc72:	2000      	movs	r0, #0
 800bc74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bc76:	f000 f87d 	bl	800bd74 <__malloc_lock>
 800bc7a:	4921      	ldr	r1, [pc, #132]	; (800bd00 <_malloc_r+0xac>)
 800bc7c:	680a      	ldr	r2, [r1, #0]
 800bc7e:	4614      	mov	r4, r2
 800bc80:	b99c      	cbnz	r4, 800bcaa <_malloc_r+0x56>
 800bc82:	4f20      	ldr	r7, [pc, #128]	; (800bd04 <_malloc_r+0xb0>)
 800bc84:	683b      	ldr	r3, [r7, #0]
 800bc86:	b923      	cbnz	r3, 800bc92 <_malloc_r+0x3e>
 800bc88:	4621      	mov	r1, r4
 800bc8a:	4630      	mov	r0, r6
 800bc8c:	f000 f862 	bl	800bd54 <_sbrk_r>
 800bc90:	6038      	str	r0, [r7, #0]
 800bc92:	4629      	mov	r1, r5
 800bc94:	4630      	mov	r0, r6
 800bc96:	f000 f85d 	bl	800bd54 <_sbrk_r>
 800bc9a:	1c43      	adds	r3, r0, #1
 800bc9c:	d123      	bne.n	800bce6 <_malloc_r+0x92>
 800bc9e:	230c      	movs	r3, #12
 800bca0:	6033      	str	r3, [r6, #0]
 800bca2:	4630      	mov	r0, r6
 800bca4:	f000 f86c 	bl	800bd80 <__malloc_unlock>
 800bca8:	e7e3      	b.n	800bc72 <_malloc_r+0x1e>
 800bcaa:	6823      	ldr	r3, [r4, #0]
 800bcac:	1b5b      	subs	r3, r3, r5
 800bcae:	d417      	bmi.n	800bce0 <_malloc_r+0x8c>
 800bcb0:	2b0b      	cmp	r3, #11
 800bcb2:	d903      	bls.n	800bcbc <_malloc_r+0x68>
 800bcb4:	6023      	str	r3, [r4, #0]
 800bcb6:	441c      	add	r4, r3
 800bcb8:	6025      	str	r5, [r4, #0]
 800bcba:	e004      	b.n	800bcc6 <_malloc_r+0x72>
 800bcbc:	6863      	ldr	r3, [r4, #4]
 800bcbe:	42a2      	cmp	r2, r4
 800bcc0:	bf0c      	ite	eq
 800bcc2:	600b      	streq	r3, [r1, #0]
 800bcc4:	6053      	strne	r3, [r2, #4]
 800bcc6:	4630      	mov	r0, r6
 800bcc8:	f000 f85a 	bl	800bd80 <__malloc_unlock>
 800bccc:	f104 000b 	add.w	r0, r4, #11
 800bcd0:	1d23      	adds	r3, r4, #4
 800bcd2:	f020 0007 	bic.w	r0, r0, #7
 800bcd6:	1ac2      	subs	r2, r0, r3
 800bcd8:	d0cc      	beq.n	800bc74 <_malloc_r+0x20>
 800bcda:	1a1b      	subs	r3, r3, r0
 800bcdc:	50a3      	str	r3, [r4, r2]
 800bcde:	e7c9      	b.n	800bc74 <_malloc_r+0x20>
 800bce0:	4622      	mov	r2, r4
 800bce2:	6864      	ldr	r4, [r4, #4]
 800bce4:	e7cc      	b.n	800bc80 <_malloc_r+0x2c>
 800bce6:	1cc4      	adds	r4, r0, #3
 800bce8:	f024 0403 	bic.w	r4, r4, #3
 800bcec:	42a0      	cmp	r0, r4
 800bcee:	d0e3      	beq.n	800bcb8 <_malloc_r+0x64>
 800bcf0:	1a21      	subs	r1, r4, r0
 800bcf2:	4630      	mov	r0, r6
 800bcf4:	f000 f82e 	bl	800bd54 <_sbrk_r>
 800bcf8:	3001      	adds	r0, #1
 800bcfa:	d1dd      	bne.n	800bcb8 <_malloc_r+0x64>
 800bcfc:	e7cf      	b.n	800bc9e <_malloc_r+0x4a>
 800bcfe:	bf00      	nop
 800bd00:	200001fc 	.word	0x200001fc
 800bd04:	20000200 	.word	0x20000200

0800bd08 <_realloc_r>:
 800bd08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd0a:	4607      	mov	r7, r0
 800bd0c:	4614      	mov	r4, r2
 800bd0e:	460e      	mov	r6, r1
 800bd10:	b921      	cbnz	r1, 800bd1c <_realloc_r+0x14>
 800bd12:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800bd16:	4611      	mov	r1, r2
 800bd18:	f7ff bf9c 	b.w	800bc54 <_malloc_r>
 800bd1c:	b922      	cbnz	r2, 800bd28 <_realloc_r+0x20>
 800bd1e:	f7ff ff49 	bl	800bbb4 <_free_r>
 800bd22:	4625      	mov	r5, r4
 800bd24:	4628      	mov	r0, r5
 800bd26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bd28:	f000 f830 	bl	800bd8c <_malloc_usable_size_r>
 800bd2c:	42a0      	cmp	r0, r4
 800bd2e:	d20f      	bcs.n	800bd50 <_realloc_r+0x48>
 800bd30:	4621      	mov	r1, r4
 800bd32:	4638      	mov	r0, r7
 800bd34:	f7ff ff8e 	bl	800bc54 <_malloc_r>
 800bd38:	4605      	mov	r5, r0
 800bd3a:	2800      	cmp	r0, #0
 800bd3c:	d0f2      	beq.n	800bd24 <_realloc_r+0x1c>
 800bd3e:	4631      	mov	r1, r6
 800bd40:	4622      	mov	r2, r4
 800bd42:	f7ff ff0f 	bl	800bb64 <memcpy>
 800bd46:	4631      	mov	r1, r6
 800bd48:	4638      	mov	r0, r7
 800bd4a:	f7ff ff33 	bl	800bbb4 <_free_r>
 800bd4e:	e7e9      	b.n	800bd24 <_realloc_r+0x1c>
 800bd50:	4635      	mov	r5, r6
 800bd52:	e7e7      	b.n	800bd24 <_realloc_r+0x1c>

0800bd54 <_sbrk_r>:
 800bd54:	b538      	push	{r3, r4, r5, lr}
 800bd56:	4d06      	ldr	r5, [pc, #24]	; (800bd70 <_sbrk_r+0x1c>)
 800bd58:	2300      	movs	r3, #0
 800bd5a:	4604      	mov	r4, r0
 800bd5c:	4608      	mov	r0, r1
 800bd5e:	602b      	str	r3, [r5, #0]
 800bd60:	f7f9 f8a4 	bl	8004eac <_sbrk>
 800bd64:	1c43      	adds	r3, r0, #1
 800bd66:	d102      	bne.n	800bd6e <_sbrk_r+0x1a>
 800bd68:	682b      	ldr	r3, [r5, #0]
 800bd6a:	b103      	cbz	r3, 800bd6e <_sbrk_r+0x1a>
 800bd6c:	6023      	str	r3, [r4, #0]
 800bd6e:	bd38      	pop	{r3, r4, r5, pc}
 800bd70:	20000aa4 	.word	0x20000aa4

0800bd74 <__malloc_lock>:
 800bd74:	4801      	ldr	r0, [pc, #4]	; (800bd7c <__malloc_lock+0x8>)
 800bd76:	f000 b811 	b.w	800bd9c <__retarget_lock_acquire_recursive>
 800bd7a:	bf00      	nop
 800bd7c:	20000aac 	.word	0x20000aac

0800bd80 <__malloc_unlock>:
 800bd80:	4801      	ldr	r0, [pc, #4]	; (800bd88 <__malloc_unlock+0x8>)
 800bd82:	f000 b80c 	b.w	800bd9e <__retarget_lock_release_recursive>
 800bd86:	bf00      	nop
 800bd88:	20000aac 	.word	0x20000aac

0800bd8c <_malloc_usable_size_r>:
 800bd8c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bd90:	1f18      	subs	r0, r3, #4
 800bd92:	2b00      	cmp	r3, #0
 800bd94:	bfbc      	itt	lt
 800bd96:	580b      	ldrlt	r3, [r1, r0]
 800bd98:	18c0      	addlt	r0, r0, r3
 800bd9a:	4770      	bx	lr

0800bd9c <__retarget_lock_acquire_recursive>:
 800bd9c:	4770      	bx	lr

0800bd9e <__retarget_lock_release_recursive>:
 800bd9e:	4770      	bx	lr

0800bda0 <atan2>:
 800bda0:	f000 b836 	b.w	800be10 <__ieee754_atan2>

0800bda4 <sqrt>:
 800bda4:	b538      	push	{r3, r4, r5, lr}
 800bda6:	ed2d 8b02 	vpush	{d8}
 800bdaa:	ec55 4b10 	vmov	r4, r5, d0
 800bdae:	f000 f8f9 	bl	800bfa4 <__ieee754_sqrt>
 800bdb2:	4b15      	ldr	r3, [pc, #84]	; (800be08 <sqrt+0x64>)
 800bdb4:	eeb0 8a40 	vmov.f32	s16, s0
 800bdb8:	eef0 8a60 	vmov.f32	s17, s1
 800bdbc:	f993 3000 	ldrsb.w	r3, [r3]
 800bdc0:	3301      	adds	r3, #1
 800bdc2:	d019      	beq.n	800bdf8 <sqrt+0x54>
 800bdc4:	4622      	mov	r2, r4
 800bdc6:	462b      	mov	r3, r5
 800bdc8:	4620      	mov	r0, r4
 800bdca:	4629      	mov	r1, r5
 800bdcc:	f7f4 feae 	bl	8000b2c <__aeabi_dcmpun>
 800bdd0:	b990      	cbnz	r0, 800bdf8 <sqrt+0x54>
 800bdd2:	2200      	movs	r2, #0
 800bdd4:	2300      	movs	r3, #0
 800bdd6:	4620      	mov	r0, r4
 800bdd8:	4629      	mov	r1, r5
 800bdda:	f7f4 fe7f 	bl	8000adc <__aeabi_dcmplt>
 800bdde:	b158      	cbz	r0, 800bdf8 <sqrt+0x54>
 800bde0:	f7ff f9e0 	bl	800b1a4 <__errno>
 800bde4:	2321      	movs	r3, #33	; 0x21
 800bde6:	6003      	str	r3, [r0, #0]
 800bde8:	2200      	movs	r2, #0
 800bdea:	2300      	movs	r3, #0
 800bdec:	4610      	mov	r0, r2
 800bdee:	4619      	mov	r1, r3
 800bdf0:	f7f4 fd2c 	bl	800084c <__aeabi_ddiv>
 800bdf4:	ec41 0b18 	vmov	d8, r0, r1
 800bdf8:	eeb0 0a48 	vmov.f32	s0, s16
 800bdfc:	eef0 0a68 	vmov.f32	s1, s17
 800be00:	ecbd 8b02 	vpop	{d8}
 800be04:	bd38      	pop	{r3, r4, r5, pc}
 800be06:	bf00      	nop
 800be08:	200000fc 	.word	0x200000fc
 800be0c:	00000000 	.word	0x00000000

0800be10 <__ieee754_atan2>:
 800be10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800be14:	ec57 6b11 	vmov	r6, r7, d1
 800be18:	4273      	negs	r3, r6
 800be1a:	f8df e184 	ldr.w	lr, [pc, #388]	; 800bfa0 <__ieee754_atan2+0x190>
 800be1e:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 800be22:	4333      	orrs	r3, r6
 800be24:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800be28:	4573      	cmp	r3, lr
 800be2a:	ec51 0b10 	vmov	r0, r1, d0
 800be2e:	ee11 8a10 	vmov	r8, s2
 800be32:	d80a      	bhi.n	800be4a <__ieee754_atan2+0x3a>
 800be34:	4244      	negs	r4, r0
 800be36:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800be3a:	4304      	orrs	r4, r0
 800be3c:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800be40:	4574      	cmp	r4, lr
 800be42:	ee10 9a10 	vmov	r9, s0
 800be46:	468c      	mov	ip, r1
 800be48:	d907      	bls.n	800be5a <__ieee754_atan2+0x4a>
 800be4a:	4632      	mov	r2, r6
 800be4c:	463b      	mov	r3, r7
 800be4e:	f7f4 fa1d 	bl	800028c <__adddf3>
 800be52:	ec41 0b10 	vmov	d0, r0, r1
 800be56:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800be5a:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 800be5e:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800be62:	4334      	orrs	r4, r6
 800be64:	d103      	bne.n	800be6e <__ieee754_atan2+0x5e>
 800be66:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800be6a:	f000 b951 	b.w	800c110 <atan>
 800be6e:	17bc      	asrs	r4, r7, #30
 800be70:	f004 0402 	and.w	r4, r4, #2
 800be74:	ea53 0909 	orrs.w	r9, r3, r9
 800be78:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800be7c:	d107      	bne.n	800be8e <__ieee754_atan2+0x7e>
 800be7e:	2c02      	cmp	r4, #2
 800be80:	d060      	beq.n	800bf44 <__ieee754_atan2+0x134>
 800be82:	2c03      	cmp	r4, #3
 800be84:	d1e5      	bne.n	800be52 <__ieee754_atan2+0x42>
 800be86:	a142      	add	r1, pc, #264	; (adr r1, 800bf90 <__ieee754_atan2+0x180>)
 800be88:	e9d1 0100 	ldrd	r0, r1, [r1]
 800be8c:	e7e1      	b.n	800be52 <__ieee754_atan2+0x42>
 800be8e:	ea52 0808 	orrs.w	r8, r2, r8
 800be92:	d106      	bne.n	800bea2 <__ieee754_atan2+0x92>
 800be94:	f1bc 0f00 	cmp.w	ip, #0
 800be98:	da5f      	bge.n	800bf5a <__ieee754_atan2+0x14a>
 800be9a:	a13f      	add	r1, pc, #252	; (adr r1, 800bf98 <__ieee754_atan2+0x188>)
 800be9c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bea0:	e7d7      	b.n	800be52 <__ieee754_atan2+0x42>
 800bea2:	4572      	cmp	r2, lr
 800bea4:	d10f      	bne.n	800bec6 <__ieee754_atan2+0xb6>
 800bea6:	4293      	cmp	r3, r2
 800bea8:	f104 34ff 	add.w	r4, r4, #4294967295
 800beac:	d107      	bne.n	800bebe <__ieee754_atan2+0xae>
 800beae:	2c02      	cmp	r4, #2
 800beb0:	d84c      	bhi.n	800bf4c <__ieee754_atan2+0x13c>
 800beb2:	4b35      	ldr	r3, [pc, #212]	; (800bf88 <__ieee754_atan2+0x178>)
 800beb4:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 800beb8:	e9d4 0100 	ldrd	r0, r1, [r4]
 800bebc:	e7c9      	b.n	800be52 <__ieee754_atan2+0x42>
 800bebe:	2c02      	cmp	r4, #2
 800bec0:	d848      	bhi.n	800bf54 <__ieee754_atan2+0x144>
 800bec2:	4b32      	ldr	r3, [pc, #200]	; (800bf8c <__ieee754_atan2+0x17c>)
 800bec4:	e7f6      	b.n	800beb4 <__ieee754_atan2+0xa4>
 800bec6:	4573      	cmp	r3, lr
 800bec8:	d0e4      	beq.n	800be94 <__ieee754_atan2+0x84>
 800beca:	1a9b      	subs	r3, r3, r2
 800becc:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 800bed0:	ea4f 5223 	mov.w	r2, r3, asr #20
 800bed4:	da1e      	bge.n	800bf14 <__ieee754_atan2+0x104>
 800bed6:	2f00      	cmp	r7, #0
 800bed8:	da01      	bge.n	800bede <__ieee754_atan2+0xce>
 800beda:	323c      	adds	r2, #60	; 0x3c
 800bedc:	db1e      	blt.n	800bf1c <__ieee754_atan2+0x10c>
 800bede:	4632      	mov	r2, r6
 800bee0:	463b      	mov	r3, r7
 800bee2:	f7f4 fcb3 	bl	800084c <__aeabi_ddiv>
 800bee6:	ec41 0b10 	vmov	d0, r0, r1
 800beea:	f000 fab1 	bl	800c450 <fabs>
 800beee:	f000 f90f 	bl	800c110 <atan>
 800bef2:	ec51 0b10 	vmov	r0, r1, d0
 800bef6:	2c01      	cmp	r4, #1
 800bef8:	d013      	beq.n	800bf22 <__ieee754_atan2+0x112>
 800befa:	2c02      	cmp	r4, #2
 800befc:	d015      	beq.n	800bf2a <__ieee754_atan2+0x11a>
 800befe:	2c00      	cmp	r4, #0
 800bf00:	d0a7      	beq.n	800be52 <__ieee754_atan2+0x42>
 800bf02:	a319      	add	r3, pc, #100	; (adr r3, 800bf68 <__ieee754_atan2+0x158>)
 800bf04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf08:	f7f4 f9be 	bl	8000288 <__aeabi_dsub>
 800bf0c:	a318      	add	r3, pc, #96	; (adr r3, 800bf70 <__ieee754_atan2+0x160>)
 800bf0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf12:	e014      	b.n	800bf3e <__ieee754_atan2+0x12e>
 800bf14:	a118      	add	r1, pc, #96	; (adr r1, 800bf78 <__ieee754_atan2+0x168>)
 800bf16:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bf1a:	e7ec      	b.n	800bef6 <__ieee754_atan2+0xe6>
 800bf1c:	2000      	movs	r0, #0
 800bf1e:	2100      	movs	r1, #0
 800bf20:	e7e9      	b.n	800bef6 <__ieee754_atan2+0xe6>
 800bf22:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800bf26:	4619      	mov	r1, r3
 800bf28:	e793      	b.n	800be52 <__ieee754_atan2+0x42>
 800bf2a:	a30f      	add	r3, pc, #60	; (adr r3, 800bf68 <__ieee754_atan2+0x158>)
 800bf2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf30:	f7f4 f9aa 	bl	8000288 <__aeabi_dsub>
 800bf34:	4602      	mov	r2, r0
 800bf36:	460b      	mov	r3, r1
 800bf38:	a10d      	add	r1, pc, #52	; (adr r1, 800bf70 <__ieee754_atan2+0x160>)
 800bf3a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bf3e:	f7f4 f9a3 	bl	8000288 <__aeabi_dsub>
 800bf42:	e786      	b.n	800be52 <__ieee754_atan2+0x42>
 800bf44:	a10a      	add	r1, pc, #40	; (adr r1, 800bf70 <__ieee754_atan2+0x160>)
 800bf46:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bf4a:	e782      	b.n	800be52 <__ieee754_atan2+0x42>
 800bf4c:	a10c      	add	r1, pc, #48	; (adr r1, 800bf80 <__ieee754_atan2+0x170>)
 800bf4e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bf52:	e77e      	b.n	800be52 <__ieee754_atan2+0x42>
 800bf54:	2000      	movs	r0, #0
 800bf56:	2100      	movs	r1, #0
 800bf58:	e77b      	b.n	800be52 <__ieee754_atan2+0x42>
 800bf5a:	a107      	add	r1, pc, #28	; (adr r1, 800bf78 <__ieee754_atan2+0x168>)
 800bf5c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bf60:	e777      	b.n	800be52 <__ieee754_atan2+0x42>
 800bf62:	bf00      	nop
 800bf64:	f3af 8000 	nop.w
 800bf68:	33145c07 	.word	0x33145c07
 800bf6c:	3ca1a626 	.word	0x3ca1a626
 800bf70:	54442d18 	.word	0x54442d18
 800bf74:	400921fb 	.word	0x400921fb
 800bf78:	54442d18 	.word	0x54442d18
 800bf7c:	3ff921fb 	.word	0x3ff921fb
 800bf80:	54442d18 	.word	0x54442d18
 800bf84:	3fe921fb 	.word	0x3fe921fb
 800bf88:	0800c5f8 	.word	0x0800c5f8
 800bf8c:	0800c610 	.word	0x0800c610
 800bf90:	54442d18 	.word	0x54442d18
 800bf94:	c00921fb 	.word	0xc00921fb
 800bf98:	54442d18 	.word	0x54442d18
 800bf9c:	bff921fb 	.word	0xbff921fb
 800bfa0:	7ff00000 	.word	0x7ff00000

0800bfa4 <__ieee754_sqrt>:
 800bfa4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bfa8:	ec55 4b10 	vmov	r4, r5, d0
 800bfac:	4e56      	ldr	r6, [pc, #344]	; (800c108 <__ieee754_sqrt+0x164>)
 800bfae:	43ae      	bics	r6, r5
 800bfb0:	ee10 0a10 	vmov	r0, s0
 800bfb4:	ee10 3a10 	vmov	r3, s0
 800bfb8:	4629      	mov	r1, r5
 800bfba:	462a      	mov	r2, r5
 800bfbc:	d110      	bne.n	800bfe0 <__ieee754_sqrt+0x3c>
 800bfbe:	ee10 2a10 	vmov	r2, s0
 800bfc2:	462b      	mov	r3, r5
 800bfc4:	f7f4 fb18 	bl	80005f8 <__aeabi_dmul>
 800bfc8:	4602      	mov	r2, r0
 800bfca:	460b      	mov	r3, r1
 800bfcc:	4620      	mov	r0, r4
 800bfce:	4629      	mov	r1, r5
 800bfd0:	f7f4 f95c 	bl	800028c <__adddf3>
 800bfd4:	4604      	mov	r4, r0
 800bfd6:	460d      	mov	r5, r1
 800bfd8:	ec45 4b10 	vmov	d0, r4, r5
 800bfdc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bfe0:	2d00      	cmp	r5, #0
 800bfe2:	dc10      	bgt.n	800c006 <__ieee754_sqrt+0x62>
 800bfe4:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800bfe8:	4330      	orrs	r0, r6
 800bfea:	d0f5      	beq.n	800bfd8 <__ieee754_sqrt+0x34>
 800bfec:	b15d      	cbz	r5, 800c006 <__ieee754_sqrt+0x62>
 800bfee:	ee10 2a10 	vmov	r2, s0
 800bff2:	462b      	mov	r3, r5
 800bff4:	ee10 0a10 	vmov	r0, s0
 800bff8:	f7f4 f946 	bl	8000288 <__aeabi_dsub>
 800bffc:	4602      	mov	r2, r0
 800bffe:	460b      	mov	r3, r1
 800c000:	f7f4 fc24 	bl	800084c <__aeabi_ddiv>
 800c004:	e7e6      	b.n	800bfd4 <__ieee754_sqrt+0x30>
 800c006:	1509      	asrs	r1, r1, #20
 800c008:	d076      	beq.n	800c0f8 <__ieee754_sqrt+0x154>
 800c00a:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800c00e:	07ce      	lsls	r6, r1, #31
 800c010:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 800c014:	bf5e      	ittt	pl
 800c016:	0fda      	lsrpl	r2, r3, #31
 800c018:	005b      	lslpl	r3, r3, #1
 800c01a:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 800c01e:	0fda      	lsrs	r2, r3, #31
 800c020:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 800c024:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 800c028:	2000      	movs	r0, #0
 800c02a:	106d      	asrs	r5, r5, #1
 800c02c:	005b      	lsls	r3, r3, #1
 800c02e:	f04f 0e16 	mov.w	lr, #22
 800c032:	4684      	mov	ip, r0
 800c034:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800c038:	eb0c 0401 	add.w	r4, ip, r1
 800c03c:	4294      	cmp	r4, r2
 800c03e:	bfde      	ittt	le
 800c040:	1b12      	suble	r2, r2, r4
 800c042:	eb04 0c01 	addle.w	ip, r4, r1
 800c046:	1840      	addle	r0, r0, r1
 800c048:	0052      	lsls	r2, r2, #1
 800c04a:	f1be 0e01 	subs.w	lr, lr, #1
 800c04e:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 800c052:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800c056:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800c05a:	d1ed      	bne.n	800c038 <__ieee754_sqrt+0x94>
 800c05c:	4671      	mov	r1, lr
 800c05e:	2720      	movs	r7, #32
 800c060:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800c064:	4562      	cmp	r2, ip
 800c066:	eb04 060e 	add.w	r6, r4, lr
 800c06a:	dc02      	bgt.n	800c072 <__ieee754_sqrt+0xce>
 800c06c:	d113      	bne.n	800c096 <__ieee754_sqrt+0xf2>
 800c06e:	429e      	cmp	r6, r3
 800c070:	d811      	bhi.n	800c096 <__ieee754_sqrt+0xf2>
 800c072:	2e00      	cmp	r6, #0
 800c074:	eb06 0e04 	add.w	lr, r6, r4
 800c078:	da43      	bge.n	800c102 <__ieee754_sqrt+0x15e>
 800c07a:	f1be 0f00 	cmp.w	lr, #0
 800c07e:	db40      	blt.n	800c102 <__ieee754_sqrt+0x15e>
 800c080:	f10c 0801 	add.w	r8, ip, #1
 800c084:	eba2 020c 	sub.w	r2, r2, ip
 800c088:	429e      	cmp	r6, r3
 800c08a:	bf88      	it	hi
 800c08c:	f102 32ff 	addhi.w	r2, r2, #4294967295
 800c090:	1b9b      	subs	r3, r3, r6
 800c092:	4421      	add	r1, r4
 800c094:	46c4      	mov	ip, r8
 800c096:	0052      	lsls	r2, r2, #1
 800c098:	3f01      	subs	r7, #1
 800c09a:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 800c09e:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800c0a2:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800c0a6:	d1dd      	bne.n	800c064 <__ieee754_sqrt+0xc0>
 800c0a8:	4313      	orrs	r3, r2
 800c0aa:	d006      	beq.n	800c0ba <__ieee754_sqrt+0x116>
 800c0ac:	1c4c      	adds	r4, r1, #1
 800c0ae:	bf13      	iteet	ne
 800c0b0:	3101      	addne	r1, #1
 800c0b2:	3001      	addeq	r0, #1
 800c0b4:	4639      	moveq	r1, r7
 800c0b6:	f021 0101 	bicne.w	r1, r1, #1
 800c0ba:	1043      	asrs	r3, r0, #1
 800c0bc:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800c0c0:	0849      	lsrs	r1, r1, #1
 800c0c2:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800c0c6:	07c2      	lsls	r2, r0, #31
 800c0c8:	bf48      	it	mi
 800c0ca:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 800c0ce:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 800c0d2:	460c      	mov	r4, r1
 800c0d4:	463d      	mov	r5, r7
 800c0d6:	e77f      	b.n	800bfd8 <__ieee754_sqrt+0x34>
 800c0d8:	0ada      	lsrs	r2, r3, #11
 800c0da:	3815      	subs	r0, #21
 800c0dc:	055b      	lsls	r3, r3, #21
 800c0de:	2a00      	cmp	r2, #0
 800c0e0:	d0fa      	beq.n	800c0d8 <__ieee754_sqrt+0x134>
 800c0e2:	02d7      	lsls	r7, r2, #11
 800c0e4:	d50a      	bpl.n	800c0fc <__ieee754_sqrt+0x158>
 800c0e6:	f1c1 0420 	rsb	r4, r1, #32
 800c0ea:	fa23 f404 	lsr.w	r4, r3, r4
 800c0ee:	1e4d      	subs	r5, r1, #1
 800c0f0:	408b      	lsls	r3, r1
 800c0f2:	4322      	orrs	r2, r4
 800c0f4:	1b41      	subs	r1, r0, r5
 800c0f6:	e788      	b.n	800c00a <__ieee754_sqrt+0x66>
 800c0f8:	4608      	mov	r0, r1
 800c0fa:	e7f0      	b.n	800c0de <__ieee754_sqrt+0x13a>
 800c0fc:	0052      	lsls	r2, r2, #1
 800c0fe:	3101      	adds	r1, #1
 800c100:	e7ef      	b.n	800c0e2 <__ieee754_sqrt+0x13e>
 800c102:	46e0      	mov	r8, ip
 800c104:	e7be      	b.n	800c084 <__ieee754_sqrt+0xe0>
 800c106:	bf00      	nop
 800c108:	7ff00000 	.word	0x7ff00000
 800c10c:	00000000 	.word	0x00000000

0800c110 <atan>:
 800c110:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c114:	ec55 4b10 	vmov	r4, r5, d0
 800c118:	4bc3      	ldr	r3, [pc, #780]	; (800c428 <atan+0x318>)
 800c11a:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800c11e:	429e      	cmp	r6, r3
 800c120:	46ab      	mov	fp, r5
 800c122:	dd18      	ble.n	800c156 <atan+0x46>
 800c124:	4bc1      	ldr	r3, [pc, #772]	; (800c42c <atan+0x31c>)
 800c126:	429e      	cmp	r6, r3
 800c128:	dc01      	bgt.n	800c12e <atan+0x1e>
 800c12a:	d109      	bne.n	800c140 <atan+0x30>
 800c12c:	b144      	cbz	r4, 800c140 <atan+0x30>
 800c12e:	4622      	mov	r2, r4
 800c130:	462b      	mov	r3, r5
 800c132:	4620      	mov	r0, r4
 800c134:	4629      	mov	r1, r5
 800c136:	f7f4 f8a9 	bl	800028c <__adddf3>
 800c13a:	4604      	mov	r4, r0
 800c13c:	460d      	mov	r5, r1
 800c13e:	e006      	b.n	800c14e <atan+0x3e>
 800c140:	f1bb 0f00 	cmp.w	fp, #0
 800c144:	f300 8131 	bgt.w	800c3aa <atan+0x29a>
 800c148:	a59b      	add	r5, pc, #620	; (adr r5, 800c3b8 <atan+0x2a8>)
 800c14a:	e9d5 4500 	ldrd	r4, r5, [r5]
 800c14e:	ec45 4b10 	vmov	d0, r4, r5
 800c152:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c156:	4bb6      	ldr	r3, [pc, #728]	; (800c430 <atan+0x320>)
 800c158:	429e      	cmp	r6, r3
 800c15a:	dc14      	bgt.n	800c186 <atan+0x76>
 800c15c:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800c160:	429e      	cmp	r6, r3
 800c162:	dc0d      	bgt.n	800c180 <atan+0x70>
 800c164:	a396      	add	r3, pc, #600	; (adr r3, 800c3c0 <atan+0x2b0>)
 800c166:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c16a:	ee10 0a10 	vmov	r0, s0
 800c16e:	4629      	mov	r1, r5
 800c170:	f7f4 f88c 	bl	800028c <__adddf3>
 800c174:	4baf      	ldr	r3, [pc, #700]	; (800c434 <atan+0x324>)
 800c176:	2200      	movs	r2, #0
 800c178:	f7f4 fcce 	bl	8000b18 <__aeabi_dcmpgt>
 800c17c:	2800      	cmp	r0, #0
 800c17e:	d1e6      	bne.n	800c14e <atan+0x3e>
 800c180:	f04f 3aff 	mov.w	sl, #4294967295
 800c184:	e02b      	b.n	800c1de <atan+0xce>
 800c186:	f000 f963 	bl	800c450 <fabs>
 800c18a:	4bab      	ldr	r3, [pc, #684]	; (800c438 <atan+0x328>)
 800c18c:	429e      	cmp	r6, r3
 800c18e:	ec55 4b10 	vmov	r4, r5, d0
 800c192:	f300 80bf 	bgt.w	800c314 <atan+0x204>
 800c196:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800c19a:	429e      	cmp	r6, r3
 800c19c:	f300 80a0 	bgt.w	800c2e0 <atan+0x1d0>
 800c1a0:	ee10 2a10 	vmov	r2, s0
 800c1a4:	ee10 0a10 	vmov	r0, s0
 800c1a8:	462b      	mov	r3, r5
 800c1aa:	4629      	mov	r1, r5
 800c1ac:	f7f4 f86e 	bl	800028c <__adddf3>
 800c1b0:	4ba0      	ldr	r3, [pc, #640]	; (800c434 <atan+0x324>)
 800c1b2:	2200      	movs	r2, #0
 800c1b4:	f7f4 f868 	bl	8000288 <__aeabi_dsub>
 800c1b8:	2200      	movs	r2, #0
 800c1ba:	4606      	mov	r6, r0
 800c1bc:	460f      	mov	r7, r1
 800c1be:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c1c2:	4620      	mov	r0, r4
 800c1c4:	4629      	mov	r1, r5
 800c1c6:	f7f4 f861 	bl	800028c <__adddf3>
 800c1ca:	4602      	mov	r2, r0
 800c1cc:	460b      	mov	r3, r1
 800c1ce:	4630      	mov	r0, r6
 800c1d0:	4639      	mov	r1, r7
 800c1d2:	f7f4 fb3b 	bl	800084c <__aeabi_ddiv>
 800c1d6:	f04f 0a00 	mov.w	sl, #0
 800c1da:	4604      	mov	r4, r0
 800c1dc:	460d      	mov	r5, r1
 800c1de:	4622      	mov	r2, r4
 800c1e0:	462b      	mov	r3, r5
 800c1e2:	4620      	mov	r0, r4
 800c1e4:	4629      	mov	r1, r5
 800c1e6:	f7f4 fa07 	bl	80005f8 <__aeabi_dmul>
 800c1ea:	4602      	mov	r2, r0
 800c1ec:	460b      	mov	r3, r1
 800c1ee:	4680      	mov	r8, r0
 800c1f0:	4689      	mov	r9, r1
 800c1f2:	f7f4 fa01 	bl	80005f8 <__aeabi_dmul>
 800c1f6:	a374      	add	r3, pc, #464	; (adr r3, 800c3c8 <atan+0x2b8>)
 800c1f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1fc:	4606      	mov	r6, r0
 800c1fe:	460f      	mov	r7, r1
 800c200:	f7f4 f9fa 	bl	80005f8 <__aeabi_dmul>
 800c204:	a372      	add	r3, pc, #456	; (adr r3, 800c3d0 <atan+0x2c0>)
 800c206:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c20a:	f7f4 f83f 	bl	800028c <__adddf3>
 800c20e:	4632      	mov	r2, r6
 800c210:	463b      	mov	r3, r7
 800c212:	f7f4 f9f1 	bl	80005f8 <__aeabi_dmul>
 800c216:	a370      	add	r3, pc, #448	; (adr r3, 800c3d8 <atan+0x2c8>)
 800c218:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c21c:	f7f4 f836 	bl	800028c <__adddf3>
 800c220:	4632      	mov	r2, r6
 800c222:	463b      	mov	r3, r7
 800c224:	f7f4 f9e8 	bl	80005f8 <__aeabi_dmul>
 800c228:	a36d      	add	r3, pc, #436	; (adr r3, 800c3e0 <atan+0x2d0>)
 800c22a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c22e:	f7f4 f82d 	bl	800028c <__adddf3>
 800c232:	4632      	mov	r2, r6
 800c234:	463b      	mov	r3, r7
 800c236:	f7f4 f9df 	bl	80005f8 <__aeabi_dmul>
 800c23a:	a36b      	add	r3, pc, #428	; (adr r3, 800c3e8 <atan+0x2d8>)
 800c23c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c240:	f7f4 f824 	bl	800028c <__adddf3>
 800c244:	4632      	mov	r2, r6
 800c246:	463b      	mov	r3, r7
 800c248:	f7f4 f9d6 	bl	80005f8 <__aeabi_dmul>
 800c24c:	a368      	add	r3, pc, #416	; (adr r3, 800c3f0 <atan+0x2e0>)
 800c24e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c252:	f7f4 f81b 	bl	800028c <__adddf3>
 800c256:	4642      	mov	r2, r8
 800c258:	464b      	mov	r3, r9
 800c25a:	f7f4 f9cd 	bl	80005f8 <__aeabi_dmul>
 800c25e:	a366      	add	r3, pc, #408	; (adr r3, 800c3f8 <atan+0x2e8>)
 800c260:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c264:	4680      	mov	r8, r0
 800c266:	4689      	mov	r9, r1
 800c268:	4630      	mov	r0, r6
 800c26a:	4639      	mov	r1, r7
 800c26c:	f7f4 f9c4 	bl	80005f8 <__aeabi_dmul>
 800c270:	a363      	add	r3, pc, #396	; (adr r3, 800c400 <atan+0x2f0>)
 800c272:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c276:	f7f4 f807 	bl	8000288 <__aeabi_dsub>
 800c27a:	4632      	mov	r2, r6
 800c27c:	463b      	mov	r3, r7
 800c27e:	f7f4 f9bb 	bl	80005f8 <__aeabi_dmul>
 800c282:	a361      	add	r3, pc, #388	; (adr r3, 800c408 <atan+0x2f8>)
 800c284:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c288:	f7f3 fffe 	bl	8000288 <__aeabi_dsub>
 800c28c:	4632      	mov	r2, r6
 800c28e:	463b      	mov	r3, r7
 800c290:	f7f4 f9b2 	bl	80005f8 <__aeabi_dmul>
 800c294:	a35e      	add	r3, pc, #376	; (adr r3, 800c410 <atan+0x300>)
 800c296:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c29a:	f7f3 fff5 	bl	8000288 <__aeabi_dsub>
 800c29e:	4632      	mov	r2, r6
 800c2a0:	463b      	mov	r3, r7
 800c2a2:	f7f4 f9a9 	bl	80005f8 <__aeabi_dmul>
 800c2a6:	a35c      	add	r3, pc, #368	; (adr r3, 800c418 <atan+0x308>)
 800c2a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2ac:	f7f3 ffec 	bl	8000288 <__aeabi_dsub>
 800c2b0:	4632      	mov	r2, r6
 800c2b2:	463b      	mov	r3, r7
 800c2b4:	f7f4 f9a0 	bl	80005f8 <__aeabi_dmul>
 800c2b8:	4602      	mov	r2, r0
 800c2ba:	460b      	mov	r3, r1
 800c2bc:	4640      	mov	r0, r8
 800c2be:	4649      	mov	r1, r9
 800c2c0:	f7f3 ffe4 	bl	800028c <__adddf3>
 800c2c4:	4622      	mov	r2, r4
 800c2c6:	462b      	mov	r3, r5
 800c2c8:	f7f4 f996 	bl	80005f8 <__aeabi_dmul>
 800c2cc:	f1ba 3fff 	cmp.w	sl, #4294967295
 800c2d0:	4602      	mov	r2, r0
 800c2d2:	460b      	mov	r3, r1
 800c2d4:	d14b      	bne.n	800c36e <atan+0x25e>
 800c2d6:	4620      	mov	r0, r4
 800c2d8:	4629      	mov	r1, r5
 800c2da:	f7f3 ffd5 	bl	8000288 <__aeabi_dsub>
 800c2de:	e72c      	b.n	800c13a <atan+0x2a>
 800c2e0:	ee10 0a10 	vmov	r0, s0
 800c2e4:	4b53      	ldr	r3, [pc, #332]	; (800c434 <atan+0x324>)
 800c2e6:	2200      	movs	r2, #0
 800c2e8:	4629      	mov	r1, r5
 800c2ea:	f7f3 ffcd 	bl	8000288 <__aeabi_dsub>
 800c2ee:	4b51      	ldr	r3, [pc, #324]	; (800c434 <atan+0x324>)
 800c2f0:	4606      	mov	r6, r0
 800c2f2:	460f      	mov	r7, r1
 800c2f4:	2200      	movs	r2, #0
 800c2f6:	4620      	mov	r0, r4
 800c2f8:	4629      	mov	r1, r5
 800c2fa:	f7f3 ffc7 	bl	800028c <__adddf3>
 800c2fe:	4602      	mov	r2, r0
 800c300:	460b      	mov	r3, r1
 800c302:	4630      	mov	r0, r6
 800c304:	4639      	mov	r1, r7
 800c306:	f7f4 faa1 	bl	800084c <__aeabi_ddiv>
 800c30a:	f04f 0a01 	mov.w	sl, #1
 800c30e:	4604      	mov	r4, r0
 800c310:	460d      	mov	r5, r1
 800c312:	e764      	b.n	800c1de <atan+0xce>
 800c314:	4b49      	ldr	r3, [pc, #292]	; (800c43c <atan+0x32c>)
 800c316:	429e      	cmp	r6, r3
 800c318:	da1d      	bge.n	800c356 <atan+0x246>
 800c31a:	ee10 0a10 	vmov	r0, s0
 800c31e:	4b48      	ldr	r3, [pc, #288]	; (800c440 <atan+0x330>)
 800c320:	2200      	movs	r2, #0
 800c322:	4629      	mov	r1, r5
 800c324:	f7f3 ffb0 	bl	8000288 <__aeabi_dsub>
 800c328:	4b45      	ldr	r3, [pc, #276]	; (800c440 <atan+0x330>)
 800c32a:	4606      	mov	r6, r0
 800c32c:	460f      	mov	r7, r1
 800c32e:	2200      	movs	r2, #0
 800c330:	4620      	mov	r0, r4
 800c332:	4629      	mov	r1, r5
 800c334:	f7f4 f960 	bl	80005f8 <__aeabi_dmul>
 800c338:	4b3e      	ldr	r3, [pc, #248]	; (800c434 <atan+0x324>)
 800c33a:	2200      	movs	r2, #0
 800c33c:	f7f3 ffa6 	bl	800028c <__adddf3>
 800c340:	4602      	mov	r2, r0
 800c342:	460b      	mov	r3, r1
 800c344:	4630      	mov	r0, r6
 800c346:	4639      	mov	r1, r7
 800c348:	f7f4 fa80 	bl	800084c <__aeabi_ddiv>
 800c34c:	f04f 0a02 	mov.w	sl, #2
 800c350:	4604      	mov	r4, r0
 800c352:	460d      	mov	r5, r1
 800c354:	e743      	b.n	800c1de <atan+0xce>
 800c356:	462b      	mov	r3, r5
 800c358:	ee10 2a10 	vmov	r2, s0
 800c35c:	4939      	ldr	r1, [pc, #228]	; (800c444 <atan+0x334>)
 800c35e:	2000      	movs	r0, #0
 800c360:	f7f4 fa74 	bl	800084c <__aeabi_ddiv>
 800c364:	f04f 0a03 	mov.w	sl, #3
 800c368:	4604      	mov	r4, r0
 800c36a:	460d      	mov	r5, r1
 800c36c:	e737      	b.n	800c1de <atan+0xce>
 800c36e:	4b36      	ldr	r3, [pc, #216]	; (800c448 <atan+0x338>)
 800c370:	4e36      	ldr	r6, [pc, #216]	; (800c44c <atan+0x33c>)
 800c372:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800c376:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 800c37a:	e9da 2300 	ldrd	r2, r3, [sl]
 800c37e:	f7f3 ff83 	bl	8000288 <__aeabi_dsub>
 800c382:	4622      	mov	r2, r4
 800c384:	462b      	mov	r3, r5
 800c386:	f7f3 ff7f 	bl	8000288 <__aeabi_dsub>
 800c38a:	4602      	mov	r2, r0
 800c38c:	460b      	mov	r3, r1
 800c38e:	e9d6 0100 	ldrd	r0, r1, [r6]
 800c392:	f7f3 ff79 	bl	8000288 <__aeabi_dsub>
 800c396:	f1bb 0f00 	cmp.w	fp, #0
 800c39a:	4604      	mov	r4, r0
 800c39c:	460d      	mov	r5, r1
 800c39e:	f6bf aed6 	bge.w	800c14e <atan+0x3e>
 800c3a2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c3a6:	461d      	mov	r5, r3
 800c3a8:	e6d1      	b.n	800c14e <atan+0x3e>
 800c3aa:	a51d      	add	r5, pc, #116	; (adr r5, 800c420 <atan+0x310>)
 800c3ac:	e9d5 4500 	ldrd	r4, r5, [r5]
 800c3b0:	e6cd      	b.n	800c14e <atan+0x3e>
 800c3b2:	bf00      	nop
 800c3b4:	f3af 8000 	nop.w
 800c3b8:	54442d18 	.word	0x54442d18
 800c3bc:	bff921fb 	.word	0xbff921fb
 800c3c0:	8800759c 	.word	0x8800759c
 800c3c4:	7e37e43c 	.word	0x7e37e43c
 800c3c8:	e322da11 	.word	0xe322da11
 800c3cc:	3f90ad3a 	.word	0x3f90ad3a
 800c3d0:	24760deb 	.word	0x24760deb
 800c3d4:	3fa97b4b 	.word	0x3fa97b4b
 800c3d8:	a0d03d51 	.word	0xa0d03d51
 800c3dc:	3fb10d66 	.word	0x3fb10d66
 800c3e0:	c54c206e 	.word	0xc54c206e
 800c3e4:	3fb745cd 	.word	0x3fb745cd
 800c3e8:	920083ff 	.word	0x920083ff
 800c3ec:	3fc24924 	.word	0x3fc24924
 800c3f0:	5555550d 	.word	0x5555550d
 800c3f4:	3fd55555 	.word	0x3fd55555
 800c3f8:	2c6a6c2f 	.word	0x2c6a6c2f
 800c3fc:	bfa2b444 	.word	0xbfa2b444
 800c400:	52defd9a 	.word	0x52defd9a
 800c404:	3fadde2d 	.word	0x3fadde2d
 800c408:	af749a6d 	.word	0xaf749a6d
 800c40c:	3fb3b0f2 	.word	0x3fb3b0f2
 800c410:	fe231671 	.word	0xfe231671
 800c414:	3fbc71c6 	.word	0x3fbc71c6
 800c418:	9998ebc4 	.word	0x9998ebc4
 800c41c:	3fc99999 	.word	0x3fc99999
 800c420:	54442d18 	.word	0x54442d18
 800c424:	3ff921fb 	.word	0x3ff921fb
 800c428:	440fffff 	.word	0x440fffff
 800c42c:	7ff00000 	.word	0x7ff00000
 800c430:	3fdbffff 	.word	0x3fdbffff
 800c434:	3ff00000 	.word	0x3ff00000
 800c438:	3ff2ffff 	.word	0x3ff2ffff
 800c43c:	40038000 	.word	0x40038000
 800c440:	3ff80000 	.word	0x3ff80000
 800c444:	bff00000 	.word	0xbff00000
 800c448:	0800c648 	.word	0x0800c648
 800c44c:	0800c628 	.word	0x0800c628

0800c450 <fabs>:
 800c450:	ec51 0b10 	vmov	r0, r1, d0
 800c454:	ee10 2a10 	vmov	r2, s0
 800c458:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800c45c:	ec43 2b10 	vmov	d0, r2, r3
 800c460:	4770      	bx	lr
	...

0800c464 <_init>:
 800c464:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c466:	bf00      	nop
 800c468:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c46a:	bc08      	pop	{r3}
 800c46c:	469e      	mov	lr, r3
 800c46e:	4770      	bx	lr

0800c470 <_fini>:
 800c470:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c472:	bf00      	nop
 800c474:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c476:	bc08      	pop	{r3}
 800c478:	469e      	mov	lr, r3
 800c47a:	4770      	bx	lr
