;redcode
;assert 1
	SPL 0, <412
	CMP -207, <-126
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SUB <11, <-20
	ADD 210, 60
	SLT @-900, 2
	ADD #0, -41
	CMP -1, 2
	SUB #12, @200
	SLT 0, -762
	MOV @-127, 100
	SUB #12, @200
	JMN @12, #201
	JMN @12, #201
	JMN @12, #201
	SLT 0, -762
	SUB 12, @10
	MOV #-900, 2
	CMP 1, 111
	SUB @124, 906
	ADD #30, 9
	MOV -1, <-20
	SLT 0, -762
	ADD 1, 100
	SLT #-1, 2
	SPL 0, <412
	SUB @121, 103
	SLT 211, 700
	SUB @124, 906
	SLT @121, @270
	MOV -4, <-20
	MOV @-127, 100
	SUB <11, <-21
	MOV -4, <-20
	DJN -1, @-20
	ADD #30, 9
	SUB #30, 9
	ADD #30, 9
	CMP 300, 90
	CMP 300, 90
	ADD @-900, 2
	CMP 0, -12
	CMP 0, -12
	MOV -1, <-20
	MOV -1, <-20
	SLT @121, @270
	SLT @121, @270
	SPL 0, <412
	MOV -1, <-20
	MOV -1, <-20
