
---------- Begin Simulation Statistics ----------
final_tick                               102950748045001                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 708550                       # Simulator instruction rate (inst/s)
host_mem_usage                                1869768                       # Number of bytes of host memory used
host_op_rate                                   837770                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10115.90                       # Real time elapsed on the host
host_tick_rate                              171556543                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  7167628356                       # Number of instructions simulated
sim_ops                                    8474797695                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.735450                       # Number of seconds simulated
sim_ticks                                1735449559001                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numExitSignal                           0                       # exits due to signal delivery
system.cpu0.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu0.numHypercalls                           0                       # number of hypercalls
system.cpu0.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu0.numInterrupts                           0                       # number of interrupts delivered
system.cpu0.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu0.numVMExits                              0                       # total number of KVM exits
system.cpu0.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numExitSignal                           0                       # exits due to signal delivery
system.cpu1.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu1.numHypercalls                           0                       # number of hypercalls
system.cpu1.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu1.numInterrupts                           0                       # number of interrupts delivered
system.cpu1.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu1.numVMExits                              0                       # total number of KVM exits
system.cpu1.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numExitSignal                           0                       # exits due to signal delivery
system.cpu2.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu2.numHypercalls                           0                       # number of hypercalls
system.cpu2.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu2.numInterrupts                           0                       # number of interrupts delivered
system.cpu2.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu2.numVMExits                              0                       # total number of KVM exits
system.cpu2.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numExitSignal                           0                       # exits due to signal delivery
system.cpu3.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu3.numHypercalls                           0                       # number of hypercalls
system.cpu3.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu3.numInterrupts                           0                       # number of interrupts delivered
system.cpu3.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu3.numVMExits                              0                       # total number of KVM exits
system.cpu3.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.pc.south_bridge.ide.disks.dma_read_bytes       253952                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_full_pages           62                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs           62                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_bytes        53248                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_full_pages           13                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs           13                       # Number of DMA write transactions.
system.ruby.DMA_Controller.I.allocI_load |        3979    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.allocI_load::total         3979                      
system.ruby.DMA_Controller.I.allocI_store |         832    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.allocI_store::total          832                      
system.ruby.DMA_Controller.I.deallocfwdfrom_in |        3851    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.deallocfwdfrom_in::total         3851                      
system.ruby.DMA_Controller.M.allocTBE    |         832    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M.allocTBE::total          832                      
system.ruby.DMA_Controller.M.externalstoreMrespfrom_in |         832    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M.externalstoreMrespfrom_in::total          832                      
system.ruby.DMA_Controller.M_evict.Stallmandatory_in |       12384    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M_evict.Stallmandatory_in::total        12384                      
system.ruby.DMA_Controller.S.SloadSEvent |          63    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.SloadSEvent::total           63                      
system.ruby.DMA_Controller.S.allocTBE    |        3019    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.allocTBE::total         3019                      
system.ruby.DMA_Controller.S.externalloadSrespfrom_in |        3979    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.externalloadSrespfrom_in::total         3979                      
system.ruby.DMA_Controller.S_evict.Stallmandatory_in |        8878    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S_evict.Stallmandatory_in::total         8878                      
system.ruby.DMA_Controller.SloadSEvent   |          63    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.SloadSEvent::total           63                      
system.ruby.DMA_Controller.Stallmandatory_in |       21262    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Stallmandatory_in::total        21262                      
system.ruby.DMA_Controller.allocI_load   |        3979    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocI_load::total         3979                      
system.ruby.DMA_Controller.allocI_store  |         832    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocI_store::total          832                      
system.ruby.DMA_Controller.allocTBE      |        3851    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocTBE::total         3851                      
system.ruby.DMA_Controller.deallocfwdfrom_in |        3851    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.deallocfwdfrom_in::total         3851                      
system.ruby.DMA_Controller.externalloadSrespfrom_in |        3979    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalloadSrespfrom_in::total         3979                      
system.ruby.DMA_Controller.externalstoreMrespfrom_in |         832    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalstoreMrespfrom_in::total          832                      
system.ruby.Directory_Controller.I.allocTBE |     6131657     25.88%     25.88% |     5947166     25.10%     50.98% |     5910300     24.95%     75.93% |     5703983     24.07%    100.00%
system.ruby.Directory_Controller.I.allocTBE::total     23693106                      
system.ruby.Directory_Controller.I.deallocTBE |     6130789     25.88%     25.88% |     5946323     25.10%     50.98% |     5909457     24.95%     75.93% |     5703138     24.07%    100.00%
system.ruby.Directory_Controller.I.deallocTBE::total     23689707                      
system.ruby.Directory_Controller.I_GetML1C1C1_0.Stallreqto_in |           3     23.08%     23.08% |           0      0.00%     23.08% |           4     30.77%     53.85% |           6     46.15%    100.00%
system.ruby.Directory_Controller.I_GetML1C1C1_0.Stallreqto_in::total           13                      
system.ruby.Directory_Controller.I_GetSL1C1C1_0.Stallreqto_in |        2844      7.16%      7.16% |       33453     84.22%     91.38% |        2281      5.74%     97.12% |        1142      2.88%    100.00%
system.ruby.Directory_Controller.I_GetSL1C1C1_0.Stallreqto_in::total        39720                      
system.ruby.Directory_Controller.M.allocTBE |     3300365     25.18%     25.18% |     3211264     24.50%     49.69% |     3241379     24.73%     74.42% |     3351843     25.58%    100.00%
system.ruby.Directory_Controller.M.allocTBE::total     13104851                      
system.ruby.Directory_Controller.M.deallocTBE |     3300539     25.18%     25.18% |     3211409     24.50%     49.69% |     3241531     24.73%     74.42% |     3351995     25.58%    100.00%
system.ruby.Directory_Controller.M.deallocTBE::total     13105474                      
system.ruby.Directory_Controller.M_GetM.Progress |       13595     17.38%     17.38% |       16994     21.72%     39.10% |        6654      8.51%     47.61% |       40986     52.39%    100.00%
system.ruby.Directory_Controller.M_GetM.Progress::total        78229                      
system.ruby.Directory_Controller.M_GetM.Stallreqto_in |           7      9.09%      9.09% |           1      1.30%     10.39% |          17     22.08%     32.47% |          52     67.53%    100.00%
system.ruby.Directory_Controller.M_GetM.Stallreqto_in::total           77                      
system.ruby.Directory_Controller.M_GetS.Progress |       66960     37.98%     37.98% |       32338     18.34%     56.32% |       23233     13.18%     69.50% |       53767     30.50%    100.00%
system.ruby.Directory_Controller.M_GetS.Progress::total       176298                      
system.ruby.Directory_Controller.M_GetS.Stallreqto_in |         151      5.03%      5.03% |         701     23.36%     28.39% |         803     26.76%     55.15% |        1346     44.85%    100.00%
system.ruby.Directory_Controller.M_GetS.Stallreqto_in::total         3001                      
system.ruby.Directory_Controller.M_GetS_WBL1C1C1_0.Stallreqto_in |       10239     29.31%     29.31% |       13000     37.21%     66.52% |        5377     15.39%     81.91% |        6320     18.09%    100.00%
system.ruby.Directory_Controller.M_GetS_WBL1C1C1_0.Stallreqto_in::total        34936                      
system.ruby.Directory_Controller.M_PutML1C1C1_0.Stallreqto_in |          10     27.03%     27.03% |          12     32.43%     59.46% |           7     18.92%     78.38% |           8     21.62%    100.00%
system.ruby.Directory_Controller.M_PutML1C1C1_0.Stallreqto_in::total           37                      
system.ruby.Directory_Controller.Progress |       84246     29.58%     29.58% |       60242     21.15%     50.74% |       35960     12.63%     63.37% |      104320     36.63%    100.00%
system.ruby.Directory_Controller.Progress::total       284768                      
system.ruby.Directory_Controller.S.allocTBE |     7551816     26.29%     26.29% |     7326824     25.51%     51.80% |     7144112     24.87%     76.68% |     6698468     23.32%    100.00%
system.ruby.Directory_Controller.S.allocTBE::total     28721220                      
system.ruby.Directory_Controller.S.deallocTBE |     7552510     26.29%     26.29% |     7327522     25.51%     51.80% |     7144803     24.87%     76.68% |     6699161     23.32%    100.00%
system.ruby.Directory_Controller.S.deallocTBE::total     28723996                      
system.ruby.Directory_Controller.S_GetM.Progress |        3691     12.21%     12.21% |       10910     36.08%     48.28% |        6073     20.08%     68.36% |        9567     31.64%    100.00%
system.ruby.Directory_Controller.S_GetM.Progress::total        30241                      
system.ruby.Directory_Controller.S_GetM.Stallreqto_in |         879     32.91%     32.91% |         292     10.93%     43.84% |         558     20.89%     64.73% |         942     35.27%    100.00%
system.ruby.Directory_Controller.S_GetM.Stallreqto_in::total         2671                      
system.ruby.Directory_Controller.S_GetM.allocTBE |       65467     36.34%     36.34% |       39907     22.15%     58.49% |       22368     12.42%     70.90% |       52419     29.10%    100.00%
system.ruby.Directory_Controller.S_GetM.allocTBE::total       180161                      
system.ruby.Directory_Controller.S_GetM.deallocTBE |       65467     36.34%     36.34% |       39907     22.15%     58.49% |       22368     12.42%     70.90% |       52419     29.10%    100.00%
system.ruby.Directory_Controller.S_GetM.deallocTBE::total       180161                      
system.ruby.Directory_Controller.S_GetML1C1C1_0.Stallreqto_in |         418     43.45%     43.45% |          35      3.64%     47.09% |          81      8.42%     55.51% |         428     44.49%    100.00%
system.ruby.Directory_Controller.S_GetML1C1C1_0.Stallreqto_in::total          962                      
system.ruby.Directory_Controller.S_GetML1C1C1_1.Stallreqto_in |          10     16.95%     16.95% |          12     20.34%     37.29% |          17     28.81%     66.10% |          20     33.90%    100.00%
system.ruby.Directory_Controller.S_GetML1C1C1_1.Stallreqto_in::total           59                      
system.ruby.Directory_Controller.S_GetML1C1C1_2.Stallreqto_in |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |         132    100.00%    100.00%
system.ruby.Directory_Controller.S_GetML1C1C1_2.Stallreqto_in::total          132                      
system.ruby.Directory_Controller.S_GetSL1C1C1_0.Stallreqto_in |       13623     26.71%     26.71% |       25415     49.82%     76.53% |        6294     12.34%     88.87% |        5680     11.13%    100.00%
system.ruby.Directory_Controller.S_GetSL1C1C1_0.Stallreqto_in::total        51012                      
system.ruby.Directory_Controller.Stallreqto_in |       28184     21.25%     21.25% |       72921     54.98%     76.24% |       15439     11.64%     87.88% |       16076     12.12%    100.00%
system.ruby.Directory_Controller.Stallreqto_in::total       132620                      
system.ruby.Directory_Controller.allocTBE |    17049305     25.95%     25.95% |    16525161     25.15%     51.10% |    16318159     24.84%     75.94% |    15806713     24.06%    100.00%
system.ruby.Directory_Controller.allocTBE::total     65699338                      
system.ruby.Directory_Controller.deallocTBE |    17049305     25.95%     25.95% |    16525161     25.15%     51.10% |    16318159     24.84%     75.94% |    15806713     24.06%    100.00%
system.ruby.Directory_Controller.deallocTBE::total     65699338                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples   2956723229                      
system.ruby.IFETCH.hit_latency_hist_seqr |  2956723229    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total   2956723229                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples   2966847110                      
system.ruby.IFETCH.latency_hist_seqr     |  2966847110    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total   2966847110                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples     10123881                      
system.ruby.IFETCH.miss_latency_hist_seqr |    10123881    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total     10123881                      
system.ruby.L1Cache_Controller.I.allocI_load |     4543519     19.91%     19.91% |     8479258     37.15%     57.06% |     4711422     20.64%     77.70% |     5088966     22.30%    100.00%
system.ruby.L1Cache_Controller.I.allocI_load::total     22823165                      
system.ruby.L1Cache_Controller.I.allocI_store |     1690133     23.97%     23.97% |     1816190     25.75%     49.72% |     1681952     23.85%     73.57% |     1863557     26.43%    100.00%
system.ruby.L1Cache_Controller.I.allocI_store::total      7051832                      
system.ruby.L1Cache_Controller.I.deallocfwdfrom_in |     6232635     20.87%     20.87% |    10294429     34.46%     55.33% |     6392390     21.40%     76.73% |     6951531     23.27%    100.00%
system.ruby.L1Cache_Controller.I.deallocfwdfrom_in::total     29870985                      
system.ruby.L1Cache_Controller.I_store.Progress |        6762     50.21%     50.21% |        2089     15.51%     65.72% |        2487     18.47%     84.18% |        2130     15.82%    100.00%
system.ruby.L1Cache_Controller.I_store.Progress::total        13468                      
system.ruby.L1Cache_Controller.I_store.Stallfwdfrom_in |         129     27.22%     27.22% |          91     19.20%     46.41% |         107     22.57%     68.99% |         147     31.01%    100.00%
system.ruby.L1Cache_Controller.I_store.Stallfwdfrom_in::total          474                      
system.ruby.L1Cache_Controller.M.MloadMEvent |   110520486     25.08%     25.08% |   109394484     24.83%     49.91% |   112179072     25.46%     75.36% |   108561531     24.64%    100.00%
system.ruby.L1Cache_Controller.M.MloadMEvent::total    440655573                      
system.ruby.L1Cache_Controller.M.MstoreMEvent |    84424224     24.39%     24.39% |    90120017     26.04%     50.43% |    84964188     24.55%     74.98% |    86596038     25.02%    100.00%
system.ruby.L1Cache_Controller.M.MstoreMEvent::total    346104467                      
system.ruby.L1Cache_Controller.M.allocTBE |     3207742     24.48%     24.48% |     3161580     24.13%     48.61% |     3299865     25.18%     73.79% |     3434765     26.21%    100.00%
system.ruby.L1Cache_Controller.M.allocTBE::total     13103952                      
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in |     3207903     24.48%     24.48% |     3161775     24.13%     48.61% |     3300004     25.18%     73.79% |     3434893     26.21%    100.00%
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in::total     13104575                      
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in |       13663     24.14%     24.14% |       13079     23.11%     47.25% |       14971     26.45%     73.70% |       14885     26.30%    100.00%
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in::total        56598                      
system.ruby.L1Cache_Controller.M_evict_x_I.Progress |           1     25.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           3     75.00%    100.00%
system.ruby.L1Cache_Controller.M_evict_x_I.Progress::total            4                      
system.ruby.L1Cache_Controller.M_evict_x_I.Stallmandatory_in |           3     20.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |          12     80.00%    100.00%
system.ruby.L1Cache_Controller.M_evict_x_I.Stallmandatory_in::total           15                      
system.ruby.L1Cache_Controller.MloadMEvent |   110520486     25.08%     25.08% |   109394484     24.83%     49.91% |   112179072     25.46%     75.36% |   108561531     24.64%    100.00%
system.ruby.L1Cache_Controller.MloadMEvent::total    440655573                      
system.ruby.L1Cache_Controller.MstoreMEvent |    84424224     24.39%     24.39% |    90120017     26.04%     50.43% |    84964188     24.55%     74.98% |    86596038     25.02%    100.00%
system.ruby.L1Cache_Controller.MstoreMEvent::total    346104467                      
system.ruby.L1Cache_Controller.Progress  |     1583477     25.28%     25.28% |     1389855     22.19%     47.47% |     1666907     26.61%     74.08% |     1623357     25.92%    100.00%
system.ruby.L1Cache_Controller.Progress::total      6263596                      
system.ruby.L1Cache_Controller.S.SloadSEvent |   750276187     23.96%     23.96% |   817870137     26.12%     50.08% |   769288121     24.57%     74.65% |   793745119     25.35%    100.00%
system.ruby.L1Cache_Controller.S.SloadSEvent::total   3131179564                      
system.ruby.L1Cache_Controller.S.allocTBE |     4592922     19.97%     19.97% |     8520583     37.05%     57.03% |     4752982     20.67%     77.69% |     5129557     22.31%    100.00%
system.ruby.L1Cache_Controller.S.allocTBE::total     22996044                      
system.ruby.L1Cache_Controller.S.deallocTBE |       50259     28.51%     28.51% |       42149     23.91%     52.42% |       42405     24.06%     76.48% |       41455     23.52%    100.00%
system.ruby.L1Cache_Controller.S.deallocTBE::total       176268                      
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in |     4543519     19.91%     19.91% |     8479258     37.15%     57.06% |     4711422     20.64%     77.70% |     5088966     22.30%    100.00%
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in::total     22823165                      
system.ruby.L1Cache_Controller.S_evict.Progress |          14     46.67%     46.67% |           6     20.00%     66.67% |           5     16.67%     83.33% |           5     16.67%    100.00%
system.ruby.L1Cache_Controller.S_evict.Progress::total           30                      
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in |        5297     22.76%     22.76% |        6196     26.62%     49.38% |        5732     24.63%     74.01% |        6050     25.99%    100.00%
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in::total        23275                      
system.ruby.L1Cache_Controller.S_evict_x_I.Progress |          16     25.40%     25.40% |          19     30.16%     55.56% |          10     15.87%     71.43% |          18     28.57%    100.00%
system.ruby.L1Cache_Controller.S_evict_x_I.Progress::total           63                      
system.ruby.L1Cache_Controller.S_evict_x_I.Stallmandatory_in |          48     23.65%     23.65% |          62     30.54%     54.19% |          31     15.27%     69.46% |          62     30.54%    100.00%
system.ruby.L1Cache_Controller.S_evict_x_I.Stallmandatory_in::total          203                      
system.ruby.L1Cache_Controller.S_store.Progress |     1576683     25.23%     25.23% |     1387741     22.20%     47.43% |     1664405     26.63%     74.06% |     1621201     25.94%    100.00%
system.ruby.L1Cache_Controller.S_store.Progress::total      6250030                      
system.ruby.L1Cache_Controller.S_store.Stallfwdfrom_in |          77     27.02%     27.02% |          77     27.02%     54.04% |          78     27.37%     81.40% |          53     18.60%    100.00%
system.ruby.L1Cache_Controller.S_store.Stallfwdfrom_in::total          285                      
system.ruby.L1Cache_Controller.S_store_GetM_Ack_AD.Progress |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S_store_GetM_Ack_AD.Progress::total            1                      
system.ruby.L1Cache_Controller.SloadSEvent |   750276187     23.96%     23.96% |   817870137     26.12%     50.08% |   769288121     24.57%     74.65% |   793745119     25.35%    100.00%
system.ruby.L1Cache_Controller.SloadSEvent::total   3131179564                      
system.ruby.L1Cache_Controller.Stallfwdfrom_in |         206     27.14%     27.14% |         168     22.13%     49.28% |         185     24.37%     73.65% |         200     26.35%    100.00%
system.ruby.L1Cache_Controller.Stallfwdfrom_in::total          759                      
system.ruby.L1Cache_Controller.Stallmandatory_in |       19011     23.74%     23.74% |       19337     24.14%     47.88% |       20734     25.89%     73.77% |       21009     26.23%    100.00%
system.ruby.L1Cache_Controller.Stallmandatory_in::total        80091                      
system.ruby.L1Cache_Controller.allocI_load |     4543519     19.91%     19.91% |     8479258     37.15%     57.06% |     4711422     20.64%     77.70% |     5088966     22.30%    100.00%
system.ruby.L1Cache_Controller.allocI_load::total     22823165                      
system.ruby.L1Cache_Controller.allocI_store |     1690133     23.97%     23.97% |     1816190     25.75%     49.72% |     1681952     23.85%     73.57% |     1863557     26.43%    100.00%
system.ruby.L1Cache_Controller.allocI_store::total      7051832                      
system.ruby.L1Cache_Controller.allocTBE  |     7800664     21.61%     21.61% |    11682163     32.36%     53.97% |     8052847     22.31%     76.28% |     8564322     23.72%    100.00%
system.ruby.L1Cache_Controller.allocTBE::total     36099996                      
system.ruby.L1Cache_Controller.deallocTBE |       50259     28.51%     28.51% |       42149     23.91%     52.42% |       42405     24.06%     76.48% |       41455     23.52%    100.00%
system.ruby.L1Cache_Controller.deallocTBE::total       176268                      
system.ruby.L1Cache_Controller.deallocfwdfrom_in |     6232635     20.87%     20.87% |    10294429     34.46%     55.33% |     6392390     21.40%     76.73% |     6951531     23.27%    100.00%
system.ruby.L1Cache_Controller.deallocfwdfrom_in::total     29870985                      
system.ruby.L1Cache_Controller.externalloadSrespfrom_in |     4543519     19.91%     19.91% |     8479258     37.15%     57.06% |     4711422     20.64%     77.70% |     5088966     22.30%    100.00%
system.ruby.L1Cache_Controller.externalloadSrespfrom_in::total     22823165                      
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in |     3207903     24.48%     24.48% |     3161775     24.13%     48.61% |     3300004     25.18%     73.79% |     3434893     26.21%    100.00%
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in::total     13104575                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples    615111908                      
system.ruby.LD.hit_latency_hist_seqr     |   615111908    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total    615111908                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples    627811192                      
system.ruby.LD.latency_hist_seqr         |   627811192    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total     627811192                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples     12699284                      
system.ruby.LD.miss_latency_hist_seqr    |    12699284    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total     12699284                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples      1183095                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |     1183095    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total      1183095                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples      1586182                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |     1586182    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total      1586182                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples       403087                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |      403087    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total       403087                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples      1586182                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |     1586182    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total      1586182                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples      1586182                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |     1586182    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total      1586182                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples     16320484                      
system.ruby.RMW_Read.hit_latency_hist_seqr |    16320484    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total     16320484                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples     16808937                      
system.ruby.RMW_Read.latency_hist_seqr   |    16808937    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total     16808937                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples       488453                      
system.ruby.RMW_Read.miss_latency_hist_seqr |      488453    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total       488453                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples    327014706                      
system.ruby.ST.hit_latency_hist_seqr     |   327014706    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total    327014706                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples    339227741                      
system.ruby.ST.latency_hist_seqr         |   339227741    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total     339227741                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples     12213035                      
system.ruby.ST.miss_latency_hist_seqr    |    12213035    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total     12213035                      
system.ruby.dir_cntrl0.fwdFrom.avg_buf_msgs     0.013545                       # Average number of messages in buffer
system.ruby.dir_cntrl0.fwdFrom.avg_stall_time  2999.982474                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.reqTo.avg_buf_msgs     0.004974                       # Average number of messages in buffer
system.ruby.dir_cntrl0.reqTo.avg_stall_time  5556.129309                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToMemory.avg_buf_msgs     0.003602                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToMemory.avg_stall_time   499.999999                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.respFrom.avg_buf_msgs     0.015940                       # Average number of messages in buffer
system.ruby.dir_cntrl0.respFrom.avg_stall_time  3000.437691                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.respTo.avg_buf_msgs     0.000043                       # Average number of messages in buffer
system.ruby.dir_cntrl0.respTo.avg_stall_time  7231.552204                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.003611                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.999975                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.fwdFrom.avg_buf_msgs     0.013061                       # Average number of messages in buffer
system.ruby.dir_cntrl1.fwdFrom.avg_stall_time  2999.982277                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.reqTo.avg_buf_msgs     0.004960                       # Average number of messages in buffer
system.ruby.dir_cntrl1.reqTo.avg_stall_time  5308.579576                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.requestToMemory.avg_buf_msgs     0.003505                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToMemory.avg_stall_time   499.999998                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.respFrom.avg_buf_msgs     0.015518                       # Average number of messages in buffer
system.ruby.dir_cntrl1.respFrom.avg_stall_time  3000.441520                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.respTo.avg_buf_msgs     0.000029                       # Average number of messages in buffer
system.ruby.dir_cntrl1.respTo.avg_stall_time  7296.553711                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.003513                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time   499.999944                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.fwdFrom.avg_buf_msgs     0.012844                       # Average number of messages in buffer
system.ruby.dir_cntrl2.fwdFrom.avg_stall_time  2999.959872                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.reqTo.avg_buf_msgs     0.004739                       # Average number of messages in buffer
system.ruby.dir_cntrl2.reqTo.avg_stall_time  5639.681882                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.requestToMemory.avg_buf_msgs     0.003493                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToMemory.avg_stall_time   499.999985                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.respFrom.avg_buf_msgs     0.015396                       # Average number of messages in buffer
system.ruby.dir_cntrl2.respFrom.avg_stall_time  3000.780686                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.respTo.avg_buf_msgs     0.000017                       # Average number of messages in buffer
system.ruby.dir_cntrl2.respTo.avg_stall_time  8468.218498                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.003501                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time   499.999944                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.fwdFrom.avg_buf_msgs     0.012447                       # Average number of messages in buffer
system.ruby.dir_cntrl3.fwdFrom.avg_stall_time  2999.968536                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.reqTo.avg_buf_msgs     0.004585                       # Average number of messages in buffer
system.ruby.dir_cntrl3.reqTo.avg_stall_time  5553.482266                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.requestToMemory.avg_buf_msgs     0.003433                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToMemory.avg_stall_time   499.999999                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.respFrom.avg_buf_msgs     0.014910                       # Average number of messages in buffer
system.ruby.dir_cntrl3.respFrom.avg_stall_time  3000.898193                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.respTo.avg_buf_msgs     0.000045                       # Average number of messages in buffer
system.ruby.dir_cntrl3.respTo.avg_stall_time  8058.884489                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.003442                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time   499.999975                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dma_cntrl0.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.dma_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.dma_cntrl0.fully_busy_cycles         5048                       # cycles for which number of transistions == max transitions
system.ruby.dma_cntrl0.fwdFrom.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.dma_cntrl0.fwdFrom.avg_stall_time  6969.401278                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.mandatoryQueue.avg_buf_msgs     0.000075                       # Average number of messages in buffer
system.ruby.dma_cntrl0.mandatoryQueue.avg_stall_time 54543.988504                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.reqTo.avg_buf_msgs     0.000083                       # Average number of messages in buffer
system.ruby.dma_cntrl0.reqTo.avg_stall_time  3168.918499                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.respFrom.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.dma_cntrl0.respFrom.avg_stall_time 217061.118364                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.respTo.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dma_cntrl0.respTo.avg_stall_time   800.593182                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples   3917939604                      
system.ruby.hit_latency_hist_seqr        |  3917939604    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total   3917939604                      
system.ruby.io_controller.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.io_controller.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.io_controller.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl0.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.fully_busy_cycles            72                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.fwdFrom.avg_buf_msgs    26.087880                       # Average number of messages in buffer
system.ruby.l1_cntrl0.fwdFrom.avg_stall_time  6384.482955                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.330585                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time  2958.835568                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.reqTo.avg_buf_msgs     0.004009                       # Average number of messages in buffer
system.ruby.l1_cntrl0.reqTo.avg_stall_time   500.000034                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respFrom.avg_buf_msgs     0.002252                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respFrom.avg_stall_time 16479.051618                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respTo.avg_buf_msgs     0.000104                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respTo.avg_stall_time   999.960428                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl1.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl1.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl1.fully_busy_cycles            36                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl1.fwdFrom.avg_buf_msgs    23.122986                       # Average number of messages in buffer
system.ruby.l1_cntrl1.fwdFrom.avg_stall_time  6529.606341                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.377458                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time  4076.580005                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.reqTo.avg_buf_msgs     0.006299                       # Average number of messages in buffer
system.ruby.l1_cntrl1.reqTo.avg_stall_time   500.000314                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respFrom.avg_buf_msgs     0.003367                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respFrom.avg_stall_time 16525.781188                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respTo.avg_buf_msgs     0.000098                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respTo.avg_stall_time  1000.003423                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl2.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl2.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl2.fully_busy_cycles            53                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl2.fwdFrom.avg_buf_msgs    31.871179                       # Average number of messages in buffer
system.ruby.l1_cntrl2.fwdFrom.avg_stall_time  6476.170519                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.338491                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time  3039.519999                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.reqTo.avg_buf_msgs     0.004128                       # Average number of messages in buffer
system.ruby.l1_cntrl2.reqTo.avg_stall_time   499.987246                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respFrom.avg_buf_msgs     0.002322                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respFrom.avg_stall_time 16315.911970                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respTo.avg_buf_msgs     0.000102                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respTo.avg_stall_time   999.967007                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl3.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl3.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl3.fully_busy_cycles            36                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl3.fwdFrom.avg_buf_msgs    22.787646                       # Average number of messages in buffer
system.ruby.l1_cntrl3.fwdFrom.avg_stall_time  6645.374847                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.349409                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time  3380.045610                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.reqTo.avg_buf_msgs     0.004438                       # Average number of messages in buffer
system.ruby.l1_cntrl3.reqTo.avg_stall_time   500.000007                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respFrom.avg_buf_msgs     0.002471                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respFrom.avg_stall_time 16496.663965                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respTo.avg_buf_msgs     0.000103                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respTo.avg_stall_time  1000.388728                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples     3953867344                      
system.ruby.latency_hist_seqr            |  3953867344    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total       3953867344                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples     35927740                      
system.ruby.miss_latency_hist_seqr       |    35927740    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total     35927740                      
system.ruby.network.average_flit_latency    16.672930                      
system.ruby.network.average_flit_network_latency    12.484816                      
system.ruby.network.average_flit_queueing_latency     4.188114                      
system.ruby.network.average_flit_vnet_latency |   15.003755                       |    5.009410                       |   10.505781                      
system.ruby.network.average_flit_vqueue_latency |    5.942325                       |    6.000002                       |    1.006133                      
system.ruby.network.average_hops             1.002476                      
system.ruby.network.average_packet_latency    15.922421                      
system.ruby.network.average_packet_network_latency    12.427883                      
system.ruby.network.average_packet_queueing_latency     3.494538                      
system.ruby.network.average_packet_vnet_latency |   24.774822                       |    5.009410                       |    8.931828                      
system.ruby.network.average_packet_vqueue_latency |    5.894740                       |    6.000002                       |    1.004284                      
system.ruby.network.avg_link_utilization     0.283747                      
system.ruby.network.avg_vc_load          |    0.116833     41.17%     41.17% |    0.013734      4.84%     46.01% |    0.013059      4.60%     50.62% |    0.013042      4.60%     55.21% |    0.019480      6.87%     62.08% |    0.002178      0.77%     62.85% |    0.002165      0.76%     63.61% |    0.002165      0.76%     64.37% |    0.074665     26.31%     90.69% |    0.009574      3.37%     94.06% |    0.008426      2.97%     97.03% |    0.008428      2.97%    100.00%
system.ruby.network.avg_vc_load::total       0.283747                      
system.ruby.network.ext_in_link_utilization    328015174                      
system.ruby.network.ext_out_link_utilization    328015174                      
system.ruby.network.flit_network_latency |  2716329074                       |   150540575                       |  1228339494                      
system.ruby.network.flit_queueing_latency |  1075818029                       |   180309388                       |   117637390                      
system.ruby.network.flits_injected       |   181043278     55.19%     55.19% |    30051555      9.16%     64.36% |   116920341     35.64%    100.00%
system.ruby.network.flits_injected::total    328015174                      
system.ruby.network.flits_received       |   181043278     55.19%     55.19% |    30051555      9.16%     64.36% |   116920341     35.64%    100.00%
system.ruby.network.flits_received::total    328015174                      
system.ruby.network.int_link_utilization    328827436                      
system.ruby.network.packet_network_latency |   906953767                       |   150540575                       |   585206037                      
system.ruby.network.packet_queueing_latency |   215793957                       |   180309388                       |    65799846                      
system.ruby.network.packets_injected     |    36607882     27.70%     27.70% |    30051555     22.74%     50.43% |    65519177     49.57%    100.00%
system.ruby.network.packets_injected::total    132178614                      
system.ruby.network.packets_received     |    36607882     27.70%     27.70% |    30051555     22.74%     50.43% |    65519177     49.57%    100.00%
system.ruby.network.packets_received::total    132178614                      
system.ruby.network.routers0.buffer_reads    158293146                      
system.ruby.network.routers0.buffer_writes    158293146                      
system.ruby.network.routers0.crossbar_activity    158293146                      
system.ruby.network.routers0.sw_input_arbiter_activity    158598728                      
system.ruby.network.routers0.sw_output_arbiter_activity    158293146                      
system.ruby.network.routers1.buffer_reads    179463757                      
system.ruby.network.routers1.buffer_writes    179463757                      
system.ruby.network.routers1.crossbar_activity    179463757                      
system.ruby.network.routers1.sw_input_arbiter_activity    179751094                      
system.ruby.network.routers1.sw_output_arbiter_activity    179463757                      
system.ruby.network.routers2.buffer_reads    155406954                      
system.ruby.network.routers2.buffer_writes    155406954                      
system.ruby.network.routers2.crossbar_activity    155406954                      
system.ruby.network.routers2.sw_input_arbiter_activity    155680527                      
system.ruby.network.routers2.sw_output_arbiter_activity    155406954                      
system.ruby.network.routers3.buffer_reads    163678753                      
system.ruby.network.routers3.buffer_writes    163678753                      
system.ruby.network.routers3.crossbar_activity    163678753                      
system.ruby.network.routers3.sw_input_arbiter_activity    163958248                      
system.ruby.network.routers3.sw_output_arbiter_activity    163678753                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples   3953867344                      
system.ruby.outstanding_req_hist_seqr::mean     1.000144                      
system.ruby.outstanding_req_hist_seqr::gmean     1.000100                      
system.ruby.outstanding_req_hist_seqr::stdev     0.012010                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |  3953296908     99.99%     99.99% |      570436      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total   3953867344                      
system.switch_cpus0.Branches                 68360193                       # Number of branches fetched
system.switch_cpus0.committedInsts          524753353                       # Number of instructions committed
system.switch_cpus0.committedOps            817912551                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.rdAccesses          149442961                       # TLB accesses on read requests
system.switch_cpus0.dtb.rdMisses               526388                       # TLB misses on read requests
system.switch_cpus0.dtb.wrAccesses           83339231                       # TLB accesses on write requests
system.switch_cpus0.dtb.wrMisses               131450                       # TLB misses on write requests
system.switch_cpus0.idle_fraction            0.204733                       # Percentage of idle cycles
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrAccesses          718442356                       # TLB accesses on write requests
system.switch_cpus0.itb.wrMisses                86947                       # TLB misses on write requests
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.not_idle_fraction        0.795267                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles              3470898875                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      2760291495.750926                       # Number of busy cycles
system.switch_cpus0.num_cc_register_reads    392738921                       # number of times the CC registers were read
system.switch_cpus0.num_cc_register_writes    327911630                       # number of times the CC registers were written
system.switch_cpus0.num_conditional_control_insts     55337701                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses       8675566                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts              8675566                       # number of float instructions
system.switch_cpus0.num_fp_register_reads      7864874                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes      1844937                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls            7485577                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      710607379.249074                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses    811649509                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts           811649509                       # number of integer instructions
system.switch_cpus0.num_int_register_reads   1806713456                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes    661857355                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts          148797602                       # Number of load instructions
system.switch_cpus0.num_mem_refs            232019120                       # number of memory refs
system.switch_cpus0.num_store_insts          83221518                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass      3547114      0.43%      0.43% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu        581336977     71.05%     71.48% # Class of executed instruction
system.switch_cpus0.op_class::IntMult          637119      0.08%     71.56% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv           186302      0.02%     71.58% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd         168366      0.02%     71.60% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     71.60% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt           1616      0.00%     71.60% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     71.60% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     71.60% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     71.60% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     71.60% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     71.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd          334240      0.04%     71.64% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     71.64% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu            9544      0.00%     71.64% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     71.64% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt             388      0.00%     71.64% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc           5353      0.00%     71.64% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     71.64% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     71.64% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift            85      0.00%     71.64% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     71.64% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     71.64% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     71.64% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     71.64% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     71.64% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     71.64% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     71.64% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     71.64% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     71.64% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     71.64% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     71.64% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     71.64% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     71.64% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     71.64% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     71.64% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     71.64% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     71.64% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     71.64% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     71.64% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     71.64% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     71.64% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     71.64% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     71.64% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     71.64% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     71.64% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     71.64% # Class of executed instruction
system.switch_cpus0.op_class::MemRead       147471208     18.02%     89.67% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite       76392699      9.34%     99.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead      1326394      0.16%     99.17% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite      6828819      0.83%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total         818246224                       # Class of executed instruction
system.switch_cpus1.Branches                 87727564                       # Number of branches fetched
system.switch_cpus1.committedInsts          568886558                       # Number of instructions committed
system.switch_cpus1.committedOps            946484014                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.rdAccesses          165205278                       # TLB accesses on read requests
system.switch_cpus1.dtb.rdMisses               803061                       # TLB misses on read requests
system.switch_cpus1.dtb.wrAccesses           89279905                       # TLB accesses on write requests
system.switch_cpus1.dtb.wrMisses               163832                       # TLB misses on write requests
system.switch_cpus1.idle_fraction            0.038482                       # Percentage of idle cycles
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrAccesses          771735094                       # TLB accesses on write requests
system.switch_cpus1.itb.wrMisses               140935                       # TLB misses on write requests
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.not_idle_fraction        0.961518                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles              3470895249                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      3337328799.882408                       # Number of busy cycles
system.switch_cpus1.num_cc_register_reads    480793306                       # number of times the CC registers were read
system.switch_cpus1.num_cc_register_writes    368770767                       # number of times the CC registers were written
system.switch_cpus1.num_conditional_control_insts     68400187                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses       7460039                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts              7460039                       # number of float instructions
system.switch_cpus1.num_fp_register_reads      6787461                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes      1474289                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls           12769788                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      133566449.117592                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses    935068210                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts           935068210                       # number of integer instructions
system.switch_cpus1.num_int_register_reads   2039499223                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes    765501888                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts          164172144                       # Number of load instructions
system.switch_cpus1.num_mem_refs            253300418                       # number of memory refs
system.switch_cpus1.num_store_insts          89128274                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass      7949101      0.84%      0.84% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu        683906579     72.24%     73.08% # Class of executed instruction
system.switch_cpus1.op_class::IntMult          601399      0.06%     73.14% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv           597439      0.06%     73.20% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd         130719      0.01%     73.22% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     73.22% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt           8544      0.00%     73.22% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     73.22% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     73.22% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     73.22% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     73.22% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     73.22% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd          254580      0.03%     73.24% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     73.24% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu            7962      0.00%     73.24% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     73.24% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt             448      0.00%     73.24% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc           5257      0.00%     73.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     73.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     73.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift          1302      0.00%     73.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     73.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     73.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     73.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     73.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     73.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     73.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     73.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     73.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     73.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     73.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     73.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     73.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     73.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     73.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     73.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     73.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     73.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     73.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     73.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     73.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     73.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     73.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     73.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     73.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     73.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     73.25% # Class of executed instruction
system.switch_cpus1.op_class::MemRead       163102229     17.23%     90.47% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite       83151068      8.78%     99.26% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead      1069915      0.11%     99.37% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite      5977206      0.63%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total         946763748                       # Class of executed instruction
system.switch_cpus2.Branches                 69300899                       # Number of branches fetched
system.switch_cpus2.committedInsts          532463301                       # Number of instructions committed
system.switch_cpus2.committedOps            830237903                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.rdAccesses          155843366                       # TLB accesses on read requests
system.switch_cpus2.dtb.rdMisses               473383                       # TLB misses on read requests
system.switch_cpus2.dtb.wrAccesses           84020754                       # TLB accesses on write requests
system.switch_cpus2.dtb.wrMisses               127956                       # TLB misses on write requests
system.switch_cpus2.idle_fraction            0.183886                       # Percentage of idle cycles
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrAccesses          733017280                       # TLB accesses on write requests
system.switch_cpus2.itb.wrMisses                83827                       # TLB misses on write requests
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.not_idle_fraction        0.816114                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles              3469414705                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      2831437847.787365                       # Number of busy cycles
system.switch_cpus2.num_cc_register_reads    401461114                       # number of times the CC registers were read
system.switch_cpus2.num_cc_register_writes    329069289                       # number of times the CC registers were written
system.switch_cpus2.num_conditional_control_insts     57025961                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses       8684528                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts              8684528                       # number of float instructions
system.switch_cpus2.num_fp_register_reads      7838188                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes      1894995                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls            6887078                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      637976857.212634                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses    824642828                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts           824642828                       # number of integer instructions
system.switch_cpus2.num_int_register_reads   1835807418                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes    672646911                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts          155252606                       # Number of load instructions
system.switch_cpus2.num_mem_refs            239157467                       # number of memory refs
system.switch_cpus2.num_store_insts          83904861                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass      3076897      0.37%      0.37% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu        587070203     70.68%     71.05% # Class of executed instruction
system.switch_cpus2.op_class::IntMult          574562      0.07%     71.12% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv           189006      0.02%     71.14% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd         168686      0.02%     71.16% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     71.16% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt           2224      0.00%     71.16% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     71.16% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     71.16% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     71.16% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     71.16% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     71.16% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd          336430      0.04%     71.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     71.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu            9024      0.00%     71.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     71.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt             386      0.00%     71.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc           5635      0.00%     71.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     71.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     71.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift          1116      0.00%     71.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     71.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     71.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     71.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     71.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     71.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     71.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     71.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     71.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     71.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     71.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     71.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     71.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     71.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     71.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     71.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     71.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     71.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     71.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     71.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     71.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     71.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     71.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     71.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     71.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     71.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     71.21% # Class of executed instruction
system.switch_cpus2.op_class::MemRead       153882566     18.53%     89.73% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite       77117554      9.28%     99.02% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead      1370040      0.16%     99.18% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite      6787307      0.82%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         830591636                       # Class of executed instruction
system.switch_cpus3.Branches                 78537059                       # Number of branches fetched
system.switch_cpus3.committedInsts          539031839                       # Number of instructions committed
system.switch_cpus3.committedOps            877669922                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.rdAccesses          165620365                       # TLB accesses on read requests
system.switch_cpus3.dtb.rdMisses               520228                       # TLB misses on read requests
system.switch_cpus3.dtb.wrAccesses           86694500                       # TLB accesses on write requests
system.switch_cpus3.dtb.wrMisses               141424                       # TLB misses on write requests
system.switch_cpus3.idle_fraction            0.143643                       # Percentage of idle cycles
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrAccesses          744049907                       # TLB accesses on write requests
system.switch_cpus3.itb.wrMisses                85818                       # TLB misses on write requests
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.not_idle_fraction        0.856357                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles              3470465479                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      2971958908.011798                       # Number of busy cycles
system.switch_cpus3.num_cc_register_reads    448800893                       # number of times the CC registers were read
system.switch_cpus3.num_cc_register_writes    332506639                       # number of times the CC registers were written
system.switch_cpus3.num_conditional_control_insts     64702679                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses      11078170                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts             11078170                       # number of float instructions
system.switch_cpus3.num_fp_register_reads      8921033                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes      3106465                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls            8004996                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      498506570.988201                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses    871517317                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts           871517317                       # number of integer instructions
system.switch_cpus3.num_int_register_reads   1907178554                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes    706699379                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts          165008728                       # Number of load instructions
system.switch_cpus3.num_mem_refs            251578377                       # number of memory refs
system.switch_cpus3.num_store_insts          86569649                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass      4143603      0.47%      0.47% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu        621720899     70.76%     71.23% # Class of executed instruction
system.switch_cpus3.op_class::IntMult          593264      0.07%     71.29% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv           174320      0.02%     71.31% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd         155409      0.02%     71.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     71.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt           2560      0.00%     71.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     71.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     71.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     71.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     71.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     71.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd          307620      0.04%     71.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     71.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu            6774      0.00%     71.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     71.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt             296      0.00%     71.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc           5042      0.00%     71.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     71.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     71.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift           236      0.00%     71.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     71.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     71.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     71.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     71.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     71.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     71.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     71.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     71.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     71.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     71.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     71.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     71.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     71.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     71.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     71.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     71.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     71.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     71.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     71.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     71.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     71.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     71.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     71.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     71.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     71.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     71.37% # Class of executed instruction
system.switch_cpus3.op_class::MemRead       162378721     18.48%     89.85% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite       78600620      8.95%     98.79% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead      2630007      0.30%     99.09% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite      7969029      0.91%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total         878688400                       # Class of executed instruction
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.numTransitions          789                       # Number of power state transitions
system.switch_cpus2.power_state.ticksClkGated::samples          394                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::mean    809849066                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::stdev 360883027.440813                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::1000-5e+10          394    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::min_value       179000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::max_value    993986500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::total          394                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.pwrStateResidencyTicks::ON 1416324648997                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::CLK_GATED 319080532004                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF 101215342864000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.numTransitions          536                       # Number of power state transitions
system.switch_cpus3.power_state.ticksClkGated::samples          268                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::mean 930165783.593284                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::stdev 227161974.677894                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::1000-5e+10          268    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::min_value      1272000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::max_value    994134500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::total          268                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.pwrStateResidencyTicks::ON 1486143458498                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::CLK_GATED 249284430003                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF 101215320156500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.numTransitions          769                       # Number of power state transitions
system.switch_cpus0.power_state.ticksClkGated::samples          384                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::mean 925270089.843750                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::stdev 227953956.698206                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::1000-5e+10          384    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::min_value      1024000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::max_value    992323500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::total          384                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.pwrStateResidencyTicks::ON 1378935608001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::CLK_GATED 355303714500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 101216508722500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.numTransitions          182                       # Number of power state transitions
system.switch_cpus1.power_state.ticksClkGated::samples           91                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::mean 733882406.604396                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::stdev 400241083.748895                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::1000-5e+10           91    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::min_value      1066000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::max_value    994181000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::total           91                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.pwrStateResidencyTicks::ON 1668407638500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::CLK_GATED  66783299001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 101215557107500                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF 1735449559001                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF 1735449559001                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF 1735449559001                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF 1735449559001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.dma_cntrl0.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.ruby.dma_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs8.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs9.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs6.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs7.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs4.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs5.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs2.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs3.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs0.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs1.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.dir_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::.ruby.dir_cntrl2      9652352                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total           9652352                       # Number of bytes read from this memory
system.mem_ctrls2.num_reads::.ruby.dir_cntrl2       150818                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total             150818                       # Number of read requests responded to by this memory
system.mem_ctrls2.bw_read::.ruby.dir_cntrl2      5561874                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total              5561874                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::.ruby.dir_cntrl2      5561874                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total             5561874                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.avgPriority_.ruby.dir_cntrl2::samples    150818.00                       # Average QoS priority value for accepted requests
system.mem_ctrls2.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls2.priorityMaxLatency     0.000000579500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls2.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls2.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls2.numStayReadState             747367                       # Number of times bus staying in READ state
system.mem_ctrls2.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls2.readReqs                     150818                       # Number of read requests accepted
system.mem_ctrls2.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls2.readBursts                   150818                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0             9399                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1             9324                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2             9352                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3             9328                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4             9516                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5             9680                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6             9559                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7             9547                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8             9735                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9             9507                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10            9227                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11            9341                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12            9296                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13            9284                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14            9379                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15            9344                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls2.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls2.totQLat                   923934746                       # Total ticks spent queuing
system.mem_ctrls2.totBusLat                 754090000                       # Total ticks spent in databus transfers
system.mem_ctrls2.totMemAccLat             3751772246                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.avgQLat                     6126.16                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               24876.16                       # Average memory access latency per DRAM burst
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.readRowHits                  126233                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                83.70                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6               150818                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                 150254                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                    383                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                     18                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                     14                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                     13                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                     14                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                     14                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                     17                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                     54                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                     30                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     2                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     3                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     2                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples        24582                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   392.651534                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean   272.678469                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   279.704694                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127         5640     22.94%     22.94% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255         3423     13.92%     36.87% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383         3309     13.46%     50.33% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511         2703     11.00%     61.33% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639         2794     11.37%     72.69% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767         2719     11.06%     83.75% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895         2650     10.78%     94.53% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023         1328      5.40%     99.93% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151           16      0.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total        24582                       # Bytes accessed per row activation
system.mem_ctrls2.bytesReadDRAM               9652352                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys                9652352                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls2.avgRdBW                        5.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                     5.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        0.04                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.04                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls2.totGap                 1735449349000                       # Total gap between requests
system.mem_ctrls2.avgGap                  11506911.30                       # Average gap between requests
system.mem_ctrls2.masterReadBytes::.ruby.dir_cntrl2      9652352                       # Per-master bytes read from memory
system.mem_ctrls2.masterReadRate::.ruby.dir_cntrl2 5561874.126469174400                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls2.masterReadAccesses::.ruby.dir_cntrl2       150818                       # Per-master read serviced memory accesses
system.mem_ctrls2.masterReadTotalLat::.ruby.dir_cntrl2   3751772246                       # Per-master read total memory access latency
system.mem_ctrls2.masterReadAvgLat::.ruby.dir_cntrl2     24876.16                       # Per-master read average memory access latency
system.mem_ctrls2.pageHitRate                   83.70                       # Row buffer hit rate, read and write combined
system.mem_ctrls2.llc.demand_hits::.ruby.dir_cntrl2     11972257                       # number of demand (read+write) hits
system.mem_ctrls2.llc.demand_hits::total     11972257                       # number of demand (read+write) hits
system.mem_ctrls2.llc.overall_hits::.ruby.dir_cntrl2     11972257                       # number of overall hits
system.mem_ctrls2.llc.overall_hits::total     11972257                       # number of overall hits
system.mem_ctrls2.llc.demand_misses::.ruby.dir_cntrl2       150818                       # number of demand (read+write) misses
system.mem_ctrls2.llc.demand_misses::total       150818                       # number of demand (read+write) misses
system.mem_ctrls2.llc.overall_misses::.ruby.dir_cntrl2       150818                       # number of overall misses
system.mem_ctrls2.llc.overall_misses::total       150818                       # number of overall misses
system.mem_ctrls2.llc.demand_miss_latency::.ruby.dir_cntrl2  11485367682                       # number of demand (read+write) miss cycles
system.mem_ctrls2.llc.demand_miss_latency::total  11485367682                       # number of demand (read+write) miss cycles
system.mem_ctrls2.llc.overall_miss_latency::.ruby.dir_cntrl2  11485367682                       # number of overall miss cycles
system.mem_ctrls2.llc.overall_miss_latency::total  11485367682                       # number of overall miss cycles
system.mem_ctrls2.llc.demand_accesses::.ruby.dir_cntrl2     12123075                       # number of demand (read+write) accesses
system.mem_ctrls2.llc.demand_accesses::total     12123075                       # number of demand (read+write) accesses
system.mem_ctrls2.llc.overall_accesses::.ruby.dir_cntrl2     12123075                       # number of overall (read+write) accesses
system.mem_ctrls2.llc.overall_accesses::total     12123075                       # number of overall (read+write) accesses
system.mem_ctrls2.llc.demand_miss_rate::.ruby.dir_cntrl2     0.012441                       # miss rate for demand accesses
system.mem_ctrls2.llc.demand_miss_rate::total     0.012441                       # miss rate for demand accesses
system.mem_ctrls2.llc.overall_miss_rate::.ruby.dir_cntrl2     0.012441                       # miss rate for overall accesses
system.mem_ctrls2.llc.overall_miss_rate::total     0.012441                       # miss rate for overall accesses
system.mem_ctrls2.llc.demand_avg_miss_latency::.ruby.dir_cntrl2 76153.825684                       # average overall miss latency
system.mem_ctrls2.llc.demand_avg_miss_latency::total 76153.825684                       # average overall miss latency
system.mem_ctrls2.llc.overall_avg_miss_latency::.ruby.dir_cntrl2 76153.825684                       # average overall miss latency
system.mem_ctrls2.llc.overall_avg_miss_latency::total 76153.825684                       # average overall miss latency
system.mem_ctrls2.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls2.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls2.llc.demand_mshr_misses::.ruby.dir_cntrl2       150818                       # number of demand (read+write) MSHR misses
system.mem_ctrls2.llc.demand_mshr_misses::total       150818                       # number of demand (read+write) MSHR misses
system.mem_ctrls2.llc.overall_mshr_misses::.ruby.dir_cntrl2       150818                       # number of overall MSHR misses
system.mem_ctrls2.llc.overall_mshr_misses::total       150818                       # number of overall MSHR misses
system.mem_ctrls2.llc.demand_mshr_miss_latency::.ruby.dir_cntrl2   8425287932                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls2.llc.demand_mshr_miss_latency::total   8425287932                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls2.llc.overall_mshr_miss_latency::.ruby.dir_cntrl2   8425287932                       # number of overall MSHR miss cycles
system.mem_ctrls2.llc.overall_mshr_miss_latency::total   8425287932                       # number of overall MSHR miss cycles
system.mem_ctrls2.llc.demand_mshr_miss_rate::.ruby.dir_cntrl2     0.012441                       # mshr miss rate for demand accesses
system.mem_ctrls2.llc.demand_mshr_miss_rate::total     0.012441                       # mshr miss rate for demand accesses
system.mem_ctrls2.llc.overall_mshr_miss_rate::.ruby.dir_cntrl2     0.012441                       # mshr miss rate for overall accesses
system.mem_ctrls2.llc.overall_mshr_miss_rate::total     0.012441                       # mshr miss rate for overall accesses
system.mem_ctrls2.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl2 55863.941519                       # average overall mshr miss latency
system.mem_ctrls2.llc.demand_avg_mshr_miss_latency::total 55863.941519                       # average overall mshr miss latency
system.mem_ctrls2.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl2 55863.941519                       # average overall mshr miss latency
system.mem_ctrls2.llc.overall_avg_mshr_miss_latency::total 55863.941519                       # average overall mshr miss latency
system.mem_ctrls2.llc.replacements                  0                       # number of replacements
system.mem_ctrls2.llc.ReadReq_hits::.ruby.dir_cntrl2      8737547                       # number of ReadReq hits
system.mem_ctrls2.llc.ReadReq_hits::total      8737547                       # number of ReadReq hits
system.mem_ctrls2.llc.ReadReq_misses::.ruby.dir_cntrl2       150818                       # number of ReadReq misses
system.mem_ctrls2.llc.ReadReq_misses::total       150818                       # number of ReadReq misses
system.mem_ctrls2.llc.ReadReq_miss_latency::.ruby.dir_cntrl2  11485367682                       # number of ReadReq miss cycles
system.mem_ctrls2.llc.ReadReq_miss_latency::total  11485367682                       # number of ReadReq miss cycles
system.mem_ctrls2.llc.ReadReq_accesses::.ruby.dir_cntrl2      8888365                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls2.llc.ReadReq_accesses::total      8888365                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls2.llc.ReadReq_miss_rate::.ruby.dir_cntrl2     0.016968                       # miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_miss_rate::total     0.016968                       # miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl2 76153.825684                       # average ReadReq miss latency
system.mem_ctrls2.llc.ReadReq_avg_miss_latency::total 76153.825684                       # average ReadReq miss latency
system.mem_ctrls2.llc.ReadReq_mshr_misses::.ruby.dir_cntrl2       150818                       # number of ReadReq MSHR misses
system.mem_ctrls2.llc.ReadReq_mshr_misses::total       150818                       # number of ReadReq MSHR misses
system.mem_ctrls2.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl2   8425287932                       # number of ReadReq MSHR miss cycles
system.mem_ctrls2.llc.ReadReq_mshr_miss_latency::total   8425287932                       # number of ReadReq MSHR miss cycles
system.mem_ctrls2.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl2     0.016968                       # mshr miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_mshr_miss_rate::total     0.016968                       # mshr miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl2 55863.941519                       # average ReadReq mshr miss latency
system.mem_ctrls2.llc.ReadReq_avg_mshr_miss_latency::total 55863.941519                       # average ReadReq mshr miss latency
system.mem_ctrls2.llc.WriteReq_hits::.ruby.dir_cntrl2      3234710                       # number of WriteReq hits
system.mem_ctrls2.llc.WriteReq_hits::total      3234710                       # number of WriteReq hits
system.mem_ctrls2.llc.WriteReq_accesses::.ruby.dir_cntrl2      3234710                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls2.llc.WriteReq_accesses::total      3234710                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls2.llc.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.llc.tags.tagsinuse     119065.856586                       # Cycle average of tags in use
system.mem_ctrls2.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls2.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls2.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls2.llc.tags.warmup_cycle  101215298658500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls2.llc.tags.occ_blocks::.ruby.dir_cntrl2 119065.856586                       # Average occupied blocks per requestor
system.mem_ctrls2.llc.tags.occ_percent::.ruby.dir_cntrl2     0.454200                       # Average percentage of cache occupancy
system.mem_ctrls2.llc.tags.occ_percent::total     0.454200                       # Average percentage of cache occupancy
system.mem_ctrls2.llc.tags.occ_task_id_blocks::1024       150818                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::4       150789                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.occ_task_id_percent::1024     0.575325                       # Percentage of cache occupancy per task id
system.mem_ctrls2.llc.tags.tag_accesses     194120018                       # Number of tag accesses
system.mem_ctrls2.llc.tags.data_accesses     12123075                       # Number of data accesses
system.mem_ctrls2.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.rank1.actEnergy            87493560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank1.preEnergy            46500135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank1.readEnergy          536306820                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank1.refreshEnergy    136994651040.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank1.actBackEnergy     52700384550                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank1.preBackEnergy    622033187040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank1.totalEnergy      812398523145                       # Total energy per rank (pJ)
system.mem_ctrls2.rank1.averagePower       468.119928                       # Core power per rank (mW)
system.mem_ctrls2.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank1.memoryStateTime::IDLE 1616661708750                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::REF  57950360000                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT  60837490251                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.actEnergy            88043340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank0.preEnergy            46788555                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank0.readEnergy          540533700                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank0.refreshEnergy    136994651040.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank0.actBackEnergy     52881213630                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank0.preBackEnergy    621881036640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank0.totalEnergy      812432266905                       # Total energy per rank (pJ)
system.mem_ctrls2.rank0.averagePower       468.139372                       # Core power per rank (mW)
system.mem_ctrls2.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank0.memoryStateTime::IDLE 1616263857750                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::REF  57950360000                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT  61235341251                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::.ruby.dir_cntrl3      9648384                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total           9648384                       # Number of bytes read from this memory
system.mem_ctrls3.num_reads::.ruby.dir_cntrl3       150756                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total             150756                       # Number of read requests responded to by this memory
system.mem_ctrls3.bw_read::.ruby.dir_cntrl3      5559588                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total              5559588                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::.ruby.dir_cntrl3      5559588                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total             5559588                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.avgPriority_.ruby.dir_cntrl3::samples    150756.00                       # Average QoS priority value for accepted requests
system.mem_ctrls3.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls3.priorityMaxLatency     0.000000617500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls3.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls3.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls3.numStayReadState             747230                       # Number of times bus staying in READ state
system.mem_ctrls3.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls3.readReqs                     150756                       # Number of read requests accepted
system.mem_ctrls3.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls3.readBursts                   150756                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0             9388                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1             9336                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2             9341                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3             9321                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4             9529                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5             9665                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6             9554                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7             9548                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8             9693                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9             9508                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10            9218                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11            9343                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12            9290                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13            9295                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14            9392                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15            9335                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls3.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls3.totQLat                   927575996                       # Total ticks spent queuing
system.mem_ctrls3.totBusLat                 753780000                       # Total ticks spent in databus transfers
system.mem_ctrls3.totMemAccLat             3754250996                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.avgQLat                     6152.83                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               24902.83                       # Average memory access latency per DRAM burst
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.readRowHits                  126256                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                83.75                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6               150756                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                 150190                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                    383                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                     20                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                     14                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                     13                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                     13                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                     15                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                     15                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                     51                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                     33                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     4                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     3                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     2                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples        24499                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   393.825054                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean   274.003192                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   279.706233                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127         5549     22.65%     22.65% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255         3400     13.88%     36.53% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383         3336     13.62%     50.14% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511         2728     11.14%     61.28% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639         2804     11.45%     72.73% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767         2648     10.81%     83.53% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895         2656     10.84%     94.38% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023         1363      5.56%     99.94% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151           15      0.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total        24499                       # Bytes accessed per row activation
system.mem_ctrls3.bytesReadDRAM               9648384                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys                9648384                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls3.avgRdBW                        5.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                     5.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        0.04                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.04                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls3.totGap                 1735449326000                       # Total gap between requests
system.mem_ctrls3.avgGap                  11511643.49                       # Average gap between requests
system.mem_ctrls3.masterReadBytes::.ruby.dir_cntrl3      9648384                       # Per-master bytes read from memory
system.mem_ctrls3.masterReadRate::.ruby.dir_cntrl3 5559587.687212314457                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls3.masterReadAccesses::.ruby.dir_cntrl3       150756                       # Per-master read serviced memory accesses
system.mem_ctrls3.masterReadTotalLat::.ruby.dir_cntrl3   3754250996                       # Per-master read total memory access latency
system.mem_ctrls3.masterReadAvgLat::.ruby.dir_cntrl3     24902.83                       # Per-master read average memory access latency
system.mem_ctrls3.pageHitRate                   83.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls3.llc.demand_hits::.ruby.dir_cntrl3     11766274                       # number of demand (read+write) hits
system.mem_ctrls3.llc.demand_hits::total     11766274                       # number of demand (read+write) hits
system.mem_ctrls3.llc.overall_hits::.ruby.dir_cntrl3     11766274                       # number of overall hits
system.mem_ctrls3.llc.overall_hits::total     11766274                       # number of overall hits
system.mem_ctrls3.llc.demand_misses::.ruby.dir_cntrl3       150756                       # number of demand (read+write) misses
system.mem_ctrls3.llc.demand_misses::total       150756                       # number of demand (read+write) misses
system.mem_ctrls3.llc.overall_misses::.ruby.dir_cntrl3       150756                       # number of overall misses
system.mem_ctrls3.llc.overall_misses::total       150756                       # number of overall misses
system.mem_ctrls3.llc.demand_miss_latency::.ruby.dir_cntrl3  11484599744                       # number of demand (read+write) miss cycles
system.mem_ctrls3.llc.demand_miss_latency::total  11484599744                       # number of demand (read+write) miss cycles
system.mem_ctrls3.llc.overall_miss_latency::.ruby.dir_cntrl3  11484599744                       # number of overall miss cycles
system.mem_ctrls3.llc.overall_miss_latency::total  11484599744                       # number of overall miss cycles
system.mem_ctrls3.llc.demand_accesses::.ruby.dir_cntrl3     11917030                       # number of demand (read+write) accesses
system.mem_ctrls3.llc.demand_accesses::total     11917030                       # number of demand (read+write) accesses
system.mem_ctrls3.llc.overall_accesses::.ruby.dir_cntrl3     11917030                       # number of overall (read+write) accesses
system.mem_ctrls3.llc.overall_accesses::total     11917030                       # number of overall (read+write) accesses
system.mem_ctrls3.llc.demand_miss_rate::.ruby.dir_cntrl3     0.012650                       # miss rate for demand accesses
system.mem_ctrls3.llc.demand_miss_rate::total     0.012650                       # miss rate for demand accesses
system.mem_ctrls3.llc.overall_miss_rate::.ruby.dir_cntrl3     0.012650                       # miss rate for overall accesses
system.mem_ctrls3.llc.overall_miss_rate::total     0.012650                       # miss rate for overall accesses
system.mem_ctrls3.llc.demand_avg_miss_latency::.ruby.dir_cntrl3 76180.050837                       # average overall miss latency
system.mem_ctrls3.llc.demand_avg_miss_latency::total 76180.050837                       # average overall miss latency
system.mem_ctrls3.llc.overall_avg_miss_latency::.ruby.dir_cntrl3 76180.050837                       # average overall miss latency
system.mem_ctrls3.llc.overall_avg_miss_latency::total 76180.050837                       # average overall miss latency
system.mem_ctrls3.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls3.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls3.llc.demand_mshr_misses::.ruby.dir_cntrl3       150756                       # number of demand (read+write) MSHR misses
system.mem_ctrls3.llc.demand_mshr_misses::total       150756                       # number of demand (read+write) MSHR misses
system.mem_ctrls3.llc.overall_mshr_misses::.ruby.dir_cntrl3       150756                       # number of overall MSHR misses
system.mem_ctrls3.llc.overall_mshr_misses::total       150756                       # number of overall MSHR misses
system.mem_ctrls3.llc.demand_mshr_miss_latency::.ruby.dir_cntrl3   8425803744                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls3.llc.demand_mshr_miss_latency::total   8425803744                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls3.llc.overall_mshr_miss_latency::.ruby.dir_cntrl3   8425803744                       # number of overall MSHR miss cycles
system.mem_ctrls3.llc.overall_mshr_miss_latency::total   8425803744                       # number of overall MSHR miss cycles
system.mem_ctrls3.llc.demand_mshr_miss_rate::.ruby.dir_cntrl3     0.012650                       # mshr miss rate for demand accesses
system.mem_ctrls3.llc.demand_mshr_miss_rate::total     0.012650                       # mshr miss rate for demand accesses
system.mem_ctrls3.llc.overall_mshr_miss_rate::.ruby.dir_cntrl3     0.012650                       # mshr miss rate for overall accesses
system.mem_ctrls3.llc.overall_mshr_miss_rate::total     0.012650                       # mshr miss rate for overall accesses
system.mem_ctrls3.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl3 55890.337658                       # average overall mshr miss latency
system.mem_ctrls3.llc.demand_avg_mshr_miss_latency::total 55890.337658                       # average overall mshr miss latency
system.mem_ctrls3.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl3 55890.337658                       # average overall mshr miss latency
system.mem_ctrls3.llc.overall_avg_mshr_miss_latency::total 55890.337658                       # average overall mshr miss latency
system.mem_ctrls3.llc.replacements                  0                       # number of replacements
system.mem_ctrls3.llc.ReadReq_hits::.ruby.dir_cntrl3      8455433                       # number of ReadReq hits
system.mem_ctrls3.llc.ReadReq_hits::total      8455433                       # number of ReadReq hits
system.mem_ctrls3.llc.ReadReq_misses::.ruby.dir_cntrl3       150756                       # number of ReadReq misses
system.mem_ctrls3.llc.ReadReq_misses::total       150756                       # number of ReadReq misses
system.mem_ctrls3.llc.ReadReq_miss_latency::.ruby.dir_cntrl3  11484599744                       # number of ReadReq miss cycles
system.mem_ctrls3.llc.ReadReq_miss_latency::total  11484599744                       # number of ReadReq miss cycles
system.mem_ctrls3.llc.ReadReq_accesses::.ruby.dir_cntrl3      8606189                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls3.llc.ReadReq_accesses::total      8606189                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls3.llc.ReadReq_miss_rate::.ruby.dir_cntrl3     0.017517                       # miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_miss_rate::total     0.017517                       # miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl3 76180.050837                       # average ReadReq miss latency
system.mem_ctrls3.llc.ReadReq_avg_miss_latency::total 76180.050837                       # average ReadReq miss latency
system.mem_ctrls3.llc.ReadReq_mshr_misses::.ruby.dir_cntrl3       150756                       # number of ReadReq MSHR misses
system.mem_ctrls3.llc.ReadReq_mshr_misses::total       150756                       # number of ReadReq MSHR misses
system.mem_ctrls3.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl3   8425803744                       # number of ReadReq MSHR miss cycles
system.mem_ctrls3.llc.ReadReq_mshr_miss_latency::total   8425803744                       # number of ReadReq MSHR miss cycles
system.mem_ctrls3.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl3     0.017517                       # mshr miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_mshr_miss_rate::total     0.017517                       # mshr miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl3 55890.337658                       # average ReadReq mshr miss latency
system.mem_ctrls3.llc.ReadReq_avg_mshr_miss_latency::total 55890.337658                       # average ReadReq mshr miss latency
system.mem_ctrls3.llc.WriteReq_hits::.ruby.dir_cntrl3      3310841                       # number of WriteReq hits
system.mem_ctrls3.llc.WriteReq_hits::total      3310841                       # number of WriteReq hits
system.mem_ctrls3.llc.WriteReq_accesses::.ruby.dir_cntrl3      3310841                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls3.llc.WriteReq_accesses::total      3310841                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls3.llc.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.llc.tags.tagsinuse     119003.284459                       # Cycle average of tags in use
system.mem_ctrls3.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls3.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls3.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls3.llc.tags.warmup_cycle  101215298553500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls3.llc.tags.occ_blocks::.ruby.dir_cntrl3 119003.284459                       # Average occupied blocks per requestor
system.mem_ctrls3.llc.tags.occ_percent::.ruby.dir_cntrl3     0.453962                       # Average percentage of cache occupancy
system.mem_ctrls3.llc.tags.occ_percent::total     0.453962                       # Average percentage of cache occupancy
system.mem_ctrls3.llc.tags.occ_task_id_blocks::1024       150756                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::4       150730                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.occ_task_id_percent::1024     0.575089                       # Percentage of cache occupancy per task id
system.mem_ctrls3.llc.tags.tag_accesses     190823236                       # Number of tag accesses
system.mem_ctrls3.llc.tags.data_accesses     11917030                       # Number of data accesses
system.mem_ctrls3.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.rank1.actEnergy            87122280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank1.preEnergy            46302795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank1.readEnergy          536028360                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank1.refreshEnergy    136994651040.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank1.actBackEnergy     52642069560                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank1.preBackEnergy    622082461440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank1.totalEnergy      812388635475                       # Total energy per rank (pJ)
system.mem_ctrls3.rank1.averagePower       468.114231                       # Core power per rank (mW)
system.mem_ctrls3.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank1.memoryStateTime::IDLE 1616789682250                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::REF  57950360000                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT  60709516751                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.actEnergy            87807720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank0.preEnergy            46670910                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank0.readEnergy          540369480                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank0.refreshEnergy    136994651040.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank0.actBackEnergy     52792256010                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank0.preBackEnergy    621955908000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank0.totalEnergy      812417663160                       # Total energy per rank (pJ)
system.mem_ctrls3.rank0.averagePower       468.130957                       # Core power per rank (mW)
system.mem_ctrls3.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank0.memoryStateTime::IDLE 1616459685251                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::REF  57950360000                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT  61039513750                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.ruby.dir_cntrl0      9653888                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total           9653888                       # Number of bytes read from this memory
system.mem_ctrls0.num_reads::.ruby.dir_cntrl0       150842                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             150842                       # Number of read requests responded to by this memory
system.mem_ctrls0.bw_read::.ruby.dir_cntrl0      5562759                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total              5562759                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.ruby.dir_cntrl0      5562759                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total             5562759                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.ruby.dir_cntrl0::samples    150842.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000000599500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState             747413                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     150842                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   150842                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0             9406                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1             9341                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2             9372                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3             9318                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4             9527                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5             9647                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6             9583                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7             9536                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8             9710                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9             9527                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10            9242                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11            9350                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12            9286                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13            9285                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14            9368                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15            9344                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                   919931248                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                 754210000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat             3748218748                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                     6098.64                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               24848.64                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                  126260                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                83.70                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               150842                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 150238                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                    419                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                     22                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                     13                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     13                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                     14                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                     15                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                     17                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                     54                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                     29                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples        24580                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   392.748576                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   272.455238                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   280.163408                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127         5664     23.04%     23.04% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255         3397     13.82%     36.86% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383         3287     13.37%     50.24% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511         2743     11.16%     61.40% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         2808     11.42%     72.82% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         2644     10.76%     83.58% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895         2694     10.96%     94.54% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023         1327      5.40%     99.93% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151           16      0.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total        24580                       # Bytes accessed per row activation
system.mem_ctrls0.bytesReadDRAM               9653888                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                9653888                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                        5.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     5.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.04                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.04                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1735448629000                       # Total gap between requests
system.mem_ctrls0.avgGap                  11505075.70                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.ruby.dir_cntrl0      9653888                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadRate::.ruby.dir_cntrl0 5562759.199729894288                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.ruby.dir_cntrl0       150842                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.ruby.dir_cntrl0   3748218748                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadAvgLat::.ruby.dir_cntrl0     24848.64                       # Per-master read average memory access latency
system.mem_ctrls0.pageHitRate                   83.70                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.llc.demand_hits::.ruby.dir_cntrl0     12349782                       # number of demand (read+write) hits
system.mem_ctrls0.llc.demand_hits::total     12349782                       # number of demand (read+write) hits
system.mem_ctrls0.llc.overall_hits::.ruby.dir_cntrl0     12349782                       # number of overall hits
system.mem_ctrls0.llc.overall_hits::total     12349782                       # number of overall hits
system.mem_ctrls0.llc.demand_misses::.ruby.dir_cntrl0       150842                       # number of demand (read+write) misses
system.mem_ctrls0.llc.demand_misses::total       150842                       # number of demand (read+write) misses
system.mem_ctrls0.llc.overall_misses::.ruby.dir_cntrl0       150842                       # number of overall misses
system.mem_ctrls0.llc.overall_misses::total       150842                       # number of overall misses
system.mem_ctrls0.llc.demand_miss_latency::.ruby.dir_cntrl0  11483040158                       # number of demand (read+write) miss cycles
system.mem_ctrls0.llc.demand_miss_latency::total  11483040158                       # number of demand (read+write) miss cycles
system.mem_ctrls0.llc.overall_miss_latency::.ruby.dir_cntrl0  11483040158                       # number of overall miss cycles
system.mem_ctrls0.llc.overall_miss_latency::total  11483040158                       # number of overall miss cycles
system.mem_ctrls0.llc.demand_accesses::.ruby.dir_cntrl0     12500624                       # number of demand (read+write) accesses
system.mem_ctrls0.llc.demand_accesses::total     12500624                       # number of demand (read+write) accesses
system.mem_ctrls0.llc.overall_accesses::.ruby.dir_cntrl0     12500624                       # number of overall (read+write) accesses
system.mem_ctrls0.llc.overall_accesses::total     12500624                       # number of overall (read+write) accesses
system.mem_ctrls0.llc.demand_miss_rate::.ruby.dir_cntrl0     0.012067                       # miss rate for demand accesses
system.mem_ctrls0.llc.demand_miss_rate::total     0.012067                       # miss rate for demand accesses
system.mem_ctrls0.llc.overall_miss_rate::.ruby.dir_cntrl0     0.012067                       # miss rate for overall accesses
system.mem_ctrls0.llc.overall_miss_rate::total     0.012067                       # miss rate for overall accesses
system.mem_ctrls0.llc.demand_avg_miss_latency::.ruby.dir_cntrl0 76126.278875                       # average overall miss latency
system.mem_ctrls0.llc.demand_avg_miss_latency::total 76126.278875                       # average overall miss latency
system.mem_ctrls0.llc.overall_avg_miss_latency::.ruby.dir_cntrl0 76126.278875                       # average overall miss latency
system.mem_ctrls0.llc.overall_avg_miss_latency::total 76126.278875                       # average overall miss latency
system.mem_ctrls0.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls0.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls0.llc.demand_mshr_misses::.ruby.dir_cntrl0       150842                       # number of demand (read+write) MSHR misses
system.mem_ctrls0.llc.demand_mshr_misses::total       150842                       # number of demand (read+write) MSHR misses
system.mem_ctrls0.llc.overall_mshr_misses::.ruby.dir_cntrl0       150842                       # number of overall MSHR misses
system.mem_ctrls0.llc.overall_mshr_misses::total       150842                       # number of overall MSHR misses
system.mem_ctrls0.llc.demand_mshr_miss_latency::.ruby.dir_cntrl0   8422464909                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls0.llc.demand_mshr_miss_latency::total   8422464909                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls0.llc.overall_mshr_miss_latency::.ruby.dir_cntrl0   8422464909                       # number of overall MSHR miss cycles
system.mem_ctrls0.llc.overall_mshr_miss_latency::total   8422464909                       # number of overall MSHR miss cycles
system.mem_ctrls0.llc.demand_mshr_miss_rate::.ruby.dir_cntrl0     0.012067                       # mshr miss rate for demand accesses
system.mem_ctrls0.llc.demand_mshr_miss_rate::total     0.012067                       # mshr miss rate for demand accesses
system.mem_ctrls0.llc.overall_mshr_miss_rate::.ruby.dir_cntrl0     0.012067                       # mshr miss rate for overall accesses
system.mem_ctrls0.llc.overall_mshr_miss_rate::total     0.012067                       # mshr miss rate for overall accesses
system.mem_ctrls0.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl0 55836.338082                       # average overall mshr miss latency
system.mem_ctrls0.llc.demand_avg_mshr_miss_latency::total 55836.338082                       # average overall mshr miss latency
system.mem_ctrls0.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl0 55836.338082                       # average overall mshr miss latency
system.mem_ctrls0.llc.overall_avg_mshr_miss_latency::total 55836.338082                       # average overall mshr miss latency
system.mem_ctrls0.llc.replacements                  0                       # number of replacements
system.mem_ctrls0.llc.ReadReq_hits::.ruby.dir_cntrl0      9063039                       # number of ReadReq hits
system.mem_ctrls0.llc.ReadReq_hits::total      9063039                       # number of ReadReq hits
system.mem_ctrls0.llc.ReadReq_misses::.ruby.dir_cntrl0       150842                       # number of ReadReq misses
system.mem_ctrls0.llc.ReadReq_misses::total       150842                       # number of ReadReq misses
system.mem_ctrls0.llc.ReadReq_miss_latency::.ruby.dir_cntrl0  11483040158                       # number of ReadReq miss cycles
system.mem_ctrls0.llc.ReadReq_miss_latency::total  11483040158                       # number of ReadReq miss cycles
system.mem_ctrls0.llc.ReadReq_accesses::.ruby.dir_cntrl0      9213881                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls0.llc.ReadReq_accesses::total      9213881                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls0.llc.ReadReq_miss_rate::.ruby.dir_cntrl0     0.016371                       # miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_miss_rate::total     0.016371                       # miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl0 76126.278875                       # average ReadReq miss latency
system.mem_ctrls0.llc.ReadReq_avg_miss_latency::total 76126.278875                       # average ReadReq miss latency
system.mem_ctrls0.llc.ReadReq_mshr_misses::.ruby.dir_cntrl0       150842                       # number of ReadReq MSHR misses
system.mem_ctrls0.llc.ReadReq_mshr_misses::total       150842                       # number of ReadReq MSHR misses
system.mem_ctrls0.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl0   8422464909                       # number of ReadReq MSHR miss cycles
system.mem_ctrls0.llc.ReadReq_mshr_miss_latency::total   8422464909                       # number of ReadReq MSHR miss cycles
system.mem_ctrls0.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl0     0.016371                       # mshr miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_mshr_miss_rate::total     0.016371                       # mshr miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl0 55836.338082                       # average ReadReq mshr miss latency
system.mem_ctrls0.llc.ReadReq_avg_mshr_miss_latency::total 55836.338082                       # average ReadReq mshr miss latency
system.mem_ctrls0.llc.WriteReq_hits::.ruby.dir_cntrl0      3286743                       # number of WriteReq hits
system.mem_ctrls0.llc.WriteReq_hits::total      3286743                       # number of WriteReq hits
system.mem_ctrls0.llc.WriteReq_accesses::.ruby.dir_cntrl0      3286743                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls0.llc.WriteReq_accesses::total      3286743                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls0.llc.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.llc.tags.tagsinuse     119084.848101                       # Cycle average of tags in use
system.mem_ctrls0.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls0.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls0.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls0.llc.tags.warmup_cycle  101215298553500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls0.llc.tags.occ_blocks::.ruby.dir_cntrl0 119084.848101                       # Average occupied blocks per requestor
system.mem_ctrls0.llc.tags.occ_percent::.ruby.dir_cntrl0     0.454273                       # Average percentage of cache occupancy
system.mem_ctrls0.llc.tags.occ_percent::total     0.454273                       # Average percentage of cache occupancy
system.mem_ctrls0.llc.tags.occ_task_id_blocks::1024       150842                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::4       150815                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.occ_task_id_percent::1024     0.575417                       # Percentage of cache occupancy per task id
system.mem_ctrls0.llc.tags.tag_accesses     200160826                       # Number of tag accesses
system.mem_ctrls0.llc.tags.data_accesses     12500624                       # Number of data accesses
system.mem_ctrls0.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.rank1.actEnergy            87586380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy            46549470                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy          536299680                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    136994651040.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy     52700116080                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    622033580160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      812398782810                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       468.120078                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 1616661897750                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  57950360000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT  60837301251                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy            87929100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy            46731630                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy          540712200                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    136994651040.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy     52763487540                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    621980134080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      812413645590                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       468.128642                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 1616522452750                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  57950360000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT  60976746251                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.ruby.dir_cntrl1      9650176                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total           9650176                       # Number of bytes read from this memory
system.mem_ctrls1.num_reads::.ruby.dir_cntrl1       150784                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             150784                       # Number of read requests responded to by this memory
system.mem_ctrls1.bw_read::.ruby.dir_cntrl1      5560620                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total              5560620                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.ruby.dir_cntrl1      5560620                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total             5560620                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.ruby.dir_cntrl1::samples    150784.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000000579500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState             747260                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     150784                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   150784                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0             9399                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1             9321                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2             9373                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3             9305                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4             9517                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5             9645                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6             9536                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7             9554                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8             9729                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9             9509                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10            9224                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11            9355                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12            9281                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13            9289                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14            9387                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15            9360                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                   932915490                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                 753920000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat             3760115490                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                     6187.10                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               24937.10                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  126327                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                83.78                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               150784                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 150221                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                    378                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                     15                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                     13                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     14                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     14                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                     14                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                     16                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                     45                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                     29                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     6                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     7                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     7                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     3                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples        24457                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   394.577258                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   274.694453                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   279.711795                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127         5537     22.64%     22.64% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255         3381     13.82%     36.46% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383         3314     13.55%     50.01% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511         2678     10.95%     60.96% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         2850     11.65%     72.62% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         2675     10.94%     83.55% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895         2667     10.90%     94.46% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023         1340      5.48%     99.94% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151           15      0.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total        24457                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM               9650176                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                9650176                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                        5.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     5.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.04                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.04                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1735443428000                       # Total gap between requests
system.mem_ctrls1.avgGap                  11509466.71                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.ruby.dir_cntrl1      9650176                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.ruby.dir_cntrl1 5560620.272683153860                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.ruby.dir_cntrl1       150784                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.ruby.dir_cntrl1   3760115490                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadAvgLat::.ruby.dir_cntrl1     24937.10                       # Per-master read average memory access latency
system.mem_ctrls1.pageHitRate                   83.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.llc.demand_hits::.ruby.dir_cntrl1     12013066                       # number of demand (read+write) hits
system.mem_ctrls1.llc.demand_hits::total     12013066                       # number of demand (read+write) hits
system.mem_ctrls1.llc.overall_hits::.ruby.dir_cntrl1     12013066                       # number of overall hits
system.mem_ctrls1.llc.overall_hits::total     12013066                       # number of overall hits
system.mem_ctrls1.llc.demand_misses::.ruby.dir_cntrl1       150784                       # number of demand (read+write) misses
system.mem_ctrls1.llc.demand_misses::total       150784                       # number of demand (read+write) misses
system.mem_ctrls1.llc.overall_misses::.ruby.dir_cntrl1       150784                       # number of overall misses
system.mem_ctrls1.llc.overall_misses::total       150784                       # number of overall misses
system.mem_ctrls1.llc.demand_miss_latency::.ruby.dir_cntrl1  11491866716                       # number of demand (read+write) miss cycles
system.mem_ctrls1.llc.demand_miss_latency::total  11491866716                       # number of demand (read+write) miss cycles
system.mem_ctrls1.llc.overall_miss_latency::.ruby.dir_cntrl1  11491866716                       # number of overall miss cycles
system.mem_ctrls1.llc.overall_miss_latency::total  11491866716                       # number of overall miss cycles
system.mem_ctrls1.llc.demand_accesses::.ruby.dir_cntrl1     12163850                       # number of demand (read+write) accesses
system.mem_ctrls1.llc.demand_accesses::total     12163850                       # number of demand (read+write) accesses
system.mem_ctrls1.llc.overall_accesses::.ruby.dir_cntrl1     12163850                       # number of overall (read+write) accesses
system.mem_ctrls1.llc.overall_accesses::total     12163850                       # number of overall (read+write) accesses
system.mem_ctrls1.llc.demand_miss_rate::.ruby.dir_cntrl1     0.012396                       # miss rate for demand accesses
system.mem_ctrls1.llc.demand_miss_rate::total     0.012396                       # miss rate for demand accesses
system.mem_ctrls1.llc.overall_miss_rate::.ruby.dir_cntrl1     0.012396                       # miss rate for overall accesses
system.mem_ctrls1.llc.overall_miss_rate::total     0.012396                       # miss rate for overall accesses
system.mem_ctrls1.llc.demand_avg_miss_latency::.ruby.dir_cntrl1 76214.099082                       # average overall miss latency
system.mem_ctrls1.llc.demand_avg_miss_latency::total 76214.099082                       # average overall miss latency
system.mem_ctrls1.llc.overall_avg_miss_latency::.ruby.dir_cntrl1 76214.099082                       # average overall miss latency
system.mem_ctrls1.llc.overall_avg_miss_latency::total 76214.099082                       # average overall miss latency
system.mem_ctrls1.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls1.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls1.llc.demand_mshr_misses::.ruby.dir_cntrl1       150784                       # number of demand (read+write) MSHR misses
system.mem_ctrls1.llc.demand_mshr_misses::total       150784                       # number of demand (read+write) MSHR misses
system.mem_ctrls1.llc.overall_mshr_misses::.ruby.dir_cntrl1       150784                       # number of overall MSHR misses
system.mem_ctrls1.llc.overall_mshr_misses::total       150784                       # number of overall MSHR misses
system.mem_ctrls1.llc.demand_mshr_miss_latency::.ruby.dir_cntrl1   8432520220                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls1.llc.demand_mshr_miss_latency::total   8432520220                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls1.llc.overall_mshr_miss_latency::.ruby.dir_cntrl1   8432520220                       # number of overall MSHR miss cycles
system.mem_ctrls1.llc.overall_mshr_miss_latency::total   8432520220                       # number of overall MSHR miss cycles
system.mem_ctrls1.llc.demand_mshr_miss_rate::.ruby.dir_cntrl1     0.012396                       # mshr miss rate for demand accesses
system.mem_ctrls1.llc.demand_mshr_miss_rate::total     0.012396                       # mshr miss rate for demand accesses
system.mem_ctrls1.llc.overall_mshr_miss_rate::.ruby.dir_cntrl1     0.012396                       # mshr miss rate for overall accesses
system.mem_ctrls1.llc.overall_mshr_miss_rate::total     0.012396                       # mshr miss rate for overall accesses
system.mem_ctrls1.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl1 55924.502732                       # average overall mshr miss latency
system.mem_ctrls1.llc.demand_avg_mshr_miss_latency::total 55924.502732                       # average overall mshr miss latency
system.mem_ctrls1.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl1 55924.502732                       # average overall mshr miss latency
system.mem_ctrls1.llc.overall_avg_mshr_miss_latency::total 55924.502732                       # average overall mshr miss latency
system.mem_ctrls1.llc.replacements                  0                       # number of replacements
system.mem_ctrls1.llc.ReadReq_hits::.ruby.dir_cntrl1      8818805                       # number of ReadReq hits
system.mem_ctrls1.llc.ReadReq_hits::total      8818805                       # number of ReadReq hits
system.mem_ctrls1.llc.ReadReq_misses::.ruby.dir_cntrl1       150784                       # number of ReadReq misses
system.mem_ctrls1.llc.ReadReq_misses::total       150784                       # number of ReadReq misses
system.mem_ctrls1.llc.ReadReq_miss_latency::.ruby.dir_cntrl1  11491866716                       # number of ReadReq miss cycles
system.mem_ctrls1.llc.ReadReq_miss_latency::total  11491866716                       # number of ReadReq miss cycles
system.mem_ctrls1.llc.ReadReq_accesses::.ruby.dir_cntrl1      8969589                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls1.llc.ReadReq_accesses::total      8969589                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls1.llc.ReadReq_miss_rate::.ruby.dir_cntrl1     0.016811                       # miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_miss_rate::total     0.016811                       # miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl1 76214.099082                       # average ReadReq miss latency
system.mem_ctrls1.llc.ReadReq_avg_miss_latency::total 76214.099082                       # average ReadReq miss latency
system.mem_ctrls1.llc.ReadReq_mshr_misses::.ruby.dir_cntrl1       150784                       # number of ReadReq MSHR misses
system.mem_ctrls1.llc.ReadReq_mshr_misses::total       150784                       # number of ReadReq MSHR misses
system.mem_ctrls1.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl1   8432520220                       # number of ReadReq MSHR miss cycles
system.mem_ctrls1.llc.ReadReq_mshr_miss_latency::total   8432520220                       # number of ReadReq MSHR miss cycles
system.mem_ctrls1.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl1     0.016811                       # mshr miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_mshr_miss_rate::total     0.016811                       # mshr miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl1 55924.502732                       # average ReadReq mshr miss latency
system.mem_ctrls1.llc.ReadReq_avg_mshr_miss_latency::total 55924.502732                       # average ReadReq mshr miss latency
system.mem_ctrls1.llc.WriteReq_hits::.ruby.dir_cntrl1      3194261                       # number of WriteReq hits
system.mem_ctrls1.llc.WriteReq_hits::total      3194261                       # number of WriteReq hits
system.mem_ctrls1.llc.WriteReq_accesses::.ruby.dir_cntrl1      3194261                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls1.llc.WriteReq_accesses::total      3194261                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls1.llc.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.llc.tags.tagsinuse     119036.424066                       # Cycle average of tags in use
system.mem_ctrls1.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls1.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls1.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls1.llc.tags.warmup_cycle  101215298658500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls1.llc.tags.occ_blocks::.ruby.dir_cntrl1 119036.424066                       # Average occupied blocks per requestor
system.mem_ctrls1.llc.tags.occ_percent::.ruby.dir_cntrl1     0.454088                       # Average percentage of cache occupancy
system.mem_ctrls1.llc.tags.occ_percent::total     0.454088                       # Average percentage of cache occupancy
system.mem_ctrls1.llc.tags.occ_task_id_blocks::1024       150784                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::4       150761                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.occ_task_id_percent::1024     0.575195                       # Percentage of cache occupancy per task id
system.mem_ctrls1.llc.tags.tag_accesses     194772384                       # Number of tag accesses
system.mem_ctrls1.llc.tags.data_accesses     12163850                       # Number of data accesses
system.mem_ctrls1.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.rank1.actEnergy            87393600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy            46450800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy          536456760                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    136994651040.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy     52722959970                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    622014222240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      812402134410                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       468.122009                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 1616611691003                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  57950360000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT  60887507998                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy            87229380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy            46363515                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy          540141000                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    136994651040.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy     52749202770                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    621992203680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      812409791385                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       468.126421                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 1616554800751                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  57950360000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT  60944398250                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobus.trans_dist::ReadReq                 8211                       # Transaction distribution
system.iobus.trans_dist::ReadResp                8211                       # Transaction distribution
system.iobus.trans_dist::WriteReq               61924                       # Transaction distribution
system.iobus.trans_dist::WriteResp              61924                       # Transaction distribution
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port           54                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total           54                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port        23210                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         4208                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         4140                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         4094                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::total        35652                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           82                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio          174                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         3366                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port        23614                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         3660                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         3654                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total        34550                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.pc.com_1.pio            6                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         3600                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         3900                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port        23620                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         3828                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total        34954                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.pc.south_bridge.ide.pio          102                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         3734                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         3886                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         3792                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port        23546                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total        35060                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  140270                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port          108                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          108                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port        46420                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         8416                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         8280                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         8188                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total        71304                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         6732                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port        47228                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         7320                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         7308                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total        68719                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.pc.com_1.pio            3                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         7200                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         7800                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port        47240                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         7656                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total        69899                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           60                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         7468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         7772                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         7584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port        47092                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total        69976                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   280006                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer2.occupancy               153000                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 102950748045001                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer19.occupancy            40742438                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer17.occupancy            38774028                       # Layer occupancy (ticks)
system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer12.occupancy              114500                       # Layer occupancy (ticks)
system.iobus.reqLayer12.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer18.occupancy            41411374                       # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer9.occupancy            24557999                       # Layer occupancy (ticks)
system.iobus.respLayer9.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer5.occupancy            24372000                       # Layer occupancy (ticks)
system.iobus.respLayer5.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer7.occupancy            24539000                       # Layer occupancy (ticks)
system.iobus.respLayer7.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy               41496                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy            24829999                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy            40669024                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
