/home2/s1_student3/project1/2024fa_cpu_design/week07/02.hw1_harris_single_cycle_add_xor_sll_xrl_bne/bench/verilog/testbench.sv
/home2/s1_student3/project1/2024fa_cpu_design/week07/02.hw1_harris_single_cycle_add_xor_sll_xrl_bne/design/verilog/Branch_Logic.sv
/home2/s1_student3/project1/2024fa_cpu_design/week07/02.hw1_harris_single_cycle_add_xor_sll_xrl_bne/design/verilog/alu.sv
/home2/s1_student3/project1/2024fa_cpu_design/week07/02.hw1_harris_single_cycle_add_xor_sll_xrl_bne/design/verilog/aludec.sv
/home2/s1_student3/project1/2024fa_cpu_design/week07/02.hw1_harris_single_cycle_add_xor_sll_xrl_bne/design/verilog/building_blocks/adder.sv
/home2/s1_student3/project1/2024fa_cpu_design/week07/02.hw1_harris_single_cycle_add_xor_sll_xrl_bne/design/verilog/building_blocks/extend.sv
/home2/s1_student3/project1/2024fa_cpu_design/week07/02.hw1_harris_single_cycle_add_xor_sll_xrl_bne/design/verilog/building_blocks/flopenr.sv
/home2/s1_student3/project1/2024fa_cpu_design/week07/02.hw1_harris_single_cycle_add_xor_sll_xrl_bne/design/verilog/building_blocks/flopr.sv
/home2/s1_student3/project1/2024fa_cpu_design/week07/02.hw1_harris_single_cycle_add_xor_sll_xrl_bne/design/verilog/building_blocks/mux2.sv
/home2/s1_student3/project1/2024fa_cpu_design/week07/02.hw1_harris_single_cycle_add_xor_sll_xrl_bne/design/verilog/building_blocks/mux3.sv
/home2/s1_student3/project1/2024fa_cpu_design/week07/02.hw1_harris_single_cycle_add_xor_sll_xrl_bne/design/verilog/controller.sv
/home2/s1_student3/project1/2024fa_cpu_design/week07/02.hw1_harris_single_cycle_add_xor_sll_xrl_bne/design/verilog/datapath.sv
/home2/s1_student3/project1/2024fa_cpu_design/week07/02.hw1_harris_single_cycle_add_xor_sll_xrl_bne/design/verilog/maindec.sv
/home2/s1_student3/project1/2024fa_cpu_design/week07/02.hw1_harris_single_cycle_add_xor_sll_xrl_bne/design/verilog/regfile.sv
/home2/s1_student3/project1/2024fa_cpu_design/week07/02.hw1_harris_single_cycle_add_xor_sll_xrl_bne/design/verilog/riscvsingle.sv
/home2/s1_student3/project1/2024fa_cpu_design/week07/02.hw1_harris_single_cycle_add_xor_sll_xrl_bne/design/verilog/top.sv
/home2/s1_student3/project1/2024fa_cpu_design/week07/02.hw1_harris_single_cycle_add_xor_sll_xrl_bne/model/verilog/dmem.sv
/home2/s1_student3/project1/2024fa_cpu_design/week07/02.hw1_harris_single_cycle_add_xor_sll_xrl_bne/model/verilog/imem.sv
/home2/s1_student3/project1/2024fa_cpu_design/week07/02.hw1_harris_single_cycle_add_xor_sll_xrl_bne/sim/vcs/sim_define.v
