// Seed: 2044551279
module module_0;
  wire id_2;
endmodule
module module_1 (
    input wire id_0,
    input tri1 id_1,
    input tri0 id_2,
    input tri1 id_3,
    output tri0 id_4,
    input supply0 id_5,
    input tri1 id_6,
    input tri0 id_7,
    input wand id_8,
    output supply1 id_9,
    input supply1 id_10,
    output supply1 id_11,
    input wand id_12
);
  assign id_4 = 1'd0;
  wire id_14;
  wire id_15;
  module_0();
endmodule
module module_2 (
    input supply0 id_0,
    input supply0 id_1
);
  wire id_3;
  module_0();
endmodule
