
*** Running vivado
    with args -log LED_blinker.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source LED_blinker.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source LED_blinker.tcl -notrace
Command: synth_design -top LED_blinker -part xcku040-ffva1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-1540] The version limit for your license is '2020.06' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 45164 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2299.203 ; gain = 198.684 ; free physical = 110104 ; free virtual = 246163
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'LED_blinker' [/net/cms25/cms25r5/fsetti/ODMB/LED/LED.srcs/sources_1/new/LED_blinker.vhd:54]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/net/cms25/cms25r5/fsetti/ODMB/LED/LED.srcs/sources_1/new/LED_blinker.vhd:58]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: LVDS - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFGDS_CMS' to cell 'IBUFGDS' [/net/cms25/cms25r5/fsetti/ODMB/LED/LED.srcs/sources_1/new/LED_blinker.vhd:115]
INFO: [Synth 8-113] binding component instance 'BUFG_CMS' to cell 'BUFG' [/net/cms25/cms25r5/fsetti/ODMB/LED/LED.srcs/sources_1/new/LED_blinker.vhd:126]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: LVDS - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFGDS_GP6' to cell 'IBUFGDS' [/net/cms25/cms25r5/fsetti/ODMB/LED/LED.srcs/sources_1/new/LED_blinker.vhd:133]
INFO: [Synth 8-113] binding component instance 'BUFG_GP6' to cell 'BUFG' [/net/cms25/cms25r5/fsetti/ODMB/LED/LED.srcs/sources_1/new/LED_blinker.vhd:144]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: LVDS - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFGDS_GP7' to cell 'IBUFGDS' [/net/cms25/cms25r5/fsetti/ODMB/LED/LED.srcs/sources_1/new/LED_blinker.vhd:151]
INFO: [Synth 8-113] binding component instance 'BUFG_GP7' to cell 'BUFG' [/net/cms25/cms25r5/fsetti/ODMB/LED/LED.srcs/sources_1/new/LED_blinker.vhd:162]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: LVCMOS18 - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFG_EMCCLK' to cell 'IBUFG' [/net/cms25/cms25r5/fsetti/ODMB/LED/LED.srcs/sources_1/new/LED_blinker.vhd:169]
INFO: [Synth 8-113] binding component instance 'BUFG_EMCCLK' to cell 'BUFG' [/net/cms25/cms25r5/fsetti/ODMB/LED/LED.srcs/sources_1/new/LED_blinker.vhd:178]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: LVCMOS18 - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFG_LFCLK' to cell 'IBUFG' [/net/cms25/cms25r5/fsetti/ODMB/LED/LED.srcs/sources_1/new/LED_blinker.vhd:184]
INFO: [Synth 8-113] binding component instance 'BUFG_LFCLK' to cell 'BUFG' [/net/cms25/cms25r5/fsetti/ODMB/LED/LED.srcs/sources_1/new/LED_blinker.vhd:193]
	Parameter REFCLK_EN_TX_PATH bound to: 1'b0 
	Parameter REFCLK_HROW_CK_SEL bound to: 2'b00 
	Parameter REFCLK_ICNTL_RX bound to: 2'b00 
INFO: [Synth 8-113] binding component instance 'u_buf_gth_clk_1' to cell 'IBUFDS_GTE3' [/net/cms25/cms25r5/fsetti/ODMB/LED/LED.srcs/sources_1/new/LED_blinker.vhd:200]
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter STARTUP_SYNC bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'u_bufg_gt_clk_1' to cell 'BUFG_GT' [/net/cms25/cms25r5/fsetti/ODMB/LED/LED.srcs/sources_1/new/LED_blinker.vhd:209]
	Parameter REFCLK_EN_TX_PATH bound to: 1'b0 
	Parameter REFCLK_HROW_CK_SEL bound to: 2'b00 
	Parameter REFCLK_ICNTL_RX bound to: 2'b00 
INFO: [Synth 8-113] binding component instance 'u_buf_gth_clk_2' to cell 'IBUFDS_GTE3' [/net/cms25/cms25r5/fsetti/ODMB/LED/LED.srcs/sources_1/new/LED_blinker.vhd:221]
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter STARTUP_SYNC bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'u_bufg_gt_clk_2' to cell 'BUFG_GT' [/net/cms25/cms25r5/fsetti/ODMB/LED/LED.srcs/sources_1/new/LED_blinker.vhd:230]
	Parameter REFCLK_EN_TX_PATH bound to: 1'b0 
	Parameter REFCLK_HROW_CK_SEL bound to: 2'b00 
	Parameter REFCLK_ICNTL_RX bound to: 2'b00 
INFO: [Synth 8-113] binding component instance 'u_buf_gth_clk_3' to cell 'IBUFDS_GTE3' [/net/cms25/cms25r5/fsetti/ODMB/LED/LED.srcs/sources_1/new/LED_blinker.vhd:242]
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter STARTUP_SYNC bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'u_bufg_gt_clk_3' to cell 'BUFG_GT' [/net/cms25/cms25r5/fsetti/ODMB/LED/LED.srcs/sources_1/new/LED_blinker.vhd:251]
	Parameter REFCLK_EN_TX_PATH bound to: 1'b0 
	Parameter REFCLK_HROW_CK_SEL bound to: 2'b00 
	Parameter REFCLK_ICNTL_RX bound to: 2'b00 
INFO: [Synth 8-113] binding component instance 'u_buf_gth_clk_4' to cell 'IBUFDS_GTE3' [/net/cms25/cms25r5/fsetti/ODMB/LED/LED.srcs/sources_1/new/LED_blinker.vhd:263]
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter STARTUP_SYNC bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'u_bufg_gt_clk_4' to cell 'BUFG_GT' [/net/cms25/cms25r5/fsetti/ODMB/LED/LED.srcs/sources_1/new/LED_blinker.vhd:272]
	Parameter REFCLK_EN_TX_PATH bound to: 1'b0 
	Parameter REFCLK_HROW_CK_SEL bound to: 2'b00 
	Parameter REFCLK_ICNTL_RX bound to: 2'b00 
INFO: [Synth 8-113] binding component instance 'u_buf_gth_clk_5' to cell 'IBUFDS_GTE3' [/net/cms25/cms25r5/fsetti/ODMB/LED/LED.srcs/sources_1/new/LED_blinker.vhd:284]
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter STARTUP_SYNC bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'u_bufg_gt_clk_5' to cell 'BUFG_GT' [/net/cms25/cms25r5/fsetti/ODMB/LED/LED.srcs/sources_1/new/LED_blinker.vhd:293]
WARNING: [Synth 8-6014] Unused sequential element LEDS_CFV_9_reg was removed.  [/net/cms25/cms25r5/fsetti/ODMB/LED/LED.srcs/sources_1/new/LED_blinker.vhd:462]
WARNING: [Synth 8-3848] Net mgtrefclk1_rst in module/entity LED_blinker does not have driver. [/net/cms25/cms25r5/fsetti/ODMB/LED/LED.srcs/sources_1/new/LED_blinker.vhd:75]
WARNING: [Synth 8-3848] Net DIV in module/entity LED_blinker does not have driver.
WARNING: [Synth 8-3848] Net mgtrefclk2_rst in module/entity LED_blinker does not have driver. [/net/cms25/cms25r5/fsetti/ODMB/LED/LED.srcs/sources_1/new/LED_blinker.vhd:81]
WARNING: [Synth 8-3848] Net DIV in module/entity LED_blinker does not have driver.
WARNING: [Synth 8-3848] Net mgtrefclk3_rst in module/entity LED_blinker does not have driver. [/net/cms25/cms25r5/fsetti/ODMB/LED/LED.srcs/sources_1/new/LED_blinker.vhd:87]
WARNING: [Synth 8-3848] Net DIV in module/entity LED_blinker does not have driver.
WARNING: [Synth 8-3848] Net mgtrefclk4_rst in module/entity LED_blinker does not have driver. [/net/cms25/cms25r5/fsetti/ODMB/LED/LED.srcs/sources_1/new/LED_blinker.vhd:93]
WARNING: [Synth 8-3848] Net DIV in module/entity LED_blinker does not have driver.
WARNING: [Synth 8-3848] Net mgtrefclk5_rst in module/entity LED_blinker does not have driver. [/net/cms25/cms25r5/fsetti/ODMB/LED/LED.srcs/sources_1/new/LED_blinker.vhd:99]
WARNING: [Synth 8-3848] Net DIV in module/entity LED_blinker does not have driver.
INFO: [Synth 8-256] done synthesizing module 'LED_blinker' (1#1) [/net/cms25/cms25r5/fsetti/ODMB/LED/LED.srcs/sources_1/new/LED_blinker.vhd:54]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2361.957 ; gain = 261.438 ; free physical = 110139 ; free virtual = 246199
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2361.957 ; gain = 261.438 ; free physical = 110134 ; free virtual = 246193
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2361.957 ; gain = 261.438 ; free physical = 110134 ; free virtual = 246193
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2370.859 ; gain = 0.000 ; free physical = 110129 ; free virtual = 246189
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'IBUFG_EMCCLK' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
WARNING: [Netlist 29-432] The IBUFG primitive 'IBUFG_LFCLK' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/net/cms25/cms25r5/fsetti/ODMB/LED/LED.srcs/constrs_1/new/LED_constraints.xdc]
WARNING: [Vivado 12-507] No nets matched 'IBUFG_LF_LK/O'. [/net/cms25/cms25r5/fsetti/ODMB/LED/LED.srcs/constrs_1/new/LED_constraints.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/net/cms25/cms25r5/fsetti/ODMB/LED/LED.srcs/constrs_1/new/LED_constraints.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/net/cms25/cms25r5/fsetti/ODMB/LED/LED.srcs/constrs_1/new/LED_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/net/cms25/cms25r5/fsetti/ODMB/LED/LED.srcs/constrs_1/new/LED_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/LED_blinker_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/LED_blinker_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2524.703 ; gain = 0.000 ; free physical = 110033 ; free virtual = 246093
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  BUFG => BUFGCE: 5 instances
  IBUFG => IBUF (IBUFCTRL, INBUF): 2 instances
  IBUFGDS => IBUFDS (DIFFINBUF, IBUFCTRL): 3 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2524.703 ; gain = 0.000 ; free physical = 110033 ; free virtual = 246093
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2524.703 ; gain = 424.184 ; free physical = 110117 ; free virtual = 246177
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku040-ffva1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2524.703 ; gain = 424.184 ; free physical = 110118 ; free virtual = 246178
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
WARNING: set_property CLOCK_DEDICATED_ROUTE could not find object (constraint file  /net/cms25/cms25r5/fsetti/ODMB/LED/LED.srcs/constrs_1/new/LED_constraints.xdc, line 68).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2524.703 ; gain = 424.184 ; free physical = 110118 ; free virtual = 246178
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2524.703 ; gain = 424.184 ; free physical = 110119 ; free virtual = 246180
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module LED_blinker 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1920 (col length:120)
BRAMs: 1200 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (LEDS_CFV_9_reg)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2524.703 ; gain = 424.184 ; free physical = 110105 ; free virtual = 246169
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:37 . Memory (MB): peak = 2542.562 ; gain = 442.043 ; free physical = 109869 ; free virtual = 245933
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:37 . Memory (MB): peak = 2542.562 ; gain = 442.043 ; free physical = 109868 ; free virtual = 245932
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:37 . Memory (MB): peak = 2554.590 ; gain = 454.070 ; free physical = 109867 ; free virtual = 245931
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:40 . Memory (MB): peak = 2567.469 ; gain = 466.949 ; free physical = 109867 ; free virtual = 245930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:40 . Memory (MB): peak = 2567.469 ; gain = 466.949 ; free physical = 109867 ; free virtual = 245930
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:40 . Memory (MB): peak = 2567.469 ; gain = 466.949 ; free physical = 109867 ; free virtual = 245930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:40 . Memory (MB): peak = 2567.469 ; gain = 466.949 ; free physical = 109867 ; free virtual = 245930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:40 . Memory (MB): peak = 2567.469 ; gain = 466.949 ; free physical = 109867 ; free virtual = 245930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:40 . Memory (MB): peak = 2567.469 ; gain = 466.949 ; free physical = 109867 ; free virtual = 245930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BUFG        |     5|
|2     |BUFG_GT     |     5|
|3     |CARRY8      |    81|
|4     |IBUFDS_GTE3 |     5|
|5     |LUT1        |    54|
|6     |LUT2        |   405|
|7     |FDRE        |   288|
|8     |FDSE        |     9|
|9     |IBUFG       |     2|
|10    |IBUFGDS     |     3|
|11    |OBUF        |    10|
+------+------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   867|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:40 . Memory (MB): peak = 2567.469 ; gain = 466.949 ; free physical = 109867 ; free virtual = 245930
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:39 . Memory (MB): peak = 2567.469 ; gain = 304.203 ; free physical = 109888 ; free virtual = 245952
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:40 . Memory (MB): peak = 2567.473 ; gain = 466.949 ; free physical = 109888 ; free virtual = 245952
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2567.473 ; gain = 0.000 ; free physical = 109883 ; free virtual = 245947
INFO: [Netlist 29-17] Analyzing 91 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'IBUFG_EMCCLK' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
WARNING: [Netlist 29-432] The IBUFG primitive 'IBUFG_LFCLK' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC BUFG_GT_SYNC for BUFG_GT u_bufg_gt_clk_1
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC BUFG_GT_SYNC_1 for BUFG_GT u_bufg_gt_clk_2
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC BUFG_GT_SYNC_2 for BUFG_GT u_bufg_gt_clk_3
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC BUFG_GT_SYNC_3 for BUFG_GT u_bufg_gt_clk_4
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC BUFG_GT_SYNC_4 for BUFG_GT u_bufg_gt_clk_5
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2596.219 ; gain = 0.000 ; free physical = 109918 ; free virtual = 245982
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  BUFG => BUFGCE: 5 instances
  IBUFG => IBUF (IBUFCTRL, INBUF): 2 instances
  IBUFGDS => IBUFDS (DIFFINBUF, IBUFCTRL): 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 17 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:53 . Memory (MB): peak = 2596.219 ; gain = 1004.371 ; free physical = 110041 ; free virtual = 246105
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2596.219 ; gain = 0.000 ; free physical = 110041 ; free virtual = 246105
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/data/fsetti/led/led.runs/synth_1/LED_blinker.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file LED_blinker_utilization_synth.rpt -pb LED_blinker_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 19 19:33:46 2020...
