<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Resource Report</title>
<text>Microchip Technology Inc. - Microchip Libero Software Release v2022.2 (Version 2022.2.0.10)</text>
<text>Date: Tue Feb 28 16:27:32 2023
</text>
<section><name>Device Selection</name></section>
<table>
<header>
</header>
<row>
 <cell>Family</cell>
 <cell>IGLOO2</cell>
</row>
<row>
 <cell>Device</cell>
 <cell>M2GL005</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>256 VF</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>STD</cell>
</row>
<row>
 <cell>Temp</cell>
 <cell>0:25:85</cell>
</row>
<row>
 <cell>Voltage</cell>
 <cell>1.26:1.20:1.14</cell>
</row>
<row>
 <cell>Core Voltage</cell>
 <cell>1.2V</cell>
</row>
<row>
 <cell>Ramp Rate</cell>
 <cell>10ms Minimum</cell>
</row>
<row>
 <cell>System Controller Suspend Mode</cell>
 <cell>No</cell>
</row>
<row>
 <cell>PLL Supply Voltage</cell>
 <cell>3.3V</cell>
</row>
<row>
 <cell>Default I/O technology</cell>
 <cell>LVCMOS 3.3V</cell>
</row>
<row>
 <cell>Restrict Probe Pins</cell>
 <cell>No</cell>
</row>
<row>
 <cell>Restrict SPI Pins</cell>
 <cell>No</cell>
</row>
</table>
<section><name>Source Files</name></section>
<table>
<header>
</header>
<row>
 <cell>Topcell</cell>
 <cell>Top</cell>
</row>
<row>
 <cell>Format</cell>
 <cell>Verilog</cell>
</row>
<row>
 <cell>Source</cell>
 <cell>C:\RMC70\Programmable\CPU\RMC75E\FPGA\mainline\synthesis\Top.vm</cell>
</row>
</table>
<section><name>Options</name></section>
<table>
<header>
</header>
<row>
 <cell>Enable Single Event Transient mitigation</cell>
 <cell>false</cell>
</row>
<row>
 <cell>Enable Design Separation Methodology</cell>
 <cell>false</cell>
</row>
<row>
 <cell>Limit the number of high fanout nets to display to</cell>
 <cell>10</cell>
</row>
</table>
<section><name>Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Used</cell>
 <cell>Total</cell>
 <cell>Percentage</cell>
</header>
<row>
 <cell>4LUT</cell>
 <cell>3361</cell>
 <cell>6060</cell>
 <cell>55.46</cell>
</row>
<row>
 <cell>DFF</cell>
 <cell>2526</cell>
 <cell>6060</cell>
 <cell>41.68</cell>
</row>
<row>
 <cell>I/O Register</cell>
 <cell>0</cell>
 <cell>483</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>User I/O</cell>
 <cell>128</cell>
 <cell>161</cell>
 <cell>79.50</cell>
</row>
<row>
 <cell>-- Single-ended I/O</cell>
 <cell>128</cell>
 <cell>161</cell>
 <cell>79.50</cell>
</row>
<row>
 <cell>-- Differential I/O Pairs</cell>
 <cell>0</cell>
 <cell>80</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>RAM64x18</cell>
 <cell>4</cell>
 <cell>11</cell>
 <cell>36.36</cell>
</row>
<row>
 <cell>RAM1K18</cell>
 <cell>0</cell>
 <cell>10</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>MACC</cell>
 <cell>0</cell>
 <cell>11</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>Chip Globals</cell>
 <cell>6</cell>
 <cell>8</cell>
 <cell>75.00</cell>
</row>
<row>
 <cell>CCC</cell>
 <cell>1</cell>
 <cell>2</cell>
 <cell>50.00</cell>
</row>
<row>
 <cell>RCOSC_25_50MHZ</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>RCOSC_1MHZ</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>XTLOSC</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>HPMS</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
</table>
<section><name>Detailed Logic Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>4LUT</cell>
 <cell>DFF</cell>
</header>
<row>
 <cell>Fabric Logic</cell>
 <cell>3217</cell>
 <cell>2382</cell>
</row>
<row>
 <cell>RAM64x18 Interface Logic</cell>
 <cell>144</cell>
 <cell>144</cell>
</row>
<row>
 <cell>RAM1K18 Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>MACC Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Total Used</cell>
 <cell>3361</cell>
 <cell>2526</cell>
</row>
</table>
<section><name>Detailed Carry Chains Resource Usage</name></section>
<table>
<header>
</header>
<row>
 <cell>Length</cell>
 <cell>Used</cell>
</row>
<row>
 <cell>2</cell>
 <cell>97</cell>
</row>
<row>
 <cell>7</cell>
 <cell>5</cell>
</row>
<row>
 <cell>9</cell>
 <cell>2</cell>
</row>
<row>
 <cell>12</cell>
 <cell>3</cell>
</row>
<row>
 <cell>16</cell>
 <cell>2</cell>
</row>
<row>
 <cell>17</cell>
 <cell>6</cell>
</row>
<row>
 <cell>18</cell>
 <cell>2</cell>
</row>
<row>
 <cell>20</cell>
 <cell>2</cell>
</row>
<row>
 <cell>23</cell>
 <cell>1</cell>
</row>
<row>
 <cell>32</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Total</cell>
 <cell>121</cell>
</row>
</table>
<section><name>I/O Function</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>w/o register</cell>
 <cell>w/ register</cell>
 <cell>w/ DDR register</cell>
</header>
<row>
 <cell>Input I/O</cell>
 <cell>37</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Output I/O</cell>
 <cell>37</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Bidirectional I/O</cell>
 <cell>54</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Input I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Output I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
</table>
<section><name>I/O Technology</name></section>
<table>
<header>
 <cell>I/O Standard</cell>
 <cell>Vddi</cell>
 <cell>Vref</cell>
 <cell>Input</cell>
 <cell>Output</cell>
 <cell>Bidirectional</cell>
</header>
<row>
 <cell>LVCMOS33</cell>
 <cell> 3.30v</cell>
 <cell> N/A</cell>
 <cell> 37</cell>
 <cell> 37</cell>
 <cell> 54</cell>
</row>
</table>
<section><name>Nets assigned to chip global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>1670</cell>
 <cell>INT_NET</cell>
 <cell>Net   : SysClk</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>483</cell>
 <cell>INT_NET</cell>
 <cell>Net   : H1_CLKWR_c</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: H1_CLKWR_ibuf_RNI0GE3/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>278</cell>
 <cell>INT_NET</cell>
 <cell>Net   : ClkCtrl_1/SysRESET_arst</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: ClkCtrl_1/SysRESET_rep_RNILTM6/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>229</cell>
 <cell>INT_NET</cell>
 <cell>Net   : H1_CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>53</cell>
 <cell>INT_NET</cell>
 <cell>Net   : RESET_arst</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: RESET_ibuf_RNI8T16/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>12</cell>
 <cell>INT_NET</cell>
 <cell>Net   : H1_CLK90</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: ClkCtrl_1/clk_1/Clock_Gen_0/GL1_INST/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
</table>
<section><name>Nets assigned to row global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
</table>
<section><name>High fanout nets</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>661</cell>
 <cell>INT_NET</cell>
 <cell>Net   : N_4074_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: TickSync_1/LatchedTickSync</cell>
</row>
<row>
 <cell>161</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Analog_1/Ser2Par_1/un1_synchedtick_1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Analog_1/Ser2Par_1/un1_synchedtick</cell>
</row>
<row>
 <cell>160</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Analog_1/Ser2Par_1/Serial2ParallelEN_or</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Analog_1/Ser2Par_1/un1_synchedtick_RNIP99R</cell>
</row>
<row>
 <cell>138</cell>
 <cell>INT_NET</cell>
 <cell>Net   : ClkCtrl_1_SysRESET</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: ClkCtrl_1/SysRESET</cell>
</row>
<row>
 <cell>96</cell>
 <cell>INT_NET</cell>
 <cell>Net   : DiscID_1/DiscExpID_1/un30_shiftenable_0_a2_Z</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: DiscID_1/DiscExpID_1/un30_shiftenable_0_a2</cell>
</row>
<row>
 <cell>70</cell>
 <cell>INT_NET</cell>
 <cell>Net   : DIO8_1_ExpSlot[1]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: DIO8_1/ExpSlot_Z[1]</cell>
</row>
<row>
 <cell>70</cell>
 <cell>INT_NET</cell>
 <cell>Net   : ExpModLED_1_SlowEnable</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: ClkCtrl_1/SlowEnable</cell>
</row>
<row>
 <cell>64</cell>
 <cell>INT_NET</cell>
 <cell>Net   : DIO8_1/d8DataOut_ss0</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: DIO8_1/d8DataOut_m0_0_a2_0[19]</cell>
</row>
<row>
 <cell>64</cell>
 <cell>INT_NET</cell>
 <cell>Net   : DIO8_1/N_1442</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: DIO8_1/d8DataOut_m2s2_i_a2_i_a2</cell>
</row>
<row>
 <cell>55</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Analog_1/S2P_Addr[1]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Analog_1/DataBuf_1/S2P_Addr_Z[1]</cell>
</row>
</table>
<section><name>High fanout nets (through buffer trees)</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>661</cell>
 <cell>INT_NET</cell>
 <cell>Net   : N_4074_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: TickSync_1/LatchedTickSync</cell>
</row>
<row>
 <cell>161</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Analog_1/Ser2Par_1/un1_synchedtick_1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Analog_1/Ser2Par_1/un1_synchedtick</cell>
</row>
<row>
 <cell>160</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Analog_1/Ser2Par_1/Serial2ParallelEN_or</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Analog_1/Ser2Par_1/un1_synchedtick_RNIP99R</cell>
</row>
<row>
 <cell>138</cell>
 <cell>INT_NET</cell>
 <cell>Net   : ClkCtrl_1_SysRESET</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: ClkCtrl_1/SysRESET</cell>
</row>
<row>
 <cell>96</cell>
 <cell>INT_NET</cell>
 <cell>Net   : DiscID_1/DiscExpID_1/un30_shiftenable_0_a2_Z</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: DiscID_1/DiscExpID_1/un30_shiftenable_0_a2</cell>
</row>
<row>
 <cell>70</cell>
 <cell>INT_NET</cell>
 <cell>Net   : DIO8_1_ExpSlot[1]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: DIO8_1/ExpSlot_Z[1]</cell>
</row>
<row>
 <cell>70</cell>
 <cell>INT_NET</cell>
 <cell>Net   : ExpModLED_1_SlowEnable</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: ClkCtrl_1/SlowEnable</cell>
</row>
<row>
 <cell>64</cell>
 <cell>INT_NET</cell>
 <cell>Net   : DIO8_1/d8DataOut_ss0</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: DIO8_1/d8DataOut_m0_0_a2_0[19]</cell>
</row>
<row>
 <cell>64</cell>
 <cell>INT_NET</cell>
 <cell>Net   : DIO8_1/N_1442</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: DIO8_1/d8DataOut_m2s2_i_a2_i_a2</cell>
</row>
<row>
 <cell>55</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Analog_1/S2P_Addr[1]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Analog_1/DataBuf_1/S2P_Addr_Z[1]</cell>
</row>
</table>
</doc>
