==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7cg-fbvb900-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7cg-fbvb900-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 142.057 MB.
INFO: [HLS 200-10] Analyzing design file 'src/fft.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: src/fft.cpp:186:9
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: src/fft.cpp:188:36
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file src/fft.cpp
WARNING: [HLS 207-5301] unused parameter 'print': /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 23.25 seconds. CPU system time: 0.9 seconds. Elapsed time: 23.61 seconds; current allocated memory: 145.205 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::stream()' into 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>::stream()' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:198:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::write(hls::vector<std::complex<decimal16>, 4ul> const&)' into 'rd_data(hls::vector<std::complex<decimal16>, 4ul>*, hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, ctrl1_t*)' (src/fft.cpp:153:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::read(hls::vector<std::complex<decimal16>, 4ul>&)' into 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::pragma() const' into 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::read()' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:93:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:94:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:97:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:100:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:103:11)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::write(hls::vector<std::complex<decimal16>, 4ul> const&)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:137:8)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:136:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:135:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:134:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:133:4)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::read()' into 'wr_data(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*)' (src/fft.cpp:170:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>::stream()' into 'vr_ifft(hls::vector<std::complex<decimal16>, 4ul>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*, ctrl2_t*, layer1_t*)' (src/fft.cpp:217:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>::stream()' into 'vr_ifft(hls::vector<std::complex<decimal16>, 4ul>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*, ctrl2_t*, layer1_t*)' (src/fft.cpp:218:33)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<decimal16>, 4ul>::array()' into 'hls::vector<std::complex<decimal16>, 4ul>::vector()' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::complex<decimal16>, 4ul>::_S_ref(std::complex<decimal16> const (&) [4], unsigned long)' into 'std::array<std::complex<decimal16>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/array:182:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::vector()' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:80:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:80:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::vector()' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::vector()' into 'wr_data(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*)' (src/fft.cpp:160:0)
INFO: [HLS 214-241] Aggregating maxi variable 'in' with non-compact mode in 128-bits (src/fft.cpp:177:0)
INFO: [HLS 214-241] Aggregating maxi variable 'out' with non-compact mode in 128-bits (src/fft.cpp:177:0)
INFO: [HLS 214-241] Aggregating bram variable 'input_data' with field bit alignment mode in 32-bits (src/fft.cpp:191:13)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_1' with field bit alignment mode in 32-bits (src/fft.cpp:192:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_2' with field bit alignment mode in 32-bits (src/fft.cpp:193:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_3' with field bit alignment mode in 32-bits (src/fft.cpp:194:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_4' with field bit alignment mode in 32-bits (src/fft.cpp:195:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_5' with field bit alignment mode in 32-bits (src/fft.cpp:196:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6' with field bit alignment mode in 32-bits (src/fft.cpp:197:14)
INFO: [HLS 214-241] Aggregating scalar variable 'tmp' with field bit alignment mode in 128-bits (src/fft.cpp:84:17)
INFO: [HLS 214-241] Aggregating scalar variable 'tmp' with field bit alignment mode in 128-bits (src/fft.cpp:116:17)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 128 in loop 'VITIS_LOOP_149_2'(src/fft.cpp:149:20) has been inferred on port 'gmem0'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/fft.cpp:146:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 128 in loop 'VITIS_LOOP_166_2'(src/fft.cpp:166:20) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/fft.cpp:163:20)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.a4s_struct.std::complexs' into '_llvm.fpga.unpack.none.s_class.hls::vectors.i128.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_class.hls::vectors.i128.1' into 'rd_data(hls::vector<std::complex<decimal16>, 4ul>*, hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:173:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:176:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:173:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:176:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:173:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:176:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:173:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:176:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.sl_f16f16s' into '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1' into 'std::complex<decimal16> std::operator*<decimal16>(std::complex<decimal16> const&, std::complex<decimal16> const&) (.113)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:388:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:328:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:36:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:36:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:35:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:35:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:34:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:34:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:33:21)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:33:21)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:151:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_class.hls::vectors' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:147:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:151:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:147:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:151:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:147:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:151:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:147:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_class.hls::vectors.1' into 'wr_data(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*) (.1)' (src/fft.cpp:170:10)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.05 seconds. CPU system time: 0.21 seconds. Elapsed time: 4.26 seconds; current allocated memory: 148.325 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 148.328 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 166.557 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 195.765 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'ctrl1_reg' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'ctrl2_reg' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'layer1_reg' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_166_2' (src/fft.cpp:161:6) in function 'wr_data'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_149_2' (src/fft.cpp:144:6) in function 'rd_data'.
INFO: [XFORM 203-101] Partitioning array 'w._M_real'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w._M_imag'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'std::operator*<decimal16>' into 'fft_stage' (src/fft.cpp:29) automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_188_1 (src/fft.cpp:197)  of function 'vr_ifft'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_188_1' (src/fft.cpp:197:3), detected/extracted 11 process function(s): 
	 'entry_proc'
	 'rd_data'
	 'collect_input'
	 'fft_stage6'
	 'fft_stage7'
	 'fft_stage8'
	 'fft_stage9'
	 'fft_stage10'
	 'fft_stage11'
	 'push_out'
	 'wr_data'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:10:21) in function 'fft_stage9'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:47:10) in function 'fft_stage9'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:10:21) in function 'fft_stage8'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:47:10) in function 'fft_stage8'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:10:21) in function 'fft_stage7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:47:10) in function 'fft_stage7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:10:21) in function 'fft_stage11'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:47:10) in function 'fft_stage11'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:10:21) in function 'fft_stage10'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:47:10) in function 'fft_stage10'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 249.590 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_163_1' (src/fft.cpp:161:8) in function 'wr_data'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_146_1' (src/fft.cpp:144:8) in function 'rd_data'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_118_1' (src/fft.cpp:114:6) in function 'push_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage9'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_60_1' (src/fft.cpp:10:27) in function 'fft_stage9' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage8'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_60_1' (src/fft.cpp:10:27) in function 'fft_stage8' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage7'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_60_1' (src/fft.cpp:10:27) in function 'fft_stage7' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage6'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_60_1' (src/fft.cpp:10:27) in function 'fft_stage6' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage11'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_60_1' (src/fft.cpp:10:27) in function 'fft_stage11' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage10'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_60_1' (src/fft.cpp:10:27) in function 'fft_stage10' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_86_1' (src/fft.cpp:81:6) in function 'collect_input' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:33:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:34:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:35:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:67:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:68:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:69:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:17)
INFO: [HLS 200-472] Inferring partial write operation for 'I' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.43 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.47 seconds; current allocated memory: 541.887 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vr_ifft' ...
WARNING: [SYN 201-107] Renaming port name 'vr_ifft/in' to 'vr_ifft/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'vr_ifft/out' to 'vr_ifft/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 542.712 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 542.764 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rd_data_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_149_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_146_1_VITIS_LOOP_149_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_146_1_VITIS_LOOP_149_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 542.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 543.010 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rd_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 543.178 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 543.364 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collect_input_Pipeline_VITIS_LOOP_89_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_89_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_89_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 543.557 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 543.826 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collect_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 543.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 544.036 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage6_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 25, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 544.539 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 545.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage6_Pipeline_VITIS_LOOP_63_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_63_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 545.508 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 545.722 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 545.846 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 546.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage7_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 34, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 546.727 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 547.815 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage7_Pipeline_VITIS_LOOP_63_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_63_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 547.979 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 548.220 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 548.343 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 548.509 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage8_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 34, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 549.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 550.318 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage8_Pipeline_VITIS_LOOP_63_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_63_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 550.484 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 550.697 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 550.845 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 551.040 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage9_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 34, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 551.763 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 552.838 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage9_Pipeline_VITIS_LOOP_63_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_63_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 553.006 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 553.218 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 553.380 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 553.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage10_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 34, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 554.299 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 555.368 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage10_Pipeline_VITIS_LOOP_63_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_63_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 555.534 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 555.779 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 555.912 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 556.076 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage11_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 34, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 556.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 557.901 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage11_Pipeline_VITIS_LOOP_63_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_63_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 558.096 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 558.307 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 558.427 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 558.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_out_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_121_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_118_1_VITIS_LOOP_121_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 12, loop 'VITIS_LOOP_118_1_VITIS_LOOP_121_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 558.940 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 559.420 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 559.547 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 559.675 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wr_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_163_1_VITIS_LOOP_166_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_163_1_VITIS_LOOP_166_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 559.771 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 559.913 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wr_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 560.054 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 560.231 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_188_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO out_c_channel (from entry_proc_U0 to wr_data_U0) to 10 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 560.406 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 560.728 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.15 seconds. CPU system time: 0 seconds. Elapsed time: 1.15 seconds; current allocated memory: 560.804 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 560.987 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vr_ifft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_i7) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.19 seconds; current allocated memory: 561.087 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 561.343 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.13 seconds. CPU system time: 0 seconds. Elapsed time: 1.13 seconds; current allocated memory: 561.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rd_data_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_149_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rd_data_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_149_2' pipeline 'VITIS_LOOP_146_1_VITIS_LOOP_149_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_149_2/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_149_2/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_149_2/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_149_2/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_149_2/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_149_2/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_149_2/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_149_2/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_149_2/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_149_2/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_149_2/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_149_2/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rd_data_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_149_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 562.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rd_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_31ns_38_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rd_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 563.437 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collect_input_Pipeline_VITIS_LOOP_89_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collect_input_Pipeline_VITIS_LOOP_89_2' pipeline 'VITIS_LOOP_89_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collect_input_Pipeline_VITIS_LOOP_89_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 564.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collect_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'collect_input'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 565.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage6_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage6_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage6_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 567.978 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage6_Pipeline_VITIS_LOOP_63_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage6_Pipeline_VITIS_LOOP_63_2' pipeline 'VITIS_LOOP_63_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage6_Pipeline_VITIS_LOOP_63_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 570.873 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 572.260 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage7_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage7_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage7_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 575.110 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage7_Pipeline_VITIS_LOOP_63_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage7_Pipeline_VITIS_LOOP_63_2' pipeline 'VITIS_LOOP_63_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage7_Pipeline_VITIS_LOOP_63_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0 seconds. Elapsed time: 0.84 seconds; current allocated memory: 579.001 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 580.436 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage8_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage8_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage8_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 583.260 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage8_Pipeline_VITIS_LOOP_63_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage8_Pipeline_VITIS_LOOP_63_2' pipeline 'VITIS_LOOP_63_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage8_Pipeline_VITIS_LOOP_63_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0 seconds. Elapsed time: 0.85 seconds; current allocated memory: 587.212 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 588.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage9_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage9_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage9_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 591.456 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage9_Pipeline_VITIS_LOOP_63_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage9_Pipeline_VITIS_LOOP_63_2' pipeline 'VITIS_LOOP_63_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage9_Pipeline_VITIS_LOOP_63_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.84 seconds; current allocated memory: 595.365 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 596.821 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage10_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage10_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage10_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 599.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage10_Pipeline_VITIS_LOOP_63_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage10_Pipeline_VITIS_LOOP_63_2' pipeline 'VITIS_LOOP_63_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage10_Pipeline_VITIS_LOOP_63_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.85 seconds; current allocated memory: 603.557 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 605.042 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage11_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage11_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage11_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 607.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage11_Pipeline_VITIS_LOOP_63_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage11_Pipeline_VITIS_LOOP_63_2' pipeline 'VITIS_LOOP_63_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage11_Pipeline_VITIS_LOOP_63_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.84 seconds; current allocated memory: 611.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 613.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_out_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_121_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'push_out_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_121_2' pipeline 'VITIS_LOOP_118_1_VITIS_LOOP_121_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hdiv_16ns_16ns_16_6_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_out_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_121_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 614.858 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_70_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sptohp_32ns_16_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_out'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 616.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'wr_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'wr_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2' pipeline 'VITIS_LOOP_163_1_VITIS_LOOP_166_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'wr_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 617.837 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'wr_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_31ns_38_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'wr_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 619.101 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_188_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_188_1/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_188_1/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_188_1/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_188_1/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_188_1/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_188_1/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_188_1/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_188_1/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_188_1/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_188_1/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_188_1/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_188_1/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_188_1/m_axi_gmem0_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_188_1/m_axi_gmem0_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_188_1/m_axi_gmem0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_188_1/m_axi_gmem0_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_188_1/m_axi_gmem0_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_188_1/m_axi_gmem0_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_188_1/m_axi_gmem0_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_188_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_188_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_188_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_188_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_188_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_188_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_188_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_188_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_188_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_188_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_188_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_188_1/m_axi_gmem_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_188_1/m_axi_gmem_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_188_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 622.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem0_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem0_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem0_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem0_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem0_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem0_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.63 seconds; current allocated memory: 624.248 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vr_ifft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'vr_ifft/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vr_ifft/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vr_ifft/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vr_ifft/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vr_ifft/ctrl1_reg' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vr_ifft/ctrl2_reg' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vr_ifft/layer1_reg' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'vr_ifft' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'in_r', 'out_r', 'ctrl1_reg', 'ctrl2_reg', 'layer1_reg' and 'return' to AXI-Lite port ctrl_bus.
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vr_ifft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.31 seconds; current allocated memory: 626.232 MB.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage7_Pipeline_SKIP_X_SKIP_Y_w_M_real_147' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage7_Pipeline_SKIP_X_SKIP_Y_w_M_imag_117' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage8_Pipeline_SKIP_X_SKIP_Y_w_M_real_254' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage8_Pipeline_SKIP_X_SKIP_Y_w_M_imag_224' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage9_Pipeline_SKIP_X_SKIP_Y_w_M_real_359' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage9_Pipeline_SKIP_X_SKIP_Y_w_M_imag_329' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage10_Pipeline_SKIP_X_SKIP_Y_w_M_real_462' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage10_Pipeline_SKIP_X_SKIP_Y_w_M_imag_432' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage11_Pipeline_SKIP_X_SKIP_Y_w_M_real_571' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage11_Pipeline_SKIP_X_SKIP_Y_w_M_imag_541' using auto ROMs.
INFO: [HLS 200-740] Implementing PIPO vr_ifft_dataflow_in_loop_VITIS_LOOP_188_1_input_data2_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'vr_ifft_dataflow_in_loop_VITIS_LOOP_188_1_input_data2_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_c_channel_U(vr_ifft_fifo_w64_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_st_U(vr_ifft_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c8_U(vr_ifft_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c7_channel7_U(vr_ifft_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c6_channel6_U(vr_ifft_fifo_w32_d2_S)' using Shift Registers.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7cg-fbvb900-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7cg-fbvb900-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 142.058 MB.
INFO: [HLS 200-10] Analyzing design file 'src/fft.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: src/fft.cpp:186:9
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: src/fft.cpp:188:36
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file src/fft.cpp
WARNING: [HLS 207-5301] unused parameter 'print': /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 22.42 seconds. CPU system time: 0.9 seconds. Elapsed time: 22.58 seconds; current allocated memory: 145.190 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::stream()' into 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>::stream()' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:198:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::write(hls::vector<std::complex<decimal16>, 4ul> const&)' into 'rd_data(hls::vector<std::complex<decimal16>, 4ul>*, hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, ctrl1_t*)' (src/fft.cpp:153:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::read(hls::vector<std::complex<decimal16>, 4ul>&)' into 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::pragma() const' into 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::read()' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:93:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:94:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:97:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:100:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:103:11)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::write(hls::vector<std::complex<decimal16>, 4ul> const&)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:137:8)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:136:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:135:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:134:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:133:4)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::read()' into 'wr_data(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*)' (src/fft.cpp:170:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>::stream()' into 'vr_ifft(hls::vector<std::complex<decimal16>, 4ul>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*, ctrl2_t*, layer1_t*)' (src/fft.cpp:217:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>::stream()' into 'vr_ifft(hls::vector<std::complex<decimal16>, 4ul>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*, ctrl2_t*, layer1_t*)' (src/fft.cpp:218:33)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<decimal16>, 4ul>::array()' into 'hls::vector<std::complex<decimal16>, 4ul>::vector()' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::complex<decimal16>, 4ul>::_S_ref(std::complex<decimal16> const (&) [4], unsigned long)' into 'std::array<std::complex<decimal16>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/array:182:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::vector()' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:80:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:80:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::vector()' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::vector()' into 'wr_data(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*)' (src/fft.cpp:160:0)
INFO: [HLS 214-241] Aggregating maxi variable 'in' with non-compact mode in 128-bits (src/fft.cpp:177:0)
INFO: [HLS 214-241] Aggregating maxi variable 'out' with non-compact mode in 128-bits (src/fft.cpp:177:0)
INFO: [HLS 214-241] Aggregating bram variable 'input_data' with field bit alignment mode in 32-bits (src/fft.cpp:191:13)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_1' with field bit alignment mode in 32-bits (src/fft.cpp:192:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_2' with field bit alignment mode in 32-bits (src/fft.cpp:193:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_3' with field bit alignment mode in 32-bits (src/fft.cpp:194:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_4' with field bit alignment mode in 32-bits (src/fft.cpp:195:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_5' with field bit alignment mode in 32-bits (src/fft.cpp:196:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6' with field bit alignment mode in 32-bits (src/fft.cpp:197:14)
INFO: [HLS 214-241] Aggregating scalar variable 'tmp' with field bit alignment mode in 128-bits (src/fft.cpp:84:17)
INFO: [HLS 214-241] Aggregating scalar variable 'tmp' with field bit alignment mode in 128-bits (src/fft.cpp:116:17)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 128 in loop 'VITIS_LOOP_149_2'(src/fft.cpp:149:20) has been inferred on port 'gmem0'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/fft.cpp:146:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 128 in loop 'VITIS_LOOP_166_2'(src/fft.cpp:166:20) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/fft.cpp:163:20)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.a4s_struct.std::complexs' into '_llvm.fpga.unpack.none.s_class.hls::vectors.i128.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_class.hls::vectors.i128.1' into 'rd_data(hls::vector<std::complex<decimal16>, 4ul>*, hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:173:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:176:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:173:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:176:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:173:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:176:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:173:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:176:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.sl_f16f16s' into '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1' into 'std::complex<decimal16> std::operator*<decimal16>(std::complex<decimal16> const&, std::complex<decimal16> const&) (.113)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:388:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:328:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:36:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:36:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:35:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:35:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:34:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:34:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:33:21)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:33:21)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:151:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_class.hls::vectors' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:147:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:151:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:147:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:151:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:147:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:151:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:147:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_class.hls::vectors.1' into 'wr_data(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*) (.1)' (src/fft.cpp:170:15)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.01 seconds. CPU system time: 0.21 seconds. Elapsed time: 4.24 seconds; current allocated memory: 148.443 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 148.446 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 166.652 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 195.910 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'ctrl1_reg' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'ctrl2_reg' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'layer1_reg' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_166_2' (src/fft.cpp:161:6) in function 'wr_data'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_149_2' (src/fft.cpp:144:6) in function 'rd_data'.
INFO: [XFORM 203-101] Partitioning array 'w._M_real'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w._M_imag'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'std::operator*<decimal16>' into 'fft_stage' (src/fft.cpp:29) automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_188_1 (src/fft.cpp:197)  of function 'vr_ifft'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_188_1' (src/fft.cpp:197:3), detected/extracted 11 process function(s): 
	 'entry_proc'
	 'rd_data'
	 'collect_input'
	 'fft_stage6'
	 'fft_stage7'
	 'fft_stage8'
	 'fft_stage9'
	 'fft_stage10'
	 'fft_stage11'
	 'push_out'
	 'wr_data'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:10:21) in function 'fft_stage9'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:47:10) in function 'fft_stage9'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:10:21) in function 'fft_stage8'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:47:10) in function 'fft_stage8'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:10:21) in function 'fft_stage7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:47:10) in function 'fft_stage7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:10:21) in function 'fft_stage11'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:47:10) in function 'fft_stage11'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:10:21) in function 'fft_stage10'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:47:10) in function 'fft_stage10'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 249.767 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_163_1' (src/fft.cpp:161:8) in function 'wr_data'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_146_1' (src/fft.cpp:144:8) in function 'rd_data'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_118_1' (src/fft.cpp:114:6) in function 'push_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage9'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_60_1' (src/fft.cpp:10:27) in function 'fft_stage9' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage8'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_60_1' (src/fft.cpp:10:27) in function 'fft_stage8' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage7'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_60_1' (src/fft.cpp:10:27) in function 'fft_stage7' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage6'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_60_1' (src/fft.cpp:10:27) in function 'fft_stage6' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage11'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_60_1' (src/fft.cpp:10:27) in function 'fft_stage11' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage10'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_60_1' (src/fft.cpp:10:27) in function 'fft_stage10' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_86_1' (src/fft.cpp:81:6) in function 'collect_input' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:33:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:34:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:35:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:67:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:68:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:69:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:17)
INFO: [HLS 200-472] Inferring partial write operation for 'I' 
WARNING: [HLS 200-1450] Process rd_data has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process wr_data has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.43 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.48 seconds; current allocated memory: 542.247 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vr_ifft' ...
WARNING: [SYN 201-107] Renaming port name 'vr_ifft/in' to 'vr_ifft/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'vr_ifft/out' to 'vr_ifft/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 543.060 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 543.158 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rd_data_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_149_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_146_1_VITIS_LOOP_149_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_146_1_VITIS_LOOP_149_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 543.251 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 543.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rd_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 543.560 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 543.798 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collect_input_Pipeline_VITIS_LOOP_89_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_89_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_89_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 544.026 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 544.267 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collect_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 544.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 544.481 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage6_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 25, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 544.982 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 545.752 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage6_Pipeline_VITIS_LOOP_63_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_63_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 545.952 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 546.166 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 546.288 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 546.447 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage7_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 34, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 547.196 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 548.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage7_Pipeline_VITIS_LOOP_63_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_63_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 548.419 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 548.661 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 548.784 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 548.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage8_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 34, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 549.699 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 550.760 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage8_Pipeline_VITIS_LOOP_63_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_63_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 550.925 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 551.135 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 551.313 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 551.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage9_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 34, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 552.205 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 553.260 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage9_Pipeline_VITIS_LOOP_63_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_63_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 553.425 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 553.667 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 553.804 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 553.998 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage10_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 34, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 554.720 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 555.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage10_Pipeline_VITIS_LOOP_63_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_63_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 555.986 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 556.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 556.333 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 556.499 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage11_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 34, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 557.219 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 558.350 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage11_Pipeline_VITIS_LOOP_63_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_63_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 558.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 558.731 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 558.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 559.026 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_out_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_121_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_118_1_VITIS_LOOP_121_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 12, loop 'VITIS_LOOP_118_1_VITIS_LOOP_121_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 559.388 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 559.856 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 559.968 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 560.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wr_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_163_1_VITIS_LOOP_166_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_163_1_VITIS_LOOP_166_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 560.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 560.358 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wr_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 560.498 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 560.725 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_188_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO out_c_channel (from entry_proc_U0 to wr_data_U0) to 10 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 560.888 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 561.214 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.14 seconds. CPU system time: 0 seconds. Elapsed time: 1.14 seconds; current allocated memory: 561.341 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 561.487 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vr_ifft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_i7) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.19 seconds. CPU system time: 0 seconds. Elapsed time: 1.19 seconds; current allocated memory: 561.588 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 561.854 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.12 seconds. CPU system time: 0 seconds. Elapsed time: 1.13 seconds; current allocated memory: 562.080 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rd_data_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_149_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rd_data_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_149_2' pipeline 'VITIS_LOOP_146_1_VITIS_LOOP_149_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_149_2/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_149_2/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_149_2/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_149_2/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_149_2/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_149_2/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_149_2/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_149_2/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_149_2/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_149_2/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_149_2/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_149_2/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rd_data_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_149_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 562.710 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rd_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_9s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_31ns_38_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rd_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 564.017 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collect_input_Pipeline_VITIS_LOOP_89_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collect_input_Pipeline_VITIS_LOOP_89_2' pipeline 'VITIS_LOOP_89_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collect_input_Pipeline_VITIS_LOOP_89_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 565.380 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collect_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'collect_input'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 566.674 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage6_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage6_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage6_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 568.696 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage6_Pipeline_VITIS_LOOP_63_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage6_Pipeline_VITIS_LOOP_63_2' pipeline 'VITIS_LOOP_63_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage6_Pipeline_VITIS_LOOP_63_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 571.565 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 572.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage7_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage7_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage7_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 575.796 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage7_Pipeline_VITIS_LOOP_63_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage7_Pipeline_VITIS_LOOP_63_2' pipeline 'VITIS_LOOP_63_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage7_Pipeline_VITIS_LOOP_63_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0 seconds. Elapsed time: 0.84 seconds; current allocated memory: 579.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 581.142 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage8_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage8_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage8_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 584.021 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage8_Pipeline_VITIS_LOOP_63_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage8_Pipeline_VITIS_LOOP_63_2' pipeline 'VITIS_LOOP_63_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage8_Pipeline_VITIS_LOOP_63_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0 seconds. Elapsed time: 0.85 seconds; current allocated memory: 587.932 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 589.417 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage9_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage9_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage9_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 592.237 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage9_Pipeline_VITIS_LOOP_63_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage9_Pipeline_VITIS_LOOP_63_2' pipeline 'VITIS_LOOP_63_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage9_Pipeline_VITIS_LOOP_63_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0 seconds. Elapsed time: 0.85 seconds; current allocated memory: 596.087 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 597.600 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage10_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage10_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage10_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 600.396 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage10_Pipeline_VITIS_LOOP_63_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage10_Pipeline_VITIS_LOOP_63_2' pipeline 'VITIS_LOOP_63_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage10_Pipeline_VITIS_LOOP_63_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0 seconds. Elapsed time: 0.84 seconds; current allocated memory: 604.325 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 605.751 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage11_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage11_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage11_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 608.575 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage11_Pipeline_VITIS_LOOP_63_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage11_Pipeline_VITIS_LOOP_63_2' pipeline 'VITIS_LOOP_63_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage11_Pipeline_VITIS_LOOP_63_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0 seconds. Elapsed time: 0.84 seconds; current allocated memory: 612.490 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 613.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_out_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_121_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'push_out_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_121_2' pipeline 'VITIS_LOOP_118_1_VITIS_LOOP_121_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hdiv_16ns_16ns_16_6_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_out_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_121_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 615.568 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_70_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sptohp_32ns_16_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_out'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 617.616 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'wr_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'wr_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2' pipeline 'VITIS_LOOP_163_1_VITIS_LOOP_166_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'wr_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 618.548 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'wr_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_9s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_31ns_38_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'wr_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 619.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_188_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_188_1/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_188_1/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_188_1/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_188_1/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_188_1/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_188_1/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_188_1/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_188_1/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_188_1/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_188_1/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_188_1/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_188_1/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_188_1/m_axi_gmem0_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_188_1/m_axi_gmem0_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_188_1/m_axi_gmem0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_188_1/m_axi_gmem0_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_188_1/m_axi_gmem0_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_188_1/m_axi_gmem0_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_188_1/m_axi_gmem0_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_188_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_188_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_188_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_188_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_188_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_188_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_188_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_188_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_188_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_188_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_188_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_188_1/m_axi_gmem_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_188_1/m_axi_gmem_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_188_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 623.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem0_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem0_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem0_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem0_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem0_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem0_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.64 seconds; current allocated memory: 625.326 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vr_ifft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'vr_ifft/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vr_ifft/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vr_ifft/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vr_ifft/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vr_ifft/ctrl1_reg' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vr_ifft/ctrl2_reg' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vr_ifft/layer1_reg' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'vr_ifft' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'rd_ptr' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wr_ptr' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'in_r', 'out_r', 'ctrl1_reg', 'ctrl2_reg', 'layer1_reg' and 'return' to AXI-Lite port ctrl_bus.
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vr_ifft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.34 seconds; current allocated memory: 627.347 MB.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage7_Pipeline_SKIP_X_SKIP_Y_w_M_real_147' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage7_Pipeline_SKIP_X_SKIP_Y_w_M_imag_117' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage8_Pipeline_SKIP_X_SKIP_Y_w_M_real_254' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage8_Pipeline_SKIP_X_SKIP_Y_w_M_imag_224' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage9_Pipeline_SKIP_X_SKIP_Y_w_M_real_359' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage9_Pipeline_SKIP_X_SKIP_Y_w_M_imag_329' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage10_Pipeline_SKIP_X_SKIP_Y_w_M_real_462' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage10_Pipeline_SKIP_X_SKIP_Y_w_M_imag_432' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage11_Pipeline_SKIP_X_SKIP_Y_w_M_real_571' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage11_Pipeline_SKIP_X_SKIP_Y_w_M_imag_541' using auto ROMs.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7cg-fbvb900-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=VR_IFFT
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/shine/Desktop/fft_story/vivado/ip_repo/VR_IFFT
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xczu7cg-fbvb900-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name VR_IFFT -format ip_catalog -output /home/shine/Desktop/fft_story/vivado/ip_repo/VR_IFFT -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: set_directive_top -name vr_ifft vr_ifft 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 142.344 MB.
INFO: [HLS 200-10] Analyzing design file 'src/fft.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: src/fft.cpp:186:9
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: src/fft.cpp:188:36
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file src/fft.cpp
WARNING: [HLS 207-5301] unused parameter 'print': /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 22.75 seconds. CPU system time: 0.79 seconds. Elapsed time: 22.78 seconds; current allocated memory: 145.472 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::stream()' into 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>::stream()' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:198:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::write(hls::vector<std::complex<decimal16>, 4ul> const&)' into 'rd_data(hls::vector<std::complex<decimal16>, 4ul>*, hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, ctrl1_t*)' (src/fft.cpp:153:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::read(hls::vector<std::complex<decimal16>, 4ul>&)' into 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::pragma() const' into 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::read()' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:93:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:94:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:97:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:100:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:103:11)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::write(hls::vector<std::complex<decimal16>, 4ul> const&)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:137:8)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:136:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:135:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:134:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:133:4)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::read()' into 'wr_data(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*)' (src/fft.cpp:170:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>::stream()' into 'vr_ifft(hls::vector<std::complex<decimal16>, 4ul>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*, ctrl2_t*, layer1_t*)' (src/fft.cpp:217:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>::stream()' into 'vr_ifft(hls::vector<std::complex<decimal16>, 4ul>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*, ctrl2_t*, layer1_t*)' (src/fft.cpp:218:33)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<decimal16>, 4ul>::array()' into 'hls::vector<std::complex<decimal16>, 4ul>::vector()' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::complex<decimal16>, 4ul>::_S_ref(std::complex<decimal16> const (&) [4], unsigned long)' into 'std::array<std::complex<decimal16>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/array:182:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::vector()' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:80:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:80:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::vector()' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::vector()' into 'wr_data(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*)' (src/fft.cpp:160:0)
INFO: [HLS 214-241] Aggregating maxi variable 'in' with non-compact mode in 128-bits (src/fft.cpp:177:0)
INFO: [HLS 214-241] Aggregating maxi variable 'out' with non-compact mode in 128-bits (src/fft.cpp:177:0)
INFO: [HLS 214-241] Aggregating bram variable 'input_data' with field bit alignment mode in 32-bits (src/fft.cpp:191:13)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_1' with field bit alignment mode in 32-bits (src/fft.cpp:192:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_2' with field bit alignment mode in 32-bits (src/fft.cpp:193:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_3' with field bit alignment mode in 32-bits (src/fft.cpp:194:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_4' with field bit alignment mode in 32-bits (src/fft.cpp:195:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_5' with field bit alignment mode in 32-bits (src/fft.cpp:196:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6' with field bit alignment mode in 32-bits (src/fft.cpp:197:14)
INFO: [HLS 214-241] Aggregating scalar variable 'tmp' with field bit alignment mode in 128-bits (src/fft.cpp:84:17)
INFO: [HLS 214-241] Aggregating scalar variable 'tmp' with field bit alignment mode in 128-bits (src/fft.cpp:116:17)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 128 in loop 'VITIS_LOOP_149_2'(src/fft.cpp:149:20) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/fft.cpp:146:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 128 in loop 'VITIS_LOOP_166_2'(src/fft.cpp:166:20) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/fft.cpp:163:20)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.a4s_struct.std::complexs' into '_llvm.fpga.unpack.none.s_class.hls::vectors.i128.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_class.hls::vectors.i128.1' into 'rd_data(hls::vector<std::complex<decimal16>, 4ul>*, hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:173:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:176:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:173:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:176:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:173:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:176:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:173:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:176:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.sl_f16f16s' into '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1' into 'std::complex<decimal16> std::operator*<decimal16>(std::complex<decimal16> const&, std::complex<decimal16> const&) (.113)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:388:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:328:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:36:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:36:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:35:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:35:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:34:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:34:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:33:21)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:33:21)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:151:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_class.hls::vectors' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:147:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:151:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:147:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:151:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:147:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:151:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:147:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_class.hls::vectors.1' into 'wr_data(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*) (.1)' (src/fft.cpp:170:15)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.07 seconds. CPU system time: 0.2 seconds. Elapsed time: 4.29 seconds; current allocated memory: 148.785 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 148.789 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 166.993 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 196.250 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'ctrl1_reg' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'ctrl2_reg' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'layer1_reg' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_166_2' (src/fft.cpp:161:6) in function 'wr_data'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_149_2' (src/fft.cpp:144:6) in function 'rd_data'.
INFO: [XFORM 203-101] Partitioning array 'w._M_real'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w._M_imag'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'std::operator*<decimal16>' into 'fft_stage' (src/fft.cpp:29) automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_188_1 (src/fft.cpp:197)  of function 'vr_ifft'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_188_1' (src/fft.cpp:197:3), detected/extracted 11 process function(s): 
	 'entry_proc'
	 'rd_data'
	 'collect_input'
	 'fft_stage6'
	 'fft_stage7'
	 'fft_stage8'
	 'fft_stage9'
	 'fft_stage10'
	 'fft_stage11'
	 'push_out'
	 'wr_data'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:10:21) in function 'fft_stage9'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:47:10) in function 'fft_stage9'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:10:21) in function 'fft_stage8'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:47:10) in function 'fft_stage8'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:10:21) in function 'fft_stage7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:47:10) in function 'fft_stage7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:10:21) in function 'fft_stage11'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:47:10) in function 'fft_stage11'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:10:21) in function 'fft_stage10'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:47:10) in function 'fft_stage10'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 250.092 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_163_1' (src/fft.cpp:161:8) in function 'wr_data'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_146_1' (src/fft.cpp:144:8) in function 'rd_data'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_118_1' (src/fft.cpp:114:6) in function 'push_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage9'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_60_1' (src/fft.cpp:10:27) in function 'fft_stage9' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage8'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_60_1' (src/fft.cpp:10:27) in function 'fft_stage8' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage7'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_60_1' (src/fft.cpp:10:27) in function 'fft_stage7' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage6'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_60_1' (src/fft.cpp:10:27) in function 'fft_stage6' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage11'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_60_1' (src/fft.cpp:10:27) in function 'fft_stage11' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage10'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_60_1' (src/fft.cpp:10:27) in function 'fft_stage10' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_86_1' (src/fft.cpp:81:6) in function 'collect_input' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:33:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:34:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:35:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:67:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:68:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:69:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:17)
INFO: [HLS 200-472] Inferring partial write operation for 'I' 
WARNING: [HLS 200-1450] Process rd_data has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process wr_data has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.4 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.45 seconds; current allocated memory: 542.536 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vr_ifft' ...
WARNING: [SYN 201-107] Renaming port name 'vr_ifft/in' to 'vr_ifft/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'vr_ifft/out' to 'vr_ifft/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 543.343 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 543.412 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rd_data_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_149_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_146_1_VITIS_LOOP_149_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_146_1_VITIS_LOOP_149_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 543.564 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 543.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rd_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 543.850 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 544.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collect_input_Pipeline_VITIS_LOOP_89_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_89_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_89_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 544.314 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 544.554 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collect_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 544.644 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 544.795 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage6_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 25, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 545.296 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 546.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage6_Pipeline_VITIS_LOOP_63_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_63_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 546.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 546.452 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 546.577 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 546.765 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage7_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 34, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 547.522 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 548.580 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage7_Pipeline_VITIS_LOOP_63_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_63_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 548.743 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 548.956 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 549.109 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 549.275 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage8_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 34, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 549.994 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 551.081 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage8_Pipeline_VITIS_LOOP_63_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_63_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 551.278 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 551.493 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 551.614 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 551.780 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage9_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 34, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 552.503 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 553.607 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage9_Pipeline_VITIS_LOOP_63_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_63_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 553.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 554.029 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 554.147 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 554.343 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage10_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 34, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 555.084 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 556.140 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage10_Pipeline_VITIS_LOOP_63_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_63_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 556.305 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 556.565 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 556.713 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 556.878 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage11_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 34, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 557.613 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 558.673 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage11_Pipeline_VITIS_LOOP_63_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_63_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 558.885 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 559.099 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 559.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 559.425 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_out_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_121_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_118_1_VITIS_LOOP_121_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 12, loop 'VITIS_LOOP_118_1_VITIS_LOOP_121_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 559.761 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 560.244 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 560.342 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 560.471 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wr_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_163_1_VITIS_LOOP_166_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_163_1_VITIS_LOOP_166_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 560.583 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 560.765 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wr_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 560.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 561.132 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_188_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO out_c_channel (from entry_proc_U0 to wr_data_U0) to 10 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 561.288 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 561.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.16 seconds. CPU system time: 0 seconds. Elapsed time: 1.15 seconds; current allocated memory: 561.702 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 561.839 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vr_ifft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_i7) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.19 seconds. CPU system time: 0 seconds. Elapsed time: 1.19 seconds; current allocated memory: 561.967 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 562.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.12 seconds. CPU system time: 0 seconds. Elapsed time: 1.12 seconds; current allocated memory: 562.443 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rd_data_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_149_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rd_data_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_149_2' pipeline 'VITIS_LOOP_146_1_VITIS_LOOP_149_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_149_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_149_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_149_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_149_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_149_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_149_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_149_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_149_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_149_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_149_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_149_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_149_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rd_data_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_149_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 563.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rd_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_9s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_31ns_38_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rd_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 564.386 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collect_input_Pipeline_VITIS_LOOP_89_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collect_input_Pipeline_VITIS_LOOP_89_2' pipeline 'VITIS_LOOP_89_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collect_input_Pipeline_VITIS_LOOP_89_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 565.826 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collect_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'collect_input'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 567.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage6_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage6_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage6_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 569.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage6_Pipeline_VITIS_LOOP_63_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage6_Pipeline_VITIS_LOOP_63_2' pipeline 'VITIS_LOOP_63_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage6_Pipeline_VITIS_LOOP_63_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 572.037 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 573.499 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage7_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage7_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage7_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 576.306 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage7_Pipeline_VITIS_LOOP_63_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage7_Pipeline_VITIS_LOOP_63_2' pipeline 'VITIS_LOOP_63_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage7_Pipeline_VITIS_LOOP_63_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.84 seconds; current allocated memory: 580.218 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 581.659 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage8_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage8_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage8_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 584.544 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage8_Pipeline_VITIS_LOOP_63_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage8_Pipeline_VITIS_LOOP_63_2' pipeline 'VITIS_LOOP_63_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage8_Pipeline_VITIS_LOOP_63_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0 seconds. Elapsed time: 0.84 seconds; current allocated memory: 588.459 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 589.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage9_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage9_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage9_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 592.784 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage9_Pipeline_VITIS_LOOP_63_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage9_Pipeline_VITIS_LOOP_63_2' pipeline 'VITIS_LOOP_63_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage9_Pipeline_VITIS_LOOP_63_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.84 seconds; current allocated memory: 596.667 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 598.173 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage10_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage10_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage10_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 601.001 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage10_Pipeline_VITIS_LOOP_63_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage10_Pipeline_VITIS_LOOP_63_2' pipeline 'VITIS_LOOP_63_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage10_Pipeline_VITIS_LOOP_63_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 604.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 606.424 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage11_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage11_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage11_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 609.221 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage11_Pipeline_VITIS_LOOP_63_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage11_Pipeline_VITIS_LOOP_63_2' pipeline 'VITIS_LOOP_63_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage11_Pipeline_VITIS_LOOP_63_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.84 seconds; current allocated memory: 613.154 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 614.643 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_out_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_121_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'push_out_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_121_2' pipeline 'VITIS_LOOP_118_1_VITIS_LOOP_121_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hdiv_16ns_16ns_16_6_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_out_Pipeline_VITIS_LOOP_118_1_VITIS_LOOP_121_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 616.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_70_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sptohp_32ns_16_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_out'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 618.291 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'wr_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'wr_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2' pipeline 'VITIS_LOOP_163_1_VITIS_LOOP_166_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'wr_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 619.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'wr_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_9s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_31ns_38_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'wr_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 620.604 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_188_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_188_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 623.925 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.45 seconds. CPU system time: 0 seconds. Elapsed time: 1.46 seconds; current allocated memory: 625.661 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vr_ifft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'vr_ifft/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vr_ifft/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vr_ifft/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vr_ifft/ctrl1_reg' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vr_ifft/ctrl2_reg' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vr_ifft/layer1_reg' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7cg-fbvb900-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=VR_IFFT
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/shine/Desktop/fft_story/vivado/ip_repo/VR_IFFT
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xczu7cg-fbvb900-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name VR_IFFT -format ip_catalog -output /home/shine/Desktop/fft_story/vivado/ip_repo/VR_IFFT -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: set_directive_top -name vr_ifft vr_ifft 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 142.273 MB.
INFO: [HLS 200-10] Analyzing design file 'src/fft.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: src/fft.cpp:189:9
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: src/fft.cpp:191:36
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file src/fft.cpp
WARNING: [HLS 207-5301] unused parameter 'print': /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.69 seconds. CPU system time: 0.76 seconds. Elapsed time: 22.78 seconds; current allocated memory: 145.387 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::stream()' into 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>::stream()' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:198:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::write(hls::vector<std::complex<decimal16>, 4ul> const&)' into 'rd_data(hls::vector<std::complex<decimal16>, 4ul>*, hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, ctrl1_t*)' (src/fft.cpp:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::read(hls::vector<std::complex<decimal16>, 4ul>&)' into 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::pragma() const' into 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::read()' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:96:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:97:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:100:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:103:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:106:11)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::write(hls::vector<std::complex<decimal16>, 4ul> const&)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:140:8)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:139:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:138:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:137:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:136:4)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::read()' into 'wr_data(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*)' (src/fft.cpp:173:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>::stream()' into 'vr_ifft(hls::vector<std::complex<decimal16>, 4ul>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*, ctrl2_t*, layer1_t*)' (src/fft.cpp:220:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>::stream()' into 'vr_ifft(hls::vector<std::complex<decimal16>, 4ul>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*, ctrl2_t*, layer1_t*)' (src/fft.cpp:221:33)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<decimal16>, 4ul>::array()' into 'hls::vector<std::complex<decimal16>, 4ul>::vector()' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::complex<decimal16>, 4ul>::_S_ref(std::complex<decimal16> const (&) [4], unsigned long)' into 'std::array<std::complex<decimal16>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/array:182:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::vector()' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::vector()' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:115:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:115:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::vector()' into 'wr_data(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*)' (src/fft.cpp:163:0)
INFO: [HLS 214-241] Aggregating maxi variable 'in' with non-compact mode in 128-bits (src/fft.cpp:180:0)
INFO: [HLS 214-241] Aggregating maxi variable 'out' with non-compact mode in 128-bits (src/fft.cpp:180:0)
INFO: [HLS 214-241] Aggregating bram variable 'input_data' with field bit alignment mode in 32-bits (src/fft.cpp:194:13)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_1' with field bit alignment mode in 32-bits (src/fft.cpp:195:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_2' with field bit alignment mode in 32-bits (src/fft.cpp:196:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_3' with field bit alignment mode in 32-bits (src/fft.cpp:197:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_4' with field bit alignment mode in 32-bits (src/fft.cpp:198:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_5' with field bit alignment mode in 32-bits (src/fft.cpp:199:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6' with field bit alignment mode in 32-bits (src/fft.cpp:200:14)
INFO: [HLS 214-241] Aggregating scalar variable 'tmp' with field bit alignment mode in 128-bits (src/fft.cpp:87:17)
INFO: [HLS 214-241] Aggregating scalar variable 'tmp' with field bit alignment mode in 128-bits (src/fft.cpp:119:17)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 128 in loop 'VITIS_LOOP_152_2'(src/fft.cpp:152:20) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/fft.cpp:149:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 128 in loop 'VITIS_LOOP_169_2'(src/fft.cpp:169:20) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/fft.cpp:166:20)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.a4s_struct.std::complexs' into '_llvm.fpga.unpack.none.s_class.hls::vectors.i128.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_class.hls::vectors.i128.1' into 'rd_data(hls::vector<std::complex<decimal16>, 4ul>*, hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:173:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:176:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:173:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:176:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:173:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:176:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:173:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:176:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.sl_f16f16s' into '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:388:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:39:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:39:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:38:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:38:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:37:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:37:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:36:21)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:36:21)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:328:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:388:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:388:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:151:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_class.hls::vectors' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:147:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:151:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:147:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:151:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:147:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:151:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:147:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_class.hls::vectors.1' into 'wr_data(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*) (.1)' (src/fft.cpp:173:15)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.45 seconds. CPU system time: 0.21 seconds. Elapsed time: 5.27 seconds; current allocated memory: 148.264 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 148.268 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 166.270 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 195.294 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'ctrl1_reg' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'ctrl2_reg' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'layer1_reg' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_169_2' (src/fft.cpp:164:6) in function 'wr_data'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_152_2' (src/fft.cpp:147:6) in function 'rd_data'.
INFO: [XFORM 203-101] Partitioning array 'w._M_real'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w._M_imag'  in dimension 1 completely.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_191_1 (src/fft.cpp:200)  of function 'vr_ifft'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_191_1' (src/fft.cpp:200:3), detected/extracted 11 process function(s): 
	 'entry_proc'
	 'rd_data'
	 'collect_input'
	 'fft_stage4'
	 'fft_stage5'
	 'fft_stage6'
	 'fft_stage7'
	 'fft_stage8'
	 'fft_stage9'
	 'push_out'
	 'wr_data'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:10:21) in function 'fft_stage9'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) in function 'fft_stage9'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:10:21) in function 'fft_stage8'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) in function 'fft_stage8'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:10:21) in function 'fft_stage7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) in function 'fft_stage7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:10:21) in function 'fft_stage6'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) in function 'fft_stage6'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:10:21) in function 'fft_stage5'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) in function 'fft_stage5'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 248.920 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_166_1' (src/fft.cpp:164:8) in function 'wr_data'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_149_1' (src/fft.cpp:147:8) in function 'rd_data'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_121_1' (src/fft.cpp:117:6) in function 'push_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage9'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage9' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage8'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage8' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage7'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage7' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage6'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage6' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage5'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage5' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage4'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage4' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_89_1' (src/fft.cpp:84:6) in function 'collect_input' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'I' 
WARNING: [HLS 200-1450] Process rd_data has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process wr_data has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.36 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.44 seconds; current allocated memory: 541.280 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vr_ifft' ...
WARNING: [SYN 201-107] Renaming port name 'vr_ifft/in' to 'vr_ifft/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'vr_ifft/out' to 'vr_ifft/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 542.102 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 542.154 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_149_1_VITIS_LOOP_152_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_149_1_VITIS_LOOP_152_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 542.248 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 542.404 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rd_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 542.556 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 542.806 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collect_input_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 543.005 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 543.244 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collect_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 543.365 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 543.486 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage4_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 25, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 543.994 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 544.732 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage4_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 544.962 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 545.175 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 545.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 545.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage5_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 34, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 546.190 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 547.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage5_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 547.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 547.701 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 547.841 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 548.006 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage6_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 34, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 548.761 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 549.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage6_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 550.005 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 550.232 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 550.411 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 550.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage7_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 34, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 551.325 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 552.382 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage7_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 552.548 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 552.807 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 552.925 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 553.120 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage8_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 34, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 553.865 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 554.924 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage8_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 555.119 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 555.346 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 555.464 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 555.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage9_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 34, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 556.401 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 557.493 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage9_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 557.658 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 557.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 558.005 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 558.198 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_out_Pipeline_VITIS_LOOP_121_1_VITIS_LOOP_124_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_121_1_VITIS_LOOP_124_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 12, loop 'VITIS_LOOP_121_1_VITIS_LOOP_124_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 558.548 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 559.030 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 559.128 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 559.257 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_166_1_VITIS_LOOP_169_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_166_1_VITIS_LOOP_169_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 559.384 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 559.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wr_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 559.666 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 559.872 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_191_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO out_c_channel (from entry_proc_U0 to wr_data_U0) to 10 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 560.073 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 560.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.03 seconds. CPU system time: 0 seconds. Elapsed time: 1.04 seconds; current allocated memory: 560.472 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 560.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vr_ifft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_i7) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.06 seconds. CPU system time: 0 seconds. Elapsed time: 1.07 seconds; current allocated memory: 560.725 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 561.011 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.04 seconds. CPU system time: 0 seconds. Elapsed time: 1.03 seconds; current allocated memory: 561.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2' pipeline 'VITIS_LOOP_149_1_VITIS_LOOP_152_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 561.864 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rd_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_9s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_31ns_38_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rd_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 563.214 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collect_input_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collect_input_Pipeline_VITIS_LOOP_92_2' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collect_input_Pipeline_VITIS_LOOP_92_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 564.642 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collect_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'collect_input'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 565.936 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage4_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage4_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage4_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 567.924 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage4_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage4_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage4_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 570.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 572.228 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage5_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage5_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage5_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 575.110 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage5_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage5_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage5_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.77 seconds; current allocated memory: 578.979 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 580.463 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage6_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage6_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage6_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 583.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage6_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage6_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage6_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.77 seconds; current allocated memory: 587.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 588.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage7_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage7_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage7_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 591.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage7_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage7_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage7_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0 seconds. Elapsed time: 0.77 seconds; current allocated memory: 595.463 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 596.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage8_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage8_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage8_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 599.776 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage8_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage8_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage8_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0 seconds. Elapsed time: 0.76 seconds; current allocated memory: 603.696 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 605.155 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage9_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage9_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage9_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 607.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage9_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage9_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage9_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.75 seconds; current allocated memory: 611.950 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 613.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_out_Pipeline_VITIS_LOOP_121_1_VITIS_LOOP_124_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'push_out_Pipeline_VITIS_LOOP_121_1_VITIS_LOOP_124_2' pipeline 'VITIS_LOOP_121_1_VITIS_LOOP_124_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hdiv_16ns_16ns_16_6_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_out_Pipeline_VITIS_LOOP_121_1_VITIS_LOOP_124_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 615.060 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_70_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sptohp_32ns_16_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_out'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 617.111 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2' pipeline 'VITIS_LOOP_166_1_VITIS_LOOP_169_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 618.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'wr_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_9s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_31ns_38_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'wr_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 619.347 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_191_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_191_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 622.636 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.33 seconds. CPU system time: 0 seconds. Elapsed time: 1.33 seconds; current allocated memory: 624.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vr_ifft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'vr_ifft/gmem' to 'm_axi'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7cg-fbvb900-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=VR_IFFT
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/shine/Desktop/fft_story/vivado/ip_repo/VR_IFFT
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xczu7cg-fbvb900-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name VR_IFFT -format ip_catalog -output /home/shine/Desktop/fft_story/vivado/ip_repo/VR_IFFT -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 142.272 MB.
INFO: [HLS 200-10] Analyzing design file 'src/fft.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: src/fft.cpp:189:9
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: src/fft.cpp:191:36
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file src/fft.cpp
WARNING: [HLS 207-5301] unused parameter 'print': /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: src/fft.cpp:189:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 21.88 seconds. CPU system time: 0.9 seconds. Elapsed time: 28.09 seconds; current allocated memory: 145.339 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-241] Aggregating scalar variable 'ctrl1_reg' with field bit alignment mode in 32-bits (src/fft.cpp:9:0)
INFO: [HLS 214-241] Aggregating bram variable 'X' with field bit alignment mode in 32-bits
INFO: [HLS 214-241] Aggregating bram variable 'I' with field bit alignment mode in 32-bits
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.sl_f16f16s' into '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:388:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*)' (src/fft.cpp:73:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*)' (src/fft.cpp:73:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*)' (src/fft.cpp:73:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*)' (src/fft.cpp:72:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*)' (src/fft.cpp:72:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*)' (src/fft.cpp:72:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*)' (src/fft.cpp:71:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*)' (src/fft.cpp:71:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*)' (src/fft.cpp:71:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*)' (src/fft.cpp:70:12)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*)' (src/fft.cpp:70:12)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*)' (src/fft.cpp:70:12)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*)' (src/fft.cpp:39:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*)' (src/fft.cpp:39:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*)' (src/fft.cpp:38:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*)' (src/fft.cpp:38:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*)' (src/fft.cpp:37:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*)' (src/fft.cpp:37:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*)' (src/fft.cpp:36:21)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*)' (src/fft.cpp:36:21)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:328:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:388:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:388:26)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.19 seconds. CPU system time: 0.22 seconds. Elapsed time: 45.4 seconds; current allocated memory: 147.404 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 147.406 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 154.507 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 162.696 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:10:21) in function 'fft_stage'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) in function 'fft_stage'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 193.401 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 210.795 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_stage' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
WARNING: [HLS 200-880] The II Violation in module 'fft_stage_Pipeline_SKIP_X_SKIP_Y' (loop 'SKIP_X_SKIP_Y'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('X_addr_4_write_ln38', src/fft.cpp:38) of constant <constant:_ssdm_op_Write.bram.i32> on array 'X' and 'store' operation ('X_addr_write_ln36', src/fft.cpp:36) of constant <constant:_ssdm_op_Write.bram.i32> on array 'X'.
WARNING: [HLS 200-880] The II Violation in module 'fft_stage_Pipeline_SKIP_X_SKIP_Y' (loop 'SKIP_X_SKIP_Y'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('X_addr_6_write_ln39', src/fft.cpp:39) of constant <constant:_ssdm_op_Write.bram.i32> on array 'X' and 'store' operation ('X_addr_write_ln36', src/fft.cpp:36) of constant <constant:_ssdm_op_Write.bram.i32> on array 'X'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 4, Depth = 38, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 211.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 212.872 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 213.050 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 213.288 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 213.460 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 213.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 215.628 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 219.538 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stage/I' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stage/X' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stage/curr_stage' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stage/y' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stage/ctrl1_reg' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fft_stage' to 'ap_ctrl_hs'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7cg-fbvb900-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=VR_IFFT
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/shine/Desktop/fft_story/vivado/ip_repo/VR_IFFT
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xczu7cg-fbvb900-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name VR_IFFT -format ip_catalog -output /home/shine/Desktop/fft_story/vivado/ip_repo/VR_IFFT -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 142.274 MB.
INFO: [HLS 200-10] Analyzing design file 'src/fft.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: src/fft.cpp:189:9
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: src/fft.cpp:191:36
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file src/fft.cpp
WARNING: [HLS 207-5301] unused parameter 'print': /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: src/fft.cpp:189:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 20.59 seconds. CPU system time: 0.91 seconds. Elapsed time: 20.21 seconds; current allocated memory: 145.341 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-241] Aggregating scalar variable 'ctrl1_reg' with field bit alignment mode in 32-bits (src/fft.cpp:9:0)
INFO: [HLS 214-241] Aggregating bram variable 'X' with field bit alignment mode in 32-bits
INFO: [HLS 214-241] Aggregating bram variable 'I' with field bit alignment mode in 32-bits
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.sl_f16f16s' into '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:388:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*)' (src/fft.cpp:73:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*)' (src/fft.cpp:73:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*)' (src/fft.cpp:73:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*)' (src/fft.cpp:72:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*)' (src/fft.cpp:72:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*)' (src/fft.cpp:72:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*)' (src/fft.cpp:71:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*)' (src/fft.cpp:71:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*)' (src/fft.cpp:71:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*)' (src/fft.cpp:70:12)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*)' (src/fft.cpp:70:12)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*)' (src/fft.cpp:70:12)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*)' (src/fft.cpp:39:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*)' (src/fft.cpp:39:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*)' (src/fft.cpp:38:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*)' (src/fft.cpp:38:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*)' (src/fft.cpp:37:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*)' (src/fft.cpp:37:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*)' (src/fft.cpp:36:21)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*)' (src/fft.cpp:36:21)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:328:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:388:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:388:26)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.89 seconds. CPU system time: 0.17 seconds. Elapsed time: 3.05 seconds; current allocated memory: 147.460 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 147.462 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 154.563 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 162.756 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:10:21) in function 'fft_stage'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) in function 'fft_stage'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 193.460 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 210.877 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_stage' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
WARNING: [HLS 200-880] The II Violation in module 'fft_stage_Pipeline_SKIP_X_SKIP_Y' (loop 'SKIP_X_SKIP_Y'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('X_addr_4_write_ln38', src/fft.cpp:38) of constant <constant:_ssdm_op_Write.bram.i32> on array 'X' and 'store' operation ('X_addr_write_ln36', src/fft.cpp:36) of constant <constant:_ssdm_op_Write.bram.i32> on array 'X'.
WARNING: [HLS 200-880] The II Violation in module 'fft_stage_Pipeline_SKIP_X_SKIP_Y' (loop 'SKIP_X_SKIP_Y'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('X_addr_6_write_ln39', src/fft.cpp:39) of constant <constant:_ssdm_op_Write.bram.i32> on array 'X' and 'store' operation ('X_addr_write_ln36', src/fft.cpp:36) of constant <constant:_ssdm_op_Write.bram.i32> on array 'X'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 4, Depth = 66, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 211.889 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 213.063 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 213.240 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 213.463 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 213.657 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 214.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_8_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 216.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 220.244 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stage/I' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stage/X' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stage/curr_stage' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stage/y' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stage/ctrl1_reg' to 'ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7cg-fbvb900-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=VR_IFFT
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/shine/Desktop/fft_story/vivado/ip_repo/VR_IFFT
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xczu7cg-fbvb900-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name VR_IFFT -format ip_catalog -output /home/shine/Desktop/fft_story/vivado/ip_repo/VR_IFFT -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 142.272 MB.
INFO: [HLS 200-10] Analyzing design file 'src/fft.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: src/fft.cpp:189:9
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: src/fft.cpp:191:36
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file src/fft.cpp
WARNING: [HLS 207-5301] unused parameter 'print': /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 20.46 seconds. CPU system time: 0.88 seconds. Elapsed time: 20.62 seconds; current allocated memory: 145.369 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::stream()' into 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>::stream()' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:198:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::write(hls::vector<std::complex<decimal16>, 4ul> const&)' into 'rd_data(hls::vector<std::complex<decimal16>, 4ul>*, hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, ctrl1_t*)' (src/fft.cpp:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::read(hls::vector<std::complex<decimal16>, 4ul>&)' into 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::pragma() const' into 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::read()' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:96:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:97:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:100:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:103:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:106:11)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::write(hls::vector<std::complex<decimal16>, 4ul> const&)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:140:8)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:139:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:138:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:137:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:136:4)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::read()' into 'wr_data(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*)' (src/fft.cpp:173:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>::stream()' into 'vr_ifft(hls::vector<std::complex<decimal16>, 4ul>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*, ctrl2_t*, layer1_t*)' (src/fft.cpp:220:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>::stream()' into 'vr_ifft(hls::vector<std::complex<decimal16>, 4ul>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*, ctrl2_t*, layer1_t*)' (src/fft.cpp:221:33)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<decimal16>, 4ul>::array()' into 'hls::vector<std::complex<decimal16>, 4ul>::vector()' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::complex<decimal16>, 4ul>::_S_ref(std::complex<decimal16> const (&) [4], unsigned long)' into 'std::array<std::complex<decimal16>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/array:182:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::vector()' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::vector()' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:115:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:115:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::vector()' into 'wr_data(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*)' (src/fft.cpp:163:0)
INFO: [HLS 214-241] Aggregating maxi variable 'in' with non-compact mode in 128-bits (src/fft.cpp:180:0)
INFO: [HLS 214-241] Aggregating maxi variable 'out' with non-compact mode in 128-bits (src/fft.cpp:180:0)
INFO: [HLS 214-241] Aggregating bram variable 'input_data' with field bit alignment mode in 32-bits (src/fft.cpp:194:13)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_1' with field bit alignment mode in 32-bits (src/fft.cpp:195:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_2' with field bit alignment mode in 32-bits (src/fft.cpp:196:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_3' with field bit alignment mode in 32-bits (src/fft.cpp:197:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_4' with field bit alignment mode in 32-bits (src/fft.cpp:198:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_5' with field bit alignment mode in 32-bits (src/fft.cpp:199:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6' with field bit alignment mode in 32-bits (src/fft.cpp:200:14)
INFO: [HLS 214-241] Aggregating scalar variable 'tmp' with field bit alignment mode in 128-bits (src/fft.cpp:87:17)
INFO: [HLS 214-241] Aggregating scalar variable 'tmp' with field bit alignment mode in 128-bits (src/fft.cpp:119:17)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 128 in loop 'VITIS_LOOP_152_2'(src/fft.cpp:152:20) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/fft.cpp:149:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 128 in loop 'VITIS_LOOP_169_2'(src/fft.cpp:169:20) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/fft.cpp:166:20)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.a4s_struct.std::complexs' into '_llvm.fpga.unpack.none.s_class.hls::vectors.i128.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_class.hls::vectors.i128.1' into 'rd_data(hls::vector<std::complex<decimal16>, 4ul>*, hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:173:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:176:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:173:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:176:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:173:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:176:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:173:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:176:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.sl_f16f16s' into '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:388:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:39:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:39:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:38:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:38:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:37:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:37:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:36:21)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:36:21)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:328:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:388:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:388:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:151:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_class.hls::vectors' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:147:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:151:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:147:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:151:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:147:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:151:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:147:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_class.hls::vectors.1' into 'wr_data(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*) (.1)' (src/fft.cpp:173:15)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.39 seconds. CPU system time: 0.22 seconds. Elapsed time: 3.63 seconds; current allocated memory: 148.315 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 148.320 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 166.322 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 195.341 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'ctrl1_reg' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'ctrl2_reg' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'layer1_reg' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_169_2' (src/fft.cpp:164:6) in function 'wr_data'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_152_2' (src/fft.cpp:147:6) in function 'rd_data'.
INFO: [XFORM 203-101] Partitioning array 'w._M_real'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w._M_imag'  in dimension 1 completely.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_191_1 (src/fft.cpp:200)  of function 'vr_ifft'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_191_1' (src/fft.cpp:200:3), detected/extracted 11 process function(s): 
	 'entry_proc'
	 'rd_data'
	 'collect_input'
	 'fft_stage4'
	 'fft_stage5'
	 'fft_stage6'
	 'fft_stage7'
	 'fft_stage8'
	 'fft_stage9'
	 'push_out'
	 'wr_data'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:10:21) in function 'fft_stage9'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) in function 'fft_stage9'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:10:21) in function 'fft_stage8'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) in function 'fft_stage8'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:10:21) in function 'fft_stage7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) in function 'fft_stage7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:10:21) in function 'fft_stage6'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) in function 'fft_stage6'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:10:21) in function 'fft_stage5'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) in function 'fft_stage5'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 248.980 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_166_1' (src/fft.cpp:164:8) in function 'wr_data'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_149_1' (src/fft.cpp:147:8) in function 'rd_data'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_121_1' (src/fft.cpp:117:6) in function 'push_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage9'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage9' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage8'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage8' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage7'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage7' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage6'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage6' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage5'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage5' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage4'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage4' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_89_1' (src/fft.cpp:84:6) in function 'collect_input' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'I' 
WARNING: [HLS 200-1450] Process rd_data has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process wr_data has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.36 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.41 seconds; current allocated memory: 541.431 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vr_ifft' ...
WARNING: [SYN 201-107] Renaming port name 'vr_ifft/in' to 'vr_ifft/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'vr_ifft/out' to 'vr_ifft/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 542.253 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 542.306 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_149_1_VITIS_LOOP_152_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_149_1_VITIS_LOOP_152_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 542.401 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 542.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rd_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 542.716 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 542.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collect_input_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 543.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 543.404 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collect_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 543.525 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 543.646 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage4_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 25, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 544.156 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 544.896 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage4_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 545.124 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 545.337 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 545.460 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 545.620 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage5_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 26, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 546.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 547.364 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage5_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 547.541 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 547.782 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 547.905 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 548.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage6_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 26, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 548.820 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 549.825 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage6_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 550.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 550.217 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 550.396 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 550.579 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage7_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 26, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 551.282 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 552.302 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage7_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 552.468 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 552.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 552.844 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 553.040 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage8_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 26, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 553.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 554.763 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage8_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 554.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 555.170 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 555.304 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 555.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage9_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 26, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 556.229 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 557.248 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage9_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 557.416 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 557.628 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 557.763 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 557.956 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_out_Pipeline_VITIS_LOOP_121_1_VITIS_LOOP_124_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_121_1_VITIS_LOOP_124_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 12, loop 'VITIS_LOOP_121_1_VITIS_LOOP_124_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 558.292 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 558.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 558.871 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 559.001 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_166_1_VITIS_LOOP_169_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_166_1_VITIS_LOOP_169_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 559.139 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 559.267 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wr_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 559.421 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 559.630 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_191_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO out_c_channel (from entry_proc_U0 to wr_data_U0) to 10 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 559.812 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 560.146 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.97 seconds. CPU system time: 0 seconds. Elapsed time: 0.97 seconds; current allocated memory: 560.226 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 560.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vr_ifft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_i7) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.01 seconds. CPU system time: 0 seconds. Elapsed time: 1.01 seconds; current allocated memory: 560.477 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 560.764 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0 seconds. Elapsed time: 0.99 seconds; current allocated memory: 560.993 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2' pipeline 'VITIS_LOOP_149_1_VITIS_LOOP_152_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 561.584 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rd_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_9s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_31ns_38_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rd_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 562.951 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collect_input_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collect_input_Pipeline_VITIS_LOOP_92_2' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collect_input_Pipeline_VITIS_LOOP_92_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 564.378 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collect_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'collect_input'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 565.658 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage4_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage4_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage4_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 567.646 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage4_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage4_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage4_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 570.564 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 571.952 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage5_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage5_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage5_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 574.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage5_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage5_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage5_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0 seconds. Elapsed time: 0.68 seconds; current allocated memory: 578.369 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 579.913 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage6_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage6_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage6_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 582.468 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage6_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage6_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage6_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0 seconds. Elapsed time: 0.68 seconds; current allocated memory: 586.369 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 587.813 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage7_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage7_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage7_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 590.439 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage7_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage7_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage7_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 594.249 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 595.751 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage8_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage8_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage8_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 598.350 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage8_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage8_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage8_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 602.178 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 603.698 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage9_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage9_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage9_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 606.315 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage9_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage9_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage9_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0 seconds. Elapsed time: 0.68 seconds; current allocated memory: 610.161 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 611.635 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_out_Pipeline_VITIS_LOOP_121_1_VITIS_LOOP_124_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'push_out_Pipeline_VITIS_LOOP_121_1_VITIS_LOOP_124_2' pipeline 'VITIS_LOOP_121_1_VITIS_LOOP_124_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hdiv_16ns_16ns_16_6_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_out_Pipeline_VITIS_LOOP_121_1_VITIS_LOOP_124_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 613.257 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_70_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sptohp_32ns_16_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_out'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 615.308 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2' pipeline 'VITIS_LOOP_166_1_VITIS_LOOP_169_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 616.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'wr_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_9s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_31ns_38_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'wr_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 617.603 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_191_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_191_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 620.865 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.25 seconds. CPU system time: 0 seconds. Elapsed time: 1.26 seconds; current allocated memory: 622.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vr_ifft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'vr_ifft/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vr_ifft/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vr_ifft/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vr_ifft/ctrl1_reg' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vr_ifft/ctrl2_reg' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vr_ifft/layer1_reg' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7cg-fbvb900-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=VR_IFFT
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/shine/Desktop/fft_story/vivado/ip_repo/VR_IFFT
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xczu7cg-fbvb900-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name VR_IFFT -format ip_catalog -output /home/shine/Desktop/fft_story/vivado/ip_repo/VR_IFFT -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 142.303 MB.
INFO: [HLS 200-10] Analyzing design file 'src/fft.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: src/fft.cpp:189:9
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: src/fft.cpp:191:36
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file src/fft.cpp
WARNING: [HLS 207-5301] unused parameter 'print': /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 20.19 seconds. CPU system time: 0.79 seconds. Elapsed time: 20.35 seconds; current allocated memory: 145.369 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::stream()' into 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>::stream()' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:198:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::write(hls::vector<std::complex<decimal16>, 4ul> const&)' into 'rd_data(hls::vector<std::complex<decimal16>, 4ul>*, hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, ctrl1_t*)' (src/fft.cpp:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::read(hls::vector<std::complex<decimal16>, 4ul>&)' into 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::pragma() const' into 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::read()' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:96:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:97:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:100:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:103:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:106:11)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::write(hls::vector<std::complex<decimal16>, 4ul> const&)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:140:8)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:139:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:138:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:137:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:136:4)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::read()' into 'wr_data(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*)' (src/fft.cpp:173:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>::stream()' into 'vr_ifft(hls::vector<std::complex<decimal16>, 4ul>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*, ctrl2_t*, layer1_t*)' (src/fft.cpp:220:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>::stream()' into 'vr_ifft(hls::vector<std::complex<decimal16>, 4ul>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*, ctrl2_t*, layer1_t*)' (src/fft.cpp:221:33)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<decimal16>, 4ul>::array()' into 'hls::vector<std::complex<decimal16>, 4ul>::vector()' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::complex<decimal16>, 4ul>::_S_ref(std::complex<decimal16> const (&) [4], unsigned long)' into 'std::array<std::complex<decimal16>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/array:182:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::vector()' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::vector()' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:115:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:115:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::vector()' into 'wr_data(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*)' (src/fft.cpp:163:0)
INFO: [HLS 214-241] Aggregating maxi variable 'in' with non-compact mode in 128-bits (src/fft.cpp:180:0)
INFO: [HLS 214-241] Aggregating maxi variable 'out' with non-compact mode in 128-bits (src/fft.cpp:180:0)
INFO: [HLS 214-241] Aggregating bram variable 'input_data' with field bit alignment mode in 32-bits (src/fft.cpp:194:13)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_1' with field bit alignment mode in 32-bits (src/fft.cpp:195:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_2' with field bit alignment mode in 32-bits (src/fft.cpp:196:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_3' with field bit alignment mode in 32-bits (src/fft.cpp:197:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_4' with field bit alignment mode in 32-bits (src/fft.cpp:198:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_5' with field bit alignment mode in 32-bits (src/fft.cpp:199:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6' with field bit alignment mode in 32-bits (src/fft.cpp:200:14)
INFO: [HLS 214-241] Aggregating scalar variable 'tmp' with field bit alignment mode in 128-bits (src/fft.cpp:87:17)
INFO: [HLS 214-241] Aggregating scalar variable 'tmp' with field bit alignment mode in 128-bits (src/fft.cpp:119:17)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 128 in loop 'VITIS_LOOP_152_2'(src/fft.cpp:152:20) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/fft.cpp:149:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 128 in loop 'VITIS_LOOP_169_2'(src/fft.cpp:169:20) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/fft.cpp:166:20)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.a4s_struct.std::complexs' into '_llvm.fpga.unpack.none.s_class.hls::vectors.i128.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_class.hls::vectors.i128.1' into 'rd_data(hls::vector<std::complex<decimal16>, 4ul>*, hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:173:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:176:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:173:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:176:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:173:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:176:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:173:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:176:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.sl_f16f16s' into '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:388:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:39:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:39:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:38:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:38:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:37:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:37:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:36:21)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:36:21)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:328:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:388:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:388:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:151:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_class.hls::vectors' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:147:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:151:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:147:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:151:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:147:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:151:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:147:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_class.hls::vectors.1' into 'wr_data(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*) (.1)' (src/fft.cpp:173:15)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.45 seconds. CPU system time: 0.19 seconds. Elapsed time: 3.63 seconds; current allocated memory: 148.333 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 148.336 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 166.337 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 195.352 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'ctrl1_reg' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'ctrl2_reg' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'layer1_reg' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_169_2' (src/fft.cpp:164:6) in function 'wr_data'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_152_2' (src/fft.cpp:147:6) in function 'rd_data'.
INFO: [XFORM 203-101] Partitioning array 'w._M_real'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w._M_imag'  in dimension 1 completely.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_191_1 (src/fft.cpp:200)  of function 'vr_ifft'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_191_1' (src/fft.cpp:200:3), detected/extracted 11 process function(s): 
	 'entry_proc'
	 'rd_data'
	 'collect_input'
	 'fft_stage4'
	 'fft_stage5'
	 'fft_stage6'
	 'fft_stage7'
	 'fft_stage8'
	 'fft_stage9'
	 'push_out'
	 'wr_data'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:10:21) in function 'fft_stage9'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) in function 'fft_stage9'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:10:21) in function 'fft_stage8'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) in function 'fft_stage8'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:10:21) in function 'fft_stage7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) in function 'fft_stage7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:10:21) in function 'fft_stage6'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) in function 'fft_stage6'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:10:21) in function 'fft_stage5'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) in function 'fft_stage5'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 248.987 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_166_1' (src/fft.cpp:164:8) in function 'wr_data'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_149_1' (src/fft.cpp:147:8) in function 'rd_data'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_121_1' (src/fft.cpp:117:6) in function 'push_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage9'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage9' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage8'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage8' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage7'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage7' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage6'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage6' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage5'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage5' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage4'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage4' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_89_1' (src/fft.cpp:84:6) in function 'collect_input' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'I' 
WARNING: [HLS 200-1450] Process rd_data has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process wr_data has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.38 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.49 seconds; current allocated memory: 541.386 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vr_ifft' ...
WARNING: [SYN 201-107] Renaming port name 'vr_ifft/in' to 'vr_ifft/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'vr_ifft/out' to 'vr_ifft/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 542.209 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 542.261 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_149_1_VITIS_LOOP_152_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_149_1_VITIS_LOOP_152_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 542.384 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 542.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rd_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 542.670 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 542.917 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collect_input_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 543.114 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 543.384 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collect_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 543.475 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 543.597 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage4_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 25, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 544.108 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 544.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage4_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 545.075 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 545.288 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 545.411 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 545.571 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage5_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 26, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 546.275 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 547.311 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage5_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 547.493 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 547.737 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 547.861 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 548.069 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage6_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 26, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 548.772 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 549.778 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage6_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 549.956 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 550.170 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 550.347 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 550.529 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage7_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 26, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 551.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 552.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage7_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 552.419 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 552.659 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 552.794 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 552.990 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage8_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 26, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 553.689 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 554.739 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage8_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 554.905 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 555.120 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 555.254 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 555.419 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage9_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 26, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 556.178 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 557.200 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage9_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 557.365 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 557.576 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 557.711 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 557.904 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_out_Pipeline_VITIS_LOOP_121_1_VITIS_LOOP_124_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_121_1_VITIS_LOOP_124_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 12, loop 'VITIS_LOOP_121_1_VITIS_LOOP_124_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 558.235 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 558.733 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 558.818 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 558.982 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_166_1_VITIS_LOOP_169_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_166_1_VITIS_LOOP_169_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 559.094 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 559.221 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wr_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 559.357 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 559.581 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_191_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO out_c_channel (from entry_proc_U0 to wr_data_U0) to 10 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 559.795 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 560.101 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.98 seconds. CPU system time: 0 seconds. Elapsed time: 0.99 seconds; current allocated memory: 560.181 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 560.313 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vr_ifft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_i7) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.02 seconds; current allocated memory: 560.432 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 560.720 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.01 seconds; current allocated memory: 560.947 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2' pipeline 'VITIS_LOOP_149_1_VITIS_LOOP_152_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 561.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rd_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_9s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_31ns_38_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rd_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 562.905 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collect_input_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collect_input_Pipeline_VITIS_LOOP_92_2' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collect_input_Pipeline_VITIS_LOOP_92_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 564.334 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collect_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'collect_input'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 565.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage4_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage4_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage4_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 567.599 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage4_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage4_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage4_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 570.517 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 571.935 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage5_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage5_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage5_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 574.515 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage5_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage5_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage5_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0 seconds. Elapsed time: 0.68 seconds; current allocated memory: 578.338 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 579.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage6_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage6_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage6_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 582.437 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage6_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage6_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage6_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 586.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 587.780 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage7_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage7_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage7_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 590.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage7_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage7_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage7_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0 seconds. Elapsed time: 0.65 seconds; current allocated memory: 594.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 595.720 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage8_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage8_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage8_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 598.319 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage8_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage8_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage8_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 602.149 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 603.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage9_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage9_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage9_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 606.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage9_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage9_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage9_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 610.131 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 611.603 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_out_Pipeline_VITIS_LOOP_121_1_VITIS_LOOP_124_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'push_out_Pipeline_VITIS_LOOP_121_1_VITIS_LOOP_124_2' pipeline 'VITIS_LOOP_121_1_VITIS_LOOP_124_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hdiv_16ns_16ns_16_6_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_out_Pipeline_VITIS_LOOP_121_1_VITIS_LOOP_124_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 613.226 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_70_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sptohp_32ns_16_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_out'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 615.315 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2' pipeline 'VITIS_LOOP_166_1_VITIS_LOOP_169_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 616.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'wr_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_9s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_31ns_38_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'wr_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 617.603 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_191_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_191_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 620.864 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.21 seconds. CPU system time: 0 seconds. Elapsed time: 1.21 seconds; current allocated memory: 622.655 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vr_ifft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'vr_ifft/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vr_ifft/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vr_ifft/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vr_ifft/ctrl1_reg' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vr_ifft/ctrl2_reg' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vr_ifft/layer1_reg' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7cg-fbvb900-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=VR_IFFT
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/shine/Desktop/fft_story/vivado/ip_repo/VR_IFFT
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xczu7cg-fbvb900-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name VR_IFFT -format ip_catalog -output /home/shine/Desktop/fft_story/vivado/ip_repo/VR_IFFT -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 142.309 MB.
INFO: [HLS 200-10] Analyzing design file 'src/fft.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: src/fft.cpp:189:9
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: src/fft.cpp:191:36
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file src/fft.cpp
WARNING: [HLS 207-5301] unused parameter 'print': /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 20.18 seconds. CPU system time: 0.77 seconds. Elapsed time: 20.27 seconds; current allocated memory: 145.436 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::stream()' into 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>::stream()' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:198:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::write(hls::vector<std::complex<decimal16>, 4ul> const&)' into 'rd_data(hls::vector<std::complex<decimal16>, 4ul>*, hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, ctrl1_t*)' (src/fft.cpp:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::read(hls::vector<std::complex<decimal16>, 4ul>&)' into 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::pragma() const' into 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::read()' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:96:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:97:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:100:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:103:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:106:11)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::write(hls::vector<std::complex<decimal16>, 4ul> const&)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:140:8)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:139:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:138:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:137:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:136:4)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::read()' into 'wr_data(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*)' (src/fft.cpp:173:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>::stream()' into 'vr_ifft(hls::vector<std::complex<decimal16>, 4ul>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*, ctrl2_t*, layer1_t*)' (src/fft.cpp:220:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>::stream()' into 'vr_ifft(hls::vector<std::complex<decimal16>, 4ul>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*, ctrl2_t*, layer1_t*)' (src/fft.cpp:221:33)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<decimal16>, 4ul>::array()' into 'hls::vector<std::complex<decimal16>, 4ul>::vector()' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::complex<decimal16>, 4ul>::_S_ref(std::complex<decimal16> const (&) [4], unsigned long)' into 'std::array<std::complex<decimal16>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/array:182:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::vector()' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::vector()' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:115:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:115:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::vector()' into 'wr_data(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*)' (src/fft.cpp:163:0)
INFO: [HLS 214-241] Aggregating maxi variable 'in' with non-compact mode in 128-bits (src/fft.cpp:180:0)
INFO: [HLS 214-241] Aggregating maxi variable 'out' with non-compact mode in 128-bits (src/fft.cpp:180:0)
INFO: [HLS 214-241] Aggregating bram variable 'input_data' with field bit alignment mode in 32-bits (src/fft.cpp:194:13)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_1' with field bit alignment mode in 32-bits (src/fft.cpp:195:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_2' with field bit alignment mode in 32-bits (src/fft.cpp:196:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_3' with field bit alignment mode in 32-bits (src/fft.cpp:197:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_4' with field bit alignment mode in 32-bits (src/fft.cpp:198:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_5' with field bit alignment mode in 32-bits (src/fft.cpp:199:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6' with field bit alignment mode in 32-bits (src/fft.cpp:200:14)
INFO: [HLS 214-241] Aggregating scalar variable 'tmp' with field bit alignment mode in 128-bits (src/fft.cpp:87:17)
INFO: [HLS 214-241] Aggregating scalar variable 'tmp' with field bit alignment mode in 128-bits (src/fft.cpp:119:17)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 128 in loop 'VITIS_LOOP_152_2'(src/fft.cpp:152:20) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/fft.cpp:149:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 128 in loop 'VITIS_LOOP_169_2'(src/fft.cpp:169:20) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/fft.cpp:166:20)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.a4s_struct.std::complexs' into '_llvm.fpga.unpack.none.s_class.hls::vectors.i128.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_class.hls::vectors.i128.1' into 'rd_data(hls::vector<std::complex<decimal16>, 4ul>*, hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:173:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:176:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:173:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:176:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:173:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:176:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:173:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:176:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.sl_f16f16s' into '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:388:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:39:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:39:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:38:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:38:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:37:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:37:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:36:21)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:36:21)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:328:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:388:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:388:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:151:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_class.hls::vectors' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:147:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:151:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:147:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:151:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:147:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:151:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:147:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_class.hls::vectors.1' into 'wr_data(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*) (.1)' (src/fft.cpp:173:15)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.37 seconds. CPU system time: 0.2 seconds. Elapsed time: 3.58 seconds; current allocated memory: 148.358 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 148.362 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 166.363 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 195.379 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'ctrl1_reg' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'ctrl2_reg' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'layer1_reg' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_169_2' (src/fft.cpp:164:6) in function 'wr_data'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_152_2' (src/fft.cpp:147:6) in function 'rd_data'.
INFO: [XFORM 203-101] Partitioning array 'w._M_real'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w._M_imag'  in dimension 1 completely.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_191_1 (src/fft.cpp:200)  of function 'vr_ifft'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_191_1' (src/fft.cpp:200:3), detected/extracted 11 process function(s): 
	 'entry_proc'
	 'rd_data'
	 'collect_input'
	 'fft_stage4'
	 'fft_stage5'
	 'fft_stage6'
	 'fft_stage7'
	 'fft_stage8'
	 'fft_stage9'
	 'push_out'
	 'wr_data'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:10:21) in function 'fft_stage9'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) in function 'fft_stage9'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:10:21) in function 'fft_stage8'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) in function 'fft_stage8'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:10:21) in function 'fft_stage7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) in function 'fft_stage7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:10:21) in function 'fft_stage6'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) in function 'fft_stage6'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:10:21) in function 'fft_stage5'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) in function 'fft_stage5'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 249.014 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_166_1' (src/fft.cpp:164:8) in function 'wr_data'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_149_1' (src/fft.cpp:147:8) in function 'rd_data'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_121_1' (src/fft.cpp:117:6) in function 'push_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage9'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage9' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage8'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage8' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage7'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage7' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage6'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage6' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage5'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage5' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage4'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage4' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_89_1' (src/fft.cpp:84:6) in function 'collect_input' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'I' 
WARNING: [HLS 200-1450] Process rd_data has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process wr_data has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.38 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.43 seconds; current allocated memory: 541.442 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vr_ifft' ...
WARNING: [SYN 201-107] Renaming port name 'vr_ifft/in' to 'vr_ifft/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'vr_ifft/out' to 'vr_ifft/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 542.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 542.318 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_149_1_VITIS_LOOP_152_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_149_1_VITIS_LOOP_152_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 542.410 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 542.537 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rd_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 542.694 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 542.971 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collect_input_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 543.166 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 543.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collect_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 543.497 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 543.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage4_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 25, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 544.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 544.900 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage4_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 545.100 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 545.314 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 545.467 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 545.626 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage5_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 26, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 546.331 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 547.353 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage5_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 547.546 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 547.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 547.929 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 548.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage6_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 26, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 548.794 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 549.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage6_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 550.011 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 550.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 550.389 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 550.556 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage7_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 26, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 551.302 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 552.306 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage7_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 552.474 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 552.706 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 552.853 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 553.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage8_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 26, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 553.765 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 554.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage8_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 554.951 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 555.192 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 555.311 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 555.497 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage9_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 26, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 556.225 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 557.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage9_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 557.439 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 557.650 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 557.772 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 557.951 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_out_Pipeline_VITIS_LOOP_121_1_VITIS_LOOP_124_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_121_1_VITIS_LOOP_124_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 12, loop 'VITIS_LOOP_121_1_VITIS_LOOP_124_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 558.314 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 558.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 558.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 559.034 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_166_1_VITIS_LOOP_169_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_166_1_VITIS_LOOP_169_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 559.177 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 559.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wr_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 559.439 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 559.667 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_191_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO out_c_channel (from entry_proc_U0 to wr_data_U0) to 10 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 559.849 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 560.167 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.01 seconds. CPU system time: 0 seconds. Elapsed time: 1.01 seconds; current allocated memory: 560.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 560.400 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vr_ifft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_i7) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.05 seconds. CPU system time: 0 seconds. Elapsed time: 1.04 seconds; current allocated memory: 560.513 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 560.772 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.02 seconds. CPU system time: 0 seconds. Elapsed time: 1.02 seconds; current allocated memory: 561.032 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2' pipeline 'VITIS_LOOP_149_1_VITIS_LOOP_152_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 561.622 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rd_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_9s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_31ns_38_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rd_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 562.990 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collect_input_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collect_input_Pipeline_VITIS_LOOP_92_2' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collect_input_Pipeline_VITIS_LOOP_92_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 564.435 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collect_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'collect_input'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 565.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage4_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage4_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage4_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 567.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage4_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage4_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage4_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 570.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 572.024 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage5_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage5_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage5_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 574.619 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage5_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage5_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage5_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 578.474 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 579.991 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage6_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage6_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage6_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 582.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage6_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage6_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage6_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0 seconds. Elapsed time: 0.69 seconds; current allocated memory: 586.432 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 587.919 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage7_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage7_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage7_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 590.532 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage7_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage7_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage7_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0 seconds. Elapsed time: 0.69 seconds; current allocated memory: 594.343 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 595.861 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage8_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage8_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage8_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 598.431 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage8_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage8_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage8_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0 seconds. Elapsed time: 0.69 seconds; current allocated memory: 602.291 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 603.783 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage9_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage9_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage9_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 606.431 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage9_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage9_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage9_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0 seconds. Elapsed time: 0.69 seconds; current allocated memory: 610.233 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 611.753 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_out_Pipeline_VITIS_LOOP_121_1_VITIS_LOOP_124_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'push_out_Pipeline_VITIS_LOOP_121_1_VITIS_LOOP_124_2' pipeline 'VITIS_LOOP_121_1_VITIS_LOOP_124_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hdiv_16ns_16ns_16_6_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_out_Pipeline_VITIS_LOOP_121_1_VITIS_LOOP_124_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 613.376 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_70_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sptohp_32ns_16_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_out'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 615.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2' pipeline 'VITIS_LOOP_166_1_VITIS_LOOP_169_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 616.409 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'wr_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_9s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_31ns_38_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'wr_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 617.769 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_191_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_191_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 621.014 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.27 seconds. CPU system time: 0 seconds. Elapsed time: 1.27 seconds; current allocated memory: 622.790 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vr_ifft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'vr_ifft/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vr_ifft/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vr_ifft/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vr_ifft/ctrl1_reg' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vr_ifft/ctrl2_reg' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vr_ifft/layer1_reg' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7cg-fbvb900-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=VR_IFFT
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/shine/Desktop/fft_story/vivado/ip_repo/VR_IFFT
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xczu7cg-fbvb900-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name VR_IFFT -format ip_catalog -output /home/shine/Desktop/fft_story/vivado/ip_repo/VR_IFFT -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 142.378 MB.
INFO: [HLS 200-10] Analyzing design file 'src/fft.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: src/fft.cpp:189:9
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: src/fft.cpp:191:36
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file src/fft.cpp
WARNING: [HLS 207-5301] unused parameter 'print': /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 20.27 seconds. CPU system time: 0.72 seconds. Elapsed time: 20.25 seconds; current allocated memory: 145.536 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::stream()' into 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>::stream()' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:198:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::write(hls::vector<std::complex<decimal16>, 4ul> const&)' into 'rd_data(hls::vector<std::complex<decimal16>, 4ul>*, hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, ctrl1_t*)' (src/fft.cpp:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::read(hls::vector<std::complex<decimal16>, 4ul>&)' into 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::pragma() const' into 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::read()' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:96:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:97:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:100:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:103:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:106:11)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::write(hls::vector<std::complex<decimal16>, 4ul> const&)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:140:8)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:139:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:138:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:137:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:136:4)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::read()' into 'wr_data(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*)' (src/fft.cpp:173:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>::stream()' into 'vr_ifft(hls::vector<std::complex<decimal16>, 4ul>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*, ctrl2_t*, layer1_t*)' (src/fft.cpp:220:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>::stream()' into 'vr_ifft(hls::vector<std::complex<decimal16>, 4ul>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*, ctrl2_t*, layer1_t*)' (src/fft.cpp:221:33)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<decimal16>, 4ul>::array()' into 'hls::vector<std::complex<decimal16>, 4ul>::vector()' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::complex<decimal16>, 4ul>::_S_ref(std::complex<decimal16> const (&) [4], unsigned long)' into 'std::array<std::complex<decimal16>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/array:182:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::vector()' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::vector()' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:115:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:115:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::vector()' into 'wr_data(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*)' (src/fft.cpp:163:0)
INFO: [HLS 214-241] Aggregating maxi variable 'in' with non-compact mode in 128-bits (src/fft.cpp:180:0)
INFO: [HLS 214-241] Aggregating maxi variable 'out' with non-compact mode in 128-bits (src/fft.cpp:180:0)
INFO: [HLS 214-241] Aggregating bram variable 'input_data' with field bit alignment mode in 32-bits (src/fft.cpp:194:13)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_1' with field bit alignment mode in 32-bits (src/fft.cpp:195:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_2' with field bit alignment mode in 32-bits (src/fft.cpp:196:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_3' with field bit alignment mode in 32-bits (src/fft.cpp:197:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_4' with field bit alignment mode in 32-bits (src/fft.cpp:198:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_5' with field bit alignment mode in 32-bits (src/fft.cpp:199:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6' with field bit alignment mode in 32-bits (src/fft.cpp:200:14)
INFO: [HLS 214-241] Aggregating scalar variable 'tmp' with field bit alignment mode in 128-bits (src/fft.cpp:87:17)
INFO: [HLS 214-241] Aggregating scalar variable 'tmp' with field bit alignment mode in 128-bits (src/fft.cpp:119:17)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 128 in loop 'VITIS_LOOP_152_2'(src/fft.cpp:152:20) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/fft.cpp:149:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 128 in loop 'VITIS_LOOP_169_2'(src/fft.cpp:169:20) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/fft.cpp:166:20)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.a4s_struct.std::complexs' into '_llvm.fpga.unpack.none.s_class.hls::vectors.i128.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_class.hls::vectors.i128.1' into 'rd_data(hls::vector<std::complex<decimal16>, 4ul>*, hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:173:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:176:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:173:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:176:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:173:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:176:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:173:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:176:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.sl_f16f16s' into '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:388:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:39:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:39:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:38:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:38:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:37:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:37:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:36:21)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:36:21)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:328:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:388:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:388:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:151:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_class.hls::vectors' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:147:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:151:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:147:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:151:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:147:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:151:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:147:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_class.hls::vectors.1' into 'wr_data(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*) (.1)' (src/fft.cpp:173:15)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.41 seconds. CPU system time: 0.2 seconds. Elapsed time: 3.61 seconds; current allocated memory: 148.363 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 148.367 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 166.368 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 195.384 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'ctrl1_reg' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'ctrl2_reg' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'layer1_reg' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_169_2' (src/fft.cpp:164:6) in function 'wr_data'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_152_2' (src/fft.cpp:147:6) in function 'rd_data'.
INFO: [XFORM 203-101] Partitioning array 'w._M_real'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w._M_imag'  in dimension 1 completely.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_191_1 (src/fft.cpp:200)  of function 'vr_ifft'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_191_1' (src/fft.cpp:200:3), detected/extracted 11 process function(s): 
	 'entry_proc'
	 'rd_data'
	 'collect_input'
	 'fft_stage4'
	 'fft_stage5'
	 'fft_stage6'
	 'fft_stage7'
	 'fft_stage8'
	 'fft_stage9'
	 'push_out'
	 'wr_data'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:10:21) in function 'fft_stage9'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) in function 'fft_stage9'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:10:21) in function 'fft_stage8'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) in function 'fft_stage8'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:10:21) in function 'fft_stage7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) in function 'fft_stage7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:10:21) in function 'fft_stage6'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) in function 'fft_stage6'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:10:21) in function 'fft_stage5'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) in function 'fft_stage5'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 249.017 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_166_1' (src/fft.cpp:164:8) in function 'wr_data'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_149_1' (src/fft.cpp:147:8) in function 'rd_data'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_121_1' (src/fft.cpp:117:6) in function 'push_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage9'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage9' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage8'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage8' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage7'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage7' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage6'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage6' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage5'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage5' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage4'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage4' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_89_1' (src/fft.cpp:84:6) in function 'collect_input' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'I' 
WARNING: [HLS 200-1450] Process rd_data has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process wr_data has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.36 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.63 seconds; current allocated memory: 541.446 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vr_ifft' ...
WARNING: [SYN 201-107] Renaming port name 'vr_ifft/in' to 'vr_ifft/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'vr_ifft/out' to 'vr_ifft/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 542.269 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 542.351 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_149_1_VITIS_LOOP_152_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_149_1_VITIS_LOOP_152_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 542.444 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 542.569 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rd_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 542.757 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 542.978 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collect_input_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 543.175 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 543.415 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collect_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 543.536 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 543.687 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage4_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 25, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 544.198 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 544.937 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage4_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 545.106 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 545.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 545.475 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 545.667 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage5_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 546.372 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 547.400 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage5_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 547.608 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 547.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 547.943 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 548.126 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage6_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 548.857 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 549.931 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage6_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 550.096 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 550.308 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 550.443 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 550.612 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage7_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 551.342 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 552.411 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage7_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 552.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 552.790 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 552.955 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 553.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage8_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 553.825 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 554.866 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage8_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 555.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 555.307 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 555.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 555.607 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage9_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 556.325 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 557.350 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage9_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 557.546 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 557.804 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 557.923 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 558.089 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_out_Pipeline_VITIS_LOOP_121_1_VITIS_LOOP_124_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_121_1_VITIS_LOOP_124_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 13, loop 'VITIS_LOOP_121_1_VITIS_LOOP_124_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 558.474 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 558.928 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (3.32ns) exceeds the target (target clock period: 5ns, clock uncertainty: 2ns, effective delay budget: 3ns).
WARNING: [HLS 200-1016] The critical path in module 'push_out' consists of the following:	wire read operation ('p_read_2') on port 'p_read' [6]  (0 ns)
	'uitofp' operation ('conv_i') [11]  (3.32 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 559.016 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 559.171 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_166_1_VITIS_LOOP_169_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_166_1_VITIS_LOOP_169_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 559.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 559.450 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wr_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 559.606 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 559.815 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_191_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO out_c_channel (from entry_proc_U0 to wr_data_U0) to 10 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 559.970 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 560.275 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.97 seconds. CPU system time: 0 seconds. Elapsed time: 0.97 seconds; current allocated memory: 560.386 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 560.552 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vr_ifft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_i7) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.02 seconds. CPU system time: 0 seconds. Elapsed time: 1.02 seconds; current allocated memory: 560.683 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 560.940 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0 seconds. Elapsed time: 0.98 seconds; current allocated memory: 561.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2' pipeline 'VITIS_LOOP_149_1_VITIS_LOOP_152_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 561.804 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rd_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_9s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_31ns_38_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rd_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 563.144 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collect_input_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collect_input_Pipeline_VITIS_LOOP_92_2' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collect_input_Pipeline_VITIS_LOOP_92_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 564.540 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collect_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'collect_input'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 565.850 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage4_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage4_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage4_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 567.838 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage4_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage4_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage4_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 570.743 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 572.181 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage5_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage5_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage5_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 574.888 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage5_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage5_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage5_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0 seconds. Elapsed time: 0.67 seconds; current allocated memory: 578.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 580.292 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage6_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage6_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage6_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 582.972 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage6_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage6_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage6_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0 seconds. Elapsed time: 0.7 seconds; current allocated memory: 586.903 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 588.385 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage7_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage7_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage7_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 591.060 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage7_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage7_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage7_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 594.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 596.444 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage8_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage8_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage8_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 599.154 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage8_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage8_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage8_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 603.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 604.556 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage9_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage9_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage9_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 607.237 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage9_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage9_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage9_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0 seconds. Elapsed time: 0.69 seconds; current allocated memory: 611.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 612.655 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_out_Pipeline_VITIS_LOOP_121_1_VITIS_LOOP_124_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'push_out_Pipeline_VITIS_LOOP_121_1_VITIS_LOOP_124_2' pipeline 'VITIS_LOOP_121_1_VITIS_LOOP_124_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hdiv_16ns_16ns_16_7_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_out_Pipeline_VITIS_LOOP_121_1_VITIS_LOOP_124_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 614.318 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_70_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sptohp_32ns_16_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_7_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_out'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 616.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2' pipeline 'VITIS_LOOP_166_1_VITIS_LOOP_169_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 617.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'wr_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_9s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_31ns_38_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'wr_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 618.774 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_191_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_191_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 622.005 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.26 seconds. CPU system time: 0 seconds. Elapsed time: 1.25 seconds; current allocated memory: 623.767 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vr_ifft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7cg-fbvb900-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=VR_IFFT
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/shine/Desktop/fft_story/vivado/ip_repo/VR_IFFT
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xczu7cg-fbvb900-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name VR_IFFT -format ip_catalog -output /home/shine/Desktop/fft_story/vivado/ip_repo/VR_IFFT -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 142.348 MB.
INFO: [HLS 200-10] Analyzing design file 'src/fft.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: src/fft.cpp:189:9
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: src/fft.cpp:191:36
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file src/fft.cpp
WARNING: [HLS 207-5301] unused parameter 'print': /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 20.08 seconds. CPU system time: 0.73 seconds. Elapsed time: 20.14 seconds; current allocated memory: 145.537 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::stream()' into 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>::stream()' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:198:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::write(hls::vector<std::complex<decimal16>, 4ul> const&)' into 'rd_data(hls::vector<std::complex<decimal16>, 4ul>*, hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, ctrl1_t*)' (src/fft.cpp:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::read(hls::vector<std::complex<decimal16>, 4ul>&)' into 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::pragma() const' into 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::read()' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:96:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:97:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:100:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:103:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:106:11)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::write(hls::vector<std::complex<decimal16>, 4ul> const&)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:140:8)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:139:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:138:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:137:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:136:4)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::read()' into 'wr_data(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*)' (src/fft.cpp:173:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>::stream()' into 'vr_ifft(hls::vector<std::complex<decimal16>, 4ul>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*, ctrl2_t*, layer1_t*)' (src/fft.cpp:220:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>::stream()' into 'vr_ifft(hls::vector<std::complex<decimal16>, 4ul>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*, ctrl2_t*, layer1_t*)' (src/fft.cpp:221:33)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<decimal16>, 4ul>::array()' into 'hls::vector<std::complex<decimal16>, 4ul>::vector()' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::complex<decimal16>, 4ul>::_S_ref(std::complex<decimal16> const (&) [4], unsigned long)' into 'std::array<std::complex<decimal16>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/array:182:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::vector()' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::vector()' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:115:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:115:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::vector()' into 'wr_data(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*)' (src/fft.cpp:163:0)
INFO: [HLS 214-241] Aggregating maxi variable 'in' with non-compact mode in 128-bits (src/fft.cpp:180:0)
INFO: [HLS 214-241] Aggregating maxi variable 'out' with non-compact mode in 128-bits (src/fft.cpp:180:0)
INFO: [HLS 214-241] Aggregating bram variable 'input_data' with field bit alignment mode in 32-bits (src/fft.cpp:194:13)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_1' with field bit alignment mode in 32-bits (src/fft.cpp:195:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_2' with field bit alignment mode in 32-bits (src/fft.cpp:196:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_3' with field bit alignment mode in 32-bits (src/fft.cpp:197:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_4' with field bit alignment mode in 32-bits (src/fft.cpp:198:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_5' with field bit alignment mode in 32-bits (src/fft.cpp:199:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6' with field bit alignment mode in 32-bits (src/fft.cpp:200:14)
INFO: [HLS 214-241] Aggregating scalar variable 'tmp' with field bit alignment mode in 128-bits (src/fft.cpp:87:17)
INFO: [HLS 214-241] Aggregating scalar variable 'tmp' with field bit alignment mode in 128-bits (src/fft.cpp:119:17)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 128 in loop 'VITIS_LOOP_152_2'(src/fft.cpp:152:20) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/fft.cpp:149:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 128 in loop 'VITIS_LOOP_169_2'(src/fft.cpp:169:20) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/fft.cpp:166:20)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.a4s_struct.std::complexs' into '_llvm.fpga.unpack.none.s_class.hls::vectors.i128.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_class.hls::vectors.i128.1' into 'rd_data(hls::vector<std::complex<decimal16>, 4ul>*, hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:173:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:176:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:173:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:176:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:173:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:176:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:173:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:176:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.sl_f16f16s' into '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:388:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:39:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:39:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:38:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:38:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:37:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:37:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:36:21)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:36:21)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:328:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:388:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:388:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:151:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_class.hls::vectors' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:147:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:151:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:147:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:151:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:147:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:151:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:147:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_class.hls::vectors.1' into 'wr_data(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*) (.1)' (src/fft.cpp:173:15)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.45 seconds. CPU system time: 0.17 seconds. Elapsed time: 3.65 seconds; current allocated memory: 148.365 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 148.368 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 166.369 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 195.386 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'ctrl1_reg' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'ctrl2_reg' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'layer1_reg' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_169_2' (src/fft.cpp:164:6) in function 'wr_data'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_152_2' (src/fft.cpp:147:6) in function 'rd_data'.
INFO: [XFORM 203-101] Partitioning array 'w._M_real'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w._M_imag'  in dimension 1 completely.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_191_1 (src/fft.cpp:200)  of function 'vr_ifft'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_191_1' (src/fft.cpp:200:3), detected/extracted 11 process function(s): 
	 'entry_proc'
	 'rd_data'
	 'collect_input'
	 'fft_stage4'
	 'fft_stage5'
	 'fft_stage6'
	 'fft_stage7'
	 'fft_stage8'
	 'fft_stage9'
	 'push_out'
	 'wr_data'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:10:21) in function 'fft_stage9'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) in function 'fft_stage9'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:10:21) in function 'fft_stage8'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) in function 'fft_stage8'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:10:21) in function 'fft_stage7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) in function 'fft_stage7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:10:21) in function 'fft_stage6'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) in function 'fft_stage6'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:10:21) in function 'fft_stage5'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) in function 'fft_stage5'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 249.019 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_166_1' (src/fft.cpp:164:8) in function 'wr_data'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_149_1' (src/fft.cpp:147:8) in function 'rd_data'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_121_1' (src/fft.cpp:117:6) in function 'push_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage9'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage9' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage8'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage8' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage7'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage7' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage6'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage6' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage5'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage5' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage4'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage4' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_89_1' (src/fft.cpp:84:6) in function 'collect_input' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'I' 
WARNING: [HLS 200-1450] Process rd_data has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process wr_data has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.41 seconds; current allocated memory: 541.447 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vr_ifft' ...
WARNING: [SYN 201-107] Renaming port name 'vr_ifft/in' to 'vr_ifft/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'vr_ifft/out' to 'vr_ifft/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 542.271 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 542.353 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_149_1_VITIS_LOOP_152_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_149_1_VITIS_LOOP_152_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 542.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 542.571 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rd_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 542.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 542.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collect_input_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 543.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 543.411 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collect_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 543.533 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 543.683 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage4_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 25, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 544.193 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 544.933 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage4_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 545.104 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 545.317 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 545.472 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 545.665 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage5_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 546.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 547.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage5_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 547.609 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 547.822 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 547.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 548.128 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage6_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 548.859 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 549.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage6_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 550.096 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 550.306 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 550.442 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 550.612 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage7_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 551.342 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 552.415 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage7_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 552.581 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 552.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 552.928 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 553.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage8_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 553.826 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 554.868 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage8_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 555.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 555.307 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 555.443 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 555.610 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage9_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 556.327 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 557.350 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage9_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 557.547 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 557.806 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 557.924 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 558.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_out_Pipeline_VITIS_LOOP_121_1_VITIS_LOOP_124_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_121_1_VITIS_LOOP_124_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 13, loop 'VITIS_LOOP_121_1_VITIS_LOOP_124_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 558.444 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 558.932 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (3.32ns) exceeds the target (target clock period: 5ns, clock uncertainty: 2ns, effective delay budget: 3ns).
WARNING: [HLS 200-1016] The critical path in module 'push_out' consists of the following:	wire read operation ('p_read_2') on port 'p_read' [6]  (0 ns)
	'uitofp' operation ('conv_i') [11]  (3.32 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 559.017 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 559.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_166_1_VITIS_LOOP_169_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_166_1_VITIS_LOOP_169_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 559.300 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 559.454 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wr_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 559.609 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 559.818 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_191_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO out_c_channel (from entry_proc_U0 to wr_data_U0) to 10 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 559.973 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 560.278 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.01 seconds; current allocated memory: 560.387 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 560.554 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vr_ifft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_i7) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.01 seconds. CPU system time: 0 seconds. Elapsed time: 1.03 seconds; current allocated memory: 560.683 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 560.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.01 seconds; current allocated memory: 561.154 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2' pipeline 'VITIS_LOOP_149_1_VITIS_LOOP_152_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 561.802 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rd_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_9s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_31ns_38_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rd_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 563.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collect_input_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collect_input_Pipeline_VITIS_LOOP_92_2' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collect_input_Pipeline_VITIS_LOOP_92_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 564.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collect_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'collect_input'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 565.849 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage4_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage4_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage4_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 567.838 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage4_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage4_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage4_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 570.740 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 572.181 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage5_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage5_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage5_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 574.884 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage5_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage5_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage5_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0 seconds. Elapsed time: 0.67 seconds; current allocated memory: 578.755 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 580.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage6_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage6_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage6_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 582.971 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage6_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage6_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage6_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 586.901 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 588.386 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage7_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage7_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage7_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 591.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage7_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage7_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage7_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 594.932 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 596.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage8_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage8_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage8_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 599.155 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage8_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage8_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage8_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0 seconds. Elapsed time: 0.67 seconds; current allocated memory: 603.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 604.556 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage9_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage9_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage9_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 607.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage9_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage9_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage9_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 611.173 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 612.657 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_out_Pipeline_VITIS_LOOP_121_1_VITIS_LOOP_124_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'push_out_Pipeline_VITIS_LOOP_121_1_VITIS_LOOP_124_2' pipeline 'VITIS_LOOP_121_1_VITIS_LOOP_124_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hdiv_16ns_16ns_16_7_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_out_Pipeline_VITIS_LOOP_121_1_VITIS_LOOP_124_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 614.319 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_70_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sptohp_32ns_16_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_7_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_out'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 616.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2' pipeline 'VITIS_LOOP_166_1_VITIS_LOOP_169_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 617.385 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'wr_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_9s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_31ns_38_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'wr_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 618.775 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_191_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_191_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 622.007 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.28 seconds. CPU system time: 0 seconds. Elapsed time: 1.28 seconds; current allocated memory: 623.768 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vr_ifft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7cg-fbvb900-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=VR_IFFT
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/shine/Desktop/fft_story/vivado/ip_repo/VR_IFFT
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xczu7cg-fbvb900-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name VR_IFFT -format ip_catalog -output /home/shine/Desktop/fft_story/vivado/ip_repo/VR_IFFT -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2 
INFO: [HLS 200-1510] Running: set_directive_top -name vr_ifft vr_ifft 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 142.368 MB.
INFO: [HLS 200-10] Analyzing design file 'src/fft.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: src/fft.cpp:189:9
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: src/fft.cpp:191:36
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file src/fft.cpp
WARNING: [HLS 207-5301] unused parameter 'print': /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 20.19 seconds. CPU system time: 0.81 seconds. Elapsed time: 20.3 seconds; current allocated memory: 145.527 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::stream()' into 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>::stream()' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:198:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::write(hls::vector<std::complex<decimal16>, 4ul> const&)' into 'rd_data(hls::vector<std::complex<decimal16>, 4ul>*, hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, ctrl1_t*)' (src/fft.cpp:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::read(hls::vector<std::complex<decimal16>, 4ul>&)' into 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::pragma() const' into 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::read()' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:96:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:97:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:100:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:103:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:106:11)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::write(hls::vector<std::complex<decimal16>, 4ul> const&)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:140:8)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:139:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:138:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:137:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:136:4)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::read()' into 'wr_data(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*)' (src/fft.cpp:173:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>::stream()' into 'vr_ifft(hls::vector<std::complex<decimal16>, 4ul>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*, ctrl2_t*, layer1_t*)' (src/fft.cpp:220:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>::stream()' into 'vr_ifft(hls::vector<std::complex<decimal16>, 4ul>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*, ctrl2_t*, layer1_t*)' (src/fft.cpp:221:33)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<decimal16>, 4ul>::array()' into 'hls::vector<std::complex<decimal16>, 4ul>::vector()' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::complex<decimal16>, 4ul>::_S_ref(std::complex<decimal16> const (&) [4], unsigned long)' into 'std::array<std::complex<decimal16>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/array:182:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::vector()' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::vector()' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:115:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:115:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::vector()' into 'wr_data(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*)' (src/fft.cpp:163:0)
INFO: [HLS 214-241] Aggregating maxi variable 'in' with non-compact mode in 128-bits (src/fft.cpp:180:0)
INFO: [HLS 214-241] Aggregating maxi variable 'out' with non-compact mode in 128-bits (src/fft.cpp:180:0)
INFO: [HLS 214-241] Aggregating bram variable 'input_data' with field bit alignment mode in 32-bits (src/fft.cpp:194:13)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_1' with field bit alignment mode in 32-bits (src/fft.cpp:195:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_2' with field bit alignment mode in 32-bits (src/fft.cpp:196:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_3' with field bit alignment mode in 32-bits (src/fft.cpp:197:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_4' with field bit alignment mode in 32-bits (src/fft.cpp:198:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_5' with field bit alignment mode in 32-bits (src/fft.cpp:199:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6' with field bit alignment mode in 32-bits (src/fft.cpp:200:14)
INFO: [HLS 214-241] Aggregating scalar variable 'tmp' with field bit alignment mode in 128-bits (src/fft.cpp:87:17)
INFO: [HLS 214-241] Aggregating scalar variable 'tmp' with field bit alignment mode in 128-bits (src/fft.cpp:119:17)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 128 in loop 'VITIS_LOOP_152_2'(src/fft.cpp:152:20) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/fft.cpp:149:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 128 in loop 'VITIS_LOOP_169_2'(src/fft.cpp:169:20) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/fft.cpp:166:20)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.a4s_struct.std::complexs' into '_llvm.fpga.unpack.none.s_class.hls::vectors.i128.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_class.hls::vectors.i128.1' into 'rd_data(hls::vector<std::complex<decimal16>, 4ul>*, hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:173:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:176:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:173:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:176:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:173:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:176:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:173:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:176:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.sl_f16f16s' into '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:388:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:39:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:39:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:38:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:38:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:37:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:37:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:36:21)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:36:21)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:328:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:388:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:388:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:151:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_class.hls::vectors' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:147:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:151:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:147:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:151:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:147:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:151:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:147:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_class.hls::vectors.1' into 'wr_data(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*) (.1)' (src/fft.cpp:173:15)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.44 seconds. CPU system time: 0.18 seconds. Elapsed time: 3.6 seconds; current allocated memory: 148.482 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 148.486 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 166.485 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 195.497 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'ctrl1_reg' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'ctrl2_reg' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'layer1_reg' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_169_2' (src/fft.cpp:164:6) in function 'wr_data'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_152_2' (src/fft.cpp:147:6) in function 'rd_data'.
INFO: [XFORM 203-101] Partitioning array 'w._M_real'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w._M_imag'  in dimension 1 completely.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_191_1 (src/fft.cpp:200)  of function 'vr_ifft'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_191_1' (src/fft.cpp:200:3), detected/extracted 11 process function(s): 
	 'entry_proc'
	 'rd_data'
	 'collect_input'
	 'fft_stage4'
	 'fft_stage5'
	 'fft_stage6'
	 'fft_stage7'
	 'fft_stage8'
	 'fft_stage9'
	 'push_out'
	 'wr_data'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:10:21) in function 'fft_stage9'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) in function 'fft_stage9'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:10:21) in function 'fft_stage8'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) in function 'fft_stage8'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:10:21) in function 'fft_stage7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) in function 'fft_stage7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:10:21) in function 'fft_stage6'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) in function 'fft_stage6'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:10:21) in function 'fft_stage5'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) in function 'fft_stage5'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 249.130 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_166_1' (src/fft.cpp:164:8) in function 'wr_data'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_149_1' (src/fft.cpp:147:8) in function 'rd_data'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_121_1' (src/fft.cpp:117:6) in function 'push_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage9'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage9' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage8'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage8' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage7'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage7' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage6'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage6' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage5'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage5' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage4'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage4' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_89_1' (src/fft.cpp:84:6) in function 'collect_input' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'I' 
WARNING: [HLS 200-1450] Process rd_data has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process wr_data has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.37 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.42 seconds; current allocated memory: 541.528 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vr_ifft' ...
WARNING: [SYN 201-107] Renaming port name 'vr_ifft/in' to 'vr_ifft/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'vr_ifft/out' to 'vr_ifft/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.09 seconds; current allocated memory: 542.350 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 542.419 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_149_1_VITIS_LOOP_152_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_149_1_VITIS_LOOP_152_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 542.572 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 542.696 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rd_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 542.855 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 543.076 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collect_input_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 543.303 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 543.541 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collect_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 543.632 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 543.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage4_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 25, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 544.296 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 545.065 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage4_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 545.237 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 545.448 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 545.575 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 545.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage5_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 546.477 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 547.533 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage5_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 547.711 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 547.924 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 548.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 548.260 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage6_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 548.962 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 549.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage6_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 550.199 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 550.442 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 550.577 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 550.747 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage7_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 551.447 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 552.518 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage7_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 552.684 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 552.927 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 553.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 553.229 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage8_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 553.960 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 555.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage8_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 555.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 555.399 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 555.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 555.744 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage9_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 556.463 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 557.485 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage9_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 557.653 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 557.911 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 558.029 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 558.226 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_out_Pipeline_VITIS_LOOP_121_1_VITIS_LOOP_124_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_121_1_VITIS_LOOP_124_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 13, loop 'VITIS_LOOP_121_1_VITIS_LOOP_124_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 558.584 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 559.069 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (3.32ns) exceeds the target (target clock period: 5ns, clock uncertainty: 2ns, effective delay budget: 3ns).
WARNING: [HLS 200-1016] The critical path in module 'push_out' consists of the following:	wire read operation ('p_read_2') on port 'p_read' [6]  (0 ns)
	'uitofp' operation ('conv_i') [11]  (3.32 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 559.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 559.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_166_1_VITIS_LOOP_169_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_166_1_VITIS_LOOP_169_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 559.407 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 559.550 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wr_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 559.749 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 559.958 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_191_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO out_c_channel (from entry_proc_U0 to wr_data_U0) to 10 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 560.125 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 560.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.98 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.99 seconds; current allocated memory: 560.543 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 560.681 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vr_ifft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_i7) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.06 seconds. CPU system time: 0 seconds. Elapsed time: 1.06 seconds; current allocated memory: 560.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 561.063 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0 seconds. Elapsed time: 0.97 seconds; current allocated memory: 561.283 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2' pipeline 'VITIS_LOOP_149_1_VITIS_LOOP_152_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 561.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rd_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_9s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_31ns_38_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rd_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 563.255 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collect_input_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collect_input_Pipeline_VITIS_LOOP_92_2' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collect_input_Pipeline_VITIS_LOOP_92_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 564.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collect_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'collect_input'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 565.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage4_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage4_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage4_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 567.985 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage4_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage4_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage4_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 570.901 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 572.357 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage5_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage5_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage5_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 575.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage5_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage5_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage5_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0 seconds. Elapsed time: 0.67 seconds; current allocated memory: 578.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 580.427 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage6_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage6_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage6_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 583.077 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage6_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage6_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage6_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0 seconds. Elapsed time: 0.69 seconds; current allocated memory: 587.021 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 588.521 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage7_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage7_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage7_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 591.196 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage7_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage7_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage7_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 595.096 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 596.611 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage8_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage8_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage8_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 599.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage8_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage8_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage8_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0 seconds. Elapsed time: 0.69 seconds; current allocated memory: 603.209 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 604.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage9_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage9_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage9_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 607.392 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage9_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage9_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage9_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0 seconds. Elapsed time: 0.67 seconds; current allocated memory: 611.311 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 612.825 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_out_Pipeline_VITIS_LOOP_121_1_VITIS_LOOP_124_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'push_out_Pipeline_VITIS_LOOP_121_1_VITIS_LOOP_124_2' pipeline 'VITIS_LOOP_121_1_VITIS_LOOP_124_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hdiv_16ns_16ns_16_7_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_out_Pipeline_VITIS_LOOP_121_1_VITIS_LOOP_124_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 614.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_70_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sptohp_32ns_16_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_7_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_out'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 616.643 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2' pipeline 'VITIS_LOOP_166_1_VITIS_LOOP_169_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 617.573 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'wr_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_9s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_31ns_38_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'wr_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 618.932 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_191_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_191_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 622.193 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.26 seconds. CPU system time: 0 seconds. Elapsed time: 1.27 seconds; current allocated memory: 623.955 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vr_ifft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7cg-fbvb900-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=VR_IFFT
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/shine/Desktop/fft_story/vivado/ip_repo/VR_IFFT
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xczu7cg-fbvb900-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name VR_IFFT -format ip_catalog -output /home/shine/Desktop/fft_story/vivado/ip_repo/VR_IFFT -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2 
INFO: [HLS 200-1510] Running: set_directive_top -name vr_ifft vr_ifft 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 142.368 MB.
INFO: [HLS 200-10] Analyzing design file 'src/fft.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: src/fft.cpp:189:9
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: src/fft.cpp:191:36
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file src/fft.cpp
WARNING: [HLS 207-5301] unused parameter 'print': /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 20.37 seconds. CPU system time: 0.79 seconds. Elapsed time: 20.46 seconds; current allocated memory: 145.526 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::stream()' into 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>::stream(char const*)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:202:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::write(hls::vector<std::complex<decimal16>, 4ul> const&)' into 'rd_data(hls::vector<std::complex<decimal16>, 4ul>*, hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, ctrl1_t*)' (src/fft.cpp:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::read(hls::vector<std::complex<decimal16>, 4ul>&)' into 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::pragma() const' into 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::read()' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:96:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:97:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:100:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:103:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:106:11)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::write(hls::vector<std::complex<decimal16>, 4ul> const&)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:140:8)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:139:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:138:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:137:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:136:4)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::read()' into 'wr_data(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*)' (src/fft.cpp:173:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>::stream(char const*)' into 'vr_ifft(hls::vector<std::complex<decimal16>, 4ul>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*, ctrl2_t*, layer1_t*)' (src/fft.cpp:220:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>::stream(char const*)' into 'vr_ifft(hls::vector<std::complex<decimal16>, 4ul>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*, ctrl2_t*, layer1_t*)' (src/fft.cpp:221:33)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<decimal16>, 4ul>::array()' into 'hls::vector<std::complex<decimal16>, 4ul>::vector()' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::complex<decimal16>, 4ul>::_S_ref(std::complex<decimal16> const (&) [4], unsigned long)' into 'std::array<std::complex<decimal16>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/array:182:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::vector()' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::vector()' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:115:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:115:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::vector()' into 'wr_data(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*)' (src/fft.cpp:163:0)
INFO: [HLS 214-241] Aggregating maxi variable 'in' with non-compact mode in 128-bits (src/fft.cpp:180:0)
INFO: [HLS 214-241] Aggregating maxi variable 'out' with non-compact mode in 128-bits (src/fft.cpp:180:0)
INFO: [HLS 214-241] Aggregating bram variable 'input_data' with field bit alignment mode in 32-bits (src/fft.cpp:194:13)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_1' with field bit alignment mode in 32-bits (src/fft.cpp:195:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_2' with field bit alignment mode in 32-bits (src/fft.cpp:196:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_3' with field bit alignment mode in 32-bits (src/fft.cpp:197:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_4' with field bit alignment mode in 32-bits (src/fft.cpp:198:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_5' with field bit alignment mode in 32-bits (src/fft.cpp:199:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6' with field bit alignment mode in 32-bits (src/fft.cpp:200:14)
INFO: [HLS 214-241] Aggregating scalar variable 'tmp' with field bit alignment mode in 128-bits (src/fft.cpp:87:17)
INFO: [HLS 214-241] Aggregating scalar variable 'tmp' with field bit alignment mode in 128-bits (src/fft.cpp:119:17)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 128 in loop 'VITIS_LOOP_152_2'(src/fft.cpp:152:20) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/fft.cpp:149:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 128 in loop 'VITIS_LOOP_169_2'(src/fft.cpp:169:20) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/fft.cpp:166:20)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.a4s_struct.std::complexs' into '_llvm.fpga.unpack.none.s_class.hls::vectors.i128.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_class.hls::vectors.i128.1' into 'rd_data(hls::vector<std::complex<decimal16>, 4ul>*, hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:173:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:176:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:173:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:176:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:173:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:176:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:173:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:176:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.sl_f16f16s' into '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:388:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:39:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:39:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:38:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:38:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:37:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:37:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:36:21)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:36:21)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:328:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:388:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:388:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:151:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_class.hls::vectors' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:147:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:151:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:147:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:151:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:147:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:151:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:147:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_class.hls::vectors.1' into 'wr_data(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*) (.1)' (src/fft.cpp:173:15)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.44 seconds. CPU system time: 0.17 seconds. Elapsed time: 3.65 seconds; current allocated memory: 148.466 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 148.470 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 166.469 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 195.483 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'ctrl1_reg' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'ctrl2_reg' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'layer1_reg' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_169_2' (src/fft.cpp:164:6) in function 'wr_data'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_152_2' (src/fft.cpp:147:6) in function 'rd_data'.
INFO: [XFORM 203-101] Partitioning array 'w._M_real'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w._M_imag'  in dimension 1 completely.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_191_1 (src/fft.cpp:200)  of function 'vr_ifft'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_191_1' (src/fft.cpp:200:3), detected/extracted 11 process function(s): 
	 'entry_proc'
	 'rd_data'
	 'collect_input'
	 'fft_stage4'
	 'fft_stage5'
	 'fft_stage6'
	 'fft_stage7'
	 'fft_stage8'
	 'fft_stage9'
	 'push_out'
	 'wr_data'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:10:21) in function 'fft_stage9'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) in function 'fft_stage9'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:10:21) in function 'fft_stage8'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) in function 'fft_stage8'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:10:21) in function 'fft_stage7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) in function 'fft_stage7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:10:21) in function 'fft_stage6'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) in function 'fft_stage6'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:10:21) in function 'fft_stage5'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) in function 'fft_stage5'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 249.113 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_166_1' (src/fft.cpp:164:8) in function 'wr_data'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_149_1' (src/fft.cpp:147:8) in function 'rd_data'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_121_1' (src/fft.cpp:117:6) in function 'push_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage9'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage9' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage8'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage8' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage7'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage7' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage6'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage6' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage5'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage5' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage4'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage4' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_89_1' (src/fft.cpp:84:6) in function 'collect_input' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'I' 
WARNING: [HLS 200-1450] Process rd_data has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process wr_data has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.39 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.44 seconds; current allocated memory: 541.514 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vr_ifft' ...
WARNING: [SYN 201-107] Renaming port name 'vr_ifft/in' to 'vr_ifft/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'vr_ifft/out' to 'vr_ifft/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 542.337 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 542.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_149_1_VITIS_LOOP_152_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_149_1_VITIS_LOOP_152_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 542.557 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 542.685 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rd_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 542.841 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 543.061 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collect_input_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 543.291 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 543.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collect_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 543.624 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 543.745 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage4_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 25, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 544.280 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 545.049 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage4_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 545.222 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 545.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 545.564 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 545.728 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage5_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 546.463 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 547.518 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage5_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 547.697 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 547.909 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 548.063 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 548.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage6_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 548.950 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 549.974 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage6_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 550.183 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 550.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 550.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 550.732 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage7_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 551.433 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 552.503 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage7_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 552.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 552.913 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 553.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 553.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage8_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 553.947 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 554.986 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage8_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 555.153 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 555.382 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 555.561 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 555.729 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage9_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 556.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 557.486 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage9_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 557.652 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 557.894 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 558.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 558.208 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_out_Pipeline_VITIS_LOOP_121_1_VITIS_LOOP_124_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_121_1_VITIS_LOOP_124_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 13, loop 'VITIS_LOOP_121_1_VITIS_LOOP_124_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 558.567 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 559.054 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (3.32ns) exceeds the target (target clock period: 5ns, clock uncertainty: 2ns, effective delay budget: 3ns).
WARNING: [HLS 200-1016] The critical path in module 'push_out' consists of the following:	wire read operation ('p_read_2') on port 'p_read' [6]  (0 ns)
	'uitofp' operation ('conv_i') [11]  (3.32 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 559.158 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 559.295 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_166_1_VITIS_LOOP_169_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_166_1_VITIS_LOOP_169_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 559.392 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 559.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wr_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 559.729 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 559.940 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_191_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO out_c_channel (from entry_proc_U0 to wr_data_U0) to 10 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 560.110 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 560.399 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.99 seconds. CPU system time: 0 seconds. Elapsed time: 0.98 seconds; current allocated memory: 560.525 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 560.659 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vr_ifft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_i7) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.03 seconds. CPU system time: 0 seconds. Elapsed time: 1.03 seconds; current allocated memory: 560.758 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 561.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1 seconds; current allocated memory: 561.264 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2' pipeline 'VITIS_LOOP_149_1_VITIS_LOOP_152_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 561.884 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rd_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_9s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_31ns_38_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rd_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 563.237 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collect_input_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collect_input_Pipeline_VITIS_LOOP_92_2' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collect_input_Pipeline_VITIS_LOOP_92_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 564.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collect_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'collect_input'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 565.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage4_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage4_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage4_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 567.950 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage4_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage4_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage4_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 570.869 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 572.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage5_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage5_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage5_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 574.985 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage5_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage5_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage5_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0 seconds. Elapsed time: 0.68 seconds; current allocated memory: 578.901 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 580.412 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage6_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage6_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage6_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 583.060 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage6_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage6_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage6_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0 seconds. Elapsed time: 0.7 seconds; current allocated memory: 587.021 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 588.507 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage7_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage7_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage7_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 591.198 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage7_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage7_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage7_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 595.084 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 596.612 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage8_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage8_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage8_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 599.264 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage8_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage8_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage8_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 603.198 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 604.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage9_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage9_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage9_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 607.394 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage9_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage9_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage9_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 611.300 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 612.830 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_out_Pipeline_VITIS_LOOP_121_1_VITIS_LOOP_124_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'push_out_Pipeline_VITIS_LOOP_121_1_VITIS_LOOP_124_2' pipeline 'VITIS_LOOP_121_1_VITIS_LOOP_124_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hdiv_16ns_16ns_16_7_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_out_Pipeline_VITIS_LOOP_121_1_VITIS_LOOP_124_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 614.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_70_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sptohp_32ns_16_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_7_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_out'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 616.631 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2' pipeline 'VITIS_LOOP_166_1_VITIS_LOOP_169_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 617.575 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'wr_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_9s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_31ns_38_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'wr_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 618.935 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_191_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_191_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 622.197 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.26 seconds. CPU system time: 0 seconds. Elapsed time: 1.27 seconds; current allocated memory: 623.959 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vr_ifft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7cg-fbvb900-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=VR_IFFT
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/shine/Desktop/fft_story/vivado/ip_repo/VR_IFFT
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xczu7cg-fbvb900-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name VR_IFFT -format ip_catalog -output /home/shine/Desktop/fft_story/vivado/ip_repo/VR_IFFT -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2 
INFO: [HLS 200-1510] Running: set_directive_top -name vr_ifft vr_ifft 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 142.368 MB.
INFO: [HLS 200-10] Analyzing design file 'src/fft.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: src/fft.cpp:189:9
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: src/fft.cpp:191:36
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file src/fft.cpp
WARNING: [HLS 207-5301] unused parameter 'print': /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 20.18 seconds. CPU system time: 0.76 seconds. Elapsed time: 20.27 seconds; current allocated memory: 145.526 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::stream()' into 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>::stream(char const*)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:202:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::write(hls::vector<std::complex<decimal16>, 4ul> const&)' into 'rd_data(hls::vector<std::complex<decimal16>, 4ul>*, hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, ctrl1_t*)' (src/fft.cpp:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::read(hls::vector<std::complex<decimal16>, 4ul>&)' into 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::pragma() const' into 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::read()' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:96:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:97:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:100:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:103:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:106:11)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::write(hls::vector<std::complex<decimal16>, 4ul> const&)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:140:8)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:139:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:138:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:137:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:136:4)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::read()' into 'wr_data(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*)' (src/fft.cpp:173:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>::stream(char const*)' into 'vr_ifft(hls::vector<std::complex<decimal16>, 4ul>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*, ctrl2_t*, layer1_t*)' (src/fft.cpp:220:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>::stream(char const*)' into 'vr_ifft(hls::vector<std::complex<decimal16>, 4ul>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*, ctrl2_t*, layer1_t*)' (src/fft.cpp:221:33)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<decimal16>, 4ul>::array()' into 'hls::vector<std::complex<decimal16>, 4ul>::vector()' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::complex<decimal16>, 4ul>::_S_ref(std::complex<decimal16> const (&) [4], unsigned long)' into 'std::array<std::complex<decimal16>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/array:182:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::vector()' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::vector()' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:115:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:115:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::vector()' into 'wr_data(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*)' (src/fft.cpp:163:0)
INFO: [HLS 214-241] Aggregating maxi variable 'in' with non-compact mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'out' with non-compact mode in 128-bits
INFO: [HLS 214-241] Aggregating bram variable 'input_data' with field bit alignment mode in 32-bits (src/fft.cpp:194:13)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_1' with field bit alignment mode in 32-bits (src/fft.cpp:195:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_2' with field bit alignment mode in 32-bits (src/fft.cpp:196:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_3' with field bit alignment mode in 32-bits (src/fft.cpp:197:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_4' with field bit alignment mode in 32-bits (src/fft.cpp:198:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_5' with field bit alignment mode in 32-bits (src/fft.cpp:199:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6' with field bit alignment mode in 32-bits (src/fft.cpp:200:14)
INFO: [HLS 214-241] Aggregating scalar variable 'tmp' with field bit alignment mode in 128-bits (src/fft.cpp:87:17)
INFO: [HLS 214-241] Aggregating scalar variable 'tmp' with field bit alignment mode in 128-bits (src/fft.cpp:119:17)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 128 in loop 'VITIS_LOOP_152_2'(src/fft.cpp:152:20) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/fft.cpp:149:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 128 in loop 'VITIS_LOOP_169_2'(src/fft.cpp:169:20) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/fft.cpp:166:20)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.a4s_struct.std::complexs' into '_llvm.fpga.unpack.none.s_class.hls::vectors.i128.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_class.hls::vectors.i128.1' into 'rd_data(hls::vector<std::complex<decimal16>, 4ul>*, hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:173:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:176:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:173:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:176:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:173:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:176:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:173:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:176:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.sl_f16f16s' into '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:388:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:39:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:39:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:38:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:38:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:37:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:37:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:36:21)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:36:21)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:328:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:388:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:388:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:151:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_class.hls::vectors' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:147:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:151:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:147:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:151:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:147:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:151:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:147:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_class.hls::vectors.1' into 'wr_data(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*) (.1)' (src/fft.cpp:173:15)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.44 seconds. CPU system time: 0.19 seconds. Elapsed time: 3.65 seconds; current allocated memory: 148.450 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 148.454 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 166.454 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 195.467 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'ctrl1_reg' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'ctrl2_reg' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'layer1_reg' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_169_2' (src/fft.cpp:164:6) in function 'wr_data'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_152_2' (src/fft.cpp:147:6) in function 'rd_data'.
INFO: [XFORM 203-101] Partitioning array 'w._M_real'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w._M_imag'  in dimension 1 completely.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_191_1 (src/fft.cpp:200)  of function 'vr_ifft'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_191_1' (src/fft.cpp:200:3), detected/extracted 11 process function(s): 
	 'entry_proc'
	 'rd_data'
	 'collect_input'
	 'fft_stage4'
	 'fft_stage5'
	 'fft_stage6'
	 'fft_stage7'
	 'fft_stage8'
	 'fft_stage9'
	 'push_out'
	 'wr_data'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:10:21) in function 'fft_stage9'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) in function 'fft_stage9'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:10:21) in function 'fft_stage8'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) in function 'fft_stage8'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:10:21) in function 'fft_stage7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) in function 'fft_stage7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:10:21) in function 'fft_stage6'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) in function 'fft_stage6'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:10:21) in function 'fft_stage5'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) in function 'fft_stage5'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 249.103 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_166_1' (src/fft.cpp:164:8) in function 'wr_data'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_149_1' (src/fft.cpp:147:8) in function 'rd_data'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_121_1' (src/fft.cpp:117:6) in function 'push_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage9'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage9' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage8'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage8' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage7'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage7' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage6'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage6' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage5'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage5' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage4'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage4' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_89_1' (src/fft.cpp:84:6) in function 'collect_input' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'I' 
WARNING: [HLS 200-1450] Process rd_data has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process wr_data has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.4 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.45 seconds; current allocated memory: 541.499 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vr_ifft' ...
WARNING: [SYN 201-107] Renaming port name 'vr_ifft/in' to 'vr_ifft/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'vr_ifft/out' to 'vr_ifft/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 542.322 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 542.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_149_1_VITIS_LOOP_152_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_149_1_VITIS_LOOP_152_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 542.526 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 542.650 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rd_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 542.810 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 543.034 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collect_input_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 543.261 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 543.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collect_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 543.591 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 543.713 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage4_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 25, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 544.251 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 545.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage4_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 545.189 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 545.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 545.529 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 545.692 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage5_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 546.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 547.499 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage5_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 547.662 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 547.876 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 548.046 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 548.213 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage6_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 548.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 549.958 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage6_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 550.153 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 550.412 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 550.529 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 550.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage7_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 551.417 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 552.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage7_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 552.654 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 552.896 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 553.015 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 553.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage8_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 553.928 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 554.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage8_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 555.138 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 555.350 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 555.528 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 555.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage9_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 556.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 557.452 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage9_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 557.618 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 557.861 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 557.995 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 558.193 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_out_Pipeline_VITIS_LOOP_121_1_VITIS_LOOP_124_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_121_1_VITIS_LOOP_124_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 13, loop 'VITIS_LOOP_121_1_VITIS_LOOP_124_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 558.533 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 559.033 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (3.32ns) exceeds the target (target clock period: 5ns, clock uncertainty: 2ns, effective delay budget: 3ns).
WARNING: [HLS 200-1016] The critical path in module 'push_out' consists of the following:	wire read operation ('p_read_2') on port 'p_read' [6]  (0 ns)
	'uitofp' operation ('conv_i') [11]  (3.32 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 559.122 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 559.260 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_166_1_VITIS_LOOP_169_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_166_1_VITIS_LOOP_169_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 559.373 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 559.498 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wr_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 559.713 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 559.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_191_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO out_c_channel (from entry_proc_U0 to wr_data_U0) to 10 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 560.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 560.384 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.99 seconds. CPU system time: 0 seconds. Elapsed time: 1 seconds; current allocated memory: 560.493 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 560.628 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vr_ifft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_i7) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.04 seconds; current allocated memory: 560.763 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 561.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.98 seconds; current allocated memory: 561.237 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2' pipeline 'VITIS_LOOP_149_1_VITIS_LOOP_152_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 561.858 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rd_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_9s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_31ns_38_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rd_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 563.226 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collect_input_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collect_input_Pipeline_VITIS_LOOP_92_2' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collect_input_Pipeline_VITIS_LOOP_92_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 564.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collect_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'collect_input'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 565.950 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage4_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage4_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage4_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 567.937 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage4_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage4_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage4_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 570.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 572.310 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage5_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage5_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage5_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 574.971 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage5_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage5_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage5_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 578.870 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 580.396 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage6_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage6_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage6_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 583.045 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage6_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage6_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage6_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 586.989 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 588.489 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage7_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage7_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage7_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 591.166 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage7_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage7_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage7_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0 seconds. Elapsed time: 0.71 seconds; current allocated memory: 595.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 596.581 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage8_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage8_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage8_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 599.247 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage8_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage8_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage8_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0 seconds. Elapsed time: 0.7 seconds; current allocated memory: 603.179 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 604.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage9_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage9_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage9_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 607.361 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage9_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage9_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage9_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 611.284 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 612.798 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_out_Pipeline_VITIS_LOOP_121_1_VITIS_LOOP_124_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'push_out_Pipeline_VITIS_LOOP_121_1_VITIS_LOOP_124_2' pipeline 'VITIS_LOOP_121_1_VITIS_LOOP_124_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hdiv_16ns_16ns_16_7_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_out_Pipeline_VITIS_LOOP_121_1_VITIS_LOOP_124_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 614.475 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_70_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sptohp_32ns_16_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_7_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_out'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 616.615 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2' pipeline 'VITIS_LOOP_166_1_VITIS_LOOP_169_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 617.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'wr_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_9s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_31ns_38_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'wr_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 618.903 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_191_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_191_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 622.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.28 seconds. CPU system time: 0 seconds. Elapsed time: 1.28 seconds; current allocated memory: 623.927 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vr_ifft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7cg-fbvb900-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=VR_IFFT
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/shine/Desktop/fft_story/vivado/ip_repo/VR_IFFT
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xczu7cg-fbvb900-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name VR_IFFT -format ip_catalog -output /home/shine/Desktop/fft_story/vivado/ip_repo/VR_IFFT -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2 
INFO: [HLS 200-1510] Running: set_directive_top -name vr_ifft vr_ifft 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 142.369 MB.
INFO: [HLS 200-10] Analyzing design file 'src/fft.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: src/fft.cpp:189:9
WARNING: [HLS 207-5301] unused parameter 'print': /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 20.04 seconds. CPU system time: 0.8 seconds. Elapsed time: 20.19 seconds; current allocated memory: 145.808 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::stream()' into 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>::stream(char const*)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:202:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::write(hls::vector<std::complex<decimal16>, 4ul> const&)' into 'rd_data(hls::vector<std::complex<decimal16>, 4ul>*, hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, ctrl1_t*)' (src/fft.cpp:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::read(hls::vector<std::complex<decimal16>, 4ul>&)' into 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::pragma() const' into 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::read()' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:96:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:97:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:100:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:103:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:106:11)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::write(hls::vector<std::complex<decimal16>, 4ul> const&)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:140:8)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:139:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:138:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:137:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:136:4)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::read()' into 'wr_data(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*)' (src/fft.cpp:173:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>::stream(char const*)' into 'vr_ifft(hls::vector<std::complex<decimal16>, 4ul>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*, ctrl2_t*, layer1_t*)' (src/fft.cpp:220:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>::stream(char const*)' into 'vr_ifft(hls::vector<std::complex<decimal16>, 4ul>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*, ctrl2_t*, layer1_t*)' (src/fft.cpp:221:33)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<decimal16>, 4ul>::array()' into 'hls::vector<std::complex<decimal16>, 4ul>::vector()' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::complex<decimal16>, 4ul>::_S_ref(std::complex<decimal16> const (&) [4], unsigned long)' into 'std::array<std::complex<decimal16>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/array:182:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::vector()' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::vector()' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:115:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:115:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::vector()' into 'wr_data(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*)' (src/fft.cpp:163:0)
INFO: [HLS 214-241] Aggregating maxi variable 'in' with non-compact mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'out' with non-compact mode in 128-bits
INFO: [HLS 214-241] Aggregating bram variable 'input_data' with field bit alignment mode in 32-bits (src/fft.cpp:194:13)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_1' with field bit alignment mode in 32-bits (src/fft.cpp:195:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_2' with field bit alignment mode in 32-bits (src/fft.cpp:196:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_3' with field bit alignment mode in 32-bits (src/fft.cpp:197:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_4' with field bit alignment mode in 32-bits (src/fft.cpp:198:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_5' with field bit alignment mode in 32-bits (src/fft.cpp:199:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6' with field bit alignment mode in 32-bits (src/fft.cpp:200:14)
INFO: [HLS 214-241] Aggregating scalar variable 'tmp' with field bit alignment mode in 128-bits (src/fft.cpp:87:17)
INFO: [HLS 214-241] Aggregating scalar variable 'tmp' with field bit alignment mode in 128-bits (src/fft.cpp:119:17)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 128 in loop 'VITIS_LOOP_152_2'(src/fft.cpp:152:20) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/fft.cpp:149:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 128 in loop 'VITIS_LOOP_169_2'(src/fft.cpp:169:20) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/fft.cpp:166:20)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.a4s_struct.std::complexs' into '_llvm.fpga.unpack.none.s_class.hls::vectors.i128.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_class.hls::vectors.i128.1' into 'rd_data(hls::vector<std::complex<decimal16>, 4ul>*, hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:173:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:176:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:173:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:176:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:173:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:176:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:173:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:176:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.sl_f16f16s' into '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:388:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:39:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:39:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:38:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:38:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:37:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:37:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:36:21)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:36:21)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:328:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:388:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:388:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:151:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_class.hls::vectors' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:147:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:151:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:147:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:151:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:147:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:151:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:147:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_class.hls::vectors.1' into 'wr_data(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*) (.1)' (src/fft.cpp:173:15)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.37 seconds. CPU system time: 0.23 seconds. Elapsed time: 3.6 seconds; current allocated memory: 148.433 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 148.437 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 165.563 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 193.052 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'ctrl1_reg' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'ctrl2_reg' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'layer1_reg' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_169_2' (src/fft.cpp:164:6) in function 'wr_data'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16384 to 4 for loop 'VITIS_LOOP_191_1' (src/fft.cpp:200:3) in function 'vr_ifft'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 4 for loop 'VITIS_LOOP_191_1' (src/fft.cpp:200:3) in function 'vr_ifft'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_152_2' (src/fft.cpp:147:6) in function 'rd_data'.
INFO: [XFORM 203-101] Partitioning array 'w._M_real'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w._M_imag'  in dimension 1 completely.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_191_1 (src/fft.cpp:200)  of function 'vr_ifft'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_191_1' (src/fft.cpp:200:3), detected/extracted 11 process function(s): 
	 'entry_proc'
	 'rd_data'
	 'collect_input'
	 'fft_stage4'
	 'fft_stage5'
	 'fft_stage6'
	 'fft_stage7'
	 'fft_stage8'
	 'fft_stage9'
	 'push_out'
	 'wr_data'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:10:21) in function 'fft_stage9'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) in function 'fft_stage9'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:10:21) in function 'fft_stage8'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) in function 'fft_stage8'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:10:21) in function 'fft_stage7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) in function 'fft_stage7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:10:21) in function 'fft_stage6'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) in function 'fft_stage6'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:10:21) in function 'fft_stage5'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) in function 'fft_stage5'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 245.164 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_166_1' (src/fft.cpp:164:8) in function 'wr_data'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_149_1' (src/fft.cpp:147:8) in function 'rd_data'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_121_1' (src/fft.cpp:117:6) in function 'push_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage9'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage9' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage8'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage8' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage7'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage7' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage6'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage6' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage5'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage5' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage4'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage4' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_89_1' (src/fft.cpp:84:6) in function 'collect_input' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'I' 
WARNING: [HLS 200-1450] Process rd_data has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process wr_data has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.36 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.41 seconds; current allocated memory: 536.803 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vr_ifft' ...
WARNING: [SYN 201-107] Renaming port name 'vr_ifft/in' to 'vr_ifft/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'vr_ifft/out' to 'vr_ifft/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 537.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 537.677 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_149_1_VITIS_LOOP_152_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_149_1_VITIS_LOOP_152_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 537.830 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 537.954 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rd_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 538.114 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 538.338 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collect_input_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 538.534 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 538.808 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collect_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 538.897 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 539.019 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage4_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 25, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 539.555 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 540.323 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage4_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 540.492 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 540.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 540.831 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 540.995 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage5_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 541.743 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 542.798 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage5_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 542.964 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 543.192 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 543.346 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 543.513 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage6_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 544.232 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 545.257 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage6_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 545.453 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 545.710 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 545.830 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 546.015 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage7_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 546.717 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 547.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage7_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 547.955 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 548.196 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 548.315 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 548.498 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage8_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 549.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 550.271 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage8_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 550.437 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 550.651 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 550.845 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 551.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage9_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 551.714 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 552.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage9_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 552.921 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 553.162 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 553.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 553.493 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_out_Pipeline_VITIS_LOOP_121_1_VITIS_LOOP_124_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_121_1_VITIS_LOOP_124_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 13, loop 'VITIS_LOOP_121_1_VITIS_LOOP_124_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 553.848 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 554.334 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (3.32ns) exceeds the target (target clock period: 5ns, clock uncertainty: 2ns, effective delay budget: 3ns).
WARNING: [HLS 200-1016] The critical path in module 'push_out' consists of the following:	wire read operation ('p_read_2') on port 'p_read' [6]  (0 ns)
	'uitofp' operation ('conv_i') [11]  (3.32 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 554.421 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 554.575 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_166_1_VITIS_LOOP_169_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_166_1_VITIS_LOOP_169_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 554.671 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 554.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wr_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 555.010 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 555.217 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_191_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO out_c_channel (from entry_proc_U0 to wr_data_U0) to 10 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 555.374 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 555.679 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.99 seconds. CPU system time: 0 seconds. Elapsed time: 0.99 seconds; current allocated memory: 555.784 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 555.931 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vr_ifft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.02 seconds. CPU system time: 0 seconds. Elapsed time: 1.02 seconds; current allocated memory: 556.002 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 556.222 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.97 seconds. CPU system time: 0 seconds. Elapsed time: 0.97 seconds; current allocated memory: 556.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2' pipeline 'VITIS_LOOP_149_1_VITIS_LOOP_152_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 557.085 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rd_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_9s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_31ns_38_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rd_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 558.421 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collect_input_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collect_input_Pipeline_VITIS_LOOP_92_2' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collect_input_Pipeline_VITIS_LOOP_92_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 559.877 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collect_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'collect_input'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 561.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage4_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage4_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage4_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 563.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage4_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage4_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage4_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 566.052 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 567.509 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage5_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage5_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage5_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 570.170 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage5_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage5_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage5_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 574.071 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 575.579 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage6_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage6_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage6_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 578.228 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage6_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage6_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage6_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0 seconds. Elapsed time: 0.69 seconds; current allocated memory: 582.189 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 583.674 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage7_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage7_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage7_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 586.364 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage7_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage7_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage7_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0 seconds. Elapsed time: 0.7 seconds; current allocated memory: 590.248 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 591.779 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage8_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage8_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage8_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 594.428 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage8_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage8_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage8_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 598.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 599.847 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage9_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage9_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage9_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 602.526 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage9_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage9_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage9_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 606.463 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 607.976 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_out_Pipeline_VITIS_LOOP_121_1_VITIS_LOOP_124_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'push_out_Pipeline_VITIS_LOOP_121_1_VITIS_LOOP_124_2' pipeline 'VITIS_LOOP_121_1_VITIS_LOOP_124_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hdiv_16ns_16ns_16_7_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_out_Pipeline_VITIS_LOOP_121_1_VITIS_LOOP_124_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 609.657 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_70_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sptohp_32ns_16_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_7_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_out'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 611.795 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2' pipeline 'VITIS_LOOP_166_1_VITIS_LOOP_169_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 612.693 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'wr_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_9s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_31ns_38_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'wr_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 614.084 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_191_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_191_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 617.345 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.25 seconds. CPU system time: 0 seconds. Elapsed time: 1.25 seconds; current allocated memory: 619.107 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vr_ifft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7cg-fbvb900-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=VR_IFFT
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/shine/Desktop/fft_story/vivado/ip_repo/VR_IFFT
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xczu7cg-fbvb900-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name VR_IFFT -format ip_catalog -output /home/shine/Desktop/fft_story/vivado/ip_repo/VR_IFFT -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2 
INFO: [HLS 200-1510] Running: set_directive_top -name vr_ifft vr_ifft 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 142.369 MB.
INFO: [HLS 200-10] Analyzing design file 'src/fft.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: src/fft.cpp:189:9
WARNING: [HLS 207-5301] unused parameter 'print': /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.99 seconds. CPU system time: 0.82 seconds. Elapsed time: 20.17 seconds; current allocated memory: 145.808 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::stream()' into 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>::stream(char const*)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:202:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::write(hls::vector<std::complex<decimal16>, 4ul> const&)' into 'rd_data(hls::vector<std::complex<decimal16>, 4ul>*, hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, ctrl1_t*)' (src/fft.cpp:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::read(hls::vector<std::complex<decimal16>, 4ul>&)' into 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::pragma() const' into 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::read()' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:96:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:97:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:100:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:103:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:106:11)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::write(hls::vector<std::complex<decimal16>, 4ul> const&)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:140:8)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:139:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:138:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:137:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:136:4)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::read()' into 'wr_data(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*)' (src/fft.cpp:173:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>::stream(char const*)' into 'vr_ifft(hls::vector<std::complex<decimal16>, 4ul>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*, ctrl2_t*, layer1_t*)' (src/fft.cpp:220:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>::stream(char const*)' into 'vr_ifft(hls::vector<std::complex<decimal16>, 4ul>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*, ctrl2_t*, layer1_t*)' (src/fft.cpp:221:33)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<decimal16>, 4ul>::array()' into 'hls::vector<std::complex<decimal16>, 4ul>::vector()' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::complex<decimal16>, 4ul>::_S_ref(std::complex<decimal16> const (&) [4], unsigned long)' into 'std::array<std::complex<decimal16>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/array:182:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::vector()' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::vector()' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:115:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:115:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::vector()' into 'wr_data(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*)' (src/fft.cpp:163:0)
INFO: [HLS 214-241] Aggregating maxi variable 'in' with non-compact mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'out' with non-compact mode in 128-bits
INFO: [HLS 214-241] Aggregating bram variable 'input_data' with field bit alignment mode in 32-bits (src/fft.cpp:194:13)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_1' with field bit alignment mode in 32-bits (src/fft.cpp:195:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_2' with field bit alignment mode in 32-bits (src/fft.cpp:196:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_3' with field bit alignment mode in 32-bits (src/fft.cpp:197:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_4' with field bit alignment mode in 32-bits (src/fft.cpp:198:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_5' with field bit alignment mode in 32-bits (src/fft.cpp:199:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6' with field bit alignment mode in 32-bits (src/fft.cpp:200:14)
INFO: [HLS 214-241] Aggregating scalar variable 'tmp' with field bit alignment mode in 128-bits (src/fft.cpp:87:17)
INFO: [HLS 214-241] Aggregating scalar variable 'tmp' with field bit alignment mode in 128-bits (src/fft.cpp:119:17)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 128 in loop 'VITIS_LOOP_152_2'(src/fft.cpp:152:20) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/fft.cpp:149:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 128 in loop 'VITIS_LOOP_169_2'(src/fft.cpp:169:20) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/fft.cpp:166:20)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.a4s_struct.std::complexs' into '_llvm.fpga.unpack.none.s_class.hls::vectors.i128.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_class.hls::vectors.i128.1' into 'rd_data(hls::vector<std::complex<decimal16>, 4ul>*, hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:173:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:176:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:173:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:176:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:173:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:176:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:173:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:176:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.sl_f16f16s' into '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:388:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:39:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:39:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:38:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:38:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:37:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:37:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:36:21)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:36:21)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:328:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:388:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:388:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:151:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_class.hls::vectors' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:147:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:151:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:147:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:151:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:147:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:151:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:147:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_class.hls::vectors.1' into 'wr_data(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*) (.1)' (src/fft.cpp:173:15)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.49 seconds. CPU system time: 0.16 seconds. Elapsed time: 3.65 seconds; current allocated memory: 148.348 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 148.352 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 165.513 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 192.966 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'ctrl1_reg' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'ctrl2_reg' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'layer1_reg' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_169_2' (src/fft.cpp:164:6) in function 'wr_data'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16384 to 4 for loop 'VITIS_LOOP_191_1' (src/fft.cpp:200:3) in function 'vr_ifft'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 4 for loop 'VITIS_LOOP_191_1' (src/fft.cpp:200:3) in function 'vr_ifft'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_152_2' (src/fft.cpp:147:6) in function 'rd_data'.
INFO: [XFORM 203-101] Partitioning array 'w._M_real'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w._M_imag'  in dimension 1 completely.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_191_1 (src/fft.cpp:200)  of function 'vr_ifft'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_191_1' (src/fft.cpp:200:3), detected/extracted 11 process function(s): 
	 'entry_proc'
	 'rd_data'
	 'collect_input'
	 'fft_stage4'
	 'fft_stage5'
	 'fft_stage6'
	 'fft_stage7'
	 'fft_stage8'
	 'fft_stage9'
	 'push_out'
	 'wr_data'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:10:21) in function 'fft_stage9'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) in function 'fft_stage9'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:10:21) in function 'fft_stage8'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) in function 'fft_stage8'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:10:21) in function 'fft_stage7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) in function 'fft_stage7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:10:21) in function 'fft_stage6'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) in function 'fft_stage6'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:10:21) in function 'fft_stage5'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) in function 'fft_stage5'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 245.084 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_166_1' (src/fft.cpp:164:8) in function 'wr_data'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_149_1' (src/fft.cpp:147:8) in function 'rd_data'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_121_1' (src/fft.cpp:117:6) in function 'push_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage9'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage9' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage8'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage8' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage7'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage7' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage6'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage6' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage5'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage5' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage4'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage4' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_89_1' (src/fft.cpp:84:6) in function 'collect_input' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'I' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.35 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.4 seconds; current allocated memory: 527.091 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vr_ifft' ...
WARNING: [SYN 201-107] Renaming port name 'vr_ifft/in' to 'vr_ifft/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'vr_ifft/out' to 'vr_ifft/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 527.913 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 527.981 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_149_1_VITIS_LOOP_152_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_149_1_VITIS_LOOP_152_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 528.136 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 528.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rd_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 528.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 528.640 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collect_input_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 528.838 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 529.106 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collect_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 529.198 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 529.319 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage4_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 25, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 529.853 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 530.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage4_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 530.794 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 531.010 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 531.134 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 531.298 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage5_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 532.030 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 533.100 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage5_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 533.263 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 533.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 533.644 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 533.811 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage6_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 534.513 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 535.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage6_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 535.748 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 536.009 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 536.128 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 536.299 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage7_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 537.015 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 538.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage7_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 538.250 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 538.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 538.611 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 538.779 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage8_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 539.525 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 540.552 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage8_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 540.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 540.948 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 541.125 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 541.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage9_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 542.009 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 543.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage9_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 543.216 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 543.458 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 543.592 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 543.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_out_Pipeline_VITIS_LOOP_121_1_VITIS_LOOP_124_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_121_1_VITIS_LOOP_124_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 13, loop 'VITIS_LOOP_121_1_VITIS_LOOP_124_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 544.127 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 544.597 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (3.32ns) exceeds the target (target clock period: 5ns, clock uncertainty: 2ns, effective delay budget: 3ns).
WARNING: [HLS 200-1016] The critical path in module 'push_out' consists of the following:	wire read operation ('p_read_2') on port 'p_read' [6]  (0 ns)
	'uitofp' operation ('conv_i') [11]  (3.32 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 544.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 544.854 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_166_1_VITIS_LOOP_169_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_166_1_VITIS_LOOP_169_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 544.966 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 545.091 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wr_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 545.290 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 545.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_191_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO out_c_channel (from entry_proc_U0 to wr_data_U0) to 10 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 545.668 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 545.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vr_ifft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.99 seconds. CPU system time: 0 seconds. Elapsed time: 0.99 seconds; current allocated memory: 546.067 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 546.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.03 seconds. CPU system time: 0 seconds. Elapsed time: 1.04 seconds; current allocated memory: 546.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2' pipeline 'VITIS_LOOP_149_1_VITIS_LOOP_152_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 547.206 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rd_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rd_ptr' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_9s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_31ns_38_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rd_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 548.567 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collect_input_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collect_input_Pipeline_VITIS_LOOP_92_2' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collect_input_Pipeline_VITIS_LOOP_92_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 549.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collect_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'collect_input'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 551.269 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage4_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage4_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage4_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 553.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage4_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage4_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage4_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 556.150 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 557.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage5_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage5_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage5_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 560.265 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage5_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage5_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage5_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 564.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 565.643 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage6_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage6_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage6_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 568.350 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage6_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage6_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage6_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 572.282 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 573.765 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage7_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage7_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage7_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 576.439 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage7_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage7_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage7_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 580.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 581.838 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage8_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage8_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage8_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 584.549 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage8_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage8_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage8_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0 seconds. Elapsed time: 0.69 seconds; current allocated memory: 588.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 589.950 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage9_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage9_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage9_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 592.603 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage9_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage9_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage9_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 596.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 598.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_out_Pipeline_VITIS_LOOP_121_1_VITIS_LOOP_124_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'push_out_Pipeline_VITIS_LOOP_121_1_VITIS_LOOP_124_2' pipeline 'VITIS_LOOP_121_1_VITIS_LOOP_124_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hdiv_16ns_16ns_16_7_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_out_Pipeline_VITIS_LOOP_121_1_VITIS_LOOP_124_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 599.760 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_70_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sptohp_32ns_16_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_7_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_out'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 601.882 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2' pipeline 'VITIS_LOOP_166_1_VITIS_LOOP_169_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 602.780 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'wr_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'wr_ptr' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_9s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_31ns_38_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'wr_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 604.138 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_191_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_191_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 607.349 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vr_ifft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'vr_ifft/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vr_ifft/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vr_ifft/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vr_ifft/ctrl1_reg' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vr_ifft/ctrl2_reg' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vr_ifft/layer1_reg' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'vr_ifft' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'in_r', 'out_r', 'ctrl1_reg', 'ctrl2_reg', 'layer1_reg' and 'return' to AXI-Lite port ctrl_bus.
INFO: [RTGEN 206-100] Finished creating RTL model for 'vr_ifft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.31 seconds; current allocated memory: 609.310 MB.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage5_Pipeline_SKIP_X_SKIP_Y_w_M_real_145' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage5_Pipeline_SKIP_X_SKIP_Y_w_M_imag_115' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage6_Pipeline_SKIP_X_SKIP_Y_w_M_real_252' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage6_Pipeline_SKIP_X_SKIP_Y_w_M_imag_222' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage7_Pipeline_SKIP_X_SKIP_Y_w_M_real_357' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage7_Pipeline_SKIP_X_SKIP_Y_w_M_imag_327' using auto ROMs.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7cg-fbvb900-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=VR_IFFT
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/shine/Desktop/fft_story/vivado/ip_repo/VR_IFFT
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xczu7cg-fbvb900-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name VR_IFFT -format ip_catalog -output /home/shine/Desktop/fft_story/vivado/ip_repo/VR_IFFT -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2 
INFO: [HLS 200-1510] Running: set_directive_top -name vr_ifft vr_ifft 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 142.369 MB.
INFO: [HLS 200-10] Analyzing design file 'src/fft.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: src/fft.cpp:189:9
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: src/fft.cpp:190:36
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file src/fft.cpp
WARNING: [HLS 207-5301] unused parameter 'print': /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 22.04 seconds. CPU system time: 0.76 seconds. Elapsed time: 22.15 seconds; current allocated memory: 145.529 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::stream()' into 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>::stream(char const*)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:202:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::write(hls::vector<std::complex<decimal16>, 4ul> const&)' into 'rd_data(hls::vector<std::complex<decimal16>, 4ul>*, hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, ctrl1_t*)' (src/fft.cpp:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::read(hls::vector<std::complex<decimal16>, 4ul>&)' into 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::pragma() const' into 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::read()' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:96:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:97:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:100:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:103:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:106:11)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::write(hls::vector<std::complex<decimal16>, 4ul> const&)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:140:8)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:139:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:138:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:137:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:136:4)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::read()' into 'wr_data(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*)' (src/fft.cpp:173:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>::stream(char const*)' into 'vr_ifft(hls::vector<std::complex<decimal16>, 4ul>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*, ctrl2_t*, layer1_t*)' (src/fft.cpp:219:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>::stream(char const*)' into 'vr_ifft(hls::vector<std::complex<decimal16>, 4ul>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*, ctrl2_t*, layer1_t*)' (src/fft.cpp:220:33)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<decimal16>, 4ul>::array()' into 'hls::vector<std::complex<decimal16>, 4ul>::vector()' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::complex<decimal16>, 4ul>::_S_ref(std::complex<decimal16> const (&) [4], unsigned long)' into 'std::array<std::complex<decimal16>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/array:182:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::vector()' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::vector()' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:115:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:115:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::vector()' into 'wr_data(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*)' (src/fft.cpp:163:0)
INFO: [HLS 214-241] Aggregating maxi variable 'in' with non-compact mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'out' with non-compact mode in 128-bits
INFO: [HLS 214-241] Aggregating bram variable 'input_data' with field bit alignment mode in 32-bits (src/fft.cpp:193:13)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_1' with field bit alignment mode in 32-bits (src/fft.cpp:194:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_2' with field bit alignment mode in 32-bits (src/fft.cpp:195:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_3' with field bit alignment mode in 32-bits (src/fft.cpp:196:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_4' with field bit alignment mode in 32-bits (src/fft.cpp:197:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_5' with field bit alignment mode in 32-bits (src/fft.cpp:198:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6' with field bit alignment mode in 32-bits (src/fft.cpp:199:14)
INFO: [HLS 214-241] Aggregating scalar variable 'tmp' with field bit alignment mode in 128-bits (src/fft.cpp:87:17)
INFO: [HLS 214-241] Aggregating scalar variable 'tmp' with field bit alignment mode in 128-bits (src/fft.cpp:119:17)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 128 in loop 'VITIS_LOOP_152_2'(src/fft.cpp:152:20) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/fft.cpp:149:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 128 in loop 'VITIS_LOOP_169_2'(src/fft.cpp:169:20) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/fft.cpp:166:20)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.a4s_struct.std::complexs' into '_llvm.fpga.unpack.none.s_class.hls::vectors.i128.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_class.hls::vectors.i128.1' into 'rd_data(hls::vector<std::complex<decimal16>, 4ul>*, hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:173:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:176:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:173:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:176:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:173:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:176:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:173:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:176:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.sl_f16f16s' into '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:388:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:39:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:39:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:38:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:38:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:37:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:37:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:36:21)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:36:21)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:328:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:388:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:388:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:151:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_class.hls::vectors' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:147:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:151:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:147:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:151:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:147:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:151:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:147:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_class.hls::vectors.1' into 'wr_data(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*) (.1)' (src/fft.cpp:173:15)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.93 seconds. CPU system time: 0.17 seconds. Elapsed time: 4.11 seconds; current allocated memory: 148.435 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 148.439 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 166.472 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 195.451 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'ctrl1_reg' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'ctrl2_reg' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'layer1_reg' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_169_2' (src/fft.cpp:164:6) in function 'wr_data'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_152_2' (src/fft.cpp:147:6) in function 'rd_data'.
INFO: [XFORM 203-101] Partitioning array 'w._M_real'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w._M_imag'  in dimension 1 completely.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_190_1 (src/fft.cpp:199)  of function 'vr_ifft'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_190_1' (src/fft.cpp:199:3), detected/extracted 11 process function(s): 
	 'entry_proc'
	 'rd_data'
	 'collect_input'
	 'fft_stage4'
	 'fft_stage5'
	 'fft_stage6'
	 'fft_stage7'
	 'fft_stage8'
	 'fft_stage9'
	 'push_out'
	 'wr_data'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:10:21) in function 'fft_stage9'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) in function 'fft_stage9'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:10:21) in function 'fft_stage8'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) in function 'fft_stage8'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:10:21) in function 'fft_stage7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) in function 'fft_stage7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:10:21) in function 'fft_stage6'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) in function 'fft_stage6'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:10:21) in function 'fft_stage5'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) in function 'fft_stage5'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 249.078 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_166_1' (src/fft.cpp:164:8) in function 'wr_data'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_149_1' (src/fft.cpp:147:8) in function 'rd_data'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_121_1' (src/fft.cpp:117:6) in function 'push_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage9'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage9' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage8'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage8' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage7'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage7' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage6'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage6' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage5'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage5' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage4'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage4' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_89_1' (src/fft.cpp:84:6) in function 'collect_input' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'I' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.38 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.43 seconds; current allocated memory: 541.462 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vr_ifft' ...
WARNING: [SYN 201-107] Renaming port name 'vr_ifft/in' to 'vr_ifft/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'vr_ifft/out' to 'vr_ifft/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 542.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 542.346 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_149_1_VITIS_LOOP_152_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_149_1_VITIS_LOOP_152_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 542.501 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 542.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rd_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 542.783 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 543.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collect_input_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 543.204 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 543.475 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collect_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 543.569 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 543.690 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage4_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 25, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 544.226 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 544.993 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage4_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 545.161 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 545.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 545.503 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 545.666 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage5_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 546.417 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 547.470 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage5_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 547.634 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 547.862 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 548.016 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 548.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage6_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 548.901 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 549.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage6_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 550.122 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 550.382 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 550.504 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 550.687 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage7_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 551.387 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 552.442 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage7_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 552.624 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 552.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 552.985 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 553.170 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage8_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 553.900 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 554.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage8_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 555.110 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 555.321 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 555.515 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 555.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage9_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 556.385 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 557.423 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage9_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 557.593 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 557.834 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 557.969 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 558.165 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_out_Pipeline_VITIS_LOOP_121_1_VITIS_LOOP_124_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_121_1_VITIS_LOOP_124_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 13, loop 'VITIS_LOOP_121_1_VITIS_LOOP_124_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 558.519 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 559.005 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (3.32ns) exceeds the target (target clock period: 5ns, clock uncertainty: 2ns, effective delay budget: 3ns).
WARNING: [HLS 200-1016] The critical path in module 'push_out' consists of the following:	wire read operation ('p_read_2') on port 'p_read' [6]  (0 ns)
	'uitofp' operation ('conv_i') [11]  (3.32 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 559.093 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 559.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_166_1_VITIS_LOOP_169_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_166_1_VITIS_LOOP_169_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 559.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 559.468 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wr_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 559.681 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 559.896 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_190_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO out_c_channel (from entry_proc_U0 to wr_data_U0) to 10 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 560.060 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 560.349 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1 seconds; current allocated memory: 560.458 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 560.612 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vr_ifft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_i7) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.06 seconds. CPU system time: 0 seconds. Elapsed time: 1.07 seconds; current allocated memory: 560.726 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 561.005 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0 seconds. Elapsed time: 0.98 seconds; current allocated memory: 561.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2' pipeline 'VITIS_LOOP_149_1_VITIS_LOOP_152_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rd_data_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_152_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 561.841 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rd_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rd_ptr' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_9s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_31ns_38_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rd_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 563.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collect_input_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collect_input_Pipeline_VITIS_LOOP_92_2' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collect_input_Pipeline_VITIS_LOOP_92_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 564.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collect_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'collect_input'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 565.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage4_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage4_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage4_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 567.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage4_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage4_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage4_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 570.814 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 572.240 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage5_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage5_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage5_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 574.929 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage5_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage5_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage5_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 578.846 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 580.327 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage6_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage6_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage6_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 583.021 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage6_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage6_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage6_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0 seconds. Elapsed time: 0.71 seconds; current allocated memory: 586.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 588.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage7_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage7_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage7_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 591.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage7_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage7_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage7_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0 seconds. Elapsed time: 0.7 seconds; current allocated memory: 595.025 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 596.525 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage8_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage8_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage8_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 599.221 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage8_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage8_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage8_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0 seconds. Elapsed time: 0.69 seconds; current allocated memory: 603.151 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 604.626 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage9_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage9_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage9_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 607.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage9_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage9_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage9_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 611.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 612.771 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_out_Pipeline_VITIS_LOOP_121_1_VITIS_LOOP_124_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'push_out_Pipeline_VITIS_LOOP_121_1_VITIS_LOOP_124_2' pipeline 'VITIS_LOOP_121_1_VITIS_LOOP_124_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hdiv_16ns_16ns_16_7_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_out_Pipeline_VITIS_LOOP_121_1_VITIS_LOOP_124_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 614.403 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_70_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sptohp_32ns_16_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_7_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_out'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 616.558 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2' pipeline 'VITIS_LOOP_166_1_VITIS_LOOP_169_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'wr_data_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_169_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 617.486 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'wr_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'wr_ptr' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_9s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_31ns_38_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'wr_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 618.873 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_190_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_190_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 622.072 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.25 seconds. CPU system time: 0 seconds. Elapsed time: 1.25 seconds; current allocated memory: 623.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vr_ifft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'vr_ifft/gmem' to 'm_axi'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7cg-fbvb900-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=VR_IFFT
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/shine/Desktop/fft_story/vivado/ip_repo/VR_IFFT
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xczu7cg-fbvb900-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name VR_IFFT -format ip_catalog -output /home/shine/Desktop/fft_story/vivado/ip_repo/VR_IFFT -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2 
INFO: [HLS 200-1510] Running: set_directive_top -name vr_ifft vr_ifft 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 142.369 MB.
INFO: [HLS 200-10] Analyzing design file 'src/fft.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: src/fft.cpp:189:9
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: src/fft.cpp:191:36
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: src/fft.cpp:194:2
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file src/fft.cpp
WARNING: [HLS 207-5301] unused parameter 'print': /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 21.95 seconds. CPU system time: 0.87 seconds. Elapsed time: 22.19 seconds; current allocated memory: 145.515 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::stream()' into 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>::stream(char const*)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:202:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::write(hls::vector<std::complex<decimal16>, 4ul> const&)' into 'rd_data(hls::vector<std::complex<decimal16>, 4ul>*, hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, ctrl1_t*)' (src/fft.cpp:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::read(hls::vector<std::complex<decimal16>, 4ul>&)' into 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::pragma() const' into 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::read()' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:96:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:97:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:100:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:103:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:106:11)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::write(hls::vector<std::complex<decimal16>, 4ul> const&)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:140:8)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:139:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:138:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:137:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:136:4)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::read()' into 'wr_data(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*)' (src/fft.cpp:173:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>::stream(char const*)' into 'vr_ifft(hls::vector<std::complex<decimal16>, 4ul>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*, ctrl2_t*, layer1_t*)' (src/fft.cpp:224:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>::stream(char const*)' into 'vr_ifft(hls::vector<std::complex<decimal16>, 4ul>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*, ctrl2_t*, layer1_t*)' (src/fft.cpp:225:33)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<decimal16>, 4ul>::array()' into 'hls::vector<std::complex<decimal16>, 4ul>::vector()' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::complex<decimal16>, 4ul>::_S_ref(std::complex<decimal16> const (&) [4], unsigned long)' into 'std::array<std::complex<decimal16>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/array:182:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::vector()' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::vector()' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:115:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:115:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::vector()' into 'wr_data(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*)' (src/fft.cpp:163:0)
INFO: [HLS 214-241] Aggregating maxi variable 'in' with non-compact mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'out' with non-compact mode in 128-bits
INFO: [HLS 214-241] Aggregating bram variable 'input_data' with field bit alignment mode in 32-bits (src/fft.cpp:198:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_1' with field bit alignment mode in 32-bits (src/fft.cpp:199:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_2' with field bit alignment mode in 32-bits (src/fft.cpp:200:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_3' with field bit alignment mode in 32-bits (src/fft.cpp:201:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_4' with field bit alignment mode in 32-bits (src/fft.cpp:202:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_5' with field bit alignment mode in 32-bits (src/fft.cpp:203:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6' with field bit alignment mode in 32-bits (src/fft.cpp:204:14)
INFO: [HLS 214-241] Aggregating scalar variable 'tmp' with field bit alignment mode in 128-bits (src/fft.cpp:87:17)
INFO: [HLS 214-241] Aggregating scalar variable 'tmp' with field bit alignment mode in 128-bits (src/fft.cpp:119:17)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 128 in loop 'VITIS_LOOP_152_2'(src/fft.cpp:152:20) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/fft.cpp:149:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 128 in loop 'VITIS_LOOP_169_2'(src/fft.cpp:169:20) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/fft.cpp:166:20)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.a4s_struct.std::complexs' into '_llvm.fpga.unpack.none.s_class.hls::vectors.i128.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_class.hls::vectors.i128.1' into 'rd_data(hls::vector<std::complex<decimal16>, 4ul>*, hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:173:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:176:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:173:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:176:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:173:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:176:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:173:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:176:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.sl_f16f16s' into '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:388:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:39:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:39:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:38:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:38:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:37:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:37:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:36:21)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:36:21)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:328:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:388:26)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7cg-fbvb900-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=VR_IFFT
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/shine/Desktop/fft_story/vivado/ip_repo/VR_IFFT
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xczu7cg-fbvb900-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name VR_IFFT -format ip_catalog -output /home/shine/Desktop/fft_story/vivado/ip_repo/VR_IFFT -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2 
INFO: [HLS 200-1510] Running: set_directive_top -name vr_ifft vr_ifft 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 142.369 MB.
INFO: [HLS 200-10] Analyzing design file 'src/fft.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: src/fft.cpp:189:9
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: src/fft.cpp:191:36
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: src/fft.cpp:194:2
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file src/fft.cpp
WARNING: [HLS 207-5301] unused parameter 'print': /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 20.32 seconds. CPU system time: 0.73 seconds. Elapsed time: 20.35 seconds; current allocated memory: 145.516 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::stream()' into 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>::stream(char const*)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:202:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::write(hls::vector<std::complex<decimal16>, 4ul> const&)' into 'rd_data(hls::vector<std::complex<decimal16>, 4ul>*, hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, ctrl1_t*)' (src/fft.cpp:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::read(hls::vector<std::complex<decimal16>, 4ul>&)' into 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::pragma() const' into 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::read()' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:96:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:97:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:100:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:103:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:106:11)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::write(hls::vector<std::complex<decimal16>, 4ul> const&)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:140:8)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:139:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:138:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:137:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:136:4)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::read()' into 'wr_data(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*)' (src/fft.cpp:173:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>::stream(char const*)' into 'vr_ifft(hls::vector<std::complex<decimal16>, 4ul>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*, ctrl2_t*, layer1_t*)' (src/fft.cpp:224:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>::stream(char const*)' into 'vr_ifft(hls::vector<std::complex<decimal16>, 4ul>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*, ctrl2_t*, layer1_t*)' (src/fft.cpp:225:33)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<decimal16>, 4ul>::array()' into 'hls::vector<std::complex<decimal16>, 4ul>::vector()' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::complex<decimal16>, 4ul>::_S_ref(std::complex<decimal16> const (&) [4], unsigned long)' into 'std::array<std::complex<decimal16>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/array:182:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::vector()' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::vector()' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:115:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:115:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::vector()' into 'wr_data(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*)' (src/fft.cpp:163:0)
INFO: [HLS 214-241] Aggregating maxi variable 'in' with non-compact mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'out' with non-compact mode in 128-bits
INFO: [HLS 214-241] Aggregating bram variable 'input_data' with field bit alignment mode in 32-bits (src/fft.cpp:198:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_1' with field bit alignment mode in 32-bits (src/fft.cpp:199:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_2' with field bit alignment mode in 32-bits (src/fft.cpp:200:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_3' with field bit alignment mode in 32-bits (src/fft.cpp:201:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_4' with field bit alignment mode in 32-bits (src/fft.cpp:202:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_5' with field bit alignment mode in 32-bits (src/fft.cpp:203:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6' with field bit alignment mode in 32-bits (src/fft.cpp:204:14)
INFO: [HLS 214-241] Aggregating scalar variable 'tmp' with field bit alignment mode in 128-bits (src/fft.cpp:87:17)
INFO: [HLS 214-241] Aggregating scalar variable 'tmp' with field bit alignment mode in 128-bits (src/fft.cpp:119:17)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 128 in loop 'VITIS_LOOP_152_2'(src/fft.cpp:152:20) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/fft.cpp:149:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 128 in loop 'VITIS_LOOP_169_2'(src/fft.cpp:169:20) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/fft.cpp:166:20)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.a4s_struct.std::complexs' into '_llvm.fpga.unpack.none.s_class.hls::vectors.i128.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_class.hls::vectors.i128.1' into 'rd_data(hls::vector<std::complex<decimal16>, 4ul>*, hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:173:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:176:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:173:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:176:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:173:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:176:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:173:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:176:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.sl_f16f16s' into '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:388:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:39:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:39:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:38:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:38:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:37:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:37:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:36:21)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:36:21)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:328:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:388:26)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7cg-fbvb900-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=VR_IFFT
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/shine/Desktop/fft_story/vivado/ip_repo/VR_IFFT
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xczu7cg-fbvb900-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name VR_IFFT -format ip_catalog -output /home/shine/Desktop/fft_story/vivado/ip_repo/VR_IFFT -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2 
INFO: [HLS 200-1510] Running: set_directive_top -name vr_ifft vr_ifft 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 142.369 MB.
INFO: [HLS 200-10] Analyzing design file 'src/fft.cpp' ... 
WARNING: [HLS 207-5291] equality comparison result unused: src/fft.cpp:150:10
INFO: [HLS 207-4182] use '=' to turn this equality comparison into an assignment: src/fft.cpp:150:10
WARNING: [HLS 207-5291] equality comparison result unused: src/fft.cpp:169:10
INFO: [HLS 207-4182] use '=' to turn this equality comparison into an assignment: src/fft.cpp:169:10
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: src/fft.cpp:193:9
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: src/fft.cpp:195:36
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file src/fft.cpp
WARNING: [HLS 207-5301] unused parameter 'print': /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
WARNING: [HLS 207-5291] equality comparison result unused: src/fft.cpp:150:10
INFO: [HLS 207-4182] use '=' to turn this equality comparison into an assignment: src/fft.cpp:150:10
WARNING: [HLS 207-5291] equality comparison result unused: src/fft.cpp:169:10
INFO: [HLS 207-4182] use '=' to turn this equality comparison into an assignment: src/fft.cpp:169:10
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 20.35 seconds. CPU system time: 0.71 seconds. Elapsed time: 20.38 seconds; current allocated memory: 145.567 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::stream()' into 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>::stream(char const*)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:202:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::write(hls::vector<std::complex<decimal16>, 4ul> const&)' into 'rd_data(hls::vector<std::complex<decimal16>, 4ul>*, hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, ctrl1_t*, int)' (src/fft.cpp:158:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::read(hls::vector<std::complex<decimal16>, 4ul>&)' into 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::pragma() const' into 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::read()' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:96:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:97:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:100:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:103:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:106:11)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::write(hls::vector<std::complex<decimal16>, 4ul> const&)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:140:8)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:139:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:138:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:137:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:136:4)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::read()' into 'wr_data(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*, int)' (src/fft.cpp:177:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>::stream(char const*)' into 'vr_ifft(hls::vector<std::complex<decimal16>, 4ul>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*, ctrl2_t*, layer1_t*)' (src/fft.cpp:225:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>::stream(char const*)' into 'vr_ifft(hls::vector<std::complex<decimal16>, 4ul>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*, ctrl2_t*, layer1_t*)' (src/fft.cpp:226:33)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<decimal16>, 4ul>::array()' into 'hls::vector<std::complex<decimal16>, 4ul>::vector()' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::complex<decimal16>, 4ul>::_S_ref(std::complex<decimal16> const (&) [4], unsigned long)' into 'std::array<std::complex<decimal16>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/array:182:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::vector()' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::vector()' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:115:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:115:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::vector()' into 'wr_data(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*, int)' (src/fft.cpp:165:0)
INFO: [HLS 214-241] Aggregating maxi variable 'in' with non-compact mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'out' with non-compact mode in 128-bits
INFO: [HLS 214-241] Aggregating bram variable 'input_data' with field bit alignment mode in 32-bits (src/fft.cpp:199:13)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_1' with field bit alignment mode in 32-bits (src/fft.cpp:200:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_2' with field bit alignment mode in 32-bits (src/fft.cpp:201:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_3' with field bit alignment mode in 32-bits (src/fft.cpp:202:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_4' with field bit alignment mode in 32-bits (src/fft.cpp:203:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_5' with field bit alignment mode in 32-bits (src/fft.cpp:204:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6' with field bit alignment mode in 32-bits (src/fft.cpp:205:14)
INFO: [HLS 214-241] Aggregating scalar variable 'tmp' with field bit alignment mode in 128-bits (src/fft.cpp:87:17)
INFO: [HLS 214-241] Aggregating scalar variable 'tmp' with field bit alignment mode in 128-bits (src/fft.cpp:119:17)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 128 in loop 'VITIS_LOOP_154_2'(src/fft.cpp:154:20) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/fft.cpp:151:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 128 in loop 'VITIS_LOOP_173_2'(src/fft.cpp:173:20) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/fft.cpp:170:20)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.a4s_struct.std::complexs' into '_llvm.fpga.unpack.none.s_class.hls::vectors.i128.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_class.hls::vectors.i128.1' into 'rd_data(hls::vector<std::complex<decimal16>, 4ul>*, hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, ctrl1_t*, int) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:173:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:176:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:173:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:176:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:173:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:176:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:173:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:176:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.sl_f16f16s' into '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:388:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:39:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:39:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:38:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:38:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:37:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:37:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:36:21)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:36:21)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:328:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:388:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:388:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:151:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_class.hls::vectors' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:147:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:151:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:147:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:151:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:147:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:151:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:147:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_class.hls::vectors.1' into 'wr_data(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*, int) (.1)' (src/fft.cpp:177:15)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.4 seconds. CPU system time: 0.2 seconds. Elapsed time: 3.64 seconds; current allocated memory: 148.472 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 148.476 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 166.510 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 195.489 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'ctrl1_reg' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'ctrl2_reg' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'layer1_reg' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_173_2' (src/fft.cpp:166:6) in function 'wr_data'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_154_2' (src/fft.cpp:147:6) in function 'rd_data'.
INFO: [XFORM 203-101] Partitioning array 'w._M_real'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w._M_imag'  in dimension 1 completely.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_195_1 (src/fft.cpp:205)  of function 'vr_ifft'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_195_1' (src/fft.cpp:205:3), detected/extracted 11 process function(s): 
	 'entry_proc'
	 'rd_data'
	 'collect_input'
	 'fft_stage4'
	 'fft_stage5'
	 'fft_stage6'
	 'fft_stage7'
	 'fft_stage8'
	 'fft_stage9'
	 'push_out'
	 'wr_data'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:10:21) in function 'fft_stage9'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) in function 'fft_stage9'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:10:21) in function 'fft_stage8'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) in function 'fft_stage8'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:10:21) in function 'fft_stage7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) in function 'fft_stage7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:10:21) in function 'fft_stage6'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) in function 'fft_stage6'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:10:21) in function 'fft_stage5'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) in function 'fft_stage5'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 249.119 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_170_1' (src/fft.cpp:166:8) in function 'wr_data'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_151_1' (src/fft.cpp:147:8) in function 'rd_data'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_121_1' (src/fft.cpp:117:6) in function 'push_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage9'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage9' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage8'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage8' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage7'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage7' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage6'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage6' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage5'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage5' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage4'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage4' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_89_1' (src/fft.cpp:84:6) in function 'collect_input' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'I' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.36 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.41 seconds; current allocated memory: 541.503 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vr_ifft' ...
WARNING: [SYN 201-107] Renaming port name 'vr_ifft/in' to 'vr_ifft/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'vr_ifft/out' to 'vr_ifft/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.09 seconds; current allocated memory: 542.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 542.432 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rd_data_Pipeline_VITIS_LOOP_151_1_VITIS_LOOP_154_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_151_1_VITIS_LOOP_154_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_151_1_VITIS_LOOP_154_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 542.555 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 542.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rd_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 542.837 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 543.058 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collect_input_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 543.257 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 543.556 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collect_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 543.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 543.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage4_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 25, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 544.279 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 545.048 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage4_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 545.219 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 545.432 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 545.557 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 545.749 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage5_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 546.486 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 547.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage5_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 547.689 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 547.905 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 548.058 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 548.241 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage6_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 548.970 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 550.013 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage6_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 550.179 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 550.421 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 550.557 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 550.725 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage7_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 551.429 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 552.525 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage7_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 552.694 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 552.924 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 553.043 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 553.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage8_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 553.958 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 554.998 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage8_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 555.196 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 555.407 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 555.556 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 555.725 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage9_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 556.442 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 557.467 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage9_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 557.649 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 557.920 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 558.038 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 558.222 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_out_Pipeline_VITIS_LOOP_121_1_VITIS_LOOP_124_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_121_1_VITIS_LOOP_124_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 13, loop 'VITIS_LOOP_121_1_VITIS_LOOP_124_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 558.564 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 559.048 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (3.32ns) exceeds the target (target clock period: 5ns, clock uncertainty: 2ns, effective delay budget: 3ns).
WARNING: [HLS 200-1016] The critical path in module 'push_out' consists of the following:	wire read operation ('p_read_2') on port 'p_read' [6]  (0 ns)
	'uitofp' operation ('conv_i') [11]  (3.32 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 559.151 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 559.290 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wr_data_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_173_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_170_1_VITIS_LOOP_173_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_170_1_VITIS_LOOP_173_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 559.431 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 559.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wr_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 559.729 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 559.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_195_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO out_c_channel (from entry_proc_U0 to wr_data_U0) to 10 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 560.104 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 560.394 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.99 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.99 seconds; current allocated memory: 560.515 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 560.677 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vr_ifft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_i7) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1 seconds; current allocated memory: 560.797 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 561.048 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.99 seconds; current allocated memory: 561.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rd_data_Pipeline_VITIS_LOOP_151_1_VITIS_LOOP_154_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rd_data_Pipeline_VITIS_LOOP_151_1_VITIS_LOOP_154_2' pipeline 'VITIS_LOOP_151_1_VITIS_LOOP_154_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_151_1_VITIS_LOOP_154_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_151_1_VITIS_LOOP_154_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_151_1_VITIS_LOOP_154_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_151_1_VITIS_LOOP_154_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_151_1_VITIS_LOOP_154_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_151_1_VITIS_LOOP_154_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_151_1_VITIS_LOOP_154_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_151_1_VITIS_LOOP_154_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_151_1_VITIS_LOOP_154_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_151_1_VITIS_LOOP_154_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_151_1_VITIS_LOOP_154_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_151_1_VITIS_LOOP_154_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rd_data_Pipeline_VITIS_LOOP_151_1_VITIS_LOOP_154_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 561.956 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rd_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rd_ptr' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_9s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_31ns_38_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rd_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 563.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collect_input_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collect_input_Pipeline_VITIS_LOOP_92_2' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collect_input_Pipeline_VITIS_LOOP_92_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 564.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collect_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'collect_input'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 565.982 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage4_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage4_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage4_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 567.985 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage4_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage4_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage4_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 570.872 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 572.327 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage5_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage5_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage5_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 574.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage5_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage5_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage5_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0 seconds. Elapsed time: 0.66 seconds; current allocated memory: 578.888 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 580.413 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage6_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage6_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage6_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 583.060 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage6_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage6_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage6_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0 seconds. Elapsed time: 0.68 seconds; current allocated memory: 586.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 588.505 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage7_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage7_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage7_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 591.167 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage7_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage7_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage7_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 595.067 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 596.611 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage8_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage8_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage8_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 599.248 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage8_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage8_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage8_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0 seconds. Elapsed time: 0.67 seconds; current allocated memory: 603.179 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 604.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage9_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage9_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage9_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 607.362 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage9_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage9_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage9_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 611.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 612.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_out_Pipeline_VITIS_LOOP_121_1_VITIS_LOOP_124_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'push_out_Pipeline_VITIS_LOOP_121_1_VITIS_LOOP_124_2' pipeline 'VITIS_LOOP_121_1_VITIS_LOOP_124_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hdiv_16ns_16ns_16_7_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_out_Pipeline_VITIS_LOOP_121_1_VITIS_LOOP_124_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 614.460 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_70_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sptohp_32ns_16_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_7_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_out'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 616.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'wr_data_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_173_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'wr_data_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_173_2' pipeline 'VITIS_LOOP_170_1_VITIS_LOOP_173_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_173_2/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_173_2/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_173_2/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_173_2/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_173_2/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_173_2/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_173_2/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_173_2/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_173_2/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_173_2/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_173_2/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_173_2/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_173_2/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'wr_data_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_173_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 617.526 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'wr_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'wr_ptr' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_9s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_31ns_38_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'wr_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 618.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_195_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_195_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 622.097 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7cg-fbvb900-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=VR_IFFT
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/shine/Desktop/fft_story/vivado/ip_repo/VR_IFFT
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xczu7cg-fbvb900-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name VR_IFFT -format ip_catalog -output /home/shine/Desktop/fft_story/vivado/ip_repo/VR_IFFT -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2 
INFO: [HLS 200-1510] Running: set_directive_top -name vr_ifft vr_ifft 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 142.369 MB.
INFO: [HLS 200-10] Analyzing design file 'src/fft.cpp' ... 
WARNING: [HLS 207-5291] equality comparison result unused: src/fft.cpp:150:10
INFO: [HLS 207-4182] use '=' to turn this equality comparison into an assignment: src/fft.cpp:150:10
WARNING: [HLS 207-5291] equality comparison result unused: src/fft.cpp:169:10
INFO: [HLS 207-4182] use '=' to turn this equality comparison into an assignment: src/fft.cpp:169:10
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: src/fft.cpp:193:9
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: src/fft.cpp:195:36
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file src/fft.cpp
WARNING: [HLS 207-5301] unused parameter 'print': /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
WARNING: [HLS 207-5291] equality comparison result unused: src/fft.cpp:150:10
INFO: [HLS 207-4182] use '=' to turn this equality comparison into an assignment: src/fft.cpp:150:10
WARNING: [HLS 207-5291] equality comparison result unused: src/fft.cpp:169:10
INFO: [HLS 207-4182] use '=' to turn this equality comparison into an assignment: src/fft.cpp:169:10
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 21.96 seconds. CPU system time: 0.93 seconds. Elapsed time: 22.2 seconds; current allocated memory: 145.566 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::stream()' into 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>::stream(char const*)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:202:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::write(hls::vector<std::complex<decimal16>, 4ul> const&)' into 'rd_data(hls::vector<std::complex<decimal16>, 4ul>*, hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, ctrl1_t*, int)' (src/fft.cpp:158:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::read(hls::vector<std::complex<decimal16>, 4ul>&)' into 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::read()' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::pragma() const' into 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::read()' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:96:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:97:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:100:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:103:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:106:11)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::write(hls::vector<std::complex<decimal16>, 4ul> const&)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:140:8)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:139:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:138:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:137:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:136:4)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 0>::read()' into 'wr_data(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*, int)' (src/fft.cpp:177:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>::stream(char const*)' into 'vr_ifft(hls::vector<std::complex<decimal16>, 4ul>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*, ctrl2_t*, layer1_t*)' (src/fft.cpp:225:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>::stream(char const*)' into 'vr_ifft(hls::vector<std::complex<decimal16>, 4ul>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*, ctrl2_t*, layer1_t*)' (src/fft.cpp:226:33)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<decimal16>, 4ul>::array()' into 'hls::vector<std::complex<decimal16>, 4ul>::vector()' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::complex<decimal16>, 4ul>::_S_ref(std::complex<decimal16> const (&) [4], unsigned long)' into 'std::array<std::complex<decimal16>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/array:182:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::vector()' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::vector()' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:115:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<decimal16>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*)' (src/fft.cpp:115:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<decimal16>, 4ul>::vector()' into 'wr_data(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*, int)' (src/fft.cpp:165:0)
INFO: [HLS 214-241] Aggregating maxi variable 'in' with non-compact mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'out' with non-compact mode in 128-bits
INFO: [HLS 214-241] Aggregating bram variable 'input_data' with field bit alignment mode in 32-bits (src/fft.cpp:199:13)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_1' with field bit alignment mode in 32-bits (src/fft.cpp:200:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_2' with field bit alignment mode in 32-bits (src/fft.cpp:201:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_3' with field bit alignment mode in 32-bits (src/fft.cpp:202:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_4' with field bit alignment mode in 32-bits (src/fft.cpp:203:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_5' with field bit alignment mode in 32-bits (src/fft.cpp:204:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6' with field bit alignment mode in 32-bits (src/fft.cpp:205:14)
INFO: [HLS 214-241] Aggregating scalar variable 'tmp' with field bit alignment mode in 128-bits (src/fft.cpp:87:17)
INFO: [HLS 214-241] Aggregating scalar variable 'tmp' with field bit alignment mode in 128-bits (src/fft.cpp:119:17)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 128 in loop 'VITIS_LOOP_154_2'(src/fft.cpp:154:20) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/fft.cpp:151:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 128 in loop 'VITIS_LOOP_173_2'(src/fft.cpp:173:20) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/fft.cpp:170:20)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.a4s_struct.std::complexs' into '_llvm.fpga.unpack.none.s_class.hls::vectors.i128.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_class.hls::vectors.i128.1' into 'rd_data(hls::vector<std::complex<decimal16>, 4ul>*, hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, ctrl1_t*, int) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:173:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:176:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:173:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:176:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:173:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:176:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:173:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i16.f16' into 'collect_input(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, std::complex<decimal16> (*) [64], ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:176:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.sl_f16f16s' into '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:388:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:39:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:39:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:38:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:38:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:37:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:37:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.s_struct.std::complexs.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:36:21)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.std::complexs' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (src/fft.cpp:36:21)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:328:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:388:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.std::complexs.i32.1' into 'fft_stage(std::complex<decimal16> (*) [64], std::complex<decimal16> (*) [64], int, int, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:388:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:151:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_class.hls::vectors' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:147:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:151:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:147:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:151:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:147:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:151:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f16.i16' into 'push_out(std::complex<decimal16> (*) [64], hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>&, ctrl1_t*) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:147:29)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_class.hls::vectors.1' into 'wr_data(hls::stream<hls::vector<std::complex<decimal16>, 4ul>, 2>*, hls::vector<std::complex<decimal16>, 4ul>*, ctrl1_t*, int) (.1)' (src/fft.cpp:177:15)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.11 seconds. CPU system time: 0.21 seconds. Elapsed time: 4.33 seconds; current allocated memory: 148.474 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 148.477 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 166.511 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 195.489 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'ctrl1_reg' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'ctrl2_reg' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'layer1_reg' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_173_2' (src/fft.cpp:166:6) in function 'wr_data'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_154_2' (src/fft.cpp:147:6) in function 'rd_data'.
INFO: [XFORM 203-101] Partitioning array 'w._M_real'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w._M_imag'  in dimension 1 completely.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_195_1 (src/fft.cpp:205)  of function 'vr_ifft'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_195_1' (src/fft.cpp:205:3), detected/extracted 11 process function(s): 
	 'entry_proc'
	 'rd_data'
	 'collect_input'
	 'fft_stage4'
	 'fft_stage5'
	 'fft_stage6'
	 'fft_stage7'
	 'fft_stage8'
	 'fft_stage9'
	 'push_out'
	 'wr_data'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:10:21) in function 'fft_stage9'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) in function 'fft_stage9'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:10:21) in function 'fft_stage8'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) in function 'fft_stage8'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:10:21) in function 'fft_stage7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) in function 'fft_stage7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:10:21) in function 'fft_stage6'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) in function 'fft_stage6'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:10:21) in function 'fft_stage5'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) in function 'fft_stage5'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 249.122 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_170_1' (src/fft.cpp:166:8) in function 'wr_data'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_151_1' (src/fft.cpp:147:8) in function 'rd_data'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_121_1' (src/fft.cpp:117:6) in function 'push_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage9'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage9' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage8'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage8' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage7'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage7' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage6'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage6' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage5'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage5' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage4'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage4' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_89_1' (src/fft.cpp:84:6) in function 'collect_input' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'I' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.43 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.48 seconds; current allocated memory: 541.504 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vr_ifft' ...
WARNING: [SYN 201-107] Renaming port name 'vr_ifft/in' to 'vr_ifft/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'vr_ifft/out' to 'vr_ifft/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 542.364 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 542.433 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rd_data_Pipeline_VITIS_LOOP_151_1_VITIS_LOOP_154_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_151_1_VITIS_LOOP_154_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_151_1_VITIS_LOOP_154_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 542.557 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 542.683 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rd_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 542.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 543.058 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collect_input_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 543.259 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 543.557 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collect_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 543.649 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 543.769 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage4_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 25, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 544.275 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 545.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage4_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 545.218 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 545.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 545.557 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 545.749 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage5_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 546.486 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 547.511 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage5_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 547.692 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 547.901 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 548.057 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 548.241 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage6_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 548.972 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 550.014 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage6_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 550.179 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 550.423 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 550.558 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 550.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage7_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 551.429 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 552.530 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage7_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 552.697 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 552.925 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 553.044 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 553.214 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage8_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 553.961 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 554.998 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage8_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 555.195 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 555.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 555.557 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 555.726 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage9_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 556.443 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 557.468 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage9_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 557.652 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 557.923 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 558.041 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 558.224 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_out_Pipeline_VITIS_LOOP_121_1_VITIS_LOOP_124_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_121_1_VITIS_LOOP_124_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 13, loop 'VITIS_LOOP_121_1_VITIS_LOOP_124_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 558.565 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 559.052 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (3.32ns) exceeds the target (target clock period: 5ns, clock uncertainty: 2ns, effective delay budget: 3ns).
WARNING: [HLS 200-1016] The critical path in module 'push_out' consists of the following:	wire read operation ('p_read_2') on port 'p_read' [6]  (0 ns)
	'uitofp' operation ('conv_i') [11]  (3.32 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 559.156 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 559.292 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wr_data_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_173_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_170_1_VITIS_LOOP_173_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_170_1_VITIS_LOOP_173_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 559.431 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 559.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wr_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 559.727 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 559.951 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_195_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO out_c_channel (from entry_proc_U0 to wr_data_U0) to 10 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 560.103 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 560.393 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.03 seconds. CPU system time: 0 seconds. Elapsed time: 1.03 seconds; current allocated memory: 560.519 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 560.685 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vr_ifft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_i7) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.04 seconds. CPU system time: 0 seconds. Elapsed time: 1.04 seconds; current allocated memory: 560.799 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 561.053 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.04 seconds; current allocated memory: 561.279 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rd_data_Pipeline_VITIS_LOOP_151_1_VITIS_LOOP_154_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rd_data_Pipeline_VITIS_LOOP_151_1_VITIS_LOOP_154_2' pipeline 'VITIS_LOOP_151_1_VITIS_LOOP_154_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_151_1_VITIS_LOOP_154_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_151_1_VITIS_LOOP_154_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_151_1_VITIS_LOOP_154_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_151_1_VITIS_LOOP_154_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_151_1_VITIS_LOOP_154_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_151_1_VITIS_LOOP_154_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_151_1_VITIS_LOOP_154_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_151_1_VITIS_LOOP_154_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_151_1_VITIS_LOOP_154_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_151_1_VITIS_LOOP_154_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_151_1_VITIS_LOOP_154_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_151_1_VITIS_LOOP_154_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rd_data_Pipeline_VITIS_LOOP_151_1_VITIS_LOOP_154_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 561.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rd_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rd_ptr' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_9s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_31ns_38_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rd_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 563.247 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collect_input_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collect_input_Pipeline_VITIS_LOOP_92_2' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collect_input_Pipeline_VITIS_LOOP_92_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 564.700 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collect_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'collect_input'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 565.983 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage4_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage4_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage4_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 567.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage4_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage4_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage4_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 570.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 572.331 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage5_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage5_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage5_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 574.991 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage5_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage5_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage5_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0 seconds. Elapsed time: 0.68 seconds; current allocated memory: 578.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 580.416 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage6_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage6_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage6_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 583.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage6_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage6_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage6_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0 seconds. Elapsed time: 0.69 seconds; current allocated memory: 586.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 588.509 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage7_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage7_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage7_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 591.169 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage7_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage7_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage7_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 595.071 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 596.615 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage8_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage8_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage8_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 599.252 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage8_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage8_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage8_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 603.183 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 604.697 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage9_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage9_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage9_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 607.366 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage9_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage9_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage9_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 611.272 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 612.786 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_out_Pipeline_VITIS_LOOP_121_1_VITIS_LOOP_124_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'push_out_Pipeline_VITIS_LOOP_121_1_VITIS_LOOP_124_2' pipeline 'VITIS_LOOP_121_1_VITIS_LOOP_124_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hdiv_16ns_16ns_16_7_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_out_Pipeline_VITIS_LOOP_121_1_VITIS_LOOP_124_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 614.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_70_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sptohp_32ns_16_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_7_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_out'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 616.588 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'wr_data_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_173_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'wr_data_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_173_2' pipeline 'VITIS_LOOP_170_1_VITIS_LOOP_173_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_173_2/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_173_2/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_173_2/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_173_2/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_173_2/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_173_2/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_173_2/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_173_2/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_173_2/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_173_2/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_173_2/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_173_2/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_173_2/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'wr_data_Pipeline_VITIS_LOOP_170_1_VITIS_LOOP_173_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 617.532 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'wr_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'wr_ptr' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_9s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_31ns_38_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'wr_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 618.889 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_195_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_195_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 622.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc' 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7cg-fbvb900-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=VR_IFFT
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/shine/Desktop/fft_story/vivado/ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xczu7cg-fbvb900-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name VR_IFFT -format ip_catalog -output /home/shine/Desktop/fft_story/vivado/ip_repo -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2 
INFO: [HLS 200-1510] Running: source ./v10/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name vr_ifft vr_ifft 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.02 seconds; current allocated memory: 206.273 MB.
INFO: [HLS 200-10] Analyzing design file 'src/fft.cpp' ... 
WARNING: [HLS 207-5282] equality comparison result unused (src/fft.cpp:171:10)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (src/fft.cpp:171:10)
WARNING: [HLS 207-5282] equality comparison result unused (src/fft.cpp:190:10)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (src/fft.cpp:190:10)
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop (src/fft.cpp:216:36)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file src/fft.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 12.45 seconds. CPU system time: 0.68 seconds. Elapsed time: 13.26 seconds; current allocated memory: 212.188 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::pragma() const' into 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:97:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:100:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:103:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:106:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, ctrl1_t*, act_t*)' (src/fft.cpp:160:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, ctrl1_t*, act_t*)' (src/fft.cpp:159:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, ctrl1_t*, act_t*)' (src/fft.cpp:158:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, ctrl1_t*, act_t*)' (src/fft.cpp:157:4)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:12)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:12) in function 'std::array<std::complex<half>, 4ul>::array' completely with a factor of 4 (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:0)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:139:13)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:139:18)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:139:23)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:139:28)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:14)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:17)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:20)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:23)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:26)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:29)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:32)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:36)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:40)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:44)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:13)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:18)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:23)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:28)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 4ul>::array()' into 'hls::vector<std::complex<half>, 4ul>::vector()' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::complex<half>, 4ul>::_S_ref(std::complex<half> const (&) [4], unsigned long)' into 'std::array<std::complex<half>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 4ul>::array() (.9.15)' into 'hls::vector<std::complex<half>, 4ul>::vector() (.3.12)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 4ul>::vector()' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 4ul>::vector() (.3.12)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 4ul>::vector()' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, ctrl1_t*, act_t*)' (src/fft.cpp:136:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 4ul>::operator[](unsigned long)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, ctrl1_t*, act_t*)' (src/fft.cpp:136:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 4ul>::vector() (.3.12)' into 'wr_data(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>*, hls::vector<std::complex<half>, 4ul>*, ctrl1_t*, int)' (src/fft.cpp:186:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL1w._M_imag': Complete partitioning on dimension 1. (src/globals.hpp:23:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL1w._M_real': Complete partitioning on dimension 1. (src/globals.hpp:23:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'out_st' with compact=bit mode in 128-bits (src/fft.cpp:247:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_st' with compact=bit mode in 128-bits (src/fft.cpp:246:32)
INFO: [HLS 214-241] Aggregating scalar variable 'act_reg' with compact=bit mode in 32-bits (src/fft.cpp:205:0)
INFO: [HLS 214-241] Aggregating maxi variable 'in' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'out' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating bram variable 'input_data' with compact=bit mode in 32-bits (src/fft.cpp:220:13)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_1' with compact=bit mode in 32-bits (src/fft.cpp:221:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_2' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_3' with compact=bit mode in 32-bits (src/fft.cpp:223:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_4' with compact=bit mode in 32-bits (src/fft.cpp:224:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_5' with compact=bit mode in 32-bits (src/fft.cpp:225:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6' with compact=bit mode in 32-bits (src/fft.cpp:226:14)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 128 in loop 'VITIS_LOOP_175_2'(src/fft.cpp:175:20) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/fft.cpp:172:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 128 in loop 'VITIS_LOOP_194_2'(src/fft.cpp:194:20) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/fft.cpp:191:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.47 seconds. CPU system time: 0.57 seconds. Elapsed time: 3.22 seconds; current allocated memory: 213.062 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 213.062 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.38 seconds; current allocated memory: 223.605 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 236.266 MB.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_194_2' (src/fft.cpp:196:9) in function 'wr_data'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_175_2' (src/fft.cpp:177:9) in function 'rd_data'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_216_1 (src/fft.cpp:228)  of function 'vr_ifft'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_216_1' (src/fft.cpp:228:3), detected/extracted 11 process function(s): 
	 'entry_proc'
	 'rd_data'
	 'collect_input'
	 'fft_stage'
	 'fft_stage.1'
	 'fft_stage.2'
	 'fft_stage.3'
	 'fft_stage.4'
	 'fft_stage.5'
	 'push_out'
	 'wr_data'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage.5'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.5'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage.4'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.4'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage.3'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.3'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage.2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:114:23) to (src/fft.cpp:132:2) in function 'act'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'act' into 'push_out' (src/fft.cpp:149) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 272.047 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_191_1' (src/fft.cpp:187:8) in function 'wr_data'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_172_1' (src/fft.cpp:168:8) in function 'rd_data'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_142_1' (src/fft.cpp:138:6) in function 'push_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.5'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.5' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.4'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.4' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.3'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.3' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.2'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.2' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.1' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_89_1' (src/fft.cpp:84:6) in function 'collect_input' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'I' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.41 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.49 seconds; current allocated memory: 550.445 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vr_ifft' ...
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.1_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.1_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_1_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.1' to 'fft_stage_1'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.2_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_2_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.2_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.2' to 'fft_stage_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.3_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.3_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_3_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.3' to 'fft_stage_3'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.4_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_4_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.4_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.4' to 'fft_stage_4'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.5_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_5_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.5_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.5' to 'fft_stage_5'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.34 seconds; current allocated memory: 551.844 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 552.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rd_data_Pipeline_VITIS_LOOP_172_1_VITIS_LOOP_175_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_172_1_VITIS_LOOP_175_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_172_1_VITIS_LOOP_175_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 553.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 553.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rd_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 553.234 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 553.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collect_input_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 553.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 553.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collect_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 554.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 554.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 25, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 555.102 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 555.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 556.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 556.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 556.398 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 556.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 558.355 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 558.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_1_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 558.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 558.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 559.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 559.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_2_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 559.598 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 559.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 561.660 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 561.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 561.934 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 561.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 563.828 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 563.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_3_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 564.273 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 564.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 564.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 564.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_4_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 565.094 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 565.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 566.875 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 566.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 567.309 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 567.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_5_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 567.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 567.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 569.273 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 569.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 569.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 569.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_out_Pipeline_VITIS_LOOP_142_1_VITIS_LOOP_145_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_142_1_VITIS_LOOP_145_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 15, loop 'VITIS_LOOP_142_1_VITIS_LOOP_145_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 570.652 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 570.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (3.32ns) exceeds the target (target clock period: 5ns, clock uncertainty: 2ns, effective delay budget: 3ns).
WARNING: [HLS 200-1016] The critical path in module 'push_out' consists of the following:	'uitofp' operation ('conv_i') [18]  (3.32 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 571.543 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 571.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wr_data_Pipeline_VITIS_LOOP_191_1_VITIS_LOOP_194_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_191_1_VITIS_LOOP_194_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_191_1_VITIS_LOOP_194_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 572.141 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 572.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wr_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 572.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 572.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_216_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 572.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 572.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.74 seconds. CPU system time: 0 seconds. Elapsed time: 0.74 seconds; current allocated memory: 573.273 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 573.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vr_ifft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln216) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0 seconds. Elapsed time: 0.78 seconds; current allocated memory: 573.645 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 573.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0 seconds. Elapsed time: 0.8 seconds; current allocated memory: 573.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rd_data_Pipeline_VITIS_LOOP_172_1_VITIS_LOOP_175_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rd_data_Pipeline_VITIS_LOOP_172_1_VITIS_LOOP_175_2' pipeline 'VITIS_LOOP_172_1_VITIS_LOOP_175_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_172_1_VITIS_LOOP_175_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_172_1_VITIS_LOOP_175_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_172_1_VITIS_LOOP_175_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_172_1_VITIS_LOOP_175_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_172_1_VITIS_LOOP_175_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_172_1_VITIS_LOOP_175_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_172_1_VITIS_LOOP_175_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_172_1_VITIS_LOOP_175_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_172_1_VITIS_LOOP_175_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_172_1_VITIS_LOOP_175_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_172_1_VITIS_LOOP_175_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_172_1_VITIS_LOOP_175_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rd_data_Pipeline_VITIS_LOOP_172_1_VITIS_LOOP_175_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 574.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rd_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rd_ptr' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_9s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_31ns_38_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rd_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 575.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collect_input_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collect_input_Pipeline_VITIS_LOOP_92_2' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collect_input_Pipeline_VITIS_LOOP_92_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 576.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collect_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'collect_input'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 578.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 580.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 583.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 584.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_1_Pipeline_SKIP_X_SKIP_Y_w_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_1_Pipeline_SKIP_X_SKIP_Y_w_10_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 587.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_1_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_1_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_1_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 591.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 593.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_2_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_2_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_2_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 594.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_2_Pipeline_SKIP_X_SKIP_Y_w_6_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_2_Pipeline_SKIP_X_SKIP_Y_w_11_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 597.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 601.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_3_Pipeline_SKIP_X_SKIP_Y_w_7_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_3_Pipeline_SKIP_X_SKIP_Y_w_12_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 604.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_3_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_3_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_3_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 608.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 609.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_4_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_4_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_4_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 610.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_4_Pipeline_SKIP_X_SKIP_Y_w_8_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_4_Pipeline_SKIP_X_SKIP_Y_w_13_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 613.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 617.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_5_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_5_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_5_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 618.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_5_Pipeline_SKIP_X_SKIP_Y_w_9_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_5_Pipeline_SKIP_X_SKIP_Y_w_14_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 621.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 625.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_out_Pipeline_VITIS_LOOP_142_1_VITIS_LOOP_145_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'push_out_Pipeline_VITIS_LOOP_142_1_VITIS_LOOP_145_2' pipeline 'VITIS_LOOP_142_1_VITIS_LOOP_145_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_2_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hdiv_16ns_16ns_16_7_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_out_Pipeline_VITIS_LOOP_142_1_VITIS_LOOP_145_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 627.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_62ns_126_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sptohp_32ns_16_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_7_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_out'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 630.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'wr_data_Pipeline_VITIS_LOOP_191_1_VITIS_LOOP_194_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'wr_data_Pipeline_VITIS_LOOP_191_1_VITIS_LOOP_194_2' pipeline 'VITIS_LOOP_191_1_VITIS_LOOP_194_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_191_1_VITIS_LOOP_194_2/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_191_1_VITIS_LOOP_194_2/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_191_1_VITIS_LOOP_194_2/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_191_1_VITIS_LOOP_194_2/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_191_1_VITIS_LOOP_194_2/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_191_1_VITIS_LOOP_194_2/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_191_1_VITIS_LOOP_194_2/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_191_1_VITIS_LOOP_194_2/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_191_1_VITIS_LOOP_194_2/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_191_1_VITIS_LOOP_194_2/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_191_1_VITIS_LOOP_194_2/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_191_1_VITIS_LOOP_194_2/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'wr_data_Pipeline_VITIS_LOOP_191_1_VITIS_LOOP_194_2/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'wr_data_Pipeline_VITIS_LOOP_191_1_VITIS_LOOP_194_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 632.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'wr_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'wr_ptr' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_9s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_31ns_38_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'wr_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 633.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_216_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_216_1'.
INFO: [HLS 200-740] Implementing PIPO vr_ifft_dataflow_in_loop_VITIS_LOOP_216_1_input_data2_RAM_T2P_BRAM_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'vr_ifft_dataflow_in_loop_VITIS_LOOP_216_1_input_data2_RAM_T2P_BRAM_1R1W_memcore' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'act_reg_c_U(vr_ifft_fifo_w8_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_r_c_U(vr_ifft_fifo_w64_d11_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_st1_U(vr_ifft_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c8_U(vr_ifft_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c7_channel7_U(vr_ifft_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c6_channel6_U(vr_ifft_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c5_channel5_U(vr_ifft_fifo_w32_d2_S)' using Shift Registers.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7cg-fbvb900-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=VR_IFFT
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/shine/Desktop/fft_story/vivado/ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xczu7cg-fbvb900-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name VR_IFFT -format ip_catalog -output /home/shine/Desktop/fft_story/vivado/ip_repo -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2 
INFO: [HLS 200-1510] Running: source ./v10/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name vr_ifft vr_ifft 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.03 seconds; current allocated memory: 206.273 MB.
INFO: [HLS 200-10] Analyzing design file 'src/fft.cpp' ... 
WARNING: [HLS 207-5282] equality comparison result unused (src/fft.cpp:167:10)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (src/fft.cpp:167:10)
WARNING: [HLS 207-5282] equality comparison result unused (src/fft.cpp:186:10)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (src/fft.cpp:186:10)
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop (src/fft.cpp:205:36)
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (src/fft.cpp:266:25)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (src/fft.cpp:269:9)
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (src/fft.cpp:349:25)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (src/fft.cpp:352:9)
WARNING: [HLS 200-471] Dataflow form checks found 5 issue(s) in file src/fft.cpp
WARNING: [HLS 207-5292] unused parameter 'out' (src/fft.cpp:339:19)
WARNING: [HLS 207-5292] unused parameter 'actp_reg' (src/fft.cpp:339:111)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 32.57 seconds. CPU system time: 1.42 seconds. Elapsed time: 34.2 seconds; current allocated memory: 212.504 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::pragma() const' into 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:97:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:100:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:103:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:106:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::pragma() const' into 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:154:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:153:4)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:12)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:12) in function 'std::array<std::complex<half>, 4ul>::array' completely with a factor of 4 (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:0)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:139:13)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:139:18)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:14)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:17)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:20)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:23)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:26)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:29)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:32)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:36)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:40)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:44)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:13)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:18)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:23)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:28)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 4ul>::array()' into 'hls::vector<std::complex<half>, 4ul>::vector()' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::complex<half>, 4ul>::_S_ref(std::complex<half> const (&) [4], unsigned long)' into 'std::array<std::complex<half>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 4ul>::array() (.9.15)' into 'hls::vector<std::complex<half>, 4ul>::vector() (.3)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 4ul>::vector()' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 4ul>::vector() (.3)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::array()' into 'hls::vector<std::complex<half>, 2ul>::vector()' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::complex<half>, 2ul>::_S_ref(std::complex<half> const (&) [2], unsigned long)' into 'std::array<std::complex<half>, 2ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 2ul>::vector()' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:136:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::operator[](unsigned long)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:136:0)
INFO: [HLS 214-178] Inlining function 'act(half, actp_t*)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:136:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL1w._M_imag': Complete partitioning on dimension 1. (src/globals.hpp:29:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL1w._M_real': Complete partitioning on dimension 1. (src/globals.hpp:29:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_st' with compact=bit mode in 128-bits (src/fft.cpp:237:32)
INFO: [HLS 214-241] Aggregating scalar variable 'actp_reg' with compact=bit mode in 32-bits (src/fft.cpp:202:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer1_reg' with compact=bit mode in 32-bits (src/fft.cpp:202:0)
INFO: [HLS 214-241] Aggregating scalar variable 'ctrl2_reg' with compact=bit mode in 32-bits (src/fft.cpp:202:0)
INFO: [HLS 214-241] Aggregating scalar variable 'ctrl1_reg' with compact=bit mode in 32-bits (src/fft.cpp:202:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'out_st' with compact=bit mode in 64-bits (src/fft.cpp:202:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in' with compact=bit mode in 128-bits (src/fft.cpp:202:0)
INFO: [HLS 214-241] Aggregating bram variable 'input_data' with compact=bit mode in 32-bits (src/fft.cpp:209:13)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_1' with compact=bit mode in 32-bits (src/fft.cpp:210:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_2' with compact=bit mode in 32-bits (src/fft.cpp:211:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_3' with compact=bit mode in 32-bits (src/fft.cpp:212:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_4' with compact=bit mode in 32-bits (src/fft.cpp:213:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_5' with compact=bit mode in 32-bits (src/fft.cpp:214:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6' with compact=bit mode in 32-bits (src/fft.cpp:215:14)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.82 seconds. CPU system time: 1.08 seconds. Elapsed time: 7.08 seconds; current allocated memory: 213.281 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 213.281 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 224.273 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 237.156 MB.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_205_1 (src/fft.cpp:218)  of function 'vr_ifft'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_205_1' (src/fft.cpp:218:3), detected/extracted 10 process function(s): 
	 'entry_proc'
	 'rd_data'
	 'collect_input'
	 'fft_stage.1'
	 'fft_stage.2'
	 'fft_stage.3'
	 'fft_stage.4'
	 'fft_stage.5'
	 'fft_stage'
	 'push_out'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:148:9) to (src/fft.cpp:145:20) in function 'push_out'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage.5'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.5'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage.4'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.4'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage.3'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.3'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.75 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 272.895 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_168_1' (src/fft.cpp:164:8) in function 'rd_data'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_142_1' (src/fft.cpp:138:6) in function 'push_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.5'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.5' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.4'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.4' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.3'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.3' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.2'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.2' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.1' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_89_1' (src/fft.cpp:84:6) in function 'collect_input' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'I' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.66 seconds. CPU system time: 0.13 seconds. Elapsed time: 0.8 seconds; current allocated memory: 531.492 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vr_ifft' ...
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.1_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.1_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_1_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.1' to 'fft_stage_1'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.2_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.2_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_2_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.2' to 'fft_stage_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.3_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_3_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.3_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.3' to 'fft_stage_3'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.4_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.4_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_4_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.4' to 'fft_stage_4'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.5_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_5_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.5_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.5' to 'fft_stage_5'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.2 seconds; current allocated memory: 532.855 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 532.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rd_data_Pipeline_VITIS_LOOP_168_1_VITIS_LOOP_171_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_168_1_VITIS_LOOP_171_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_168_1_VITIS_LOOP_171_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 534.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 534.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rd_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 534.195 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 534.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collect_input_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 534.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 534.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collect_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 535.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 535.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 25, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 535.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 535.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_1_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 536.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 536.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 537.250 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 537.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 539.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 539.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_2_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 539.699 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 539.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 540.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 540.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_3_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 540.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 540.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 542.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 542.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 542.770 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 542.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0 seconds. Elapsed time: 0.66 seconds; current allocated memory: 544.707 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 544.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_4_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 545.125 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 545.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 545.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 545.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_5_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 545.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 545.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 547.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 547.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 548.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 548.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 548.691 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 548.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 550.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 550.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 550.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 550.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_out_Pipeline_VITIS_LOOP_142_1_VITIS_LOOP_145_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_142_1_VITIS_LOOP_145_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 15, loop 'VITIS_LOOP_142_1_VITIS_LOOP_145_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 551.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 551.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (3.32ns) exceeds the target (target clock period: 5ns, clock uncertainty: 2ns, effective delay budget: 3ns).
WARNING: [HLS 200-1016] The critical path in module 'push_out' consists of the following:	'uitofp' operation ('conv_i') [15]  (3.32 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 552.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 552.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 552.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.87 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.88 seconds; current allocated memory: 552.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.82 seconds. CPU system time: 0 seconds. Elapsed time: 1.82 seconds; current allocated memory: 552.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 552.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vr_ifft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln205) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.05 seconds; current allocated memory: 552.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.86 seconds. CPU system time: 0 seconds. Elapsed time: 0.86 seconds; current allocated memory: 552.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.92 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.94 seconds; current allocated memory: 552.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rd_data_Pipeline_VITIS_LOOP_168_1_VITIS_LOOP_171_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rd_data_Pipeline_VITIS_LOOP_168_1_VITIS_LOOP_171_2' pipeline 'VITIS_LOOP_168_1_VITIS_LOOP_171_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rd_data_Pipeline_VITIS_LOOP_168_1_VITIS_LOOP_171_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 553.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rd_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rd_ptr' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_9s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_38_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rd_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 554.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collect_input_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collect_input_Pipeline_VITIS_LOOP_92_2' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collect_input_Pipeline_VITIS_LOOP_92_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 555.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collect_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'collect_input'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 556.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 559.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_1_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_1_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_1_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.97 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.99 seconds; current allocated memory: 561.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 563.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_2_Pipeline_SKIP_X_SKIP_Y_w_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_2_Pipeline_SKIP_X_SKIP_Y_w_10_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 566.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_2_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_2_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_2_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.08 seconds. CPU system time: 0 seconds. Elapsed time: 1.08 seconds; current allocated memory: 570.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 571.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_3_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_3_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_3_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 572.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_3_Pipeline_SKIP_X_SKIP_Y_w_6_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_3_Pipeline_SKIP_X_SKIP_Y_w_11_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 575.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.07 seconds; current allocated memory: 579.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_4_Pipeline_SKIP_X_SKIP_Y_w_7_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_4_Pipeline_SKIP_X_SKIP_Y_w_12_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 582.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_4_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_4_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_4_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.05 seconds; current allocated memory: 586.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 587.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_5_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_5_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_5_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 589.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_5_Pipeline_SKIP_X_SKIP_Y_w_8_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_5_Pipeline_SKIP_X_SKIP_Y_w_13_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 592.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.05 seconds; current allocated memory: 596.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 597.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_Pipeline_SKIP_X_SKIP_Y_w_9_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_Pipeline_SKIP_X_SKIP_Y_w_14_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 600.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.01 seconds; current allocated memory: 604.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_out_Pipeline_VITIS_LOOP_142_1_VITIS_LOOP_145_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'push_out_Pipeline_VITIS_LOOP_142_1_VITIS_LOOP_145_2' pipeline 'VITIS_LOOP_142_1_VITIS_LOOP_145_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hdiv_16ns_16ns_16_7_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_out_Pipeline_VITIS_LOOP_142_1_VITIS_LOOP_145_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 606.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_63ns_127_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sptohp_32ns_16_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_7_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_out'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 608.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7cg-fbvb900-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=VR_IFFT
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/shine/Desktop/fft_story/vivado/ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xczu7cg-fbvb900-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name VR_IFFT -format ip_catalog -output /home/shine/Desktop/fft_story/vivado/ip_repo -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.03 seconds; current allocated memory: 215.180 MB.
INFO: [HLS 200-10] Analyzing design file 'src/fft.cpp' ... 
WARNING: [HLS 207-5282] equality comparison result unused (src/fft.cpp:167:10)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (src/fft.cpp:167:10)
WARNING: [HLS 207-5282] equality comparison result unused (src/fft.cpp:186:10)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (src/fft.cpp:186:10)
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop (src/fft.cpp:205:36)
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (src/fft.cpp:266:25)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (src/fft.cpp:269:9)
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (src/fft.cpp:349:25)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (src/fft.cpp:352:9)
WARNING: [HLS 200-471] Dataflow form checks found 5 issue(s) in file src/fft.cpp
WARNING: [HLS 207-5292] unused parameter 'out' (src/fft.cpp:339:19)
WARNING: [HLS 207-5292] unused parameter 'actp_reg' (src/fft.cpp:339:111)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 30.44 seconds. CPU system time: 1.29 seconds. Elapsed time: 31.77 seconds; current allocated memory: 221.422 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::pragma() const' into 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:97:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:100:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:103:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:106:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::pragma() const' into 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:154:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:153:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<half, 8ul>::pragma() const' into 'hls::vector<half, 8ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<half, 8ul>::operator[](unsigned long)' into 'buffer_pool_wr(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:327:7)
INFO: [HLS 214-131] Inlining function 'hls::vector<half, 8ul>::operator[](unsigned long)' into 'buffer_pool_wr(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:303:7)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer_pool_wr(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:280:44)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer_pool_wr(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:277:42)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer_pool_wr(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:279:44)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer_pool_wr(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:278:42)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_292_8' is marked as complete unroll implied by the pipeline pragma (src/fft.cpp:292:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_295_9' is marked as complete unroll implied by the pipeline pragma (src/fft.cpp:295:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_297_10' is marked as complete unroll implied by the pipeline pragma (src/fft.cpp:297:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_316_13' is marked as complete unroll implied by the pipeline pragma (src/fft.cpp:316:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_319_14' is marked as complete unroll implied by the pipeline pragma (src/fft.cpp:319:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_321_15' is marked as complete unroll implied by the pipeline pragma (src/fft.cpp:321:27)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:12)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_292_8' (src/fft.cpp:292:20) in function 'buffer_pool_wr' completely with a factor of 8 (src/fft.cpp:256:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_316_13' (src/fft.cpp:316:21) in function 'buffer_pool_wr' completely with a factor of 8 (src/fft.cpp:256:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:12) in function 'std::array<std::complex<half>, 4ul>::array' completely with a factor of 4 (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:0)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::real[abi:cxx11]() const' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:152:28)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::real[abi:cxx11]() const' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:150:26)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::imag[abi:cxx11]() const' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:151:28)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::imag[abi:cxx11]() const' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:149:24)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:139:13)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:139:18)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:14)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:17)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:20)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:23)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:26)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:29)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:32)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:36)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:40)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:44)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:13)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:18)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:23)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:28)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 4ul>::array()' into 'hls::vector<std::complex<half>, 4ul>::vector()' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::complex<half>, 4ul>::_S_ref(std::complex<half> const (&) [4], unsigned long)' into 'std::array<std::complex<half>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 4ul>::array() (.9.15)' into 'hls::vector<std::complex<half>, 4ul>::vector() (.3)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 4ul>::vector()' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 4ul>::vector() (.3)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::array()' into 'hls::vector<std::complex<half>, 2ul>::vector()' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::complex<half>, 2ul>::_S_ref(std::complex<half> const (&) [2], unsigned long)' into 'std::array<std::complex<half>, 2ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 2ul>::vector()' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:136:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::operator[](unsigned long)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:136:0)
INFO: [HLS 214-178] Inlining function 'act(half, actp_t*)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:136:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::array() (.90.96)' into 'hls::vector<std::complex<half>, 2ul>::vector() (.76.87)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<half, 8ul>::_S_ref(half const (&) [8], unsigned long)' into 'std::array<half, 8ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 2ul>::vector()' into 'buffer_pool_wr(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:256:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer_pool_wr(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:256:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 2ul>::vector() (.76.87)' into 'buffer_pool_wr(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:256:0)
INFO: [HLS 214-178] Inlining function 'std::array<half, 8ul>::operator[](unsigned long)' into 'buffer_pool_wr(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:256:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL1w._M_imag': Complete partitioning on dimension 1. (src/globals.hpp:29:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL1w._M_real': Complete partitioning on dimension 1. (src/globals.hpp:29:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_st' with compact=bit mode in 128-bits (src/fft.cpp:237:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'out_st' with compact=bit mode in 64-bits (src/fft.cpp:421:23)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_reg' with compact=bit mode in 32-bits (src/fft.cpp:405:0)
INFO: [HLS 214-241] Aggregating bram variable 'input_data' with compact=bit mode in 32-bits (src/fft.cpp:209:13)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_1' with compact=bit mode in 32-bits (src/fft.cpp:210:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_2' with compact=bit mode in 32-bits (src/fft.cpp:211:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_3' with compact=bit mode in 32-bits (src/fft.cpp:212:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_4' with compact=bit mode in 32-bits (src/fft.cpp:213:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_5' with compact=bit mode in 32-bits (src/fft.cpp:214:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6' with compact=bit mode in 32-bits (src/fft.cpp:215:14)
INFO: [HLS 214-241] Aggregating maxi variable 'in' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'out1' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'out2' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'in_data' with compact=bit mode in 64-bits (src/fft.cpp:260:18)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 128 in loop 'VITIS_LOOP_171_2'(src/fft.cpp:171:20) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/fft.cpp:168:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.8 seconds. CPU system time: 1.04 seconds. Elapsed time: 7.84 seconds; current allocated memory: 222.535 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 222.535 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 236.863 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 254.906 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_288_7' (src/fft.cpp:292) in function 'buffer_pool_wr' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_312_12' (src/fft.cpp:316) in function 'buffer_pool_wr' for pipelining.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_171_2' (src/fft.cpp:173:9) in function 'rd_data'.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_295_9' (src/fft.cpp:262) in function 'buffer_pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_297_10' (src/fft.cpp:262) in function 'buffer_pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_295_9' (src/fft.cpp:262) in function 'buffer_pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_297_10' (src/fft.cpp:262) in function 'buffer_pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_295_9' (src/fft.cpp:262) in function 'buffer_pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_297_10' (src/fft.cpp:262) in function 'buffer_pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_295_9' (src/fft.cpp:262) in function 'buffer_pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_297_10' (src/fft.cpp:262) in function 'buffer_pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_295_9' (src/fft.cpp:262) in function 'buffer_pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_297_10' (src/fft.cpp:262) in function 'buffer_pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_295_9' (src/fft.cpp:262) in function 'buffer_pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_297_10' (src/fft.cpp:262) in function 'buffer_pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_295_9' (src/fft.cpp:262) in function 'buffer_pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_297_10' (src/fft.cpp:262) in function 'buffer_pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_295_9' (src/fft.cpp:262) in function 'buffer_pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_297_10' (src/fft.cpp:262) in function 'buffer_pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_319_14' (src/fft.cpp:262) in function 'buffer_pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_321_15' (src/fft.cpp:262) in function 'buffer_pool_wr': cannot completely unroll a loop with a variable trip count.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7cg-fbvb900-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=VR_IFFT
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/shine/Desktop/fft_story/vivado/ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xczu7cg-fbvb900-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name VR_IFFT -format ip_catalog -output /home/shine/Desktop/fft_story/vivado/ip_repo -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.02 seconds; current allocated memory: 215.180 MB.
INFO: [HLS 200-10] Analyzing design file 'src/fft.cpp' ... 
WARNING: [HLS 207-5282] equality comparison result unused (src/fft.cpp:167:10)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (src/fft.cpp:167:10)
WARNING: [HLS 207-5282] equality comparison result unused (src/fft.cpp:186:10)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (src/fft.cpp:186:10)
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop (src/fft.cpp:205:36)
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (src/fft.cpp:266:25)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (src/fft.cpp:269:9)
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (src/fft.cpp:349:25)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (src/fft.cpp:352:9)
WARNING: [HLS 200-471] Dataflow form checks found 5 issue(s) in file src/fft.cpp
WARNING: [HLS 207-5292] unused parameter 'out' (src/fft.cpp:339:19)
WARNING: [HLS 207-5292] unused parameter 'actp_reg' (src/fft.cpp:339:111)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 30.66 seconds. CPU system time: 1.37 seconds. Elapsed time: 32.23 seconds; current allocated memory: 221.410 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::pragma() const' into 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:97:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:100:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:103:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:106:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::pragma() const' into 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:154:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:153:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<half, 8ul>::pragma() const' into 'hls::vector<half, 8ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<half, 8ul>::operator[](unsigned long)' into 'buffer_pool_wr(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:327:7)
INFO: [HLS 214-131] Inlining function 'hls::vector<half, 8ul>::operator[](unsigned long)' into 'buffer_pool_wr(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:303:7)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer_pool_wr(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:280:44)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer_pool_wr(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:277:42)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer_pool_wr(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:279:44)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer_pool_wr(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:278:42)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_292_8' is marked as complete unroll implied by the pipeline pragma (src/fft.cpp:292:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_295_9' is marked as complete unroll implied by the pipeline pragma (src/fft.cpp:295:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_297_10' is marked as complete unroll implied by the pipeline pragma (src/fft.cpp:297:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_316_13' is marked as complete unroll implied by the pipeline pragma (src/fft.cpp:316:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_319_14' is marked as complete unroll implied by the pipeline pragma (src/fft.cpp:319:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_321_15' is marked as complete unroll implied by the pipeline pragma (src/fft.cpp:321:27)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:12)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_292_8' (src/fft.cpp:292:20) in function 'buffer_pool_wr' completely with a factor of 8 (src/fft.cpp:256:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_316_13' (src/fft.cpp:316:21) in function 'buffer_pool_wr' completely with a factor of 8 (src/fft.cpp:256:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:12) in function 'std::array<std::complex<half>, 4ul>::array' completely with a factor of 4 (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:0)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::real[abi:cxx11]() const' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:152:28)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::real[abi:cxx11]() const' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:150:26)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::imag[abi:cxx11]() const' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:151:28)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::imag[abi:cxx11]() const' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:149:24)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:139:13)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:139:18)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:14)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:17)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:20)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:23)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:26)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:29)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:32)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:36)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:40)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:44)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:13)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:18)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:23)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:28)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 4ul>::array()' into 'hls::vector<std::complex<half>, 4ul>::vector()' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::complex<half>, 4ul>::_S_ref(std::complex<half> const (&) [4], unsigned long)' into 'std::array<std::complex<half>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 4ul>::array() (.9.15)' into 'hls::vector<std::complex<half>, 4ul>::vector() (.3)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 4ul>::vector()' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 4ul>::vector() (.3)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::array()' into 'hls::vector<std::complex<half>, 2ul>::vector()' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::complex<half>, 2ul>::_S_ref(std::complex<half> const (&) [2], unsigned long)' into 'std::array<std::complex<half>, 2ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 2ul>::vector()' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:136:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::operator[](unsigned long)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:136:0)
INFO: [HLS 214-178] Inlining function 'act(half, actp_t*)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:136:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::array() (.90.96)' into 'hls::vector<std::complex<half>, 2ul>::vector() (.76.87)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<half, 8ul>::_S_ref(half const (&) [8], unsigned long)' into 'std::array<half, 8ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 2ul>::vector()' into 'buffer_pool_wr(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:256:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer_pool_wr(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:256:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 2ul>::vector() (.76.87)' into 'buffer_pool_wr(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:256:0)
INFO: [HLS 214-178] Inlining function 'std::array<half, 8ul>::operator[](unsigned long)' into 'buffer_pool_wr(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:256:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL1w._M_imag': Complete partitioning on dimension 1. (src/globals.hpp:29:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL1w._M_real': Complete partitioning on dimension 1. (src/globals.hpp:29:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_st' with compact=bit mode in 128-bits (src/fft.cpp:237:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'out_st' with compact=bit mode in 64-bits (src/fft.cpp:421:23)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_reg' with compact=bit mode in 32-bits (src/fft.cpp:405:0)
INFO: [HLS 214-241] Aggregating bram variable 'input_data' with compact=bit mode in 32-bits (src/fft.cpp:209:13)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_1' with compact=bit mode in 32-bits (src/fft.cpp:210:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_2' with compact=bit mode in 32-bits (src/fft.cpp:211:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_3' with compact=bit mode in 32-bits (src/fft.cpp:212:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_4' with compact=bit mode in 32-bits (src/fft.cpp:213:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_5' with compact=bit mode in 32-bits (src/fft.cpp:214:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6' with compact=bit mode in 32-bits (src/fft.cpp:215:14)
INFO: [HLS 214-241] Aggregating maxi variable 'in' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'out1' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'out2' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'in_data' with compact=bit mode in 64-bits (src/fft.cpp:260:18)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 128 in loop 'VITIS_LOOP_171_2'(src/fft.cpp:171:20) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/fft.cpp:168:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.88 seconds. CPU system time: 1.05 seconds. Elapsed time: 7.92 seconds; current allocated memory: 222.520 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 222.520 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 237.004 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 254.895 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_288_7' (src/fft.cpp:292) in function 'buffer_pool_wr' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_312_12' (src/fft.cpp:316) in function 'buffer_pool_wr' for pipelining.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_171_2' (src/fft.cpp:173:9) in function 'rd_data'.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_295_9' (src/fft.cpp:262) in function 'buffer_pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_297_10' (src/fft.cpp:262) in function 'buffer_pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_295_9' (src/fft.cpp:262) in function 'buffer_pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_297_10' (src/fft.cpp:262) in function 'buffer_pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_295_9' (src/fft.cpp:262) in function 'buffer_pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_297_10' (src/fft.cpp:262) in function 'buffer_pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_295_9' (src/fft.cpp:262) in function 'buffer_pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_297_10' (src/fft.cpp:262) in function 'buffer_pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_295_9' (src/fft.cpp:262) in function 'buffer_pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_297_10' (src/fft.cpp:262) in function 'buffer_pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_295_9' (src/fft.cpp:262) in function 'buffer_pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_297_10' (src/fft.cpp:262) in function 'buffer_pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_295_9' (src/fft.cpp:262) in function 'buffer_pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_297_10' (src/fft.cpp:262) in function 'buffer_pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_295_9' (src/fft.cpp:262) in function 'buffer_pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_297_10' (src/fft.cpp:262) in function 'buffer_pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_319_14' (src/fft.cpp:262) in function 'buffer_pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_321_15' (src/fft.cpp:262) in function 'buffer_pool_wr': cannot completely unroll a loop with a variable trip count.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7cg-fbvb900-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=VR_IFFT
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/shine/Desktop/fft_story/vivado/ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xczu7cg-fbvb900-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name VR_IFFT -format ip_catalog -output /home/shine/Desktop/fft_story/vivado/ip_repo -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 10.03 seconds; current allocated memory: 206.273 MB.
INFO: [HLS 200-10] Analyzing design file 'src/fft.cpp' ... 
WARNING: [HLS 207-5282] equality comparison result unused (src/fft.cpp:167:10)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (src/fft.cpp:167:10)
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop (src/fft.cpp:189:36)
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (src/fft.cpp:251:24)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (src/fft.cpp:254:9)
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (src/fft.cpp:341:25)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (src/fft.cpp:344:9)
WARNING: [HLS 200-471] Dataflow form checks found 5 issue(s) in file src/fft.cpp
WARNING: [HLS 207-5292] unused parameter 'out' (src/fft.cpp:331:19)
WARNING: [HLS 207-5292] unused parameter 'actp_reg' (src/fft.cpp:331:111)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 30.81 seconds. CPU system time: 1.32 seconds. Elapsed time: 32.27 seconds; current allocated memory: 212.652 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::pragma() const' into 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:97:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:100:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:103:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:106:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::pragma() const' into 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:154:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:153:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<half, 8ul>::pragma() const' into 'hls::vector<half, 8ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<half, 8ul>::operator[](unsigned long)' into 'buffer_pool_wr(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:319:7)
INFO: [HLS 214-131] Inlining function 'hls::vector<half, 8ul>::operator[](unsigned long)' into 'buffer_pool_wr(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:293:7)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer_pool_wr(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:268:44)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer_pool_wr(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:265:42)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer_pool_wr(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:267:44)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer_pool_wr(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:266:42)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_280_8' is marked as complete unroll implied by the pipeline pragma (src/fft.cpp:280:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_283_9' is marked as complete unroll implied by the pipeline pragma (src/fft.cpp:283:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_286_10' is marked as complete unroll implied by the pipeline pragma (src/fft.cpp:286:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_306_13' is marked as complete unroll implied by the pipeline pragma (src/fft.cpp:306:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_309_14' is marked as complete unroll implied by the pipeline pragma (src/fft.cpp:309:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_312_15' is marked as complete unroll implied by the pipeline pragma (src/fft.cpp:312:21)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:12)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_280_8' (src/fft.cpp:280:20) in function 'buffer_pool_wr' completely with a factor of 8 (src/fft.cpp:240:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_306_13' (src/fft.cpp:306:21) in function 'buffer_pool_wr' completely with a factor of 8 (src/fft.cpp:240:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:12) in function 'std::array<std::complex<half>, 4ul>::array' completely with a factor of 4 (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:0)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::real[abi:cxx11]() const' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:152:28)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::real[abi:cxx11]() const' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:150:26)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::imag[abi:cxx11]() const' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:151:28)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::imag[abi:cxx11]() const' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:149:24)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:139:13)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:139:18)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:14)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:17)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:20)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:23)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:26)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:29)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:32)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:36)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:40)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:44)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:13)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:18)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:23)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:28)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 4ul>::array()' into 'hls::vector<std::complex<half>, 4ul>::vector()' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::complex<half>, 4ul>::_S_ref(std::complex<half> const (&) [4], unsigned long)' into 'std::array<std::complex<half>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 4ul>::array() (.9.15)' into 'hls::vector<std::complex<half>, 4ul>::vector() (.3)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 4ul>::vector()' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 4ul>::vector() (.3)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::array()' into 'hls::vector<std::complex<half>, 2ul>::vector()' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::complex<half>, 2ul>::_S_ref(std::complex<half> const (&) [2], unsigned long)' into 'std::array<std::complex<half>, 2ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 2ul>::vector()' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:136:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::operator[](unsigned long)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:136:0)
INFO: [HLS 214-178] Inlining function 'act(half, actp_t*)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:136:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::array() (.90.96)' into 'hls::vector<std::complex<half>, 2ul>::vector() (.76.87)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<half, 8ul>::_S_ref(half const (&) [8], unsigned long)' into 'std::array<half, 8ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 2ul>::vector()' into 'buffer_pool_wr(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:240:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer_pool_wr(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:240:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 2ul>::vector() (.76.87)' into 'buffer_pool_wr(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:240:0)
INFO: [HLS 214-178] Inlining function 'std::array<half, 8ul>::operator[](unsigned long)' into 'buffer_pool_wr(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:240:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL1w._M_imag': Complete partitioning on dimension 1. (src/globals.hpp:29:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL1w._M_real': Complete partitioning on dimension 1. (src/globals.hpp:29:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_st' with compact=bit mode in 128-bits (src/fft.cpp:221:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'out_st' with compact=bit mode in 64-bits (src/fft.cpp:413:23)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_reg' with compact=bit mode in 32-bits (src/fft.cpp:397:0)
INFO: [HLS 214-241] Aggregating bram variable 'input_data' with compact=bit mode in 32-bits (src/fft.cpp:193:13)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_1' with compact=bit mode in 32-bits (src/fft.cpp:194:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_2' with compact=bit mode in 32-bits (src/fft.cpp:195:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_3' with compact=bit mode in 32-bits (src/fft.cpp:196:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_4' with compact=bit mode in 32-bits (src/fft.cpp:197:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_5' with compact=bit mode in 32-bits (src/fft.cpp:198:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6' with compact=bit mode in 32-bits (src/fft.cpp:199:14)
INFO: [HLS 214-241] Aggregating maxi variable 'in' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'out1' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'out2' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'in_data' with compact=bit mode in 64-bits (src/fft.cpp:244:18)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 128 in loop 'VITIS_LOOP_171_2'(src/fft.cpp:171:20) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/fft.cpp:168:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.06 seconds. CPU system time: 1.05 seconds. Elapsed time: 8.1 seconds; current allocated memory: 213.762 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 213.762 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 228.039 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 246.191 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_276_7' (src/fft.cpp:280) in function 'buffer_pool_wr' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_302_12' (src/fft.cpp:306) in function 'buffer_pool_wr' for pipelining.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_171_2' (src/fft.cpp:173:9) in function 'rd_data'.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_283_9' (src/fft.cpp:246) in function 'buffer_pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_286_10' (src/fft.cpp:246) in function 'buffer_pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_283_9' (src/fft.cpp:246) in function 'buffer_pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_286_10' (src/fft.cpp:246) in function 'buffer_pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_283_9' (src/fft.cpp:246) in function 'buffer_pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_286_10' (src/fft.cpp:246) in function 'buffer_pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_283_9' (src/fft.cpp:246) in function 'buffer_pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_286_10' (src/fft.cpp:246) in function 'buffer_pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_283_9' (src/fft.cpp:246) in function 'buffer_pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_286_10' (src/fft.cpp:246) in function 'buffer_pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_283_9' (src/fft.cpp:246) in function 'buffer_pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_286_10' (src/fft.cpp:246) in function 'buffer_pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_283_9' (src/fft.cpp:246) in function 'buffer_pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_286_10' (src/fft.cpp:246) in function 'buffer_pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_283_9' (src/fft.cpp:246) in function 'buffer_pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_286_10' (src/fft.cpp:246) in function 'buffer_pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_309_14' (src/fft.cpp:246) in function 'buffer_pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_312_15' (src/fft.cpp:246) in function 'buffer_pool_wr': cannot completely unroll a loop with a variable trip count.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7cg-fbvb900-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=VR_IFFT
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/shine/Desktop/fft_story/vivado/ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xczu7cg-fbvb900-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name VR_IFFT -format ip_catalog -output /home/shine/Desktop/fft_story/vivado/ip_repo -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 10.03 seconds; current allocated memory: 206.273 MB.
INFO: [HLS 200-10] Analyzing design file 'src/fft.cpp' ... 
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop (src/fft.cpp:189:36)
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (src/fft.cpp:251:24)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (src/fft.cpp:254:9)
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (src/fft.cpp:341:25)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (src/fft.cpp:344:9)
WARNING: [HLS 200-471] Dataflow form checks found 5 issue(s) in file src/fft.cpp
WARNING: [HLS 207-5292] unused parameter 'out' (src/fft.cpp:331:19)
WARNING: [HLS 207-5292] unused parameter 'actp_reg' (src/fft.cpp:331:111)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 31.38 seconds. CPU system time: 1.39 seconds. Elapsed time: 32.84 seconds; current allocated memory: 212.461 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::pragma() const' into 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:97:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:100:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:103:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:106:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::pragma() const' into 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:154:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:153:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<half, 8ul>::pragma() const' into 'hls::vector<half, 8ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<half, 8ul>::operator[](unsigned long)' into 'buffer_pool_wr(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:319:7)
INFO: [HLS 214-131] Inlining function 'hls::vector<half, 8ul>::operator[](unsigned long)' into 'buffer_pool_wr(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:293:7)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer_pool_wr(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:268:44)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer_pool_wr(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:265:42)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer_pool_wr(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:267:44)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer_pool_wr(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:266:42)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_280_8' is marked as complete unroll implied by the pipeline pragma (src/fft.cpp:280:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_283_9' is marked as complete unroll implied by the pipeline pragma (src/fft.cpp:283:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_286_10' is marked as complete unroll implied by the pipeline pragma (src/fft.cpp:286:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_306_13' is marked as complete unroll implied by the pipeline pragma (src/fft.cpp:306:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_309_14' is marked as complete unroll implied by the pipeline pragma (src/fft.cpp:309:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_312_15' is marked as complete unroll implied by the pipeline pragma (src/fft.cpp:312:21)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:12)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_280_8' (src/fft.cpp:280:20) in function 'buffer_pool_wr' completely with a factor of 8 (src/fft.cpp:240:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_306_13' (src/fft.cpp:306:21) in function 'buffer_pool_wr' completely with a factor of 8 (src/fft.cpp:240:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:12) in function 'std::array<std::complex<half>, 4ul>::array' completely with a factor of 4 (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:0)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::real[abi:cxx11]() const' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:152:28)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::real[abi:cxx11]() const' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:150:26)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::imag[abi:cxx11]() const' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:151:28)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::imag[abi:cxx11]() const' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:149:24)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:139:13)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:139:18)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:14)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:17)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:20)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:23)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:26)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:29)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:32)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:36)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:40)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:44)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:13)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:18)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:23)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:28)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 4ul>::array()' into 'hls::vector<std::complex<half>, 4ul>::vector()' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::complex<half>, 4ul>::_S_ref(std::complex<half> const (&) [4], unsigned long)' into 'std::array<std::complex<half>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 4ul>::array() (.9.15)' into 'hls::vector<std::complex<half>, 4ul>::vector() (.3)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 4ul>::vector()' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 4ul>::vector() (.3)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::array()' into 'hls::vector<std::complex<half>, 2ul>::vector()' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::complex<half>, 2ul>::_S_ref(std::complex<half> const (&) [2], unsigned long)' into 'std::array<std::complex<half>, 2ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 2ul>::vector()' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:136:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::operator[](unsigned long)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:136:0)
INFO: [HLS 214-178] Inlining function 'act(half, actp_t*)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:136:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::array() (.90.96)' into 'hls::vector<std::complex<half>, 2ul>::vector() (.76.87)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<half, 8ul>::_S_ref(half const (&) [8], unsigned long)' into 'std::array<half, 8ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 2ul>::vector()' into 'buffer_pool_wr(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:240:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer_pool_wr(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:240:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 2ul>::vector() (.76.87)' into 'buffer_pool_wr(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:240:0)
INFO: [HLS 214-178] Inlining function 'std::array<half, 8ul>::operator[](unsigned long)' into 'buffer_pool_wr(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:240:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL1w._M_imag': Complete partitioning on dimension 1. (src/globals.hpp:29:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL1w._M_real': Complete partitioning on dimension 1. (src/globals.hpp:29:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_st' with compact=bit mode in 128-bits (src/fft.cpp:221:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'out_st' with compact=bit mode in 64-bits (src/fft.cpp:413:23)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_reg' with compact=bit mode in 32-bits (src/fft.cpp:397:0)
INFO: [HLS 214-241] Aggregating bram variable 'input_data' with compact=bit mode in 32-bits (src/fft.cpp:193:13)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_1' with compact=bit mode in 32-bits (src/fft.cpp:194:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_2' with compact=bit mode in 32-bits (src/fft.cpp:195:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_3' with compact=bit mode in 32-bits (src/fft.cpp:196:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_4' with compact=bit mode in 32-bits (src/fft.cpp:197:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_5' with compact=bit mode in 32-bits (src/fft.cpp:198:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6' with compact=bit mode in 32-bits (src/fft.cpp:199:14)
INFO: [HLS 214-241] Aggregating maxi variable 'in' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'out1' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'out2' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'in_data' with compact=bit mode in 64-bits (src/fft.cpp:244:18)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 128 in loop 'VITIS_LOOP_171_2'(src/fft.cpp:171:20) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/fft.cpp:168:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.46 seconds. CPU system time: 0.97 seconds. Elapsed time: 7.44 seconds; current allocated memory: 213.738 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 213.738 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 227.945 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 246.203 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_276_7' (src/fft.cpp:280) in function 'buffer_pool_wr' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_302_12' (src/fft.cpp:306) in function 'buffer_pool_wr' for pipelining.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_171_2' (src/fft.cpp:173:9) in function 'rd_data'.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_283_9' (src/fft.cpp:246) in function 'buffer_pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_286_10' (src/fft.cpp:246) in function 'buffer_pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_283_9' (src/fft.cpp:246) in function 'buffer_pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_286_10' (src/fft.cpp:246) in function 'buffer_pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_283_9' (src/fft.cpp:246) in function 'buffer_pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_286_10' (src/fft.cpp:246) in function 'buffer_pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_283_9' (src/fft.cpp:246) in function 'buffer_pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_286_10' (src/fft.cpp:246) in function 'buffer_pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_283_9' (src/fft.cpp:246) in function 'buffer_pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_286_10' (src/fft.cpp:246) in function 'buffer_pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_283_9' (src/fft.cpp:246) in function 'buffer_pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_286_10' (src/fft.cpp:246) in function 'buffer_pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_283_9' (src/fft.cpp:246) in function 'buffer_pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_286_10' (src/fft.cpp:246) in function 'buffer_pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_283_9' (src/fft.cpp:246) in function 'buffer_pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_286_10' (src/fft.cpp:246) in function 'buffer_pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_309_14' (src/fft.cpp:246) in function 'buffer_pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_312_15' (src/fft.cpp:246) in function 'buffer_pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_309_14' (src/fft.cpp:246) in function 'buffer_pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_312_15' (src/fft.cpp:246) in function 'buffer_pool_wr': cannot completely unroll a loop with a variable trip count.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7cg-fbvb900-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=VR_IFFT
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/shine/Desktop/fft_story/vivado/ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xczu7cg-fbvb900-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name VR_IFFT -format ip_catalog -output /home/shine/Desktop/fft_story/vivado/ip_repo -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 10.04 seconds; current allocated memory: 215.180 MB.
INFO: [HLS 200-10] Analyzing design file 'src/fft.cpp' ... 
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop (src/fft.cpp:189:36)
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (src/fft.cpp:310:24)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:332:12)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:332:21)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (src/fft.cpp:313:9)
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (src/fft.cpp:349:25)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (src/fft.cpp:352:9)
WARNING: [HLS 200-471] Dataflow form checks found 7 issue(s) in file src/fft.cpp
WARNING: [HLS 207-5292] unused parameter 'ctrl2_reg' (src/fft.cpp:239:31)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:239:51)
WARNING: [HLS 207-5292] unused parameter 'out1' (src/fft.cpp:338:59)
WARNING: [HLS 207-5292] unused parameter 'out2' (src/fft.cpp:338:79)
WARNING: [HLS 207-5292] unused parameter 'out' (src/fft.cpp:339:19)
WARNING: [HLS 207-5292] unused parameter 'layer2_reg' (src/fft.cpp:339:92)
WARNING: [HLS 207-5292] unused parameter 'actp_reg' (src/fft.cpp:339:111)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 30.07 seconds. CPU system time: 1.38 seconds. Elapsed time: 31.7 seconds; current allocated memory: 221.312 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::pragma() const' into 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:97:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:100:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:103:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:106:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::pragma() const' into 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:154:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:153:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<half, 8ul>::pragma() const' into 'hls::vector<half, 8ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<half, 8ul>::operator[](unsigned long)' into 'pool_wr(half (*) [256], half (*) [256], hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:291:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<half, 8ul>::operator[](unsigned long)' into 'pool_wr(half (*) [256], half (*) [256], hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:265:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer_pool_wr(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:327:44)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer_pool_wr(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:326:44)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer_pool_wr(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:324:42)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer_pool_wr(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:325:42)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_278_8' is marked as complete unroll implied by the pipeline pragma (src/fft.cpp:278:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_281_9' is marked as complete unroll implied by the pipeline pragma (src/fft.cpp:281:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_284_10' is marked as complete unroll implied by the pipeline pragma (src/fft.cpp:284:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_252_3' is marked as complete unroll implied by the pipeline pragma (src/fft.cpp:252:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_255_4' is marked as complete unroll implied by the pipeline pragma (src/fft.cpp:255:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_258_5' is marked as complete unroll implied by the pipeline pragma (src/fft.cpp:258:20)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:12)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_278_8' (src/fft.cpp:278:20) in function 'pool_wr' completely with a factor of 8 (src/fft.cpp:240:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_252_3' (src/fft.cpp:252:20) in function 'pool_wr' completely with a factor of 8 (src/fft.cpp:240:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:12) in function 'std::array<std::complex<half>, 4ul>::array' completely with a factor of 4 (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:0)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::real[abi:cxx11]() const' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:152:28)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::real[abi:cxx11]() const' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:150:26)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::imag[abi:cxx11]() const' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:151:28)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::imag[abi:cxx11]() const' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:149:24)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:139:13)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:139:18)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:14)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:17)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:20)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:23)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:26)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:29)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:32)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:36)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:40)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:44)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:13)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:18)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:23)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:28)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 4ul>::array()' into 'hls::vector<std::complex<half>, 4ul>::vector()' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::complex<half>, 4ul>::_S_ref(std::complex<half> const (&) [4], unsigned long)' into 'std::array<std::complex<half>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 4ul>::array() (.9.15)' into 'hls::vector<std::complex<half>, 4ul>::vector() (.3)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 4ul>::vector()' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 4ul>::vector() (.3)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::array()' into 'hls::vector<std::complex<half>, 2ul>::vector()' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::complex<half>, 2ul>::_S_ref(std::complex<half> const (&) [2], unsigned long)' into 'std::array<std::complex<half>, 2ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 2ul>::vector()' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:136:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::operator[](unsigned long)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:136:0)
INFO: [HLS 214-178] Inlining function 'act(half, actp_t*)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:136:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::array() (.90.96)' into 'hls::vector<std::complex<half>, 2ul>::vector() (.76.87)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<half, 8ul>::_S_ref(half const (&) [8], unsigned long)' into 'std::array<half, 8ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<half, 8ul>::operator[](unsigned long)' into 'pool_wr(half (*) [256], half (*) [256], hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:240:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 2ul>::vector()' into 'buffer_pool_wr(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:301:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer_pool_wr(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:301:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 2ul>::vector() (.76.87)' into 'buffer_pool_wr(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:301:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL1w._M_imag': Complete partitioning on dimension 1. (src/globals.hpp:29:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL1w._M_real': Complete partitioning on dimension 1. (src/globals.hpp:29:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_st' with compact=bit mode in 128-bits (src/fft.cpp:221:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'out_st' with compact=bit mode in 64-bits (src/fft.cpp:393:23)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_reg' with compact=bit mode in 32-bits (src/fft.cpp:377:0)
INFO: [HLS 214-241] Aggregating bram variable 'input_data' with compact=bit mode in 32-bits (src/fft.cpp:193:13)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_1' with compact=bit mode in 32-bits (src/fft.cpp:194:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_2' with compact=bit mode in 32-bits (src/fft.cpp:195:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_3' with compact=bit mode in 32-bits (src/fft.cpp:196:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_4' with compact=bit mode in 32-bits (src/fft.cpp:197:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_5' with compact=bit mode in 32-bits (src/fft.cpp:198:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6' with compact=bit mode in 32-bits (src/fft.cpp:199:14)
INFO: [HLS 214-241] Aggregating maxi variable 'in' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'out1' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'out2' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'in_data' with compact=bit mode in 64-bits (src/fft.cpp:305:18)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 128 in loop 'VITIS_LOOP_171_2'(src/fft.cpp:171:20) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/fft.cpp:168:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.61 seconds. CPU system time: 1.03 seconds. Elapsed time: 7.64 seconds; current allocated memory: 222.613 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 222.613 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 238.688 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 257.719 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_248_2' (src/fft.cpp:252) in function 'pool_wr' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_274_7' (src/fft.cpp:278) in function 'pool_wr' for pipelining.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_171_2' (src/fft.cpp:173:9) in function 'rd_data'.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_255_4' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_258_5' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_255_4' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_258_5' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_255_4' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_258_5' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_255_4' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_258_5' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_255_4' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_258_5' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_255_4' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_258_5' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_255_4' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_258_5' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_255_4' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_258_5' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_281_9' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_284_10' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_281_9' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_284_10' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_281_9' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_284_10' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_281_9' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_284_10' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_281_9' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_284_10' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_281_9' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_284_10' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_281_9' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_284_10' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_281_9' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_284_10' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-805] An internal stream 'out_st' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_314_3' (src/fft.cpp:302)  to a process function for dataflow in function 'buffer_pool_wr'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_310_2 (src/fft.cpp:302)  of function 'buffer_pool_wr'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_189_1 (src/fft.cpp:202)  of function 'vr_ifft'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_189_1' (src/fft.cpp:202:3), detected/extracted 10 process function(s): 
	 'entry_proc18'
	 'rd_data'
	 'collect_input'
	 'fft_stage'
	 'fft_stage.1'
	 'fft_stage.2'
	 'fft_stage.3'
	 'fft_stage.4'
	 'fft_stage.5'
	 'push_out'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_310_2' (src/fft.cpp:303:4), detected/extracted 3 process function(s): 
	 'entry_proc'
	 'VITIS_LOOP_314_3_proc'
	 'pool_wr'.
INFO: [XFORM 203-712] Applying dataflow to function 'IFFT_AP' (src/fft.cpp:375:1), detected/extracted 3 process function(s): 
	 'entry_proc19'
	 'vr_ifft'
	 'buffer_pool_wr'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:148:9) to (src/fft.cpp:145:20) in function 'push_out'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:260:9) to (src/fft.cpp:258:20) in function 'pool_wr'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:260:9) to (src/fft.cpp:258:20) in function 'pool_wr'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:260:9) to (src/fft.cpp:258:20) in function 'pool_wr'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:260:9) to (src/fft.cpp:258:20) in function 'pool_wr'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:260:9) to (src/fft.cpp:258:20) in function 'pool_wr'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:260:9) to (src/fft.cpp:258:20) in function 'pool_wr'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:260:9) to (src/fft.cpp:258:20) in function 'pool_wr'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:260:9) to (src/fft.cpp:258:20) in function 'pool_wr'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:286:9) to (src/fft.cpp:284:21) in function 'pool_wr'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:286:9) to (src/fft.cpp:284:21) in function 'pool_wr'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:286:9) to (src/fft.cpp:284:21) in function 'pool_wr'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:286:9) to (src/fft.cpp:284:21) in function 'pool_wr'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:286:9) to (src/fft.cpp:284:21) in function 'pool_wr'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:286:9) to (src/fft.cpp:284:21) in function 'pool_wr'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:286:9) to (src/fft.cpp:284:21) in function 'pool_wr'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:286:9) to (src/fft.cpp:284:21) in function 'pool_wr'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage.5'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.5'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage.4'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.4'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage.3'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.3'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage.2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.1'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.55 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.58 seconds; current allocated memory: 300.629 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_168_1' (src/fft.cpp:164:8) in function 'rd_data'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_142_1' (src/fft.cpp:138:6) in function 'push_out'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_248_2' (src/fft.cpp:252:28) in function 'pool_wr' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_245_1' (src/fft.cpp:241:8) in function 'pool_wr' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_274_7' (src/fft.cpp:278:28) in function 'pool_wr' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_271_6' (src/fft.cpp:241:8) in function 'pool_wr' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.5'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.5' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.4'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.4' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.3'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.3' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.2'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.2' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.1' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_89_1' (src/fft.cpp:84:6) in function 'collect_input' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'I' 
INFO: [HLS 200-472] Inferring partial write operation for 'buffer11' (src/fft.cpp:324:40)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer22' (src/fft.cpp:325:40)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer11' (src/fft.cpp:326:42)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer22' (src/fft.cpp:327:42)
WARNING: [HLS 200-1449] Process dataflow_in_loop_VITIS_LOOP_189_1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.07 seconds. CPU system time: 0.13 seconds. Elapsed time: 1.2 seconds; current allocated memory: 654.863 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'IFFT_AP' ...
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.1_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.1_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_1_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.1' to 'fft_stage_1'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.2_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_2_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.2_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.2' to 'fft_stage_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.3_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.3_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_3_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.3' to 'fft_stage_3'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.4_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_4_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.4_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.4' to 'fft_stage_4'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.5_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_5_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.5_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.5' to 'fft_stage_5'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.25 seconds; current allocated memory: 656.859 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 656.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 657.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 657.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rd_data_Pipeline_VITIS_LOOP_168_1_VITIS_LOOP_171_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_168_1_VITIS_LOOP_171_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_168_1_VITIS_LOOP_171_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 658.090 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 658.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rd_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 658.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 658.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collect_input_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 659.008 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 659.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collect_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 659.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 659.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 25, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 660.090 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 660.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 661.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 661.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 661.566 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 661.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 663.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 663.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_1_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 664.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 664.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 664.336 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 664.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_2_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 664.910 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 664.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 666.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 666.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 666.992 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 666.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 668.766 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 668.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_3_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 669.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 669.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 669.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 669.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_4_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 670.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 670.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 671.820 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 671.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 672.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 672.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_5_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 673.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 673.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 674.406 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 674.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 675.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 675.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_out_Pipeline_VITIS_LOOP_142_1_VITIS_LOOP_145_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_142_1_VITIS_LOOP_145_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 15, loop 'VITIS_LOOP_142_1_VITIS_LOOP_145_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 675.453 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 675.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (3.32ns) exceeds the target (target clock period: 5ns, clock uncertainty: 2ns, effective delay budget: 3ns).
WARNING: [HLS 200-1016] The critical path in module 'push_out' consists of the following:	'uitofp' operation ('conv_i') [15]  (3.32 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 676.387 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 676.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_189_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 676.793 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 676.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.56 seconds. CPU system time: 0 seconds. Elapsed time: 1.56 seconds; current allocated memory: 677.355 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 677.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vr_ifft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln189) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.56 seconds. CPU system time: 0 seconds. Elapsed time: 1.56 seconds; current allocated memory: 677.691 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 677.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.54 seconds. CPU system time: 0 seconds. Elapsed time: 1.53 seconds; current allocated memory: 677.691 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 677.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_314_3_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 678.199 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 678.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_wr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_248_2': contains subloop(s) that are not unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_274_7': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.93 seconds. CPU system time: 0 seconds. Elapsed time: 0.93 seconds; current allocated memory: 684.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.06 seconds; current allocated memory: 684.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_310_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.98 seconds. CPU system time: 0.01 seconds. Elapsed time: 1 seconds; current allocated memory: 684.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 684.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0 seconds. Elapsed time: 0.64 seconds; current allocated memory: 684.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 684.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0 seconds. Elapsed time: 0.65 seconds; current allocated memory: 684.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 684.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'buffer_pool_wr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0 seconds. Elapsed time: 0.65 seconds; current allocated memory: 684.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 684.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'IFFT_AP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0 seconds. Elapsed time: 0.65 seconds; current allocated memory: 685.238 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.83 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.83 seconds; current allocated memory: 685.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.15 seconds. CPU system time: 0 seconds. Elapsed time: 2.2 seconds; current allocated memory: 685.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 685.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rd_data_Pipeline_VITIS_LOOP_168_1_VITIS_LOOP_171_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rd_data_Pipeline_VITIS_LOOP_168_1_VITIS_LOOP_171_2' pipeline 'VITIS_LOOP_168_1_VITIS_LOOP_171_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_168_1_VITIS_LOOP_171_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_168_1_VITIS_LOOP_171_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_168_1_VITIS_LOOP_171_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_168_1_VITIS_LOOP_171_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_168_1_VITIS_LOOP_171_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_168_1_VITIS_LOOP_171_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_168_1_VITIS_LOOP_171_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_168_1_VITIS_LOOP_171_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_168_1_VITIS_LOOP_171_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_168_1_VITIS_LOOP_171_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_168_1_VITIS_LOOP_171_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_168_1_VITIS_LOOP_171_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rd_data_Pipeline_VITIS_LOOP_168_1_VITIS_LOOP_171_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 686.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rd_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rd_ptr' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_9s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_31ns_38_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rd_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 688.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collect_input_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collect_input_Pipeline_VITIS_LOOP_92_2' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collect_input_Pipeline_VITIS_LOOP_92_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 689.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collect_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'collect_input'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 691.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 693.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.77 seconds; current allocated memory: 696.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 697.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'IFFT_AP_fft_stage_1_Pipeline_SKIP_X_SKIP_Y_w_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IFFT_AP_fft_stage_1_Pipeline_SKIP_X_SKIP_Y_w_10_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 700.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_1_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_1_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_1_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.01 seconds; current allocated memory: 704.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 705.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_2_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_2_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_2_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 707.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'IFFT_AP_fft_stage_2_Pipeline_SKIP_X_SKIP_Y_w_6_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IFFT_AP_fft_stage_2_Pipeline_SKIP_X_SKIP_Y_w_11_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 710.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.01 seconds. Elapsed time: 1 seconds; current allocated memory: 714.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'IFFT_AP_fft_stage_3_Pipeline_SKIP_X_SKIP_Y_w_7_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IFFT_AP_fft_stage_3_Pipeline_SKIP_X_SKIP_Y_w_12_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 716.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_3_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_3_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_3_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0 seconds. Elapsed time: 1.09 seconds; current allocated memory: 720.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 722.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_4_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_4_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_4_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 723.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'IFFT_AP_fft_stage_4_Pipeline_SKIP_X_SKIP_Y_w_8_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IFFT_AP_fft_stage_4_Pipeline_SKIP_X_SKIP_Y_w_13_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 726.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.05 seconds. CPU system time: 0 seconds. Elapsed time: 1.06 seconds; current allocated memory: 730.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_5_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_5_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_5_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 731.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'IFFT_AP_fft_stage_5_Pipeline_SKIP_X_SKIP_Y_w_9_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IFFT_AP_fft_stage_5_Pipeline_SKIP_X_SKIP_Y_w_14_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.38 seconds; current allocated memory: 734.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.1 seconds; current allocated memory: 738.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_out_Pipeline_VITIS_LOOP_142_1_VITIS_LOOP_145_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'push_out_Pipeline_VITIS_LOOP_142_1_VITIS_LOOP_145_2' pipeline 'VITIS_LOOP_142_1_VITIS_LOOP_145_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hdiv_16ns_16ns_16_7_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_out_Pipeline_VITIS_LOOP_142_1_VITIS_LOOP_145_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 740.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_63ns_127_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sptohp_32ns_16_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_7_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_out'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 742.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_189_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_189_1/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_189_1/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_189_1/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_189_1/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_189_1/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_189_1/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_189_1/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_189_1/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_189_1/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_189_1/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_189_1/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_189_1/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_189_1/m_axi_gmem_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_189_1/m_axi_gmem_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_189_1/m_axi_gmem_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_189_1/m_axi_gmem_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_189_1/m_axi_gmem_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_189_1/m_axi_gmem_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_189_1/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_189_1'.
INFO: [HLS 200-740] Implementing PIPO IFFT_AP_dataflow_in_loop_VITIS_LOOP_189_1_input_data2_RAM_T2P_BRAM_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'IFFT_AP_dataflow_in_loop_VITIS_LOOP_189_1_input_data2_RAM_T2P_BRAM_1R1W_memcore' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'actp_reg_c_U(IFFT_AP_fifo_w8_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_st1_U(IFFT_AP_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c7_U(IFFT_AP_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c6_channel7_U(IFFT_AP_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c5_channel6_U(IFFT_AP_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c4_channel5_U(IFFT_AP_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c3_channel4_U(IFFT_AP_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c2_channel3_U(IFFT_AP_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c1_channel2_U(IFFT_AP_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c_channel1_U(IFFT_AP_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_collect_input_U0_U(IFFT_AP_start_for_collect_input_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 745.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.17 seconds; current allocated memory: 747.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vr_ifft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vr_ifft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.74 seconds; current allocated memory: 748.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.68 seconds. CPU system time: 0 seconds. Elapsed time: 1.69 seconds; current allocated memory: 749.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_314_3_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_314_3_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 750.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_wr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'wr_ptr2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wr_ptr1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_wr'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 756.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_310_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_310_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_310_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_310_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_310_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_310_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_310_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_310_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_310_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_310_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_310_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_310_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_310_2/m_axi_gmem_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_310_2/m_axi_gmem_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_310_2'.
INFO: [HLS 200-740] Implementing PIPO IFFT_AP_dataflow_in_loop_VITIS_LOOP_310_2_buffer1_RAM_AUTO_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'IFFT_AP_dataflow_in_loop_VITIS_LOOP_310_2_buffer1_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out1_c_U(IFFT_AP_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out2_c_U(IFFT_AP_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_reg_c_U(IFFT_AP_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'actp_reg_c_U(IFFT_AP_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c_channel1_U(IFFT_AP_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.93 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.98 seconds; current allocated memory: 769.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc15/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc15/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc15/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc15/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc15/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc15/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc15/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc15/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc15/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc15/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc15/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc15/m_axi_gmem_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc15/m_axi_gmem_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.19 seconds; current allocated memory: 771.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc16/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc16/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc16/m_axi_gmem_ARID' to 0.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7cg-fbvb900-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=VR_IFFT
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/shine/Desktop/fft_story/vivado/ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xczu7cg-fbvb900-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name VR_IFFT -format ip_catalog -output /home/shine/Desktop/fft_story/vivado/ip_repo -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.03 seconds; current allocated memory: 215.180 MB.
INFO: [HLS 200-10] Analyzing design file 'src/fft.cpp' ... 
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop (src/fft.cpp:189:36)
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (src/fft.cpp:309:24)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:332:12)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:332:21)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (src/fft.cpp:312:9)
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (src/fft.cpp:349:25)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (src/fft.cpp:352:9)
WARNING: [HLS 200-471] Dataflow form checks found 7 issue(s) in file src/fft.cpp
WARNING: [HLS 207-5292] unused parameter 'ctrl2_reg' (src/fft.cpp:239:31)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:239:51)
WARNING: [HLS 207-5292] unused parameter 'out1' (src/fft.cpp:338:59)
WARNING: [HLS 207-5292] unused parameter 'out2' (src/fft.cpp:338:79)
WARNING: [HLS 207-5292] unused parameter 'out' (src/fft.cpp:339:19)
WARNING: [HLS 207-5292] unused parameter 'layer2_reg' (src/fft.cpp:339:92)
WARNING: [HLS 207-5292] unused parameter 'actp_reg' (src/fft.cpp:339:111)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 32.47 seconds. CPU system time: 1.48 seconds. Elapsed time: 34.01 seconds; current allocated memory: 221.273 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::pragma() const' into 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:97:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:100:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:103:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:106:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::pragma() const' into 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:154:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:153:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<half, 8ul>::pragma() const' into 'hls::vector<half, 8ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<half, 8ul>::operator[](unsigned long)' into 'pool_wr(half (*) [256], half (*) [256], hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:290:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<half, 8ul>::operator[](unsigned long)' into 'pool_wr(half (*) [256], half (*) [256], hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:265:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer_pool_wr(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:327:44)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer_pool_wr(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:326:44)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer_pool_wr(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:324:42)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer_pool_wr(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:325:42)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_252_3' is marked as complete unroll implied by the pipeline pragma (src/fft.cpp:252:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_255_4' is marked as complete unroll implied by the pipeline pragma (src/fft.cpp:255:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_258_5' is marked as complete unroll implied by the pipeline pragma (src/fft.cpp:258:20)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:12)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_252_3' (src/fft.cpp:252:20) in function 'pool_wr' completely with a factor of 8 (src/fft.cpp:240:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:12) in function 'std::array<std::complex<half>, 2ul>::array' completely with a factor of 2 (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:12) in function 'std::array<std::complex<half>, 4ul>::array' completely with a factor of 4 (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:0)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::real[abi:cxx11]() const' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:152:28)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::real[abi:cxx11]() const' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:150:26)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::imag[abi:cxx11]() const' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:151:28)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::imag[abi:cxx11]() const' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:149:24)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:139:13)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:139:18)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:14)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:17)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:20)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:23)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:26)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:29)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:32)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:36)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:40)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:44)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:13)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:18)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:23)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:28)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 4ul>::array()' into 'hls::vector<std::complex<half>, 4ul>::vector()' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::complex<half>, 4ul>::_S_ref(std::complex<half> const (&) [4], unsigned long)' into 'std::array<std::complex<half>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 4ul>::array() (.9.15)' into 'hls::vector<std::complex<half>, 4ul>::vector() (.3)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 4ul>::vector()' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 4ul>::vector() (.3)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::array()' into 'hls::vector<std::complex<half>, 2ul>::vector()' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::complex<half>, 2ul>::_S_ref(std::complex<half> const (&) [2], unsigned long)' into 'std::array<std::complex<half>, 2ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 2ul>::vector()' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:136:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::operator[](unsigned long)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:136:0)
INFO: [HLS 214-178] Inlining function 'act(half, actp_t*)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:136:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::array() (.90.96)' into 'hls::vector<std::complex<half>, 2ul>::vector() (.76.87)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<half, 8ul>::_S_ref(half const (&) [8], unsigned long)' into 'std::array<half, 8ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<half, 8ul>::operator[](unsigned long)' into 'pool_wr(half (*) [256], half (*) [256], hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:240:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 2ul>::vector()' into 'buffer_pool_wr(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:300:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer_pool_wr(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:300:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 2ul>::vector() (.76.87)' into 'buffer_pool_wr(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:300:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL1w._M_imag': Complete partitioning on dimension 1. (src/globals.hpp:29:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL1w._M_real': Complete partitioning on dimension 1. (src/globals.hpp:29:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_st' with compact=bit mode in 128-bits (src/fft.cpp:221:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'out_st' with compact=bit mode in 64-bits (src/fft.cpp:393:23)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_reg' with compact=bit mode in 32-bits (src/fft.cpp:377:0)
INFO: [HLS 214-241] Aggregating bram variable 'input_data' with compact=bit mode in 32-bits (src/fft.cpp:193:13)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_1' with compact=bit mode in 32-bits (src/fft.cpp:194:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_2' with compact=bit mode in 32-bits (src/fft.cpp:195:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_3' with compact=bit mode in 32-bits (src/fft.cpp:196:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_4' with compact=bit mode in 32-bits (src/fft.cpp:197:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_5' with compact=bit mode in 32-bits (src/fft.cpp:198:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6' with compact=bit mode in 32-bits (src/fft.cpp:199:14)
INFO: [HLS 214-241] Aggregating maxi variable 'in' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'out1' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'out2' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'in_data' with compact=bit mode in 64-bits (src/fft.cpp:304:18)
INFO: [HLS 214-241] Aggregating scalar variable 'out_data' with compact=bit mode in 128-bits (src/fft.cpp:242:16)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 128 in loop 'VITIS_LOOP_171_2'(src/fft.cpp:171:20) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/fft.cpp:168:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.65 seconds. CPU system time: 1.05 seconds. Elapsed time: 7.7 seconds; current allocated memory: 222.539 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 222.539 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 238.000 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 257.273 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_283_10' (src/fft.cpp:243) in function 'pool_wr' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_248_2' (src/fft.cpp:252) in function 'pool_wr' for pipelining.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_171_2' (src/fft.cpp:173:9) in function 'rd_data'.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_255_4' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_258_5' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_255_4' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_258_5' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_255_4' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_258_5' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_255_4' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_258_5' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_255_4' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_258_5' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_255_4' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_258_5' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_255_4' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_258_5' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_255_4' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_258_5' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-805] An internal stream 'out_st' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_313_3' (src/fft.cpp:301)  to a process function for dataflow in function 'buffer_pool_wr'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_309_2 (src/fft.cpp:301)  of function 'buffer_pool_wr'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_189_1 (src/fft.cpp:202)  of function 'vr_ifft'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_189_1' (src/fft.cpp:202:3), detected/extracted 10 process function(s): 
	 'entry_proc18'
	 'rd_data'
	 'collect_input'
	 'fft_stage'
	 'fft_stage.1'
	 'fft_stage.2'
	 'fft_stage.3'
	 'fft_stage.4'
	 'fft_stage.5'
	 'push_out'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_309_2' (src/fft.cpp:302:4), detected/extracted 3 process function(s): 
	 'entry_proc'
	 'VITIS_LOOP_313_3_proc'
	 'pool_wr'.
INFO: [XFORM 203-712] Applying dataflow to function 'IFFT_AP' (src/fft.cpp:375:1), detected/extracted 3 process function(s): 
	 'entry_proc19'
	 'vr_ifft'
	 'buffer_pool_wr'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:148:9) to (src/fft.cpp:145:20) in function 'push_out'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:260:9) to (src/fft.cpp:258:20) in function 'pool_wr'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:260:9) to (src/fft.cpp:258:20) in function 'pool_wr'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:260:9) to (src/fft.cpp:258:20) in function 'pool_wr'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:260:9) to (src/fft.cpp:258:20) in function 'pool_wr'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:260:9) to (src/fft.cpp:258:20) in function 'pool_wr'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:260:9) to (src/fft.cpp:258:20) in function 'pool_wr'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:260:9) to (src/fft.cpp:258:20) in function 'pool_wr'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:260:9) to (src/fft.cpp:258:20) in function 'pool_wr'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:285:9) to (src/fft.cpp:283:21) in function 'pool_wr'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage.5'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.5'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage.4'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.4'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage.3'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.3'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage.2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.1'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.42 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.48 seconds; current allocated memory: 300.113 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_168_1' (src/fft.cpp:164:8) in function 'rd_data'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_142_1' (src/fft.cpp:138:6) in function 'push_out'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_248_2' (src/fft.cpp:252:28) in function 'pool_wr' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_245_1' (src/fft.cpp:241:8) in function 'pool_wr' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_280_9' (src/fft.cpp:243:11) in function 'pool_wr'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_277_8' (src/fft.cpp:243:11) in function 'pool_wr' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_274_7' (src/fft.cpp:277:28) in function 'pool_wr' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_271_6' (src/fft.cpp:241:8) in function 'pool_wr' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.5'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.5' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.4'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.4' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.3'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.3' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.2'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.2' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.1' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_89_1' (src/fft.cpp:84:6) in function 'collect_input' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_316_4' (src/fft.cpp:301:19) in function 'VITIS_LOOP_313_3_proc'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_313_3' (src/fft.cpp:301:19) in function 'VITIS_LOOP_313_3_proc'.
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'I' 
INFO: [HLS 200-472] Inferring partial write operation for 'buffer11' (src/fft.cpp:324:40)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer22' (src/fft.cpp:325:40)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer11' (src/fft.cpp:326:42)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer22' (src/fft.cpp:327:42)
WARNING: [HLS 200-1449] Process dataflow_in_loop_VITIS_LOOP_189_1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.96 seconds. CPU system time: 0.14 seconds. Elapsed time: 1.1 seconds; current allocated memory: 672.875 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'IFFT_AP' ...
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.1_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.1_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_1_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.1' to 'fft_stage_1'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.2_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_2_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.2_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.2' to 'fft_stage_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.3_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.3_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_3_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.3' to 'fft_stage_3'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.4_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_4_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.4_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.4' to 'fft_stage_4'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.5_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_5_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.5_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.5' to 'fft_stage_5'.
WARNING: [SYN 201-103] Legalizing function name 'VITIS_LOOP_313_3_proc_Pipeline_VITIS_LOOP_313_3_VITIS_LOOP_316_4_VITIS_LOOP_319_' to 'VITIS_LOOP_313_3_proc_Pipeline_VITIS_LOOP_313_3_VITIS_LOOP_316_4_VITIS_LOOP_319_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.24 seconds; current allocated memory: 674.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 674.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 674.984 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 675.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rd_data_Pipeline_VITIS_LOOP_168_1_VITIS_LOOP_171_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_168_1_VITIS_LOOP_171_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_168_1_VITIS_LOOP_171_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 675.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 675.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rd_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 676.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 676.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collect_input_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 676.844 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 676.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collect_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 677.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 677.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 25, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 678.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 678.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 679.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 679.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 679.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 679.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 681.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 681.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_1_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 681.973 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 681.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 682.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 682.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_2_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 682.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 682.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 684.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 684.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 684.992 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 684.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 686.641 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 686.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_3_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 687.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 687.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 687.613 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 687.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_4_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 688.043 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 688.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 689.660 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 689.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 689.691 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 689.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_5_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 690.969 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 690.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 692.273 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 692.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 693.137 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 693.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_out_Pipeline_VITIS_LOOP_142_1_VITIS_LOOP_145_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_142_1_VITIS_LOOP_145_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 15, loop 'VITIS_LOOP_142_1_VITIS_LOOP_145_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 693.508 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 693.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (3.32ns) exceeds the target (target clock period: 5ns, clock uncertainty: 2ns, effective delay budget: 3ns).
WARNING: [HLS 200-1016] The critical path in module 'push_out' consists of the following:	'uitofp' operation ('conv_i') [15]  (3.32 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 694.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 694.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_189_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 694.684 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.7 seconds. CPU system time: 0 seconds. Elapsed time: 0.69 seconds; current allocated memory: 694.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.65 seconds. CPU system time: 0 seconds. Elapsed time: 1.64 seconds; current allocated memory: 695.211 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 695.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vr_ifft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln189) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.67 seconds. CPU system time: 0 seconds. Elapsed time: 1.67 seconds; current allocated memory: 695.504 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0 seconds. Elapsed time: 0.67 seconds; current allocated memory: 695.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.62 seconds. CPU system time: 0 seconds. Elapsed time: 1.62 seconds; current allocated memory: 695.504 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 695.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_313_3_proc_Pipeline_VITIS_LOOP_313_3_VITIS_LOOP_316_4_VITIS_LOOP_319_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln301) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_313_3_VITIS_LOOP_316_4_VITIS_LOOP_319_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_313_3_VITIS_LOOP_316_4_VITIS_LOOP_319_5'
WARNING: [HLS 200-871] Estimated clock period (3.592ns) exceeds the target (target clock period: 5ns, clock uncertainty: 2ns, effective delay budget: 3ns).
WARNING: [HLS 200-1016] The critical path in module 'VITIS_LOOP_313_3_proc_Pipeline_VITIS_LOOP_313_3_VITIS_LOOP_316_4_VITIS_LOOP_319_s' consists of the following:	'load' operation ('rhs_V_load') on local variable 'rhs.V' [37]  (0 ns)
	'icmp' operation ('icmp_ln1027_30') [49]  (1.11 ns)
	'select' operation ('select_ln301_3', src/fft.cpp:301) [50]  (0.264 ns)
	'select' operation ('select_ln1027') [54]  (0.525 ns)
	'add' operation ('x', src/fft.cpp:319) [85]  (1.2 ns)
	'store' operation ('rhs_V_write_ln319', src/fft.cpp:319) of variable 'x', src/fft.cpp:319 on local variable 'rhs.V' [92]  (0.489 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 696.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 696.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_313_3_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 696.840 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 696.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_wr_Pipeline_VITIS_LOOP_280_9_VITIS_LOOP_283_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_280_9_VITIS_LOOP_283_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_280_9_VITIS_LOOP_283_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 697.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 697.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_wr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_248_2': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 701.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0 seconds. Elapsed time: 0.68 seconds; current allocated memory: 701.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_309_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 701.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 701.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 701.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 701.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 701.602 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 701.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'buffer_pool_wr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 701.602 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 701.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'IFFT_AP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 702.176 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.84 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.85 seconds; current allocated memory: 702.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.03 seconds. CPU system time: 0 seconds. Elapsed time: 2.04 seconds; current allocated memory: 702.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 702.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rd_data_Pipeline_VITIS_LOOP_168_1_VITIS_LOOP_171_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rd_data_Pipeline_VITIS_LOOP_168_1_VITIS_LOOP_171_2' pipeline 'VITIS_LOOP_168_1_VITIS_LOOP_171_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_168_1_VITIS_LOOP_171_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_168_1_VITIS_LOOP_171_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_168_1_VITIS_LOOP_171_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_168_1_VITIS_LOOP_171_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_168_1_VITIS_LOOP_171_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_168_1_VITIS_LOOP_171_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_168_1_VITIS_LOOP_171_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_168_1_VITIS_LOOP_171_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_168_1_VITIS_LOOP_171_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_168_1_VITIS_LOOP_171_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_168_1_VITIS_LOOP_171_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_168_1_VITIS_LOOP_171_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rd_data_Pipeline_VITIS_LOOP_168_1_VITIS_LOOP_171_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 703.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rd_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rd_ptr' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_9s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_31ns_38_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rd_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 705.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collect_input_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collect_input_Pipeline_VITIS_LOOP_92_2' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collect_input_Pipeline_VITIS_LOOP_92_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 706.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collect_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'collect_input'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 708.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 710.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.82 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.83 seconds; current allocated memory: 713.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 714.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'IFFT_AP_fft_stage_1_Pipeline_SKIP_X_SKIP_Y_w_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IFFT_AP_fft_stage_1_Pipeline_SKIP_X_SKIP_Y_w_10_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 717.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_1_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_1_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_1_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0 seconds. Elapsed time: 0.99 seconds; current allocated memory: 721.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 722.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_2_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_2_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_2_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 724.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'IFFT_AP_fft_stage_2_Pipeline_SKIP_X_SKIP_Y_w_6_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IFFT_AP_fft_stage_2_Pipeline_SKIP_X_SKIP_Y_w_11_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 727.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.07 seconds. CPU system time: 0 seconds. Elapsed time: 1.08 seconds; current allocated memory: 731.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'IFFT_AP_fft_stage_3_Pipeline_SKIP_X_SKIP_Y_w_7_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IFFT_AP_fft_stage_3_Pipeline_SKIP_X_SKIP_Y_w_12_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 733.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_3_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_3_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_3_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.02 seconds; current allocated memory: 737.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 739.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_4_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_4_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_4_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 740.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'IFFT_AP_fft_stage_4_Pipeline_SKIP_X_SKIP_Y_w_8_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IFFT_AP_fft_stage_4_Pipeline_SKIP_X_SKIP_Y_w_13_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 743.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1 seconds; current allocated memory: 747.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_5_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_5_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_5_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 748.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'IFFT_AP_fft_stage_5_Pipeline_SKIP_X_SKIP_Y_w_9_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IFFT_AP_fft_stage_5_Pipeline_SKIP_X_SKIP_Y_w_14_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 751.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.04 seconds; current allocated memory: 755.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_out_Pipeline_VITIS_LOOP_142_1_VITIS_LOOP_145_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'push_out_Pipeline_VITIS_LOOP_142_1_VITIS_LOOP_145_2' pipeline 'VITIS_LOOP_142_1_VITIS_LOOP_145_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hdiv_16ns_16ns_16_7_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_out_Pipeline_VITIS_LOOP_142_1_VITIS_LOOP_145_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 757.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_63ns_127_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sptohp_32ns_16_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_7_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_out'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 759.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_189_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_189_1/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_189_1/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_189_1/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_189_1/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_189_1/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_189_1/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_189_1/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_189_1/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_189_1/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_189_1/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_189_1/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_189_1/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_189_1/m_axi_gmem_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_189_1/m_axi_gmem_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_189_1/m_axi_gmem_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_189_1/m_axi_gmem_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_189_1/m_axi_gmem_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_189_1/m_axi_gmem_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_189_1/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_189_1'.
INFO: [HLS 200-740] Implementing PIPO IFFT_AP_dataflow_in_loop_VITIS_LOOP_189_1_input_data2_RAM_T2P_BRAM_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'IFFT_AP_dataflow_in_loop_VITIS_LOOP_189_1_input_data2_RAM_T2P_BRAM_1R1W_memcore' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'actp_reg_c_U(IFFT_AP_fifo_w8_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_st1_U(IFFT_AP_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c7_U(IFFT_AP_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c6_channel7_U(IFFT_AP_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c5_channel6_U(IFFT_AP_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c4_channel5_U(IFFT_AP_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c3_channel4_U(IFFT_AP_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c2_channel3_U(IFFT_AP_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c1_channel2_U(IFFT_AP_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c_channel1_U(IFFT_AP_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_collect_input_U0_U(IFFT_AP_start_for_collect_input_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 762.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.11 seconds; current allocated memory: 764.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vr_ifft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vr_ifft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.75 seconds. CPU system time: 0 seconds. Elapsed time: 1.74 seconds; current allocated memory: 765.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.63 seconds. CPU system time: 0 seconds. Elapsed time: 1.64 seconds; current allocated memory: 766.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_313_3_proc_Pipeline_VITIS_LOOP_313_3_VITIS_LOOP_316_4_VITIS_LOOP_319_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_313_3_proc_Pipeline_VITIS_LOOP_313_3_VITIS_LOOP_316_4_VITIS_LOOP_319_s' pipeline 'VITIS_LOOP_313_3_VITIS_LOOP_316_4_VITIS_LOOP_319_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_14ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_313_3_proc_Pipeline_VITIS_LOOP_313_3_VITIS_LOOP_316_4_VITIS_LOOP_319_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 767.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_313_3_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_16ns_47_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_39_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_313_3_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 769.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_wr_Pipeline_VITIS_LOOP_280_9_VITIS_LOOP_283_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_wr_Pipeline_VITIS_LOOP_280_9_VITIS_LOOP_283_10' pipeline 'VITIS_LOOP_280_9_VITIS_LOOP_283_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_wr_Pipeline_VITIS_LOOP_280_9_VITIS_LOOP_283_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 770.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_wr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'wr_ptr2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wr_ptr1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_3ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_wr'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 775.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_309_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_309_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_309_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_309_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_309_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_309_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_309_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_309_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_309_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_309_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_309_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_309_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_309_2/m_axi_gmem_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_309_2/m_axi_gmem_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_309_2'.
INFO: [HLS 200-740] Implementing PIPO IFFT_AP_dataflow_in_loop_VITIS_LOOP_309_2_buffer1_RAM_AUTO_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'IFFT_AP_dataflow_in_loop_VITIS_LOOP_309_2_buffer1_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO IFFT_AP_dataflow_in_loop_VITIS_LOOP_309_2_buffer2_RAM_AUTO_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'IFFT_AP_dataflow_in_loop_VITIS_LOOP_309_2_buffer2_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out1_c_U(IFFT_AP_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out2_c_U(IFFT_AP_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_reg_c_U(IFFT_AP_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'actp_reg_c_U(IFFT_AP_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c_channel1_U(IFFT_AP_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.54 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.58 seconds; current allocated memory: 783.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc15' 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7cg-fbvb900-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=VR_IFFT
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/shine/Desktop/fft_story/vivado/ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xczu7cg-fbvb900-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name VR_IFFT -format ip_catalog -output /home/shine/Desktop/fft_story/vivado/ip_repo -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 10.03 seconds; current allocated memory: 215.180 MB.
INFO: [HLS 200-10] Analyzing design file 'src/fft.cpp' ... 
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop (src/fft.cpp:189:36)
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (src/fft.cpp:334:24)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:338:16)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:338:25)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:339:12)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:339:21)
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (src/fft.cpp:356:25)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (src/fft.cpp:359:9)
WARNING: [HLS 200-471] Dataflow form checks found 8 issue(s) in file src/fft.cpp
WARNING: [HLS 207-5292] unused parameter 'ctrl2_reg' (src/fft.cpp:239:31)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:239:51)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:299:51)
WARNING: [HLS 207-5292] unused parameter 'layer2_reg' (src/fft.cpp:299:72)
WARNING: [HLS 207-5292] unused parameter 'actp_reg' (src/fft.cpp:299:91)
WARNING: [HLS 207-5292] unused parameter 'out1' (src/fft.cpp:345:59)
WARNING: [HLS 207-5292] unused parameter 'out2' (src/fft.cpp:345:79)
WARNING: [HLS 207-5292] unused parameter 'out' (src/fft.cpp:346:19)
WARNING: [HLS 207-5292] unused parameter 'layer2_reg' (src/fft.cpp:346:92)
WARNING: [HLS 207-5292] unused parameter 'actp_reg' (src/fft.cpp:346:111)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 29.84 seconds. CPU system time: 1.32 seconds. Elapsed time: 31.23 seconds; current allocated memory: 221.422 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::pragma() const' into 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:97:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:100:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:103:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:106:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::pragma() const' into 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:154:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:153:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:317:42)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:314:40)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:316:42)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:315:40)
INFO: [HLS 214-131] Inlining function 'hls::vector<half, 8ul>::pragma() const' into 'hls::vector<half, 8ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<half, 8ul>::operator[](unsigned long)' into 'pool_wr(half (*) [256], half (*) [256], hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:290:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<half, 8ul>::operator[](unsigned long)' into 'pool_wr(half (*) [256], half (*) [256], hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:265:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_252_3' is marked as complete unroll implied by the pipeline pragma (src/fft.cpp:252:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_255_4' is marked as complete unroll implied by the pipeline pragma (src/fft.cpp:255:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_258_5' is marked as complete unroll implied by the pipeline pragma (src/fft.cpp:258:20)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:12)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_252_3' (src/fft.cpp:252:20) in function 'pool_wr' completely with a factor of 8 (src/fft.cpp:240:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:12) in function 'std::array<std::complex<half>, 2ul>::array' completely with a factor of 2 (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:12) in function 'std::array<std::complex<half>, 4ul>::array' completely with a factor of 4 (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:0)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::real[abi:cxx11]() const' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:152:28)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::real[abi:cxx11]() const' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:150:26)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::imag[abi:cxx11]() const' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:151:28)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::imag[abi:cxx11]() const' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:149:24)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:139:13)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:139:18)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:14)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:17)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:20)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:23)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:26)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:29)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:32)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:36)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:40)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:44)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:13)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:18)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:23)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:28)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 4ul>::array()' into 'hls::vector<std::complex<half>, 4ul>::vector()' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::complex<half>, 4ul>::_S_ref(std::complex<half> const (&) [4], unsigned long)' into 'std::array<std::complex<half>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 4ul>::array() (.9.15)' into 'hls::vector<std::complex<half>, 4ul>::vector() (.3)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 4ul>::vector()' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 4ul>::vector() (.3)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::array()' into 'hls::vector<std::complex<half>, 2ul>::vector()' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::complex<half>, 2ul>::_S_ref(std::complex<half> const (&) [2], unsigned long)' into 'std::array<std::complex<half>, 2ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 2ul>::vector()' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:136:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::operator[](unsigned long)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:136:0)
INFO: [HLS 214-178] Inlining function 'act(half, actp_t*)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:136:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::array() (.90.96)' into 'hls::vector<std::complex<half>, 2ul>::vector() (.76.87)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 2ul>::vector()' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:300:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:300:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 2ul>::vector() (.76.87)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:300:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<half, 8ul>::_S_ref(half const (&) [8], unsigned long)' into 'std::array<half, 8ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<half, 8ul>::operator[](unsigned long)' into 'pool_wr(half (*) [256], half (*) [256], hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:240:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL1w._M_imag': Complete partitioning on dimension 1. (src/globals.hpp:29:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL1w._M_real': Complete partitioning on dimension 1. (src/globals.hpp:29:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_st' with compact=bit mode in 128-bits (src/fft.cpp:221:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'out_st' with compact=bit mode in 64-bits (src/fft.cpp:400:23)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_reg' with compact=bit mode in 32-bits (src/fft.cpp:384:0)
INFO: [HLS 214-241] Aggregating bram variable 'input_data' with compact=bit mode in 32-bits (src/fft.cpp:193:13)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_1' with compact=bit mode in 32-bits (src/fft.cpp:194:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_2' with compact=bit mode in 32-bits (src/fft.cpp:195:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_3' with compact=bit mode in 32-bits (src/fft.cpp:196:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_4' with compact=bit mode in 32-bits (src/fft.cpp:197:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_5' with compact=bit mode in 32-bits (src/fft.cpp:198:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6' with compact=bit mode in 32-bits (src/fft.cpp:199:14)
INFO: [HLS 214-241] Aggregating maxi variable 'in' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'out1' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'out2' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'in_data' with compact=bit mode in 64-bits (src/fft.cpp:302:18)
INFO: [HLS 214-241] Aggregating scalar variable 'out_data' with compact=bit mode in 128-bits (src/fft.cpp:242:16)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 128 in loop 'VITIS_LOOP_171_2'(src/fft.cpp:171:20) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/fft.cpp:168:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.29 seconds. CPU system time: 1.16 seconds. Elapsed time: 7.45 seconds; current allocated memory: 222.660 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 222.660 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 239.371 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 259.820 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_283_10' (src/fft.cpp:243) in function 'pool_wr' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_248_2' (src/fft.cpp:252) in function 'pool_wr' for pipelining.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_171_2' (src/fft.cpp:173:9) in function 'rd_data'.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_255_4' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_258_5' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_255_4' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_258_5' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_255_4' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_258_5' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_255_4' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_258_5' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_255_4' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_258_5' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_255_4' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_258_5' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_255_4' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_258_5' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_255_4' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_258_5' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-805] An internal stream 'out_st' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7cg-fbvb900-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=VR_IFFT
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/shine/Desktop/fft_story/vivado/ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xczu7cg-fbvb900-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name VR_IFFT -format ip_catalog -output /home/shine/Desktop/fft_story/vivado/ip_repo -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 10.03 seconds; current allocated memory: 206.273 MB.
INFO: [HLS 200-10] Analyzing design file 'src/fft.cpp' ... 
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop (src/fft.cpp:189:36)
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (src/fft.cpp:335:24)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:339:16)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:339:25)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:340:12)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:340:21)
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (src/fft.cpp:357:25)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (src/fft.cpp:360:9)
WARNING: [HLS 200-471] Dataflow form checks found 8 issue(s) in file src/fft.cpp
WARNING: [HLS 207-5292] unused parameter 'ctrl2_reg' (src/fft.cpp:239:31)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:239:51)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:299:51)
WARNING: [HLS 207-5292] unused parameter 'layer2_reg' (src/fft.cpp:299:72)
WARNING: [HLS 207-5292] unused parameter 'actp_reg' (src/fft.cpp:299:91)
WARNING: [HLS 207-5292] unused parameter 'out1' (src/fft.cpp:346:59)
WARNING: [HLS 207-5292] unused parameter 'out2' (src/fft.cpp:346:79)
WARNING: [HLS 207-5292] unused parameter 'out' (src/fft.cpp:347:19)
WARNING: [HLS 207-5292] unused parameter 'layer2_reg' (src/fft.cpp:347:92)
WARNING: [HLS 207-5292] unused parameter 'actp_reg' (src/fft.cpp:347:111)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 29.44 seconds. CPU system time: 1.41 seconds. Elapsed time: 30.92 seconds; current allocated memory: 212.516 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::pragma() const' into 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:97:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:100:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:103:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:106:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::pragma() const' into 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:154:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:153:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:317:42)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:314:40)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:316:42)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:315:40)
INFO: [HLS 214-131] Inlining function 'hls::vector<half, 8ul>::pragma() const' into 'hls::vector<half, 8ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<half, 8ul>::operator[](unsigned long)' into 'pool_wr(half (*) [256], half (*) [256], hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:290:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<half, 8ul>::operator[](unsigned long)' into 'pool_wr(half (*) [256], half (*) [256], hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:265:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_252_3' is marked as complete unroll implied by the pipeline pragma (src/fft.cpp:252:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_255_4' is marked as complete unroll implied by the pipeline pragma (src/fft.cpp:255:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_258_5' is marked as complete unroll implied by the pipeline pragma (src/fft.cpp:258:20)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:12)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_252_3' (src/fft.cpp:252:20) in function 'pool_wr' completely with a factor of 8 (src/fft.cpp:240:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:12) in function 'std::array<std::complex<half>, 2ul>::array' completely with a factor of 2 (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:12) in function 'std::array<std::complex<half>, 4ul>::array' completely with a factor of 4 (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:0)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::real[abi:cxx11]() const' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:152:28)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::real[abi:cxx11]() const' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:150:26)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::imag[abi:cxx11]() const' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:151:28)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::imag[abi:cxx11]() const' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:149:24)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:139:13)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:139:18)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:14)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:17)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:20)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:23)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:26)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:29)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:32)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:36)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:40)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:44)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:13)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:18)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:23)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:28)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 4ul>::array()' into 'hls::vector<std::complex<half>, 4ul>::vector()' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::complex<half>, 4ul>::_S_ref(std::complex<half> const (&) [4], unsigned long)' into 'std::array<std::complex<half>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 4ul>::array() (.9.15)' into 'hls::vector<std::complex<half>, 4ul>::vector() (.3)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 4ul>::vector()' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 4ul>::vector() (.3)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::array()' into 'hls::vector<std::complex<half>, 2ul>::vector()' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::complex<half>, 2ul>::_S_ref(std::complex<half> const (&) [2], unsigned long)' into 'std::array<std::complex<half>, 2ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 2ul>::vector()' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:136:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::operator[](unsigned long)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:136:0)
INFO: [HLS 214-178] Inlining function 'act(half, actp_t*)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:136:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::array() (.90.96)' into 'hls::vector<std::complex<half>, 2ul>::vector() (.76.87)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 2ul>::vector()' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:300:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:300:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 2ul>::vector() (.76.87)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:300:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<half, 8ul>::_S_ref(half const (&) [8], unsigned long)' into 'std::array<half, 8ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<half, 8ul>::operator[](unsigned long)' into 'pool_wr(half (*) [256], half (*) [256], hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:240:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL1w._M_imag': Complete partitioning on dimension 1. (src/globals.hpp:29:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL1w._M_real': Complete partitioning on dimension 1. (src/globals.hpp:29:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_st' with compact=bit mode in 128-bits (src/fft.cpp:221:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'out_st' with compact=bit mode in 64-bits (src/fft.cpp:401:23)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_reg' with compact=bit mode in 32-bits (src/fft.cpp:385:0)
INFO: [HLS 214-241] Aggregating bram variable 'input_data' with compact=bit mode in 32-bits (src/fft.cpp:193:13)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_1' with compact=bit mode in 32-bits (src/fft.cpp:194:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_2' with compact=bit mode in 32-bits (src/fft.cpp:195:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_3' with compact=bit mode in 32-bits (src/fft.cpp:196:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_4' with compact=bit mode in 32-bits (src/fft.cpp:197:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_5' with compact=bit mode in 32-bits (src/fft.cpp:198:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6' with compact=bit mode in 32-bits (src/fft.cpp:199:14)
INFO: [HLS 214-241] Aggregating maxi variable 'in' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'out1' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'out2' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'in_data' with compact=bit mode in 64-bits (src/fft.cpp:302:18)
INFO: [HLS 214-241] Aggregating scalar variable 'out_data' with compact=bit mode in 128-bits (src/fft.cpp:242:16)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 128 in loop 'VITIS_LOOP_171_2'(src/fft.cpp:171:20) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/fft.cpp:168:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.25 seconds. CPU system time: 1.15 seconds. Elapsed time: 7.46 seconds; current allocated memory: 213.738 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 213.738 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 230.441 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 250.883 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_283_10' (src/fft.cpp:243) in function 'pool_wr' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_248_2' (src/fft.cpp:252) in function 'pool_wr' for pipelining.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_171_2' (src/fft.cpp:173:9) in function 'rd_data'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 5 for loop 'VITIS_LOOP_335_2' (src/fft.cpp:337:9) in function 'buffer_pool_wr'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'VITIS_LOOP_335_2' (src/fft.cpp:337:9) in function 'buffer_pool_wr'.
WARNING: [XFORM 203-561] Updating loop upper bound from 64 to 6 for loop 'VITIS_LOOP_332_1' (src/fft.cpp:334:9) in function 'buffer_pool_wr'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 6 for loop 'VITIS_LOOP_332_1' (src/fft.cpp:334:9) in function 'buffer_pool_wr'.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_255_4' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_258_5' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_255_4' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_258_5' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_255_4' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_258_5' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_255_4' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_258_5' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_255_4' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_258_5' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_255_4' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_258_5' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_255_4' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_258_5' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_255_4' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_258_5' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-805] An internal stream 'out_st' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_335_2 (src/fft.cpp:339)  of function 'buffer_pool_wr'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_189_1 (src/fft.cpp:202)  of function 'vr_ifft'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_189_1' (src/fft.cpp:202:3), detected/extracted 10 process function(s): 
	 'entry_proc17'
	 'rd_data'
	 'collect_input'
	 'fft_stage'
	 'fft_stage.1'
	 'fft_stage.2'
	 'fft_stage.3'
	 'fft_stage.4'
	 'fft_stage.5'
	 'push_out'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_335_2' (src/fft.cpp:328:4), detected/extracted 3 process function(s): 
	 'entry_proc'
	 'buffer'
	 'pool_wr'.
INFO: [XFORM 203-712] Applying dataflow to function 'buffer_pool_wr.wrapper20' (src/fft.cpp:404:2), detected/extracted 2 process function(s): 
	 'entry_proc21'
	 'buffer_pool_wr'.
INFO: [XFORM 203-712] Applying dataflow to function 'buffer_pool_wr.wrapper' (src/fft.cpp:404:2), detected/extracted 2 process function(s): 
	 'entry_proc19'
	 'buffer_pool_wr.wrapper20'.
INFO: [XFORM 203-712] Applying dataflow to function 'IFFT_AP' (src/fft.cpp:383:1), detected/extracted 3 process function(s): 
	 'entry_proc18'
	 'vr_ifft'
	 'buffer_pool_wr.wrapper'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:148:9) to (src/fft.cpp:145:20) in function 'push_out'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:260:9) to (src/fft.cpp:258:20) in function 'pool_wr'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:260:9) to (src/fft.cpp:258:20) in function 'pool_wr'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:260:9) to (src/fft.cpp:258:20) in function 'pool_wr'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:260:9) to (src/fft.cpp:258:20) in function 'pool_wr'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:260:9) to (src/fft.cpp:258:20) in function 'pool_wr'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:260:9) to (src/fft.cpp:258:20) in function 'pool_wr'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:260:9) to (src/fft.cpp:258:20) in function 'pool_wr'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:260:9) to (src/fft.cpp:258:20) in function 'pool_wr'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:285:9) to (src/fft.cpp:283:21) in function 'pool_wr'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage.5'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.5'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage.4'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.4'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage.3'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.3'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage.2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.1'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.48 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.53 seconds; current allocated memory: 297.160 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_168_1' (src/fft.cpp:164:8) in function 'rd_data'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_142_1' (src/fft.cpp:138:6) in function 'push_out'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_248_2' (src/fft.cpp:252:28) in function 'pool_wr' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_245_1' (src/fft.cpp:241:8) in function 'pool_wr' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_280_9' (src/fft.cpp:243:11) in function 'pool_wr'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_277_8' (src/fft.cpp:243:11) in function 'pool_wr' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_274_7' (src/fft.cpp:277:28) in function 'pool_wr' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_271_6' (src/fft.cpp:241:8) in function 'pool_wr' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.5'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.5' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.4'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.4' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.3'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.3' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.2'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.2' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.1' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_89_1' (src/fft.cpp:84:6) in function 'collect_input' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_306_2' (src/fft.cpp:301:19) in function 'buffer'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_303_1' (src/fft.cpp:301:9) in function 'buffer'.
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'I' 
INFO: [HLS 200-472] Inferring partial write operation for 'buffer1' (src/fft.cpp:314:38)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer2' (src/fft.cpp:315:38)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer1' (src/fft.cpp:316:40)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer2' (src/fft.cpp:317:40)
WARNING: [HLS 200-1449] Process dataflow_in_loop_VITIS_LOOP_189_1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process buffer_pool_wr has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process buffer_pool_wr has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process buffer_pool_wr.wrapper20 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.24 seconds. CPU system time: 0.19 seconds. Elapsed time: 1.43 seconds; current allocated memory: 698.090 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'IFFT_AP' ...
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.1_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.1_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_1_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.1' to 'fft_stage_1'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.2_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_2_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.2_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.2' to 'fft_stage_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.3_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.3_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_3_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.3' to 'fft_stage_3'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.4_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_4_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.4_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.4' to 'fft_stage_4'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.5_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_5_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.5_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.5' to 'fft_stage_5'.
WARNING: [SYN 201-103] Legalizing function name 'buffer_pool_wr.wrapper20' to 'buffer_pool_wr_wrapper20'.
WARNING: [SYN 201-103] Legalizing function name 'buffer_pool_wr.wrapper' to 'buffer_pool_wr_wrapper'.
WARNING: [SYN 201-103] Legalizing function name 'buffer' to 'buffer_r'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.3 seconds; current allocated memory: 699.598 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 699.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 699.816 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 699.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rd_data_Pipeline_VITIS_LOOP_168_1_VITIS_LOOP_171_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_168_1_VITIS_LOOP_171_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_168_1_VITIS_LOOP_171_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 700.727 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 700.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rd_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 701.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 701.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collect_input_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 701.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 701.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collect_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 702.234 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 702.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 25, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 702.961 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 702.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 704.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 704.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 704.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 704.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 706.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 706.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_1_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 706.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 706.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 707.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 707.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_2_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 707.684 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 707.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 709.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 709.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 709.699 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 709.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0 seconds. Elapsed time: 0.68 seconds; current allocated memory: 711.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 711.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_3_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 712.238 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 712.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 712.566 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 712.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_4_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 713.141 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 713.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 714.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 714.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 715.305 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 715.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_5_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 715.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 715.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 717.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 717.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 717.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 717.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_out_Pipeline_VITIS_LOOP_142_1_VITIS_LOOP_145_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_142_1_VITIS_LOOP_145_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 15, loop 'VITIS_LOOP_142_1_VITIS_LOOP_145_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 718.312 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 718.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (3.32ns) exceeds the target (target clock period: 5ns, clock uncertainty: 2ns, effective delay budget: 3ns).
WARNING: [HLS 200-1016] The critical path in module 'push_out' consists of the following:	'uitofp' operation ('conv_i') [15]  (3.32 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 719.176 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 719.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_189_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 719.539 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.87 seconds. CPU system time: 0 seconds. Elapsed time: 0.87 seconds; current allocated memory: 719.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.69 seconds. CPU system time: 0 seconds. Elapsed time: 1.69 seconds; current allocated memory: 719.961 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 719.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vr_ifft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln189) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.63 seconds. CPU system time: 0 seconds. Elapsed time: 1.63 seconds; current allocated memory: 720.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0 seconds. Elapsed time: 0.68 seconds; current allocated memory: 720.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.56 seconds; current allocated memory: 720.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 720.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 720.410 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 720.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 720.629 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 720.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'buffer_Pipeline_VITIS_LOOP_303_1_VITIS_LOOP_306_2_VITIS_LOOP_309_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln301) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_303_1_VITIS_LOOP_306_2_VITIS_LOOP_309_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_303_1_VITIS_LOOP_306_2_VITIS_LOOP_309_3'
WARNING: [HLS 200-871] Estimated clock period (3.592ns) exceeds the target (target clock period: 5ns, clock uncertainty: 2ns, effective delay budget: 3ns).
WARNING: [HLS 200-1016] The critical path in module 'buffer_Pipeline_VITIS_LOOP_303_1_VITIS_LOOP_306_2_VITIS_LOOP_309_3' consists of the following:	'load' operation ('rhs_V_load') on local variable 'rhs.V' [37]  (0 ns)
	'icmp' operation ('icmp_ln1027_30') [49]  (1.11 ns)
	'select' operation ('select_ln301_3', src/fft.cpp:301) [50]  (0.264 ns)
	'select' operation ('select_ln1027') [54]  (0.525 ns)
	'add' operation ('x', src/fft.cpp:309) [85]  (1.2 ns)
	'store' operation ('rhs_V_write_ln309', src/fft.cpp:309) of variable 'x', src/fft.cpp:309 on local variable 'rhs.V' [92]  (0.489 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 721.660 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 721.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'buffer_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 722.137 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 722.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_wr_Pipeline_VITIS_LOOP_280_9_VITIS_LOOP_283_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_280_9_VITIS_LOOP_283_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_280_9_VITIS_LOOP_283_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 722.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 722.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_wr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_248_2': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.81 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.8 seconds; current allocated memory: 726.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.83 seconds. CPU system time: 0 seconds. Elapsed time: 0.83 seconds; current allocated memory: 726.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_335_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 726.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 726.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 726.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 726.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'buffer_pool_wr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 726.871 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 726.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'buffer_pool_wr_wrapper20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 726.871 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 726.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'buffer_pool_wr_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 727.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 727.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'IFFT_AP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 727.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.78 seconds. CPU system time: 0 seconds. Elapsed time: 0.78 seconds; current allocated memory: 727.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.03 seconds. CPU system time: 0 seconds. Elapsed time: 2.02 seconds; current allocated memory: 727.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 728.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rd_data_Pipeline_VITIS_LOOP_168_1_VITIS_LOOP_171_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rd_data_Pipeline_VITIS_LOOP_168_1_VITIS_LOOP_171_2' pipeline 'VITIS_LOOP_168_1_VITIS_LOOP_171_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_168_1_VITIS_LOOP_171_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_168_1_VITIS_LOOP_171_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_168_1_VITIS_LOOP_171_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_168_1_VITIS_LOOP_171_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_168_1_VITIS_LOOP_171_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_168_1_VITIS_LOOP_171_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_168_1_VITIS_LOOP_171_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_168_1_VITIS_LOOP_171_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_168_1_VITIS_LOOP_171_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_168_1_VITIS_LOOP_171_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_168_1_VITIS_LOOP_171_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_168_1_VITIS_LOOP_171_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rd_data_Pipeline_VITIS_LOOP_168_1_VITIS_LOOP_171_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 729.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rd_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rd_ptr' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_9s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_31ns_38_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rd_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 730.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collect_input_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collect_input_Pipeline_VITIS_LOOP_92_2' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collect_input_Pipeline_VITIS_LOOP_92_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 732.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collect_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'collect_input'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 733.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 735.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.87 seconds; current allocated memory: 738.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 740.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'IFFT_AP_fft_stage_1_Pipeline_SKIP_X_SKIP_Y_w_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IFFT_AP_fft_stage_1_Pipeline_SKIP_X_SKIP_Y_w_10_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 742.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_1_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_1_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_1_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.09 seconds; current allocated memory: 746.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 748.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_2_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_2_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_2_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 749.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'IFFT_AP_fft_stage_2_Pipeline_SKIP_X_SKIP_Y_w_6_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IFFT_AP_fft_stage_2_Pipeline_SKIP_X_SKIP_Y_w_11_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 752.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.14 seconds; current allocated memory: 756.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'IFFT_AP_fft_stage_3_Pipeline_SKIP_X_SKIP_Y_w_7_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IFFT_AP_fft_stage_3_Pipeline_SKIP_X_SKIP_Y_w_12_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 759.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_3_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_3_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_3_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.06 seconds. CPU system time: 0 seconds. Elapsed time: 1.06 seconds; current allocated memory: 763.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 764.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_4_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_4_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_4_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 765.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'IFFT_AP_fft_stage_4_Pipeline_SKIP_X_SKIP_Y_w_8_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IFFT_AP_fft_stage_4_Pipeline_SKIP_X_SKIP_Y_w_13_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 768.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.1 seconds; current allocated memory: 772.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_5_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_5_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_5_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 774.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'IFFT_AP_fft_stage_5_Pipeline_SKIP_X_SKIP_Y_w_9_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IFFT_AP_fft_stage_5_Pipeline_SKIP_X_SKIP_Y_w_14_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 777.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.04 seconds; current allocated memory: 781.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_out_Pipeline_VITIS_LOOP_142_1_VITIS_LOOP_145_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'push_out_Pipeline_VITIS_LOOP_142_1_VITIS_LOOP_145_2' pipeline 'VITIS_LOOP_142_1_VITIS_LOOP_145_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hdiv_16ns_16ns_16_7_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_out_Pipeline_VITIS_LOOP_142_1_VITIS_LOOP_145_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 782.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_63ns_127_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sptohp_32ns_16_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_7_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_out'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 785.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_189_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_189_1/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_189_1/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_189_1/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_189_1/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_189_1/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_189_1/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_189_1/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_189_1/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_189_1/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_189_1/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_189_1/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_189_1/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_189_1/m_axi_gmem_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_189_1/m_axi_gmem_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_189_1/m_axi_gmem_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_189_1/m_axi_gmem_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_189_1/m_axi_gmem_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_189_1/m_axi_gmem_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_189_1/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_189_1'.
INFO: [HLS 200-740] Implementing PIPO IFFT_AP_dataflow_in_loop_VITIS_LOOP_189_1_input_data2_RAM_T2P_BRAM_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'IFFT_AP_dataflow_in_loop_VITIS_LOOP_189_1_input_data2_RAM_T2P_BRAM_1R1W_memcore' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'actp_reg_c_U(IFFT_AP_fifo_w8_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_st1_U(IFFT_AP_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c7_U(IFFT_AP_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c6_channel7_U(IFFT_AP_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c5_channel6_U(IFFT_AP_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c4_channel5_U(IFFT_AP_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c3_channel4_U(IFFT_AP_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c2_channel3_U(IFFT_AP_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c1_channel2_U(IFFT_AP_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c_channel1_U(IFFT_AP_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_collect_input_U0_U(IFFT_AP_start_for_collect_input_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.61 seconds; current allocated memory: 788.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.28 seconds; current allocated memory: 789.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vr_ifft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vr_ifft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.88 seconds. CPU system time: 0 seconds. Elapsed time: 1.88 seconds; current allocated memory: 791.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.73 seconds. CPU system time: 0 seconds. Elapsed time: 1.73 seconds; current allocated memory: 792.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 792.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 793.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'buffer_Pipeline_VITIS_LOOP_303_1_VITIS_LOOP_306_2_VITIS_LOOP_309_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'buffer_Pipeline_VITIS_LOOP_303_1_VITIS_LOOP_306_2_VITIS_LOOP_309_3' pipeline 'VITIS_LOOP_303_1_VITIS_LOOP_306_2_VITIS_LOOP_309_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_14ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'buffer_Pipeline_VITIS_LOOP_303_1_VITIS_LOOP_306_2_VITIS_LOOP_309_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 794.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'buffer_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_16ns_47_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_39_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'buffer_r'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 796.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_wr_Pipeline_VITIS_LOOP_280_9_VITIS_LOOP_283_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_wr_Pipeline_VITIS_LOOP_280_9_VITIS_LOOP_283_10' pipeline 'VITIS_LOOP_280_9_VITIS_LOOP_283_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_wr_Pipeline_VITIS_LOOP_280_9_VITIS_LOOP_283_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 797.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_wr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'wr_ptr2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wr_ptr1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_3ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_wr'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 802.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_335_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_335_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_335_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_335_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_335_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_335_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_335_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_335_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_335_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_335_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_335_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_335_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_335_2/m_axi_gmem_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_335_2/m_axi_gmem_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_335_2'.
INFO: [HLS 200-740] Implementing PIPO IFFT_AP_dataflow_in_loop_VITIS_LOOP_335_2_buffer1_RAM_AUTO_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'IFFT_AP_dataflow_in_loop_VITIS_LOOP_335_2_buffer1_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO IFFT_AP_dataflow_in_loop_VITIS_LOOP_335_2_buffer2_RAM_AUTO_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'IFFT_AP_dataflow_in_loop_VITIS_LOOP_335_2_buffer2_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out1_c_U(IFFT_AP_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out2_c_U(IFFT_AP_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_reg_c_U(IFFT_AP_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'actp_reg_c_U(IFFT_AP_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c_channel1_U(IFFT_AP_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.85 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.88 seconds; current allocated memory: 810.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc16/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc16/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc16/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc16/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc16/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc16/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc16/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc16/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc16/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc16/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc16/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc16/m_axi_gmem_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc16/m_axi_gmem_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0 seconds. Elapsed time: 0.89 seconds; current allocated memory: 812.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'buffer_pool_wr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'buffer_pool_wr/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'buffer_pool_wr/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'buffer_pool_wr/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'buffer_pool_wr/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'buffer_pool_wr/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'buffer_pool_wr/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'buffer_pool_wr/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'buffer_pool_wr/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'buffer_pool_wr/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'buffer_pool_wr/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'buffer_pool_wr/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'buffer_pool_wr/m_axi_gmem_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'buffer_pool_wr/m_axi_gmem_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'buffer_pool_wr'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.85 seconds; current allocated memory: 813.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'buffer_pool_wr_wrapper20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x0' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'buffer_pool_wr_wrapper20/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'buffer_pool_wr_wrapper20/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'buffer_pool_wr_wrapper20/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'buffer_pool_wr_wrapper20/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'buffer_pool_wr_wrapper20/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'buffer_pool_wr_wrapper20/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'buffer_pool_wr_wrapper20/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'buffer_pool_wr_wrapper20/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'buffer_pool_wr_wrapper20/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'buffer_pool_wr_wrapper20/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'buffer_pool_wr_wrapper20/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'buffer_pool_wr_wrapper20/m_axi_gmem_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'buffer_pool_wr_wrapper20/m_axi_gmem_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'buffer_pool_wr_wrapper20'.
INFO: [RTMG 210-285] Implementing FIFO 'p_tmp_channel_U(IFFT_AP_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_tmp1_channel_U(IFFT_AP_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_tmp2_channel_U(IFFT_AP_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_tmp3_channel_U(IFFT_AP_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.02 seconds. Elapsed time: 1 seconds; current allocated memory: 814.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'buffer_pool_wr_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'buffer_pool_wr_wrapper/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'buffer_pool_wr_wrapper/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'buffer_pool_wr_wrapper/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'buffer_pool_wr_wrapper/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'buffer_pool_wr_wrapper/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'buffer_pool_wr_wrapper/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'buffer_pool_wr_wrapper/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'buffer_pool_wr_wrapper/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'buffer_pool_wr_wrapper/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'buffer_pool_wr_wrapper/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'buffer_pool_wr_wrapper/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'buffer_pool_wr_wrapper/m_axi_gmem_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'buffer_pool_wr_wrapper/m_axi_gmem_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'buffer_pool_wr_wrapper'.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_2_U(IFFT_AP_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_3_U(IFFT_AP_fifo_w64_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.94 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.95 seconds; current allocated memory: 815.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'IFFT_AP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'IFFT_AP/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'IFFT_AP/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'IFFT_AP/out1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'IFFT_AP/out2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'IFFT_AP/ctrl1_reg' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'IFFT_AP/ctrl2_reg' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'IFFT_AP/layer1_reg' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'IFFT_AP/layer2_reg' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'IFFT_AP/actp_reg' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'IFFT_AP' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'in_r', 'out1', 'out2', 'ctrl1_reg', 'ctrl2_reg', 'layer1_reg', 'actp_reg' and 'return' to AXI-Lite port ctrl_bus.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d3_S' is changed to 'fifo_w64_d3_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d3_S' is changed to 'fifo_w32_d3_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d2_S' is changed to 'fifo_w64_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x1' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'IFFT_AP'.
INFO: [RTMG 210-285] Implementing FIFO 'out1_c_U(IFFT_AP_fifo_w64_d3_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out2_c_U(IFFT_AP_fifo_w64_d3_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_reg_c_U(IFFT_AP_fifo_w32_d3_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_st_U(IFFT_AP_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c_U(IFFT_AP_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl2_reg_c_U(IFFT_AP_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'actp_reg_c_U(IFFT_AP_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_buffer_pool_wr_wrapper_U0_U(IFFT_AP_start_for_buffer_pool_wr_wrapper_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.07 seconds; current allocated memory: 817.590 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4.59 seconds. CPU system time: 0.06 seconds. Elapsed time: 4.66 seconds; current allocated memory: 819.609 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 5.15 seconds. CPU system time: 0.05 seconds. Elapsed time: 5.2 seconds; current allocated memory: 845.797 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for IFFT_AP.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7cg-fbvb900-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=VR_IFFT
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/shine/Desktop/fft_story/vivado/ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xczu7cg-fbvb900-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name VR_IFFT -format ip_catalog -output /home/shine/Desktop/fft_story/vivado/ip_repo -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.03 seconds; current allocated memory: 206.273 MB.
INFO: [HLS 200-10] Analyzing design file 'src/fft.cpp' ... 
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop (src/fft.cpp:189:36)
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (src/fft.cpp:328:24)
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (src/fft.cpp:352:25)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (src/fft.cpp:355:9)
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file src/fft.cpp
WARNING: [HLS 207-5292] unused parameter 'ctrl2_reg' (src/fft.cpp:239:31)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:239:51)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:299:51)
WARNING: [HLS 207-5292] unused parameter 'layer2_reg' (src/fft.cpp:299:72)
WARNING: [HLS 207-5292] unused parameter 'actp_reg' (src/fft.cpp:299:91)
WARNING: [HLS 207-5292] unused parameter 'out1' (src/fft.cpp:341:59)
WARNING: [HLS 207-5292] unused parameter 'out2' (src/fft.cpp:341:79)
WARNING: [HLS 207-5292] unused parameter 'out' (src/fft.cpp:342:19)
WARNING: [HLS 207-5292] unused parameter 'layer2_reg' (src/fft.cpp:342:92)
WARNING: [HLS 207-5292] unused parameter 'actp_reg' (src/fft.cpp:342:111)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 29.51 seconds. CPU system time: 1.32 seconds. Elapsed time: 31 seconds; current allocated memory: 212.359 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::pragma() const' into 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:97:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:100:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:103:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:106:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::pragma() const' into 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:154:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:153:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:317:42)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:314:40)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:316:42)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:315:40)
INFO: [HLS 214-131] Inlining function 'hls::vector<half, 8ul>::pragma() const' into 'hls::vector<half, 8ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<half, 8ul>::operator[](unsigned long)' into 'pool_wr(half (*) [256], half (*) [256], hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:290:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<half, 8ul>::operator[](unsigned long)' into 'pool_wr(half (*) [256], half (*) [256], hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:265:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_252_3' is marked as complete unroll implied by the pipeline pragma (src/fft.cpp:252:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_255_4' is marked as complete unroll implied by the pipeline pragma (src/fft.cpp:255:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_258_5' is marked as complete unroll implied by the pipeline pragma (src/fft.cpp:258:20)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:12)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_252_3' (src/fft.cpp:252:20) in function 'pool_wr' completely with a factor of 8 (src/fft.cpp:240:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:12) in function 'std::array<std::complex<half>, 2ul>::array' completely with a factor of 2 (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:12) in function 'std::array<std::complex<half>, 4ul>::array' completely with a factor of 4 (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:0)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::real[abi:cxx11]() const' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:152:28)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::real[abi:cxx11]() const' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:150:26)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::imag[abi:cxx11]() const' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:151:28)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::imag[abi:cxx11]() const' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:149:24)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:139:13)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:139:18)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:14)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:17)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:20)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:23)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:26)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:29)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:32)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:36)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:40)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:44)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:13)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:18)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:23)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:28)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 4ul>::array()' into 'hls::vector<std::complex<half>, 4ul>::vector()' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::complex<half>, 4ul>::_S_ref(std::complex<half> const (&) [4], unsigned long)' into 'std::array<std::complex<half>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 4ul>::array() (.9.15)' into 'hls::vector<std::complex<half>, 4ul>::vector() (.3)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 4ul>::vector()' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 4ul>::vector() (.3)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::array()' into 'hls::vector<std::complex<half>, 2ul>::vector()' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::complex<half>, 2ul>::_S_ref(std::complex<half> const (&) [2], unsigned long)' into 'std::array<std::complex<half>, 2ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 2ul>::vector()' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:136:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::operator[](unsigned long)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:136:0)
INFO: [HLS 214-178] Inlining function 'act(half, actp_t*)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:136:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::array() (.90.96)' into 'hls::vector<std::complex<half>, 2ul>::vector() (.76.87)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7cg-fbvb900-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=VR_IFFT
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/shine/Desktop/fft_story/vivado/ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xczu7cg-fbvb900-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name VR_IFFT -format ip_catalog -output /home/shine/Desktop/fft_story/vivado/ip_repo -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 206.273 MB.
INFO: [HLS 200-10] Analyzing design file 'src/fft.cpp' ... 
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop (src/fft.cpp:189:36)
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (src/fft.cpp:330:24)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:335:16)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:335:25)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:336:11)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:336:20)
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (src/fft.cpp:353:25)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (src/fft.cpp:356:9)
WARNING: [HLS 200-471] Dataflow form checks found 8 issue(s) in file src/fft.cpp
WARNING: [HLS 207-5292] unused parameter 'ctrl2_reg' (src/fft.cpp:239:31)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:239:51)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:299:51)
WARNING: [HLS 207-5292] unused parameter 'layer2_reg' (src/fft.cpp:299:72)
WARNING: [HLS 207-5292] unused parameter 'actp_reg' (src/fft.cpp:299:91)
WARNING: [HLS 207-5292] unused parameter 'out1' (src/fft.cpp:342:59)
WARNING: [HLS 207-5292] unused parameter 'out2' (src/fft.cpp:342:79)
WARNING: [HLS 207-5292] unused parameter 'out' (src/fft.cpp:343:19)
WARNING: [HLS 207-5292] unused parameter 'layer2_reg' (src/fft.cpp:343:92)
WARNING: [HLS 207-5292] unused parameter 'actp_reg' (src/fft.cpp:343:111)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 29.39 seconds. CPU system time: 1.38 seconds. Elapsed time: 30.81 seconds; current allocated memory: 212.445 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::pragma() const' into 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:97:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:100:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:103:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:106:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::pragma() const' into 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:154:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:153:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:317:42)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:314:40)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:316:42)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:315:40)
INFO: [HLS 214-131] Inlining function 'hls::vector<half, 8ul>::pragma() const' into 'hls::vector<half, 8ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<half, 8ul>::operator[](unsigned long)' into 'pool_wr(half (*) [256], half (*) [256], hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:290:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<half, 8ul>::operator[](unsigned long)' into 'pool_wr(half (*) [256], half (*) [256], hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:265:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_252_3' is marked as complete unroll implied by the pipeline pragma (src/fft.cpp:252:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_255_4' is marked as complete unroll implied by the pipeline pragma (src/fft.cpp:255:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_258_5' is marked as complete unroll implied by the pipeline pragma (src/fft.cpp:258:20)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:12)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_252_3' (src/fft.cpp:252:20) in function 'pool_wr' completely with a factor of 8 (src/fft.cpp:240:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:12) in function 'std::array<std::complex<half>, 2ul>::array' completely with a factor of 2 (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:12) in function 'std::array<std::complex<half>, 4ul>::array' completely with a factor of 4 (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:0)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::real[abi:cxx11]() const' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:152:28)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::real[abi:cxx11]() const' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:150:26)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::imag[abi:cxx11]() const' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:151:28)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::imag[abi:cxx11]() const' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:149:24)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:139:13)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:139:18)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:14)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:17)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:20)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:23)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:26)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:29)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:32)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:36)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:40)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:44)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:13)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:18)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:23)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:28)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 4ul>::array()' into 'hls::vector<std::complex<half>, 4ul>::vector()' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::complex<half>, 4ul>::_S_ref(std::complex<half> const (&) [4], unsigned long)' into 'std::array<std::complex<half>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 4ul>::array() (.9.15)' into 'hls::vector<std::complex<half>, 4ul>::vector() (.3)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 4ul>::vector()' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 4ul>::vector() (.3)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::array()' into 'hls::vector<std::complex<half>, 2ul>::vector()' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::complex<half>, 2ul>::_S_ref(std::complex<half> const (&) [2], unsigned long)' into 'std::array<std::complex<half>, 2ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 2ul>::vector()' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:136:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::operator[](unsigned long)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:136:0)
INFO: [HLS 214-178] Inlining function 'act(half, actp_t*)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:136:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::array() (.90.96)' into 'hls::vector<std::complex<half>, 2ul>::vector() (.76.87)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 2ul>::vector()' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:300:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:300:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 2ul>::vector() (.76.87)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:300:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<half, 8ul>::_S_ref(half const (&) [8], unsigned long)' into 'std::array<half, 8ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<half, 8ul>::operator[](unsigned long)' into 'pool_wr(half (*) [256], half (*) [256], hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:240:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL1w._M_imag': Complete partitioning on dimension 1. (src/globals.hpp:29:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL1w._M_real': Complete partitioning on dimension 1. (src/globals.hpp:29:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_st' with compact=bit mode in 128-bits (src/fft.cpp:221:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'out_st' with compact=bit mode in 64-bits (src/fft.cpp:397:23)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_reg' with compact=bit mode in 32-bits (src/fft.cpp:381:0)
INFO: [HLS 214-241] Aggregating bram variable 'input_data' with compact=bit mode in 32-bits (src/fft.cpp:193:13)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_1' with compact=bit mode in 32-bits (src/fft.cpp:194:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_2' with compact=bit mode in 32-bits (src/fft.cpp:195:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_3' with compact=bit mode in 32-bits (src/fft.cpp:196:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_4' with compact=bit mode in 32-bits (src/fft.cpp:197:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_5' with compact=bit mode in 32-bits (src/fft.cpp:198:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6' with compact=bit mode in 32-bits (src/fft.cpp:199:14)
INFO: [HLS 214-241] Aggregating maxi variable 'in' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'out1' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'out2' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'in_data' with compact=bit mode in 64-bits (src/fft.cpp:302:18)
INFO: [HLS 214-241] Aggregating scalar variable 'out_data' with compact=bit mode in 128-bits (src/fft.cpp:242:16)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 128 in loop 'VITIS_LOOP_171_2'(src/fft.cpp:171:20) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/fft.cpp:168:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.54 seconds. CPU system time: 1.15 seconds. Elapsed time: 7.76 seconds; current allocated memory: 213.699 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 213.699 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 230.684 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.47 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.49 seconds; current allocated memory: 251.586 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_283_10' (src/fft.cpp:243) in function 'pool_wr' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_248_2' (src/fft.cpp:252) in function 'pool_wr' for pipelining.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_171_2' (src/fft.cpp:173:9) in function 'rd_data'.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_255_4' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_258_5' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_255_4' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_258_5' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_255_4' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_258_5' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_255_4' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_258_5' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_255_4' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_258_5' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_255_4' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_258_5' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_255_4' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_258_5' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_255_4' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_258_5' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-805] An internal stream 'out_st' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7cg-fbvb900-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=VR_IFFT
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/shine/Desktop/fft_story/vivado/ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xczu7cg-fbvb900-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name VR_IFFT -format ip_catalog -output /home/shine/Desktop/fft_story/vivado/ip_repo -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 10.03 seconds; current allocated memory: 215.180 MB.
INFO: [HLS 200-10] Analyzing design file 'src/fft.cpp' ... 
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop (src/fft.cpp:189:36)
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (src/fft.cpp:330:24)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:335:16)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:335:25)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:336:11)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:336:20)
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (src/fft.cpp:353:25)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (src/fft.cpp:356:9)
WARNING: [HLS 200-471] Dataflow form checks found 8 issue(s) in file src/fft.cpp
WARNING: [HLS 207-5292] unused parameter 'ctrl2_reg' (src/fft.cpp:239:31)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:239:51)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:299:51)
WARNING: [HLS 207-5292] unused parameter 'layer2_reg' (src/fft.cpp:299:72)
WARNING: [HLS 207-5292] unused parameter 'actp_reg' (src/fft.cpp:299:91)
WARNING: [HLS 207-5292] unused parameter 'out1' (src/fft.cpp:342:59)
WARNING: [HLS 207-5292] unused parameter 'out2' (src/fft.cpp:342:79)
WARNING: [HLS 207-5292] unused parameter 'out' (src/fft.cpp:343:19)
WARNING: [HLS 207-5292] unused parameter 'layer2_reg' (src/fft.cpp:343:92)
WARNING: [HLS 207-5292] unused parameter 'actp_reg' (src/fft.cpp:343:111)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 30.09 seconds. CPU system time: 1.32 seconds. Elapsed time: 31.63 seconds; current allocated memory: 221.340 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::pragma() const' into 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:97:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:100:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:103:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:106:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::pragma() const' into 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:154:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:153:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:317:42)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:314:40)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:316:42)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:315:40)
INFO: [HLS 214-131] Inlining function 'hls::vector<half, 8ul>::pragma() const' into 'hls::vector<half, 8ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<half, 8ul>::operator[](unsigned long)' into 'pool_wr(half (*) [256], half (*) [256], hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:290:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<half, 8ul>::operator[](unsigned long)' into 'pool_wr(half (*) [256], half (*) [256], hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:265:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_252_3' is marked as complete unroll implied by the pipeline pragma (src/fft.cpp:252:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_255_4' is marked as complete unroll implied by the pipeline pragma (src/fft.cpp:255:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_258_5' is marked as complete unroll implied by the pipeline pragma (src/fft.cpp:258:20)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:12)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_252_3' (src/fft.cpp:252:20) in function 'pool_wr' completely with a factor of 8 (src/fft.cpp:240:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:12) in function 'std::array<std::complex<half>, 2ul>::array' completely with a factor of 2 (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:12) in function 'std::array<std::complex<half>, 4ul>::array' completely with a factor of 4 (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:0)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::real[abi:cxx11]() const' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:152:28)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::real[abi:cxx11]() const' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:150:26)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::imag[abi:cxx11]() const' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:151:28)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::imag[abi:cxx11]() const' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:149:24)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:139:13)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:139:18)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:14)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:17)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:20)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:23)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:26)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:29)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:32)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:36)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:40)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:44)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:13)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:18)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:23)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:28)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 4ul>::array()' into 'hls::vector<std::complex<half>, 4ul>::vector()' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::complex<half>, 4ul>::_S_ref(std::complex<half> const (&) [4], unsigned long)' into 'std::array<std::complex<half>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 4ul>::array() (.9.15)' into 'hls::vector<std::complex<half>, 4ul>::vector() (.3)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 4ul>::vector()' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 4ul>::vector() (.3)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::array()' into 'hls::vector<std::complex<half>, 2ul>::vector()' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::complex<half>, 2ul>::_S_ref(std::complex<half> const (&) [2], unsigned long)' into 'std::array<std::complex<half>, 2ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 2ul>::vector()' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:136:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::operator[](unsigned long)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:136:0)
INFO: [HLS 214-178] Inlining function 'act(half, actp_t*)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:136:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::array() (.90.96)' into 'hls::vector<std::complex<half>, 2ul>::vector() (.76.87)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 2ul>::vector()' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:300:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:300:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 2ul>::vector() (.76.87)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:300:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<half, 8ul>::_S_ref(half const (&) [8], unsigned long)' into 'std::array<half, 8ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<half, 8ul>::operator[](unsigned long)' into 'pool_wr(half (*) [256], half (*) [256], hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:240:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL1w._M_imag': Complete partitioning on dimension 1. (src/globals.hpp:29:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL1w._M_real': Complete partitioning on dimension 1. (src/globals.hpp:29:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_st' with compact=bit mode in 128-bits (src/fft.cpp:221:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'out_st' with compact=bit mode in 64-bits (src/fft.cpp:397:23)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_reg' with compact=bit mode in 32-bits (src/fft.cpp:381:0)
INFO: [HLS 214-241] Aggregating bram variable 'input_data' with compact=bit mode in 32-bits (src/fft.cpp:193:13)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_1' with compact=bit mode in 32-bits (src/fft.cpp:194:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_2' with compact=bit mode in 32-bits (src/fft.cpp:195:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_3' with compact=bit mode in 32-bits (src/fft.cpp:196:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_4' with compact=bit mode in 32-bits (src/fft.cpp:197:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_5' with compact=bit mode in 32-bits (src/fft.cpp:198:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6' with compact=bit mode in 32-bits (src/fft.cpp:199:14)
INFO: [HLS 214-241] Aggregating maxi variable 'in' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'out1' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'out2' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'in_data' with compact=bit mode in 64-bits (src/fft.cpp:302:18)
INFO: [HLS 214-241] Aggregating scalar variable 'out_data' with compact=bit mode in 128-bits (src/fft.cpp:242:16)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 128 in loop 'VITIS_LOOP_171_2'(src/fft.cpp:171:20) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/fft.cpp:168:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.76 seconds. CPU system time: 1.17 seconds. Elapsed time: 7.93 seconds; current allocated memory: 222.578 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 222.578 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 239.312 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 259.492 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_283_10' (src/fft.cpp:243) in function 'pool_wr' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_248_2' (src/fft.cpp:252) in function 'pool_wr' for pipelining.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_171_2' (src/fft.cpp:173:9) in function 'rd_data'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1024 for loop 'VITIS_LOOP_330_1' (src/fft.cpp:332:9) in function 'buffer_pool_wr'.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_255_4' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_258_5' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_255_4' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_258_5' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_255_4' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_258_5' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_255_4' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_258_5' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_255_4' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_258_5' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_255_4' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_258_5' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_255_4' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_258_5' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_255_4' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_258_5' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-805] An internal stream 'out_st' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_330_1 (src/fft.cpp:335)  of function 'buffer_pool_wr'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_189_1 (src/fft.cpp:202)  of function 'vr_ifft'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_189_1' (src/fft.cpp:202:3), detected/extracted 10 process function(s): 
	 'entry_proc'
	 'rd_data'
	 'collect_input'
	 'fft_stage'
	 'fft_stage.1'
	 'fft_stage.2'
	 'fft_stage.3'
	 'fft_stage.4'
	 'fft_stage.5'
	 'push_out'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_330_1' (src/fft.cpp:328:3), detected/extracted 3 process function(s): 
	 'entry_proc16'
	 'buffer'
	 'pool_wr'.
INFO: [XFORM 203-712] Applying dataflow to function 'buffer_pool_wr.wrapper19' (src/fft.cpp:400:2), detected/extracted 2 process function(s): 
	 'entry_proc20'
	 'buffer_pool_wr'.
INFO: [XFORM 203-712] Applying dataflow to function 'buffer_pool_wr.wrapper' (src/fft.cpp:400:2), detected/extracted 2 process function(s): 
	 'entry_proc18'
	 'buffer_pool_wr.wrapper19'.
INFO: [XFORM 203-712] Applying dataflow to function 'IFFT_AP' (src/fft.cpp:379:1), detected/extracted 3 process function(s): 
	 'entry_proc17'
	 'vr_ifft'
	 'buffer_pool_wr.wrapper'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:148:9) to (src/fft.cpp:145:20) in function 'push_out'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:260:9) to (src/fft.cpp:258:20) in function 'pool_wr'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:260:9) to (src/fft.cpp:258:20) in function 'pool_wr'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:260:9) to (src/fft.cpp:258:20) in function 'pool_wr'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:260:9) to (src/fft.cpp:258:20) in function 'pool_wr'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:260:9) to (src/fft.cpp:258:20) in function 'pool_wr'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:260:9) to (src/fft.cpp:258:20) in function 'pool_wr'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:260:9) to (src/fft.cpp:258:20) in function 'pool_wr'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:260:9) to (src/fft.cpp:258:20) in function 'pool_wr'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:285:9) to (src/fft.cpp:283:21) in function 'pool_wr'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage.5'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.5'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage.4'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.4'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage.3'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.3'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage.2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.1'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.35 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.41 seconds; current allocated memory: 305.977 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_168_1' (src/fft.cpp:164:8) in function 'rd_data'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_142_1' (src/fft.cpp:138:6) in function 'push_out'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_248_2' (src/fft.cpp:252:28) in function 'pool_wr' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_245_1' (src/fft.cpp:241:8) in function 'pool_wr' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_280_9' (src/fft.cpp:243:11) in function 'pool_wr'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_277_8' (src/fft.cpp:243:11) in function 'pool_wr' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_274_7' (src/fft.cpp:277:28) in function 'pool_wr' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_271_6' (src/fft.cpp:241:8) in function 'pool_wr' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.5'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.5' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.4'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.4' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.3'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.3' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.2'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.2' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.1' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_89_1' (src/fft.cpp:84:6) in function 'collect_input' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_306_2' (src/fft.cpp:301:19) in function 'buffer'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_303_1' (src/fft.cpp:301:9) in function 'buffer'.
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'I' 
INFO: [HLS 200-472] Inferring partial write operation for 'buffer1' (src/fft.cpp:314:38)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer2' (src/fft.cpp:315:38)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer1' (src/fft.cpp:316:40)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer2' (src/fft.cpp:317:40)
WARNING: [HLS 200-1449] Process dataflow_in_loop_VITIS_LOOP_189_1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process buffer_pool_wr has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process buffer_pool_wr has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process buffer_pool_wr.wrapper19 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.22 seconds. CPU system time: 0.17 seconds. Elapsed time: 1.4 seconds; current allocated memory: 697.195 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'IFFT_AP' ...
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.1_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.1_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_1_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.1' to 'fft_stage_1'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.2_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_2_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.2_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.2' to 'fft_stage_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.3_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.3_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_3_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.3' to 'fft_stage_3'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.4_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_4_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.4_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.4' to 'fft_stage_4'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.5_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_5_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.5_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.5' to 'fft_stage_5'.
WARNING: [SYN 201-103] Legalizing function name 'buffer_pool_wr.wrapper19' to 'buffer_pool_wr_wrapper19'.
WARNING: [SYN 201-103] Legalizing function name 'buffer_pool_wr.wrapper' to 'buffer_pool_wr_wrapper'.
WARNING: [SYN 201-103] Legalizing function name 'buffer' to 'buffer_r'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.28 seconds; current allocated memory: 698.645 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 698.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 698.934 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 698.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rd_data_Pipeline_VITIS_LOOP_168_1_VITIS_LOOP_171_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_168_1_VITIS_LOOP_171_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_168_1_VITIS_LOOP_171_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 699.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 699.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rd_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 700.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 700.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collect_input_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 700.812 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 700.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collect_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 701.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 701.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 25, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 702.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 702.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 703.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 703.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 703.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 703.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 705.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 705.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_1_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 705.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 705.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 706.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 706.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_2_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 706.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 706.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 708.398 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 708.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 708.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 708.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0 seconds. Elapsed time: 0.67 seconds; current allocated memory: 710.602 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 710.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_3_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 711.051 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 711.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 711.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 711.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_4_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 712.195 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 712.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 713.641 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 713.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 714.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 714.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_5_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 714.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 714.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 716.254 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 716.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 716.965 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 716.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_out_Pipeline_VITIS_LOOP_142_1_VITIS_LOOP_145_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_142_1_VITIS_LOOP_145_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 15, loop 'VITIS_LOOP_142_1_VITIS_LOOP_145_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 717.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 717.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (3.32ns) exceeds the target (target clock period: 5ns, clock uncertainty: 2ns, effective delay budget: 3ns).
WARNING: [HLS 200-1016] The critical path in module 'push_out' consists of the following:	'uitofp' operation ('conv_i') [15]  (3.32 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 718.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 718.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_189_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 718.609 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.85 seconds. CPU system time: 0 seconds. Elapsed time: 0.86 seconds; current allocated memory: 718.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.81 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.82 seconds; current allocated memory: 719.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 719.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vr_ifft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln189) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.75 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.76 seconds; current allocated memory: 719.477 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.63 seconds. CPU system time: 0 seconds. Elapsed time: 0.63 seconds; current allocated memory: 719.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.56 seconds. CPU system time: 0 seconds. Elapsed time: 1.55 seconds; current allocated memory: 719.477 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 719.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 719.477 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 719.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 719.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 719.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'buffer_Pipeline_VITIS_LOOP_303_1_VITIS_LOOP_306_2_VITIS_LOOP_309_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln301) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_303_1_VITIS_LOOP_306_2_VITIS_LOOP_309_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_303_1_VITIS_LOOP_306_2_VITIS_LOOP_309_3'
WARNING: [HLS 200-871] Estimated clock period (3.592ns) exceeds the target (target clock period: 5ns, clock uncertainty: 2ns, effective delay budget: 3ns).
WARNING: [HLS 200-1016] The critical path in module 'buffer_Pipeline_VITIS_LOOP_303_1_VITIS_LOOP_306_2_VITIS_LOOP_309_3' consists of the following:	'load' operation ('rhs_V_load') on local variable 'rhs.V' [37]  (0 ns)
	'icmp' operation ('icmp_ln1027_30') [49]  (1.11 ns)
	'select' operation ('select_ln301_3', src/fft.cpp:301) [50]  (0.264 ns)
	'select' operation ('select_ln1027') [54]  (0.525 ns)
	'add' operation ('x', src/fft.cpp:309) [85]  (1.2 ns)
	'store' operation ('rhs_V_write_ln309', src/fft.cpp:309) of variable 'x', src/fft.cpp:309 on local variable 'rhs.V' [92]  (0.489 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 720.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 720.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'buffer_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 721.234 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 721.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_wr_Pipeline_VITIS_LOOP_280_9_VITIS_LOOP_283_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_280_9_VITIS_LOOP_283_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_280_9_VITIS_LOOP_283_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 721.656 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 721.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_wr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_248_2': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0 seconds. Elapsed time: 0.68 seconds; current allocated memory: 725.453 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.83 seconds. CPU system time: 0 seconds. Elapsed time: 0.82 seconds; current allocated memory: 725.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_330_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0 seconds. Elapsed time: 0.63 seconds; current allocated memory: 725.453 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 725.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'buffer_pool_wr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 725.641 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 725.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'buffer_pool_wr_wrapper19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 725.641 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 725.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'buffer_pool_wr_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 725.707 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 725.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'IFFT_AP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 726.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.78 seconds. CPU system time: 0 seconds. Elapsed time: 0.78 seconds; current allocated memory: 726.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2 seconds; current allocated memory: 726.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 727.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rd_data_Pipeline_VITIS_LOOP_168_1_VITIS_LOOP_171_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rd_data_Pipeline_VITIS_LOOP_168_1_VITIS_LOOP_171_2' pipeline 'VITIS_LOOP_168_1_VITIS_LOOP_171_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_168_1_VITIS_LOOP_171_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_168_1_VITIS_LOOP_171_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_168_1_VITIS_LOOP_171_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_168_1_VITIS_LOOP_171_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_168_1_VITIS_LOOP_171_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_168_1_VITIS_LOOP_171_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_168_1_VITIS_LOOP_171_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_168_1_VITIS_LOOP_171_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_168_1_VITIS_LOOP_171_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_168_1_VITIS_LOOP_171_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_168_1_VITIS_LOOP_171_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_168_1_VITIS_LOOP_171_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rd_data_Pipeline_VITIS_LOOP_168_1_VITIS_LOOP_171_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 727.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rd_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rd_ptr' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_9s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_31ns_38_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rd_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 729.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collect_input_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collect_input_Pipeline_VITIS_LOOP_92_2' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collect_input_Pipeline_VITIS_LOOP_92_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 731.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collect_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'collect_input'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 732.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 734.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.83 seconds; current allocated memory: 737.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 739.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'IFFT_AP_fft_stage_1_Pipeline_SKIP_X_SKIP_Y_w_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IFFT_AP_fft_stage_1_Pipeline_SKIP_X_SKIP_Y_w_10_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 741.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_1_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_1_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_1_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.06 seconds; current allocated memory: 745.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 747.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_2_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_2_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_2_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 748.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'IFFT_AP_fft_stage_2_Pipeline_SKIP_X_SKIP_Y_w_6_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IFFT_AP_fft_stage_2_Pipeline_SKIP_X_SKIP_Y_w_11_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 751.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.01 seconds; current allocated memory: 755.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'IFFT_AP_fft_stage_3_Pipeline_SKIP_X_SKIP_Y_w_7_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IFFT_AP_fft_stage_3_Pipeline_SKIP_X_SKIP_Y_w_12_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 758.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_3_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_3_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_3_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.01 seconds. Elapsed time: 1 seconds; current allocated memory: 761.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 763.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_4_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_4_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_4_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 764.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'IFFT_AP_fft_stage_4_Pipeline_SKIP_X_SKIP_Y_w_8_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IFFT_AP_fft_stage_4_Pipeline_SKIP_X_SKIP_Y_w_13_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 767.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.01 seconds; current allocated memory: 771.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_5_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_5_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_5_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 772.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'IFFT_AP_fft_stage_5_Pipeline_SKIP_X_SKIP_Y_w_9_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IFFT_AP_fft_stage_5_Pipeline_SKIP_X_SKIP_Y_w_14_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 775.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.01 seconds. CPU system time: 0 seconds. Elapsed time: 1.01 seconds; current allocated memory: 779.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_out_Pipeline_VITIS_LOOP_142_1_VITIS_LOOP_145_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'push_out_Pipeline_VITIS_LOOP_142_1_VITIS_LOOP_145_2' pipeline 'VITIS_LOOP_142_1_VITIS_LOOP_145_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hdiv_16ns_16ns_16_7_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_out_Pipeline_VITIS_LOOP_142_1_VITIS_LOOP_145_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 781.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_63ns_127_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sptohp_32ns_16_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_7_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_out'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 783.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_189_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_189_1/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_189_1/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_189_1/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_189_1/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_189_1/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_189_1/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_189_1/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_189_1/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_189_1/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_189_1/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_189_1/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_189_1/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_189_1/m_axi_gmem_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_189_1/m_axi_gmem_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_189_1/m_axi_gmem_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_189_1/m_axi_gmem_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_189_1/m_axi_gmem_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_189_1/m_axi_gmem_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_189_1/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_189_1'.
INFO: [HLS 200-740] Implementing PIPO IFFT_AP_dataflow_in_loop_VITIS_LOOP_189_1_input_data2_RAM_T2P_BRAM_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'IFFT_AP_dataflow_in_loop_VITIS_LOOP_189_1_input_data2_RAM_T2P_BRAM_1R1W_memcore' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'actp_reg_c_U(IFFT_AP_fifo_w8_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_st1_U(IFFT_AP_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c7_U(IFFT_AP_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c6_channel7_U(IFFT_AP_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c5_channel6_U(IFFT_AP_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c4_channel5_U(IFFT_AP_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c3_channel4_U(IFFT_AP_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c2_channel3_U(IFFT_AP_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c1_channel2_U(IFFT_AP_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c_channel1_U(IFFT_AP_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_collect_input_U0_U(IFFT_AP_start_for_collect_input_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.61 seconds; current allocated memory: 786.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.24 seconds; current allocated memory: 788.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vr_ifft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vr_ifft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.82 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.83 seconds; current allocated memory: 789.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.68 seconds. CPU system time: 0 seconds. Elapsed time: 1.68 seconds; current allocated memory: 790.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 791.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 792.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'buffer_Pipeline_VITIS_LOOP_303_1_VITIS_LOOP_306_2_VITIS_LOOP_309_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'buffer_Pipeline_VITIS_LOOP_303_1_VITIS_LOOP_306_2_VITIS_LOOP_309_3' pipeline 'VITIS_LOOP_303_1_VITIS_LOOP_306_2_VITIS_LOOP_309_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_14ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'buffer_Pipeline_VITIS_LOOP_303_1_VITIS_LOOP_306_2_VITIS_LOOP_309_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 793.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'buffer_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_16ns_47_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_39_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'buffer_r'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 795.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_wr_Pipeline_VITIS_LOOP_280_9_VITIS_LOOP_283_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_wr_Pipeline_VITIS_LOOP_280_9_VITIS_LOOP_283_10' pipeline 'VITIS_LOOP_280_9_VITIS_LOOP_283_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_wr_Pipeline_VITIS_LOOP_280_9_VITIS_LOOP_283_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 796.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_wr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'wr_ptr2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wr_ptr1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_3ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_wr'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 800.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_330_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_330_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_330_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_330_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_330_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_330_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_330_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_330_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_330_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_330_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_330_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_330_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_330_1/m_axi_gmem_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_330_1/m_axi_gmem_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_330_1'.
INFO: [HLS 200-740] Implementing PIPO IFFT_AP_dataflow_in_loop_VITIS_LOOP_330_1_buffer1_RAM_AUTO_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'IFFT_AP_dataflow_in_loop_VITIS_LOOP_330_1_buffer1_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO IFFT_AP_dataflow_in_loop_VITIS_LOOP_330_1_buffer2_RAM_AUTO_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'IFFT_AP_dataflow_in_loop_VITIS_LOOP_330_1_buffer2_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out1_c_U(IFFT_AP_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out2_c_U(IFFT_AP_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_reg_c_U(IFFT_AP_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'actp_reg_c_U(IFFT_AP_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c_channel1_U(IFFT_AP_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.82 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.87 seconds; current allocated memory: 809.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'buffer_pool_wr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'buffer_pool_wr/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'buffer_pool_wr/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'buffer_pool_wr/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'buffer_pool_wr/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'buffer_pool_wr/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'buffer_pool_wr/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'buffer_pool_wr/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'buffer_pool_wr/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'buffer_pool_wr/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'buffer_pool_wr/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'buffer_pool_wr/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'buffer_pool_wr/m_axi_gmem_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'buffer_pool_wr/m_axi_gmem_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'buffer_pool_wr'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0 seconds. Elapsed time: 0.9 seconds; current allocated memory: 810.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'buffer_pool_wr_wrapper19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x0' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'buffer_pool_wr_wrapper19/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'buffer_pool_wr_wrapper19/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'buffer_pool_wr_wrapper19/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'buffer_pool_wr_wrapper19/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'buffer_pool_wr_wrapper19/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'buffer_pool_wr_wrapper19/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'buffer_pool_wr_wrapper19/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'buffer_pool_wr_wrapper19/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'buffer_pool_wr_wrapper19/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'buffer_pool_wr_wrapper19/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'buffer_pool_wr_wrapper19/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'buffer_pool_wr_wrapper19/m_axi_gmem_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'buffer_pool_wr_wrapper19/m_axi_gmem_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'buffer_pool_wr_wrapper19'.
INFO: [RTMG 210-285] Implementing FIFO 'p_tmp_channel_U(IFFT_AP_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_tmp1_channel_U(IFFT_AP_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_tmp2_channel_U(IFFT_AP_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_tmp3_channel_U(IFFT_AP_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 811.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'buffer_pool_wr_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'buffer_pool_wr_wrapper/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'buffer_pool_wr_wrapper/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'buffer_pool_wr_wrapper/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'buffer_pool_wr_wrapper/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'buffer_pool_wr_wrapper/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'buffer_pool_wr_wrapper/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'buffer_pool_wr_wrapper/m_axi_gmem_ARLOCK' to 0.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7cg-fbvb900-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=VR_IFFT
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/shine/Desktop/fft_story/vivado/ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xczu7cg-fbvb900-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name VR_IFFT -format ip_catalog -output /home/shine/Desktop/fft_story/vivado/ip_repo -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.03 seconds; current allocated memory: 206.242 MB.
INFO: [HLS 200-10] Analyzing design file 'src/fft.cpp' ... 
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop (src/fft.cpp:189:36)
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (src/fft.cpp:330:24)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:335:16)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:335:25)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:336:11)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:336:20)
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (src/fft.cpp:353:25)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (src/fft.cpp:356:9)
WARNING: [HLS 200-471] Dataflow form checks found 8 issue(s) in file src/fft.cpp
WARNING: [HLS 207-5292] unused parameter 'ctrl2_reg' (src/fft.cpp:239:31)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:239:51)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:299:51)
WARNING: [HLS 207-5292] unused parameter 'layer2_reg' (src/fft.cpp:299:72)
WARNING: [HLS 207-5292] unused parameter 'actp_reg' (src/fft.cpp:299:91)
WARNING: [HLS 207-5292] unused parameter 'out1' (src/fft.cpp:342:59)
WARNING: [HLS 207-5292] unused parameter 'out2' (src/fft.cpp:342:79)
WARNING: [HLS 207-5292] unused parameter 'out' (src/fft.cpp:343:19)
WARNING: [HLS 207-5292] unused parameter 'layer2_reg' (src/fft.cpp:343:92)
WARNING: [HLS 207-5292] unused parameter 'actp_reg' (src/fft.cpp:343:111)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 32.16 seconds. CPU system time: 1.41 seconds. Elapsed time: 33.75 seconds; current allocated memory: 212.426 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::pragma() const' into 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:317:42)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:314:40)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:316:42)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:315:40)
INFO: [HLS 214-131] Inlining function 'hls::vector<half, 8ul>::pragma() const' into 'hls::vector<half, 8ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<half, 8ul>::operator[](unsigned long)' into 'pool_wr(half (*) [256], half (*) [256], hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:290:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<half, 8ul>::operator[](unsigned long)' into 'pool_wr(half (*) [256], half (*) [256], hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:265:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_252_3' is marked as complete unroll implied by the pipeline pragma (src/fft.cpp:252:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_255_4' is marked as complete unroll implied by the pipeline pragma (src/fft.cpp:255:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_258_5' is marked as complete unroll implied by the pipeline pragma (src/fft.cpp:258:20)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:12)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_252_3' (src/fft.cpp:252:20) in function 'pool_wr' completely with a factor of 8 (src/fft.cpp:240:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:12) in function 'std::array<std::complex<half>, 2ul>::array' completely with a factor of 2 (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::array()' into 'hls::vector<std::complex<half>, 2ul>::vector()' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::complex<half>, 2ul>::_S_ref(std::complex<half> const (&) [2], unsigned long)' into 'std::array<std::complex<half>, 2ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::array() (.9.15)' into 'hls::vector<std::complex<half>, 2ul>::vector() (.3)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 2ul>::vector()' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:300:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:300:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 2ul>::vector() (.3)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:300:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<half, 8ul>::_S_ref(half const (&) [8], unsigned long)' into 'std::array<half, 8ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<half, 8ul>::operator[](unsigned long)' into 'pool_wr(half (*) [256], half (*) [256], hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:240:0)
INFO: [HLS 214-241] Aggregating scalar variable 'actp_reg' with compact=bit mode in 32-bits (src/fft.cpp:326:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_reg' with compact=bit mode in 32-bits (src/fft.cpp:326:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer1_reg' with compact=bit mode in 32-bits (src/fft.cpp:326:0)
INFO: [HLS 214-241] Aggregating scalar variable 'ctrl2_reg' with compact=bit mode in 32-bits (src/fft.cpp:326:0)
INFO: [HLS 214-241] Aggregating scalar variable 'ctrl1_reg' with compact=bit mode in 32-bits (src/fft.cpp:326:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_st' with compact=bit mode in 64-bits (src/fft.cpp:326:0)
INFO: [HLS 214-241] Aggregating scalar variable 'out1' with compact=bit mode in 128-bits (src/fft.cpp:326:0)
INFO: [HLS 214-241] Aggregating scalar variable 'out2' with compact=bit mode in 128-bits (src/fft.cpp:326:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data' with compact=bit mode in 64-bits (src/fft.cpp:302:18)
INFO: [HLS 214-241] Aggregating scalar variable 'out_data' with compact=bit mode in 128-bits (src/fft.cpp:242:16)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.94 seconds. CPU system time: 0.64 seconds. Elapsed time: 5.58 seconds; current allocated memory: 213.473 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 213.473 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 225.082 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 238.527 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_283_10' (src/fft.cpp:243) in function 'pool_wr' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_248_2' (src/fft.cpp:252) in function 'pool_wr' for pipelining.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1024 for loop 'VITIS_LOOP_330_1' (src/fft.cpp:332:9) in function 'buffer_pool_wr'.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_255_4' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_258_5' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_255_4' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_258_5' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_255_4' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_258_5' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_255_4' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_258_5' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_255_4' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_258_5' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_255_4' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_258_5' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_255_4' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_258_5' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_255_4' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_258_5' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_330_1 (src/fft.cpp:335)  of function 'buffer_pool_wr'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_330_1' (src/fft.cpp:328:3), detected/extracted 3 process function(s): 
	 'entry_proc'
	 'buffer'
	 'pool_wr'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:260:9) to (src/fft.cpp:258:20) in function 'pool_wr'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:260:9) to (src/fft.cpp:258:20) in function 'pool_wr'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:260:9) to (src/fft.cpp:258:20) in function 'pool_wr'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:260:9) to (src/fft.cpp:258:20) in function 'pool_wr'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:260:9) to (src/fft.cpp:258:20) in function 'pool_wr'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:260:9) to (src/fft.cpp:258:20) in function 'pool_wr'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:260:9) to (src/fft.cpp:258:20) in function 'pool_wr'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:260:9) to (src/fft.cpp:258:20) in function 'pool_wr'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:285:9) to (src/fft.cpp:283:21) in function 'pool_wr'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 275.727 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_248_2' (src/fft.cpp:252:28) in function 'pool_wr' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_245_1' (src/fft.cpp:241:8) in function 'pool_wr' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_280_9' (src/fft.cpp:243:11) in function 'pool_wr'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_277_8' (src/fft.cpp:243:11) in function 'pool_wr' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_274_7' (src/fft.cpp:277:28) in function 'pool_wr' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_271_6' (src/fft.cpp:241:8) in function 'pool_wr' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_306_2' (src/fft.cpp:301:19) in function 'buffer'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_303_1' (src/fft.cpp:301:9) in function 'buffer'.
INFO: [HLS 200-472] Inferring partial write operation for 'buffer1' (src/fft.cpp:314:38)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer2' (src/fft.cpp:315:38)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer1' (src/fft.cpp:316:40)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer2' (src/fft.cpp:317:40)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 329.121 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'buffer_pool_wr' ...
WARNING: [SYN 201-103] Legalizing function name 'buffer' to 'buffer_r'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 329.809 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 329.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'buffer_Pipeline_VITIS_LOOP_303_1_VITIS_LOOP_306_2_VITIS_LOOP_309_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln301) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_303_1_VITIS_LOOP_306_2_VITIS_LOOP_309_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_303_1_VITIS_LOOP_306_2_VITIS_LOOP_309_3'
WARNING: [HLS 200-871] Estimated clock period (3.592ns) exceeds the target (target clock period: 5ns, clock uncertainty: 2ns, effective delay budget: 3ns).
WARNING: [HLS 200-1016] The critical path in module 'buffer_Pipeline_VITIS_LOOP_303_1_VITIS_LOOP_306_2_VITIS_LOOP_309_3' consists of the following:	'load' operation ('rhs_V_load') on local variable 'rhs.V' [37]  (0 ns)
	'icmp' operation ('icmp_ln1027_22') [49]  (1.11 ns)
	'select' operation ('select_ln301_3', src/fft.cpp:301) [50]  (0.264 ns)
	'select' operation ('select_ln1027') [54]  (0.525 ns)
	'add' operation ('x', src/fft.cpp:309) [85]  (1.2 ns)
	'store' operation ('rhs_V_write_ln309', src/fft.cpp:309) of variable 'x', src/fft.cpp:309 on local variable 'rhs.V' [92]  (0.489 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 331.355 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 331.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'buffer_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 331.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 331.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_wr_Pipeline_VITIS_LOOP_280_9_VITIS_LOOP_283_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_280_9_VITIS_LOOP_283_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_280_9_VITIS_LOOP_283_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 332.090 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 332.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_wr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_248_2': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 336.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 336.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_330_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 336.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 336.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'buffer_pool_wr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 336.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 336.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 336.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'buffer_Pipeline_VITIS_LOOP_303_1_VITIS_LOOP_306_2_VITIS_LOOP_309_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'buffer_Pipeline_VITIS_LOOP_303_1_VITIS_LOOP_306_2_VITIS_LOOP_309_3' pipeline 'VITIS_LOOP_303_1_VITIS_LOOP_306_2_VITIS_LOOP_309_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_14ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'buffer_Pipeline_VITIS_LOOP_303_1_VITIS_LOOP_306_2_VITIS_LOOP_309_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 336.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'buffer_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_16ns_47_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_39_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'buffer_r'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 338.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_wr_Pipeline_VITIS_LOOP_280_9_VITIS_LOOP_283_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_wr_Pipeline_VITIS_LOOP_280_9_VITIS_LOOP_283_10' pipeline 'VITIS_LOOP_280_9_VITIS_LOOP_283_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_wr_Pipeline_VITIS_LOOP_280_9_VITIS_LOOP_283_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 339.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_wr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'wr_ptr2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wr_ptr1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_3ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_wr'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 343.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_330_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_330_1'.
INFO: [HLS 200-740] Implementing PIPO buffer_pool_wr_dataflow_in_loop_VITIS_LOOP_330_1_buffer1_RAM_AUTO_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'buffer_pool_wr_dataflow_in_loop_VITIS_LOOP_330_1_buffer1_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO buffer_pool_wr_dataflow_in_loop_VITIS_LOOP_330_1_buffer2_RAM_AUTO_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'buffer_pool_wr_dataflow_in_loop_VITIS_LOOP_330_1_buffer2_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_reg_c_U(buffer_pool_wr_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'actp_reg_c_U(buffer_pool_wr_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c_channel1_U(buffer_pool_wr_fifo_w32_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.28 seconds; current allocated memory: 351.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'buffer_pool_wr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'buffer_pool_wr/in_st' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'buffer_pool_wr/out1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'buffer_pool_wr/out2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'buffer_pool_wr/ctrl1_reg' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'buffer_pool_wr/ctrl2_reg' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'buffer_pool_wr/layer1_reg' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'buffer_pool_wr/layer2_reg' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'buffer_pool_wr/actp_reg' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'buffer_pool_wr' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'buffer_pool_wr/layer1_reg' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'buffer_pool_wr'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 351.453 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.99 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.02 seconds; current allocated memory: 354.781 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.17 seconds; current allocated memory: 364.938 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for buffer_pool_wr.
INFO: [VLOG 209-307] Generating Verilog RTL for buffer_pool_wr.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 234.63 MHz
INFO: [HLS 200-111]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7cg-fbvb900-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=VR_IFFT
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/shine/Desktop/fft_story/vivado/ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xczu7cg-fbvb900-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name VR_IFFT -format ip_catalog -output /home/shine/Desktop/fft_story/vivado/ip_repo -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 10.02 seconds; current allocated memory: 215.180 MB.
INFO: [HLS 200-10] Analyzing design file 'src/fft.cpp' ... 
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop (src/fft.cpp:189:36)
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (src/fft.cpp:330:24)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:335:16)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:335:25)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:336:11)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:336:20)
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (src/fft.cpp:353:25)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (src/fft.cpp:356:9)
WARNING: [HLS 200-471] Dataflow form checks found 8 issue(s) in file src/fft.cpp
WARNING: [HLS 207-5292] unused parameter 'ctrl2_reg' (src/fft.cpp:239:31)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:239:51)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:299:51)
WARNING: [HLS 207-5292] unused parameter 'layer2_reg' (src/fft.cpp:299:72)
WARNING: [HLS 207-5292] unused parameter 'actp_reg' (src/fft.cpp:299:91)
WARNING: [HLS 207-5292] unused parameter 'out1' (src/fft.cpp:342:59)
WARNING: [HLS 207-5292] unused parameter 'out2' (src/fft.cpp:342:79)
WARNING: [HLS 207-5292] unused parameter 'out' (src/fft.cpp:343:19)
WARNING: [HLS 207-5292] unused parameter 'layer2_reg' (src/fft.cpp:343:92)
WARNING: [HLS 207-5292] unused parameter 'actp_reg' (src/fft.cpp:343:111)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 33 seconds. CPU system time: 1.47 seconds. Elapsed time: 34.67 seconds; current allocated memory: 221.336 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::vector<half, 8ul>::pragma() const' into 'hls::vector<half, 8ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<half, 8ul>::operator[](unsigned long)' into 'pool_wr(half (*) [256], half (*) [256], hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:290:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<half, 8ul>::operator[](unsigned long)' into 'pool_wr(half (*) [256], half (*) [256], hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:265:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_252_3' is marked as complete unroll implied by the pipeline pragma (src/fft.cpp:252:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_255_4' is marked as complete unroll implied by the pipeline pragma (src/fft.cpp:255:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_258_5' is marked as complete unroll implied by the pipeline pragma (src/fft.cpp:258:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_252_3' (src/fft.cpp:252:20) in function 'pool_wr' completely with a factor of 8 (src/fft.cpp:240:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<half, 8ul>::_S_ref(half const (&) [8], unsigned long)' into 'std::array<half, 8ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<half, 8ul>::operator[](unsigned long)' into 'pool_wr(half (*) [256], half (*) [256], hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:240:0)
INFO: [HLS 214-241] Aggregating scalar variable 'actp_reg' with compact=bit mode in 32-bits (src/fft.cpp:240:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_reg' with compact=bit mode in 32-bits (src/fft.cpp:240:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer1_reg' with compact=bit mode in 32-bits (src/fft.cpp:240:0)
INFO: [HLS 214-241] Aggregating scalar variable 'ctrl2_reg' with compact=bit mode in 32-bits (src/fft.cpp:240:0)
INFO: [HLS 214-241] Aggregating scalar variable 'ctrl1_reg' with compact=bit mode in 32-bits (src/fft.cpp:240:0)
INFO: [HLS 214-241] Aggregating scalar variable 'out1' with compact=bit mode in 128-bits (src/fft.cpp:240:0)
INFO: [HLS 214-241] Aggregating scalar variable 'out2' with compact=bit mode in 128-bits (src/fft.cpp:240:0)
INFO: [HLS 214-241] Aggregating scalar variable 'out_data' with compact=bit mode in 128-bits (src/fft.cpp:242:16)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.54 seconds. CPU system time: 0.51 seconds. Elapsed time: 5.06 seconds; current allocated memory: 222.113 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 222.113 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 231.352 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 240.098 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_283_10' (src/fft.cpp:243) in function 'pool_wr' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_248_2' (src/fft.cpp:252) in function 'pool_wr' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_255_4' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_258_5' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_255_4' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_258_5' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_255_4' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_258_5' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_255_4' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_258_5' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_255_4' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_258_5' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_255_4' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_258_5' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_255_4' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_258_5' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_255_4' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_258_5' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:260:9) to (src/fft.cpp:258:20) in function 'pool_wr'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:260:9) to (src/fft.cpp:258:20) in function 'pool_wr'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:260:9) to (src/fft.cpp:258:20) in function 'pool_wr'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:260:9) to (src/fft.cpp:258:20) in function 'pool_wr'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:260:9) to (src/fft.cpp:258:20) in function 'pool_wr'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:260:9) to (src/fft.cpp:258:20) in function 'pool_wr'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:260:9) to (src/fft.cpp:258:20) in function 'pool_wr'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:260:9) to (src/fft.cpp:258:20) in function 'pool_wr'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:285:9) to (src/fft.cpp:283:21) in function 'pool_wr'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pool_wr' (src/fft.cpp:56:20)...19 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 275.473 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_248_2' (src/fft.cpp:252:28) in function 'pool_wr' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_245_1' (src/fft.cpp:241:8) in function 'pool_wr' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_280_9' (src/fft.cpp:243:11) in function 'pool_wr'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_277_8' (src/fft.cpp:243:11) in function 'pool_wr' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_274_7' (src/fft.cpp:277:28) in function 'pool_wr' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_271_6' (src/fft.cpp:241:8) in function 'pool_wr' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 278.691 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pool_wr' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_wr_Pipeline_VITIS_LOOP_280_9_VITIS_LOOP_283_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_280_9_VITIS_LOOP_283_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_280_9_VITIS_LOOP_283_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 280.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 280.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_wr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=rhs_2) to 3 in order to utilize available DSP registers.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_248_2': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 284.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 284.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_wr_Pipeline_VITIS_LOOP_280_9_VITIS_LOOP_283_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_wr_Pipeline_VITIS_LOOP_280_9_VITIS_LOOP_283_10' pipeline 'VITIS_LOOP_280_9_VITIS_LOOP_283_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_wr_Pipeline_VITIS_LOOP_280_9_VITIS_LOOP_283_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 284.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_wr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7cg-fbvb900-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=VR_IFFT
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/shine/Desktop/fft_story/vivado/ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xczu7cg-fbvb900-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name VR_IFFT -format ip_catalog -output /home/shine/Desktop/fft_story/vivado/ip_repo -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 10.04 seconds; current allocated memory: 206.273 MB.
INFO: [HLS 200-10] Analyzing design file 'src/fft.cpp' ... 
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop (src/fft.cpp:189:36)
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (src/fft.cpp:329:24)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:334:16)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:334:25)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:335:11)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:335:20)
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (src/fft.cpp:352:25)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (src/fft.cpp:355:9)
WARNING: [HLS 200-471] Dataflow form checks found 8 issue(s) in file src/fft.cpp
WARNING: [HLS 207-5292] unused parameter 'ctrl2_reg' (src/fft.cpp:239:31)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:239:51)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:298:51)
WARNING: [HLS 207-5292] unused parameter 'layer2_reg' (src/fft.cpp:298:72)
WARNING: [HLS 207-5292] unused parameter 'actp_reg' (src/fft.cpp:298:91)
WARNING: [HLS 207-5292] unused parameter 'out1' (src/fft.cpp:341:59)
WARNING: [HLS 207-5292] unused parameter 'out2' (src/fft.cpp:341:79)
WARNING: [HLS 207-5292] unused parameter 'out' (src/fft.cpp:342:19)
WARNING: [HLS 207-5292] unused parameter 'layer2_reg' (src/fft.cpp:342:92)
WARNING: [HLS 207-5292] unused parameter 'actp_reg' (src/fft.cpp:342:111)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 31.01 seconds. CPU system time: 1.31 seconds. Elapsed time: 32.44 seconds; current allocated memory: 212.379 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::vector<half, 8ul>::pragma() const' into 'hls::vector<half, 8ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<half, 8ul>::operator[](unsigned long)' into 'pool_wr(half (*) [256], half (*) [256], hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:289:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<half, 8ul>::operator[](unsigned long)' into 'pool_wr(half (*) [256], half (*) [256], hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:264:5)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<half, 8ul>::_S_ref(half const (&) [8], unsigned long)' into 'std::array<half, 8ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<half, 8ul>::operator[](unsigned long)' into 'pool_wr(half (*) [256], half (*) [256], hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:240:0)
INFO: [HLS 214-241] Aggregating scalar variable 'actp_reg' with compact=bit mode in 32-bits (src/fft.cpp:240:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_reg' with compact=bit mode in 32-bits (src/fft.cpp:240:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer1_reg' with compact=bit mode in 32-bits (src/fft.cpp:240:0)
INFO: [HLS 214-241] Aggregating scalar variable 'ctrl2_reg' with compact=bit mode in 32-bits (src/fft.cpp:240:0)
INFO: [HLS 214-241] Aggregating scalar variable 'ctrl1_reg' with compact=bit mode in 32-bits (src/fft.cpp:240:0)
INFO: [HLS 214-241] Aggregating scalar variable 'out1' with compact=bit mode in 128-bits (src/fft.cpp:240:0)
INFO: [HLS 214-241] Aggregating scalar variable 'out2' with compact=bit mode in 128-bits (src/fft.cpp:240:0)
INFO: [HLS 214-241] Aggregating scalar variable 'out_data' with compact=bit mode in 128-bits (src/fft.cpp:242:16)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.57 seconds. CPU system time: 0.49 seconds. Elapsed time: 5.06 seconds; current allocated memory: 213.156 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 213.156 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 221.746 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 230.449 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_257_5' (src/fft.cpp:243) in function 'pool_wr' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_282_10' (src/fft.cpp:243) in function 'pool_wr' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:259:9) to (src/fft.cpp:257:20) in function 'pool_wr'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:284:9) to (src/fft.cpp:282:21) in function 'pool_wr'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pool_wr' (src/fft.cpp:56:21)...38 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 264.004 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_254_4' (src/fft.cpp:243:11) in function 'pool_wr'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_251_3' (src/fft.cpp:243:11) in function 'pool_wr' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_248_2' (src/fft.cpp:251:28) in function 'pool_wr' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_245_1' (src/fft.cpp:241:8) in function 'pool_wr' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_279_9' (src/fft.cpp:243:11) in function 'pool_wr'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_276_8' (src/fft.cpp:243:11) in function 'pool_wr' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_273_7' (src/fft.cpp:276:28) in function 'pool_wr' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_270_6' (src/fft.cpp:241:8) in function 'pool_wr' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 279.859 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pool_wr' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_wr_Pipeline_VITIS_LOOP_254_4_VITIS_LOOP_257_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_254_4_VITIS_LOOP_257_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_254_4_VITIS_LOOP_257_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 279.859 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 279.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_wr_Pipeline_VITIS_LOOP_279_9_VITIS_LOOP_282_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_279_9_VITIS_LOOP_282_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_279_9_VITIS_LOOP_282_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 279.859 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 279.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_wr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=rhs) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=rhs_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 279.859 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 279.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_wr_Pipeline_VITIS_LOOP_254_4_VITIS_LOOP_257_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_wr_Pipeline_VITIS_LOOP_254_4_VITIS_LOOP_257_5' pipeline 'VITIS_LOOP_254_4_VITIS_LOOP_257_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_wr_Pipeline_VITIS_LOOP_254_4_VITIS_LOOP_257_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 279.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_wr_Pipeline_VITIS_LOOP_279_9_VITIS_LOOP_282_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_wr_Pipeline_VITIS_LOOP_279_9_VITIS_LOOP_282_10' pipeline 'VITIS_LOOP_279_9_VITIS_LOOP_282_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_wr_Pipeline_VITIS_LOOP_279_9_VITIS_LOOP_282_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 280.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_wr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'pool_wr/buffer1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool_wr/buffer2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool_wr/out1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool_wr/out2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool_wr/ctrl1_reg' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool_wr/ctrl2_reg' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool_wr/layer1_reg' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool_wr/layer2_reg' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool_wr/actp_reg' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pool_wr' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'wr_ptr1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wr_ptr2' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'pool_wr/ctrl2_reg' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'pool_wr/layer1_reg' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_14ns_14_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_wr'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 283.051 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 287.859 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7cg-fbvb900-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=VR_IFFT
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/shine/Desktop/fft_story/vivado/ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xczu7cg-fbvb900-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name VR_IFFT -format ip_catalog -output /home/shine/Desktop/fft_story/vivado/ip_repo -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.03 seconds; current allocated memory: 206.273 MB.
INFO: [HLS 200-10] Analyzing design file 'src/fft.cpp' ... 
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop (src/fft.cpp:189:36)
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (src/fft.cpp:330:24)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:335:16)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:335:25)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:336:11)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:336:20)
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (src/fft.cpp:353:25)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (src/fft.cpp:356:9)
WARNING: [HLS 200-471] Dataflow form checks found 8 issue(s) in file src/fft.cpp
WARNING: [HLS 207-5292] unused parameter 'ctrl2_reg' (src/fft.cpp:239:31)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:239:51)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:299:51)
WARNING: [HLS 207-5292] unused parameter 'layer2_reg' (src/fft.cpp:299:72)
WARNING: [HLS 207-5292] unused parameter 'actp_reg' (src/fft.cpp:299:91)
WARNING: [HLS 207-5292] unused parameter 'out1' (src/fft.cpp:342:59)
WARNING: [HLS 207-5292] unused parameter 'out2' (src/fft.cpp:342:79)
WARNING: [HLS 207-5292] unused parameter 'out' (src/fft.cpp:343:19)
WARNING: [HLS 207-5292] unused parameter 'layer2_reg' (src/fft.cpp:343:92)
WARNING: [HLS 207-5292] unused parameter 'actp_reg' (src/fft.cpp:343:111)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 29.55 seconds. CPU system time: 1.34 seconds. Elapsed time: 31.05 seconds; current allocated memory: 212.441 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::vector<half, 8ul>::pragma() const' into 'hls::vector<half, 8ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<half, 8ul>::operator[](unsigned long)' into 'pool_wr(half (*) [256], half (*) [256], hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:290:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<half, 8ul>::operator[](unsigned long)' into 'pool_wr(half (*) [256], half (*) [256], hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:265:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_255_4' is marked as complete unroll implied by the pipeline pragma (src/fft.cpp:255:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_258_5' is marked as complete unroll implied by the pipeline pragma (src/fft.cpp:258:20)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<half, 8ul>::_S_ref(half const (&) [8], unsigned long)' into 'std::array<half, 8ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<half, 8ul>::operator[](unsigned long)' into 'pool_wr(half (*) [256], half (*) [256], hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:240:0)
INFO: [HLS 214-241] Aggregating scalar variable 'actp_reg' with compact=bit mode in 32-bits (src/fft.cpp:240:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_reg' with compact=bit mode in 32-bits (src/fft.cpp:240:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer1_reg' with compact=bit mode in 32-bits (src/fft.cpp:240:0)
INFO: [HLS 214-241] Aggregating scalar variable 'ctrl2_reg' with compact=bit mode in 32-bits (src/fft.cpp:240:0)
INFO: [HLS 214-241] Aggregating scalar variable 'ctrl1_reg' with compact=bit mode in 32-bits (src/fft.cpp:240:0)
INFO: [HLS 214-241] Aggregating scalar variable 'out1' with compact=bit mode in 128-bits (src/fft.cpp:240:0)
INFO: [HLS 214-241] Aggregating scalar variable 'out2' with compact=bit mode in 128-bits (src/fft.cpp:240:0)
INFO: [HLS 214-241] Aggregating scalar variable 'out_data' with compact=bit mode in 128-bits (src/fft.cpp:242:16)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.47 seconds. CPU system time: 0.55 seconds. Elapsed time: 5.02 seconds; current allocated memory: 213.219 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 213.219 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 221.559 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 230.531 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_283_10' (src/fft.cpp:243) in function 'pool_wr' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_251_3' (src/fft.cpp:243) in function 'pool_wr' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_255_4' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_258_5' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:260:9) to (src/fft.cpp:258:20) in function 'pool_wr'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:285:9) to (src/fft.cpp:283:21) in function 'pool_wr'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pool_wr' (src/fft.cpp:56:21)...38 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.33 seconds; current allocated memory: 264.148 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_251_3' (src/fft.cpp:243:11) in function 'pool_wr' the outer loop is not a perfect loop.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7cg-fbvb900-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=VR_IFFT
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/shine/Desktop/fft_story/vivado/ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xczu7cg-fbvb900-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name VR_IFFT -format ip_catalog -output /home/shine/Desktop/fft_story/vivado/ip_repo -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.03 seconds; current allocated memory: 215.180 MB.
INFO: [HLS 200-10] Analyzing design file 'src/fft.cpp' ... 
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop (src/fft.cpp:189:36)
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (src/fft.cpp:330:24)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:335:16)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:335:25)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:336:11)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:336:20)
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (src/fft.cpp:353:25)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (src/fft.cpp:356:9)
WARNING: [HLS 200-471] Dataflow form checks found 8 issue(s) in file src/fft.cpp
WARNING: [HLS 207-5292] unused parameter 'ctrl2_reg' (src/fft.cpp:239:31)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:239:51)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:299:51)
WARNING: [HLS 207-5292] unused parameter 'layer2_reg' (src/fft.cpp:299:72)
WARNING: [HLS 207-5292] unused parameter 'actp_reg' (src/fft.cpp:299:91)
WARNING: [HLS 207-5292] unused parameter 'out1' (src/fft.cpp:342:59)
WARNING: [HLS 207-5292] unused parameter 'out2' (src/fft.cpp:342:79)
WARNING: [HLS 207-5292] unused parameter 'out' (src/fft.cpp:343:19)
WARNING: [HLS 207-5292] unused parameter 'layer2_reg' (src/fft.cpp:343:92)
WARNING: [HLS 207-5292] unused parameter 'actp_reg' (src/fft.cpp:343:111)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 29.62 seconds. CPU system time: 1.29 seconds. Elapsed time: 31.12 seconds; current allocated memory: 221.344 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::vector<half, 8ul>::pragma() const' into 'hls::vector<half, 8ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<half, 8ul>::operator[](unsigned long)' into 'pool_wr(half (*) [256], half (*) [256], hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:290:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<half, 8ul>::operator[](unsigned long)' into 'pool_wr(half (*) [256], half (*) [256], hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:265:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_255_4' is marked as complete unroll implied by the pipeline pragma (src/fft.cpp:255:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_258_5' is marked as complete unroll implied by the pipeline pragma (src/fft.cpp:258:20)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<half, 8ul>::_S_ref(half const (&) [8], unsigned long)' into 'std::array<half, 8ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<half, 8ul>::operator[](unsigned long)' into 'pool_wr(half (*) [256], half (*) [256], hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:240:0)
INFO: [HLS 214-248] Applying array_partition to 'buffer1': Cyclic partitioning with factor 8 on dimension 2. (src/fft.cpp:240:0)
INFO: [HLS 214-241] Aggregating scalar variable 'actp_reg' with compact=bit mode in 32-bits (src/fft.cpp:240:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_reg' with compact=bit mode in 32-bits (src/fft.cpp:240:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer1_reg' with compact=bit mode in 32-bits (src/fft.cpp:240:0)
INFO: [HLS 214-241] Aggregating scalar variable 'ctrl2_reg' with compact=bit mode in 32-bits (src/fft.cpp:240:0)
INFO: [HLS 214-241] Aggregating scalar variable 'ctrl1_reg' with compact=bit mode in 32-bits (src/fft.cpp:240:0)
INFO: [HLS 214-241] Aggregating scalar variable 'out1' with compact=bit mode in 128-bits (src/fft.cpp:240:0)
INFO: [HLS 214-241] Aggregating scalar variable 'out2' with compact=bit mode in 128-bits (src/fft.cpp:240:0)
INFO: [HLS 214-241] Aggregating scalar variable 'out_data' with compact=bit mode in 128-bits (src/fft.cpp:242:16)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.7 seconds. CPU system time: 0.53 seconds. Elapsed time: 5.24 seconds; current allocated memory: 222.094 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 222.094 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 230.516 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 239.555 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_283_10' (src/fft.cpp:243) in function 'pool_wr' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_251_3' (src/fft.cpp:243) in function 'pool_wr' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_255_4' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_258_5' (src/fft.cpp:243) in function 'pool_wr': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:260:9) to (src/fft.cpp:258:20) in function 'pool_wr'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:285:9) to (src/fft.cpp:283:21) in function 'pool_wr'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pool_wr' (src/fft.cpp:56:21)...38 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 273.320 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_251_3' (src/fft.cpp:243:11) in function 'pool_wr' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_248_2' (src/fft.cpp:251:28) in function 'pool_wr' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_245_1' (src/fft.cpp:241:8) in function 'pool_wr' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_280_9' (src/fft.cpp:243:11) in function 'pool_wr'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_277_8' (src/fft.cpp:243:11) in function 'pool_wr' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_274_7' (src/fft.cpp:277:28) in function 'pool_wr' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_271_6' (src/fft.cpp:241:8) in function 'pool_wr' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 280.922 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pool_wr' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_wr_Pipeline_VITIS_LOOP_280_9_VITIS_LOOP_283_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_280_9_VITIS_LOOP_283_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_280_9_VITIS_LOOP_283_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 280.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 280.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_wr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=rhs_1) to 3 in order to utilize available DSP registers.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_251_3': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 280.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 280.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_wr_Pipeline_VITIS_LOOP_280_9_VITIS_LOOP_283_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_wr_Pipeline_VITIS_LOOP_280_9_VITIS_LOOP_283_10' pipeline 'VITIS_LOOP_280_9_VITIS_LOOP_283_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_wr_Pipeline_VITIS_LOOP_280_9_VITIS_LOOP_283_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 280.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_wr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'pool_wr/buffer1_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool_wr/buffer1_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool_wr/buffer1_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool_wr/buffer1_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool_wr/buffer1_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool_wr/buffer1_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool_wr/buffer1_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool_wr/buffer1_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool_wr/buffer2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool_wr/out1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool_wr/out2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool_wr/ctrl1_reg' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool_wr/ctrl2_reg' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool_wr/layer1_reg' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool_wr/layer2_reg' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool_wr/actp_reg' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pool_wr' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'wr_ptr1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wr_ptr2' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'pool_wr/ctrl2_reg' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'pool_wr/layer1_reg' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_14ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_8ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_wr'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 281.777 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.96 seconds. CPU system time: 0.04 seconds. Elapsed time: 1 seconds; current allocated memory: 287.758 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.16 seconds; current allocated memory: 297.199 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for pool_wr.
INFO: [VLOG 209-307] Generating Verilog RTL for pool_wr.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 366.70 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 38.66 seconds. CPU system time: 1.96 seconds. Elapsed time: 40.85 seconds; current allocated memory: 82.184 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7cg-fbvb900-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=VR_IFFT
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/shine/Desktop/fft_story/vivado/ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xczu7cg-fbvb900-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name VR_IFFT -format ip_catalog -output /home/shine/Desktop/fft_story/vivado/ip_repo -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.03 seconds; current allocated memory: 215.148 MB.
INFO: [HLS 200-10] Analyzing design file 'src/fft.cpp' ... 
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop (src/fft.cpp:208:36)
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (src/fft.cpp:326:24)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:331:16)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:331:25)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:332:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:332:18)
WARNING: [HLS 200-471] Dataflow form checks found 6 issue(s) in file src/fft.cpp
WARNING: [HLS 207-5292] unused parameter 'buffer2' (src/fft.cpp:258:48)
WARNING: [HLS 207-5292] unused parameter 'ctrl2_reg' (src/fft.cpp:259:31)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:259:51)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:295:51)
WARNING: [HLS 207-5292] unused parameter 'layer2_reg' (src/fft.cpp:295:72)
WARNING: [HLS 207-5292] unused parameter 'actp_reg' (src/fft.cpp:295:91)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 32.37 seconds. CPU system time: 1.56 seconds. Elapsed time: 34.14 seconds; current allocated memory: 221.121 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::pragma() const' into 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:313:42)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:310:40)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:312:42)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:311:40)
INFO: [HLS 214-131] Inlining function 'hls::vector<half, 8ul>::pragma() const' into 'hls::vector<half, 8ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<half, 8ul>::operator[](unsigned long)' into 'write(half (*) [256], half (*) [256], hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:286:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<half, 8ul>::operator[](unsigned long)' into 'write(half (*) [256], half (*) [256], hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:273:5)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:12)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:12) in function 'std::array<std::complex<half>, 2ul>::array' completely with a factor of 2 (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::array()' into 'hls::vector<std::complex<half>, 2ul>::vector()' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::complex<half>, 2ul>::_S_ref(std::complex<half> const (&) [2], unsigned long)' into 'std::array<std::complex<half>, 2ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::array() (.9.15)' into 'hls::vector<std::complex<half>, 2ul>::vector() (.3)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 2ul>::vector()' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:296:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:296:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 2ul>::vector() (.3)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:296:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<half, 8ul>::_S_ref(half const (&) [8], unsigned long)' into 'std::array<half, 8ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<half, 8ul>::operator[](unsigned long)' into 'write(half (*) [256], half (*) [256], hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:260:0)
INFO: [HLS 214-241] Aggregating scalar variable 'actp_reg' with compact=bit mode in 32-bits (src/fft.cpp:322:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_reg' with compact=bit mode in 32-bits (src/fft.cpp:322:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer1_reg' with compact=bit mode in 32-bits (src/fft.cpp:322:0)
INFO: [HLS 214-241] Aggregating scalar variable 'ctrl2_reg' with compact=bit mode in 32-bits (src/fft.cpp:322:0)
INFO: [HLS 214-241] Aggregating scalar variable 'ctrl1_reg' with compact=bit mode in 32-bits (src/fft.cpp:322:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_st' with compact=bit mode in 64-bits (src/fft.cpp:322:0)
INFO: [HLS 214-241] Aggregating scalar variable 'out1' with compact=bit mode in 128-bits (src/fft.cpp:322:0)
INFO: [HLS 214-241] Aggregating scalar variable 'out2' with compact=bit mode in 128-bits (src/fft.cpp:322:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data' with compact=bit mode in 64-bits (src/fft.cpp:298:18)
INFO: [HLS 214-241] Aggregating scalar variable 'out_data' with compact=bit mode in 128-bits (src/fft.cpp:262:16)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.4 seconds. CPU system time: 0.67 seconds. Elapsed time: 5.06 seconds; current allocated memory: 221.867 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 221.867 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 233.254 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 246.020 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_268_2' (src/fft.cpp:261) in function 'write' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_281_5' (src/fft.cpp:261) in function 'write' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_268_2' (src/fft.cpp:261) in function 'write' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_281_5' (src/fft.cpp:261) in function 'write' for pipelining.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1024 for loop 'VITIS_LOOP_326_1' (src/fft.cpp:328:9) in function 'buffer_write'.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_271_3' (src/fft.cpp:271) in function 'write' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_284_6' (src/fft.cpp:284) in function 'write' completely with a factor of 8.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_326_1 (src/fft.cpp:331)  of function 'buffer_write'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_326_1' (src/fft.cpp:324:3), detected/extracted 3 process function(s): 
	 'entry_proc'
	 'buffer'
	 'write'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 281.793 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_265_1' (src/fft.cpp:261:6) in function 'write' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_278_4' (src/fft.cpp:261:6) in function 'write' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_302_2' (src/fft.cpp:297:19) in function 'buffer'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_299_1' (src/fft.cpp:297:9) in function 'buffer'.
INFO: [HLS 200-472] Inferring partial write operation for 'buffer1' (src/fft.cpp:310:38)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer1' (src/fft.cpp:312:40)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.25 seconds; current allocated memory: 343.344 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'buffer_write' ...
WARNING: [SYN 201-103] Legalizing function name 'buffer' to 'buffer_r'.
WARNING: [SYN 201-103] Legalizing function name 'write' to 'write_r'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 343.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 343.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'buffer_Pipeline_VITIS_LOOP_299_1_VITIS_LOOP_302_2_VITIS_LOOP_305_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln297) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_299_1_VITIS_LOOP_302_2_VITIS_LOOP_305_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_299_1_VITIS_LOOP_302_2_VITIS_LOOP_305_3'
WARNING: [HLS 200-871] Estimated clock period (3.592ns) exceeds the target (target clock period: 5ns, clock uncertainty: 2ns, effective delay budget: 3ns).
WARNING: [HLS 200-1016] The critical path in module 'buffer_Pipeline_VITIS_LOOP_299_1_VITIS_LOOP_302_2_VITIS_LOOP_305_3' consists of the following:	'load' operation ('rhs_V_load') on local variable 'rhs.V' [36]  (0 ns)
	'icmp' operation ('icmp_ln1027_5') [48]  (1.11 ns)
	'select' operation ('select_ln297_3', src/fft.cpp:297) [49]  (0.264 ns)
	'select' operation ('select_ln1027') [53]  (0.525 ns)
	'add' operation ('x', src/fft.cpp:305) [76]  (1.2 ns)
	'store' operation ('rhs_V_write_ln305', src/fft.cpp:305) of variable 'x', src/fft.cpp:305 on local variable 'rhs.V' [83]  (0.489 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 345.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 345.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'buffer_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 345.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 345.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_Pipeline_VITIS_LOOP_268_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_268_2'.
WARNING: [HLS 200-885] The II Violation in module 'write_Pipeline_VITIS_LOOP_268_2' (loop 'VITIS_LOOP_268_2'): Unable to schedule 'load' operation ('buffer1_load_1', src/fft.cpp:273) on array 'buffer1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buffer1'.
WARNING: [HLS 200-885] The II Violation in module 'write_Pipeline_VITIS_LOOP_268_2' (loop 'VITIS_LOOP_268_2'): Unable to schedule 'load' operation ('buffer1_load_3', src/fft.cpp:273) on array 'buffer1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'buffer1'.
WARNING: [HLS 200-885] The II Violation in module 'write_Pipeline_VITIS_LOOP_268_2' (loop 'VITIS_LOOP_268_2'): Unable to schedule 'load' operation ('buffer1_load_5', src/fft.cpp:273) on array 'buffer1' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'buffer1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 6, loop 'VITIS_LOOP_268_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 346.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 346.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_Pipeline_VITIS_LOOP_281_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_281_5'.
WARNING: [HLS 200-885] The II Violation in module 'write_Pipeline_VITIS_LOOP_281_5' (loop 'VITIS_LOOP_281_5'): Unable to schedule 'load' operation ('buffer1_load_1', src/fft.cpp:286) on array 'buffer1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buffer1'.
WARNING: [HLS 200-885] The II Violation in module 'write_Pipeline_VITIS_LOOP_281_5' (loop 'VITIS_LOOP_281_5'): Unable to schedule 'load' operation ('buffer1_load_3', src/fft.cpp:286) on array 'buffer1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'buffer1'.
WARNING: [HLS 200-885] The II Violation in module 'write_Pipeline_VITIS_LOOP_281_5' (loop 'VITIS_LOOP_281_5'): Unable to schedule 'load' operation ('buffer1_load_5', src/fft.cpp:286) on array 'buffer1' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'buffer1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 6, loop 'VITIS_LOOP_281_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 346.793 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 346.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 346.793 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 346.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_326_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 346.969 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 346.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'buffer_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 347.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 347.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 347.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'buffer_Pipeline_VITIS_LOOP_299_1_VITIS_LOOP_302_2_VITIS_LOOP_305_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'buffer_Pipeline_VITIS_LOOP_299_1_VITIS_LOOP_302_2_VITIS_LOOP_305_3' pipeline 'VITIS_LOOP_299_1_VITIS_LOOP_302_2_VITIS_LOOP_305_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_14ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'buffer_Pipeline_VITIS_LOOP_299_1_VITIS_LOOP_302_2_VITIS_LOOP_305_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 348.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'buffer_r' 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7cg-fbvb900-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=VR_IFFT
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/shine/Desktop/fft_story/vivado/ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xczu7cg-fbvb900-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name VR_IFFT -format ip_catalog -output /home/shine/Desktop/fft_story/vivado/ip_repo -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.03 seconds; current allocated memory: 215.148 MB.
INFO: [HLS 200-10] Analyzing design file 'src/fft.cpp' ... 
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop (src/fft.cpp:208:36)
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (src/fft.cpp:325:24)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:330:16)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:330:25)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:331:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:331:18)
WARNING: [HLS 200-471] Dataflow form checks found 6 issue(s) in file src/fft.cpp
WARNING: [HLS 207-5292] unused parameter 'buffer2' (src/fft.cpp:258:48)
WARNING: [HLS 207-5292] unused parameter 'ctrl2_reg' (src/fft.cpp:259:31)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:259:51)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:295:51)
WARNING: [HLS 207-5292] unused parameter 'layer2_reg' (src/fft.cpp:295:72)
WARNING: [HLS 207-5292] unused parameter 'actp_reg' (src/fft.cpp:295:91)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 29.76 seconds. CPU system time: 1.31 seconds. Elapsed time: 31.2 seconds; current allocated memory: 221.098 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::pragma() const' into 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:312:42)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:309:40)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:311:42)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:310:40)
INFO: [HLS 214-131] Inlining function 'hls::vector<half, 8ul>::pragma() const' into 'hls::vector<half, 8ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<half, 8ul>::operator[](unsigned long)' into 'write(half (*) [256], half (*) [256], hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:286:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<half, 8ul>::operator[](unsigned long)' into 'write(half (*) [256], half (*) [256], hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:273:5)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::array()' into 'hls::vector<std::complex<half>, 2ul>::vector()' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::complex<half>, 2ul>::_S_ref(std::complex<half> const (&) [2], unsigned long)' into 'std::array<std::complex<half>, 2ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::array() (.9.15)' into 'hls::vector<std::complex<half>, 2ul>::vector() (.3)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 2ul>::vector()' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:296:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:296:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 2ul>::vector() (.3)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:296:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<half, 8ul>::_S_ref(half const (&) [8], unsigned long)' into 'std::array<half, 8ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<half, 8ul>::operator[](unsigned long)' into 'write(half (*) [256], half (*) [256], hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:260:0)
INFO: [HLS 214-241] Aggregating scalar variable 'actp_reg' with compact=bit mode in 32-bits (src/fft.cpp:321:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_reg' with compact=bit mode in 32-bits (src/fft.cpp:321:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer1_reg' with compact=bit mode in 32-bits (src/fft.cpp:321:0)
INFO: [HLS 214-241] Aggregating scalar variable 'ctrl2_reg' with compact=bit mode in 32-bits (src/fft.cpp:321:0)
INFO: [HLS 214-241] Aggregating scalar variable 'ctrl1_reg' with compact=bit mode in 32-bits (src/fft.cpp:321:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_st' with compact=bit mode in 64-bits (src/fft.cpp:321:0)
INFO: [HLS 214-241] Aggregating scalar variable 'out1' with compact=bit mode in 128-bits (src/fft.cpp:321:0)
INFO: [HLS 214-241] Aggregating scalar variable 'out2' with compact=bit mode in 128-bits (src/fft.cpp:321:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data' with compact=bit mode in 64-bits (src/fft.cpp:298:18)
INFO: [HLS 214-241] Aggregating scalar variable 'out_data' with compact=bit mode in 128-bits (src/fft.cpp:262:16)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.67 seconds. CPU system time: 0.66 seconds. Elapsed time: 5.32 seconds; current allocated memory: 221.828 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 221.828 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 233.215 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 245.977 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_268_2' (src/fft.cpp:261) in function 'write' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_281_5' (src/fft.cpp:261) in function 'write' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_305_3' (src/fft.cpp:297) in function 'buffer' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_268_2' (src/fft.cpp:261) in function 'write' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_281_5' (src/fft.cpp:261) in function 'write' for pipelining.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1024 for loop 'VITIS_LOOP_325_1' (src/fft.cpp:327:9) in function 'buffer_write'.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_271_3' (src/fft.cpp:271) in function 'write' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_284_6' (src/fft.cpp:284) in function 'write' completely with a factor of 8.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_325_1 (src/fft.cpp:330)  of function 'buffer_write'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_325_1' (src/fft.cpp:323:3), detected/extracted 3 process function(s): 
	 'entry_proc'
	 'buffer'
	 'write'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 281.746 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_265_1' (src/fft.cpp:261:6) in function 'write' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_278_4' (src/fft.cpp:261:6) in function 'write' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_302_2' (src/fft.cpp:297:19) in function 'buffer'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_299_1' (src/fft.cpp:297:9) in function 'buffer'.
INFO: [HLS 200-472] Inferring partial write operation for 'buffer1' (src/fft.cpp:309:38)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer1' (src/fft.cpp:311:40)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.24 seconds; current allocated memory: 343.309 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'buffer_write' ...
WARNING: [SYN 201-103] Legalizing function name 'buffer' to 'buffer_r'.
WARNING: [SYN 201-103] Legalizing function name 'write' to 'write_r'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 343.727 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 343.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'buffer_Pipeline_VITIS_LOOP_299_1_VITIS_LOOP_302_2_VITIS_LOOP_305_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln297) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_299_1_VITIS_LOOP_302_2_VITIS_LOOP_305_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_299_1_VITIS_LOOP_302_2_VITIS_LOOP_305_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 345.512 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 345.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'buffer_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 345.512 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 345.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_Pipeline_VITIS_LOOP_268_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_268_2'.
WARNING: [HLS 200-885] The II Violation in module 'write_Pipeline_VITIS_LOOP_268_2' (loop 'VITIS_LOOP_268_2'): Unable to schedule 'load' operation ('buffer1_load_1', src/fft.cpp:273) on array 'buffer1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buffer1'.
WARNING: [HLS 200-885] The II Violation in module 'write_Pipeline_VITIS_LOOP_268_2' (loop 'VITIS_LOOP_268_2'): Unable to schedule 'load' operation ('buffer1_load_3', src/fft.cpp:273) on array 'buffer1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'buffer1'.
WARNING: [HLS 200-885] The II Violation in module 'write_Pipeline_VITIS_LOOP_268_2' (loop 'VITIS_LOOP_268_2'): Unable to schedule 'load' operation ('buffer1_load_5', src/fft.cpp:273) on array 'buffer1' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'buffer1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 6, loop 'VITIS_LOOP_268_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 346.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 346.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_Pipeline_VITIS_LOOP_281_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_281_5'.
WARNING: [HLS 200-885] The II Violation in module 'write_Pipeline_VITIS_LOOP_281_5' (loop 'VITIS_LOOP_281_5'): Unable to schedule 'load' operation ('buffer1_load_1', src/fft.cpp:286) on array 'buffer1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buffer1'.
WARNING: [HLS 200-885] The II Violation in module 'write_Pipeline_VITIS_LOOP_281_5' (loop 'VITIS_LOOP_281_5'): Unable to schedule 'load' operation ('buffer1_load_3', src/fft.cpp:286) on array 'buffer1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'buffer1'.
WARNING: [HLS 200-885] The II Violation in module 'write_Pipeline_VITIS_LOOP_281_5' (loop 'VITIS_LOOP_281_5'): Unable to schedule 'load' operation ('buffer1_load_5', src/fft.cpp:286) on array 'buffer1' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'buffer1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 6, loop 'VITIS_LOOP_281_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 346.637 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 346.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 347.195 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 347.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_325_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 347.195 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 347.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'buffer_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 347.844 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 347.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 347.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'buffer_Pipeline_VITIS_LOOP_299_1_VITIS_LOOP_302_2_VITIS_LOOP_305_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'buffer_Pipeline_VITIS_LOOP_299_1_VITIS_LOOP_302_2_VITIS_LOOP_305_3' pipeline 'VITIS_LOOP_299_1_VITIS_LOOP_302_2_VITIS_LOOP_305_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_14ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'buffer_Pipeline_VITIS_LOOP_299_1_VITIS_LOOP_302_2_VITIS_LOOP_305_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 348.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'buffer_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_16ns_47_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_39_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'buffer_r'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 350.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_Pipeline_VITIS_LOOP_268_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_Pipeline_VITIS_LOOP_268_2' pipeline 'VITIS_LOOP_268_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_Pipeline_VITIS_LOOP_268_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 351.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7cg-fbvb900-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=VR_IFFT
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/shine/Desktop/fft_story/vivado/ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xczu7cg-fbvb900-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name VR_IFFT -format ip_catalog -output /home/shine/Desktop/fft_story/vivado/ip_repo -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.03 seconds; current allocated memory: 215.148 MB.
INFO: [HLS 200-10] Analyzing design file 'src/fft.cpp' ... 
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop (src/fft.cpp:208:36)
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (src/fft.cpp:325:24)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:329:16)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:329:25)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:330:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:330:18)
WARNING: [HLS 200-471] Dataflow form checks found 6 issue(s) in file src/fft.cpp
WARNING: [HLS 207-5292] unused parameter 'buffer2' (src/fft.cpp:258:48)
WARNING: [HLS 207-5292] unused parameter 'ctrl2_reg' (src/fft.cpp:259:31)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:259:51)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:295:51)
WARNING: [HLS 207-5292] unused parameter 'layer2_reg' (src/fft.cpp:295:72)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 29.3 seconds. CPU system time: 1.37 seconds. Elapsed time: 30.95 seconds; current allocated memory: 221.113 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::pragma() const' into 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:312:64)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:311:64)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:309:62)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:310:62)
INFO: [HLS 214-131] Inlining function 'hls::vector<half, 8ul>::pragma() const' into 'hls::vector<half, 8ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<half, 8ul>::operator[](unsigned long)' into 'write(half (*) [256], half (*) [256], hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:286:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<half, 8ul>::operator[](unsigned long)' into 'write(half (*) [256], half (*) [256], hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:273:5)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::array()' into 'hls::vector<std::complex<half>, 2ul>::vector()' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::complex<half>, 2ul>::_S_ref(std::complex<half> const (&) [2], unsigned long)' into 'std::array<std::complex<half>, 2ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::array() (.9.15)' into 'hls::vector<std::complex<half>, 2ul>::vector() (.3)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 2ul>::vector()' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:296:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:296:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 2ul>::vector() (.3)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:296:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<half, 8ul>::_S_ref(half const (&) [8], unsigned long)' into 'std::array<half, 8ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<half, 8ul>::operator[](unsigned long)' into 'write(half (*) [256], half (*) [256], hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:260:0)
INFO: [HLS 214-241] Aggregating scalar variable 'actp_reg' with compact=bit mode in 32-bits (src/fft.cpp:321:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_reg' with compact=bit mode in 32-bits (src/fft.cpp:321:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer1_reg' with compact=bit mode in 32-bits (src/fft.cpp:321:0)
INFO: [HLS 214-241] Aggregating scalar variable 'ctrl2_reg' with compact=bit mode in 32-bits (src/fft.cpp:321:0)
INFO: [HLS 214-241] Aggregating scalar variable 'ctrl1_reg' with compact=bit mode in 32-bits (src/fft.cpp:321:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_st' with compact=bit mode in 64-bits (src/fft.cpp:321:0)
INFO: [HLS 214-241] Aggregating scalar variable 'out1' with compact=bit mode in 128-bits (src/fft.cpp:321:0)
INFO: [HLS 214-241] Aggregating scalar variable 'out2' with compact=bit mode in 128-bits (src/fft.cpp:321:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data' with compact=bit mode in 64-bits (src/fft.cpp:298:18)
INFO: [HLS 214-241] Aggregating scalar variable 'out_data' with compact=bit mode in 128-bits (src/fft.cpp:262:16)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.65 seconds. CPU system time: 0.64 seconds. Elapsed time: 5.29 seconds; current allocated memory: 221.973 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 221.973 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 233.270 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 246.023 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_268_2' (src/fft.cpp:261) in function 'write' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_281_5' (src/fft.cpp:261) in function 'write' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_305_3' (src/fft.cpp:297) in function 'buffer' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_268_2' (src/fft.cpp:261) in function 'write' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_281_5' (src/fft.cpp:261) in function 'write' for pipelining.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1024 for loop 'VITIS_LOOP_325_1' (src/fft.cpp:327:9) in function 'buffer_write'.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_271_3' (src/fft.cpp:271) in function 'write' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_284_6' (src/fft.cpp:284) in function 'write' completely with a factor of 8.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_325_1 (src/fft.cpp:329)  of function 'buffer_write'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_325_1' (src/fft.cpp:323:3), detected/extracted 3 process function(s): 
	 'entry_proc'
	 'buffer'
	 'write'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 281.684 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_265_1' (src/fft.cpp:261:6) in function 'write' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_278_4' (src/fft.cpp:261:6) in function 'write' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_302_2' (src/fft.cpp:297:19) in function 'buffer'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_299_1' (src/fft.cpp:297:9) in function 'buffer'.
INFO: [HLS 200-472] Inferring partial write operation for 'buffer1' (src/fft.cpp:309:60)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer1' (src/fft.cpp:311:62)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.2 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.24 seconds; current allocated memory: 343.348 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'buffer_write' ...
WARNING: [SYN 201-103] Legalizing function name 'buffer' to 'buffer_r'.
WARNING: [SYN 201-103] Legalizing function name 'write' to 'write_r'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 343.699 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 343.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'buffer_Pipeline_VITIS_LOOP_299_1_VITIS_LOOP_302_2_VITIS_LOOP_305_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln297) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_299_1_VITIS_LOOP_302_2_VITIS_LOOP_305_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_299_1_VITIS_LOOP_302_2_VITIS_LOOP_305_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 345.477 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 345.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'buffer_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 345.477 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 345.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_Pipeline_VITIS_LOOP_268_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_268_2'.
WARNING: [HLS 200-885] The II Violation in module 'write_Pipeline_VITIS_LOOP_268_2' (loop 'VITIS_LOOP_268_2'): Unable to schedule 'load' operation ('buffer1_load_1', src/fft.cpp:273) on array 'buffer1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buffer1'.
WARNING: [HLS 200-885] The II Violation in module 'write_Pipeline_VITIS_LOOP_268_2' (loop 'VITIS_LOOP_268_2'): Unable to schedule 'load' operation ('buffer1_load_3', src/fft.cpp:273) on array 'buffer1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'buffer1'.
WARNING: [HLS 200-885] The II Violation in module 'write_Pipeline_VITIS_LOOP_268_2' (loop 'VITIS_LOOP_268_2'): Unable to schedule 'load' operation ('buffer1_load_5', src/fft.cpp:273) on array 'buffer1' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'buffer1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 6, loop 'VITIS_LOOP_268_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 346.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 346.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_Pipeline_VITIS_LOOP_281_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_281_5'.
WARNING: [HLS 200-885] The II Violation in module 'write_Pipeline_VITIS_LOOP_281_5' (loop 'VITIS_LOOP_281_5'): Unable to schedule 'load' operation ('buffer1_load_1', src/fft.cpp:286) on array 'buffer1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buffer1'.
WARNING: [HLS 200-885] The II Violation in module 'write_Pipeline_VITIS_LOOP_281_5' (loop 'VITIS_LOOP_281_5'): Unable to schedule 'load' operation ('buffer1_load_3', src/fft.cpp:286) on array 'buffer1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'buffer1'.
WARNING: [HLS 200-885] The II Violation in module 'write_Pipeline_VITIS_LOOP_281_5' (loop 'VITIS_LOOP_281_5'): Unable to schedule 'load' operation ('buffer1_load_5', src/fft.cpp:286) on array 'buffer1' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'buffer1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 6, loop 'VITIS_LOOP_281_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 346.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 346.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 347.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 347.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_325_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 347.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 347.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'buffer_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 347.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 347.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 347.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'buffer_Pipeline_VITIS_LOOP_299_1_VITIS_LOOP_302_2_VITIS_LOOP_305_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'buffer_Pipeline_VITIS_LOOP_299_1_VITIS_LOOP_302_2_VITIS_LOOP_305_3' pipeline 'VITIS_LOOP_299_1_VITIS_LOOP_302_2_VITIS_LOOP_305_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_14ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'buffer_Pipeline_VITIS_LOOP_299_1_VITIS_LOOP_302_2_VITIS_LOOP_305_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 348.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'buffer_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_16ns_47_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_39_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_8ns_8ns_8_12_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'buffer_r'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 350.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_Pipeline_VITIS_LOOP_268_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_Pipeline_VITIS_LOOP_268_2' pipeline 'VITIS_LOOP_268_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_Pipeline_VITIS_LOOP_268_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 351.527 MB.
INFO: [HLS 200-10]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7cg-fbvb900-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=VR_IFFT
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/shine/Desktop/fft_story/vivado/ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xczu7cg-fbvb900-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name VR_IFFT -format ip_catalog -output /home/shine/Desktop/fft_story/vivado/ip_repo -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 10.03 seconds; current allocated memory: 206.242 MB.
INFO: [HLS 200-10] Analyzing design file 'src/fft.cpp' ... 
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop (src/fft.cpp:208:36)
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (src/fft.cpp:325:24)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:329:16)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:329:25)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:330:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:330:18)
WARNING: [HLS 200-471] Dataflow form checks found 6 issue(s) in file src/fft.cpp
WARNING: [HLS 207-5292] unused parameter 'buffer2' (src/fft.cpp:258:48)
WARNING: [HLS 207-5292] unused parameter 'ctrl2_reg' (src/fft.cpp:259:31)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:259:51)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:295:51)
WARNING: [HLS 207-5292] unused parameter 'layer2_reg' (src/fft.cpp:295:72)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 28.84 seconds. CPU system time: 1.3 seconds. Elapsed time: 30.41 seconds; current allocated memory: 212.207 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::pragma() const' into 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:312:64)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:311:64)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:309:62)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:310:62)
INFO: [HLS 214-131] Inlining function 'hls::vector<half, 8ul>::pragma() const' into 'hls::vector<half, 8ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<half, 8ul>::operator[](unsigned long)' into 'write(half (*) [256], half (*) [256], hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:286:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<half, 8ul>::operator[](unsigned long)' into 'write(half (*) [256], half (*) [256], hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:273:5)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::array()' into 'hls::vector<std::complex<half>, 2ul>::vector()' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::complex<half>, 2ul>::_S_ref(std::complex<half> const (&) [2], unsigned long)' into 'std::array<std::complex<half>, 2ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::array() (.9.15)' into 'hls::vector<std::complex<half>, 2ul>::vector() (.3)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 2ul>::vector()' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:296:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:296:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 2ul>::vector() (.3)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:296:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<half, 8ul>::_S_ref(half const (&) [8], unsigned long)' into 'std::array<half, 8ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<half, 8ul>::operator[](unsigned long)' into 'write(half (*) [256], half (*) [256], hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:260:0)
INFO: [HLS 214-241] Aggregating scalar variable 'actp_reg' with compact=bit mode in 32-bits (src/fft.cpp:321:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_reg' with compact=bit mode in 32-bits (src/fft.cpp:321:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer1_reg' with compact=bit mode in 32-bits (src/fft.cpp:321:0)
INFO: [HLS 214-241] Aggregating scalar variable 'ctrl2_reg' with compact=bit mode in 32-bits (src/fft.cpp:321:0)
INFO: [HLS 214-241] Aggregating scalar variable 'ctrl1_reg' with compact=bit mode in 32-bits (src/fft.cpp:321:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_st' with compact=bit mode in 64-bits (src/fft.cpp:321:0)
INFO: [HLS 214-241] Aggregating scalar variable 'out1' with compact=bit mode in 128-bits (src/fft.cpp:321:0)
INFO: [HLS 214-241] Aggregating scalar variable 'out2' with compact=bit mode in 128-bits (src/fft.cpp:321:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data' with compact=bit mode in 64-bits (src/fft.cpp:298:18)
INFO: [HLS 214-241] Aggregating scalar variable 'out_data' with compact=bit mode in 128-bits (src/fft.cpp:262:16)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.41 seconds. CPU system time: 0.64 seconds. Elapsed time: 5.07 seconds; current allocated memory: 213.066 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 213.066 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 224.363 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 237.117 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_268_2' (src/fft.cpp:261) in function 'write' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_281_5' (src/fft.cpp:261) in function 'write' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_305_3' (src/fft.cpp:297) in function 'buffer' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_268_2' (src/fft.cpp:261) in function 'write' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_281_5' (src/fft.cpp:261) in function 'write' for pipelining.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1024 for loop 'VITIS_LOOP_325_1' (src/fft.cpp:327:9) in function 'buffer_write'.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_271_3' (src/fft.cpp:271) in function 'write' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_284_6' (src/fft.cpp:284) in function 'write' completely with a factor of 8.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_325_1 (src/fft.cpp:329)  of function 'buffer_write'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_325_1' (src/fft.cpp:323:3), detected/extracted 3 process function(s): 
	 'entry_proc'
	 'buffer'
	 'write'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 272.766 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_265_1' (src/fft.cpp:261:6) in function 'write' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_278_4' (src/fft.cpp:261:6) in function 'write' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_302_2' (src/fft.cpp:297:19) in function 'buffer'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_299_1' (src/fft.cpp:297:9) in function 'buffer'.
INFO: [HLS 200-472] Inferring partial write operation for 'buffer1' (src/fft.cpp:309:60)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer1' (src/fft.cpp:311:62)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.17 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.21 seconds; current allocated memory: 334.477 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'buffer_write' ...
WARNING: [SYN 201-103] Legalizing function name 'buffer' to 'buffer_r'.
WARNING: [SYN 201-103] Legalizing function name 'write' to 'write_r'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.09 seconds; current allocated memory: 334.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 334.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'buffer_Pipeline_VITIS_LOOP_299_1_VITIS_LOOP_302_2_VITIS_LOOP_305_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln297) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_299_1_VITIS_LOOP_302_2_VITIS_LOOP_305_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_299_1_VITIS_LOOP_302_2_VITIS_LOOP_305_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 336.582 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 336.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'buffer_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 336.582 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 336.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_Pipeline_VITIS_LOOP_268_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_268_2'.
WARNING: [HLS 200-885] The II Violation in module 'write_Pipeline_VITIS_LOOP_268_2' (loop 'VITIS_LOOP_268_2'): Unable to schedule 'load' operation ('buffer1_load_1', src/fft.cpp:273) on array 'buffer1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buffer1'.
WARNING: [HLS 200-885] The II Violation in module 'write_Pipeline_VITIS_LOOP_268_2' (loop 'VITIS_LOOP_268_2'): Unable to schedule 'load' operation ('buffer1_load_3', src/fft.cpp:273) on array 'buffer1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'buffer1'.
WARNING: [HLS 200-885] The II Violation in module 'write_Pipeline_VITIS_LOOP_268_2' (loop 'VITIS_LOOP_268_2'): Unable to schedule 'load' operation ('buffer1_load_5', src/fft.cpp:273) on array 'buffer1' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'buffer1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 6, loop 'VITIS_LOOP_268_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 337.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 337.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_Pipeline_VITIS_LOOP_281_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_281_5'.
WARNING: [HLS 200-885] The II Violation in module 'write_Pipeline_VITIS_LOOP_281_5' (loop 'VITIS_LOOP_281_5'): Unable to schedule 'load' operation ('buffer1_load_1', src/fft.cpp:286) on array 'buffer1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buffer1'.
WARNING: [HLS 200-885] The II Violation in module 'write_Pipeline_VITIS_LOOP_281_5' (loop 'VITIS_LOOP_281_5'): Unable to schedule 'load' operation ('buffer1_load_3', src/fft.cpp:286) on array 'buffer1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'buffer1'.
WARNING: [HLS 200-885] The II Violation in module 'write_Pipeline_VITIS_LOOP_281_5' (loop 'VITIS_LOOP_281_5'): Unable to schedule 'load' operation ('buffer1_load_5', src/fft.cpp:286) on array 'buffer1' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'buffer1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 6, loop 'VITIS_LOOP_281_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 337.859 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 337.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 337.859 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 337.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_325_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 337.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 338.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'buffer_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 339.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 339.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 339.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'buffer_Pipeline_VITIS_LOOP_299_1_VITIS_LOOP_302_2_VITIS_LOOP_305_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'buffer_Pipeline_VITIS_LOOP_299_1_VITIS_LOOP_302_2_VITIS_LOOP_305_3' pipeline 'VITIS_LOOP_299_1_VITIS_LOOP_302_2_VITIS_LOOP_305_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_14ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'buffer_Pipeline_VITIS_LOOP_299_1_VITIS_LOOP_302_2_VITIS_LOOP_305_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 339.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'buffer_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_16ns_47_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_39_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_8ns_8ns_8_12_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'buffer_r'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 341.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_Pipeline_VITIS_LOOP_268_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_Pipeline_VITIS_LOOP_268_2' pipeline 'VITIS_LOOP_268_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_Pipeline_VITIS_LOOP_268_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 342.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7cg-fbvb900-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=VR_IFFT
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/shine/Desktop/fft_story/vivado/ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xczu7cg-fbvb900-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name VR_IFFT -format ip_catalog -output /home/shine/Desktop/fft_story/vivado/ip_repo -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.03 seconds; current allocated memory: 215.148 MB.
INFO: [HLS 200-10] Analyzing design file 'src/fft.cpp' ... 
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop (src/fft.cpp:208:36)
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (src/fft.cpp:327:24)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:331:16)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:331:25)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:332:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:332:18)
WARNING: [HLS 200-471] Dataflow form checks found 6 issue(s) in file src/fft.cpp
WARNING: [HLS 207-5292] unused parameter 'buffer2' (src/fft.cpp:258:48)
WARNING: [HLS 207-5292] unused parameter 'ctrl2_reg' (src/fft.cpp:259:31)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:259:51)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:295:51)
WARNING: [HLS 207-5292] unused parameter 'layer2_reg' (src/fft.cpp:295:72)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 28.9 seconds. CPU system time: 1.35 seconds. Elapsed time: 30.45 seconds; current allocated memory: 221.121 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::pragma() const' into 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:312:64)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:311:64)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:309:62)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:310:62)
INFO: [HLS 214-131] Inlining function 'hls::vector<half, 8ul>::pragma() const' into 'hls::vector<half, 8ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<half, 8ul>::operator[](unsigned long)' into 'write(half (*) [256], half (*) [256], hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:286:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<half, 8ul>::operator[](unsigned long)' into 'write(half (*) [256], half (*) [256], hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:273:5)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::array()' into 'hls::vector<std::complex<half>, 2ul>::vector()' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::complex<half>, 2ul>::_S_ref(std::complex<half> const (&) [2], unsigned long)' into 'std::array<std::complex<half>, 2ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::array() (.9.15)' into 'hls::vector<std::complex<half>, 2ul>::vector() (.3)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 2ul>::vector()' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:296:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:296:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 2ul>::vector() (.3)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:296:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<half, 8ul>::_S_ref(half const (&) [8], unsigned long)' into 'std::array<half, 8ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<half, 8ul>::operator[](unsigned long)' into 'write(half (*) [256], half (*) [256], hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:260:0)
INFO: [HLS 214-248] Applying array_partition to 'buffer1': Cyclic partitioning with factor 2 on dimension 2. (src/fft.cpp:323:11)
INFO: [HLS 214-248] Applying array_partition to 'buffer2': Cyclic partitioning with factor 2 on dimension 2. (src/fft.cpp:324:11)
INFO: [HLS 214-241] Aggregating scalar variable 'actp_reg' with compact=bit mode in 32-bits (src/fft.cpp:321:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_reg' with compact=bit mode in 32-bits (src/fft.cpp:321:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer1_reg' with compact=bit mode in 32-bits (src/fft.cpp:321:0)
INFO: [HLS 214-241] Aggregating scalar variable 'ctrl2_reg' with compact=bit mode in 32-bits (src/fft.cpp:321:0)
INFO: [HLS 214-241] Aggregating scalar variable 'ctrl1_reg' with compact=bit mode in 32-bits (src/fft.cpp:321:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_st' with compact=bit mode in 64-bits (src/fft.cpp:321:0)
INFO: [HLS 214-241] Aggregating scalar variable 'out1' with compact=bit mode in 128-bits (src/fft.cpp:321:0)
INFO: [HLS 214-241] Aggregating scalar variable 'out2' with compact=bit mode in 128-bits (src/fft.cpp:321:0)
INFO: [HLS 214-241] Aggregating scalar variable 'out_data' with compact=bit mode in 128-bits (src/fft.cpp:262:16)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data' with compact=bit mode in 64-bits (src/fft.cpp:298:18)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.63 seconds. CPU system time: 0.69 seconds. Elapsed time: 5.31 seconds; current allocated memory: 221.883 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 221.883 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 233.348 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 246.148 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_268_2' (src/fft.cpp:261) in function 'write' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_281_5' (src/fft.cpp:261) in function 'write' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_305_3' (src/fft.cpp:297) in function 'buffer' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_268_2' (src/fft.cpp:261) in function 'write' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_281_5' (src/fft.cpp:261) in function 'write' for pipelining.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1024 for loop 'VITIS_LOOP_327_1' (src/fft.cpp:329:9) in function 'buffer_write'.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_271_3' (src/fft.cpp:271) in function 'write' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_284_6' (src/fft.cpp:284) in function 'write' completely with a factor of 8.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_327_1 (src/fft.cpp:331)  of function 'buffer_write'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_327_1' (src/fft.cpp:323:3), detected/extracted 3 process function(s): 
	 'entry_proc'
	 'buffer'
	 'write'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.47 seconds; current allocated memory: 281.762 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_265_1' (src/fft.cpp:261:6) in function 'write' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_278_4' (src/fft.cpp:261:6) in function 'write' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_302_2' (src/fft.cpp:297:19) in function 'buffer'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_299_1' (src/fft.cpp:297:9) in function 'buffer'.
INFO: [HLS 200-472] Inferring partial write operation for 'buffer1_0' (src/fft.cpp:309:60)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer1_0' (src/fft.cpp:311:62)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.2 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.25 seconds; current allocated memory: 343.465 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'buffer_write' ...
WARNING: [SYN 201-103] Legalizing function name 'buffer' to 'buffer_r'.
WARNING: [SYN 201-103] Legalizing function name 'write' to 'write_r'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 343.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 343.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'buffer_Pipeline_VITIS_LOOP_299_1_VITIS_LOOP_302_2_VITIS_LOOP_305_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_299_1_VITIS_LOOP_302_2_VITIS_LOOP_305_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_299_1_VITIS_LOOP_302_2_VITIS_LOOP_305_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 346.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 346.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'buffer_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 346.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 346.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_Pipeline_VITIS_LOOP_268_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_268_2'.
WARNING: [HLS 200-885] The II Violation in module 'write_Pipeline_VITIS_LOOP_268_2' (loop 'VITIS_LOOP_268_2'): Unable to schedule 'load' operation ('buffer1_0_load_1', src/fft.cpp:273) on array 'buffer1_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buffer1_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'VITIS_LOOP_268_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 346.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 346.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_Pipeline_VITIS_LOOP_281_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_281_5'.
WARNING: [HLS 200-885] The II Violation in module 'write_Pipeline_VITIS_LOOP_281_5' (loop 'VITIS_LOOP_281_5'): Unable to schedule 'load' operation ('buffer1_0_load_1', src/fft.cpp:286) on array 'buffer1_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buffer1_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'VITIS_LOOP_281_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 346.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 346.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 347.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 347.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_327_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 347.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 347.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'buffer_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 347.934 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 347.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 347.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'buffer_Pipeline_VITIS_LOOP_299_1_VITIS_LOOP_302_2_VITIS_LOOP_305_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'buffer_Pipeline_VITIS_LOOP_299_1_VITIS_LOOP_302_2_VITIS_LOOP_305_3' pipeline 'VITIS_LOOP_299_1_VITIS_LOOP_302_2_VITIS_LOOP_305_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'buffer_Pipeline_VITIS_LOOP_299_1_VITIS_LOOP_302_2_VITIS_LOOP_305_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 348.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'buffer_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_16ns_47_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_39_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_8ns_8ns_8_12_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'buffer_r'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 350.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_Pipeline_VITIS_LOOP_268_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_Pipeline_VITIS_LOOP_268_2' pipeline 'VITIS_LOOP_268_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_Pipeline_VITIS_LOOP_268_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 351.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_Pipeline_VITIS_LOOP_281_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_Pipeline_VITIS_LOOP_281_5' pipeline 'VITIS_LOOP_281_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_Pipeline_VITIS_LOOP_281_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 353.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'wr_ptr1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wr_ptr2' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'udiv_16ns_8ns_16_20_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_8ns_8ns_8_12_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_r'.
INFO: [HLS 200-111]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7cg-fbvb900-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=VR_IFFT
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/shine/Desktop/fft_story/vivado/ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xczu7cg-fbvb900-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name VR_IFFT -format ip_catalog -output /home/shine/Desktop/fft_story/vivado/ip_repo -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.03 seconds; current allocated memory: 206.242 MB.
INFO: [HLS 200-10] Analyzing design file 'src/fft.cpp' ... 
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop (src/fft.cpp:208:36)
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (src/fft.cpp:327:24)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:331:16)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:331:25)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:332:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:332:18)
WARNING: [HLS 200-471] Dataflow form checks found 6 issue(s) in file src/fft.cpp
WARNING: [HLS 207-5292] unused parameter 'buffer2' (src/fft.cpp:258:48)
WARNING: [HLS 207-5292] unused parameter 'ctrl2_reg' (src/fft.cpp:259:31)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:259:51)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:295:51)
WARNING: [HLS 207-5292] unused parameter 'layer2_reg' (src/fft.cpp:295:72)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 29.2 seconds. CPU system time: 1.27 seconds. Elapsed time: 30.64 seconds; current allocated memory: 212.223 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::pragma() const' into 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:312:64)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:311:64)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:309:62)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:310:62)
INFO: [HLS 214-131] Inlining function 'hls::vector<half, 8ul>::pragma() const' into 'hls::vector<half, 8ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<half, 8ul>::operator[](unsigned long)' into 'write(half (*) [256], half (*) [256], hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:286:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<half, 8ul>::operator[](unsigned long)' into 'write(half (*) [256], half (*) [256], hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:273:5)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::array()' into 'hls::vector<std::complex<half>, 2ul>::vector()' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::complex<half>, 2ul>::_S_ref(std::complex<half> const (&) [2], unsigned long)' into 'std::array<std::complex<half>, 2ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::array() (.9.15)' into 'hls::vector<std::complex<half>, 2ul>::vector() (.3)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 2ul>::vector()' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:296:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:296:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 2ul>::vector() (.3)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:296:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<half, 8ul>::_S_ref(half const (&) [8], unsigned long)' into 'std::array<half, 8ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<half, 8ul>::operator[](unsigned long)' into 'write(half (*) [256], half (*) [256], hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:260:0)
INFO: [HLS 214-248] Applying array_partition to 'buffer1': Cyclic partitioning with factor 2 on dimension 2. (src/fft.cpp:323:11)
INFO: [HLS 214-248] Applying array_partition to 'buffer2': Cyclic partitioning with factor 2 on dimension 2. (src/fft.cpp:324:11)
INFO: [HLS 214-241] Aggregating scalar variable 'actp_reg' with compact=bit mode in 32-bits (src/fft.cpp:321:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_reg' with compact=bit mode in 32-bits (src/fft.cpp:321:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer1_reg' with compact=bit mode in 32-bits (src/fft.cpp:321:0)
INFO: [HLS 214-241] Aggregating scalar variable 'ctrl2_reg' with compact=bit mode in 32-bits (src/fft.cpp:321:0)
INFO: [HLS 214-241] Aggregating scalar variable 'ctrl1_reg' with compact=bit mode in 32-bits (src/fft.cpp:321:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_st' with compact=bit mode in 64-bits (src/fft.cpp:321:0)
INFO: [HLS 214-241] Aggregating scalar variable 'out1' with compact=bit mode in 128-bits (src/fft.cpp:321:0)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7cg-fbvb900-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=VR_IFFT
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/shine/Desktop/fft_story/vivado/ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xczu7cg-fbvb900-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name VR_IFFT -format ip_catalog -output /home/shine/Desktop/fft_story/vivado/ip_repo -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.03 seconds; current allocated memory: 206.242 MB.
INFO: [HLS 200-10] Analyzing design file 'src/fft.cpp' ... 
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop (src/fft.cpp:208:36)
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (src/fft.cpp:327:24)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:331:16)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:331:25)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:332:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:332:18)
WARNING: [HLS 200-471] Dataflow form checks found 6 issue(s) in file src/fft.cpp
WARNING: [HLS 207-5292] unused parameter 'buffer2' (src/fft.cpp:258:48)
WARNING: [HLS 207-5292] unused parameter 'ctrl2_reg' (src/fft.cpp:259:31)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:259:51)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:295:51)
WARNING: [HLS 207-5292] unused parameter 'layer2_reg' (src/fft.cpp:295:72)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 29.73 seconds. CPU system time: 1.27 seconds. Elapsed time: 31.09 seconds; current allocated memory: 212.215 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::pragma() const' into 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:312:64)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:311:64)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:309:62)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:310:62)
INFO: [HLS 214-131] Inlining function 'hls::vector<half, 8ul>::pragma() const' into 'hls::vector<half, 8ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<half, 8ul>::operator[](unsigned long)' into 'write(half (*) [256], half (*) [256], hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:286:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<half, 8ul>::operator[](unsigned long)' into 'write(half (*) [256], half (*) [256], hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:273:5)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::array()' into 'hls::vector<std::complex<half>, 2ul>::vector()' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::complex<half>, 2ul>::_S_ref(std::complex<half> const (&) [2], unsigned long)' into 'std::array<std::complex<half>, 2ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::array() (.9.15)' into 'hls::vector<std::complex<half>, 2ul>::vector() (.3)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 2ul>::vector()' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:296:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:296:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 2ul>::vector() (.3)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:296:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<half, 8ul>::_S_ref(half const (&) [8], unsigned long)' into 'std::array<half, 8ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<half, 8ul>::operator[](unsigned long)' into 'write(half (*) [256], half (*) [256], hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t*, ctrl2_t*, layer1_t*, layer2_t*, actp_t*)' (src/fft.cpp:260:0)
INFO: [HLS 214-248] Applying array_partition to 'buffer1': Cyclic partitioning with factor 2 on dimension 2. (src/fft.cpp:323:11)
INFO: [HLS 214-248] Applying array_partition to 'buffer2': Cyclic partitioning with factor 2 on dimension 2. (src/fft.cpp:324:11)
INFO: [HLS 214-241] Aggregating scalar variable 'actp_reg' with compact=bit mode in 32-bits (src/fft.cpp:321:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer2_reg' with compact=bit mode in 32-bits (src/fft.cpp:321:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer1_reg' with compact=bit mode in 32-bits (src/fft.cpp:321:0)
INFO: [HLS 214-241] Aggregating scalar variable 'ctrl2_reg' with compact=bit mode in 32-bits (src/fft.cpp:321:0)
INFO: [HLS 214-241] Aggregating scalar variable 'ctrl1_reg' with compact=bit mode in 32-bits (src/fft.cpp:321:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_st' with compact=bit mode in 64-bits (src/fft.cpp:321:0)
INFO: [HLS 214-241] Aggregating scalar variable 'out1' with compact=bit mode in 128-bits (src/fft.cpp:321:0)
INFO: [HLS 214-241] Aggregating scalar variable 'out2' with compact=bit mode in 128-bits (src/fft.cpp:321:0)
INFO: [HLS 214-241] Aggregating scalar variable 'out_data' with compact=bit mode in 128-bits (src/fft.cpp:262:16)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data' with compact=bit mode in 64-bits (src/fft.cpp:298:18)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.4 seconds. CPU system time: 0.61 seconds. Elapsed time: 5.02 seconds; current allocated memory: 212.977 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 212.977 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 224.449 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 237.266 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_268_2' (src/fft.cpp:261) in function 'write' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_281_5' (src/fft.cpp:261) in function 'write' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_305_3' (src/fft.cpp:297) in function 'buffer' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_268_2' (src/fft.cpp:261) in function 'write' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_281_5' (src/fft.cpp:261) in function 'write' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_271_3' (src/fft.cpp:271) in function 'write' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_284_6' (src/fft.cpp:284) in function 'write' completely with a factor of 8.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_327_1 (src/fft.cpp:331)  of function 'buffer_write'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_327_1' (src/fft.cpp:323:3), detected/extracted 3 process function(s): 
	 'entry_proc'
	 'buffer'
	 'write'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.48 seconds; current allocated memory: 272.945 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_265_1' (src/fft.cpp:261:6) in function 'write' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_278_4' (src/fft.cpp:261:6) in function 'write' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_302_2' (src/fft.cpp:297:19) in function 'buffer'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_299_1' (src/fft.cpp:297:9) in function 'buffer'.
INFO: [HLS 200-472] Inferring partial write operation for 'buffer1_0' (src/fft.cpp:309:60)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer1_0' (src/fft.cpp:311:62)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.22 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.25 seconds; current allocated memory: 343.961 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'buffer_write' ...
WARNING: [SYN 201-103] Legalizing function name 'buffer' to 'buffer_r'.
WARNING: [SYN 201-103] Legalizing function name 'write' to 'write_r'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.11 seconds; current allocated memory: 344.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 344.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'buffer_Pipeline_VITIS_LOOP_299_1_VITIS_LOOP_302_2_VITIS_LOOP_305_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_299_1_VITIS_LOOP_302_2_VITIS_LOOP_305_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_299_1_VITIS_LOOP_302_2_VITIS_LOOP_305_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 346.969 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 346.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'buffer_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 346.969 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 346.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_Pipeline_VITIS_LOOP_268_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_268_2'.
WARNING: [HLS 200-885] The II Violation in module 'write_Pipeline_VITIS_LOOP_268_2' (loop 'VITIS_LOOP_268_2'): Unable to schedule 'load' operation ('buffer1_0_load_1', src/fft.cpp:273) on array 'buffer1_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buffer1_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'VITIS_LOOP_268_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 346.969 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 346.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_Pipeline_VITIS_LOOP_281_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_281_5'.
WARNING: [HLS 200-885] The II Violation in module 'write_Pipeline_VITIS_LOOP_281_5' (loop 'VITIS_LOOP_281_5'): Unable to schedule 'load' operation ('buffer1_0_load_1', src/fft.cpp:286) on array 'buffer1_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buffer1_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'VITIS_LOOP_281_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 347.422 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 347.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 347.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 347.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_327_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 347.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 347.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 348.637 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 348.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'buffer_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 348.637 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 348.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 348.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'buffer_Pipeline_VITIS_LOOP_299_1_VITIS_LOOP_302_2_VITIS_LOOP_305_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'buffer_Pipeline_VITIS_LOOP_299_1_VITIS_LOOP_302_2_VITIS_LOOP_305_3' pipeline 'VITIS_LOOP_299_1_VITIS_LOOP_302_2_VITIS_LOOP_305_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'buffer_Pipeline_VITIS_LOOP_299_1_VITIS_LOOP_302_2_VITIS_LOOP_305_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 349.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'buffer_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_16ns_47_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_39_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_8ns_8ns_8_12_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'buffer_r'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 351.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_Pipeline_VITIS_LOOP_268_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_Pipeline_VITIS_LOOP_268_2' pipeline 'VITIS_LOOP_268_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_Pipeline_VITIS_LOOP_268_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 352.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_Pipeline_VITIS_LOOP_281_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_Pipeline_VITIS_LOOP_281_5' pipeline 'VITIS_LOOP_281_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_Pipeline_VITIS_LOOP_281_5'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7cg-fbvb900-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=VR_IFFT
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/shine/Desktop/fft_story/vivado/ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xczu7cg-fbvb900-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name VR_IFFT -format ip_catalog -output /home/shine/Desktop/fft_story/vivado/ip_repo -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.03 seconds; current allocated memory: 206.242 MB.
INFO: [HLS 200-10] Analyzing design file 'src/fft.cpp' ... 
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop (src/fft.cpp:208:36)
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (src/fft.cpp:327:24)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:331:16)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:331:25)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:332:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:332:18)
WARNING: [HLS 200-471] Dataflow form checks found 6 issue(s) in file src/fft.cpp
WARNING: [HLS 207-5292] unused parameter 'buffer2' (src/fft.cpp:258:48)
WARNING: [HLS 207-5292] unused parameter 'ctrl2_reg' (src/fft.cpp:259:29)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:259:48)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:295:48)
WARNING: [HLS 207-5292] unused parameter 'layer2_reg' (src/fft.cpp:295:68)
WARNING: [HLS 207-5292] unused parameter 'layer2_reg' (src/fft.cpp:341:72)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 29.53 seconds. CPU system time: 1.27 seconds. Elapsed time: 30.97 seconds; current allocated memory: 212.191 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::pragma() const' into 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t, ctrl2_t, layer1_t, layer2_t, actp_t)' (src/fft.cpp:312:62)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t, ctrl2_t, layer1_t, layer2_t, actp_t)' (src/fft.cpp:311:62)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t, ctrl2_t, layer1_t, layer2_t, actp_t)' (src/fft.cpp:309:60)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t, ctrl2_t, layer1_t, layer2_t, actp_t)' (src/fft.cpp:310:60)
INFO: [HLS 214-131] Inlining function 'hls::vector<half, 8ul>::pragma() const' into 'hls::vector<half, 8ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<half, 8ul>::operator[](unsigned long)' into 'write(half (*) [256], half (*) [256], hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t, ctrl2_t, layer1_t, layer2_t, actp_t)' (src/fft.cpp:286:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<half, 8ul>::operator[](unsigned long)' into 'write(half (*) [256], half (*) [256], hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t, ctrl2_t, layer1_t, layer2_t, actp_t)' (src/fft.cpp:273:5)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::array()' into 'hls::vector<std::complex<half>, 2ul>::vector()' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::complex<half>, 2ul>::_S_ref(std::complex<half> const (&) [2], unsigned long)' into 'std::array<std::complex<half>, 2ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::array() (.9.15)' into 'hls::vector<std::complex<half>, 2ul>::vector() (.3)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 2ul>::vector()' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t, ctrl2_t, layer1_t, layer2_t, actp_t)' (src/fft.cpp:296:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t, ctrl2_t, layer1_t, layer2_t, actp_t)' (src/fft.cpp:296:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 2ul>::vector() (.3)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t, ctrl2_t, layer1_t, layer2_t, actp_t)' (src/fft.cpp:296:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<half, 8ul>::_S_ref(half const (&) [8], unsigned long)' into 'std::array<half, 8ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<half, 8ul>::operator[](unsigned long)' into 'write(half (*) [256], half (*) [256], hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t, ctrl2_t, layer1_t, layer2_t, actp_t)' (src/fft.cpp:260:0)
INFO: [HLS 214-248] Applying array_partition to 'buffer1': Cyclic partitioning with factor 2 on dimension 2. (src/fft.cpp:323:11)
INFO: [HLS 214-248] Applying array_partition to 'buffer2': Cyclic partitioning with factor 2 on dimension 2. (src/fft.cpp:324:11)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_st' with compact=bit mode in 64-bits (src/fft.cpp:321:0)
INFO: [HLS 214-241] Aggregating scalar variable 'out1' with compact=bit mode in 128-bits (src/fft.cpp:321:0)
INFO: [HLS 214-241] Aggregating scalar variable 'out2' with compact=bit mode in 128-bits (src/fft.cpp:321:0)
INFO: [HLS 214-241] Aggregating scalar variable 'out_data' with compact=bit mode in 128-bits (src/fft.cpp:262:16)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data' with compact=bit mode in 64-bits (src/fft.cpp:298:18)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.87 seconds. CPU system time: 0.57 seconds. Elapsed time: 5.45 seconds; current allocated memory: 212.953 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 212.953 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 224.641 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 237.910 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_268_2' (src/fft.cpp:261) in function 'write' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_281_5' (src/fft.cpp:261) in function 'write' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_305_3' (src/fft.cpp:297) in function 'buffer' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_268_2' (src/fft.cpp:261) in function 'write' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_281_5' (src/fft.cpp:261) in function 'write' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_271_3' (src/fft.cpp:271) in function 'write' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_284_6' (src/fft.cpp:284) in function 'write' completely with a factor of 8.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_327_1 (src/fft.cpp:331)  of function 'buffer_write'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_327_1' (src/fft.cpp:323:3), detected/extracted 3 process function(s): 
	 'entry_proc'
	 'buffer'
	 'write'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 274.371 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_265_1' (src/fft.cpp:261:6) in function 'write' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_278_4' (src/fft.cpp:261:6) in function 'write' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_302_2' (src/fft.cpp:297:19) in function 'buffer'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_299_1' (src/fft.cpp:297:9) in function 'buffer'.
INFO: [HLS 200-472] Inferring partial write operation for 'buffer11' (src/fft.cpp:309:58)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer11' (src/fft.cpp:311:60)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.2 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.24 seconds; current allocated memory: 345.340 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'buffer_write' ...
WARNING: [SYN 201-103] Legalizing function name 'buffer' to 'buffer_r'.
WARNING: [SYN 201-103] Legalizing function name 'write' to 'write_r'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 345.910 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 345.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'buffer_Pipeline_VITIS_LOOP_299_1_VITIS_LOOP_302_2_VITIS_LOOP_305_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_299_1_VITIS_LOOP_302_2_VITIS_LOOP_305_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_299_1_VITIS_LOOP_302_2_VITIS_LOOP_305_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 348.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 348.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'buffer_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 348.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 348.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_Pipeline_VITIS_LOOP_268_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_268_2'.
WARNING: [HLS 200-885] The II Violation in module 'write_Pipeline_VITIS_LOOP_268_2' (loop 'VITIS_LOOP_268_2'): Unable to schedule 'load' operation ('buffer11_load_1', src/fft.cpp:273->src/fft.cpp:332) on array 'buffer11' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buffer11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'VITIS_LOOP_268_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 348.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 348.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_Pipeline_VITIS_LOOP_281_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_281_5'.
WARNING: [HLS 200-885] The II Violation in module 'write_Pipeline_VITIS_LOOP_281_5' (loop 'VITIS_LOOP_281_5'): Unable to schedule 'load' operation ('buffer11_load_1', src/fft.cpp:286->src/fft.cpp:332) on array 'buffer11' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buffer11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'VITIS_LOOP_281_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 348.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 348.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 349.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 349.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_327_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 349.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 349.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 350.129 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 350.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'buffer_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_i) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 350.406 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 350.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 350.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'buffer_Pipeline_VITIS_LOOP_299_1_VITIS_LOOP_302_2_VITIS_LOOP_305_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'buffer_Pipeline_VITIS_LOOP_299_1_VITIS_LOOP_302_2_VITIS_LOOP_305_3' pipeline 'VITIS_LOOP_299_1_VITIS_LOOP_302_2_VITIS_LOOP_305_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'buffer_Pipeline_VITIS_LOOP_299_1_VITIS_LOOP_302_2_VITIS_LOOP_305_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 350.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'buffer_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_16ns_47_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_39_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_8ns_8ns_8_12_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'buffer_r'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 353.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_Pipeline_VITIS_LOOP_268_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_Pipeline_VITIS_LOOP_268_2' pipeline 'VITIS_LOOP_268_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_Pipeline_VITIS_LOOP_268_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 354.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_Pipeline_VITIS_LOOP_281_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_Pipeline_VITIS_LOOP_281_5' pipeline 'VITIS_LOOP_281_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_Pipeline_VITIS_LOOP_281_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 355.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'wr_ptr1' is power-on initialization.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7cg-fbvb900-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=VR_IFFT
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/shine/Desktop/fft_story/vivado/ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xczu7cg-fbvb900-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name VR_IFFT -format ip_catalog -output /home/shine/Desktop/fft_story/vivado/ip_repo -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 206.242 MB.
INFO: [HLS 200-10] Analyzing design file 'src/fft.cpp' ... 
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop (src/fft.cpp:208:36)
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (src/fft.cpp:327:24)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:331:16)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:331:25)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:332:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:332:18)
WARNING: [HLS 200-471] Dataflow form checks found 6 issue(s) in file src/fft.cpp
WARNING: [HLS 207-5292] unused parameter 'buffer2' (src/fft.cpp:258:48)
WARNING: [HLS 207-5292] unused parameter 'ctrl2_reg' (src/fft.cpp:259:29)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:259:48)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:295:48)
WARNING: [HLS 207-5292] unused parameter 'layer2_reg' (src/fft.cpp:295:68)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 28.62 seconds. CPU system time: 1.41 seconds. Elapsed time: 30.1 seconds; current allocated memory: 212.199 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::pragma() const' into 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t, ctrl2_t, layer1_t, layer2_t, actp_t)' (src/fft.cpp:312:62)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t, ctrl2_t, layer1_t, layer2_t, actp_t)' (src/fft.cpp:311:62)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t, ctrl2_t, layer1_t, layer2_t, actp_t)' (src/fft.cpp:309:60)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t, ctrl2_t, layer1_t, layer2_t, actp_t)' (src/fft.cpp:310:60)
INFO: [HLS 214-131] Inlining function 'hls::vector<half, 8ul>::pragma() const' into 'hls::vector<half, 8ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<half, 8ul>::operator[](unsigned long)' into 'write(half (*) [256], half (*) [256], hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t, ctrl2_t, layer1_t, layer2_t, actp_t)' (src/fft.cpp:286:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<half, 8ul>::operator[](unsigned long)' into 'write(half (*) [256], half (*) [256], hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t, ctrl2_t, layer1_t, layer2_t, actp_t)' (src/fft.cpp:273:5)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::array()' into 'hls::vector<std::complex<half>, 2ul>::vector()' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::complex<half>, 2ul>::_S_ref(std::complex<half> const (&) [2], unsigned long)' into 'std::array<std::complex<half>, 2ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::array() (.9.15)' into 'hls::vector<std::complex<half>, 2ul>::vector() (.3)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 2ul>::vector()' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t, ctrl2_t, layer1_t, layer2_t, actp_t)' (src/fft.cpp:296:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t, ctrl2_t, layer1_t, layer2_t, actp_t)' (src/fft.cpp:296:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 2ul>::vector() (.3)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t, ctrl2_t, layer1_t, layer2_t, actp_t)' (src/fft.cpp:296:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<half, 8ul>::_S_ref(half const (&) [8], unsigned long)' into 'std::array<half, 8ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<half, 8ul>::operator[](unsigned long)' into 'write(half (*) [256], half (*) [256], hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t, ctrl2_t, layer1_t, layer2_t, actp_t)' (src/fft.cpp:260:0)
INFO: [HLS 214-248] Applying array_partition to 'buffer1': Cyclic partitioning with factor 2 on dimension 2. (src/fft.cpp:323:11)
INFO: [HLS 214-248] Applying array_partition to 'buffer2': Cyclic partitioning with factor 2 on dimension 2. (src/fft.cpp:324:11)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_st' with compact=bit mode in 64-bits (src/fft.cpp:321:0)
INFO: [HLS 214-241] Aggregating scalar variable 'out1' with compact=bit mode in 128-bits (src/fft.cpp:321:0)
INFO: [HLS 214-241] Aggregating scalar variable 'out2' with compact=bit mode in 128-bits (src/fft.cpp:321:0)
INFO: [HLS 214-241] Aggregating scalar variable 'out_data' with compact=bit mode in 128-bits (src/fft.cpp:262:16)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data' with compact=bit mode in 64-bits (src/fft.cpp:298:18)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.72 seconds. CPU system time: 0.62 seconds. Elapsed time: 5.34 seconds; current allocated memory: 212.934 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 212.934 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 224.625 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 237.895 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_268_2' (src/fft.cpp:261) in function 'write' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_281_5' (src/fft.cpp:261) in function 'write' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_305_3' (src/fft.cpp:297) in function 'buffer' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_268_2' (src/fft.cpp:261) in function 'write' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_281_5' (src/fft.cpp:261) in function 'write' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_271_3' (src/fft.cpp:271) in function 'write' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_284_6' (src/fft.cpp:284) in function 'write' completely with a factor of 8.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_327_1 (src/fft.cpp:331)  of function 'buffer_write'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_327_1' (src/fft.cpp:323:3), detected/extracted 3 process function(s): 
	 'entry_proc'
	 'buffer'
	 'write'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 274.379 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_265_1' (src/fft.cpp:261:6) in function 'write' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_278_4' (src/fft.cpp:261:6) in function 'write' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_302_2' (src/fft.cpp:297:19) in function 'buffer'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_299_1' (src/fft.cpp:297:9) in function 'buffer'.
INFO: [HLS 200-472] Inferring partial write operation for 'buffer11' (src/fft.cpp:309:58)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer11' (src/fft.cpp:311:60)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.2 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.23 seconds; current allocated memory: 345.344 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'buffer_write' ...
WARNING: [SYN 201-103] Legalizing function name 'buffer' to 'buffer_r'.
WARNING: [SYN 201-103] Legalizing function name 'write' to 'write_r'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 345.875 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 345.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'buffer_Pipeline_VITIS_LOOP_299_1_VITIS_LOOP_302_2_VITIS_LOOP_305_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_299_1_VITIS_LOOP_302_2_VITIS_LOOP_305_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_299_1_VITIS_LOOP_302_2_VITIS_LOOP_305_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 348.355 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 348.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'buffer_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 348.355 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 348.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_Pipeline_VITIS_LOOP_268_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_268_2'.
WARNING: [HLS 200-885] The II Violation in module 'write_Pipeline_VITIS_LOOP_268_2' (loop 'VITIS_LOOP_268_2'): Unable to schedule 'load' operation ('buffer11_load_1', src/fft.cpp:273->src/fft.cpp:332) on array 'buffer11' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buffer11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'VITIS_LOOP_268_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 348.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 348.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_Pipeline_VITIS_LOOP_281_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_281_5'.
WARNING: [HLS 200-885] The II Violation in module 'write_Pipeline_VITIS_LOOP_281_5' (loop 'VITIS_LOOP_281_5'): Unable to schedule 'load' operation ('buffer11_load_1', src/fft.cpp:286->src/fft.cpp:332) on array 'buffer11' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buffer11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'VITIS_LOOP_281_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 348.848 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 348.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 349.332 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 349.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_327_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 349.332 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 349.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 350.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 350.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'buffer_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_i) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 350.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 350.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 350.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'buffer_Pipeline_VITIS_LOOP_299_1_VITIS_LOOP_302_2_VITIS_LOOP_305_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'buffer_Pipeline_VITIS_LOOP_299_1_VITIS_LOOP_302_2_VITIS_LOOP_305_3' pipeline 'VITIS_LOOP_299_1_VITIS_LOOP_302_2_VITIS_LOOP_305_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'buffer_Pipeline_VITIS_LOOP_299_1_VITIS_LOOP_302_2_VITIS_LOOP_305_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 350.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'buffer_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_16ns_47_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_39_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_8ns_8ns_8_12_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'buffer_r'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 353.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_Pipeline_VITIS_LOOP_268_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_Pipeline_VITIS_LOOP_268_2' pipeline 'VITIS_LOOP_268_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_Pipeline_VITIS_LOOP_268_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 354.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_Pipeline_VITIS_LOOP_281_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_Pipeline_VITIS_LOOP_281_5' pipeline 'VITIS_LOOP_281_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_Pipeline_VITIS_LOOP_281_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 355.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'wr_ptr1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wr_ptr2' is power-on initialization.
INFO: [RTGEN 206-100]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7cg-fbvb900-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=VR_IFFT
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/shine/Desktop/fft_story/vivado/ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xczu7cg-fbvb900-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name VR_IFFT -format ip_catalog -output /home/shine/Desktop/fft_story/vivado/ip_repo -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.03 seconds; current allocated memory: 206.273 MB.
INFO: [HLS 200-10] Analyzing design file 'src/fft.cpp' ... 
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop (src/fft.cpp:208:36)
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (src/fft.cpp:327:24)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:331:16)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:331:25)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:332:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:332:18)
WARNING: [HLS 200-471] Dataflow form checks found 6 issue(s) in file src/fft.cpp
WARNING: [HLS 207-5292] unused parameter 'buffer2' (src/fft.cpp:258:48)
WARNING: [HLS 207-5292] unused parameter 'ctrl2_reg' (src/fft.cpp:259:29)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:259:48)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:295:48)
WARNING: [HLS 207-5292] unused parameter 'layer2_reg' (src/fft.cpp:295:68)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 33.01 seconds. CPU system time: 1.51 seconds. Elapsed time: 34.64 seconds; current allocated memory: 212.195 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::pragma() const' into 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:97:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:100:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:103:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:106:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::pragma() const' into 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:149:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:148:2)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t, ctrl2_t, layer1_t, layer2_t, actp_t)' (src/fft.cpp:312:62)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t, ctrl2_t, layer1_t, layer2_t, actp_t)' (src/fft.cpp:311:62)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t, ctrl2_t, layer1_t, layer2_t, actp_t)' (src/fft.cpp:309:60)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t, ctrl2_t, layer1_t, layer2_t, actp_t)' (src/fft.cpp:310:60)
INFO: [HLS 214-131] Inlining function 'hls::vector<half, 8ul>::pragma() const' into 'hls::vector<half, 8ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<half, 8ul>::operator[](unsigned long)' into 'write(half (*) [256], half (*) [256], hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t, ctrl2_t, layer1_t, layer2_t, actp_t)' (src/fft.cpp:286:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<half, 8ul>::operator[](unsigned long)' into 'write(half (*) [256], half (*) [256], hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t, ctrl2_t, layer1_t, layer2_t, actp_t)' (src/fft.cpp:273:5)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:12)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:12) in function 'std::array<std::complex<half>, 4ul>::array' completely with a factor of 4 (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:0)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::imag[abi:cxx11]() const' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:191:22)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::imag[abi:cxx11]() const' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:190:34)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::real[abi:cxx11]() const' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:192:34)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::real[abi:cxx11]() const' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:189:22)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:195:20)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:14)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:17)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:20)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:23)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:26)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:29)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:32)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:36)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:40)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:44)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:13)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:18)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:23)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:28)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 4ul>::array()' into 'hls::vector<std::complex<half>, 4ul>::vector()' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::complex<half>, 4ul>::_S_ref(std::complex<half> const (&) [4], unsigned long)' into 'std::array<std::complex<half>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 4ul>::array() (.9.15)' into 'hls::vector<std::complex<half>, 4ul>::vector() (.3)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 4ul>::vector()' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 4ul>::vector() (.3)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'act(half, actp_t*)' into 'pool(std::complex<half> (*) [64], std::complex<half> (*) [64], ctrl1_t*, actp_t*)' (src/fft.cpp:176:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::array()' into 'hls::vector<std::complex<half>, 2ul>::vector()' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::complex<half>, 2ul>::_S_ref(std::complex<half> const (&) [2], unsigned long)' into 'std::array<std::complex<half>, 2ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 2ul>::vector()' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:136:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::operator[](unsigned long)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:136:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::array() (.86.92)' into 'hls::vector<std::complex<half>, 2ul>::vector() (.76.83)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 2ul>::vector()' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t, ctrl2_t, layer1_t, layer2_t, actp_t)' (src/fft.cpp:296:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t, ctrl2_t, layer1_t, layer2_t, actp_t)' (src/fft.cpp:296:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 2ul>::vector() (.76.83)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t, ctrl2_t, layer1_t, layer2_t, actp_t)' (src/fft.cpp:296:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<half, 8ul>::_S_ref(half const (&) [8], unsigned long)' into 'std::array<half, 8ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<half, 8ul>::operator[](unsigned long)' into 'write(half (*) [256], half (*) [256], hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t, ctrl2_t, layer1_t, layer2_t, actp_t)' (src/fft.cpp:260:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL1w._M_imag': Complete partitioning on dimension 1. (src/globals.hpp:29:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL1w._M_real': Complete partitioning on dimension 1. (src/globals.hpp:29:0)
INFO: [HLS 214-248] Applying array_partition to 'buffer1': Cyclic partitioning with factor 2 on dimension 2. (src/fft.cpp:323:11)
INFO: [HLS 214-248] Applying array_partition to 'buffer2': Cyclic partitioning with factor 2 on dimension 2. (src/fft.cpp:324:11)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_st' with compact=bit mode in 128-bits (src/fft.cpp:240:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'out_st' with compact=bit mode in 64-bits (src/fft.cpp:364:23)
INFO: [HLS 214-241] Aggregating bram variable 'input_data' with compact=bit mode in 32-bits (src/fft.cpp:212:13)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_1' with compact=bit mode in 32-bits (src/fft.cpp:213:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_2' with compact=bit mode in 32-bits (src/fft.cpp:214:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_3' with compact=bit mode in 32-bits (src/fft.cpp:215:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_4' with compact=bit mode in 32-bits (src/fft.cpp:216:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_5' with compact=bit mode in 32-bits (src/fft.cpp:217:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6' with compact=bit mode in 32-bits (src/fft.cpp:218:14)
INFO: [HLS 214-241] Aggregating maxi variable 'in' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'out1' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'out2' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'out_data' with compact=bit mode in 128-bits (src/fft.cpp:262:16)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data' with compact=bit mode in 64-bits (src/fft.cpp:298:18)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 128 in loop 'VITIS_LOOP_166_2'(src/fft.cpp:166:20) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/fft.cpp:163:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 128 in loop 'VITIS_LOOP_268_2'(src/fft.cpp:268:20) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/fft.cpp:268:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 128 in loop 'VITIS_LOOP_281_5'(src/fft.cpp:281:20) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/fft.cpp:281:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.81 seconds. CPU system time: 1.01 seconds. Elapsed time: 6.82 seconds; current allocated memory: 213.480 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 213.480 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 229.738 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 250.578 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_268_2' (src/fft.cpp:261) in function 'write' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_281_5' (src/fft.cpp:261) in function 'write' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_4' (src/fft.cpp:177) in function 'pool' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_305_3' (src/fft.cpp:297) in function 'buffer' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_268_2' (src/fft.cpp:261) in function 'write' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_281_5' (src/fft.cpp:261) in function 'write' for pipelining.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_268_2' (src/fft.cpp:270:9) in function 'write'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_281_5' (src/fft.cpp:283:9) in function 'write'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_166_2' (src/fft.cpp:168:9) in function 'rd_data'.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_271_3' (src/fft.cpp:271) in function 'write' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_284_6' (src/fft.cpp:284) in function 'write' completely with a factor of 8.
WARNING: [HLS 200-805] An internal stream 'out_st' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_327_1 (src/fft.cpp:331)  of function 'buffer_write'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_208_1 (src/fft.cpp:219)  of function 'vr_ifft'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_208_1' (src/fft.cpp:219:3), detected/extracted 11 process function(s): 
	 'entry_proc20'
	 'rd_data'
	 'collect_input'
	 'fft_stage'
	 'fft_stage.1'
	 'fft_stage.2'
	 'fft_stage.3'
	 'fft_stage.4'
	 'fft_stage.5'
	 'pool'
	 'push_out'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_327_1' (src/fft.cpp:323:3), detected/extracted 3 process function(s): 
	 'entry_proc'
	 'buffer'
	 'write'.
INFO: [XFORM 203-712] Applying dataflow to function 'IFFT_AP' (src/fft.cpp:340:1), detected/extracted 4 process function(s): 
	 'entry_proc21'
	 'Block_entry6_proc'
	 'vr_ifft'
	 'buffer_write'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:177:12) to (src/fft.cpp:187:23) in function 'pool'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage.5'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.5'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage.4'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.4'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage.3'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.3'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage.2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.1'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.05 seconds; current allocated memory: 296.617 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_265_1' (src/fft.cpp:261:6) in function 'write' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_278_4' (src/fft.cpp:261:6) in function 'write' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_163_1' (src/fft.cpp:159:8) in function 'rd_data'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_141_1' (src/fft.cpp:138:6) in function 'push_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_185_3' (src/fft.cpp:177:10) in function 'pool'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_182_2' (src/fft.cpp:179:11) in function 'pool' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_180_1' in function 'pool' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.5'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.5' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.4'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.4' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.3'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.3' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.2'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.2' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.1' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_89_1' (src/fft.cpp:84:6) in function 'collect_input' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_302_2' (src/fft.cpp:297:19) in function 'buffer'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_299_1' (src/fft.cpp:297:9) in function 'buffer'.
INFO: [HLS 200-472] Inferring partial write operation for 'O__M_real' (src/fft.cpp:195:18)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'I' 
INFO: [HLS 200-472] Inferring partial write operation for 'buffer1_0' (src/fft.cpp:309:58)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer1_0' (src/fft.cpp:311:60)
WARNING: [HLS 200-1449] Process dataflow_in_loop_VITIS_LOOP_208_1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.85 seconds. CPU system time: 0.13 seconds. Elapsed time: 0.98 seconds; current allocated memory: 695.355 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'IFFT_AP' ...
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.1_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.1_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_1_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.1' to 'fft_stage_1'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.2_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_2_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.2_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.2' to 'fft_stage_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.3_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.3_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_3_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.3' to 'fft_stage_3'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.4_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_4_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.4_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.4' to 'fft_stage_4'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.5_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_5_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.5_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.5' to 'fft_stage_5'.
WARNING: [SYN 201-103] Legalizing function name 'buffer' to 'buffer_r'.
WARNING: [SYN 201-103] Legalizing function name 'write' to 'write_r'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.24 seconds; current allocated memory: 697.055 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 697.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry6_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 697.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 697.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 697.438 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 697.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rd_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_163_1_VITIS_LOOP_166_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_163_1_VITIS_LOOP_166_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 698.539 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 698.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rd_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 698.766 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 698.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collect_input_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 699.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 699.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collect_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 699.816 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 699.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 25, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 700.629 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 700.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 701.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 701.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 702.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 702.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 703.766 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 703.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_1_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 704.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 704.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 704.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 704.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_2_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 705.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 705.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 707.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 707.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 707.508 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 707.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 709.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 709.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_3_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 709.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 709.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 710.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 710.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_4_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 710.809 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 710.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 712.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 712.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 712.992 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 712.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_5_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 713.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 713.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 714.719 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 714.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 715.504 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 715.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_Pipeline_VITIS_LOOP_185_3_VITIS_LOOP_187_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_185_3_VITIS_LOOP_187_4'.
WARNING: [HLS 200-880] The II Violation in module 'pool_Pipeline_VITIS_LOOP_185_3_VITIS_LOOP_187_4' (loop 'VITIS_LOOP_185_3_VITIS_LOOP_187_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'xor' operation ('xor_ln189', src/fft.cpp:189) and 'hcmp' operation ('tmp', src/fft.cpp:189).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 7, loop 'VITIS_LOOP_185_3_VITIS_LOOP_187_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 716.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 716.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (3.32ns) exceeds the target (target clock period: 5ns, clock uncertainty: 2ns, effective delay budget: 3ns).
WARNING: [HLS 200-1016] The critical path in module 'pool' consists of the following:	'uitofp' operation ('conv_i') [25]  (3.32 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 716.766 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 716.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_out_Pipeline_VITIS_LOOP_141_1_VITIS_LOOP_144_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_141_1_VITIS_LOOP_144_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 4, loop 'VITIS_LOOP_141_1_VITIS_LOOP_144_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 717.660 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 717.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 717.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 717.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_208_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 718.094 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.85 seconds. CPU system time: 0 seconds. Elapsed time: 0.86 seconds; current allocated memory: 718.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.67 seconds. CPU system time: 0 seconds. Elapsed time: 1.68 seconds; current allocated memory: 718.668 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 718.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vr_ifft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln208) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.68 seconds; current allocated memory: 718.668 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 718.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.64 seconds. CPU system time: 0 seconds. Elapsed time: 1.64 seconds; current allocated memory: 718.668 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 718.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'buffer_Pipeline_VITIS_LOOP_299_1_VITIS_LOOP_302_2_VITIS_LOOP_305_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_299_1_VITIS_LOOP_302_2_VITIS_LOOP_305_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_299_1_VITIS_LOOP_302_2_VITIS_LOOP_305_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 720.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 720.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'buffer_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 720.410 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 720.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_Pipeline_VITIS_LOOP_268_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_268_2'.
WARNING: [HLS 200-885] The II Violation in module 'write_Pipeline_VITIS_LOOP_268_2' (loop 'VITIS_LOOP_268_2'): Unable to schedule 'load' operation ('buffer1_0_load_1', src/fft.cpp:273) on array 'buffer1_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buffer1_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop 'VITIS_LOOP_268_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 720.977 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 720.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_Pipeline_VITIS_LOOP_281_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_281_5'.
WARNING: [HLS 200-885] The II Violation in module 'write_Pipeline_VITIS_LOOP_281_5' (loop 'VITIS_LOOP_281_5'): Unable to schedule 'load' operation ('buffer1_0_load_1', src/fft.cpp:286) on array 'buffer1_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buffer1_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop 'VITIS_LOOP_281_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 721.531 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 721.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 721.961 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 722.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_327_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 722.148 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 722.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 723.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 723.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'buffer_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_i_i) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 723.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 723.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'IFFT_AP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 723.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.8 seconds. CPU system time: 0 seconds. Elapsed time: 0.8 seconds; current allocated memory: 723.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.83 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.84 seconds; current allocated memory: 723.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry6_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry6_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 724.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 725.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rd_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rd_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2' pipeline 'VITIS_LOOP_163_1_VITIS_LOOP_166_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rd_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 725.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rd_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rd_ptr' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_9s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_31ns_38_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rd_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 727.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collect_input_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collect_input_Pipeline_VITIS_LOOP_92_2' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collect_input_Pipeline_VITIS_LOOP_92_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 728.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collect_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'collect_input'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 730.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 732.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0 seconds. Elapsed time: 0.77 seconds; current allocated memory: 735.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 736.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'IFFT_AP_fft_stage_1_Pipeline_SKIP_X_SKIP_Y_w_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IFFT_AP_fft_stage_1_Pipeline_SKIP_X_SKIP_Y_w_10_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 739.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_1_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_1_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_1_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.03 seconds; current allocated memory: 743.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 745.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_2_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_2_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_2_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 746.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'IFFT_AP_fft_stage_2_Pipeline_SKIP_X_SKIP_Y_w_6_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IFFT_AP_fft_stage_2_Pipeline_SKIP_X_SKIP_Y_w_11_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 749.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.02 seconds; current allocated memory: 753.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'IFFT_AP_fft_stage_3_Pipeline_SKIP_X_SKIP_Y_w_7_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IFFT_AP_fft_stage_3_Pipeline_SKIP_X_SKIP_Y_w_12_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 755.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_3_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_3_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_3_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.01 seconds. Elapsed time: 1 seconds; current allocated memory: 759.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 761.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_4_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_4_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_4_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 762.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'IFFT_AP_fft_stage_4_Pipeline_SKIP_X_SKIP_Y_w_8_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IFFT_AP_fft_stage_4_Pipeline_SKIP_X_SKIP_Y_w_13_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 765.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.02 seconds; current allocated memory: 769.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_5_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_5_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_5_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 770.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'IFFT_AP_fft_stage_5_Pipeline_SKIP_X_SKIP_Y_w_9_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IFFT_AP_fft_stage_5_Pipeline_SKIP_X_SKIP_Y_w_14_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 773.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.04 seconds. CPU system time: 0 seconds. Elapsed time: 1.04 seconds; current allocated memory: 777.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_Pipeline_VITIS_LOOP_185_3_VITIS_LOOP_187_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_Pipeline_VITIS_LOOP_185_3_VITIS_LOOP_187_4' pipeline 'VITIS_LOOP_185_3_VITIS_LOOP_187_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_Pipeline_VITIS_LOOP_185_3_VITIS_LOOP_187_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 779.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hdiv_16ns_16ns_16_7_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sptohp_32ns_16_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_7_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 781.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_out_Pipeline_VITIS_LOOP_141_1_VITIS_LOOP_144_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'push_out_Pipeline_VITIS_LOOP_141_1_VITIS_LOOP_144_2' pipeline 'VITIS_LOOP_141_1_VITIS_LOOP_144_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_out_Pipeline_VITIS_LOOP_141_1_VITIS_LOOP_144_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 783.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_71_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_8ns_8ns_8_12_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_out'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 785.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_208_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_208_1/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_208_1/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_208_1/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_208_1/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_208_1/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_208_1/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_208_1/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_208_1/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_208_1/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_208_1/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_208_1/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_208_1/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_208_1/m_axi_gmem_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_208_1/m_axi_gmem_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_208_1/m_axi_gmem_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_208_1/m_axi_gmem_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_208_1/m_axi_gmem_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_208_1/m_axi_gmem_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_208_1/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_208_1'.
INFO: [HLS 200-740] Implementing PIPO IFFT_AP_dataflow_in_loop_VITIS_LOOP_208_1_input_data2_RAM_T2P_BRAM_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'IFFT_AP_dataflow_in_loop_VITIS_LOOP_208_1_input_data2_RAM_T2P_BRAM_1R1W_memcore' using block RAMs.
INFO: [HLS 200-740] Implementing PIPO IFFT_AP_dataflow_in_loop_VITIS_LOOP_208_1_out_data_68_RAM_T2P_BRAM_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'IFFT_AP_dataflow_in_loop_VITIS_LOOP_208_1_out_data_68_RAM_T2P_BRAM_1R1W_memcore' using block RAMs.
INFO: [HLS 200-740] Implementing PIPO IFFT_AP_dataflow_in_loop_VITIS_LOOP_208_1_out_data_7_M_real_RAM_AUTO_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'IFFT_AP_dataflow_in_loop_VITIS_LOOP_208_1_out_data_7_M_real_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'actp_regp_c9_U(IFFT_AP_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_st1_U(IFFT_AP_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_regp_c8_U(IFFT_AP_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_regp_c7_channel8_U(IFFT_AP_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_regp_c6_channel7_U(IFFT_AP_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_regp_c5_channel6_U(IFFT_AP_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_regp_c4_channel5_U(IFFT_AP_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_regp_c3_channel4_U(IFFT_AP_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_regp_c2_channel3_U(IFFT_AP_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_regp_c1_channel2_U(IFFT_AP_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_regp_c_channel_U(IFFT_AP_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'actp_regp_c_channel_U(IFFT_AP_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_collect_input_U0_U(IFFT_AP_start_for_collect_input_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.58 seconds; current allocated memory: 788.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.23 seconds; current allocated memory: 790.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vr_ifft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vr_ifft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.71 seconds. CPU system time: 0 seconds. Elapsed time: 1.72 seconds; current allocated memory: 791.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.68 seconds. CPU system time: 0 seconds. Elapsed time: 1.68 seconds; current allocated memory: 792.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'buffer_Pipeline_VITIS_LOOP_299_1_VITIS_LOOP_302_2_VITIS_LOOP_305_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'buffer_Pipeline_VITIS_LOOP_299_1_VITIS_LOOP_302_2_VITIS_LOOP_305_3' pipeline 'VITIS_LOOP_299_1_VITIS_LOOP_302_2_VITIS_LOOP_305_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'buffer_Pipeline_VITIS_LOOP_299_1_VITIS_LOOP_302_2_VITIS_LOOP_305_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 793.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'buffer_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_16ns_47_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_39_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_8ns_8ns_8_12_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'buffer_r'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 795.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_Pipeline_VITIS_LOOP_268_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_Pipeline_VITIS_LOOP_268_2' pipeline 'VITIS_LOOP_268_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_268_2/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_268_2/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_268_2/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_268_2/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_268_2/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_268_2/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_268_2/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_268_2/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_268_2/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_268_2/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_268_2/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_268_2/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_268_2/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_Pipeline_VITIS_LOOP_268_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 797.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_Pipeline_VITIS_LOOP_281_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_Pipeline_VITIS_LOOP_281_5' pipeline 'VITIS_LOOP_281_5' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_281_5/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_281_5/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_281_5/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_281_5/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_281_5/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_281_5/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_281_5/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_281_5/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_281_5/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_281_5/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_281_5/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_281_5/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_281_5/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_Pipeline_VITIS_LOOP_281_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 799.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'wr_ptr1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wr_ptr2' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'udiv_16ns_8ns_16_20_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_8ns_8ns_8_12_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_r'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 802.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_327_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_327_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_327_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_327_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_327_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_327_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_327_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_327_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_327_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_327_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_327_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_327_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_327_1/m_axi_gmem_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_327_1/m_axi_gmem_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_327_1'.
INFO: [HLS 200-740] Implementing PIPO IFFT_AP_dataflow_in_loop_VITIS_LOOP_327_1_buffer1_RAM_AUTO_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'IFFT_AP_dataflow_in_loop_VITIS_LOOP_327_1_buffer1_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out1_c_U(IFFT_AP_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out2_c_U(IFFT_AP_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_reg_ifs_c_U(IFFT_AP_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_ls_c_channel_U(IFFT_AP_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'actp_reg_pool_size_c_channel_U(IFFT_AP_fifo_w8_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 804.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc18/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc18/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc18/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc18/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc18/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc18/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc18/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc18/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc18/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc18/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc18/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc18/m_axi_gmem_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc18/m_axi_gmem_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.52 seconds; current allocated memory: 806.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'buffer_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_8ns_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'buffer_write'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 807.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'IFFT_AP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'IFFT_AP/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'IFFT_AP/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'IFFT_AP/out1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'IFFT_AP/out2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'IFFT_AP/ctrl1_regp' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'IFFT_AP/ctrl2_regp' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'IFFT_AP/layer1_regp' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'IFFT_AP/layer2_regp' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'IFFT_AP/actp_regp' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'IFFT_AP' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'in_r', 'out1', 'out2', 'ctrl1_regp', 'ctrl2_regp', 'layer1_regp', 'layer2_regp', 'actp_regp' and 'return' to AXI-Lite port ctrl_bus.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d3_S' is changed to 'fifo_w64_d3_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_S' is changed to 'fifo_w8_d2_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'IFFT_AP'.
INFO: [RTMG 210-285] Implementing FIFO 'out1_c_U(IFFT_AP_fifo_w64_d3_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out2_c_U(IFFT_AP_fifo_w64_d3_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'trunc_ln367_loc_channel_U(IFFT_AP_fifo_w8_d2_S_x)' using Shift Registers.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7cg-fbvb900-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=VR_IFFT
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/shine/Desktop/fft_story/vivado/ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xczu7cg-fbvb900-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name VR_IFFT -format ip_catalog -output /home/shine/Desktop/fft_story/vivado/ip_repo -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.02 seconds; current allocated memory: 206.273 MB.
INFO: [HLS 200-10] Analyzing design file 'src/fft.cpp' ... 
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop (src/fft.cpp:212:36)
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (src/fft.cpp:331:24)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:335:16)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:335:25)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:336:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:336:18)
WARNING: [HLS 200-471] Dataflow form checks found 6 issue(s) in file src/fft.cpp
WARNING: [HLS 207-5292] unused parameter 'buffer2' (src/fft.cpp:262:48)
WARNING: [HLS 207-5292] unused parameter 'ctrl2_reg' (src/fft.cpp:263:29)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:263:48)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:299:48)
WARNING: [HLS 207-5292] unused parameter 'layer2_reg' (src/fft.cpp:299:68)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 29.17 seconds. CPU system time: 1.37 seconds. Elapsed time: 30.62 seconds; current allocated memory: 212.309 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::pragma() const' into 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:97:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:100:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:103:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:106:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::pragma() const' into 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:149:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:148:2)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t, ctrl2_t, layer1_t, layer2_t, actp_t)' (src/fft.cpp:316:62)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t, ctrl2_t, layer1_t, layer2_t, actp_t)' (src/fft.cpp:315:62)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t, ctrl2_t, layer1_t, layer2_t, actp_t)' (src/fft.cpp:313:60)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t, ctrl2_t, layer1_t, layer2_t, actp_t)' (src/fft.cpp:314:60)
INFO: [HLS 214-131] Inlining function 'hls::vector<half, 8ul>::pragma() const' into 'hls::vector<half, 8ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<half, 8ul>::operator[](unsigned long)' into 'write(half (*) [256], half (*) [256], hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t, ctrl2_t, layer1_t, layer2_t, actp_t)' (src/fft.cpp:290:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<half, 8ul>::operator[](unsigned long)' into 'write(half (*) [256], half (*) [256], hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t, ctrl2_t, layer1_t, layer2_t, actp_t)' (src/fft.cpp:277:5)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:12)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:12) in function 'std::array<std::complex<half>, 4ul>::array' completely with a factor of 4 (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:0)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::imag[abi:cxx11]() const' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:195:22)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::imag[abi:cxx11]() const' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:194:34)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::real[abi:cxx11]() const' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:196:34)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::real[abi:cxx11]() const' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:193:18)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:199:20)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:14)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:17)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:20)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:23)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:26)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:29)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:32)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:36)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:40)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:44)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:13)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:18)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:23)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:28)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 4ul>::array()' into 'hls::vector<std::complex<half>, 4ul>::vector()' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::complex<half>, 4ul>::_S_ref(std::complex<half> const (&) [4], unsigned long)' into 'std::array<std::complex<half>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 4ul>::array() (.9.15)' into 'hls::vector<std::complex<half>, 4ul>::vector() (.3)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 4ul>::vector()' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 4ul>::vector() (.3)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'act(half, actp_t*)' into 'pool(std::complex<half> (*) [64], std::complex<half> (*) [64], ctrl1_t*, actp_t*)' (src/fft.cpp:176:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::array()' into 'hls::vector<std::complex<half>, 2ul>::vector()' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::complex<half>, 2ul>::_S_ref(std::complex<half> const (&) [2], unsigned long)' into 'std::array<std::complex<half>, 2ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 2ul>::vector()' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:136:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::operator[](unsigned long)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:136:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::array() (.86.92)' into 'hls::vector<std::complex<half>, 2ul>::vector() (.76.83)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 2ul>::vector()' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t, ctrl2_t, layer1_t, layer2_t, actp_t)' (src/fft.cpp:300:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t, ctrl2_t, layer1_t, layer2_t, actp_t)' (src/fft.cpp:300:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 2ul>::vector() (.76.83)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t, ctrl2_t, layer1_t, layer2_t, actp_t)' (src/fft.cpp:300:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<half, 8ul>::_S_ref(half const (&) [8], unsigned long)' into 'std::array<half, 8ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<half, 8ul>::operator[](unsigned long)' into 'write(half (*) [256], half (*) [256], hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t, ctrl2_t, layer1_t, layer2_t, actp_t)' (src/fft.cpp:264:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL1w._M_imag': Complete partitioning on dimension 1. (src/globals.hpp:29:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL1w._M_real': Complete partitioning on dimension 1. (src/globals.hpp:29:0)
INFO: [HLS 214-248] Applying array_partition to 'buffer1': Cyclic partitioning with factor 2 on dimension 2. (src/fft.cpp:327:11)
INFO: [HLS 214-248] Applying array_partition to 'buffer2': Cyclic partitioning with factor 2 on dimension 2. (src/fft.cpp:328:11)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_st' with compact=bit mode in 128-bits (src/fft.cpp:244:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'out_st' with compact=bit mode in 64-bits (src/fft.cpp:368:23)
INFO: [HLS 214-241] Aggregating bram variable 'input_data' with compact=bit mode in 32-bits (src/fft.cpp:216:13)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_1' with compact=bit mode in 32-bits (src/fft.cpp:217:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_2' with compact=bit mode in 32-bits (src/fft.cpp:218:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_3' with compact=bit mode in 32-bits (src/fft.cpp:219:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_4' with compact=bit mode in 32-bits (src/fft.cpp:220:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_5' with compact=bit mode in 32-bits (src/fft.cpp:221:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating maxi variable 'in' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'out1' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'out2' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating scalar variable 'out_data' with compact=bit mode in 128-bits (src/fft.cpp:266:16)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data' with compact=bit mode in 64-bits (src/fft.cpp:302:18)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 128 in loop 'VITIS_LOOP_166_2'(src/fft.cpp:166:20) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/fft.cpp:163:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 128 in loop 'VITIS_LOOP_272_2'(src/fft.cpp:272:20) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/fft.cpp:272:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 128 in loop 'VITIS_LOOP_285_5'(src/fft.cpp:285:20) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/fft.cpp:285:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.08 seconds. CPU system time: 1.04 seconds. Elapsed time: 7.12 seconds; current allocated memory: 213.590 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 213.590 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 229.844 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 250.684 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_272_2' (src/fft.cpp:265) in function 'write' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_285_5' (src/fft.cpp:265) in function 'write' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_190_4' (src/fft.cpp:177) in function 'pool' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_309_3' (src/fft.cpp:301) in function 'buffer' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_272_2' (src/fft.cpp:265) in function 'write' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_285_5' (src/fft.cpp:265) in function 'write' for pipelining.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_272_2' (src/fft.cpp:274:9) in function 'write'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_285_5' (src/fft.cpp:287:9) in function 'write'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_166_2' (src/fft.cpp:168:9) in function 'rd_data'.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_275_3' (src/fft.cpp:275) in function 'write' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_288_6' (src/fft.cpp:288) in function 'write' completely with a factor of 8.
WARNING: [HLS 200-805] An internal stream 'out_st' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_331_1 (src/fft.cpp:335)  of function 'buffer_write'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_212_1 (src/fft.cpp:223)  of function 'vr_ifft'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_212_1' (src/fft.cpp:223:3), detected/extracted 11 process function(s): 
	 'entry_proc20'
	 'rd_data'
	 'collect_input'
	 'fft_stage'
	 'fft_stage.1'
	 'fft_stage.2'
	 'fft_stage.3'
	 'fft_stage.4'
	 'fft_stage.5'
	 'pool'
	 'push_out'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_331_1' (src/fft.cpp:327:3), detected/extracted 3 process function(s): 
	 'entry_proc'
	 'buffer'
	 'write'.
INFO: [XFORM 203-712] Applying dataflow to function 'IFFT_AP' (src/fft.cpp:344:1), detected/extracted 4 process function(s): 
	 'entry_proc21'
	 'Block_entry6_proc'
	 'vr_ifft'
	 'buffer_write'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:192:9) to (src/fft.cpp:190:20) in function 'pool'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage.5'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.5'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage.4'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.4'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage.3'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.3'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage.2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.1'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.15 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.18 seconds; current allocated memory: 296.973 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_269_1' (src/fft.cpp:265:6) in function 'write' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_282_4' (src/fft.cpp:265:6) in function 'write' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_163_1' (src/fft.cpp:159:8) in function 'rd_data'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_141_1' (src/fft.cpp:138:6) in function 'push_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_3' (src/fft.cpp:177:10) in function 'pool'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_183_2' (src/fft.cpp:179:11) in function 'pool' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_180_1' in function 'pool' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.5'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.5' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.4'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.4' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.3'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.3' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.2'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.2' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.1' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_89_1' (src/fft.cpp:84:6) in function 'collect_input' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_306_2' (src/fft.cpp:301:19) in function 'buffer'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_303_1' (src/fft.cpp:301:9) in function 'buffer'.
INFO: [HLS 200-472] Inferring partial write operation for 'O__M_real' (src/fft.cpp:199:18)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'I' 
INFO: [HLS 200-472] Inferring partial write operation for 'buffer1_0' (src/fft.cpp:313:58)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer1_0' (src/fft.cpp:315:60)
WARNING: [HLS 200-1449] Process dataflow_in_loop_VITIS_LOOP_212_1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0.17 seconds. Elapsed time: 1.18 seconds; current allocated memory: 695.477 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'IFFT_AP' ...
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.1_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.1_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_1_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.1' to 'fft_stage_1'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.2_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_2_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.2_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.2' to 'fft_stage_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.3_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.3_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_3_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.3' to 'fft_stage_3'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.4_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_4_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.4_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.4' to 'fft_stage_4'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.5_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_5_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.5_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.5' to 'fft_stage_5'.
WARNING: [SYN 201-103] Legalizing function name 'buffer' to 'buffer_r'.
WARNING: [SYN 201-103] Legalizing function name 'write' to 'write_r'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.29 seconds; current allocated memory: 697.125 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 697.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry6_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 697.461 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 697.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 697.566 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 697.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rd_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_163_1_VITIS_LOOP_166_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_163_1_VITIS_LOOP_166_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 698.691 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 698.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rd_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 698.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 698.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collect_input_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 699.504 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 699.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collect_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 699.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 699.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 25, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 700.766 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 700.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 701.961 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 701.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 702.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 702.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 703.926 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 703.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_1_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 704.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 704.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 704.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 704.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_2_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 705.504 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 705.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 707.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 707.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 707.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 707.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 709.410 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 709.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_3_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 710.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 710.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 710.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 710.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_4_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 710.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 710.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 712.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 712.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 713.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 713.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_5_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 713.652 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 713.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 714.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 714.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 715.793 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 715.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_Pipeline_VITIS_LOOP_187_3_VITIS_LOOP_190_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_187_3_VITIS_LOOP_190_4'.
WARNING: [HLS 200-880] The II Violation in module 'pool_Pipeline_VITIS_LOOP_187_3_VITIS_LOOP_190_4' (loop 'VITIS_LOOP_187_3_VITIS_LOOP_190_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'xor' operation ('xor_ln193', src/fft.cpp:193) and 'hcmp' operation ('tmp', src/fft.cpp:193).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 7, loop 'VITIS_LOOP_187_3_VITIS_LOOP_190_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 716.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 716.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (3.32ns) exceeds the target (target clock period: 5ns, clock uncertainty: 2ns, effective delay budget: 3ns).
WARNING: [HLS 200-1016] The critical path in module 'pool' consists of the following:	'uitofp' operation ('conv_i') [25]  (3.32 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 716.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 716.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_out_Pipeline_VITIS_LOOP_141_1_VITIS_LOOP_144_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_141_1_VITIS_LOOP_144_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 4, loop 'VITIS_LOOP_141_1_VITIS_LOOP_144_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 717.797 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 717.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 718.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 718.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_212_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 718.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.72 seconds. CPU system time: 0 seconds. Elapsed time: 0.73 seconds; current allocated memory: 718.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.59 seconds; current allocated memory: 718.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 718.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vr_ifft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln212) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.62 seconds. CPU system time: 0 seconds. Elapsed time: 1.63 seconds; current allocated memory: 718.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0 seconds. Elapsed time: 0.69 seconds; current allocated memory: 718.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.62 seconds. CPU system time: 0 seconds. Elapsed time: 1.62 seconds; current allocated memory: 718.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 718.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'buffer_Pipeline_VITIS_LOOP_303_1_VITIS_LOOP_306_2_VITIS_LOOP_309_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_303_1_VITIS_LOOP_306_2_VITIS_LOOP_309_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_303_1_VITIS_LOOP_306_2_VITIS_LOOP_309_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 720.438 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 720.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'buffer_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 720.438 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 720.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_Pipeline_VITIS_LOOP_272_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_272_2'.
WARNING: [HLS 200-885] The II Violation in module 'write_Pipeline_VITIS_LOOP_272_2' (loop 'VITIS_LOOP_272_2'): Unable to schedule 'load' operation ('buffer1_0_load_1', src/fft.cpp:277) on array 'buffer1_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buffer1_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop 'VITIS_LOOP_272_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 721.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 721.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_Pipeline_VITIS_LOOP_285_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_285_5'.
WARNING: [HLS 200-885] The II Violation in module 'write_Pipeline_VITIS_LOOP_285_5' (loop 'VITIS_LOOP_285_5'): Unable to schedule 'load' operation ('buffer1_0_load_1', src/fft.cpp:290) on array 'buffer1_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buffer1_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop 'VITIS_LOOP_285_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 721.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 721.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 722.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 722.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_331_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 722.305 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 722.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 723.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 723.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'buffer_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_i_i) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 723.492 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 723.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'IFFT_AP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 723.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 723.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.79 seconds. CPU system time: 0 seconds. Elapsed time: 1.8 seconds; current allocated memory: 723.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry6_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry6_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 724.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 725.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rd_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rd_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2' pipeline 'VITIS_LOOP_163_1_VITIS_LOOP_166_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rd_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 726.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rd_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rd_ptr' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_9s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_31ns_38_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rd_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 727.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collect_input_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collect_input_Pipeline_VITIS_LOOP_92_2' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collect_input_Pipeline_VITIS_LOOP_92_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 728.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collect_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'collect_input'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 730.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 732.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0 seconds. Elapsed time: 0.81 seconds; current allocated memory: 735.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 737.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'IFFT_AP_fft_stage_1_Pipeline_SKIP_X_SKIP_Y_w_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IFFT_AP_fft_stage_1_Pipeline_SKIP_X_SKIP_Y_w_10_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 739.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_1_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_1_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_1_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.01 seconds; current allocated memory: 743.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 745.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_2_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_2_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_2_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 746.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'IFFT_AP_fft_stage_2_Pipeline_SKIP_X_SKIP_Y_w_6_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IFFT_AP_fft_stage_2_Pipeline_SKIP_X_SKIP_Y_w_11_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 749.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.02 seconds. Elapsed time: 1 seconds; current allocated memory: 753.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'IFFT_AP_fft_stage_3_Pipeline_SKIP_X_SKIP_Y_w_7_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IFFT_AP_fft_stage_3_Pipeline_SKIP_X_SKIP_Y_w_12_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 756.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_3_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_3_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_3_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.01 seconds; current allocated memory: 759.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 761.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_4_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_4_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_4_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 762.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'IFFT_AP_fft_stage_4_Pipeline_SKIP_X_SKIP_Y_w_8_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IFFT_AP_fft_stage_4_Pipeline_SKIP_X_SKIP_Y_w_13_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 765.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.01 seconds. Elapsed time: 1 seconds; current allocated memory: 769.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_5_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_5_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_5_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 771.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'IFFT_AP_fft_stage_5_Pipeline_SKIP_X_SKIP_Y_w_9_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IFFT_AP_fft_stage_5_Pipeline_SKIP_X_SKIP_Y_w_14_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 774.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.12 seconds. CPU system time: 0 seconds. Elapsed time: 1.12 seconds; current allocated memory: 777.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_Pipeline_VITIS_LOOP_187_3_VITIS_LOOP_190_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_Pipeline_VITIS_LOOP_187_3_VITIS_LOOP_190_4' pipeline 'VITIS_LOOP_187_3_VITIS_LOOP_190_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_Pipeline_VITIS_LOOP_187_3_VITIS_LOOP_190_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 779.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hdiv_16ns_16ns_16_7_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sptohp_32ns_16_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_7_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 781.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_out_Pipeline_VITIS_LOOP_141_1_VITIS_LOOP_144_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'push_out_Pipeline_VITIS_LOOP_141_1_VITIS_LOOP_144_2' pipeline 'VITIS_LOOP_141_1_VITIS_LOOP_144_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_out_Pipeline_VITIS_LOOP_141_1_VITIS_LOOP_144_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 783.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_71_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_8ns_8ns_8_12_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_out'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 785.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_212_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_212_1/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_212_1/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_212_1/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_212_1/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_212_1/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_212_1/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_212_1/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_212_1/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_212_1/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_212_1/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_212_1/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_212_1/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_212_1/m_axi_gmem_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_212_1/m_axi_gmem_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_212_1/m_axi_gmem_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_212_1/m_axi_gmem_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_212_1/m_axi_gmem_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_212_1/m_axi_gmem_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_212_1/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_212_1'.
INFO: [HLS 200-740] Implementing PIPO IFFT_AP_dataflow_in_loop_VITIS_LOOP_212_1_input_data2_RAM_T2P_BRAM_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'IFFT_AP_dataflow_in_loop_VITIS_LOOP_212_1_input_data2_RAM_T2P_BRAM_1R1W_memcore' using block RAMs.
INFO: [HLS 200-740] Implementing PIPO IFFT_AP_dataflow_in_loop_VITIS_LOOP_212_1_out_data_68_RAM_T2P_BRAM_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'IFFT_AP_dataflow_in_loop_VITIS_LOOP_212_1_out_data_68_RAM_T2P_BRAM_1R1W_memcore' using block RAMs.
INFO: [HLS 200-740] Implementing PIPO IFFT_AP_dataflow_in_loop_VITIS_LOOP_212_1_out_data_7_M_real_RAM_AUTO_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'IFFT_AP_dataflow_in_loop_VITIS_LOOP_212_1_out_data_7_M_real_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'actp_regp_c9_U(IFFT_AP_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_st1_U(IFFT_AP_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_regp_c8_U(IFFT_AP_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_regp_c7_channel8_U(IFFT_AP_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_regp_c6_channel7_U(IFFT_AP_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_regp_c5_channel6_U(IFFT_AP_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_regp_c4_channel5_U(IFFT_AP_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_regp_c3_channel4_U(IFFT_AP_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_regp_c2_channel3_U(IFFT_AP_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_regp_c1_channel2_U(IFFT_AP_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_regp_c_channel_U(IFFT_AP_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'actp_regp_c_channel_U(IFFT_AP_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_collect_input_U0_U(IFFT_AP_start_for_collect_input_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.6 seconds; current allocated memory: 788.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.34 seconds; current allocated memory: 790.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vr_ifft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vr_ifft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.98 seconds. CPU system time: 0.01 seconds. Elapsed time: 2 seconds; current allocated memory: 791.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.64 seconds. CPU system time: 0 seconds. Elapsed time: 1.64 seconds; current allocated memory: 792.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'buffer_Pipeline_VITIS_LOOP_303_1_VITIS_LOOP_306_2_VITIS_LOOP_309_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'buffer_Pipeline_VITIS_LOOP_303_1_VITIS_LOOP_306_2_VITIS_LOOP_309_3' pipeline 'VITIS_LOOP_303_1_VITIS_LOOP_306_2_VITIS_LOOP_309_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'buffer_Pipeline_VITIS_LOOP_303_1_VITIS_LOOP_306_2_VITIS_LOOP_309_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 793.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'buffer_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_16ns_47_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_39_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_8ns_8ns_8_12_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'buffer_r'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 795.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_Pipeline_VITIS_LOOP_272_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_Pipeline_VITIS_LOOP_272_2' pipeline 'VITIS_LOOP_272_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_272_2/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_272_2/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_272_2/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_272_2/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_272_2/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_272_2/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_272_2/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_272_2/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_272_2/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_272_2/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_272_2/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_272_2/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_272_2/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_Pipeline_VITIS_LOOP_272_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 797.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_Pipeline_VITIS_LOOP_285_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_Pipeline_VITIS_LOOP_285_5' pipeline 'VITIS_LOOP_285_5' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_285_5/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_285_5/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_285_5/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_285_5/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_285_5/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_285_5/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_285_5/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_285_5/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_285_5/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_285_5/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_285_5/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_285_5/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_285_5/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_Pipeline_VITIS_LOOP_285_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 799.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'wr_ptr1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wr_ptr2' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'udiv_16ns_8ns_16_20_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_8ns_8ns_8_12_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_r'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 802.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_331_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_331_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_331_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_331_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_331_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_331_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_331_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_331_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_331_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_331_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_331_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_331_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_331_1/m_axi_gmem_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_331_1/m_axi_gmem_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_331_1'.
INFO: [HLS 200-740] Implementing PIPO IFFT_AP_dataflow_in_loop_VITIS_LOOP_331_1_buffer1_RAM_AUTO_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'IFFT_AP_dataflow_in_loop_VITIS_LOOP_331_1_buffer1_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out1_c_U(IFFT_AP_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out2_c_U(IFFT_AP_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_reg_ifs_c_U(IFFT_AP_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_ls_c_channel_U(IFFT_AP_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'actp_reg_pool_size_c_channel_U(IFFT_AP_fifo_w8_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 805.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc18/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc18/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc18/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc18/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc18/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc18/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc18/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc18/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc18/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc18/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc18/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc18/m_axi_gmem_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc18/m_axi_gmem_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 806.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'buffer_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_8ns_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'buffer_write'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 807.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'IFFT_AP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'IFFT_AP/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'IFFT_AP/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'IFFT_AP/out1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'IFFT_AP/out2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'IFFT_AP/ctrl1_regp' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'IFFT_AP/ctrl2_regp' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'IFFT_AP/layer1_regp' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'IFFT_AP/layer2_regp' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'IFFT_AP/actp_regp' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'IFFT_AP' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'in_r', 'out1', 'out2', 'ctrl1_regp', 'ctrl2_regp', 'layer1_regp', 'layer2_regp', 'actp_regp' and 'return' to AXI-Lite port ctrl_bus.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d3_S' is changed to 'fifo_w64_d3_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_S' is changed to 'fifo_w8_d2_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'IFFT_AP'.
INFO: [RTMG 210-285] Implementing FIFO 'out1_c_U(IFFT_AP_fifo_w64_d3_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out2_c_U(IFFT_AP_fifo_w64_d3_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'trunc_ln371_loc_channel_U(IFFT_AP_fifo_w8_d2_S_x)' using Shift Registers.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7cg-fbvb900-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=VR_IFFT
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/shine/Desktop/fft_story/vivado/ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xczu7cg-fbvb900-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name VR_IFFT -format ip_catalog -output /home/shine/Desktop/fft_story/vivado/ip_repo -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 10.01 seconds; current allocated memory: 206.273 MB.
INFO: [HLS 200-10] Analyzing design file 'src/fft.cpp' ... 
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop (src/fft.cpp:212:36)
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (src/fft.cpp:333:24)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:337:16)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:337:25)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:338:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:338:18)
WARNING: [HLS 200-471] Dataflow form checks found 6 issue(s) in file src/fft.cpp
WARNING: [HLS 207-5292] unused parameter 'buffer2' (src/fft.cpp:264:48)
WARNING: [HLS 207-5292] unused parameter 'ctrl2_reg' (src/fft.cpp:265:29)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:265:48)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:301:48)
WARNING: [HLS 207-5292] unused parameter 'layer2_reg' (src/fft.cpp:301:68)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 12.24 seconds. CPU system time: 0.6 seconds. Elapsed time: 12.87 seconds; current allocated memory: 212.262 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::pragma() const' into 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:97:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:100:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:103:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:106:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::pragma() const' into 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:149:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:148:2)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:12)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:12) in function 'std::array<std::complex<half>, 4ul>::array' completely with a factor of 4 (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:0)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:199:20)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:14)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:17)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:20)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:23)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:26)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:29)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:32)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:36)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:40)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:44)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:13)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:18)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:23)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:28)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 4ul>::array()' into 'hls::vector<std::complex<half>, 4ul>::vector()' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::complex<half>, 4ul>::_S_ref(std::complex<half> const (&) [4], unsigned long)' into 'std::array<std::complex<half>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 4ul>::array() (.9.15)' into 'hls::vector<std::complex<half>, 4ul>::vector() (.3)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 4ul>::vector()' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 4ul>::vector() (.3)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'act(half, actp_t*)' into 'pool(std::complex<half> (*) [64], std::complex<half> (*) [64], ctrl1_t*, actp_t*)' (src/fft.cpp:176:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::array()' into 'hls::vector<std::complex<half>, 2ul>::vector()' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::complex<half>, 2ul>::_S_ref(std::complex<half> const (&) [2], unsigned long)' into 'std::array<std::complex<half>, 2ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 2ul>::vector()' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:136:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::operator[](unsigned long)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:136:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL1w._M_imag': Complete partitioning on dimension 1. (src/globals.hpp:29:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL1w._M_real': Complete partitioning on dimension 1. (src/globals.hpp:29:0)
INFO: [HLS 214-248] Applying array_partition to 'out_data_6': Complete partitioning on dimension 1. (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_st' with compact=bit mode in 128-bits (src/fft.cpp:246:32)
INFO: [HLS 214-241] Aggregating scalar variable 'actp_reg' with compact=bit mode in 32-bits (src/fft.cpp:209:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer1_reg' with compact=bit mode in 32-bits (src/fft.cpp:209:0)
INFO: [HLS 214-241] Aggregating scalar variable 'ctrl2_reg' with compact=bit mode in 32-bits (src/fft.cpp:209:0)
INFO: [HLS 214-241] Aggregating scalar variable 'ctrl1_reg' with compact=bit mode in 32-bits (src/fft.cpp:209:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'out_st' with compact=bit mode in 64-bits (src/fft.cpp:209:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in' with compact=bit mode in 128-bits (src/fft.cpp:209:0)
INFO: [HLS 214-241] Aggregating bram variable 'input_data' with compact=bit mode in 32-bits (src/fft.cpp:216:13)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_1' with compact=bit mode in 32-bits (src/fft.cpp:217:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_2' with compact=bit mode in 32-bits (src/fft.cpp:218:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_3' with compact=bit mode in 32-bits (src/fft.cpp:219:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_4' with compact=bit mode in 32-bits (src/fft.cpp:220:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_5' with compact=bit mode in 32-bits (src/fft.cpp:221:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_7' with compact=bit mode in 32-bits (src/fft.cpp:223:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_0' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_1' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_2' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_3' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_4' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_5' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_6' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_7' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_8' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_9' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_10' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_11' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_12' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_13' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_14' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_15' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_16' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_17' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_18' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_19' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_20' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_21' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_22' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_23' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_24' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_25' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_26' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_27' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_28' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_29' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_30' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_31' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_32' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_33' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_34' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_35' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_36' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_37' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_38' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_39' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_40' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_41' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_42' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_43' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_44' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_45' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_46' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_47' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_48' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_49' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_50' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_51' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_52' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_53' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_54' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_55' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_56' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_57' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_58' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_59' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_60' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_61' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_62' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_63' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.74 seconds. CPU system time: 0.43 seconds. Elapsed time: 4.24 seconds; current allocated memory: 213.500 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 213.500 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 225.355 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 240.684 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_190_4' (src/fft.cpp:177) in function 'pool' automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_212_1 (src/fft.cpp:225)  of function 'vr_ifft'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_212_1' (src/fft.cpp:225:3), detected/extracted 11 process function(s): 
	 'entry_proc'
	 'rd_data'
	 'collect_input'
	 'fft_stage'
	 'fft_stage.1'
	 'fft_stage.2'
	 'fft_stage.3'
	 'fft_stage.4'
	 'fft_stage.5'
	 'pool'
	 'push_out'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:192:9) to (src/fft.cpp:190:20) in function 'pool'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:40:11) to (src/fft.cpp:22:12) in function 'fft_stage.5'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.5'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage.4'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.4'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage.3'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.3'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage.2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.1'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 277.648 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_163_1' (src/fft.cpp:159:8) in function 'rd_data'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_141_1' (src/fft.cpp:138:6) in function 'push_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_3' (src/fft.cpp:177:10) in function 'pool'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_183_2' (src/fft.cpp:179:11) in function 'pool' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_180_1' (src/fft.cpp:177:8) in function 'pool' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.5'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.5' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.4'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.4' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.3'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.3' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.2'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.2' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.1' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_89_1' (src/fft.cpp:84:6) in function 'collect_input' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [HLS 200-472] Inferring partial write operation for 'O' (src/fft.cpp:199:18)
INFO: [HLS 200-472] Inferring partial write operation for 'X_32' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X_32' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X_0' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X_0' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X_0' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X_0' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X_0' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X_0' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'I' 
WARNING: [HLS 200-1449] Process dataflow_in_loop_VITIS_LOOP_212_1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.48 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.53 seconds; current allocated memory: 567.418 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vr_ifft' ...
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.1_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.1_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_1_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.1' to 'fft_stage_1'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.2_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_2_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.2_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.2' to 'fft_stage_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.3_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.3_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_3_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.3' to 'fft_stage_3'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.4_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_4_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.4_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.4' to 'fft_stage_4'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.5_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_5_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.5_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.5' to 'fft_stage_5'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 569.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 569.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rd_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_163_1_VITIS_LOOP_166_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_163_1_VITIS_LOOP_166_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 570.238 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 570.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rd_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 570.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 570.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collect_input_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 570.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 570.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collect_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 571.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 571.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 25, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 572.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 572.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 573.094 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 573.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 573.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 573.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 574.758 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 574.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_1_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 575.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 575.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 576.238 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 576.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_2_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 576.797 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 576.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 578.547 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 578.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 578.973 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 578.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 580.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 580.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_3_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 581.309 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 581.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 581.609 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 581.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_4_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 582.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 582.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 583.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 583.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 584.406 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 584.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_5_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 589.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 589.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 614.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 614.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 614.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 614.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_Pipeline_VITIS_LOOP_187_3_VITIS_LOOP_190_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_187_3_VITIS_LOOP_190_4'.
WARNING: [HLS 200-880] The II Violation in module 'pool_Pipeline_VITIS_LOOP_187_3_VITIS_LOOP_190_4' (loop 'VITIS_LOOP_187_3_VITIS_LOOP_190_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'xor' operation ('xor_ln193', src/fft.cpp:193) and 'hcmp' operation ('tmp', src/fft.cpp:193).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 7, loop 'VITIS_LOOP_187_3_VITIS_LOOP_190_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 614.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 614.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (3.32ns) exceeds the target (target clock period: 5ns, clock uncertainty: 2ns, effective delay budget: 3ns).
WARNING: [HLS 200-1016] The critical path in module 'pool' consists of the following:	'uitofp' operation ('conv_i') [82]  (3.32 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 614.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 614.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_out_Pipeline_VITIS_LOOP_141_1_VITIS_LOOP_144_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_141_1_VITIS_LOOP_144_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 4, loop 'VITIS_LOOP_141_1_VITIS_LOOP_144_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 614.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 614.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 614.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 614.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_212_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 614.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 614.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0 seconds. Elapsed time: 0.73 seconds; current allocated memory: 614.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 614.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vr_ifft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln212) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0 seconds. Elapsed time: 0.73 seconds; current allocated memory: 614.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 614.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0 seconds. Elapsed time: 0.73 seconds; current allocated memory: 614.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rd_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rd_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2' pipeline 'VITIS_LOOP_163_1_VITIS_LOOP_166_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rd_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 614.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rd_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rd_ptr' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_9s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_38_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rd_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 614.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collect_input_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collect_input_Pipeline_VITIS_LOOP_92_2' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collect_input_Pipeline_VITIS_LOOP_92_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 614.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collect_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'collect_input'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 614.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 614.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 614.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 614.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_1_Pipeline_SKIP_X_SKIP_Y_w_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_1_Pipeline_SKIP_X_SKIP_Y_w_10_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 616.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_1_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_1_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_1_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 620.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 621.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_2_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_2_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_2_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 622.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_2_Pipeline_SKIP_X_SKIP_Y_w_6_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_2_Pipeline_SKIP_X_SKIP_Y_w_11_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 625.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 629.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_3_Pipeline_SKIP_X_SKIP_Y_w_7_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_3_Pipeline_SKIP_X_SKIP_Y_w_12_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 632.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_3_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_3_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_3_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 636.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 637.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_4_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_4_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_4_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 639.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_4_Pipeline_SKIP_X_SKIP_Y_w_8_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_4_Pipeline_SKIP_X_SKIP_Y_w_13_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 642.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 646.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_5_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_5_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_5_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 650.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_5_Pipeline_SKIP_X_SKIP_Y_w_9_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_5_Pipeline_SKIP_X_SKIP_Y_w_14_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 664.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'fft_stage_5' is 5146, found 2 HDL expressions with this fanout: (1'b1 == ap_CS_fsm_state4), ((icmp_ln1039_reg_553 == 1'd1) & (1'b1 == ap_CS_fsm_state6))
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 680.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_Pipeline_VITIS_LOOP_187_3_VITIS_LOOP_190_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_Pipeline_VITIS_LOOP_187_3_VITIS_LOOP_190_4' pipeline 'VITIS_LOOP_187_3_VITIS_LOOP_190_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_646_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_Pipeline_VITIS_LOOP_187_3_VITIS_LOOP_190_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 686.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hdiv_16ns_16ns_16_7_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sptohp_32ns_16_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_7_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 695.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_out_Pipeline_VITIS_LOOP_141_1_VITIS_LOOP_144_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'push_out_Pipeline_VITIS_LOOP_141_1_VITIS_LOOP_144_2' pipeline 'VITIS_LOOP_141_1_VITIS_LOOP_144_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_out_Pipeline_VITIS_LOOP_141_1_VITIS_LOOP_144_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 697.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_71_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_8ns_8ns_8_12_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_out'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 698.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_212_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_212_1'.
INFO: [HLS 200-740] Implementing PIPO vr_ifft_dataflow_in_loop_VITIS_LOOP_212_1_input_data2_RAM_T2P_BRAM_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'vr_ifft_dataflow_in_loop_VITIS_LOOP_212_1_input_data2_RAM_T2P_BRAM_1R1W_memcore' using block RAMs.
INFO: [HLS 200-740] Implementing PIPO vr_ifft_dataflow_in_loop_VITIS_LOOP_212_1_out_data_6_08_RAM_AUTO_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'vr_ifft_dataflow_in_loop_VITIS_LOOP_212_1_out_data_6_08_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO vr_ifft_dataflow_in_loop_VITIS_LOOP_212_1_out_data_773_RAM_T2P_BRAM_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'vr_ifft_dataflow_in_loop_VITIS_LOOP_212_1_out_data_773_RAM_T2P_BRAM_1R1W_memcore' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'actp_reg_c9_U(vr_ifft_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_st1_U(vr_ifft_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c8_U(vr_ifft_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c7_channel8_U(vr_ifft_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c6_channel7_U(vr_ifft_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c5_channel6_U(vr_ifft_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c4_channel5_U(vr_ifft_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c3_channel4_U(vr_ifft_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c2_channel3_U(vr_ifft_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c1_channel2_U(vr_ifft_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c_channel_U(vr_ifft_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'actp_reg_c_channel_U(vr_ifft_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_collect_input_U0_U(vr_ifft_start_for_collect_input_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 710.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.2 seconds; current allocated memory: 714.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vr_ifft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'vr_ifft/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vr_ifft/out_st' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vr_ifft/ctrl1_reg' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vr_ifft/ctrl2_reg' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vr_ifft/layer1_reg' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vr_ifft/actp_reg' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'vr_ifft' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vr_ifft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0 seconds. Elapsed time: 0.78 seconds; current allocated memory: 715.875 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.64 seconds; current allocated memory: 718.621 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.94 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.94 seconds; current allocated memory: 739.273 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7cg-fbvb900-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=VR_IFFT
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/shine/Desktop/fft_story/vivado/ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xczu7cg-fbvb900-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name VR_IFFT -format ip_catalog -output /home/shine/Desktop/fft_story/vivado/ip_repo -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.01 seconds; current allocated memory: 206.273 MB.
INFO: [HLS 200-10] Analyzing design file 'src/fft.cpp' ... 
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop (src/fft.cpp:212:36)
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (src/fft.cpp:334:24)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:338:16)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:338:25)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:339:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:339:18)
WARNING: [HLS 200-471] Dataflow form checks found 6 issue(s) in file src/fft.cpp
WARNING: [HLS 207-5292] unused parameter 'buffer2' (src/fft.cpp:265:48)
WARNING: [HLS 207-5292] unused parameter 'ctrl2_reg' (src/fft.cpp:266:29)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:266:48)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:302:48)
WARNING: [HLS 207-5292] unused parameter 'layer2_reg' (src/fft.cpp:302:68)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 12.05 seconds. CPU system time: 0.58 seconds. Elapsed time: 12.64 seconds; current allocated memory: 212.363 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::pragma() const' into 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:97:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:100:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:103:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:106:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::pragma() const' into 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:149:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:148:2)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:12)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:12) in function 'std::array<std::complex<half>, 4ul>::array' completely with a factor of 4 (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:0)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:199:20)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:14)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:17)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:20)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:23)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:26)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:29)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:32)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:36)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:40)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:44)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:13)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:18)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:23)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:28)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 4ul>::array()' into 'hls::vector<std::complex<half>, 4ul>::vector()' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::complex<half>, 4ul>::_S_ref(std::complex<half> const (&) [4], unsigned long)' into 'std::array<std::complex<half>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 4ul>::array() (.9.15)' into 'hls::vector<std::complex<half>, 4ul>::vector() (.3)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 4ul>::vector()' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 4ul>::vector() (.3)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'act(half, actp_t*)' into 'pool(std::complex<half> (*) [64], std::complex<half> (*) [64], ctrl1_t*, actp_t*)' (src/fft.cpp:176:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::array()' into 'hls::vector<std::complex<half>, 2ul>::vector()' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::complex<half>, 2ul>::_S_ref(std::complex<half> const (&) [2], unsigned long)' into 'std::array<std::complex<half>, 2ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 2ul>::vector()' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:136:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::operator[](unsigned long)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:136:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL1w._M_imag': Complete partitioning on dimension 1. (src/globals.hpp:29:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL1w._M_real': Complete partitioning on dimension 1. (src/globals.hpp:29:0)
INFO: [HLS 214-248] Applying array_partition to 'out_data_6': Complete partitioning on dimension 1. (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_st' with compact=bit mode in 128-bits (src/fft.cpp:247:32)
INFO: [HLS 214-241] Aggregating scalar variable 'actp_reg' with compact=bit mode in 32-bits (src/fft.cpp:209:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer1_reg' with compact=bit mode in 32-bits (src/fft.cpp:209:0)
INFO: [HLS 214-241] Aggregating scalar variable 'ctrl2_reg' with compact=bit mode in 32-bits (src/fft.cpp:209:0)
INFO: [HLS 214-241] Aggregating scalar variable 'ctrl1_reg' with compact=bit mode in 32-bits (src/fft.cpp:209:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'out_st' with compact=bit mode in 64-bits (src/fft.cpp:209:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in' with compact=bit mode in 128-bits (src/fft.cpp:209:0)
INFO: [HLS 214-241] Aggregating bram variable 'input_data' with compact=bit mode in 32-bits (src/fft.cpp:216:13)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_1' with compact=bit mode in 32-bits (src/fft.cpp:217:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_2' with compact=bit mode in 32-bits (src/fft.cpp:218:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_3' with compact=bit mode in 32-bits (src/fft.cpp:219:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_4' with compact=bit mode in 32-bits (src/fft.cpp:220:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_5' with compact=bit mode in 32-bits (src/fft.cpp:221:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_7' with compact=bit mode in 32-bits (src/fft.cpp:223:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_0' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_1' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_2' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_3' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_4' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_5' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_6' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_7' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_8' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_9' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_10' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_11' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_12' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_13' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_14' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_15' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_16' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_17' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_18' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_19' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_20' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_21' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_22' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_23' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_24' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_25' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_26' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_27' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_28' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_29' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_30' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_31' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_32' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_33' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_34' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_35' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_36' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_37' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_38' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_39' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_40' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_41' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_42' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_43' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_44' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_45' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_46' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_47' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_48' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_49' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_50' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_51' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_52' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_53' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_54' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_55' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_56' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_57' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_58' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_59' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_60' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_61' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_62' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_63' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.84 seconds. CPU system time: 0.53 seconds. Elapsed time: 4.42 seconds; current allocated memory: 213.586 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 213.586 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 225.828 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 240.934 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_190_4' (src/fft.cpp:177) in function 'pool' automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_212_1 (src/fft.cpp:225)  of function 'vr_ifft'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_212_1' (src/fft.cpp:225:3), detected/extracted 11 process function(s): 
	 'entry_proc'
	 'rd_data'
	 'collect_input'
	 'fft_stage'
	 'fft_stage.1'
	 'fft_stage.2'
	 'fft_stage.3'
	 'fft_stage.4'
	 'fft_stage.5'
	 'pool'
	 'push_out'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:192:9) to (src/fft.cpp:190:20) in function 'pool'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:40:11) to (src/fft.cpp:22:12) in function 'fft_stage.5'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.5'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage.4'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.4'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage.3'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.3'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage.2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.1'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 277.766 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_163_1' (src/fft.cpp:159:8) in function 'rd_data'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_141_1' (src/fft.cpp:138:6) in function 'push_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_3' (src/fft.cpp:177:10) in function 'pool'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_183_2' (src/fft.cpp:179:11) in function 'pool' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_180_1' (src/fft.cpp:177:8) in function 'pool' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.5'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.5' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.4'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.4' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.3'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.3' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.2'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.2' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.1' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_89_1' (src/fft.cpp:84:6) in function 'collect_input' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [HLS 200-472] Inferring partial write operation for 'O' (src/fft.cpp:199:18)
INFO: [HLS 200-472] Inferring partial write operation for 'X_32' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X_32' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X_0' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X_0' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X_0' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X_0' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X_0' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X_0' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'I' 
WARNING: [HLS 200-1449] Process dataflow_in_loop_VITIS_LOOP_212_1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.5 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.55 seconds; current allocated memory: 569.078 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vr_ifft' ...
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.1_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.1_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_1_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.1' to 'fft_stage_1'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.2_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_2_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.2_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.2' to 'fft_stage_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.3_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.3_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_3_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.3' to 'fft_stage_3'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.4_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_4_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.4_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.4' to 'fft_stage_4'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.5_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_5_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.5_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.5' to 'fft_stage_5'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 571.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 571.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rd_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_163_1_VITIS_LOOP_166_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_163_1_VITIS_LOOP_166_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 572.312 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 572.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rd_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 572.426 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 572.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collect_input_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 572.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 572.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collect_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 573.379 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 573.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 25, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 574.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 574.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 575.195 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 575.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 575.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 575.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 577.422 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 577.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_1_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 577.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 577.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 578.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 578.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_2_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 578.758 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 578.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 580.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 580.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 581.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 581.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 582.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 582.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_3_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 583.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 583.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 583.586 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 583.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_4_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 584.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 584.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 585.688 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 585.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 586.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 586.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_5_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
WARNING: [HLS 200-885] The II Violation in module 'fft_stage_5_Pipeline_VITIS_LOOP_66_2' (loop 'VITIS_LOOP_66_2'): Unable to schedule 'store' operation ('X_62_addr_1_write_ln71', src/fft.cpp:71) of variable 'I_load_5', src/fft.cpp:71 on array 'X_62' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'X_62'.
WARNING: [HLS 200-885] The II Violation in module 'fft_stage_5_Pipeline_VITIS_LOOP_66_2' (loop 'VITIS_LOOP_66_2'): Unable to schedule 'store' operation ('X_62_addr_2_write_ln72', src/fft.cpp:72) of variable 'I_load_6', src/fft.cpp:72 on array 'X_62' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'X_62'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 4, Depth = 5, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 591.234 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 591.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 615.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 615.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 615.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 615.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_Pipeline_VITIS_LOOP_187_3_VITIS_LOOP_190_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_187_3_VITIS_LOOP_190_4'.
WARNING: [HLS 200-880] The II Violation in module 'pool_Pipeline_VITIS_LOOP_187_3_VITIS_LOOP_190_4' (loop 'VITIS_LOOP_187_3_VITIS_LOOP_190_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'xor' operation ('xor_ln193', src/fft.cpp:193) and 'hcmp' operation ('tmp', src/fft.cpp:193).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 6, loop 'VITIS_LOOP_187_3_VITIS_LOOP_190_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 615.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 615.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (3.32ns) exceeds the target (target clock period: 5ns, clock uncertainty: 2ns, effective delay budget: 3ns).
WARNING: [HLS 200-1016] The critical path in module 'pool' consists of the following:	'uitofp' operation ('conv_i') [146]  (3.32 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 615.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 615.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_out_Pipeline_VITIS_LOOP_141_1_VITIS_LOOP_144_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_141_1_VITIS_LOOP_144_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 4, loop 'VITIS_LOOP_141_1_VITIS_LOOP_144_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 615.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 615.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 615.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 615.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_212_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 615.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 615.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0 seconds. Elapsed time: 0.73 seconds; current allocated memory: 615.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 615.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vr_ifft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln212) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0 seconds. Elapsed time: 0.72 seconds; current allocated memory: 615.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 615.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 615.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rd_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rd_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2' pipeline 'VITIS_LOOP_163_1_VITIS_LOOP_166_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rd_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 615.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rd_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rd_ptr' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_9s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_38_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rd_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 615.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collect_input_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collect_input_Pipeline_VITIS_LOOP_92_2' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collect_input_Pipeline_VITIS_LOOP_92_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 615.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collect_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'collect_input'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 615.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 615.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 615.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 616.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_1_Pipeline_SKIP_X_SKIP_Y_w_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_1_Pipeline_SKIP_X_SKIP_Y_w_10_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 619.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_1_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_1_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_1_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 623.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 624.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_2_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_2_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_2_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 625.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_2_Pipeline_SKIP_X_SKIP_Y_w_6_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_2_Pipeline_SKIP_X_SKIP_Y_w_11_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 628.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 632.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_3_Pipeline_SKIP_X_SKIP_Y_w_7_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_3_Pipeline_SKIP_X_SKIP_Y_w_12_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 635.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_3_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_3_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_3_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 639.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 640.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_4_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_4_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_4_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 642.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_4_Pipeline_SKIP_X_SKIP_Y_w_8_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_4_Pipeline_SKIP_X_SKIP_Y_w_13_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 645.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 649.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_5_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_5_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_5_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 653.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_5_Pipeline_SKIP_X_SKIP_Y_w_9_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_5_Pipeline_SKIP_X_SKIP_Y_w_14_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 667.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.57 seconds; current allocated memory: 680.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_Pipeline_VITIS_LOOP_187_3_VITIS_LOOP_190_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_Pipeline_VITIS_LOOP_187_3_VITIS_LOOP_190_4' pipeline 'VITIS_LOOP_187_3_VITIS_LOOP_190_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_646_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_Pipeline_VITIS_LOOP_187_3_VITIS_LOOP_190_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 686.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hdiv_16ns_16ns_16_7_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sptohp_32ns_16_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_7_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 696.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_out_Pipeline_VITIS_LOOP_141_1_VITIS_LOOP_144_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'push_out_Pipeline_VITIS_LOOP_141_1_VITIS_LOOP_144_2' pipeline 'VITIS_LOOP_141_1_VITIS_LOOP_144_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_out_Pipeline_VITIS_LOOP_141_1_VITIS_LOOP_144_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 698.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_71_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_8ns_8ns_8_12_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_out'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 699.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_212_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_212_1'.
INFO: [HLS 200-740] Implementing PIPO vr_ifft_dataflow_in_loop_VITIS_LOOP_212_1_input_data2_RAM_T2P_BRAM_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'vr_ifft_dataflow_in_loop_VITIS_LOOP_212_1_input_data2_RAM_T2P_BRAM_1R1W_memcore' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO vr_ifft_dataflow_in_loop_VITIS_LOOP_212_1_out_data_6_08_RAM_1WNR_LUTRAM_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'vr_ifft_dataflow_in_loop_VITIS_LOOP_212_1_out_data_6_08_RAM_1WNR_LUTRAM_1R1W_memcore' using distributed RAMs.
INFO: [HLS 200-740] Implementing PIPO vr_ifft_dataflow_in_loop_VITIS_LOOP_212_1_out_data_773_RAM_T2P_BRAM_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'vr_ifft_dataflow_in_loop_VITIS_LOOP_212_1_out_data_773_RAM_T2P_BRAM_1R1W_memcore' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'actp_reg_c9_U(vr_ifft_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_st1_U(vr_ifft_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c8_U(vr_ifft_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c7_channel8_U(vr_ifft_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c6_channel7_U(vr_ifft_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c5_channel6_U(vr_ifft_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c4_channel5_U(vr_ifft_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c3_channel4_U(vr_ifft_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c2_channel3_U(vr_ifft_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c1_channel2_U(vr_ifft_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c_channel_U(vr_ifft_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'actp_reg_c_channel_U(vr_ifft_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_collect_input_U0_U(vr_ifft_start_for_collect_input_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 711.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.2 seconds; current allocated memory: 715.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vr_ifft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'vr_ifft/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vr_ifft/out_st' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vr_ifft/ctrl1_reg' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vr_ifft/ctrl2_reg' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vr_ifft/layer1_reg' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vr_ifft/actp_reg' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'vr_ifft' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7cg-fbvb900-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=VR_IFFT
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/shine/Desktop/fft_story/vivado/ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xczu7cg-fbvb900-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name VR_IFFT -format ip_catalog -output /home/shine/Desktop/fft_story/vivado/ip_repo -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.01 seconds; current allocated memory: 206.273 MB.
INFO: [HLS 200-10] Analyzing design file 'src/fft.cpp' ... 
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop (src/fft.cpp:212:36)
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (src/fft.cpp:336:24)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:340:16)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:340:25)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:341:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:341:18)
WARNING: [HLS 200-471] Dataflow form checks found 6 issue(s) in file src/fft.cpp
WARNING: [HLS 207-5292] unused parameter 'buffer2' (src/fft.cpp:267:48)
WARNING: [HLS 207-5292] unused parameter 'ctrl2_reg' (src/fft.cpp:268:29)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:268:48)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:304:48)
WARNING: [HLS 207-5292] unused parameter 'layer2_reg' (src/fft.cpp:304:68)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 12.7 seconds. CPU system time: 0.76 seconds. Elapsed time: 13.49 seconds; current allocated memory: 212.305 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::pragma() const' into 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:97:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:100:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:103:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:106:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::pragma() const' into 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:149:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:148:2)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:12)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:12) in function 'std::array<std::complex<half>, 4ul>::array' completely with a factor of 4 (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:0)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:199:20)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:14)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:17)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:20)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:23)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:26)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:29)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:32)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:36)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:40)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:44)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:13)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:18)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:23)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:28)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 4ul>::array()' into 'hls::vector<std::complex<half>, 4ul>::vector()' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::complex<half>, 4ul>::_S_ref(std::complex<half> const (&) [4], unsigned long)' into 'std::array<std::complex<half>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 4ul>::array() (.9.15)' into 'hls::vector<std::complex<half>, 4ul>::vector() (.3)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 4ul>::vector()' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 4ul>::vector() (.3)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'act(half, actp_t*)' into 'pool(std::complex<half> (*) [64], std::complex<half> (*) [64], ctrl1_t*, actp_t*)' (src/fft.cpp:176:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::array()' into 'hls::vector<std::complex<half>, 2ul>::vector()' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::complex<half>, 2ul>::_S_ref(std::complex<half> const (&) [2], unsigned long)' into 'std::array<std::complex<half>, 2ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 2ul>::vector()' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:136:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::operator[](unsigned long)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:136:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL1w._M_imag': Complete partitioning on dimension 1. (src/globals.hpp:29:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL1w._M_real': Complete partitioning on dimension 1. (src/globals.hpp:29:0)
INFO: [HLS 214-248] Applying array_partition to 'out_data_6': Cyclic partitioning with factor 2 on dimension 1. Cyclic partitioning with factor 2 on dimension 2. (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_st' with compact=bit mode in 128-bits (src/fft.cpp:249:32)
INFO: [HLS 214-241] Aggregating scalar variable 'actp_reg' with compact=bit mode in 32-bits (src/fft.cpp:209:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer1_reg' with compact=bit mode in 32-bits (src/fft.cpp:209:0)
INFO: [HLS 214-241] Aggregating scalar variable 'ctrl2_reg' with compact=bit mode in 32-bits (src/fft.cpp:209:0)
INFO: [HLS 214-241] Aggregating scalar variable 'ctrl1_reg' with compact=bit mode in 32-bits (src/fft.cpp:209:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'out_st' with compact=bit mode in 64-bits (src/fft.cpp:209:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in' with compact=bit mode in 128-bits (src/fft.cpp:209:0)
INFO: [HLS 214-241] Aggregating bram variable 'input_data' with compact=bit mode in 32-bits (src/fft.cpp:216:13)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_1' with compact=bit mode in 32-bits (src/fft.cpp:217:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_2' with compact=bit mode in 32-bits (src/fft.cpp:218:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_3' with compact=bit mode in 32-bits (src/fft.cpp:219:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_4' with compact=bit mode in 32-bits (src/fft.cpp:220:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_5' with compact=bit mode in 32-bits (src/fft.cpp:221:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_7' with compact=bit mode in 32-bits (src/fft.cpp:223:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_0_0' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_0_1' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_1_0' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_1_1' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.34 seconds. CPU system time: 0.41 seconds. Elapsed time: 2.76 seconds; current allocated memory: 213.445 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 213.445 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 224.438 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 237.480 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_190_4' (src/fft.cpp:177) in function 'pool' automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_212_1 (src/fft.cpp:225)  of function 'vr_ifft'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_212_1' (src/fft.cpp:225:3), detected/extracted 11 process function(s): 
	 'entry_proc'
	 'rd_data'
	 'collect_input'
	 'fft_stage'
	 'fft_stage.1'
	 'fft_stage.2'
	 'fft_stage.3'
	 'fft_stage.4'
	 'fft_stage.5'
	 'pool'
	 'push_out'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:192:9) to (src/fft.cpp:190:20) in function 'pool'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:40:11) to (src/fft.cpp:22:12) in function 'fft_stage.5'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.5'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage.4'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.4'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage.3'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.3'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage.2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.1'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 273.535 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_163_1' (src/fft.cpp:159:8) in function 'rd_data'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_141_1' (src/fft.cpp:138:6) in function 'push_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_3' (src/fft.cpp:177:10) in function 'pool'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_183_2' (src/fft.cpp:179:11) in function 'pool' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_180_1' (src/fft.cpp:177:8) in function 'pool' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.4'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.4' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.3'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.3' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.2'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.2' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.1' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_89_1' (src/fft.cpp:84:6) in function 'collect_input' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [HLS 200-472] Inferring partial write operation for 'O' (src/fft.cpp:199:18)
INFO: [HLS 200-472] Inferring partial write operation for 'X_0_0' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X_0_0' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X_0_0' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X_0_0' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X_0_0' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X_0_1' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X_0_0' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X_0_1' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'I' 
WARNING: [HLS 200-1449] Process dataflow_in_loop_VITIS_LOOP_212_1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.26 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.38 seconds; current allocated memory: 553.180 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vr_ifft' ...
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.1_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.1_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_1_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.1' to 'fft_stage_1'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.2_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_2_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.2_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.2' to 'fft_stage_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.3_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.3_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_3_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.3' to 'fft_stage_3'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.4_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_4_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.4_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.4' to 'fft_stage_4'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2' to 'fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.5_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.5' to 'fft_stage_5'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 554.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 554.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rd_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_163_1_VITIS_LOOP_166_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_163_1_VITIS_LOOP_166_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 555.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 555.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rd_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 555.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 555.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collect_input_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 556.211 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 556.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collect_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 556.676 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 556.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 25, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 557.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 557.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 558.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 558.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 558.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 558.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 560.730 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 560.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_1_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 561.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 561.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 561.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 561.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_2_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 562.109 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 562.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 564.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 564.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 564.336 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 564.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 566.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 566.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_3_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 566.508 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 566.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 566.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 566.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_4_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 567.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 567.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 569.273 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 569.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 569.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 569.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_1_VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 5, loop 'VITIS_LOOP_63_1_VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 570.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 570.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
WARNING: [HLS 200-880] The II Violation in module 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y' (loop 'SKIP_X_SKIP_Y'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('X_0_0_addr_2_write_ln38', src/fft.cpp:38) of variable 'sub3_i_i29862_partset3', src/fft.cpp:38 on array 'X_0_0' and 'store' operation ('X_0_0_addr_write_ln36', src/fft.cpp:36) of variable 'add3_i_i290_partset7', src/fft.cpp:36 on array 'X_0_0'.
WARNING: [HLS 200-880] The II Violation in module 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y' (loop 'SKIP_X_SKIP_Y'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('X_0_0_addr_3_write_ln39', src/fft.cpp:39) of variable 'sub3_i_i30282_partset1', src/fft.cpp:39 on array 'X_0_0' and 'store' operation ('X_0_0_addr_write_ln36', src/fft.cpp:36) of variable 'add3_i_i290_partset7', src/fft.cpp:36 on array 'X_0_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 4, Depth = 31, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 573.465 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 573.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 573.465 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 573.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_Pipeline_VITIS_LOOP_187_3_VITIS_LOOP_190_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_187_3_VITIS_LOOP_190_4'.
WARNING: [HLS 200-880] The II Violation in module 'pool_Pipeline_VITIS_LOOP_187_3_VITIS_LOOP_190_4' (loop 'VITIS_LOOP_187_3_VITIS_LOOP_190_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'xor' operation ('xor_ln193', src/fft.cpp:193) and 'hcmp' operation ('tmp_3', src/fft.cpp:193).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 7, loop 'VITIS_LOOP_187_3_VITIS_LOOP_190_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 573.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 573.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (3.32ns) exceeds the target (target clock period: 5ns, clock uncertainty: 2ns, effective delay budget: 3ns).
WARNING: [HLS 200-1016] The critical path in module 'pool' consists of the following:	'uitofp' operation ('conv_i') [26]  (3.32 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 574.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 574.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_out_Pipeline_VITIS_LOOP_141_1_VITIS_LOOP_144_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_141_1_VITIS_LOOP_144_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 4, loop 'VITIS_LOOP_141_1_VITIS_LOOP_144_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 575.312 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 575.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 575.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 575.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_212_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 575.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 575.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0 seconds. Elapsed time: 0.7 seconds; current allocated memory: 576.195 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 576.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vr_ifft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln212) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0 seconds. Elapsed time: 0.7 seconds; current allocated memory: 576.195 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 576.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0 seconds. Elapsed time: 0.7 seconds; current allocated memory: 576.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rd_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rd_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2' pipeline 'VITIS_LOOP_163_1_VITIS_LOOP_166_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rd_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 576.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rd_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rd_ptr' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_9s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_38_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rd_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 577.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collect_input_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collect_input_Pipeline_VITIS_LOOP_92_2' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collect_input_Pipeline_VITIS_LOOP_92_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 579.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collect_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'collect_input'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 580.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 582.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 585.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 587.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_1_Pipeline_SKIP_X_SKIP_Y_w_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_1_Pipeline_SKIP_X_SKIP_Y_w_10_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 589.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_1_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_1_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_1_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 593.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 595.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_2_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_2_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_2_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 596.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_2_Pipeline_SKIP_X_SKIP_Y_w_6_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_2_Pipeline_SKIP_X_SKIP_Y_w_11_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 599.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 603.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_3_Pipeline_SKIP_X_SKIP_Y_w_7_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_3_Pipeline_SKIP_X_SKIP_Y_w_12_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 606.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_3_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_3_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_3_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 610.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 611.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_4_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_4_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_4_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 612.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_4_Pipeline_SKIP_X_SKIP_Y_w_8_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_4_Pipeline_SKIP_X_SKIP_Y_w_13_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 615.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 619.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_63_1_VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 621.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_5_Pipeline_SKIP_X_SKIP_Y_w_9_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_5_Pipeline_SKIP_X_SKIP_Y_w_14_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 624.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_70_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 629.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_Pipeline_VITIS_LOOP_187_3_VITIS_LOOP_190_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_Pipeline_VITIS_LOOP_187_3_VITIS_LOOP_190_4' pipeline 'VITIS_LOOP_187_3_VITIS_LOOP_190_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_21_16_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_Pipeline_VITIS_LOOP_187_3_VITIS_LOOP_190_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 631.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hdiv_16ns_16ns_16_7_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sptohp_32ns_16_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_7_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 634.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_out_Pipeline_VITIS_LOOP_141_1_VITIS_LOOP_144_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'push_out_Pipeline_VITIS_LOOP_141_1_VITIS_LOOP_144_2' pipeline 'VITIS_LOOP_141_1_VITIS_LOOP_144_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_out_Pipeline_VITIS_LOOP_141_1_VITIS_LOOP_144_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 636.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_71_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_8ns_8ns_8_12_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_out'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 637.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_212_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_212_1'.
INFO: [HLS 200-740] Implementing PIPO vr_ifft_dataflow_in_loop_VITIS_LOOP_212_1_input_data2_RAM_T2P_BRAM_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'vr_ifft_dataflow_in_loop_VITIS_LOOP_212_1_input_data2_RAM_T2P_BRAM_1R1W_memcore' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO vr_ifft_dataflow_in_loop_VITIS_LOOP_212_1_out_data_6_0_08_RAM_T2P_BRAM_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'vr_ifft_dataflow_in_loop_VITIS_LOOP_212_1_out_data_6_0_08_RAM_T2P_BRAM_1R1W_memcore' using block RAMs.
INFO: [HLS 200-740] Implementing PIPO vr_ifft_dataflow_in_loop_VITIS_LOOP_212_1_out_data_712_RAM_T2P_BRAM_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'vr_ifft_dataflow_in_loop_VITIS_LOOP_212_1_out_data_712_RAM_T2P_BRAM_1R1W_memcore' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'actp_reg_c9_U(vr_ifft_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_st1_U(vr_ifft_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c8_U(vr_ifft_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c7_channel8_U(vr_ifft_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c6_channel7_U(vr_ifft_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c5_channel6_U(vr_ifft_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c4_channel5_U(vr_ifft_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c3_channel4_U(vr_ifft_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c2_channel3_U(vr_ifft_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c1_channel2_U(vr_ifft_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c_channel_U(vr_ifft_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'actp_reg_c_channel_U(vr_ifft_fifo_w32_d2_S)' using Shift Registers.
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7cg-fbvb900-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=VR_IFFT
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/shine/Desktop/fft_story/vivado/ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xczu7cg-fbvb900-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name VR_IFFT -format ip_catalog -output /home/shine/Desktop/fft_story/vivado/ip_repo -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 10.02 seconds; current allocated memory: 215.180 MB.
INFO: [HLS 200-10] Analyzing design file 'src/fft.cpp' ... 
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop (src/fft.cpp:212:36)
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (src/fft.cpp:336:24)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:340:16)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:340:25)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:341:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:341:18)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:372:22)
WARNING: [HLS 200-471] Dataflow form checks found 7 issue(s) in file src/fft.cpp
WARNING: [HLS 207-5292] unused parameter 'buffer2' (src/fft.cpp:267:48)
WARNING: [HLS 207-5292] unused parameter 'ctrl2_reg' (src/fft.cpp:268:29)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:268:48)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:304:48)
WARNING: [HLS 207-5292] unused parameter 'layer2_reg' (src/fft.cpp:304:68)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 12.52 seconds. CPU system time: 0.6 seconds. Elapsed time: 13.22 seconds; current allocated memory: 221.230 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::pragma() const' into 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:97:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:100:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:103:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:106:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::pragma() const' into 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:149:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:148:2)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:12)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:12) in function 'std::array<std::complex<half>, 4ul>::array' completely with a factor of 4 (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:0)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:199:20)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:14)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:17)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:20)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:23)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:26)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:29)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:32)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:36)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:40)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:44)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:13)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:18)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:23)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:28)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 4ul>::array()' into 'hls::vector<std::complex<half>, 4ul>::vector()' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::complex<half>, 4ul>::_S_ref(std::complex<half> const (&) [4], unsigned long)' into 'std::array<std::complex<half>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 4ul>::array() (.9.15)' into 'hls::vector<std::complex<half>, 4ul>::vector() (.3)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 4ul>::vector()' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 4ul>::vector() (.3)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'act(half, actp_t*)' into 'pool(std::complex<half> (*) [64], std::complex<half> (*) [64], ctrl1_t*, actp_t*)' (src/fft.cpp:176:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::array()' into 'hls::vector<std::complex<half>, 2ul>::vector()' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::complex<half>, 2ul>::_S_ref(std::complex<half> const (&) [2], unsigned long)' into 'std::array<std::complex<half>, 2ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 2ul>::vector()' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:136:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::operator[](unsigned long)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:136:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL1w._M_imag': Complete partitioning on dimension 1. (src/globals.hpp:29:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL1w._M_real': Complete partitioning on dimension 1. (src/globals.hpp:29:0)
INFO: [HLS 214-248] Applying array_partition to 'out_data_6': Cyclic partitioning with factor 2 on dimension 1. Cyclic partitioning with factor 2 on dimension 2. (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_st' with compact=bit mode in 128-bits (src/fft.cpp:249:32)
INFO: [HLS 214-241] Aggregating scalar variable 'actp_reg' with compact=bit mode in 32-bits (src/fft.cpp:209:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer1_reg' with compact=bit mode in 32-bits (src/fft.cpp:209:0)
INFO: [HLS 214-241] Aggregating scalar variable 'ctrl2_reg' with compact=bit mode in 32-bits (src/fft.cpp:209:0)
INFO: [HLS 214-241] Aggregating scalar variable 'ctrl1_reg' with compact=bit mode in 32-bits (src/fft.cpp:209:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'out_st' with compact=bit mode in 64-bits (src/fft.cpp:209:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in' with compact=bit mode in 128-bits (src/fft.cpp:209:0)
INFO: [HLS 214-241] Aggregating bram variable 'input_data' with compact=bit mode in 32-bits (src/fft.cpp:216:13)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_1' with compact=bit mode in 32-bits (src/fft.cpp:217:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_2' with compact=bit mode in 32-bits (src/fft.cpp:218:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_3' with compact=bit mode in 32-bits (src/fft.cpp:219:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_4' with compact=bit mode in 32-bits (src/fft.cpp:220:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_5' with compact=bit mode in 32-bits (src/fft.cpp:221:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_7' with compact=bit mode in 32-bits (src/fft.cpp:223:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_0_0' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_0_1' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_1_0' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_1_1' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.38 seconds. CPU system time: 0.47 seconds. Elapsed time: 2.85 seconds; current allocated memory: 222.418 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 222.418 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 233.395 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 246.438 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_190_4' (src/fft.cpp:177) in function 'pool' automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_212_1 (src/fft.cpp:225)  of function 'vr_ifft'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_212_1' (src/fft.cpp:225:3), detected/extracted 11 process function(s): 
	 'entry_proc'
	 'rd_data'
	 'collect_input'
	 'fft_stage'
	 'fft_stage.1'
	 'fft_stage.2'
	 'fft_stage.3'
	 'fft_stage.4'
	 'fft_stage.5'
	 'pool'
	 'push_out'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:192:9) to (src/fft.cpp:190:20) in function 'pool'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:40:11) to (src/fft.cpp:22:12) in function 'fft_stage.5'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.5'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage.4'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.4'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage.3'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.3'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage.2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.1'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 282.867 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_163_1' (src/fft.cpp:159:8) in function 'rd_data'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_141_1' (src/fft.cpp:138:6) in function 'push_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_3' (src/fft.cpp:177:10) in function 'pool'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_183_2' (src/fft.cpp:179:11) in function 'pool' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_180_1' (src/fft.cpp:177:8) in function 'pool' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.4'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.4' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.3'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.3' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.2'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.2' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.1' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_89_1' (src/fft.cpp:84:6) in function 'collect_input' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [HLS 200-472] Inferring partial write operation for 'O' (src/fft.cpp:199:18)
INFO: [HLS 200-472] Inferring partial write operation for 'X_0_0' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X_0_0' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X_0_0' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X_0_0' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X_0_0' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X_0_1' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X_0_0' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X_0_1' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'I' 
WARNING: [HLS 200-1449] Process dataflow_in_loop_VITIS_LOOP_212_1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.25 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.31 seconds; current allocated memory: 553.234 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vr_ifft' ...
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.1_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.1_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_1_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.1' to 'fft_stage_1'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.2_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_2_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.2_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.2' to 'fft_stage_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.3_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.3_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_3_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.3' to 'fft_stage_3'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.4_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_4_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.4_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.4' to 'fft_stage_4'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2' to 'fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.5_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.5' to 'fft_stage_5'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 554.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 554.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rd_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_163_1_VITIS_LOOP_166_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_163_1_VITIS_LOOP_166_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 555.613 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 555.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rd_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 555.797 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 555.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collect_input_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 556.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 556.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collect_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 556.711 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 556.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 25, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 557.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 557.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 558.547 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 558.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 558.926 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 558.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 560.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 560.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_1_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 561.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 561.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 561.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 561.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_2_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 562.141 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 562.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 564.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 564.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 564.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 564.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 566.176 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 566.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_3_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 566.543 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 566.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 566.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 566.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_4_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 567.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 567.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 569.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 569.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 569.770 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 569.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_1_VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 5, loop 'VITIS_LOOP_63_1_VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 570.355 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 570.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
WARNING: [HLS 200-880] The II Violation in module 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y' (loop 'SKIP_X_SKIP_Y'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('X_0_0_addr_2_write_ln38', src/fft.cpp:38) of variable 'sub3_i_i29862_partset3', src/fft.cpp:38 on array 'X_0_0' and 'store' operation ('X_0_0_addr_write_ln36', src/fft.cpp:36) of variable 'add3_i_i290_partset7', src/fft.cpp:36 on array 'X_0_0'.
WARNING: [HLS 200-880] The II Violation in module 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y' (loop 'SKIP_X_SKIP_Y'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('X_0_0_addr_3_write_ln39', src/fft.cpp:39) of variable 'sub3_i_i30282_partset1', src/fft.cpp:39 on array 'X_0_0' and 'store' operation ('X_0_0_addr_write_ln36', src/fft.cpp:36) of variable 'add3_i_i290_partset7', src/fft.cpp:36 on array 'X_0_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 4, Depth = 31, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 573.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 573.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 573.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 573.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_Pipeline_VITIS_LOOP_187_3_VITIS_LOOP_190_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_187_3_VITIS_LOOP_190_4'.
WARNING: [HLS 200-880] The II Violation in module 'pool_Pipeline_VITIS_LOOP_187_3_VITIS_LOOP_190_4' (loop 'VITIS_LOOP_187_3_VITIS_LOOP_190_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'xor' operation ('xor_ln193', src/fft.cpp:193) and 'hcmp' operation ('tmp_3', src/fft.cpp:193).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 7, loop 'VITIS_LOOP_187_3_VITIS_LOOP_190_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 573.730 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 573.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (3.32ns) exceeds the target (target clock period: 5ns, clock uncertainty: 2ns, effective delay budget: 3ns).
WARNING: [HLS 200-1016] The critical path in module 'pool' consists of the following:	'uitofp' operation ('conv_i') [26]  (3.32 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.88 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.88 seconds; current allocated memory: 574.484 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0 seconds. Elapsed time: 0.71 seconds; current allocated memory: 574.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_out_Pipeline_VITIS_LOOP_141_1_VITIS_LOOP_144_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_141_1_VITIS_LOOP_144_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 4, loop 'VITIS_LOOP_141_1_VITIS_LOOP_144_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 575.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 575.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 575.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 575.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_212_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 575.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 575.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 576.238 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 576.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vr_ifft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln212) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0 seconds. Elapsed time: 0.7 seconds; current allocated memory: 576.238 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 576.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 576.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rd_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rd_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2' pipeline 'VITIS_LOOP_163_1_VITIS_LOOP_166_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rd_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 576.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rd_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rd_ptr' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_9s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_38_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rd_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 577.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collect_input_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collect_input_Pipeline_VITIS_LOOP_92_2' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collect_input_Pipeline_VITIS_LOOP_92_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 579.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collect_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'collect_input'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 580.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 582.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 585.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 587.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_1_Pipeline_SKIP_X_SKIP_Y_w_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_1_Pipeline_SKIP_X_SKIP_Y_w_10_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 589.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_1_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_1_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_1_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 593.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 595.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_2_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_2_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_2_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 596.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_2_Pipeline_SKIP_X_SKIP_Y_w_6_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_2_Pipeline_SKIP_X_SKIP_Y_w_11_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 599.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 603.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_3_Pipeline_SKIP_X_SKIP_Y_w_7_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_3_Pipeline_SKIP_X_SKIP_Y_w_12_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 606.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_3_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_3_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_3_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 610.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 611.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_4_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_4_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_4_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 612.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_4_Pipeline_SKIP_X_SKIP_Y_w_8_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_4_Pipeline_SKIP_X_SKIP_Y_w_13_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 615.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 619.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_63_1_VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 621.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_5_Pipeline_SKIP_X_SKIP_Y_w_9_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_5_Pipeline_SKIP_X_SKIP_Y_w_14_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 624.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_70_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 629.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_Pipeline_VITIS_LOOP_187_3_VITIS_LOOP_190_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_Pipeline_VITIS_LOOP_187_3_VITIS_LOOP_190_4' pipeline 'VITIS_LOOP_187_3_VITIS_LOOP_190_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_21_16_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_Pipeline_VITIS_LOOP_187_3_VITIS_LOOP_190_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 631.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hdiv_16ns_16ns_16_7_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sptohp_32ns_16_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_7_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 634.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_out_Pipeline_VITIS_LOOP_141_1_VITIS_LOOP_144_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'push_out_Pipeline_VITIS_LOOP_141_1_VITIS_LOOP_144_2' pipeline 'VITIS_LOOP_141_1_VITIS_LOOP_144_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_out_Pipeline_VITIS_LOOP_141_1_VITIS_LOOP_144_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 636.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_71_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_8ns_8ns_8_12_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_out'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 637.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_212_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_212_1'.
INFO: [HLS 200-740] Implementing PIPO vr_ifft_dataflow_in_loop_VITIS_LOOP_212_1_input_data2_RAM_T2P_BRAM_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'vr_ifft_dataflow_in_loop_VITIS_LOOP_212_1_input_data2_RAM_T2P_BRAM_1R1W_memcore' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO vr_ifft_dataflow_in_loop_VITIS_LOOP_212_1_out_data_6_0_08_RAM_T2P_BRAM_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'vr_ifft_dataflow_in_loop_VITIS_LOOP_212_1_out_data_6_0_08_RAM_T2P_BRAM_1R1W_memcore' using block RAMs.
INFO: [HLS 200-740] Implementing PIPO vr_ifft_dataflow_in_loop_VITIS_LOOP_212_1_out_data_712_RAM_T2P_BRAM_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'vr_ifft_dataflow_in_loop_VITIS_LOOP_212_1_out_data_712_RAM_T2P_BRAM_1R1W_memcore' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'actp_reg_c9_U(vr_ifft_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_st1_U(vr_ifft_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c8_U(vr_ifft_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c7_channel8_U(vr_ifft_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c6_channel7_U(vr_ifft_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c5_channel6_U(vr_ifft_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c4_channel5_U(vr_ifft_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c3_channel4_U(vr_ifft_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c2_channel3_U(vr_ifft_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c1_channel2_U(vr_ifft_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c_channel_U(vr_ifft_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'actp_reg_c_channel_U(vr_ifft_fifo_w32_d2_S)' using Shift Registers.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7cg-fbvb900-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=VR_IFFT
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/shine/Desktop/fft_story/vivado/ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xczu7cg-fbvb900-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name VR_IFFT -format ip_catalog -output /home/shine/Desktop/fft_story/vivado/ip_repo -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.01 seconds; current allocated memory: 215.180 MB.
INFO: [HLS 200-10] Analyzing design file 'src/fft.cpp' ... 
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop (src/fft.cpp:214:36)
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (src/fft.cpp:338:24)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:342:16)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:342:25)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:343:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:343:18)
WARNING: [HLS 200-471] Dataflow form checks found 6 issue(s) in file src/fft.cpp
WARNING: [HLS 207-5292] unused parameter 'buffer2' (src/fft.cpp:269:48)
WARNING: [HLS 207-5292] unused parameter 'ctrl2_reg' (src/fft.cpp:270:29)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:270:48)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:306:48)
WARNING: [HLS 207-5292] unused parameter 'layer2_reg' (src/fft.cpp:306:68)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 12.5 seconds. CPU system time: 0.71 seconds. Elapsed time: 13.3 seconds; current allocated memory: 221.195 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::pragma() const' into 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:97:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:100:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:103:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:106:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::pragma() const' into 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:149:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:148:2)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:12)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:12) in function 'std::array<std::complex<half>, 4ul>::array' completely with a factor of 4 (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:0)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:180:13)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:201:20)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:14)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:17)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:20)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:23)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:26)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:29)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:32)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:36)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:40)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:44)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:13)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:18)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:23)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:28)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 4ul>::array()' into 'hls::vector<std::complex<half>, 4ul>::vector()' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::complex<half>, 4ul>::_S_ref(std::complex<half> const (&) [4], unsigned long)' into 'std::array<std::complex<half>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 4ul>::array() (.9.15)' into 'hls::vector<std::complex<half>, 4ul>::vector() (.3)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 4ul>::vector()' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 4ul>::vector() (.3)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'act(half, actp_t*)' into 'pool(std::complex<half> (*) [64], std::complex<half> (*) [64], ctrl1_t*, actp_t*)' (src/fft.cpp:176:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::array()' into 'hls::vector<std::complex<half>, 2ul>::vector()' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::complex<half>, 2ul>::_S_ref(std::complex<half> const (&) [2], unsigned long)' into 'std::array<std::complex<half>, 2ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 2ul>::vector()' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:136:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::operator[](unsigned long)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:136:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL1w._M_imag': Complete partitioning on dimension 1. (src/globals.hpp:29:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL1w._M_real': Complete partitioning on dimension 1. (src/globals.hpp:29:0)
INFO: [HLS 214-248] Applying array_partition to 'out_data_6': Cyclic partitioning with factor 2 on dimension 1. Cyclic partitioning with factor 2 on dimension 2. (src/fft.cpp:224:14)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_st' with compact=bit mode in 128-bits (src/fft.cpp:251:32)
INFO: [HLS 214-241] Aggregating scalar variable 'actp_reg' with compact=bit mode in 32-bits (src/fft.cpp:211:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer1_reg' with compact=bit mode in 32-bits (src/fft.cpp:211:0)
INFO: [HLS 214-241] Aggregating scalar variable 'ctrl2_reg' with compact=bit mode in 32-bits (src/fft.cpp:211:0)
INFO: [HLS 214-241] Aggregating scalar variable 'ctrl1_reg' with compact=bit mode in 32-bits (src/fft.cpp:211:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'out_st' with compact=bit mode in 64-bits (src/fft.cpp:211:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in' with compact=bit mode in 128-bits (src/fft.cpp:211:0)
INFO: [HLS 214-241] Aggregating bram variable 'input_data' with compact=bit mode in 32-bits (src/fft.cpp:218:13)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_1' with compact=bit mode in 32-bits (src/fft.cpp:219:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_2' with compact=bit mode in 32-bits (src/fft.cpp:220:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_3' with compact=bit mode in 32-bits (src/fft.cpp:221:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_4' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_5' with compact=bit mode in 32-bits (src/fft.cpp:223:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_7' with compact=bit mode in 32-bits (src/fft.cpp:225:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_0_0' with compact=bit mode in 32-bits (src/fft.cpp:224:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_0_1' with compact=bit mode in 32-bits (src/fft.cpp:224:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_1_0' with compact=bit mode in 32-bits (src/fft.cpp:224:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_1_1' with compact=bit mode in 32-bits (src/fft.cpp:224:14)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.34 seconds. CPU system time: 0.5 seconds. Elapsed time: 2.83 seconds; current allocated memory: 222.336 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 222.336 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 233.344 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 246.391 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_191_4' (src/fft.cpp:177) in function 'pool' automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_214_1 (src/fft.cpp:227)  of function 'vr_ifft'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_214_1' (src/fft.cpp:227:3), detected/extracted 11 process function(s): 
	 'entry_proc'
	 'rd_data'
	 'collect_input'
	 'fft_stage'
	 'fft_stage.1'
	 'fft_stage.2'
	 'fft_stage.3'
	 'fft_stage.4'
	 'fft_stage.5'
	 'pool'
	 'push_out'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:193:9) to (src/fft.cpp:191:20) in function 'pool'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:40:11) to (src/fft.cpp:22:12) in function 'fft_stage.5'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.5'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage.4'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.4'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage.3'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.3'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage.2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.1'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 282.812 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_163_1' (src/fft.cpp:159:8) in function 'rd_data'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_141_1' (src/fft.cpp:138:6) in function 'push_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_188_3' (src/fft.cpp:177:10) in function 'pool'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_184_2' (src/fft.cpp:179:11) in function 'pool' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_181_1' (src/fft.cpp:177:8) in function 'pool' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.4'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.4' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.3'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.3' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.2'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.2' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.1' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_89_1' (src/fft.cpp:84:6) in function 'collect_input' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [HLS 200-472] Inferring partial write operation for 'O' (src/fft.cpp:201:18)
INFO: [HLS 200-472] Inferring partial write operation for 'X_0_0' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X_0_0' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X_0_0' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X_0_0' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X_0_0' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X_0_1' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X_0_0' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X_0_1' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'I' 
WARNING: [HLS 200-1449] Process dataflow_in_loop_VITIS_LOOP_214_1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.28 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.33 seconds; current allocated memory: 553.176 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vr_ifft' ...
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.1_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.1_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_1_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.1' to 'fft_stage_1'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.2_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_2_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.2_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.2' to 'fft_stage_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.3_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.3_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_3_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.3' to 'fft_stage_3'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.4_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_4_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.4_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.4' to 'fft_stage_4'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2' to 'fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.5_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.5' to 'fft_stage_5'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 554.379 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 554.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rd_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_163_1_VITIS_LOOP_166_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_163_1_VITIS_LOOP_166_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 555.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 555.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rd_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 555.730 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 555.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collect_input_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 556.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 556.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collect_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 556.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 556.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 25, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 557.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 557.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 558.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 558.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 558.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 558.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 560.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 560.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_1_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 561.148 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 561.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 561.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 561.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_2_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 562.113 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 562.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 564.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 564.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 564.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 564.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 566.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 566.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_3_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 566.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 566.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 566.961 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 566.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_4_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 567.543 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 567.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 569.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 569.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 569.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 569.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_1_VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 5, loop 'VITIS_LOOP_63_1_VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 570.332 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 570.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
WARNING: [HLS 200-880] The II Violation in module 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y' (loop 'SKIP_X_SKIP_Y'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('X_0_0_addr_2_write_ln38', src/fft.cpp:38) of variable 'sub3_i_i29862_partset3', src/fft.cpp:38 on array 'X_0_0' and 'store' operation ('X_0_0_addr_write_ln36', src/fft.cpp:36) of variable 'add3_i_i290_partset7', src/fft.cpp:36 on array 'X_0_0'.
WARNING: [HLS 200-880] The II Violation in module 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y' (loop 'SKIP_X_SKIP_Y'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('X_0_0_addr_3_write_ln39', src/fft.cpp:39) of variable 'sub3_i_i30282_partset1', src/fft.cpp:39 on array 'X_0_0' and 'store' operation ('X_0_0_addr_write_ln36', src/fft.cpp:36) of variable 'add3_i_i290_partset7', src/fft.cpp:36 on array 'X_0_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 4, Depth = 31, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 573.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 573.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 573.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 573.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_Pipeline_VITIS_LOOP_188_3_VITIS_LOOP_191_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_188_3_VITIS_LOOP_191_4'.
WARNING: [HLS 200-880] The II Violation in module 'pool_Pipeline_VITIS_LOOP_188_3_VITIS_LOOP_191_4' (loop 'VITIS_LOOP_188_3_VITIS_LOOP_191_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'xor' operation ('xor_ln195', src/fft.cpp:195) and 'hcmp' operation ('tmp_3', src/fft.cpp:195).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 7, loop 'VITIS_LOOP_188_3_VITIS_LOOP_191_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 573.719 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 573.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (3.32ns) exceeds the target (target clock period: 5ns, clock uncertainty: 2ns, effective delay budget: 3ns).
WARNING: [HLS 200-1016] The critical path in module 'pool' consists of the following:	'uitofp' operation ('conv_i') [26]  (3.32 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 574.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 574.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_out_Pipeline_VITIS_LOOP_141_1_VITIS_LOOP_144_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_141_1_VITIS_LOOP_144_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 4, loop 'VITIS_LOOP_141_1_VITIS_LOOP_144_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 575.305 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 575.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 575.512 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 575.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_214_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 575.828 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 575.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0 seconds. Elapsed time: 0.7 seconds; current allocated memory: 576.336 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 576.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vr_ifft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln214) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0 seconds. Elapsed time: 0.71 seconds; current allocated memory: 576.336 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 576.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 576.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rd_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rd_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2' pipeline 'VITIS_LOOP_163_1_VITIS_LOOP_166_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rd_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 576.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rd_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rd_ptr' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_9s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_38_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rd_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 577.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collect_input_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collect_input_Pipeline_VITIS_LOOP_92_2' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collect_input_Pipeline_VITIS_LOOP_92_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 579.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collect_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'collect_input'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 580.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 582.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 585.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 587.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_1_Pipeline_SKIP_X_SKIP_Y_w_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_1_Pipeline_SKIP_X_SKIP_Y_w_10_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 589.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_1_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_1_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_1_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 593.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 595.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_2_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_2_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_2_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 596.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_2_Pipeline_SKIP_X_SKIP_Y_w_6_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_2_Pipeline_SKIP_X_SKIP_Y_w_11_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 599.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 603.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_3_Pipeline_SKIP_X_SKIP_Y_w_7_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_3_Pipeline_SKIP_X_SKIP_Y_w_12_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 606.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_3_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_3_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_3_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 610.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 611.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_4_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_4_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_4_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 612.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_4_Pipeline_SKIP_X_SKIP_Y_w_8_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_4_Pipeline_SKIP_X_SKIP_Y_w_13_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 615.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 619.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_63_1_VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 621.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_5_Pipeline_SKIP_X_SKIP_Y_w_9_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_5_Pipeline_SKIP_X_SKIP_Y_w_14_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 624.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_70_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 629.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_Pipeline_VITIS_LOOP_188_3_VITIS_LOOP_191_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_Pipeline_VITIS_LOOP_188_3_VITIS_LOOP_191_4' pipeline 'VITIS_LOOP_188_3_VITIS_LOOP_191_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_21_16_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_Pipeline_VITIS_LOOP_188_3_VITIS_LOOP_191_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 631.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hdiv_16ns_16ns_16_7_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sptohp_32ns_16_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_7_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 634.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_out_Pipeline_VITIS_LOOP_141_1_VITIS_LOOP_144_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'push_out_Pipeline_VITIS_LOOP_141_1_VITIS_LOOP_144_2' pipeline 'VITIS_LOOP_141_1_VITIS_LOOP_144_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_out_Pipeline_VITIS_LOOP_141_1_VITIS_LOOP_144_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 636.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_71_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_8ns_8ns_8_12_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_out'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 637.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_214_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_214_1'.
INFO: [HLS 200-740] Implementing PIPO vr_ifft_dataflow_in_loop_VITIS_LOOP_214_1_input_data2_RAM_T2P_BRAM_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'vr_ifft_dataflow_in_loop_VITIS_LOOP_214_1_input_data2_RAM_T2P_BRAM_1R1W_memcore' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO vr_ifft_dataflow_in_loop_VITIS_LOOP_214_1_out_data_6_0_08_RAM_T2P_BRAM_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'vr_ifft_dataflow_in_loop_VITIS_LOOP_214_1_out_data_6_0_08_RAM_T2P_BRAM_1R1W_memcore' using block RAMs.
INFO: [HLS 200-740] Implementing PIPO vr_ifft_dataflow_in_loop_VITIS_LOOP_214_1_out_data_712_RAM_T2P_BRAM_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'vr_ifft_dataflow_in_loop_VITIS_LOOP_214_1_out_data_712_RAM_T2P_BRAM_1R1W_memcore' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'actp_reg_c9_U(vr_ifft_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_st1_U(vr_ifft_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c8_U(vr_ifft_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c7_channel8_U(vr_ifft_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c6_channel7_U(vr_ifft_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c5_channel6_U(vr_ifft_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c4_channel5_U(vr_ifft_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c3_channel4_U(vr_ifft_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c2_channel3_U(vr_ifft_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c1_channel2_U(vr_ifft_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c_channel_U(vr_ifft_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'actp_reg_c_channel_U(vr_ifft_fifo_w32_d2_S)' using Shift Registers.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7cg-fbvb900-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=VR_IFFT
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/shine/Desktop/fft_story/vivado/ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xczu7cg-fbvb900-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name VR_IFFT -format ip_catalog -output /home/shine/Desktop/fft_story/vivado/ip_repo -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 10.01 seconds; current allocated memory: 215.180 MB.
INFO: [HLS 200-10] Analyzing design file 'src/fft.cpp' ... 
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop (src/fft.cpp:214:36)
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (src/fft.cpp:338:24)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:342:16)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:342:25)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:343:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:343:18)
WARNING: [HLS 200-471] Dataflow form checks found 6 issue(s) in file src/fft.cpp
WARNING: [HLS 207-5292] unused parameter 'buffer2' (src/fft.cpp:269:48)
WARNING: [HLS 207-5292] unused parameter 'ctrl2_reg' (src/fft.cpp:270:29)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:270:48)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:306:48)
WARNING: [HLS 207-5292] unused parameter 'layer2_reg' (src/fft.cpp:306:68)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 12.45 seconds. CPU system time: 0.68 seconds. Elapsed time: 13.21 seconds; current allocated memory: 221.242 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'act(half, actp_t*)' into 'pool(std::complex<half> (*) [64], std::complex<half> (*) [64], ctrl1_t*, actp_t*)' (src/fft.cpp:176:0)
INFO: [HLS 214-241] Aggregating scalar variable 'actp_reg' with compact=bit mode in 32-bits (src/fft.cpp:176:0)
INFO: [HLS 214-241] Aggregating scalar variable 'ctrl1_reg' with compact=bit mode in 32-bits (src/fft.cpp:176:0)
INFO: [HLS 214-241] Aggregating bram variable 'O' with compact=bit mode in 32-bits
INFO: [HLS 214-241] Aggregating bram variable 'I' with compact=bit mode in 32-bits
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.75 seconds. CPU system time: 0.25 seconds. Elapsed time: 1.99 seconds; current allocated memory: 221.988 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 221.988 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 227.957 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 235.605 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_191_4' (src/fft.cpp:177) in function 'pool' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:193:9) to (src/fft.cpp:191:20) in function 'pool'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 264.508 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_188_3' (src/fft.cpp:177:10) in function 'pool'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_184_2' (src/fft.cpp:179:11) in function 'pool' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_181_1' (src/fft.cpp:177:8) in function 'pool' the outer loop is not a perfect loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 272.465 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pool' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_Pipeline_VITIS_LOOP_188_3_VITIS_LOOP_191_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_188_3_VITIS_LOOP_191_4'.
WARNING: [HLS 200-880] The II Violation in module 'pool_Pipeline_VITIS_LOOP_188_3_VITIS_LOOP_191_4' (loop 'VITIS_LOOP_188_3_VITIS_LOOP_191_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'xor' operation ('xor_ln195', src/fft.cpp:195) and 'hcmp' operation ('tmp', src/fft.cpp:195).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 7, loop 'VITIS_LOOP_188_3_VITIS_LOOP_191_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 272.465 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 272.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (3.32ns) exceeds the target (target clock period: 5ns, clock uncertainty: 2ns, effective delay budget: 3ns).
WARNING: [HLS 200-1016] The critical path in module 'pool' consists of the following:	wire read operation ('ctrl1_reg_read') on port 'ctrl1_reg' [19]  (0 ns)
	'uitofp' operation ('conv_i') [25]  (3.32 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 272.465 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 272.465 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7cg-fbvb900-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=VR_IFFT
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/shine/Desktop/fft_story/vivado/ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xczu7cg-fbvb900-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name VR_IFFT -format ip_catalog -output /home/shine/Desktop/fft_story/vivado/ip_repo -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 10.01 seconds; current allocated memory: 206.273 MB.
INFO: [HLS 200-10] Analyzing design file 'src/fft.cpp' ... 
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop (src/fft.cpp:215:36)
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (src/fft.cpp:339:24)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:343:16)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:343:25)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:344:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:344:18)
WARNING: [HLS 200-471] Dataflow form checks found 6 issue(s) in file src/fft.cpp
WARNING: [HLS 207-5292] unused parameter 'buffer2' (src/fft.cpp:270:48)
WARNING: [HLS 207-5292] unused parameter 'ctrl2_reg' (src/fft.cpp:271:29)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:271:48)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:307:48)
WARNING: [HLS 207-5292] unused parameter 'layer2_reg' (src/fft.cpp:307:68)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 11.99 seconds. CPU system time: 0.67 seconds. Elapsed time: 12.68 seconds; current allocated memory: 212.352 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_189_3' is marked as complete unroll implied by the pipeline pragma (src/fft.cpp:189:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_192_4' is marked as complete unroll implied by the pipeline pragma (src/fft.cpp:192:20)
INFO: [HLS 214-178] Inlining function 'act(half, actp_t*)' into 'pool(std::complex<half> (*) [64], std::complex<half> (*) [64], ctrl1_t*, actp_t*)' (src/fft.cpp:176:0)
INFO: [HLS 214-241] Aggregating scalar variable 'actp_reg' with compact=bit mode in 32-bits (src/fft.cpp:176:0)
INFO: [HLS 214-241] Aggregating scalar variable 'ctrl1_reg' with compact=bit mode in 32-bits (src/fft.cpp:176:0)
INFO: [HLS 214-241] Aggregating bram variable 'O' with compact=bit mode in 32-bits
INFO: [HLS 214-241] Aggregating bram variable 'I' with compact=bit mode in 32-bits
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.75 seconds. CPU system time: 0.24 seconds. Elapsed time: 1.98 seconds; current allocated memory: 213.086 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 213.086 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 219.090 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 226.707 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_184_2' (src/fft.cpp:179) in function 'pool' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_189_3' (src/fft.cpp:177) in function 'pool': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_192_4' (src/fft.cpp:177) in function 'pool': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:194:9) to (src/fft.cpp:192:20) in function 'pool'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 255.684 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_184_2' (src/fft.cpp:179:11) in function 'pool' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_181_1' (src/fft.cpp:177:8) in function 'pool' the outer loop is not a perfect loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 256.023 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pool' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_184_2': contains subloop(s) that are not unrolled or flattened.
WARNING: [HLS 200-871] Estimated clock period (3.32ns) exceeds the target (target clock period: 5ns, clock uncertainty: 2ns, effective delay budget: 3ns).
WARNING: [HLS 200-1016] The critical path in module 'pool' consists of the following:	wire read operation ('ctrl1_reg_read') on port 'ctrl1_reg' [17]  (0 ns)
	'uitofp' operation ('conv_i') [23]  (3.32 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 256.023 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 256.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/I' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/O' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/ctrl1_reg' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/actp_reg' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pool' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_2_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hdiv_16ns_16ns_16_7_no_dsp_1': 2 instance(s).
INFO: ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7cg-fbvb900-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=VR_IFFT
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/shine/Desktop/fft_story/vivado/ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xczu7cg-fbvb900-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name VR_IFFT -format ip_catalog -output /home/shine/Desktop/fft_story/vivado/ip_repo -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.01 seconds; current allocated memory: 206.273 MB.
INFO: [HLS 200-10] Analyzing design file 'src/fft.cpp' ... 
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop (src/fft.cpp:215:36)
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (src/fft.cpp:339:24)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:343:16)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:343:25)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:344:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:344:18)
WARNING: [HLS 200-471] Dataflow form checks found 6 issue(s) in file src/fft.cpp
WARNING: [HLS 207-5292] unused parameter 'buffer2' (src/fft.cpp:270:48)
WARNING: [HLS 207-5292] unused parameter 'ctrl2_reg' (src/fft.cpp:271:29)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:271:48)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:307:48)
WARNING: [HLS 207-5292] unused parameter 'layer2_reg' (src/fft.cpp:307:68)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 12.59 seconds. CPU system time: 0.79 seconds. Elapsed time: 13.58 seconds; current allocated memory: 212.324 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_189_3' is marked as complete unroll implied by the pipeline pragma (src/fft.cpp:189:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_192_4' is marked as complete unroll implied by the pipeline pragma (src/fft.cpp:192:20)
INFO: [HLS 214-178] Inlining function 'act(half, actp_t*)' into 'pool(std::complex<half> (*) [64], std::complex<half> (*) [64], ctrl1_t*, actp_t*)' (src/fft.cpp:176:0)
INFO: [HLS 214-241] Aggregating scalar variable 'actp_reg' with compact=bit mode in 32-bits (src/fft.cpp:176:0)
INFO: [HLS 214-241] Aggregating scalar variable 'ctrl1_reg' with compact=bit mode in 32-bits (src/fft.cpp:176:0)
INFO: [HLS 214-241] Aggregating bram variable 'O' with compact=bit mode in 32-bits
INFO: [HLS 214-241] Aggregating bram variable 'I' with compact=bit mode in 32-bits
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.74 seconds. CPU system time: 0.28 seconds. Elapsed time: 2.01 seconds; current allocated memory: 213.086 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 213.086 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 219.102 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 226.719 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_184_2' (src/fft.cpp:179) in function 'pool' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_189_3' (src/fft.cpp:177) in function 'pool': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_192_4' (src/fft.cpp:177) in function 'pool': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:194:9) to (src/fft.cpp:192:20) in function 'pool'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 255.691 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_184_2' (src/fft.cpp:179:11) in function 'pool' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_181_1' (src/fft.cpp:177:8) in function 'pool' the outer loop is not a perfect loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 256.020 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pool' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_184_2': contains subloop(s) that are not unrolled or flattened.
WARNING: [HLS 200-871] Estimated clock period (3.32ns) exceeds the target (target clock period: 5ns, clock uncertainty: 2ns, effective delay budget: 3ns).
WARNING: [HLS 200-1016] The critical path in module 'pool' consists of the following:	wire read operation ('ctrl1_reg_read') on port 'ctrl1_reg' [17]  (0 ns)
	'uitofp' operation ('conv_i') [23]  (3.32 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.64 seconds; current allocated memory: 256.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 256.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/I' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/O' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/ctrl1_reg' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/actp_reg' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pool' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_2_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hdiv_16ns_16ns_16_7_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7cg-fbvb900-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=VR_IFFT
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/shine/Desktop/fft_story/vivado/ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xczu7cg-fbvb900-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name VR_IFFT -format ip_catalog -output /home/shine/Desktop/fft_story/vivado/ip_repo -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 10.01 seconds; current allocated memory: 206.273 MB.
INFO: [HLS 200-10] Analyzing design file 'src/fft.cpp' ... 
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop (src/fft.cpp:215:36)
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (src/fft.cpp:339:24)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:343:16)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:343:25)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:344:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:344:18)
WARNING: [HLS 200-471] Dataflow form checks found 6 issue(s) in file src/fft.cpp
WARNING: [HLS 207-5292] unused parameter 'buffer2' (src/fft.cpp:270:48)
WARNING: [HLS 207-5292] unused parameter 'ctrl2_reg' (src/fft.cpp:271:29)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:271:48)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:307:48)
WARNING: [HLS 207-5292] unused parameter 'layer2_reg' (src/fft.cpp:307:68)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 12.19 seconds. CPU system time: 0.61 seconds. Elapsed time: 12.82 seconds; current allocated memory: 212.367 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-241] Aggregating scalar variable 'ctrl1_reg' with compact=bit mode in 32-bits (src/fft.cpp:9:0)
INFO: [HLS 214-241] Aggregating bram variable 'X' with compact=bit mode in 32-bits
INFO: [HLS 214-241] Aggregating bram variable 'I' with compact=bit mode in 32-bits
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.85 seconds. CPU system time: 0.22 seconds. Elapsed time: 2.07 seconds; current allocated memory: 213.242 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 213.242 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 219.480 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 227.672 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 257.113 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 273.047 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_stage' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
WARNING: [HLS 200-880] The II Violation in module 'fft_stage_Pipeline_SKIP_X_SKIP_Y' (loop 'SKIP_X_SKIP_Y'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('X_addr_4_write_ln38', src/fft.cpp:38) of variable 'sub3_i_i298_partset', src/fft.cpp:38 on array 'X' and 'store' operation ('X_addr_write_ln36', src/fft.cpp:36) of variable 'add3_i_i290_partset', src/fft.cpp:36 on array 'X'.
WARNING: [HLS 200-880] The II Violation in module 'fft_stage_Pipeline_SKIP_X_SKIP_Y' (loop 'SKIP_X_SKIP_Y'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('X_addr_6_write_ln39', src/fft.cpp:39) of variable 'sub3_i_i302_partset', src/fft.cpp:39 on array 'X' and 'store' operation ('X_addr_write_ln36', src/fft.cpp:36) of variable 'add3_i_i290_partset', src/fft.cpp:36 on array 'X'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 4, Depth = 67, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 273.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 273.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 273.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 273.633 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7cg-fbvb900-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=VR_IFFT
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/shine/Desktop/fft_story/vivado/ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xczu7cg-fbvb900-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name VR_IFFT -format ip_catalog -output /home/shine/Desktop/fft_story/vivado/ip_repo -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 10.01 seconds; current allocated memory: 206.273 MB.
INFO: [HLS 200-10] Analyzing design file 'src/fft.cpp' ... 
WARNING: [HLS 207-5286] expression result unused (src/fft.cpp:197:30)
WARNING: [HLS 207-5286] expression result unused (src/fft.cpp:199:30)
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop (src/fft.cpp:215:36)
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (src/fft.cpp:339:24)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:343:16)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:343:25)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:344:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:344:18)
WARNING: [HLS 200-471] Dataflow form checks found 6 issue(s) in file src/fft.cpp
WARNING: [HLS 207-5292] unused parameter 'buffer2' (src/fft.cpp:270:48)
WARNING: [HLS 207-5292] unused parameter 'ctrl2_reg' (src/fft.cpp:271:29)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:271:48)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:307:48)
WARNING: [HLS 207-5292] unused parameter 'layer2_reg' (src/fft.cpp:307:68)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 12.09 seconds. CPU system time: 0.64 seconds. Elapsed time: 12.78 seconds; current allocated memory: 212.465 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-241] Aggregating scalar variable 'ctrl1_reg' with compact=bit mode in 32-bits (src/fft.cpp:9:0)
INFO: [HLS 214-241] Aggregating bram variable 'X' with compact=bit mode in 32-bits
INFO: [HLS 214-241] Aggregating bram variable 'I' with compact=bit mode in 32-bits
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.86 seconds. CPU system time: 0.26 seconds. Elapsed time: 2.14 seconds; current allocated memory: 213.438 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 213.438 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 219.488 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 227.742 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 257.121 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 273.082 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_stage' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
WARNING: [HLS 200-880] The II Violation in module 'fft_stage_Pipeline_SKIP_X_SKIP_Y' (loop 'SKIP_X_SKIP_Y'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('X_addr_4_write_ln38', src/fft.cpp:38) of variable 'sub3_i_i298_partset', src/fft.cpp:38 on array 'X' and 'store' operation ('X_addr_write_ln36', src/fft.cpp:36) of variable 'add3_i_i290_partset', src/fft.cpp:36 on array 'X'.
WARNING: [HLS 200-880] The II Violation in module 'fft_stage_Pipeline_SKIP_X_SKIP_Y' (loop 'SKIP_X_SKIP_Y'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('X_addr_6_write_ln39', src/fft.cpp:39) of variable 'sub3_i_i302_partset', src/fft.cpp:39 on array 'X' and 'store' operation ('X_addr_write_ln36', src/fft.cpp:36) of variable 'add3_i_i290_partset', src/fft.cpp:36 on array 'X'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 4, Depth = 67, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 273.668 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 273.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 273.668 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7cg-fbvb900-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=VR_IFFT
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/shine/Desktop/fft_story/vivado/ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xczu7cg-fbvb900-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name VR_IFFT -format ip_catalog -output /home/shine/Desktop/fft_story/vivado/ip_repo -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 10.01 seconds; current allocated memory: 206.273 MB.
INFO: [HLS 200-10] Analyzing design file 'src/fft.cpp' ... 
WARNING: [HLS 207-5286] expression result unused (src/fft.cpp:197:30)
WARNING: [HLS 207-5286] expression result unused (src/fft.cpp:199:30)
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop (src/fft.cpp:215:36)
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (src/fft.cpp:339:24)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:343:16)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:343:25)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:344:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:344:18)
WARNING: [HLS 200-471] Dataflow form checks found 6 issue(s) in file src/fft.cpp
WARNING: [HLS 207-5292] unused parameter 'buffer2' (src/fft.cpp:270:48)
WARNING: [HLS 207-5292] unused parameter 'ctrl2_reg' (src/fft.cpp:271:29)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:271:48)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:307:48)
WARNING: [HLS 207-5292] unused parameter 'layer2_reg' (src/fft.cpp:307:68)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 12.46 seconds. CPU system time: 0.71 seconds. Elapsed time: 13.23 seconds; current allocated memory: 212.441 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_189_3' is marked as complete unroll implied by the pipeline pragma (src/fft.cpp:189:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_192_4' is marked as complete unroll implied by the pipeline pragma (src/fft.cpp:192:20)
INFO: [HLS 214-241] Aggregating scalar variable 'actp_reg' with compact=bit mode in 32-bits (src/fft.cpp:176:0)
INFO: [HLS 214-241] Aggregating scalar variable 'ctrl1_reg' with compact=bit mode in 32-bits (src/fft.cpp:176:0)
INFO: [HLS 214-241] Aggregating bram variable 'O' with compact=bit mode in 32-bits
INFO: [HLS 214-241] Aggregating bram variable 'I' with compact=bit mode in 32-bits
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.75 seconds. CPU system time: 0.22 seconds. Elapsed time: 1.97 seconds; current allocated memory: 213.301 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 213.301 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 219.094 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 226.695 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_184_2' (src/fft.cpp:179) in function 'pool' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_189_3' (src/fft.cpp:177) in function 'pool': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_192_4' (src/fft.cpp:177) in function 'pool': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 255.609 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_184_2' (src/fft.cpp:179:11) in function 'pool' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_181_1' (src/fft.cpp:177:8) in function 'pool' the outer loop is not a perfect loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 255.977 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pool' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_184_2': contains subloop(s) that are not unrolled or flattened.
WARNING: [HLS 200-871] Estimated clock period (3.32ns) exceeds the target (target clock period: 5ns, clock uncertainty: 2ns, effective delay budget: 3ns).
WARNING: [HLS 200-1016] The critical path in module 'pool' consists of the following:	wire read operation ('ctrl1_reg_read') on port 'ctrl1_reg' [17]  (0 ns)
	'uitofp' operation ('conv_i') [23]  (3.32 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 255.977 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 255.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/I' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/O' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/ctrl1_reg' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/actp_reg' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pool' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hdiv_16ns_16ns_16_7_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sptohp_32ns_16_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7cg-fbvb900-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=VR_IFFT
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/shine/Desktop/fft_story/vivado/ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xczu7cg-fbvb900-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name VR_IFFT -format ip_catalog -output /home/shine/Desktop/fft_story/vivado/ip_repo -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 10.01 seconds; current allocated memory: 206.273 MB.
INFO: [HLS 200-10] Analyzing design file 'src/fft.cpp' ... 
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop (src/fft.cpp:215:36)
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (src/fft.cpp:339:24)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:343:16)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:343:25)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:344:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:344:18)
WARNING: [HLS 200-471] Dataflow form checks found 6 issue(s) in file src/fft.cpp
WARNING: [HLS 207-5292] unused parameter 'buffer2' (src/fft.cpp:270:48)
WARNING: [HLS 207-5292] unused parameter 'ctrl2_reg' (src/fft.cpp:271:29)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:271:48)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:307:48)
WARNING: [HLS 207-5292] unused parameter 'layer2_reg' (src/fft.cpp:307:68)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 12.29 seconds. CPU system time: 0.57 seconds. Elapsed time: 13.03 seconds; current allocated memory: 212.352 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_189_3' is marked as complete unroll implied by the pipeline pragma (src/fft.cpp:189:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_192_4' is marked as complete unroll implied by the pipeline pragma (src/fft.cpp:192:20)
INFO: [HLS 214-178] Inlining function 'act(half, actp_t*)' into 'pool(std::complex<half> (*) [64], std::complex<half> (*) [64], ctrl1_t*, actp_t*)' (src/fft.cpp:176:0)
INFO: [HLS 214-241] Aggregating scalar variable 'actp_reg' with compact=bit mode in 32-bits (src/fft.cpp:176:0)
INFO: [HLS 214-241] Aggregating scalar variable 'ctrl1_reg' with compact=bit mode in 32-bits (src/fft.cpp:176:0)
INFO: [HLS 214-241] Aggregating bram variable 'O' with compact=bit mode in 32-bits
INFO: [HLS 214-241] Aggregating bram variable 'I' with compact=bit mode in 32-bits
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.73 seconds. CPU system time: 0.26 seconds. Elapsed time: 2 seconds; current allocated memory: 213.086 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 213.086 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 219.090 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 226.707 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_184_2' (src/fft.cpp:179) in function 'pool' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_189_3' (src/fft.cpp:177) in function 'pool': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_192_4' (src/fft.cpp:177) in function 'pool': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:194:9) to (src/fft.cpp:192:20) in function 'pool'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 255.555 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_184_2' (src/fft.cpp:179:11) in function 'pool' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_181_1' (src/fft.cpp:177:8) in function 'pool' the outer loop is not a perfect loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 256.027 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pool' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_184_2': contains subloop(s) that are not unrolled or flattened.
WARNING: [HLS 200-871] Estimated clock period (3.32ns) exceeds the target (target clock period: 5ns, clock uncertainty: 2ns, effective delay budget: 3ns).
WARNING: [HLS 200-1016] The critical path in module 'pool' consists of the following:	wire read operation ('ctrl1_reg_read') on port 'ctrl1_reg' [17]  (0 ns)
	'uitofp' operation ('conv_i') [23]  (3.32 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 256.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 256.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/I' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/O' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/ctrl1_reg' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/actp_reg' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pool' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_2_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hdiv_16ns_16ns_16_7_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7cg-fbvb900-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=VR_IFFT
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/shine/Desktop/fft_story/vivado/ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xczu7cg-fbvb900-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name VR_IFFT -format ip_catalog -output /home/shine/Desktop/fft_story/vivado/ip_repo -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 10.01 seconds; current allocated memory: 206.273 MB.
INFO: [HLS 200-10] Analyzing design file 'src/fft.cpp' ... 
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop (src/fft.cpp:214:36)
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (src/fft.cpp:338:24)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:342:16)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:342:25)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:343:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:343:18)
WARNING: [HLS 200-471] Dataflow form checks found 6 issue(s) in file src/fft.cpp
WARNING: [HLS 207-5292] unused parameter 'buffer2' (src/fft.cpp:269:48)
WARNING: [HLS 207-5292] unused parameter 'ctrl2_reg' (src/fft.cpp:270:29)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:270:48)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:306:48)
WARNING: [HLS 207-5292] unused parameter 'layer2_reg' (src/fft.cpp:306:68)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 12.2 seconds. CPU system time: 0.64 seconds. Elapsed time: 12.91 seconds; current allocated memory: 212.324 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_189_3' is marked as complete unroll implied by the pipeline pragma (src/fft.cpp:189:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_192_4' is marked as complete unroll implied by the pipeline pragma (src/fft.cpp:192:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_189_3' (src/fft.cpp:189:22) in function 'pool' completely with a factor of 2 (src/fft.cpp:176:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_192_4' (src/fft.cpp:192:20) in function 'pool' completely with a factor of 2 (src/fft.cpp:176:0)
INFO: [HLS 214-241] Aggregating scalar variable 'actp_reg' with compact=bit mode in 32-bits (src/fft.cpp:176:0)
INFO: [HLS 214-241] Aggregating scalar variable 'ctrl1_reg' with compact=bit mode in 32-bits (src/fft.cpp:176:0)
INFO: [HLS 214-241] Aggregating bram variable 'O' with compact=bit mode in 32-bits
INFO: [HLS 214-241] Aggregating bram variable 'I' with compact=bit mode in 32-bits
INFO: [HLS 214-364] Automatically inlining function 'act(half, actp_t*)' to improve effectiveness of pipeline pragma in function 'pool(std::complex<half> (*) [64], std::complex<half> (*) [64], ctrl1_t*, actp_t*)' (src/fft.cpp:197:18)
INFO: [HLS 214-364] Automatically inlining function 'act(half, actp_t*)' to improve effectiveness of pipeline pragma in function 'pool(std::complex<half> (*) [64], std::complex<half> (*) [64], ctrl1_t*, actp_t*)' (src/fft.cpp:199:18)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.84 seconds. CPU system time: 0.24 seconds. Elapsed time: 2.08 seconds; current allocated memory: 213.070 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 213.070 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 219.117 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 226.699 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:187:9) to (src/fft.cpp:184:20) in function 'pool'... converting 17 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 255.664 MB.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_184_2'(src/fft.cpp:177:8) in function 'pool' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_181_1' (src/fft.cpp:177:6) in function 'pool' the outer loop is not a perfect loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 263.609 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pool' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_Pipeline_VITIS_LOOP_184_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_184_2'.
WARNING: [HLS 200-885] The II Violation in module 'pool_Pipeline_VITIS_LOOP_184_2' (loop 'VITIS_LOOP_184_2'): Unable to schedule 'load' operation ('I_load_1', src/fft.cpp:195) on array 'I' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'I'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 21, loop 'VITIS_LOOP_184_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 263.609 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 263.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (3.32ns) exceeds the target (target clock period: 5ns, clock uncertainty: 2ns, effective delay budget: 3ns).
WARNING: [HLS 200-1016] The critical path in module 'pool' consists of the following:	wire read operation ('ctrl1_reg_read') on port 'ctrl1_reg' [16]  (0 ns)
	'uitofp' operation ('conv_i') [23]  (3.32 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7cg-fbvb900-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=VR_IFFT
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/shine/Desktop/fft_story/vivado/ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xczu7cg-fbvb900-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name VR_IFFT -format ip_catalog -output /home/shine/Desktop/fft_story/vivado/ip_repo -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 10 seconds; current allocated memory: 215.180 MB.
INFO: [HLS 200-10] Analyzing design file 'src/fft.cpp' ... 
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop (src/fft.cpp:215:36)
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (src/fft.cpp:339:24)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:343:16)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:343:25)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:344:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:344:18)
WARNING: [HLS 200-471] Dataflow form checks found 6 issue(s) in file src/fft.cpp
WARNING: [HLS 207-5292] unused parameter 'buffer2' (src/fft.cpp:270:48)
WARNING: [HLS 207-5292] unused parameter 'ctrl2_reg' (src/fft.cpp:271:29)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:271:48)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:307:48)
WARNING: [HLS 207-5292] unused parameter 'layer2_reg' (src/fft.cpp:307:68)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 12.33 seconds. CPU system time: 0.61 seconds. Elapsed time: 12.96 seconds; current allocated memory: 221.234 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_189_3' is marked as complete unroll implied by the pipeline pragma (src/fft.cpp:189:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_192_4' is marked as complete unroll implied by the pipeline pragma (src/fft.cpp:192:20)
INFO: [HLS 214-178] Inlining function 'act(half, actp_t*)' into 'pool(std::complex<half> (*) [64], std::complex<half> (*) [64], ctrl1_t*, actp_t*)' (src/fft.cpp:176:0)
INFO: [HLS 214-241] Aggregating scalar variable 'actp_reg' with compact=bit mode in 32-bits (src/fft.cpp:176:0)
INFO: [HLS 214-241] Aggregating scalar variable 'ctrl1_reg' with compact=bit mode in 32-bits (src/fft.cpp:176:0)
INFO: [HLS 214-241] Aggregating bram variable 'O' with compact=bit mode in 32-bits
INFO: [HLS 214-241] Aggregating bram variable 'I' with compact=bit mode in 32-bits
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.74 seconds. CPU system time: 0.24 seconds. Elapsed time: 1.98 seconds; current allocated memory: 222.000 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 222.000 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 228.012 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 235.625 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_184_2' (src/fft.cpp:179) in function 'pool' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_189_3' (src/fft.cpp:177) in function 'pool': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_192_4' (src/fft.cpp:177) in function 'pool': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:194:9) to (src/fft.cpp:192:20) in function 'pool'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 264.473 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_184_2' (src/fft.cpp:179:11) in function 'pool' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_181_1' (src/fft.cpp:177:8) in function 'pool' the outer loop is not a perfect loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 264.938 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pool' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_184_2': contains subloop(s) that are not unrolled or flattened.
WARNING: [HLS 200-871] Estimated clock period (3.32ns) exceeds the target (target clock period: 5ns, clock uncertainty: 2ns, effective delay budget: 3ns).
WARNING: [HLS 200-1016] The critical path in module 'pool' consists of the following:	wire read operation ('ctrl1_reg_read') on port 'ctrl1_reg' [17]  (0 ns)
	'uitofp' operation ('conv_i') [23]  (3.32 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 264.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 264.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/I' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/O' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/ctrl1_reg' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pool/actp_reg' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pool' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_2_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hdiv_16ns_16ns_16_7_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7cg-fbvb900-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=VR_IFFT
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/shine/Desktop/fft_story/vivado/ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xczu7cg-fbvb900-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name VR_IFFT -format ip_catalog -output /home/shine/Desktop/fft_story/vivado/ip_repo -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.02 seconds; current allocated memory: 206.273 MB.
INFO: [HLS 200-10] Analyzing design file 'src/fft.cpp' ... 
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop (src/fft.cpp:215:36)
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (src/fft.cpp:337:24)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:341:16)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:341:25)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:342:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:342:18)
WARNING: [HLS 200-471] Dataflow form checks found 6 issue(s) in file src/fft.cpp
WARNING: [HLS 207-5292] unused parameter 'buffer2' (src/fft.cpp:268:48)
WARNING: [HLS 207-5292] unused parameter 'ctrl2_reg' (src/fft.cpp:269:29)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:269:48)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:305:48)
WARNING: [HLS 207-5292] unused parameter 'layer2_reg' (src/fft.cpp:305:68)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 12.28 seconds. CPU system time: 0.63 seconds. Elapsed time: 13.05 seconds; current allocated memory: 212.277 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_189_3' is marked as complete unroll implied by the pipeline pragma (src/fft.cpp:189:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_192_4' is marked as complete unroll implied by the pipeline pragma (src/fft.cpp:192:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_189_3' (src/fft.cpp:189:22) in function 'pool' completely with a factor of 2 (src/fft.cpp:176:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_192_4' (src/fft.cpp:192:20) in function 'pool' completely with a factor of 2 (src/fft.cpp:176:0)
INFO: [HLS 214-241] Aggregating scalar variable 'actp_reg' with compact=bit mode in 32-bits (src/fft.cpp:176:0)
INFO: [HLS 214-241] Aggregating scalar variable 'ctrl1_reg' with compact=bit mode in 32-bits (src/fft.cpp:176:0)
INFO: [HLS 214-241] Aggregating bram variable 'O' with compact=bit mode in 32-bits
INFO: [HLS 214-241] Aggregating bram variable 'I' with compact=bit mode in 32-bits
INFO: [HLS 214-364] Automatically inlining function 'act(half, actp_t*)' to improve effectiveness of pipeline pragma in function 'pool(std::complex<half> (*) [64], std::complex<half> (*) [64], ctrl1_t*, actp_t*)' (src/fft.cpp:197:18)
INFO: [HLS 214-364] Automatically inlining function 'act(half, actp_t*)' to improve effectiveness of pipeline pragma in function 'pool(std::complex<half> (*) [64], std::complex<half> (*) [64], ctrl1_t*, actp_t*)' (src/fft.cpp:199:18)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.76 seconds. CPU system time: 0.29 seconds. Elapsed time: 2.04 seconds; current allocated memory: 213.023 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 213.023 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 219.078 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 226.656 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:187:9) to (src/fft.cpp:184:20) in function 'pool'... converting 17 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 255.629 MB.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_184_2'(src/fft.cpp:177:8) in function 'pool' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_181_1' (src/fft.cpp:177:6) in function 'pool' the outer loop is not a perfect loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 264.023 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pool' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_Pipeline_VITIS_LOOP_184_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_184_2'.
WARNING: [HLS 200-885] The II Violation in module 'pool_Pipeline_VITIS_LOOP_184_2' (loop 'VITIS_LOOP_184_2'): Unable to schedule 'load' operation ('I_load_1', src/fft.cpp:195) on array 'I' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'I'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 21, loop 'VITIS_LOOP_184_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 264.023 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 264.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (3.32ns) exceeds the target (target clock period: 5ns, clock uncertainty: 2ns, effective delay budget: 3ns).
WARNING: [HLS 200-1016] The critical path in module 'pool' consists of the following:	wire read operation ('ctrl1_reg_read') on port 'ctrl1_reg' [16]  (0 ns)
	'uitofp' operation ('conv_i') [23]  (3.32 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7cg-fbvb900-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=VR_IFFT
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/shine/Desktop/fft_story/vivado/ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xczu7cg-fbvb900-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name VR_IFFT -format ip_catalog -output /home/shine/Desktop/fft_story/vivado/ip_repo -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10 seconds; current allocated memory: 206.273 MB.
INFO: [HLS 200-10] Analyzing design file 'src/fft.cpp' ... 
WARNING: [HLS 207-5529] 'factor' in '#pragma HLS array_partition' is ignored (src/fft.cpp:238:62)
WARNING: [HLS 207-5529] 'factor' in '#pragma HLS array_partition' is ignored (src/fft.cpp:239:62)
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop (src/fft.cpp:215:36)
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (src/fft.cpp:337:24)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:341:16)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:341:25)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:342:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:342:18)
WARNING: [HLS 200-471] Dataflow form checks found 6 issue(s) in file src/fft.cpp
WARNING: [HLS 207-5292] unused parameter 'buffer2' (src/fft.cpp:268:48)
WARNING: [HLS 207-5292] unused parameter 'ctrl2_reg' (src/fft.cpp:269:29)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:269:48)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:305:48)
WARNING: [HLS 207-5292] unused parameter 'layer2_reg' (src/fft.cpp:305:68)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 12.47 seconds. CPU system time: 0.72 seconds. Elapsed time: 13.2 seconds; current allocated memory: 212.543 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_189_3' is marked as complete unroll implied by the pipeline pragma (src/fft.cpp:189:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_192_4' is marked as complete unroll implied by the pipeline pragma (src/fft.cpp:192:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_189_3' (src/fft.cpp:189:22) in function 'pool' completely with a factor of 2 (src/fft.cpp:176:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_192_4' (src/fft.cpp:192:20) in function 'pool' completely with a factor of 2 (src/fft.cpp:176:0)
INFO: [HLS 214-241] Aggregating scalar variable 'actp_reg' with compact=bit mode in 32-bits (src/fft.cpp:176:0)
INFO: [HLS 214-241] Aggregating scalar variable 'ctrl1_reg' with compact=bit mode in 32-bits (src/fft.cpp:176:0)
INFO: [HLS 214-241] Aggregating bram variable 'O' with compact=bit mode in 32-bits
INFO: [HLS 214-241] Aggregating bram variable 'I' with compact=bit mode in 32-bits
INFO: [HLS 214-364] Automatically inlining function 'act(half, actp_t*)' to improve effectiveness of pipeline pragma in function 'pool(std::complex<half> (*) [64], std::complex<half> (*) [64], ctrl1_t*, actp_t*)' (src/fft.cpp:197:18)
INFO: [HLS 214-364] Automatically inlining function 'act(half, actp_t*)' to improve effectiveness of pipeline pragma in function 'pool(std::complex<half> (*) [64], std::complex<half> (*) [64], ctrl1_t*, actp_t*)' (src/fft.cpp:199:18)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.79 seconds. CPU system time: 0.25 seconds. Elapsed time: 2.05 seconds; current allocated memory: 213.367 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 213.367 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 219.164 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 226.746 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:187:9) to (src/fft.cpp:184:20) in function 'pool'... converting 17 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 255.715 MB.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_184_2'(src/fft.cpp:177:8) in function 'pool' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_181_1' (src/fft.cpp:177:6) in function 'pool' the outer loop is not a perfect loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 264.207 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pool' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_Pipeline_VITIS_LOOP_184_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_184_2'.
WARNING: [HLS 200-885] The II Violation in module 'pool_Pipeline_VITIS_LOOP_184_2' (loop 'VITIS_LOOP_184_2'): Unable to schedule 'load' operation ('I_load_1', src/fft.cpp:195) on array 'I' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'I'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 21, loop 'VITIS_LOOP_184_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 264.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 264.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (3.32ns) exceeds the target (target clock period: 5ns, clock uncertainty: 2ns, effective delay budget: 3ns).
WARNING: [HLS 200-1016] The critical path in module 'pool' consists of the following:	wire read operation ('ctrl1_reg_read') on port 'ctrl1_reg' [16]  (0 ns)
	'uitofp' operation ('conv_i') [23]  (3.32 ns)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7cg-fbvb900-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=VR_IFFT
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/shine/Desktop/fft_story/vivado/ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xczu7cg-fbvb900-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name VR_IFFT -format ip_catalog -output /home/shine/Desktop/fft_story/vivado/ip_repo -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.01 seconds; current allocated memory: 215.180 MB.
INFO: [HLS 200-10] Analyzing design file 'src/fft.cpp' ... 
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop (src/fft.cpp:215:36)
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (src/fft.cpp:337:24)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:341:16)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:341:25)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:342:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:342:18)
WARNING: [HLS 200-471] Dataflow form checks found 6 issue(s) in file src/fft.cpp
WARNING: [HLS 207-5292] unused parameter 'buffer2' (src/fft.cpp:268:48)
WARNING: [HLS 207-5292] unused parameter 'ctrl2_reg' (src/fft.cpp:269:29)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:269:48)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:305:48)
WARNING: [HLS 207-5292] unused parameter 'layer2_reg' (src/fft.cpp:305:68)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 12.47 seconds. CPU system time: 0.61 seconds. Elapsed time: 13.18 seconds; current allocated memory: 221.242 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_189_3' is marked as complete unroll implied by the pipeline pragma (src/fft.cpp:189:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_192_4' is marked as complete unroll implied by the pipeline pragma (src/fft.cpp:192:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_189_3' (src/fft.cpp:189:22) in function 'pool' completely with a factor of 2 (src/fft.cpp:176:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_192_4' (src/fft.cpp:192:20) in function 'pool' completely with a factor of 2 (src/fft.cpp:176:0)
INFO: [HLS 214-241] Aggregating scalar variable 'actp_reg' with compact=bit mode in 32-bits (src/fft.cpp:176:0)
INFO: [HLS 214-241] Aggregating scalar variable 'ctrl1_reg' with compact=bit mode in 32-bits (src/fft.cpp:176:0)
INFO: [HLS 214-241] Aggregating bram variable 'O' with compact=bit mode in 32-bits
INFO: [HLS 214-241] Aggregating bram variable 'I' with compact=bit mode in 32-bits
INFO: [HLS 214-364] Automatically inlining function 'act(half, actp_t*)' to improve effectiveness of pipeline pragma in function 'pool(std::complex<half> (*) [64], std::complex<half> (*) [64], ctrl1_t*, actp_t*)' (src/fft.cpp:197:18)
INFO: [HLS 214-364] Automatically inlining function 'act(half, actp_t*)' to improve effectiveness of pipeline pragma in function 'pool(std::complex<half> (*) [64], std::complex<half> (*) [64], ctrl1_t*, actp_t*)' (src/fft.cpp:199:18)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.82 seconds. CPU system time: 0.25 seconds. Elapsed time: 2.07 seconds; current allocated memory: 221.988 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 221.988 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 228.023 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 235.605 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:187:9) to (src/fft.cpp:184:20) in function 'pool'... converting 17 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 264.574 MB.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_184_2'(src/fft.cpp:177:8) in function 'pool' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_181_1' (src/fft.cpp:177:6) in function 'pool' the outer loop is not a perfect loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 272.527 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pool' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_Pipeline_VITIS_LOOP_184_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_184_2'.
WARNING: [HLS 200-885] The II Violation in module 'pool_Pipeline_VITIS_LOOP_184_2' (loop 'VITIS_LOOP_184_2'): Unable to schedule 'load' operation ('I_load_1', src/fft.cpp:195) on array 'I' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'I'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 21, loop 'VITIS_LOOP_184_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 272.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 272.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (3.32ns) exceeds the target (target clock period: 5ns, clock uncertainty: 2ns, effective delay budget: 3ns).
WARNING: [HLS 200-1016] The critical path in module 'pool' consists of the following:	wire read operation ('ctrl1_reg_read') on port 'ctrl1_reg' [16]  (0 ns)
	'uitofp' operation ('conv_i') [23]  (3.32 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7cg-fbvb900-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=VR_IFFT
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/shine/Desktop/fft_story/vivado/ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xczu7cg-fbvb900-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name VR_IFFT -format ip_catalog -output /home/shine/Desktop/fft_story/vivado/ip_repo -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.01 seconds; current allocated memory: 215.180 MB.
INFO: [HLS 200-10] Analyzing design file 'src/fft.cpp' ... 
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop (src/fft.cpp:215:36)
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (src/fft.cpp:337:24)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:341:16)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:341:25)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:342:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:342:18)
WARNING: [HLS 200-471] Dataflow form checks found 6 issue(s) in file src/fft.cpp
WARNING: [HLS 207-5292] unused parameter 'buffer2' (src/fft.cpp:268:48)
WARNING: [HLS 207-5292] unused parameter 'ctrl2_reg' (src/fft.cpp:269:29)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:269:48)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:305:48)
WARNING: [HLS 207-5292] unused parameter 'layer2_reg' (src/fft.cpp:305:68)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 12.65 seconds. CPU system time: 0.59 seconds. Elapsed time: 13.4 seconds; current allocated memory: 221.262 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::pragma() const' into 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:97:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:100:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:103:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:106:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::pragma() const' into 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:149:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:148:2)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_189_3' is marked as complete unroll implied by the pipeline pragma (src/fft.cpp:189:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_192_4' is marked as complete unroll implied by the pipeline pragma (src/fft.cpp:192:20)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:12)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_189_3' (src/fft.cpp:189:22) in function 'pool' completely with a factor of 2 (src/fft.cpp:176:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_192_4' (src/fft.cpp:192:20) in function 'pool' completely with a factor of 2 (src/fft.cpp:176:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:12) in function 'std::array<std::complex<half>, 4ul>::array' completely with a factor of 4 (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:0)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:180:13)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:203:20)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:14)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:17)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:20)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:23)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:26)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:29)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:32)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:36)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:40)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:44)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:13)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:18)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:23)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:28)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 4ul>::array()' into 'hls::vector<std::complex<half>, 4ul>::vector()' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::complex<half>, 4ul>::_S_ref(std::complex<half> const (&) [4], unsigned long)' into 'std::array<std::complex<half>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 4ul>::array() (.9.15)' into 'hls::vector<std::complex<half>, 4ul>::vector() (.3)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 4ul>::vector()' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 4ul>::vector() (.3)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::array()' into 'hls::vector<std::complex<half>, 2ul>::vector()' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::complex<half>, 2ul>::_S_ref(std::complex<half> const (&) [2], unsigned long)' into 'std::array<std::complex<half>, 2ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 2ul>::vector()' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:136:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::operator[](unsigned long)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:136:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL1w._M_imag': Complete partitioning on dimension 1. (src/globals.hpp:29:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL1w._M_real': Complete partitioning on dimension 1. (src/globals.hpp:29:0)
INFO: [HLS 214-248] Applying array_partition to 'out_data_6': Cyclic partitioning with factor 2 on dimension 1. Cyclic partitioning with factor 2 on dimension 2. (src/fft.cpp:225:14)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_st' with compact=bit mode in 128-bits (src/fft.cpp:250:32)
INFO: [HLS 214-241] Aggregating scalar variable 'actp_reg' with compact=bit mode in 32-bits (src/fft.cpp:212:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer1_reg' with compact=bit mode in 32-bits (src/fft.cpp:212:0)
INFO: [HLS 214-241] Aggregating scalar variable 'ctrl2_reg' with compact=bit mode in 32-bits (src/fft.cpp:212:0)
INFO: [HLS 214-241] Aggregating scalar variable 'ctrl1_reg' with compact=bit mode in 32-bits (src/fft.cpp:212:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'out_st' with compact=bit mode in 64-bits (src/fft.cpp:212:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in' with compact=bit mode in 128-bits (src/fft.cpp:212:0)
INFO: [HLS 214-241] Aggregating bram variable 'input_data' with compact=bit mode in 32-bits (src/fft.cpp:219:13)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_1' with compact=bit mode in 32-bits (src/fft.cpp:220:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_2' with compact=bit mode in 32-bits (src/fft.cpp:221:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_3' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_4' with compact=bit mode in 32-bits (src/fft.cpp:223:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_5' with compact=bit mode in 32-bits (src/fft.cpp:224:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_7' with compact=bit mode in 32-bits (src/fft.cpp:226:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_0_0' with compact=bit mode in 32-bits (src/fft.cpp:225:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_0_1' with compact=bit mode in 32-bits (src/fft.cpp:225:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_1_0' with compact=bit mode in 32-bits (src/fft.cpp:225:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_1_1' with compact=bit mode in 32-bits (src/fft.cpp:225:14)
INFO: [HLS 214-364] Automatically inlining function 'act(half, actp_t*)' to improve effectiveness of pipeline pragma in function 'pool(std::complex<half> (*) [64], std::complex<half> (*) [64], ctrl1_t*, actp_t*)' (src/fft.cpp:197:18)
INFO: [HLS 214-364] Automatically inlining function 'act(half, actp_t*)' to improve effectiveness of pipeline pragma in function 'pool(std::complex<half> (*) [64], std::complex<half> (*) [64], ctrl1_t*, actp_t*)' (src/fft.cpp:199:18)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.41 seconds. CPU system time: 0.46 seconds. Elapsed time: 2.88 seconds; current allocated memory: 222.344 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 222.344 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 233.441 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 246.578 MB.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_215_1 (src/fft.cpp:228)  of function 'vr_ifft'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_215_1' (src/fft.cpp:228:3), detected/extracted 11 process function(s): 
	 'entry_proc'
	 'rd_data'
	 'collect_input'
	 'fft_stage'
	 'fft_stage.1'
	 'fft_stage.2'
	 'fft_stage.3'
	 'fft_stage.4'
	 'fft_stage.5'
	 'pool'
	 'push_out'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:187:9) to (src/fft.cpp:184:20) in function 'pool'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:40:11) to (src/fft.cpp:22:12) in function 'fft_stage.5'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.5'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage.4'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.4'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage.3'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.3'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage.2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.1'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 282.973 MB.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_184_2'(src/fft.cpp:177:8) in function 'pool' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_163_1' (src/fft.cpp:159:8) in function 'rd_data'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_141_1' (src/fft.cpp:138:6) in function 'push_out'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_181_1' (src/fft.cpp:177:6) in function 'pool' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.4'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.4' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.3'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.3' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.2'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.2' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.1' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_89_1' (src/fft.cpp:84:6) in function 'collect_input' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [HLS 200-472] Inferring partial write operation for 'O' (src/fft.cpp:203:18)
INFO: [HLS 200-472] Inferring partial write operation for 'X_0_0' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X_0_0' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X_0_0' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X_0_0' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X_0_0' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X_0_1' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X_0_0' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X_0_1' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'I' 
WARNING: [HLS 200-1449] Process dataflow_in_loop_VITIS_LOOP_215_1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.26 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.31 seconds; current allocated memory: 553.504 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vr_ifft' ...
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.1_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.1_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_1_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.1' to 'fft_stage_1'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.2_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_2_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.2_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.2' to 'fft_stage_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.3_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.3_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_3_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.3' to 'fft_stage_3'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.4_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_4_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.4_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.4' to 'fft_stage_4'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2' to 'fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.5_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.5' to 'fft_stage_5'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 554.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 554.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rd_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_163_1_VITIS_LOOP_166_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_163_1_VITIS_LOOP_166_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 555.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 555.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rd_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 556.109 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 556.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collect_input_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 556.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 556.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collect_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 557.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 557.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 25, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 557.848 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 557.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 558.871 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 558.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 559.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 559.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 561.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 561.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_1_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 561.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 561.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 561.855 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 561.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_2_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 562.543 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 562.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 564.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 564.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 564.691 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 564.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 566.574 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 566.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_3_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 567.031 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 567.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 567.309 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 567.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_4_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 567.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 567.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 569.617 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 569.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 570.094 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 570.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_1_VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 5, loop 'VITIS_LOOP_63_1_VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 570.684 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 570.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
WARNING: [HLS 200-880] The II Violation in module 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y' (loop 'SKIP_X_SKIP_Y'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('X_0_0_addr_2_write_ln38', src/fft.cpp:38) of variable 'sub3_i_i29862_partset3', src/fft.cpp:38 on array 'X_0_0' and 'store' operation ('X_0_0_addr_write_ln36', src/fft.cpp:36) of variable 'add3_i_i290_partset7', src/fft.cpp:36 on array 'X_0_0'.
WARNING: [HLS 200-880] The II Violation in module 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y' (loop 'SKIP_X_SKIP_Y'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('X_0_0_addr_3_write_ln39', src/fft.cpp:39) of variable 'sub3_i_i30282_partset1', src/fft.cpp:39 on array 'X_0_0' and 'store' operation ('X_0_0_addr_write_ln36', src/fft.cpp:36) of variable 'add3_i_i290_partset7', src/fft.cpp:36 on array 'X_0_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 4, Depth = 31, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 573.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 573.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 573.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 573.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_Pipeline_VITIS_LOOP_184_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_184_2'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 20, loop 'VITIS_LOOP_184_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 574.973 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 574.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (3.32ns) exceeds the target (target clock period: 5ns, clock uncertainty: 2ns, effective delay budget: 3ns).
WARNING: [HLS 200-1016] The critical path in module 'pool' consists of the following:	'uitofp' operation ('conv_i') [24]  (3.32 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 575.641 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 575.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_out_Pipeline_VITIS_LOOP_141_1_VITIS_LOOP_144_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_141_1_VITIS_LOOP_144_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 4, loop 'VITIS_LOOP_141_1_VITIS_LOOP_144_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 576.484 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 576.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 576.629 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 576.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_215_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 576.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 576.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.74 seconds. CPU system time: 0 seconds. Elapsed time: 0.74 seconds; current allocated memory: 577.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 577.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vr_ifft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln215) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.74 seconds. CPU system time: 0 seconds. Elapsed time: 0.75 seconds; current allocated memory: 577.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 577.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 577.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rd_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rd_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2' pipeline 'VITIS_LOOP_163_1_VITIS_LOOP_166_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rd_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 578.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rd_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rd_ptr' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_9s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_38_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rd_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 578.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collect_input_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collect_input_Pipeline_VITIS_LOOP_92_2' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collect_input_Pipeline_VITIS_LOOP_92_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 580.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collect_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'collect_input'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 581.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 583.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 586.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 588.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_1_Pipeline_SKIP_X_SKIP_Y_w_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_1_Pipeline_SKIP_X_SKIP_Y_w_10_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 591.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_1_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_1_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_1_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 594.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 596.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_2_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_2_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_2_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 597.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_2_Pipeline_SKIP_X_SKIP_Y_w_6_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_2_Pipeline_SKIP_X_SKIP_Y_w_11_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 600.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 604.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_3_Pipeline_SKIP_X_SKIP_Y_w_7_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_3_Pipeline_SKIP_X_SKIP_Y_w_12_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 607.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_3_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_3_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_3_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 611.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 612.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_4_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_4_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_4_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 614.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_4_Pipeline_SKIP_X_SKIP_Y_w_8_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_4_Pipeline_SKIP_X_SKIP_Y_w_13_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 616.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 620.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_63_1_VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 622.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_5_Pipeline_SKIP_X_SKIP_Y_w_9_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_5_Pipeline_SKIP_X_SKIP_Y_w_14_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 625.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_70_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 630.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_Pipeline_VITIS_LOOP_184_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_Pipeline_VITIS_LOOP_184_2' pipeline 'VITIS_LOOP_184_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_2_no_dsp_1': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hdiv_16ns_16ns_16_7_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_21_16_1_1': 24 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_Pipeline_VITIS_LOOP_184_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 633.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sptohp_32ns_16_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_7_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 638.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_out_Pipeline_VITIS_LOOP_141_1_VITIS_LOOP_144_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'push_out_Pipeline_VITIS_LOOP_141_1_VITIS_LOOP_144_2' pipeline 'VITIS_LOOP_141_1_VITIS_LOOP_144_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_out_Pipeline_VITIS_LOOP_141_1_VITIS_LOOP_144_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 640.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_71_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_8ns_8ns_8_12_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_out'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 642.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_215_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_215_1'.
INFO: [HLS 200-740] Implementing PIPO vr_ifft_dataflow_in_loop_VITIS_LOOP_215_1_input_data2_RAM_T2P_BRAM_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'vr_ifft_dataflow_in_loop_VITIS_LOOP_215_1_input_data2_RAM_T2P_BRAM_1R1W_memcore' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO vr_ifft_dataflow_in_loop_VITIS_LOOP_215_1_out_data_6_0_08_RAM_T2P_BRAM_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'vr_ifft_dataflow_in_loop_VITIS_LOOP_215_1_out_data_6_0_08_RAM_T2P_BRAM_1R1W_memcore' using block RAMs.
INFO: [HLS 200-740] Implementing PIPO vr_ifft_dataflow_in_loop_VITIS_LOOP_215_1_out_data_712_RAM_T2P_BRAM_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'vr_ifft_dataflow_in_loop_VITIS_LOOP_215_1_out_data_712_RAM_T2P_BRAM_1R1W_memcore' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'actp_reg_c9_U(vr_ifft_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_st1_U(vr_ifft_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c8_U(vr_ifft_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c7_channel8_U(vr_ifft_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c6_channel7_U(vr_ifft_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c5_channel6_U(vr_ifft_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c4_channel5_U(vr_ifft_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c3_channel4_U(vr_ifft_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c2_channel3_U(vr_ifft_fifo_w32_d2_S)' using Shift Registers.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7cg-fbvb900-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=VR_IFFT
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/shine/Desktop/fft_story/vivado/ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xczu7cg-fbvb900-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name VR_IFFT -format ip_catalog -output /home/shine/Desktop/fft_story/vivado/ip_repo -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.02 seconds; current allocated memory: 206.273 MB.
INFO: [HLS 200-10] Analyzing design file 'src/fft.cpp' ... 
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop (src/fft.cpp:214:36)
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (src/fft.cpp:336:24)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:340:16)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:340:25)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:341:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:341:18)
WARNING: [HLS 200-471] Dataflow form checks found 6 issue(s) in file src/fft.cpp
WARNING: [HLS 207-5292] unused parameter 'buffer2' (src/fft.cpp:267:48)
WARNING: [HLS 207-5292] unused parameter 'ctrl2_reg' (src/fft.cpp:268:29)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:268:48)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:304:48)
WARNING: [HLS 207-5292] unused parameter 'layer2_reg' (src/fft.cpp:304:68)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 12.4 seconds. CPU system time: 0.76 seconds. Elapsed time: 13.22 seconds; current allocated memory: 212.301 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::pragma() const' into 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:97:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:100:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:103:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:106:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::pragma() const' into 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:149:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:148:2)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:12)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:12) in function 'std::array<std::complex<half>, 4ul>::array' completely with a factor of 4 (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:0)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:180:13)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:202:20)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:14)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:17)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:20)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:23)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:26)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:29)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:32)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:36)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:40)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:44)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:13)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:18)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:23)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:28)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 4ul>::array()' into 'hls::vector<std::complex<half>, 4ul>::vector()' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::complex<half>, 4ul>::_S_ref(std::complex<half> const (&) [4], unsigned long)' into 'std::array<std::complex<half>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 4ul>::array() (.9.15)' into 'hls::vector<std::complex<half>, 4ul>::vector() (.3)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 4ul>::vector()' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 4ul>::vector() (.3)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'act(half, actp_t*)' into 'pool(std::complex<half> (*) [64], std::complex<half> (*) [64], ctrl1_t*, actp_t*)' (src/fft.cpp:176:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::array()' into 'hls::vector<std::complex<half>, 2ul>::vector()' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::complex<half>, 2ul>::_S_ref(std::complex<half> const (&) [2], unsigned long)' into 'std::array<std::complex<half>, 2ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 2ul>::vector()' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:136:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::operator[](unsigned long)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:136:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL1w._M_imag': Complete partitioning on dimension 1. (src/globals.hpp:29:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL1w._M_real': Complete partitioning on dimension 1. (src/globals.hpp:29:0)
INFO: [HLS 214-248] Applying array_partition to 'out_data_6': Cyclic partitioning with factor 2 on dimension 1. Cyclic partitioning with factor 2 on dimension 2. (src/fft.cpp:224:14)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_st' with compact=bit mode in 128-bits (src/fft.cpp:249:32)
INFO: [HLS 214-241] Aggregating scalar variable 'actp_reg' with compact=bit mode in 32-bits (src/fft.cpp:211:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer1_reg' with compact=bit mode in 32-bits (src/fft.cpp:211:0)
INFO: [HLS 214-241] Aggregating scalar variable 'ctrl2_reg' with compact=bit mode in 32-bits (src/fft.cpp:211:0)
INFO: [HLS 214-241] Aggregating scalar variable 'ctrl1_reg' with compact=bit mode in 32-bits (src/fft.cpp:211:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'out_st' with compact=bit mode in 64-bits (src/fft.cpp:211:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in' with compact=bit mode in 128-bits (src/fft.cpp:211:0)
INFO: [HLS 214-241] Aggregating bram variable 'input_data' with compact=bit mode in 32-bits (src/fft.cpp:218:13)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_1' with compact=bit mode in 32-bits (src/fft.cpp:219:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_2' with compact=bit mode in 32-bits (src/fft.cpp:220:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_3' with compact=bit mode in 32-bits (src/fft.cpp:221:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_4' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_5' with compact=bit mode in 32-bits (src/fft.cpp:223:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_7' with compact=bit mode in 32-bits (src/fft.cpp:225:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_0_0' with compact=bit mode in 32-bits (src/fft.cpp:224:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_0_1' with compact=bit mode in 32-bits (src/fft.cpp:224:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_1_0' with compact=bit mode in 32-bits (src/fft.cpp:224:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_1_1' with compact=bit mode in 32-bits (src/fft.cpp:224:14)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.35 seconds. CPU system time: 0.45 seconds. Elapsed time: 2.8 seconds; current allocated memory: 213.566 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 213.566 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 224.547 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 237.602 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_184_2' (src/fft.cpp:177) in function 'pool' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_184_2' (src/fft.cpp:177) in function 'pool' for pipelining.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 2 for loop 'VITIS_LOOP_191_4' (src/fft.cpp:193:9) in function 'pool'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 2 for loop 'VITIS_LOOP_191_4' (src/fft.cpp:193:9) in function 'pool'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 2 for loop 'VITIS_LOOP_188_3' (src/fft.cpp:190:9) in function 'pool'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 2 for loop 'VITIS_LOOP_188_3' (src/fft.cpp:190:9) in function 'pool'.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_188_3' (src/fft.cpp:177) in function 'pool' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_191_4' (src/fft.cpp:177) in function 'pool' completely with a factor of 2.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_214_1 (src/fft.cpp:227)  of function 'vr_ifft'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_214_1' (src/fft.cpp:227:3), detected/extracted 11 process function(s): 
	 'entry_proc'
	 'rd_data'
	 'collect_input'
	 'fft_stage'
	 'fft_stage.1'
	 'fft_stage.2'
	 'fft_stage.3'
	 'fft_stage.4'
	 'fft_stage.5'
	 'pool'
	 'push_out'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:186:9) to (src/fft.cpp:184:20) in function 'pool'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:40:11) to (src/fft.cpp:22:12) in function 'fft_stage.5'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.5'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage.4'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.4'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage.3'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.3'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage.2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.1'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 274.039 MB.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_184_2'(src/fft.cpp:177:8) in function 'pool' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_163_1' (src/fft.cpp:159:8) in function 'rd_data'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_141_1' (src/fft.cpp:138:6) in function 'push_out'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_181_1' (src/fft.cpp:177:6) in function 'pool' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.4'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.4' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.3'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.3' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.2'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.2' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.1' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_89_1' (src/fft.cpp:84:6) in function 'collect_input' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [HLS 200-472] Inferring partial write operation for 'O' (src/fft.cpp:202:18)
INFO: [HLS 200-472] Inferring partial write operation for 'X_0_0' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X_0_0' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X_0_0' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X_0_0' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X_0_0' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X_0_1' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X_0_0' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X_0_1' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'I' 
WARNING: [HLS 200-1449] Process dataflow_in_loop_VITIS_LOOP_214_1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.27 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.32 seconds; current allocated memory: 553.508 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vr_ifft' ...
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.1_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.1_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_1_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.1' to 'fft_stage_1'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.2_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_2_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.2_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.2' to 'fft_stage_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.3_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.3_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_3_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.3' to 'fft_stage_3'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.4_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_4_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.4_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.4' to 'fft_stage_4'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2' to 'fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.5_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.5' to 'fft_stage_5'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 554.695 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 554.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rd_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_163_1_VITIS_LOOP_166_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_163_1_VITIS_LOOP_166_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 555.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 555.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rd_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 556.043 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 556.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collect_input_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 556.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 556.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collect_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 556.961 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 556.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 25, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 557.816 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 557.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 558.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 558.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 559.137 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 559.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 561.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 561.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_1_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 561.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 561.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 561.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 561.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_2_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 562.512 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 562.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 564.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 564.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 564.660 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 564.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 566.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 566.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_3_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 566.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 566.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 567.273 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 567.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_4_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 567.691 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 567.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 569.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 569.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 569.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 569.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_1_VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 5, loop 'VITIS_LOOP_63_1_VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 570.609 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 570.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
WARNING: [HLS 200-880] The II Violation in module 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y' (loop 'SKIP_X_SKIP_Y'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('X_0_0_addr_2_write_ln38', src/fft.cpp:38) of variable 'sub3_i_i29862_partset3', src/fft.cpp:38 on array 'X_0_0' and 'store' operation ('X_0_0_addr_write_ln36', src/fft.cpp:36) of variable 'add3_i_i290_partset7', src/fft.cpp:36 on array 'X_0_0'.
WARNING: [HLS 200-880] The II Violation in module 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y' (loop 'SKIP_X_SKIP_Y'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('X_0_0_addr_3_write_ln39', src/fft.cpp:39) of variable 'sub3_i_i30282_partset1', src/fft.cpp:39 on array 'X_0_0' and 'store' operation ('X_0_0_addr_write_ln36', src/fft.cpp:36) of variable 'add3_i_i290_partset7', src/fft.cpp:36 on array 'X_0_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 4, Depth = 31, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 573.684 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 573.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 573.684 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 573.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_Pipeline_VITIS_LOOP_184_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_184_2'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 20, loop 'VITIS_LOOP_184_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 575.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 575.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (3.32ns) exceeds the target (target clock period: 5ns, clock uncertainty: 2ns, effective delay budget: 3ns).
WARNING: [HLS 200-1016] The critical path in module 'pool' consists of the following:	'uitofp' operation ('conv_i') [24]  (3.32 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 575.656 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 575.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_out_Pipeline_VITIS_LOOP_141_1_VITIS_LOOP_144_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_141_1_VITIS_LOOP_144_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 4, loop 'VITIS_LOOP_141_1_VITIS_LOOP_144_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 576.465 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 576.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 576.617 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 576.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_214_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 576.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 576.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0 seconds. Elapsed time: 0.74 seconds; current allocated memory: 577.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 577.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vr_ifft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln214) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0 seconds. Elapsed time: 0.75 seconds; current allocated memory: 577.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 577.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.75 seconds. CPU system time: 0 seconds. Elapsed time: 0.74 seconds; current allocated memory: 577.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rd_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rd_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2' pipeline 'VITIS_LOOP_163_1_VITIS_LOOP_166_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rd_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 577.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rd_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rd_ptr' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_9s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_38_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rd_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 578.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collect_input_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collect_input_Pipeline_VITIS_LOOP_92_2' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collect_input_Pipeline_VITIS_LOOP_92_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 580.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collect_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'collect_input'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 581.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 583.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 586.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 588.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_1_Pipeline_SKIP_X_SKIP_Y_w_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_1_Pipeline_SKIP_X_SKIP_Y_w_10_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 590.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_1_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_1_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_1_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 594.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 596.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_2_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_2_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_2_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 597.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_2_Pipeline_SKIP_X_SKIP_Y_w_6_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_2_Pipeline_SKIP_X_SKIP_Y_w_11_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 600.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 604.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_3_Pipeline_SKIP_X_SKIP_Y_w_7_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_3_Pipeline_SKIP_X_SKIP_Y_w_12_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 607.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_3_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_3_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_3_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 611.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 612.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_4_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_4_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_4_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 613.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_4_Pipeline_SKIP_X_SKIP_Y_w_8_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_4_Pipeline_SKIP_X_SKIP_Y_w_13_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 616.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 620.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_63_1_VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 622.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_5_Pipeline_SKIP_X_SKIP_Y_w_9_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_5_Pipeline_SKIP_X_SKIP_Y_w_14_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 625.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_70_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 630.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_Pipeline_VITIS_LOOP_184_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_Pipeline_VITIS_LOOP_184_2' pipeline 'VITIS_LOOP_184_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_2_no_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hdiv_16ns_16ns_16_7_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_21_16_1_1': 24 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_Pipeline_VITIS_LOOP_184_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 634.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sptohp_32ns_16_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_7_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 638.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_out_Pipeline_VITIS_LOOP_141_1_VITIS_LOOP_144_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'push_out_Pipeline_VITIS_LOOP_141_1_VITIS_LOOP_144_2' pipeline 'VITIS_LOOP_141_1_VITIS_LOOP_144_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_out_Pipeline_VITIS_LOOP_141_1_VITIS_LOOP_144_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 640.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_71_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_8ns_8ns_8_12_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_out'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 642.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_214_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_214_1'.
INFO: [HLS 200-740] Implementing PIPO vr_ifft_dataflow_in_loop_VITIS_LOOP_214_1_input_data2_RAM_T2P_BRAM_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'vr_ifft_dataflow_in_loop_VITIS_LOOP_214_1_input_data2_RAM_T2P_BRAM_1R1W_memcore' using block RAMs.
INFO: [HLS 200-740] Implementing PIPO vr_ifft_dataflow_in_loop_VITIS_LOOP_214_1_out_data_6_0_08_RAM_T2P_BRAM_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'vr_ifft_dataflow_in_loop_VITIS_LOOP_214_1_out_data_6_0_08_RAM_T2P_BRAM_1R1W_memcore' using block RAMs.
INFO: [HLS 200-740] Implementing PIPO vr_ifft_dataflow_in_loop_VITIS_LOOP_214_1_out_data_712_RAM_T2P_BRAM_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'vr_ifft_dataflow_in_loop_VITIS_LOOP_214_1_out_data_712_RAM_T2P_BRAM_1R1W_memcore' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'actp_reg_c9_U(vr_ifft_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_st1_U(vr_ifft_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c8_U(vr_ifft_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c7_channel8_U(vr_ifft_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c6_channel7_U(vr_ifft_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7cg-fbvb900-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=VR_IFFT
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/shine/Desktop/fft_story/vivado/ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xczu7cg-fbvb900-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name VR_IFFT -format ip_catalog -output /home/shine/Desktop/fft_story/vivado/ip_repo -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.01 seconds; current allocated memory: 215.180 MB.
INFO: [HLS 200-10] Analyzing design file 'src/fft.cpp' ... 
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop (src/fft.cpp:214:36)
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (src/fft.cpp:336:24)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:340:16)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:340:25)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:341:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:341:18)
WARNING: [HLS 200-471] Dataflow form checks found 6 issue(s) in file src/fft.cpp
WARNING: [HLS 207-5292] unused parameter 'buffer2' (src/fft.cpp:267:48)
WARNING: [HLS 207-5292] unused parameter 'ctrl2_reg' (src/fft.cpp:268:29)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:268:48)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:304:48)
WARNING: [HLS 207-5292] unused parameter 'layer2_reg' (src/fft.cpp:304:68)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 12.48 seconds. CPU system time: 0.69 seconds. Elapsed time: 13.23 seconds; current allocated memory: 221.191 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::pragma() const' into 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:97:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:100:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:103:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:106:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::pragma() const' into 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:149:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:148:2)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:12)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:12) in function 'std::array<std::complex<half>, 4ul>::array' completely with a factor of 4 (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:0)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:180:13)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:202:20)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:14)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:17)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:20)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:23)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:26)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:29)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:32)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:36)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:40)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:44)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:13)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:18)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:23)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:28)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 4ul>::array()' into 'hls::vector<std::complex<half>, 4ul>::vector()' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::complex<half>, 4ul>::_S_ref(std::complex<half> const (&) [4], unsigned long)' into 'std::array<std::complex<half>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 4ul>::array() (.9.15)' into 'hls::vector<std::complex<half>, 4ul>::vector() (.3)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 4ul>::vector()' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 4ul>::vector() (.3)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'act(half, actp_t*)' into 'pool(std::complex<half> (*) [64], std::complex<half> (*) [64], ctrl1_t*, actp_t*)' (src/fft.cpp:176:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::array()' into 'hls::vector<std::complex<half>, 2ul>::vector()' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::complex<half>, 2ul>::_S_ref(std::complex<half> const (&) [2], unsigned long)' into 'std::array<std::complex<half>, 2ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 2ul>::vector()' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:136:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::operator[](unsigned long)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:136:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL1w._M_imag': Complete partitioning on dimension 1. (src/globals.hpp:29:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL1w._M_real': Complete partitioning on dimension 1. (src/globals.hpp:29:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_st' with compact=bit mode in 128-bits (src/fft.cpp:249:32)
INFO: [HLS 214-241] Aggregating scalar variable 'actp_reg' with compact=bit mode in 32-bits (src/fft.cpp:211:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer1_reg' with compact=bit mode in 32-bits (src/fft.cpp:211:0)
INFO: [HLS 214-241] Aggregating scalar variable 'ctrl2_reg' with compact=bit mode in 32-bits (src/fft.cpp:211:0)
INFO: [HLS 214-241] Aggregating scalar variable 'ctrl1_reg' with compact=bit mode in 32-bits (src/fft.cpp:211:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'out_st' with compact=bit mode in 64-bits (src/fft.cpp:211:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in' with compact=bit mode in 128-bits (src/fft.cpp:211:0)
INFO: [HLS 214-241] Aggregating bram variable 'input_data' with compact=bit mode in 32-bits (src/fft.cpp:218:13)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_1' with compact=bit mode in 32-bits (src/fft.cpp:219:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_2' with compact=bit mode in 32-bits (src/fft.cpp:220:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_3' with compact=bit mode in 32-bits (src/fft.cpp:221:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_4' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_5' with compact=bit mode in 32-bits (src/fft.cpp:223:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6' with compact=bit mode in 32-bits (src/fft.cpp:224:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_7' with compact=bit mode in 32-bits (src/fft.cpp:225:14)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.31 seconds. CPU system time: 0.43 seconds. Elapsed time: 2.76 seconds; current allocated memory: 222.348 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 222.348 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 233.367 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 246.285 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_184_2' (src/fft.cpp:177) in function 'pool' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_184_2' (src/fft.cpp:177) in function 'pool' for pipelining.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 2 for loop 'VITIS_LOOP_191_4' (src/fft.cpp:193:9) in function 'pool'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 2 for loop 'VITIS_LOOP_191_4' (src/fft.cpp:193:9) in function 'pool'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 2 for loop 'VITIS_LOOP_188_3' (src/fft.cpp:190:9) in function 'pool'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 2 for loop 'VITIS_LOOP_188_3' (src/fft.cpp:190:9) in function 'pool'.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_188_3' (src/fft.cpp:177) in function 'pool' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_191_4' (src/fft.cpp:177) in function 'pool' completely with a factor of 2.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_214_1 (src/fft.cpp:227)  of function 'vr_ifft'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_214_1' (src/fft.cpp:227:3), detected/extracted 11 process function(s): 
	 'entry_proc'
	 'rd_data'
	 'collect_input'
	 'fft_stage.1'
	 'fft_stage.2'
	 'fft_stage.3'
	 'fft_stage.4'
	 'fft_stage.5'
	 'fft_stage'
	 'pool'
	 'push_out'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:186:9) to (src/fft.cpp:184:20) in function 'pool'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage.5'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.5'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage.4'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.4'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage.3'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.3'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 282.148 MB.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_184_2'(src/fft.cpp:177:8) in function 'pool' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_163_1' (src/fft.cpp:159:8) in function 'rd_data'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_141_1' (src/fft.cpp:138:6) in function 'push_out'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_181_1' (src/fft.cpp:177:6) in function 'pool' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.5'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.5' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.4'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.4' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.3'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.3' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.2'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.2' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.1' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_89_1' (src/fft.cpp:84:6) in function 'collect_input' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [HLS 200-472] Inferring partial write operation for 'O' (src/fft.cpp:202:18)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'I' 
WARNING: [HLS 200-1449] Process dataflow_in_loop_VITIS_LOOP_214_1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.25 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.31 seconds; current allocated memory: 552.316 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vr_ifft' ...
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.1_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.1_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_1_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.1' to 'fft_stage_1'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.2_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.2_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_2_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.2' to 'fft_stage_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.3_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_3_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.3_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.3' to 'fft_stage_3'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.4_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.4_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_4_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.4' to 'fft_stage_4'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.5_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_5_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.5_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.5' to 'fft_stage_5'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 553.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 553.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rd_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_163_1_VITIS_LOOP_166_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_163_1_VITIS_LOOP_166_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 554.637 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 554.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rd_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 554.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 554.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collect_input_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 555.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 555.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collect_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 555.746 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 555.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 25, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 556.555 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 556.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_1_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 557.547 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 557.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 557.855 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 557.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 559.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 559.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_2_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 560.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 560.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 560.586 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 560.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_3_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 561.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 561.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 563.094 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 563.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 563.398 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 563.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 565.250 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 565.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_4_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 565.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 565.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 566.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 566.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_5_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 566.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 566.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 568.332 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 568.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 568.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 568.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 569.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 569.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 570.793 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 570.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 571.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 571.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_Pipeline_VITIS_LOOP_184_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_184_2'.
WARNING: [HLS 200-885] The II Violation in module 'pool_Pipeline_VITIS_LOOP_184_2' (loop 'VITIS_LOOP_184_2'): Unable to schedule 'load' operation ('I_load_1', src/fft.cpp:194) on array 'I' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'I'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 21, loop 'VITIS_LOOP_184_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 572.156 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 572.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (3.32ns) exceeds the target (target clock period: 5ns, clock uncertainty: 2ns, effective delay budget: 3ns).
WARNING: [HLS 200-1016] The critical path in module 'pool' consists of the following:	'uitofp' operation ('conv_i') [18]  (3.32 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 573.137 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 573.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_out_Pipeline_VITIS_LOOP_141_1_VITIS_LOOP_144_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_141_1_VITIS_LOOP_144_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 4, loop 'VITIS_LOOP_141_1_VITIS_LOOP_144_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 573.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 573.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 574.102 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 574.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_214_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 574.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 574.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0 seconds. Elapsed time: 0.75 seconds; current allocated memory: 574.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 574.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vr_ifft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln214) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.74 seconds. CPU system time: 0 seconds. Elapsed time: 0.74 seconds; current allocated memory: 574.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 574.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0 seconds. Elapsed time: 0.73 seconds; current allocated memory: 574.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rd_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rd_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2' pipeline 'VITIS_LOOP_163_1_VITIS_LOOP_166_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rd_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 575.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rd_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rd_ptr' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_9s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_38_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rd_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 576.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collect_input_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collect_input_Pipeline_VITIS_LOOP_92_2' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collect_input_Pipeline_VITIS_LOOP_92_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 577.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collect_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'collect_input'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 579.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 581.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_1_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_1_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_1_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 584.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 585.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_2_Pipeline_SKIP_X_SKIP_Y_w_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_2_Pipeline_SKIP_X_SKIP_Y_w_10_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 588.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_2_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_2_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_2_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 592.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 593.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_3_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_3_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_3_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 594.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_3_Pipeline_SKIP_X_SKIP_Y_w_6_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_3_Pipeline_SKIP_X_SKIP_Y_w_11_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 597.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 601.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_4_Pipeline_SKIP_X_SKIP_Y_w_7_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_4_Pipeline_SKIP_X_SKIP_Y_w_12_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 604.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_4_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_4_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_4_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 608.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 610.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_5_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_5_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_5_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 611.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_5_Pipeline_SKIP_X_SKIP_Y_w_8_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_5_Pipeline_SKIP_X_SKIP_Y_w_13_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 614.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 618.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 619.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_Pipeline_SKIP_X_SKIP_Y_w_9_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_Pipeline_SKIP_X_SKIP_Y_w_14_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 622.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 626.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_Pipeline_VITIS_LOOP_184_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_Pipeline_VITIS_LOOP_184_2' pipeline 'VITIS_LOOP_184_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_2_no_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hdiv_16ns_16ns_16_7_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_Pipeline_VITIS_LOOP_184_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 628.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sptohp_32ns_16_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_7_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 631.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_out_Pipeline_VITIS_LOOP_141_1_VITIS_LOOP_144_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'push_out_Pipeline_VITIS_LOOP_141_1_VITIS_LOOP_144_2' pipeline 'VITIS_LOOP_141_1_VITIS_LOOP_144_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_out_Pipeline_VITIS_LOOP_141_1_VITIS_LOOP_144_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 633.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_71_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_8ns_8ns_8_12_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_out'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 634.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_214_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_214_1'.
INFO: [HLS 200-740] Implementing PIPO vr_ifft_dataflow_in_loop_VITIS_LOOP_214_1_input_data2_RAM_T2P_BRAM_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'vr_ifft_dataflow_in_loop_VITIS_LOOP_214_1_input_data2_RAM_T2P_BRAM_1R1W_memcore' using block RAMs.
INFO: [HLS 200-740] Implementing PIPO vr_ifft_dataflow_in_loop_VITIS_LOOP_214_1_out_data_79_RAM_T2P_BRAM_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'vr_ifft_dataflow_in_loop_VITIS_LOOP_214_1_out_data_79_RAM_T2P_BRAM_1R1W_memcore' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'actp_reg_c9_U(vr_ifft_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_st1_U(vr_ifft_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c8_U(vr_ifft_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c7_channel8_U(vr_ifft_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c6_channel7_U(vr_ifft_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c5_channel6_U(vr_ifft_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c4_channel5_U(vr_ifft_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c3_channel4_U(vr_ifft_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c2_channel3_U(vr_ifft_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c1_channel2_U(vr_ifft_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c_channel_U(vr_ifft_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'actp_reg_c_channel_U(vr_ifft_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_collect_input_U0_U(vr_ifft_start_for_collect_input_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 637.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0 seconds. Elapsed time: 0.88 seconds; current allocated memory: 639.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vr_ifft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'vr_ifft/in_r' to 'ap_none'.
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7cg-fbvb900-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=VR_IFFT
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/shine/Desktop/fft_story/vivado/ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xczu7cg-fbvb900-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name VR_IFFT -format ip_catalog -output /home/shine/Desktop/fft_story/vivado/ip_repo -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.01 seconds; current allocated memory: 215.180 MB.
INFO: [HLS 200-10] Analyzing design file 'src/fft.cpp' ... 
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop (src/fft.cpp:214:36)
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (src/fft.cpp:336:24)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:340:16)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:340:25)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:341:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:341:18)
WARNING: [HLS 200-471] Dataflow form checks found 6 issue(s) in file src/fft.cpp
WARNING: [HLS 207-5292] unused parameter 'buffer2' (src/fft.cpp:267:48)
WARNING: [HLS 207-5292] unused parameter 'ctrl2_reg' (src/fft.cpp:268:29)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:268:48)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:304:48)
WARNING: [HLS 207-5292] unused parameter 'layer2_reg' (src/fft.cpp:304:68)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 12.53 seconds. CPU system time: 0.62 seconds. Elapsed time: 13.32 seconds; current allocated memory: 221.238 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::pragma() const' into 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:97:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:100:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:103:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:106:11)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::pragma() const' into 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:149:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:148:2)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:12)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:12) in function 'std::array<std::complex<half>, 4ul>::array' completely with a factor of 4 (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:0)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:180:13)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:202:20)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:14)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:17)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:20)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:23)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:26)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:29)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:32)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:36)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:40)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:44)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:13)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:18)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:23)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:86:28)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 4ul>::array()' into 'hls::vector<std::complex<half>, 4ul>::vector()' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::complex<half>, 4ul>::_S_ref(std::complex<half> const (&) [4], unsigned long)' into 'std::array<std::complex<half>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 4ul>::array() (.9.15)' into 'hls::vector<std::complex<half>, 4ul>::vector() (.3)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 4ul>::vector()' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 4ul>::vector() (.3)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'act(half, actp_t*)' into 'pool(std::complex<half> (*) [64], std::complex<half> (*) [64], ctrl1_t*, actp_t*)' (src/fft.cpp:176:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::array()' into 'hls::vector<std::complex<half>, 2ul>::vector()' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::complex<half>, 2ul>::_S_ref(std::complex<half> const (&) [2], unsigned long)' into 'std::array<std::complex<half>, 2ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 2ul>::vector()' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:136:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::operator[](unsigned long)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:136:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL1w._M_imag': Complete partitioning on dimension 1. (src/globals.hpp:29:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL1w._M_real': Complete partitioning on dimension 1. (src/globals.hpp:29:0)
INFO: [HLS 214-248] Applying array_partition to 'out_data_6': Cyclic partitioning with factor 2 on dimension 1. Cyclic partitioning with factor 2 on dimension 2. (src/fft.cpp:224:14)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_st' with compact=bit mode in 128-bits (src/fft.cpp:249:32)
INFO: [HLS 214-241] Aggregating scalar variable 'actp_reg' with compact=bit mode in 32-bits (src/fft.cpp:211:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer1_reg' with compact=bit mode in 32-bits (src/fft.cpp:211:0)
INFO: [HLS 214-241] Aggregating scalar variable 'ctrl2_reg' with compact=bit mode in 32-bits (src/fft.cpp:211:0)
INFO: [HLS 214-241] Aggregating scalar variable 'ctrl1_reg' with compact=bit mode in 32-bits (src/fft.cpp:211:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'out_st' with compact=bit mode in 64-bits (src/fft.cpp:211:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in' with compact=bit mode in 128-bits (src/fft.cpp:211:0)
INFO: [HLS 214-241] Aggregating bram variable 'input_data' with compact=bit mode in 32-bits (src/fft.cpp:218:13)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_1' with compact=bit mode in 32-bits (src/fft.cpp:219:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_2' with compact=bit mode in 32-bits (src/fft.cpp:220:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_3' with compact=bit mode in 32-bits (src/fft.cpp:221:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_4' with compact=bit mode in 32-bits (src/fft.cpp:222:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_5' with compact=bit mode in 32-bits (src/fft.cpp:223:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_7' with compact=bit mode in 32-bits (src/fft.cpp:225:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_0_0' with compact=bit mode in 32-bits (src/fft.cpp:224:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_0_1' with compact=bit mode in 32-bits (src/fft.cpp:224:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_1_0' with compact=bit mode in 32-bits (src/fft.cpp:224:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_1_1' with compact=bit mode in 32-bits (src/fft.cpp:224:14)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.31 seconds. CPU system time: 0.47 seconds. Elapsed time: 2.78 seconds; current allocated memory: 222.520 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 222.520 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 233.469 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 246.527 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_184_2' (src/fft.cpp:177) in function 'pool' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_184_2' (src/fft.cpp:177) in function 'pool' for pipelining.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 2 for loop 'VITIS_LOOP_191_4' (src/fft.cpp:193:9) in function 'pool'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 2 for loop 'VITIS_LOOP_191_4' (src/fft.cpp:193:9) in function 'pool'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 2 for loop 'VITIS_LOOP_188_3' (src/fft.cpp:190:9) in function 'pool'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 2 for loop 'VITIS_LOOP_188_3' (src/fft.cpp:190:9) in function 'pool'.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_188_3' (src/fft.cpp:177) in function 'pool' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_191_4' (src/fft.cpp:177) in function 'pool' completely with a factor of 2.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_214_1 (src/fft.cpp:227)  of function 'vr_ifft'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_214_1' (src/fft.cpp:227:3), detected/extracted 11 process function(s): 
	 'entry_proc'
	 'rd_data'
	 'collect_input'
	 'fft_stage'
	 'fft_stage.1'
	 'fft_stage.2'
	 'fft_stage.3'
	 'fft_stage.4'
	 'fft_stage.5'
	 'pool'
	 'push_out'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:186:9) to (src/fft.cpp:184:20) in function 'pool'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:40:11) to (src/fft.cpp:22:12) in function 'fft_stage.5'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.5'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage.4'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.4'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage.3'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.3'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage.2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.1'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 283.082 MB.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_184_2'(src/fft.cpp:177:8) in function 'pool' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_163_1' (src/fft.cpp:159:8) in function 'rd_data'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_141_1' (src/fft.cpp:138:6) in function 'push_out'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_181_1' (src/fft.cpp:177:6) in function 'pool' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.4'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.4' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.3'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.3' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.2'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.2' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.1' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_89_1' (src/fft.cpp:84:6) in function 'collect_input' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [HLS 200-472] Inferring partial write operation for 'O' (src/fft.cpp:202:18)
INFO: [HLS 200-472] Inferring partial write operation for 'X_0_0' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X_0_0' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X_0_0' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X_0_0' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X_0_0' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X_0_1' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X_0_0' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X_0_1' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'I' 
WARNING: [HLS 200-1449] Process dataflow_in_loop_VITIS_LOOP_214_1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.27 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.32 seconds; current allocated memory: 553.520 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vr_ifft' ...
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.1_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.1_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_1_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.1' to 'fft_stage_1'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.2_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_2_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.2_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.2' to 'fft_stage_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.3_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.3_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_3_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.3' to 'fft_stage_3'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.4_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_4_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.4_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.4' to 'fft_stage_4'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2' to 'fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.5_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.5' to 'fft_stage_5'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 554.707 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 554.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rd_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_163_1_VITIS_LOOP_166_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_163_1_VITIS_LOOP_166_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 555.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 555.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rd_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 556.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 556.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collect_input_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_92_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 556.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 556.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collect_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 557.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 557.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 25, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 557.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 557.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 558.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 558.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 559.219 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 559.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 561.043 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 561.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_1_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 561.637 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 561.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 561.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 561.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_2_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 562.438 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 562.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 564.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 564.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 564.508 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 564.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 566.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 566.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_3_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 566.840 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 566.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 567.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 567.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_4_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 567.707 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 567.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 569.586 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 569.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 570.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 570.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_1_VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 5, loop 'VITIS_LOOP_63_1_VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 570.629 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 570.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
WARNING: [HLS 200-880] The II Violation in module 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y' (loop 'SKIP_X_SKIP_Y'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('X_0_0_addr_2_write_ln38', src/fft.cpp:38) of variable 'sub3_i_i29862_partset3', src/fft.cpp:38 on array 'X_0_0' and 'store' operation ('X_0_0_addr_write_ln36', src/fft.cpp:36) of variable 'add3_i_i290_partset7', src/fft.cpp:36 on array 'X_0_0'.
WARNING: [HLS 200-880] The II Violation in module 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y' (loop 'SKIP_X_SKIP_Y'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('X_0_0_addr_3_write_ln39', src/fft.cpp:39) of variable 'sub3_i_i30282_partset1', src/fft.cpp:39 on array 'X_0_0' and 'store' operation ('X_0_0_addr_write_ln36', src/fft.cpp:36) of variable 'add3_i_i290_partset7', src/fft.cpp:36 on array 'X_0_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 4, Depth = 31, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 573.719 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 573.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 573.719 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 573.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_Pipeline_VITIS_LOOP_184_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_184_2'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 20, loop 'VITIS_LOOP_184_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 575.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 575.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (3.32ns) exceeds the target (target clock period: 5ns, clock uncertainty: 2ns, effective delay budget: 3ns).
WARNING: [HLS 200-1016] The critical path in module 'pool' consists of the following:	'uitofp' operation ('conv_i') [24]  (3.32 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 575.668 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 575.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_out_Pipeline_VITIS_LOOP_141_1_VITIS_LOOP_144_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_141_1_VITIS_LOOP_144_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 4, loop 'VITIS_LOOP_141_1_VITIS_LOOP_144_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 576.473 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 576.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 576.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 576.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_214_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 576.871 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 576.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0 seconds. Elapsed time: 0.75 seconds; current allocated memory: 577.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 577.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vr_ifft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln214) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0 seconds. Elapsed time: 0.74 seconds; current allocated memory: 577.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 577.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0 seconds. Elapsed time: 0.74 seconds; current allocated memory: 577.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rd_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rd_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2' pipeline 'VITIS_LOOP_163_1_VITIS_LOOP_166_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rd_data_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_166_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 577.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rd_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rd_ptr' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_9s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_38_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rd_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 578.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collect_input_Pipeline_VITIS_LOOP_92_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collect_input_Pipeline_VITIS_LOOP_92_2' pipeline 'VITIS_LOOP_92_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collect_input_Pipeline_VITIS_LOOP_92_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 580.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collect_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'collect_input'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 581.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 583.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 586.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 588.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_1_Pipeline_SKIP_X_SKIP_Y_w_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_1_Pipeline_SKIP_X_SKIP_Y_w_10_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 590.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_1_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_1_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_1_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 594.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 596.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_2_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_2_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_2_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 597.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_2_Pipeline_SKIP_X_SKIP_Y_w_6_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_2_Pipeline_SKIP_X_SKIP_Y_w_11_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 600.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 604.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_3_Pipeline_SKIP_X_SKIP_Y_w_7_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_3_Pipeline_SKIP_X_SKIP_Y_w_12_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 607.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_3_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_3_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_3_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 611.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 612.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_4_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_4_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_4_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 614.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_4_Pipeline_SKIP_X_SKIP_Y_w_8_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_4_Pipeline_SKIP_X_SKIP_Y_w_13_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 616.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 620.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_63_1_VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 622.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_5_Pipeline_SKIP_X_SKIP_Y_w_9_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_5_Pipeline_SKIP_X_SKIP_Y_w_14_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 625.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_70_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 630.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_Pipeline_VITIS_LOOP_184_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_Pipeline_VITIS_LOOP_184_2' pipeline 'VITIS_LOOP_184_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_2_no_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hdiv_16ns_16ns_16_7_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_21_16_1_1': 24 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_Pipeline_VITIS_LOOP_184_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 634.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sptohp_32ns_16_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_7_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 638.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_out_Pipeline_VITIS_LOOP_141_1_VITIS_LOOP_144_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'push_out_Pipeline_VITIS_LOOP_141_1_VITIS_LOOP_144_2' pipeline 'VITIS_LOOP_141_1_VITIS_LOOP_144_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_out_Pipeline_VITIS_LOOP_141_1_VITIS_LOOP_144_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 640.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_71_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_8ns_8ns_8_12_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_out'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 642.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_214_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_214_1'.
INFO: [HLS 200-740] Implementing PIPO vr_ifft_dataflow_in_loop_VITIS_LOOP_214_1_input_data2_RAM_T2P_BRAM_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'vr_ifft_dataflow_in_loop_VITIS_LOOP_214_1_input_data2_RAM_T2P_BRAM_1R1W_memcore' using block RAMs.
INFO: [HLS 200-740] Implementing PIPO vr_ifft_dataflow_in_loop_VITIS_LOOP_214_1_out_data_6_0_08_RAM_T2P_BRAM_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'vr_ifft_dataflow_in_loop_VITIS_LOOP_214_1_out_data_6_0_08_RAM_T2P_BRAM_1R1W_memcore' using block RAMs.
INFO: [HLS 200-740] Implementing PIPO vr_ifft_dataflow_in_loop_VITIS_LOOP_214_1_out_data_712_RAM_T2P_BRAM_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'vr_ifft_dataflow_in_loop_VITIS_LOOP_214_1_out_data_712_RAM_T2P_BRAM_1R1W_memcore' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'actp_reg_c9_U(vr_ifft_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_st1_U(vr_ifft_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c8_U(vr_ifft_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c7_channel8_U(vr_ifft_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_c6_channel7_U(vr_ifft_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7cg-fbvb900-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=VR_IFFT
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/shine/Desktop/fft_story/vivado/ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xczu7cg-fbvb900-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name VR_IFFT -format ip_catalog -output /home/shine/Desktop/fft_story/vivado/ip_repo -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2 
INFO: [HLS 200-1510] Running: source ./v10/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name vr_ifft vr_ifft 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.01 seconds; current allocated memory: 205.875 MB.
INFO: [HLS 200-10] Analyzing design file 'src/fft.cpp' ... 
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop (src/fft.cpp:208:36)
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (src/fft.cpp:332:24)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:336:16)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:336:25)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:337:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:337:18)
WARNING: [HLS 200-471] Dataflow form checks found 6 issue(s) in file src/fft.cpp
WARNING: [HLS 207-5292] unused parameter 'buffer2' (src/fft.cpp:263:48)
WARNING: [HLS 207-5292] unused parameter 'ctrl2_reg' (src/fft.cpp:264:29)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:264:48)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:300:48)
WARNING: [HLS 207-5292] unused parameter 'layer2_reg' (src/fft.cpp:300:68)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 12.29 seconds. CPU system time: 0.74 seconds. Elapsed time: 13.26 seconds; current allocated memory: 212.348 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::pragma() const' into 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:96:17)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:97:17)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:98:19)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:99:19)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:100:19)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:101:19)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:102:19)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:103:19)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::pragma() const' into 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:144:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:143:2)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:12)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:12) in function 'std::array<std::complex<half>, 4ul>::array' completely with a factor of 4 (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:0)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::real[abi:cxx11]() const' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:103:26)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::real[abi:cxx11]() const' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:101:26)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::real[abi:cxx11]() const' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:99:26)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::real[abi:cxx11]() const' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:97:24)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::imag[abi:cxx11]() const' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:102:26)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::imag[abi:cxx11]() const' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:100:26)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::imag[abi:cxx11]() const' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:98:26)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::imag[abi:cxx11]() const' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:96:24)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:174:13)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:188:9)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:196:20)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:14)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:17)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:20)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:23)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:26)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:29)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:32)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:36)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:40)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:44)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 4ul>::array()' into 'hls::vector<std::complex<half>, 4ul>::vector()' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::complex<half>, 4ul>::_S_ref(std::complex<half> const (&) [4], unsigned long)' into 'std::array<std::complex<half>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 4ul>::array() (.9.15)' into 'hls::vector<std::complex<half>, 4ul>::vector() (.3)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 4ul>::vector()' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 4ul>::vector() (.3)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'act(half, actp_t*)' into 'pool(std::complex<half> (*) [64], std::complex<half> (*) [64], ctrl1_t*, actp_t*)' (src/fft.cpp:170:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::array()' into 'hls::vector<std::complex<half>, 2ul>::vector()' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::complex<half>, 2ul>::_S_ref(std::complex<half> const (&) [2], unsigned long)' into 'std::array<std::complex<half>, 2ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 2ul>::vector()' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:131:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::operator[](unsigned long)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:131:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL1w._M_imag': Complete partitioning on dimension 1. (src/globals.hpp:29:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL1w._M_real': Complete partitioning on dimension 1. (src/globals.hpp:29:0)
INFO: [HLS 214-248] Applying array_partition to 'out_data_6': Cyclic partitioning with factor 2 on dimension 1. Cyclic partitioning with factor 2 on dimension 2. (src/fft.cpp:218:14)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_st' with compact=bit mode in 128-bits (src/fft.cpp:245:32)
INFO: [HLS 214-241] Aggregating scalar variable 'actp_reg' with compact=bit mode in 32-bits (src/fft.cpp:205:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer1_reg' with compact=bit mode in 32-bits (src/fft.cpp:205:0)
INFO: [HLS 214-241] Aggregating scalar variable 'ctrl2_reg' with compact=bit mode in 32-bits (src/fft.cpp:205:0)
INFO: [HLS 214-241] Aggregating scalar variable 'ctrl1_reg' with compact=bit mode in 32-bits (src/fft.cpp:205:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'out_st' with compact=bit mode in 64-bits (src/fft.cpp:205:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in' with compact=bit mode in 128-bits (src/fft.cpp:205:0)
INFO: [HLS 214-241] Aggregating bram variable 'input_data' with compact=bit mode in 32-bits (src/fft.cpp:212:13)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_1' with compact=bit mode in 32-bits (src/fft.cpp:213:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_2' with compact=bit mode in 32-bits (src/fft.cpp:214:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_3' with compact=bit mode in 32-bits (src/fft.cpp:215:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_4' with compact=bit mode in 32-bits (src/fft.cpp:216:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_5' with compact=bit mode in 32-bits (src/fft.cpp:217:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_7' with compact=bit mode in 32-bits (src/fft.cpp:219:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_0_0' with compact=bit mode in 32-bits (src/fft.cpp:218:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_0_1' with compact=bit mode in 32-bits (src/fft.cpp:218:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_1_0' with compact=bit mode in 32-bits (src/fft.cpp:218:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_1_1' with compact=bit mode in 32-bits (src/fft.cpp:218:14)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.42 seconds. CPU system time: 0.53 seconds. Elapsed time: 3.12 seconds; current allocated memory: 213.445 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 213.445 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 224.414 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 237.469 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_178_2' (src/fft.cpp:171) in function 'pool' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_178_2' (src/fft.cpp:171) in function 'pool' for pipelining.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 2 for loop 'VITIS_LOOP_185_4' (src/fft.cpp:187:9) in function 'pool'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 2 for loop 'VITIS_LOOP_185_4' (src/fft.cpp:187:9) in function 'pool'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 2 for loop 'VITIS_LOOP_182_3' (src/fft.cpp:184:9) in function 'pool'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 2 for loop 'VITIS_LOOP_182_3' (src/fft.cpp:184:9) in function 'pool'.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_182_3' (src/fft.cpp:171) in function 'pool' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_185_4' (src/fft.cpp:171) in function 'pool' completely with a factor of 2.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_208_1 (src/fft.cpp:221)  of function 'vr_ifft'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_208_1' (src/fft.cpp:221:3), detected/extracted 11 process function(s): 
	 'entry_proc'
	 'rd_data'
	 'collect_input'
	 'fft_stage'
	 'fft_stage.1'
	 'fft_stage.2'
	 'fft_stage.3'
	 'fft_stage.4'
	 'fft_stage.5'
	 'pool'
	 'push_out'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:180:9) to (src/fft.cpp:178:20) in function 'pool'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:40:11) to (src/fft.cpp:22:12) in function 'fft_stage.5'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.5'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage.4'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.4'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage.3'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.3'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage.2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.1'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.29 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.32 seconds; current allocated memory: 273.594 MB.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_178_2'(src/fft.cpp:171:8) in function 'pool' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_157_1' (src/fft.cpp:154:8) in function 'rd_data'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_136_1' (src/fft.cpp:133:6) in function 'push_out'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_175_1' (src/fft.cpp:171:6) in function 'pool' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.4'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.4' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.3'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.3' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.2'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.2' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.1' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_88_1' (src/fft.cpp:84:6) in function 'collect_input' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [HLS 200-472] Inferring partial write operation for 'O' (src/fft.cpp:196:18)
INFO: [HLS 200-472] Inferring partial write operation for 'X_0_0' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X_0_0' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X_0_0' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X_0_0' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X_0_0' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X_0_1' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X_0_0' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X_0_1' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'I' 
WARNING: [HLS 200-1449] Process dataflow_in_loop_VITIS_LOOP_208_1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.28 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.33 seconds; current allocated memory: 553.324 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vr_ifft' ...
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.1_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.1_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_1_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.1' to 'fft_stage_1'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.2_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_2_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.2_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.2' to 'fft_stage_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.3_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.3_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_3_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.3' to 'fft_stage_3'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.4_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_4_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.4_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.4' to 'fft_stage_4'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2' to 'fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.5_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.5' to 'fft_stage_5'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 554.539 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 554.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_157_1_VITIS_LOOP_160_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_157_1_VITIS_LOOP_160_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 555.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 555.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rd_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 555.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 555.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collect_input_Pipeline_VITIS_LOOP_91_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_91_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 556.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 556.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collect_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 556.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 556.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 25, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 557.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 557.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 558.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 558.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 559.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 559.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 560.992 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 560.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_1_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 561.305 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 561.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 561.660 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 561.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_2_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 562.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 562.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 564.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 564.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 564.512 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 564.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 566.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 566.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_3_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 566.875 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 566.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 567.129 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 567.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_4_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 567.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 567.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 569.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 569.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 569.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 569.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_1_VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 5, loop 'VITIS_LOOP_63_1_VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 570.629 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 570.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
WARNING: [HLS 200-880] The II Violation in module 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y' (loop 'SKIP_X_SKIP_Y'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('X_0_0_addr_2_write_ln38', src/fft.cpp:38) of variable 'sub3_i_i29862_partset3', src/fft.cpp:38 on array 'X_0_0' and 'store' operation ('X_0_0_addr_write_ln36', src/fft.cpp:36) of variable 'add3_i_i290_partset7', src/fft.cpp:36 on array 'X_0_0'.
WARNING: [HLS 200-880] The II Violation in module 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y' (loop 'SKIP_X_SKIP_Y'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('X_0_0_addr_3_write_ln39', src/fft.cpp:39) of variable 'sub3_i_i30282_partset1', src/fft.cpp:39 on array 'X_0_0' and 'store' operation ('X_0_0_addr_write_ln36', src/fft.cpp:36) of variable 'add3_i_i290_partset7', src/fft.cpp:36 on array 'X_0_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 4, Depth = 31, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 573.570 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 573.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 573.570 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 573.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_Pipeline_VITIS_LOOP_178_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_178_2'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 22, loop 'VITIS_LOOP_178_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 574.449 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 574.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (3.32ns) exceeds the target (target clock period: 5ns, clock uncertainty: 2ns, effective delay budget: 3ns).
WARNING: [HLS 200-1016] The critical path in module 'pool' consists of the following:	'uitofp' operation ('conv_i') [24]  (3.32 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 575.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 575.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_136_1_VITIS_LOOP_139_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 4, loop 'VITIS_LOOP_136_1_VITIS_LOOP_139_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 576.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 576.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 576.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 576.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_208_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 576.727 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 576.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0 seconds. Elapsed time: 0.72 seconds; current allocated memory: 577.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 577.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vr_ifft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln208) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0 seconds. Elapsed time: 0.72 seconds; current allocated memory: 577.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 577.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0 seconds. Elapsed time: 0.72 seconds; current allocated memory: 577.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2' pipeline 'VITIS_LOOP_157_1_VITIS_LOOP_160_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 577.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rd_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rd_ptr' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_9s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_38_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rd_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 578.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collect_input_Pipeline_VITIS_LOOP_91_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collect_input_Pipeline_VITIS_LOOP_91_2' pipeline 'VITIS_LOOP_91_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collect_input_Pipeline_VITIS_LOOP_91_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 580.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collect_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'collect_input'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 581.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 583.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 586.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 588.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_1_Pipeline_SKIP_X_SKIP_Y_w_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_1_Pipeline_SKIP_X_SKIP_Y_w_10_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 590.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_1_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_1_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_1_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 594.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 596.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_2_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_2_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_2_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 597.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_2_Pipeline_SKIP_X_SKIP_Y_w_6_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_2_Pipeline_SKIP_X_SKIP_Y_w_11_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 600.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 604.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_3_Pipeline_SKIP_X_SKIP_Y_w_7_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_3_Pipeline_SKIP_X_SKIP_Y_w_12_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 607.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_3_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_3_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_3_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 611.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 612.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_4_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_4_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_4_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 613.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_4_Pipeline_SKIP_X_SKIP_Y_w_8_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_4_Pipeline_SKIP_X_SKIP_Y_w_13_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 616.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 620.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_63_1_VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 622.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_5_Pipeline_SKIP_X_SKIP_Y_w_9_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'vr_ifft_fft_stage_5_Pipeline_SKIP_X_SKIP_Y_w_14_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 625.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_70_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 630.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_Pipeline_VITIS_LOOP_178_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_Pipeline_VITIS_LOOP_178_2' pipeline 'VITIS_LOOP_178_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_2_no_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hdiv_16ns_16ns_16_7_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_21_16_1_1': 24 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_Pipeline_VITIS_LOOP_178_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 633.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sptohp_32ns_16_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_7_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 638.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2' pipeline 'VITIS_LOOP_136_1_VITIS_LOOP_139_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 640.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_71_1_1': 1 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7cg-fbvb900-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=VR_IFFT
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/shine/Desktop/fft_story/vivado/ip_repo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xczu7cg-fbvb900-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name VR_IFFT -format ip_catalog -output /home/shine/Desktop/fft_story/vivado/ip_repo -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 10.01 seconds; current allocated memory: 205.875 MB.
INFO: [HLS 200-10] Analyzing design file 'src/fft.cpp' ... 
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop (src/fft.cpp:208:36)
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (src/fft.cpp:332:24)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:336:16)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:336:25)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:337:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:337:18)
WARNING: [HLS 200-471] Dataflow form checks found 6 issue(s) in file src/fft.cpp
WARNING: [HLS 207-5292] unused parameter 'buffer2' (src/fft.cpp:263:48)
WARNING: [HLS 207-5292] unused parameter 'ctrl2_reg' (src/fft.cpp:264:29)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:264:48)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:300:48)
WARNING: [HLS 207-5292] unused parameter 'layer2_reg' (src/fft.cpp:300:68)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 12.43 seconds. CPU system time: 0.54 seconds. Elapsed time: 12.99 seconds; current allocated memory: 212.367 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::pragma() const' into 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:96:17)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:97:17)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:98:19)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:99:19)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:100:19)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:101:19)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:102:19)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:103:19)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::pragma() const' into 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:144:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:143:2)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t, ctrl2_t, layer1_t, layer2_t, actp_t)' (src/fft.cpp:317:62)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t, ctrl2_t, layer1_t, layer2_t, actp_t)' (src/fft.cpp:316:62)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t, ctrl2_t, layer1_t, layer2_t, actp_t)' (src/fft.cpp:314:60)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t, ctrl2_t, layer1_t, layer2_t, actp_t)' (src/fft.cpp:315:60)
INFO: [HLS 214-131] Inlining function 'hls::vector<half, 8ul>::pragma() const' into 'hls::vector<half, 8ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<half, 8ul>::operator[](unsigned long)' into 'write(half (*) [256], half (*) [256], hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t, ctrl2_t, layer1_t, layer2_t, actp_t)' (src/fft.cpp:291:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<half, 8ul>::operator[](unsigned long)' into 'write(half (*) [256], half (*) [256], hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t, ctrl2_t, layer1_t, layer2_t, actp_t)' (src/fft.cpp:278:5)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:12)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:12) in function 'std::array<std::complex<half>, 4ul>::array' completely with a factor of 4 (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:0)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::real[abi:cxx11]() const' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:188:69)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::imag[abi:cxx11]() const' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:188:36)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:174:13)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:188:9)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:196:20)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:14)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:17)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:20)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:23)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:26)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:29)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:32)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:36)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:40)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:44)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 4ul>::array()' into 'hls::vector<std::complex<half>, 4ul>::vector()' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::complex<half>, 4ul>::_S_ref(std::complex<half> const (&) [4], unsigned long)' into 'std::array<std::complex<half>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 4ul>::array() (.9.15)' into 'hls::vector<std::complex<half>, 4ul>::vector() (.3)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 4ul>::vector()' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 4ul>::vector() (.3)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'act(half, actp_t*)' into 'pool(std::complex<half> (*) [64], std::complex<half> (*) [64], ctrl1_t*, actp_t*)' (src/fft.cpp:170:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::array()' into 'hls::vector<std::complex<half>, 2ul>::vector()' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::complex<half>, 2ul>::_S_ref(std::complex<half> const (&) [2], unsigned long)' into 'std::array<std::complex<half>, 2ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 2ul>::vector()' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:131:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::operator[](unsigned long)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:131:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::array() (.84.90)' into 'hls::vector<std::complex<half>, 2ul>::vector() (.76.81)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 2ul>::vector()' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t, ctrl2_t, layer1_t, layer2_t, actp_t)' (src/fft.cpp:301:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t, ctrl2_t, layer1_t, layer2_t, actp_t)' (src/fft.cpp:301:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 2ul>::vector() (.76.81)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t, ctrl2_t, layer1_t, layer2_t, actp_t)' (src/fft.cpp:301:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<half, 8ul>::_S_ref(half const (&) [8], unsigned long)' into 'std::array<half, 8ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<half, 8ul>::operator[](unsigned long)' into 'write(half (*) [256], half (*) [256], hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t, ctrl2_t, layer1_t, layer2_t, actp_t)' (src/fft.cpp:265:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL1w._M_imag': Complete partitioning on dimension 1. (src/globals.hpp:29:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL1w._M_real': Complete partitioning on dimension 1. (src/globals.hpp:29:0)
INFO: [HLS 214-248] Applying array_partition to 'out_data_6': Cyclic partitioning with factor 2 on dimension 1. Cyclic partitioning with factor 2 on dimension 2. (src/fft.cpp:218:14)
INFO: [HLS 214-248] Applying array_partition to 'buffer1': Cyclic partitioning with factor 2 on dimension 2. (src/fft.cpp:328:11)
INFO: [HLS 214-248] Applying array_partition to 'buffer2': Cyclic partitioning with factor 2 on dimension 2. (src/fft.cpp:329:11)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_st' with compact=bit mode in 128-bits (src/fft.cpp:245:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'out_st' with compact=bit mode in 64-bits (src/fft.cpp:369:23)
INFO: [HLS 214-241] Aggregating bram variable 'input_data' with compact=bit mode in 32-bits (src/fft.cpp:212:13)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_1' with compact=bit mode in 32-bits (src/fft.cpp:213:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_2' with compact=bit mode in 32-bits (src/fft.cpp:214:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_3' with compact=bit mode in 32-bits (src/fft.cpp:215:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_4' with compact=bit mode in 32-bits (src/fft.cpp:216:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_5' with compact=bit mode in 32-bits (src/fft.cpp:217:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_7' with compact=bit mode in 32-bits (src/fft.cpp:219:14)
INFO: [HLS 214-241] Aggregating maxi variable 'in' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'out1' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'out2' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_0_0' with compact=bit mode in 32-bits (src/fft.cpp:218:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_0_1' with compact=bit mode in 32-bits (src/fft.cpp:218:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_1_0' with compact=bit mode in 32-bits (src/fft.cpp:218:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_1_1' with compact=bit mode in 32-bits (src/fft.cpp:218:14)
INFO: [HLS 214-241] Aggregating scalar variable 'out_data' with compact=bit mode in 128-bits (src/fft.cpp:267:16)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data' with compact=bit mode in 64-bits (src/fft.cpp:303:18)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 128 in loop 'VITIS_LOOP_160_2'(src/fft.cpp:160:20) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/fft.cpp:157:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 128 in loop 'VITIS_LOOP_273_2'(src/fft.cpp:273:20) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/fft.cpp:273:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 128 in loop 'VITIS_LOOP_286_5'(src/fft.cpp:286:20) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/fft.cpp:286:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.58 seconds. CPU system time: 0.55 seconds. Elapsed time: 3.15 seconds; current allocated memory: 213.602 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 213.602 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 229.883 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 250.863 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_273_2' (src/fft.cpp:266) in function 'write' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_286_5' (src/fft.cpp:266) in function 'write' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_178_2' (src/fft.cpp:171) in function 'pool' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_310_3' (src/fft.cpp:302) in function 'buffer' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_273_2' (src/fft.cpp:266) in function 'write' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_286_5' (src/fft.cpp:266) in function 'write' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_178_2' (src/fft.cpp:171) in function 'pool' for pipelining.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_273_2' (src/fft.cpp:275:9) in function 'write'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_286_5' (src/fft.cpp:288:9) in function 'write'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_160_2' (src/fft.cpp:162:9) in function 'rd_data'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 2 for loop 'VITIS_LOOP_185_4' (src/fft.cpp:187:9) in function 'pool'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 2 for loop 'VITIS_LOOP_185_4' (src/fft.cpp:187:9) in function 'pool'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 2 for loop 'VITIS_LOOP_182_3' (src/fft.cpp:184:9) in function 'pool'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 2 for loop 'VITIS_LOOP_182_3' (src/fft.cpp:184:9) in function 'pool'.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_276_3' (src/fft.cpp:276) in function 'write' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_289_6' (src/fft.cpp:289) in function 'write' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_182_3' (src/fft.cpp:171) in function 'pool' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_185_4' (src/fft.cpp:171) in function 'pool' completely with a factor of 2.
WARNING: [HLS 200-805] An internal stream 'out_st' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_332_1 (src/fft.cpp:336)  of function 'buffer_write'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_208_1 (src/fft.cpp:221)  of function 'vr_ifft'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_208_1' (src/fft.cpp:221:3), detected/extracted 11 process function(s): 
	 'entry_proc20'
	 'rd_data'
	 'collect_input'
	 'fft_stage'
	 'fft_stage.1'
	 'fft_stage.2'
	 'fft_stage.3'
	 'fft_stage.4'
	 'fft_stage.5'
	 'pool'
	 'push_out'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_332_1' (src/fft.cpp:328:3), detected/extracted 3 process function(s): 
	 'entry_proc'
	 'buffer'
	 'write'.
INFO: [XFORM 203-712] Applying dataflow to function 'IFFT_AP' (src/fft.cpp:345:1), detected/extracted 4 process function(s): 
	 'entry_proc21'
	 'Block_entry6_proc'
	 'vr_ifft'
	 'buffer_write'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:180:9) to (src/fft.cpp:178:20) in function 'pool'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:40:11) to (src/fft.cpp:22:12) in function 'fft_stage.5'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.5'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage.4'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.4'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage.3'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.3'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage.2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.1'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 297.203 MB.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_178_2'(src/fft.cpp:171:8) in function 'pool' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_270_1' (src/fft.cpp:266:6) in function 'write' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_283_4' (src/fft.cpp:266:6) in function 'write' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_157_1' (src/fft.cpp:154:8) in function 'rd_data'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_136_1' (src/fft.cpp:133:6) in function 'push_out'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_175_1' (src/fft.cpp:171:6) in function 'pool' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.4'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.4' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.3'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.3' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.2'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.2' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.1' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_88_1' (src/fft.cpp:84:6) in function 'collect_input' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_307_2' (src/fft.cpp:302:19) in function 'buffer'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_304_1' (src/fft.cpp:302:9) in function 'buffer'.
INFO: [HLS 200-472] Inferring partial write operation for 'O' (src/fft.cpp:196:18)
INFO: [HLS 200-472] Inferring partial write operation for 'X_0_0' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X_0_0' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X_0_0' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X_0_0' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X_0_0' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X_0_1' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X_0_0' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X_0_1' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'I' 
INFO: [HLS 200-472] Inferring partial write operation for 'buffer1_0' (src/fft.cpp:314:58)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer1_0' (src/fft.cpp:316:60)
WARNING: [HLS 200-1449] Process dataflow_in_loop_VITIS_LOOP_208_1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.37 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.45 seconds; current allocated memory: 696.941 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'IFFT_AP' ...
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.1_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.1_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_1_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.1' to 'fft_stage_1'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.2_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_2_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.2_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.2' to 'fft_stage_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.3_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.3_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_3_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.3' to 'fft_stage_3'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.4_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_4_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.4_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.4' to 'fft_stage_4'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2' to 'fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.5_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.5' to 'fft_stage_5'.
WARNING: [SYN 201-103] Legalizing function name 'buffer' to 'buffer_r'.
WARNING: [SYN 201-103] Legalizing function name 'write' to 'write_r'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 698.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 698.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry6_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 698.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 699.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 699.102 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 699.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_157_1_VITIS_LOOP_160_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_157_1_VITIS_LOOP_160_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 700.141 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 700.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rd_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 700.512 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 700.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collect_input_Pipeline_VITIS_LOOP_91_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_91_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 701.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 701.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collect_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 701.566 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 701.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 25, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 702.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 702.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 703.492 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 703.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 703.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 703.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 705.453 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 705.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_1_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 706.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 706.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 706.461 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 706.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_2_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 706.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 706.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 708.656 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 708.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 709.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 709.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 710.809 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 710.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_3_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 711.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 711.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 711.816 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 711.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_4_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 712.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 712.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 713.965 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 713.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 714.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 714.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_1_VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 5, loop 'VITIS_LOOP_63_1_VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 715.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 715.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
WARNING: [HLS 200-880] The II Violation in module 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y' (loop 'SKIP_X_SKIP_Y'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('X_0_0_addr_2_write_ln38', src/fft.cpp:38) of variable 'sub3_i_i29862_partset', src/fft.cpp:38 on array 'X_0_0' and 'store' operation ('X_0_0_addr_write_ln36', src/fft.cpp:36) of variable 'add3_i_i290_partset', src/fft.cpp:36 on array 'X_0_0'.
WARNING: [HLS 200-880] The II Violation in module 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y' (loop 'SKIP_X_SKIP_Y'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('X_0_0_addr_3_write_ln39', src/fft.cpp:39) of variable 'sub3_i_i30282_partset', src/fft.cpp:39 on array 'X_0_0' and 'store' operation ('X_0_0_addr_write_ln36', src/fft.cpp:36) of variable 'add3_i_i290_partset', src/fft.cpp:36 on array 'X_0_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 4, Depth = 31, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 717.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 717.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 717.969 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 717.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_Pipeline_VITIS_LOOP_178_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_178_2'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 22, loop 'VITIS_LOOP_178_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 719.109 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 719.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (3.32ns) exceeds the target (target clock period: 5ns, clock uncertainty: 2ns, effective delay budget: 3ns).
WARNING: [HLS 200-1016] The critical path in module 'pool' consists of the following:	'uitofp' operation ('conv_i') [24]  (3.32 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 720.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 720.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_136_1_VITIS_LOOP_139_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 4, loop 'VITIS_LOOP_136_1_VITIS_LOOP_139_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 720.965 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 720.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 721.254 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 721.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_208_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 721.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 721.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0 seconds. Elapsed time: 0.73 seconds; current allocated memory: 722.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 722.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vr_ifft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln208) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0 seconds. Elapsed time: 0.73 seconds; current allocated memory: 722.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 722.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0 seconds. Elapsed time: 0.71 seconds; current allocated memory: 722.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 722.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 723.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 723.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'buffer_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 723.594 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 723.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_Pipeline_VITIS_LOOP_273_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_273_2'.
WARNING: [HLS 200-885] The II Violation in module 'write_Pipeline_VITIS_LOOP_273_2' (loop 'VITIS_LOOP_273_2'): Unable to schedule 'load' operation ('buffer1_0_load_1', src/fft.cpp:278) on array 'buffer1_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buffer1_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop 'VITIS_LOOP_273_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 724.566 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 724.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_Pipeline_VITIS_LOOP_286_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_286_5'.
WARNING: [HLS 200-885] The II Violation in module 'write_Pipeline_VITIS_LOOP_286_5' (loop 'VITIS_LOOP_286_5'): Unable to schedule 'load' operation ('buffer1_0_load_1', src/fft.cpp:291) on array 'buffer1_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buffer1_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop 'VITIS_LOOP_286_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 725.031 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 725.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 725.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 725.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_332_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 725.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 725.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 726.770 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 726.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'buffer_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_i_i) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 727.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 727.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'IFFT_AP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 727.438 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 727.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0 seconds. Elapsed time: 0.81 seconds; current allocated memory: 727.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry6_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry6_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 728.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 728.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2' pipeline 'VITIS_LOOP_157_1_VITIS_LOOP_160_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 729.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rd_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rd_ptr' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_9s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_31ns_38_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rd_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 730.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collect_input_Pipeline_VITIS_LOOP_91_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collect_input_Pipeline_VITIS_LOOP_91_2' pipeline 'VITIS_LOOP_91_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collect_input_Pipeline_VITIS_LOOP_91_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 732.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collect_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'collect_input'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 733.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 736.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 739.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 740.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'IFFT_AP_fft_stage_1_Pipeline_SKIP_X_SKIP_Y_w_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IFFT_AP_fft_stage_1_Pipeline_SKIP_X_SKIP_Y_w_10_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 743.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_1_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_1_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_1_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 747.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 748.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_2_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_2_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_2_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 749.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'IFFT_AP_fft_stage_2_Pipeline_SKIP_X_SKIP_Y_w_6_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IFFT_AP_fft_stage_2_Pipeline_SKIP_X_SKIP_Y_w_11_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 752.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 756.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'IFFT_AP_fft_stage_3_Pipeline_SKIP_X_SKIP_Y_w_7_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IFFT_AP_fft_stage_3_Pipeline_SKIP_X_SKIP_Y_w_12_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 759.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_3_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_3_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_3_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 763.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 765.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_4_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_4_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_4_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 766.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'IFFT_AP_fft_stage_4_Pipeline_SKIP_X_SKIP_Y_w_8_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IFFT_AP_fft_stage_4_Pipeline_SKIP_X_SKIP_Y_w_13_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 769.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 773.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_63_1_VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 774.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'IFFT_AP_fft_stage_5_Pipeline_SKIP_X_SKIP_Y_w_9_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IFFT_AP_fft_stage_5_Pipeline_SKIP_X_SKIP_Y_w_14_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 778.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_70_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 783.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_Pipeline_VITIS_LOOP_178_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_Pipeline_VITIS_LOOP_178_2' pipeline 'VITIS_LOOP_178_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_2_no_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hdiv_16ns_16ns_16_7_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_21_16_1_1': 24 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_Pipeline_VITIS_LOOP_178_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 786.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sptohp_32ns_16_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_7_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 790.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2' pipeline 'VITIS_LOOP_136_1_VITIS_LOOP_139_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 792.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_71_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_8ns_8ns_8_12_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_out'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 793.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_208_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_208_1/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_208_1/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_208_1/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_208_1/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_208_1/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_208_1/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_208_1/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_208_1/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_208_1/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_208_1/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_208_1/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_208_1/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_208_1/m_axi_gmem_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_208_1/m_axi_gmem_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_208_1/m_axi_gmem_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_208_1/m_axi_gmem_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_208_1/m_axi_gmem_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_208_1/m_axi_gmem_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_208_1/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_208_1'.
INFO: [HLS 200-740] Implementing PIPO IFFT_AP_dataflow_in_loop_VITIS_LOOP_208_1_input_data2_RAM_T2P_BRAM_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'IFFT_AP_dataflow_in_loop_VITIS_LOOP_208_1_input_data2_RAM_T2P_BRAM_1R1W_memcore' using block RAMs.
INFO: [HLS 200-740] Implementing PIPO IFFT_AP_dataflow_in_loop_VITIS_LOOP_208_1_out_data_6_0_08_RAM_T2P_BRAM_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'IFFT_AP_dataflow_in_loop_VITIS_LOOP_208_1_out_data_6_0_08_RAM_T2P_BRAM_1R1W_memcore' using block RAMs.
INFO: [HLS 200-740] Implementing PIPO IFFT_AP_dataflow_in_loop_VITIS_LOOP_208_1_out_data_712_RAM_T2P_BRAM_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'IFFT_AP_dataflow_in_loop_VITIS_LOOP_208_1_out_data_712_RAM_T2P_BRAM_1R1W_memcore' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'actp_regp_c9_U(IFFT_AP_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_st1_U(IFFT_AP_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_regp_c8_U(IFFT_AP_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_regp_c7_channel8_U(IFFT_AP_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_regp_c6_channel7_U(IFFT_AP_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_regp_c5_channel6_U(IFFT_AP_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_regp_c4_channel5_U(IFFT_AP_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_regp_c3_channel4_U(IFFT_AP_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_regp_c2_channel3_U(IFFT_AP_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_regp_c1_channel2_U(IFFT_AP_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_regp_c_channel_U(IFFT_AP_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'actp_regp_c_channel_U(IFFT_AP_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_collect_input_U0_U(IFFT_AP_start_for_collect_input_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 797.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.96 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.96 seconds; current allocated memory: 799.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vr_ifft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vr_ifft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0 seconds. Elapsed time: 0.76 seconds; current allocated memory: 800.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0 seconds. Elapsed time: 0.75 seconds; current allocated memory: 801.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3' pipeline 'VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 802.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'buffer_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_16ns_47_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_39_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_8ns_8ns_8_12_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'buffer_r'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 804.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_Pipeline_VITIS_LOOP_273_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_Pipeline_VITIS_LOOP_273_2' pipeline 'VITIS_LOOP_273_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_273_2/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_273_2/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_273_2/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_273_2/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_273_2/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_273_2/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_273_2/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_273_2/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_273_2/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_273_2/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_273_2/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_273_2/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_273_2/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_Pipeline_VITIS_LOOP_273_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 806.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_Pipeline_VITIS_LOOP_286_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_Pipeline_VITIS_LOOP_286_5' pipeline 'VITIS_LOOP_286_5' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_286_5/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_286_5/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_286_5/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_286_5/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_286_5/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_286_5/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_286_5/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_286_5/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_286_5/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_286_5/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_286_5/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_286_5/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_286_5/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_Pipeline_VITIS_LOOP_286_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 808.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'wr_ptr1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wr_ptr2' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'udiv_16ns_8ns_16_20_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_8ns_8ns_8_12_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_r'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 811.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_332_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_332_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_332_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_332_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_332_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_332_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_332_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_332_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_332_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_332_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_332_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_332_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_332_1/m_axi_gmem_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_332_1/m_axi_gmem_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_332_1'.
INFO: [HLS 200-740] Implementing PIPO IFFT_AP_dataflow_in_loop_VITIS_LOOP_332_1_buffer1_RAM_AUTO_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'IFFT_AP_dataflow_in_loop_VITIS_LOOP_332_1_buffer1_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out1_c_U(IFFT_AP_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out2_c_U(IFFT_AP_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_reg_ifs_c_U(IFFT_AP_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_ls_c_channel_U(IFFT_AP_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'actp_reg_pool_size_c_channel_U(IFFT_AP_fifo_w8_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 814.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc18/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc18/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc18/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc18/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc18/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc18/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc18/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc18/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc18/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc18/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc18/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc18/m_axi_gmem_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc18/m_axi_gmem_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 815.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'buffer_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_8ns_24_4_1': 1 instance(s).
INFO: ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
