CONTEXT1_IDENTITY_ACCESS_MODE,FUNC_0
DRM_INFO,FUNC_1
DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT,VAR_0
DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT,VAR_1
EFFECTIVE_L2_QUEUE_SIZE,FUNC_2
EINVAL,VAR_2
ENABLE_ADVANCED_DRIVER_MODEL,VAR_3
ENABLE_CONTEXT,VAR_4
ENABLE_L1_TLB,VAR_5
ENABLE_L2_CACHE,VAR_6
ENABLE_L2_PDE0_CACHE_LRU_UPDATE_BY_WRITE,VAR_7
ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE,VAR_8
INVALIDATE_ALL_L1_TLBS,VAR_9
INVALIDATE_L2_CACHE,VAR_10
L2_CACHE_BIGK_ASSOCIATIVITY,VAR_11
L2_CACHE_BIGK_FRAGMENT_SIZE,FUNC_3
MC_VM_MX_L1_TLB_CNTL,VAR_12
PAGE_TABLE_DEPTH,FUNC_4
PDE0_PROTECTION_FAULT_ENABLE_DEFAULT,VAR_13
PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT,VAR_14
RANGE_PROTECTION_FAULT_ENABLE_DEFAULT,VAR_15
RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT,VAR_16
READ_PROTECTION_FAULT_ENABLE_DEFAULT,VAR_17
READ_PROTECTION_FAULT_ENABLE_INTERRUPT,VAR_18
SYSTEM_ACCESS_MODE_NOT_IN_SYS,VAR_19
SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU,VAR_20
VALID_PROTECTION_FAULT_ENABLE_DEFAULT,VAR_21
VALID_PROTECTION_FAULT_ENABLE_INTERRUPT,VAR_22
VM_CONTEXT0_CNTL,VAR_23
VM_CONTEXT0_CNTL2,VAR_24
VM_CONTEXT0_PAGE_TABLE_BASE_ADDR,VAR_25
VM_CONTEXT0_PAGE_TABLE_END_ADDR,VAR_26
VM_CONTEXT0_PAGE_TABLE_START_ADDR,VAR_27
VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR,VAR_28
VM_CONTEXT1_CNTL,VAR_29
VM_CONTEXT1_CNTL2,VAR_30
VM_CONTEXT1_PAGE_TABLE_END_ADDR,VAR_31
VM_CONTEXT1_PAGE_TABLE_START_ADDR,VAR_32
VM_CONTEXT1_PROTECTION_FAULT_DEFAULT_ADDR,VAR_33
VM_CONTEXT8_PAGE_TABLE_BASE_ADDR,VAR_34
VM_L2_CNTL,VAR_35
VM_L2_CNTL2,VAR_36
VM_L2_CNTL3,VAR_37
WREG32,FUNC_5
WRITE_PROTECTION_FAULT_ENABLE_DEFAULT,VAR_38
WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT,VAR_39
dev_err,FUNC_6
radeon_gart_restore,FUNC_7
radeon_gart_table_vram_pin,FUNC_8
si_pcie_gart_tlb_flush,FUNC_9
si_pcie_gart_enable,FUNC_10
rdev,VAR_40
r,VAR_41
i,VAR_42
