{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1587629890137 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587629890143 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 23 16:18:10 2020 " "Processing started: Thu Apr 23 16:18:10 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587629890143 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1587629890143 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off lab8 -c lab8 " "Command: quartus_pow --read_settings_files=off --write_settings_files=off lab8 -c lab8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1587629890143 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Power Analyzer" 0 -1 1587629890606 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1587629890624 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1587629890624 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587629891396 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587629891396 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587629891396 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587629891396 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587629891396 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587629891396 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587629891396 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587629891396 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587629891396 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587629891396 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587629891396 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587629891396 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587629891396 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587629891396 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587629891396 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587629891396 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587629891396 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587629891396 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587629891396 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587629891396 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587629891396 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587629891396 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587629891396 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587629891396 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587629891396 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587629891396 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1587629891396 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587629891396 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1587629891396 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587629891396 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1587629891396 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1587629891396 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Power Analyzer" 0 -1 1587629891396 ""}
{ "Info" "ISTA_SDC_FOUND" "lab7(1).sdc " "Reading SDC File: 'lab7(1).sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1587629891434 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Power Analyzer" 0 -1 1587629891435 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab7(1).sdc 50 m_lab7_soc\|sdram_pll\|sd1\|pll7\|inclk\[0\] pin " "Ignored filter at lab7(1).sdc(50): m_lab7_soc\|sdram_pll\|sd1\|pll7\|inclk\[0\] could not be matched with a pin" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891436 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab7(1).sdc 50 m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] pin " "Ignored filter at lab7(1).sdc(50): m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] could not be matched with a pin" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891436 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock lab7(1).sdc 50 Argument <targets> is an empty collection " "Ignored create_generated_clock at lab7(1).sdc(50): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\} -source \[get_pins \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock \{main_clk_50\} \[get_pins \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  " "create_generated_clock -name \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\} -source \[get_pins \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock \{main_clk_50\} \[get_pins \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\] " {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891437 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 50 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891437 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock lab7(1).sdc 50 Argument -source is an empty collection " "Ignored create_generated_clock at lab7(1).sdc(50): Argument -source is an empty collection" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891437 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab7(1).sdc 51 m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[1\] pin " "Ignored filter at lab7(1).sdc(51): m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[1\] could not be matched with a pin" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891438 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock lab7(1).sdc 51 Argument <targets> is an empty collection " "Ignored create_generated_clock at lab7(1).sdc(51): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[1\]\} -source \[get_pins \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock \{main_clk_50\} \[get_pins \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[1\]\}\]  " "create_generated_clock -name \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[1\]\} -source \[get_pins \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock \{main_clk_50\} \[get_pins \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[1\]\}\] " {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891438 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 51 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891438 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock lab7(1).sdc 51 Argument -source is an empty collection " "Ignored create_generated_clock at lab7(1).sdc(51): Argument -source is an empty collection" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891438 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab7(1).sdc 70 m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] clock " "Ignored filter at lab7(1).sdc(70): m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] could not be matched with a clock" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891438 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab7(1).sdc 70 Argument -clock is an empty collection " "Ignored set_input_delay at lab7(1).sdc(70): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[0\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[0\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891439 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891439 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab7(1).sdc 71 Argument -clock is an empty collection " "Ignored set_input_delay at lab7(1).sdc(71): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[0\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[0\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891439 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891439 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab7(1).sdc 72 Argument -clock is an empty collection " "Ignored set_input_delay at lab7(1).sdc(72): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[1\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[1\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891439 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891439 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab7(1).sdc 73 Argument -clock is an empty collection " "Ignored set_input_delay at lab7(1).sdc(73): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[1\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[1\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891440 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891440 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab7(1).sdc 74 Argument -clock is an empty collection " "Ignored set_input_delay at lab7(1).sdc(74): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[2\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[2\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891440 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891440 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab7(1).sdc 75 Argument -clock is an empty collection " "Ignored set_input_delay at lab7(1).sdc(75): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[2\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[2\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891440 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891440 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab7(1).sdc 76 Argument -clock is an empty collection " "Ignored set_input_delay at lab7(1).sdc(76): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[3\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[3\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891440 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891440 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab7(1).sdc 77 Argument -clock is an empty collection " "Ignored set_input_delay at lab7(1).sdc(77): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[3\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[3\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891441 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891441 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab7(1).sdc 78 Argument -clock is an empty collection " "Ignored set_input_delay at lab7(1).sdc(78): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[4\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[4\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891441 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891441 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab7(1).sdc 79 Argument -clock is an empty collection " "Ignored set_input_delay at lab7(1).sdc(79): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[4\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[4\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891441 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891441 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab7(1).sdc 80 Argument -clock is an empty collection " "Ignored set_input_delay at lab7(1).sdc(80): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[5\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[5\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891442 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891442 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab7(1).sdc 81 Argument -clock is an empty collection " "Ignored set_input_delay at lab7(1).sdc(81): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[5\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[5\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891442 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891442 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab7(1).sdc 82 Argument -clock is an empty collection " "Ignored set_input_delay at lab7(1).sdc(82): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[6\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[6\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891442 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891442 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab7(1).sdc 83 Argument -clock is an empty collection " "Ignored set_input_delay at lab7(1).sdc(83): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[6\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[6\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891443 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891443 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab7(1).sdc 84 Argument -clock is an empty collection " "Ignored set_input_delay at lab7(1).sdc(84): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[7\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[7\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891443 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891443 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab7(1).sdc 85 Argument -clock is an empty collection " "Ignored set_input_delay at lab7(1).sdc(85): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[7\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[7\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891443 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891443 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab7(1).sdc 86 Argument -clock is an empty collection " "Ignored set_input_delay at lab7(1).sdc(86): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[8\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[8\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891444 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891444 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab7(1).sdc 87 Argument -clock is an empty collection " "Ignored set_input_delay at lab7(1).sdc(87): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[8\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[8\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891444 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891444 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab7(1).sdc 88 Argument -clock is an empty collection " "Ignored set_input_delay at lab7(1).sdc(88): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[9\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[9\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891444 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891444 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab7(1).sdc 89 Argument -clock is an empty collection " "Ignored set_input_delay at lab7(1).sdc(89): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[9\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[9\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891444 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891444 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab7(1).sdc 90 Argument -clock is an empty collection " "Ignored set_input_delay at lab7(1).sdc(90): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[10\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[10\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891445 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891445 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab7(1).sdc 91 Argument -clock is an empty collection " "Ignored set_input_delay at lab7(1).sdc(91): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[10\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[10\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891445 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891445 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab7(1).sdc 92 Argument -clock is an empty collection " "Ignored set_input_delay at lab7(1).sdc(92): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[11\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[11\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891445 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891445 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab7(1).sdc 93 Argument -clock is an empty collection " "Ignored set_input_delay at lab7(1).sdc(93): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[11\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[11\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891446 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891446 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab7(1).sdc 94 Argument -clock is an empty collection " "Ignored set_input_delay at lab7(1).sdc(94): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[12\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[12\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891446 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891446 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab7(1).sdc 95 Argument -clock is an empty collection " "Ignored set_input_delay at lab7(1).sdc(95): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[12\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[12\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891446 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891446 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab7(1).sdc 96 Argument -clock is an empty collection " "Ignored set_input_delay at lab7(1).sdc(96): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[13\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[13\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891447 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891447 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab7(1).sdc 97 Argument -clock is an empty collection " "Ignored set_input_delay at lab7(1).sdc(97): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[13\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[13\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891447 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891447 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab7(1).sdc 98 Argument -clock is an empty collection " "Ignored set_input_delay at lab7(1).sdc(98): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[14\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[14\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891447 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891447 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab7(1).sdc 99 Argument -clock is an empty collection " "Ignored set_input_delay at lab7(1).sdc(99): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[14\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[14\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891447 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891447 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab7(1).sdc 100 Argument -clock is an empty collection " "Ignored set_input_delay at lab7(1).sdc(100): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[15\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[15\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 100 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891448 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891448 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab7(1).sdc 101 Argument -clock is an empty collection " "Ignored set_input_delay at lab7(1).sdc(101): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[15\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[15\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891448 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891448 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab7(1).sdc 102 Argument -clock is an empty collection " "Ignored set_input_delay at lab7(1).sdc(102): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[16\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[16\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891448 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891448 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab7(1).sdc 103 Argument -clock is an empty collection " "Ignored set_input_delay at lab7(1).sdc(103): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[16\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[16\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891449 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891449 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab7(1).sdc 104 Argument -clock is an empty collection " "Ignored set_input_delay at lab7(1).sdc(104): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[17\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[17\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891449 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891449 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab7(1).sdc 105 Argument -clock is an empty collection " "Ignored set_input_delay at lab7(1).sdc(105): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[17\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[17\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891449 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891449 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab7(1).sdc 106 Argument -clock is an empty collection " "Ignored set_input_delay at lab7(1).sdc(106): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[18\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[18\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891450 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891450 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab7(1).sdc 107 Argument -clock is an empty collection " "Ignored set_input_delay at lab7(1).sdc(107): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[18\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[18\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891450 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891450 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab7(1).sdc 108 Argument -clock is an empty collection " "Ignored set_input_delay at lab7(1).sdc(108): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[19\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[19\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 108 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891450 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891450 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab7(1).sdc 109 Argument -clock is an empty collection " "Ignored set_input_delay at lab7(1).sdc(109): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[19\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[19\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 109 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891451 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891451 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab7(1).sdc 110 Argument -clock is an empty collection " "Ignored set_input_delay at lab7(1).sdc(110): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[20\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[20\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 110 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891451 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891451 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab7(1).sdc 111 Argument -clock is an empty collection " "Ignored set_input_delay at lab7(1).sdc(111): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[20\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[20\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 111 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891451 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 111 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891451 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab7(1).sdc 112 Argument -clock is an empty collection " "Ignored set_input_delay at lab7(1).sdc(112): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[21\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[21\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 112 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891452 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 112 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891452 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab7(1).sdc 113 Argument -clock is an empty collection " "Ignored set_input_delay at lab7(1).sdc(113): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[21\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[21\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 113 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891452 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 113 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891452 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab7(1).sdc 114 Argument -clock is an empty collection " "Ignored set_input_delay at lab7(1).sdc(114): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[22\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[22\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 114 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891452 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 114 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891452 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab7(1).sdc 115 Argument -clock is an empty collection " "Ignored set_input_delay at lab7(1).sdc(115): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[22\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[22\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 115 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891452 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891452 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab7(1).sdc 116 Argument -clock is an empty collection " "Ignored set_input_delay at lab7(1).sdc(116): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[23\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[23\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891453 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891453 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab7(1).sdc 117 Argument -clock is an empty collection " "Ignored set_input_delay at lab7(1).sdc(117): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[23\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[23\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891453 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891453 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab7(1).sdc 118 Argument -clock is an empty collection " "Ignored set_input_delay at lab7(1).sdc(118): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[24\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[24\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 118 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891453 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 118 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891453 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab7(1).sdc 119 Argument -clock is an empty collection " "Ignored set_input_delay at lab7(1).sdc(119): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[24\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[24\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891454 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891454 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab7(1).sdc 120 Argument -clock is an empty collection " "Ignored set_input_delay at lab7(1).sdc(120): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[25\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[25\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 120 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891454 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 120 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891454 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab7(1).sdc 121 Argument -clock is an empty collection " "Ignored set_input_delay at lab7(1).sdc(121): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[25\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[25\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 121 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891454 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 121 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891454 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab7(1).sdc 122 Argument -clock is an empty collection " "Ignored set_input_delay at lab7(1).sdc(122): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[26\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[26\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 122 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891455 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 122 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891455 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab7(1).sdc 123 Argument -clock is an empty collection " "Ignored set_input_delay at lab7(1).sdc(123): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[26\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[26\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 123 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891455 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 123 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891455 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab7(1).sdc 124 Argument -clock is an empty collection " "Ignored set_input_delay at lab7(1).sdc(124): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[27\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[27\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 124 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891455 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 124 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891455 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab7(1).sdc 125 Argument -clock is an empty collection " "Ignored set_input_delay at lab7(1).sdc(125): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[27\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[27\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 125 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891455 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 125 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891455 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab7(1).sdc 126 Argument -clock is an empty collection " "Ignored set_input_delay at lab7(1).sdc(126): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[28\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[28\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 126 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891456 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 126 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891456 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab7(1).sdc 127 Argument -clock is an empty collection " "Ignored set_input_delay at lab7(1).sdc(127): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[28\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[28\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 127 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891456 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 127 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891456 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab7(1).sdc 128 Argument -clock is an empty collection " "Ignored set_input_delay at lab7(1).sdc(128): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[29\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[29\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 128 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891456 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 128 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891456 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab7(1).sdc 129 Argument -clock is an empty collection " "Ignored set_input_delay at lab7(1).sdc(129): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[29\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[29\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 129 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891457 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 129 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891457 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab7(1).sdc 130 Argument -clock is an empty collection " "Ignored set_input_delay at lab7(1).sdc(130): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[30\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[30\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 130 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891457 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 130 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891457 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab7(1).sdc 131 Argument -clock is an empty collection " "Ignored set_input_delay at lab7(1).sdc(131): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[30\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[30\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 131 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891457 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 131 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891457 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab7(1).sdc 132 Argument -clock is an empty collection " "Ignored set_input_delay at lab7(1).sdc(132): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[31\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[31\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 132 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891458 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 132 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891458 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab7(1).sdc 133 Argument -clock is an empty collection " "Ignored set_input_delay at lab7(1).sdc(133): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[31\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[31\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 133 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891458 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 133 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891458 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab7(1).sdc 143 SW\[0\] port " "Ignored filter at lab7(1).sdc(143): SW\[0\] could not be matched with a port" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 143 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891459 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab7(1).sdc 143 Argument <targets> is an empty collection " "Ignored set_input_delay at lab7(1).sdc(143): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[0\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[0\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 143 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891459 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 143 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891459 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab7(1).sdc 144 Argument <targets> is an empty collection " "Ignored set_input_delay at lab7(1).sdc(144): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[0\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[0\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 144 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891459 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 144 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891459 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab7(1).sdc 145 SW\[1\] port " "Ignored filter at lab7(1).sdc(145): SW\[1\] could not be matched with a port" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 145 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891459 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab7(1).sdc 145 Argument <targets> is an empty collection " "Ignored set_input_delay at lab7(1).sdc(145): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[1\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[1\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 145 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891460 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 145 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891460 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab7(1).sdc 146 Argument <targets> is an empty collection " "Ignored set_input_delay at lab7(1).sdc(146): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[1\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[1\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 146 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891460 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 146 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891460 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab7(1).sdc 147 SW\[2\] port " "Ignored filter at lab7(1).sdc(147): SW\[2\] could not be matched with a port" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 147 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891460 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab7(1).sdc 147 Argument <targets> is an empty collection " "Ignored set_input_delay at lab7(1).sdc(147): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[2\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[2\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 147 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891460 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 147 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891460 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab7(1).sdc 148 Argument <targets> is an empty collection " "Ignored set_input_delay at lab7(1).sdc(148): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[2\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[2\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 148 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891461 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 148 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891461 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab7(1).sdc 149 SW\[3\] port " "Ignored filter at lab7(1).sdc(149): SW\[3\] could not be matched with a port" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 149 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891461 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab7(1).sdc 149 Argument <targets> is an empty collection " "Ignored set_input_delay at lab7(1).sdc(149): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[3\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[3\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 149 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891461 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 149 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891461 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab7(1).sdc 150 Argument <targets> is an empty collection " "Ignored set_input_delay at lab7(1).sdc(150): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[3\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[3\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 150 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891461 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 150 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891461 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab7(1).sdc 151 SW\[4\] port " "Ignored filter at lab7(1).sdc(151): SW\[4\] could not be matched with a port" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 151 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891462 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab7(1).sdc 151 Argument <targets> is an empty collection " "Ignored set_input_delay at lab7(1).sdc(151): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[4\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[4\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 151 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891462 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 151 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891462 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab7(1).sdc 152 Argument <targets> is an empty collection " "Ignored set_input_delay at lab7(1).sdc(152): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[4\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[4\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 152 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891462 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 152 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891462 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab7(1).sdc 153 SW\[5\] port " "Ignored filter at lab7(1).sdc(153): SW\[5\] could not be matched with a port" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 153 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891462 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab7(1).sdc 153 Argument <targets> is an empty collection " "Ignored set_input_delay at lab7(1).sdc(153): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[5\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[5\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 153 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891463 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 153 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891463 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab7(1).sdc 154 Argument <targets> is an empty collection " "Ignored set_input_delay at lab7(1).sdc(154): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[5\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[5\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 154 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891463 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 154 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891463 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab7(1).sdc 155 SW\[6\] port " "Ignored filter at lab7(1).sdc(155): SW\[6\] could not be matched with a port" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 155 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891463 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab7(1).sdc 155 Argument <targets> is an empty collection " "Ignored set_input_delay at lab7(1).sdc(155): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[6\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[6\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 155 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891464 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 155 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab7(1).sdc 156 Argument <targets> is an empty collection " "Ignored set_input_delay at lab7(1).sdc(156): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[6\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[6\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 156 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891464 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 156 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891464 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab7(1).sdc 157 SW\[7\] port " "Ignored filter at lab7(1).sdc(157): SW\[7\] could not be matched with a port" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 157 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab7(1).sdc 157 Argument <targets> is an empty collection " "Ignored set_input_delay at lab7(1).sdc(157): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[7\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[7\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 157 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891464 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 157 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab7(1).sdc 158 Argument <targets> is an empty collection " "Ignored set_input_delay at lab7(1).sdc(158): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[7\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[7\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 158 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891465 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 158 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891465 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab7(1).sdc 172 Argument -clock is an empty collection " "Ignored set_output_delay at lab7(1).sdc(172): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[0\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 172 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891465 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 172 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891465 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab7(1).sdc 173 Argument -clock is an empty collection " "Ignored set_output_delay at lab7(1).sdc(173): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[1\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 173 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891466 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 173 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891466 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab7(1).sdc 174 Argument -clock is an empty collection " "Ignored set_output_delay at lab7(1).sdc(174): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[2\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 174 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891466 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 174 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891466 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab7(1).sdc 175 Argument -clock is an empty collection " "Ignored set_output_delay at lab7(1).sdc(175): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[3\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 175 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891467 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 175 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891467 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab7(1).sdc 176 Argument -clock is an empty collection " "Ignored set_output_delay at lab7(1).sdc(176): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[4\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 176 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891467 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 176 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891467 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab7(1).sdc 177 Argument -clock is an empty collection " "Ignored set_output_delay at lab7(1).sdc(177): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[5\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 177 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891467 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 177 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891467 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab7(1).sdc 178 Argument -clock is an empty collection " "Ignored set_output_delay at lab7(1).sdc(178): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[6\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 178 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891467 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 178 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891467 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab7(1).sdc 179 Argument -clock is an empty collection " "Ignored set_output_delay at lab7(1).sdc(179): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[7\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[7\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 179 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891468 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 179 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891468 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab7(1).sdc 180 Argument -clock is an empty collection " "Ignored set_output_delay at lab7(1).sdc(180): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[8\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[8\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 180 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891468 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 180 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891468 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab7(1).sdc 181 Argument -clock is an empty collection " "Ignored set_output_delay at lab7(1).sdc(181): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[9\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[9\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 181 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891468 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 181 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891468 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab7(1).sdc 182 Argument -clock is an empty collection " "Ignored set_output_delay at lab7(1).sdc(182): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[10\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[10\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 182 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891469 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 182 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891469 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab7(1).sdc 183 Argument -clock is an empty collection " "Ignored set_output_delay at lab7(1).sdc(183): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[11\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[11\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 183 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891469 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 183 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891469 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab7(1).sdc 184 Argument -clock is an empty collection " "Ignored set_output_delay at lab7(1).sdc(184): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[12\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[12\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 184 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891469 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 184 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891469 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab7(1).sdc 185 Argument -clock is an empty collection " "Ignored set_output_delay at lab7(1).sdc(185): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_BA\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_BA\[0\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 185 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891470 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 185 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891470 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab7(1).sdc 186 Argument -clock is an empty collection " "Ignored set_output_delay at lab7(1).sdc(186): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_BA\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_BA\[1\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 186 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891470 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 186 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891470 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab7(1).sdc 187 Argument -clock is an empty collection " "Ignored set_output_delay at lab7(1).sdc(187): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CAS_N\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CAS_N\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 187 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891470 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 187 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891470 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab7(1).sdc 188 Argument -clock is an empty collection " "Ignored set_output_delay at lab7(1).sdc(188): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CKE\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CKE\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 188 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891471 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 188 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891471 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab7(1).sdc 189 Argument -clock is an empty collection " "Ignored set_output_delay at lab7(1).sdc(189): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CS_N\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CS_N\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 189 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891471 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 189 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891471 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab7(1).sdc 190 Argument -clock is an empty collection " "Ignored set_output_delay at lab7(1).sdc(190): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[0\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 190 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891471 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 190 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891471 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab7(1).sdc 191 Argument -clock is an empty collection " "Ignored set_output_delay at lab7(1).sdc(191): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[1\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 191 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891472 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 191 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891472 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab7(1).sdc 192 Argument -clock is an empty collection " "Ignored set_output_delay at lab7(1).sdc(192): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[2\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 192 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891472 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 192 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891472 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab7(1).sdc 193 Argument -clock is an empty collection " "Ignored set_output_delay at lab7(1).sdc(193): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[3\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 193 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891472 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 193 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891472 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab7(1).sdc 194 Argument -clock is an empty collection " "Ignored set_output_delay at lab7(1).sdc(194): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[0\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 194 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891472 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 194 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891472 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab7(1).sdc 195 Argument -clock is an empty collection " "Ignored set_output_delay at lab7(1).sdc(195): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[1\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 195 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891473 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 195 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891473 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab7(1).sdc 196 Argument -clock is an empty collection " "Ignored set_output_delay at lab7(1).sdc(196): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[2\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 196 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891473 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 196 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891473 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab7(1).sdc 197 Argument -clock is an empty collection " "Ignored set_output_delay at lab7(1).sdc(197): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[3\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 197 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891473 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 197 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891473 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab7(1).sdc 198 Argument -clock is an empty collection " "Ignored set_output_delay at lab7(1).sdc(198): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[4\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 198 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891474 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 198 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891474 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab7(1).sdc 199 Argument -clock is an empty collection " "Ignored set_output_delay at lab7(1).sdc(199): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[5\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 199 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891474 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 199 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891474 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab7(1).sdc 200 Argument -clock is an empty collection " "Ignored set_output_delay at lab7(1).sdc(200): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[6\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 200 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891474 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 200 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891474 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab7(1).sdc 201 Argument -clock is an empty collection " "Ignored set_output_delay at lab7(1).sdc(201): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[7\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[7\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 201 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891475 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 201 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891475 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab7(1).sdc 202 Argument -clock is an empty collection " "Ignored set_output_delay at lab7(1).sdc(202): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[8\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[8\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 202 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891475 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 202 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891475 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab7(1).sdc 203 Argument -clock is an empty collection " "Ignored set_output_delay at lab7(1).sdc(203): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[9\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[9\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 203 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891475 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 203 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891475 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab7(1).sdc 204 Argument -clock is an empty collection " "Ignored set_output_delay at lab7(1).sdc(204): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[10\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[10\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 204 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891475 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 204 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891475 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab7(1).sdc 205 Argument -clock is an empty collection " "Ignored set_output_delay at lab7(1).sdc(205): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[11\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[11\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 205 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891476 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 205 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891476 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab7(1).sdc 206 Argument -clock is an empty collection " "Ignored set_output_delay at lab7(1).sdc(206): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[12\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[12\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 206 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891476 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 206 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891476 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab7(1).sdc 207 Argument -clock is an empty collection " "Ignored set_output_delay at lab7(1).sdc(207): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[13\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[13\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 207 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891476 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 207 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891476 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab7(1).sdc 208 Argument -clock is an empty collection " "Ignored set_output_delay at lab7(1).sdc(208): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[14\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[14\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 208 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891477 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 208 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891477 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab7(1).sdc 209 Argument -clock is an empty collection " "Ignored set_output_delay at lab7(1).sdc(209): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[15\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[15\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 209 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891477 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 209 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891477 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab7(1).sdc 210 Argument -clock is an empty collection " "Ignored set_output_delay at lab7(1).sdc(210): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[16\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[16\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 210 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891477 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 210 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891477 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab7(1).sdc 211 Argument -clock is an empty collection " "Ignored set_output_delay at lab7(1).sdc(211): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[17\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[17\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 211 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891477 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 211 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891477 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab7(1).sdc 212 Argument -clock is an empty collection " "Ignored set_output_delay at lab7(1).sdc(212): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[18\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[18\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 212 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891478 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 212 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891478 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab7(1).sdc 213 Argument -clock is an empty collection " "Ignored set_output_delay at lab7(1).sdc(213): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[19\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[19\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 213 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891478 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 213 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891478 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab7(1).sdc 214 Argument -clock is an empty collection " "Ignored set_output_delay at lab7(1).sdc(214): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[20\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[20\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 214 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891478 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 214 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891478 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab7(1).sdc 215 Argument -clock is an empty collection " "Ignored set_output_delay at lab7(1).sdc(215): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[21\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[21\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 215 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891479 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 215 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891479 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab7(1).sdc 216 Argument -clock is an empty collection " "Ignored set_output_delay at lab7(1).sdc(216): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[22\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[22\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 216 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891479 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 216 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891479 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab7(1).sdc 217 Argument -clock is an empty collection " "Ignored set_output_delay at lab7(1).sdc(217): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[23\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[23\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 217 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891479 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 217 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891479 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab7(1).sdc 218 Argument -clock is an empty collection " "Ignored set_output_delay at lab7(1).sdc(218): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[24\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[24\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 218 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891480 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 218 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891480 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab7(1).sdc 219 Argument -clock is an empty collection " "Ignored set_output_delay at lab7(1).sdc(219): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[25\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[25\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 219 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891480 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 219 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891480 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab7(1).sdc 220 Argument -clock is an empty collection " "Ignored set_output_delay at lab7(1).sdc(220): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[26\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[26\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 220 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891480 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 220 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891480 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab7(1).sdc 221 Argument -clock is an empty collection " "Ignored set_output_delay at lab7(1).sdc(221): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[27\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[27\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 221 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891481 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 221 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891481 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab7(1).sdc 222 Argument -clock is an empty collection " "Ignored set_output_delay at lab7(1).sdc(222): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[28\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[28\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 222 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891481 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 222 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891481 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab7(1).sdc 223 Argument -clock is an empty collection " "Ignored set_output_delay at lab7(1).sdc(223): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[29\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[29\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 223 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891481 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 223 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891481 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab7(1).sdc 224 Argument -clock is an empty collection " "Ignored set_output_delay at lab7(1).sdc(224): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[30\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[30\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 224 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891482 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 224 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891482 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab7(1).sdc 225 Argument -clock is an empty collection " "Ignored set_output_delay at lab7(1).sdc(225): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[31\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[31\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 225 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891482 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 225 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891482 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab7(1).sdc 226 Argument -clock is an empty collection " "Ignored set_output_delay at lab7(1).sdc(226): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_RAS_N\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_RAS_N\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 226 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891482 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 226 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891482 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab7(1).sdc 227 Argument -clock is an empty collection " "Ignored set_output_delay at lab7(1).sdc(227): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_WE_N\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_WE_N\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 227 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891483 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 227 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891483 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab7(1).sdc 228 Argument -clock is an empty collection " "Ignored set_output_delay at lab7(1).sdc(228): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CLK\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CLK\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891483 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891483 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab7(1).sdc 229 LEDG\[0\] port " "Ignored filter at lab7(1).sdc(229): LEDG\[0\] could not be matched with a port" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 229 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891483 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab7(1).sdc 229 Argument <targets> is an empty collection " "Ignored set_output_delay at lab7(1).sdc(229): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[0\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 229 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891483 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 229 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891483 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab7(1).sdc 230 LEDG\[1\] port " "Ignored filter at lab7(1).sdc(230): LEDG\[1\] could not be matched with a port" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 230 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891484 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab7(1).sdc 230 Argument <targets> is an empty collection " "Ignored set_output_delay at lab7(1).sdc(230): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[1\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 230 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891484 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 230 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891484 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab7(1).sdc 231 LEDG\[2\] port " "Ignored filter at lab7(1).sdc(231): LEDG\[2\] could not be matched with a port" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 231 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891484 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab7(1).sdc 231 Argument <targets> is an empty collection " "Ignored set_output_delay at lab7(1).sdc(231): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[2\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 231 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891484 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 231 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891484 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab7(1).sdc 232 LEDG\[3\] port " "Ignored filter at lab7(1).sdc(232): LEDG\[3\] could not be matched with a port" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 232 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891484 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab7(1).sdc 232 Argument <targets> is an empty collection " "Ignored set_output_delay at lab7(1).sdc(232): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[3\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 232 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891485 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 232 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891485 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab7(1).sdc 233 LEDG\[4\] port " "Ignored filter at lab7(1).sdc(233): LEDG\[4\] could not be matched with a port" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 233 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891485 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab7(1).sdc 233 Argument <targets> is an empty collection " "Ignored set_output_delay at lab7(1).sdc(233): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[4\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 233 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891485 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 233 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891485 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab7(1).sdc 234 LEDG\[5\] port " "Ignored filter at lab7(1).sdc(234): LEDG\[5\] could not be matched with a port" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 234 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891485 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab7(1).sdc 234 Argument <targets> is an empty collection " "Ignored set_output_delay at lab7(1).sdc(234): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[5\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 234 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891486 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 234 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891486 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab7(1).sdc 235 LEDG\[6\] port " "Ignored filter at lab7(1).sdc(235): LEDG\[6\] could not be matched with a port" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 235 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891486 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab7(1).sdc 235 Argument <targets> is an empty collection " "Ignored set_output_delay at lab7(1).sdc(235): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[6\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 235 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891486 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 235 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891486 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab7(1).sdc 236 LEDG\[7\] port " "Ignored filter at lab7(1).sdc(236): LEDG\[7\] could not be matched with a port" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 236 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891486 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab7(1).sdc 236 Argument <targets> is an empty collection " "Ignored set_output_delay at lab7(1).sdc(236): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[7\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[7\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 236 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891487 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 236 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891487 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab7(1).sdc 255 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_break:the_lab7_soc_nios2_qsys_0_nios2_oci_break\|break_readreg* keeper " "Ignored filter at lab7(1).sdc(255): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_break:the_lab7_soc_nios2_qsys_0_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 255 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891494 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab7(1).sdc 255 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr* keeper " "Ignored filter at lab7(1).sdc(255): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr* could not be matched with a keeper" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 255 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891495 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab7(1).sdc 255 Argument <from> is an empty collection " "Ignored set_false_path at lab7(1).sdc(255): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_break:the_lab7_soc_nios2_qsys_0_nios2_oci_break\|break_readreg*\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\] " "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_break:the_lab7_soc_nios2_qsys_0_nios2_oci_break\|break_readreg*\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 255 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891495 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 255 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891495 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab7(1).sdc 255 Argument <to> is an empty collection " "Ignored set_false_path at lab7(1).sdc(255): Argument <to> is an empty collection" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 255 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891495 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab7(1).sdc 256 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at lab7(1).sdc(256): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 256 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891496 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab7(1).sdc 256 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[33\] keeper " "Ignored filter at lab7(1).sdc(256): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 256 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891497 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab7(1).sdc 256 Argument <from> is an empty collection " "Ignored set_false_path at lab7(1).sdc(256): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|*resetlatch\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[33\]\}\] " "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|*resetlatch\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[33\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 256 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891497 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 256 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891497 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab7(1).sdc 256 Argument <to> is an empty collection " "Ignored set_false_path at lab7(1).sdc(256): Argument <to> is an empty collection" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 256 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891497 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab7(1).sdc 257 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at lab7(1).sdc(257): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 257 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891498 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab7(1).sdc 257 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[0\] keeper " "Ignored filter at lab7(1).sdc(257): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 257 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891499 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab7(1).sdc 257 Argument <from> is an empty collection " "Ignored set_false_path at lab7(1).sdc(257): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_ready\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[0\]\}\] " "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_ready\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[0\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 257 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891499 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 257 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891499 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab7(1).sdc 257 Argument <to> is an empty collection " "Ignored set_false_path at lab7(1).sdc(257): Argument <to> is an empty collection" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 257 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891500 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab7(1).sdc 258 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_error keeper " "Ignored filter at lab7(1).sdc(258): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 258 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891500 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab7(1).sdc 258 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[34\] keeper " "Ignored filter at lab7(1).sdc(258): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 258 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891501 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab7(1).sdc 258 Argument <from> is an empty collection " "Ignored set_false_path at lab7(1).sdc(258): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_error\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[34\]\}\] " "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_error\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[34\]\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 258 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891501 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 258 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891501 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab7(1).sdc 258 Argument <to> is an empty collection " "Ignored set_false_path at lab7(1).sdc(258): Argument <to> is an empty collection" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 258 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891501 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab7(1).sdc 259 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_ocimem:the_lab7_soc_nios2_qsys_0_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at lab7(1).sdc(259): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_ocimem:the_lab7_soc_nios2_qsys_0_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 259 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891502 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab7(1).sdc 259 Argument <from> is an empty collection " "Ignored set_false_path at lab7(1).sdc(259): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_ocimem:the_lab7_soc_nios2_qsys_0_nios2_ocimem\|*MonDReg*\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\] " "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_ocimem:the_lab7_soc_nios2_qsys_0_nios2_ocimem\|*MonDReg*\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 259 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891503 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 259 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891503 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab7(1).sdc 259 Argument <to> is an empty collection " "Ignored set_false_path at lab7(1).sdc(259): Argument <to> is an empty collection" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 259 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891503 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab7(1).sdc 260 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk\|*jdo* keeper " "Ignored filter at lab7(1).sdc(260): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk\|*jdo* could not be matched with a keeper" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 260 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891504 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab7(1).sdc 260 Argument <from> is an empty collection " "Ignored set_false_path at lab7(1).sdc(260): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk\|*jdo*\}\] " "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk\|*jdo*\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 260 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891504 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 260 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891504 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab7(1).sdc 260 Argument <to> is an empty collection " "Ignored set_false_path at lab7(1).sdc(260): Argument <to> is an empty collection" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 260 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891505 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab7(1).sdc 261 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk\|ir* keeper " "Ignored filter at lab7(1).sdc(261): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk\|ir* could not be matched with a keeper" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 261 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891506 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab7(1).sdc 261 Argument <to> is an empty collection " "Ignored set_false_path at lab7(1).sdc(261): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{sld_hub:*\|irf_reg*\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk\|ir*\}\] " "set_false_path -from \[get_keepers \{sld_hub:*\|irf_reg*\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk\|ir*\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 261 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891506 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 261 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891506 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab7(1).sdc 262 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_go keeper " "Ignored filter at lab7(1).sdc(262): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_go could not be matched with a keeper" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 262 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891507 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab7(1).sdc 262 Argument <to> is an empty collection " "Ignored set_false_path at lab7(1).sdc(262): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\]\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_go\}\] " "set_false_path -from \[get_keepers \{sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\]\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_go\}\]" {  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 262 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1587629891507 ""}  } { { "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" "" { Text "C:/Users/dyk87/Desktop/lab8/Lab8_provided/lab7(1).sdc" 262 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1587629891507 ""}
{ "Info" "ISTA_SDC_FOUND" "lab8_soc/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'lab8_soc/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1587629891508 ""}
{ "Info" "ISTA_SDC_FOUND" "lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1587629891513 ""}
{ "Info" "ISTA_SDC_FOUND" "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1587629891516 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1587629891589 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1587629891589 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1587629891589 ""}  } {  } 0 332056 "%1!s!" 0 0 "Power Analyzer" 0 -1 1587629891589 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1587629891590 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1587629891590 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1587629891590 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_clk_50 (Rise) main_clk_50 (Rise) setup and hold " "From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1587629891590 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Power Analyzer" 0 -1 1587629891590 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1587629891650 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1587629891661 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1587629891737 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1587629891977 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1587629892091 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1587629892804 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "4.892 millions of transitions / sec " "Average toggle rate for this design is 4.892 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1587629899148 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "208.06 mW " "Total thermal power estimate for the design is 208.06 mW" {  } { { "e:/quartus/quartus/bin64/Report_Window_01.qrpt" "" { Report "e:/quartus/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1587629899264 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 207 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 207 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4919 " "Peak virtual memory: 4919 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587629899477 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 23 16:18:19 2020 " "Processing ended: Thu Apr 23 16:18:19 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587629899477 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587629899477 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587629899477 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1587629899477 ""}
