From: Y Vo <yvo@apm.com>
Subject: Re: [PATCH 2/2] Documentation: gpio: Update description for X-Gene
 standby GPIO controller DTS binding
Date: Fri, 11 Sep 2015 18:24:47 +0700
Message-ID: <CAL4ahLepjn-VG9WCLEovzjwc=8fpncP6xTS68gRO2VtVaEDc1g@mail.gmail.com>
References: <1441963332-13329-1-git-send-email-yvo@apm.com>
	<1441963332-13329-3-git-send-email-yvo@apm.com>
	<11539535.sS04eUgSdg@wuerfel>
Mime-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Return-path: <linux-gpio-owner@vger.kernel.org>
Received: from mail-la0-f46.google.com ([209.85.215.46]:33091 "EHLO
	mail-la0-f46.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
	with ESMTP id S1751556AbbIKLYt (ORCPT
	<rfc822;linux-gpio@vger.kernel.org>); Fri, 11 Sep 2015 07:24:49 -0400
Received: by lamp12 with SMTP id p12so45134669lam.0
        for <linux-gpio@vger.kernel.org>; Fri, 11 Sep 2015 04:24:47 -0700 (PDT)
In-Reply-To: <11539535.sS04eUgSdg@wuerfel>
Sender: linux-gpio-owner@vger.kernel.org
List-Id: linux-gpio@vger.kernel.org
To: Arnd Bergmann <arnd@arndb.de>
Cc: Linus Walleij <linus.walleij@linaro.org>, "linux-gpio@vger.kernel.org" <linux-gpio@vger.kernel.org>, "devicetree@vger.kernel.org" <devicetree@vger.kernel.org>, "linux-arm-kernel@lists.infradead.org" <linux-arm-kernel@lists.infradead.org>, Phong Vo <pvo@apm.com>, Toan Le <toanle@apm.com>, Loc Ho <lho@apm.com>, Feng Kan <fkan@apm.com>, Quan Nguyen <qnguyen@apm.com>, Duc Dang <dhdang@apm.com>, patches <patches@apm.com>

On Fri, Sep 11, 2015 at 4:35 PM, Arnd Bergmann <arnd@arndb.de> wrote:
> On Friday 11 September 2015 16:22:12 Y Vo wrote:
>>  There are 20 GPIO pins from 0..21. There is no GPIO_DS14 or GPIO_DS15,
>> -only GPIO_DS8..GPIO_DS13 support interrupts. The IRQ mapping
>> +only GPIO_DS8..GPIO_DS13 support external interrupts. The IRQ mapping
>>  is currently 1-to-1 on interrupts 0x28 thru 0x2d.
>> +GPIO pins from GPIO_DS8 to GPIO_DS13 are configured as external interrupt
>> +by default. If one wish not to use any of these pins as external interrupts,
>> +the corresponding interrupt resource for those pins should be removed.
>
> According to this description, I fail to see how one would specify
> a missing interrupt for one of the pins that is not the last one in
> the list.
>
All GPIO_DS8..GPIO_DS13 are configured as external IRQ by default. So
if anyone want to use one of them as gpio mode, they can drop add the
sbgpio node to their DTB board-specific, and remove that GPIO from
interrupts property. As example below I want to leave GPIO_DS8 as gpio
mode, so I remove it as below:

/* Board-specific: exclude GPIO_DS8 to leave it as GPIO */
&sbgpio {
       interrupts =    <0x0 0x29 0x1>,         /* GPIO_DS9 */
                       <0x0 0x2a 0x1>,         /* GPIO_DS10 */
                       <0x0 0x2b 0x1>,         /* GPIO_DS11 */
                       <0x0 0x2c 0x1>,         /* GPIO_DS12 */
                       <0x0 0x2d 0x1>;         /* GPIO_DS13 */
}

>         Arnd
