// Seed: 3242936306
module module_0 (
    output tri  id_0,
    output wand id_1,
    output wire id_2
);
  assign module_2.id_3 = 0;
endmodule
module module_1 (
    output tri1  id_0,
    output tri0  id_1,
    input  wire  id_2,
    output uwire id_3,
    input  tri0  id_4
);
  assign id_1 = id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    input  wor   id_0,
    input  tri0  id_1,
    input  wand  id_2,
    output tri0  id_3,
    input  uwire id_4
);
  assign id_3 = -1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
  logic id_6;
endmodule
