| units: 30 tech: scmos format: MIT
p ttt/var_o4_win/v/d[1] Vdd ttt/var_o4_win/v/d[0] 4 4
p ttt/var_o4_win/v/d[0] Vdd ttt/var_o4_win/v/d[1] 4 4
n Reset GND ttt/var_o4_win/v/d[1] 2 3
n ttt/var_o4_win/v/d[0] GND ttt/var_o4_win/v/d[1] 2 8
n ttt/var_o4_win/v/d[1] GND ttt/var_o4_win/v/d[0] 2 8
p ttt/var_i_ready_x/v/d[1] Vdd ttt/var_i_ready_x/v/d[0] 4 4
p ttt/var_i_ready_x/v/d[0] Vdd ttt/var_i_ready_x/v/d[1] 4 4
n Reset GND ttt/var_i_ready_x/v/d[1] 2 3
n ttt/var_i_ready_x/v/d[0] GND ttt/var_i_ready_x/v/d[1] 2 8
n ttt/var_i_ready_x/v/d[1] GND ttt/var_i_ready_x/v/d[0] 2 8
p ttt/var_h_ready_o/v/d[1] Vdd ttt/var_h_ready_o/v/d[0] 4 4
p ttt/var_h_ready_o/v/d[0] Vdd ttt/var_h_ready_o/v/d[1] 4 4
n Reset GND ttt/var_h_ready_o/v/d[1] 2 3
n ttt/var_h_ready_o/v/d[0] GND ttt/var_h_ready_o/v/d[1] 2 8
n ttt/var_h_ready_o/v/d[1] GND ttt/var_h_ready_o/v/d[0] 2 8
p ttt/var_d_ready_o/v/d[1] Vdd ttt/var_d_ready_o/v/d[0] 4 4
p ttt/var_d_ready_o/v/d[0] Vdd ttt/var_d_ready_o/v/d[1] 4 4
n Reset GND ttt/var_d_ready_o/v/d[1] 2 3
n ttt/var_d_ready_o/v/d[0] GND ttt/var_d_ready_o/v/d[1] 2 8
n ttt/var_d_ready_o/v/d[1] GND ttt/var_d_ready_o/v/d[0] 2 8
p ttt/var_z/v/d[1] Vdd ttt/var_z/v/d[0] 4 4
p ttt/var_z/v/d[0] Vdd ttt/var_z/v/d[1] 4 4
n Reset GND ttt/var_z/v/d[1] 2 3
n ttt/var_z/v/d[0] GND ttt/var_z/v/d[1] 2 8
n ttt/var_z/v/d[1] GND ttt/var_z/v/d[0] 2 8
p ttt/var_c_x/v/d[1] Vdd ttt/var_c_x/v/d[0] 4 4
p ttt/var_c_x/v/d[0] Vdd ttt/var_c_x/v/d[1] 4 4
n Reset GND ttt/var_c_x/v/d[1] 2 3
n ttt/var_c_x/v/d[0] GND ttt/var_c_x/v/d[1] 2 8
n ttt/var_c_x/v/d[1] GND ttt/var_c_x/v/d[0] 2 8
p ttt/s_9/s1/a Vdd ttt/s_9/n#6 2 5
p ttt/s_9/_c Vdd ttt/s_9/go/a 2 5
p GND Vdd ttt/s_9/n#8 18 3
n ttt/s_9/s1/a GND ttt/s_9/n#3 2 3
n ttt/s_9/_c GND ttt/s_9/go/a 2 3
n Vdd GND ttt/s_9/n#9 46 3
n ttt/s_9/s2/a ttt/s_9/n#3 ttt/s_9/_c 2 3
p ttt/s_9/s2/a ttt/s_9/n#6 ttt/s_9/_c 2 5
p ttt/s_9/go/a ttt/s_9/n#8 ttt/s_9/_c 2 3
n ttt/s_9/go/a ttt/s_9/n#9 ttt/s_9/_c 2 3
p ttt/var_E_probe/v/d[1] Vdd ttt/var_E_probe/v/d[0] 4 4
p ttt/var_E_probe/v/d[0] Vdd ttt/var_E_probe/v/d[1] 4 4
n Reset GND ttt/var_E_probe/v/d[1] 2 3
n ttt/var_E_probe/v/d[0] GND ttt/var_E_probe/v/d[1] 2 8
n ttt/var_E_probe/v/d[1] GND ttt/var_E_probe/v/d[0] 2 8
p ttt/var_x3_win/v/d[1] Vdd ttt/var_x3_win/v/d[0] 4 4
p ttt/var_x3_win/v/d[0] Vdd ttt/var_x3_win/v/d[1] 4 4
n Reset GND ttt/var_x3_win/v/d[1] 2 3
n ttt/var_x3_win/v/d[0] GND ttt/var_x3_win/v/d[1] 2 8
n ttt/var_x3_win/v/d[1] GND ttt/var_x3_win/v/d[0] 2 8
p ttt/s_18/in/d[1] Vdd ttt/s_18/n#16 2 5
p Reset Vdd ttt/s_18/n#19 2 5
p ttt/s_18/_goa Vdd ttt/s_18/n#20 4 5
p GND Vdd ttt/s_18/n#21 28 3
n ttt/s_18/go/r GND ttt/s_18/n#4 2 20
n ttt/s_18/go/r GND ttt/s_18/n#10 2 20
n ttt/s_18/go/r GND ttt/s_18/n#12 2 3
n Reset GND ttt/s_18/go/a 2 3
n ttt/s_18/_goa GND ttt/s_18/go/a 2 3
n ttt/s_18/_goa GND ttt/s_18/n#20 4 3
n Vdd GND ttt/s_18/n#22 70 3
n ttt/s_18/in/d[1] ttt/s_18/n#3 ttt/s_18/v/d[0] 2 20
n ttt/s_18/_goa ttt/s_18/n#4 ttt/s_18/n#3 2 20
n ttt/s_18/in/d[1] ttt/s_18/n#13 ttt/s_18/_goa 2 3
n ttt/s_18/in/d[0] ttt/s_18/n#14 ttt/s_18/_goa 2 3
p ttt/s_18/go/r ttt/s_18/n#15 ttt/s_18/_goa 2 5
p ttt/s_18/n#20 ttt/s_18/n#21 ttt/s_18/_goa 2 3
n ttt/s_18/n#20 ttt/s_18/n#22 ttt/s_18/_goa 2 3
n ttt/s_18/in/d[0] ttt/s_18/n#9 ttt/s_18/v/d[1] 2 20
n ttt/s_18/_goa ttt/s_18/n#10 ttt/s_18/n#9 2 20
n ttt/s_18/v/d[1] ttt/s_18/n#12 ttt/s_18/n#13 2 3
n ttt/s_18/v/d[0] ttt/s_18/n#12 ttt/s_18/n#14 2 3
p ttt/s_18/in/d[0] ttt/s_18/n#16 ttt/s_18/n#15 2 5
p ttt/s_18/_goa ttt/s_18/n#19 ttt/s_18/go/a 2 5
p ttt/s_13/s1/a Vdd ttt/s_13/n#6 2 5
p ttt/s_13/_c Vdd ttt/s_13/go/a 2 5
p GND Vdd ttt/s_13/n#8 18 3
n ttt/s_13/s1/a GND ttt/s_13/n#3 2 3
n ttt/s_13/_c GND ttt/s_13/go/a 2 3
n Vdd GND ttt/s_13/n#9 46 3
n ttt/s_13/s2/a ttt/s_13/n#3 ttt/s_13/_c 2 3
p ttt/s_13/s2/a ttt/s_13/n#6 ttt/s_13/_c 2 5
p ttt/s_13/go/a ttt/s_13/n#8 ttt/s_13/_c 2 3
n ttt/s_13/go/a ttt/s_13/n#9 ttt/s_13/_c 2 3
p ttt/var_d_ready_x/v/d[1] Vdd ttt/var_d_ready_x/v/d[0] 4 4
p ttt/var_d_ready_x/v/d[0] Vdd ttt/var_d_ready_x/v/d[1] 4 4
n Reset GND ttt/var_d_ready_x/v/d[1] 2 3
n ttt/var_d_ready_x/v/d[0] GND ttt/var_d_ready_x/v/d[1] 2 8
n ttt/var_d_ready_x/v/d[1] GND ttt/var_d_ready_x/v/d[0] 2 8
p ttt/var_B_probe/v/d[1] Vdd ttt/var_B_probe/v/d[0] 4 4
p ttt/var_B_probe/v/d[0] Vdd ttt/var_B_probe/v/d[1] 4 4
n Reset GND ttt/var_B_probe/v/d[1] 2 3
n ttt/var_B_probe/v/d[0] GND ttt/var_B_probe/v/d[1] 2 8
n ttt/var_B_probe/v/d[1] GND ttt/var_B_probe/v/d[0] 2 8
p ttt/var_f/v/d[1] Vdd ttt/var_f/v/d[0] 4 4
p ttt/var_f/v/d[0] Vdd ttt/var_f/v/d[1] 4 4
n Reset GND ttt/var_f/v/d[1] 2 3
n ttt/var_f/v/d[0] GND ttt/var_f/v/d[1] 2 8
n ttt/var_f/v/d[1] GND ttt/var_f/v/d[0] 2 8
p ttt/var_o_win_2/v/d[1] Vdd ttt/var_o_win_2/v/d[0] 4 4
p ttt/var_o_win_2/v/d[0] Vdd ttt/var_o_win_2/v/d[1] 4 4
n Reset GND ttt/var_o_win_2/v/d[1] 2 3
n ttt/var_o_win_2/v/d[0] GND ttt/var_o_win_2/v/d[1] 2 8
n ttt/var_o_win_2/v/d[1] GND ttt/var_o_win_2/v/d[0] 2 8
p ttt/var_x7_win/v/d[1] Vdd ttt/var_x7_win/v/d[0] 4 4
p ttt/var_x7_win/v/d[0] Vdd ttt/var_x7_win/v/d[1] 4 4
n Reset GND ttt/var_x7_win/v/d[1] 2 3
n ttt/var_x7_win/v/d[0] GND ttt/var_x7_win/v/d[1] 2 8
n ttt/var_x7_win/v/d[1] GND ttt/var_x7_win/v/d[0] 2 8
p ttt/var_o2_win/v/d[1] Vdd ttt/var_o2_win/v/d[0] 4 4
p ttt/var_o2_win/v/d[0] Vdd ttt/var_o2_win/v/d[1] 4 4
n Reset GND ttt/var_o2_win/v/d[1] 2 3
n ttt/var_o2_win/v/d[0] GND ttt/var_o2_win/v/d[1] 2 8
n ttt/var_o2_win/v/d[1] GND ttt/var_o2_win/v/d[0] 2 8
p ttt/var_b_x/v/d[1] Vdd ttt/var_b_x/v/d[0] 4 4
p ttt/var_b_x/v/d[0] Vdd ttt/var_b_x/v/d[1] 4 4
n Reset GND ttt/var_b_x/v/d[1] 2 3
n ttt/var_b_x/v/d[0] GND ttt/var_b_x/v/d[1] 2 8
n ttt/var_b_x/v/d[1] GND ttt/var_b_x/v/d[0] 2 8
p ttt/var_G_probe/v/d[1] Vdd ttt/var_G_probe/v/d[0] 4 4
p ttt/var_G_probe/v/d[0] Vdd ttt/var_G_probe/v/d[1] 4 4
n Reset GND ttt/var_G_probe/v/d[1] 2 3
n ttt/var_G_probe/v/d[0] GND ttt/var_G_probe/v/d[1] 2 8
n ttt/var_G_probe/v/d[1] GND ttt/var_G_probe/v/d[0] 2 8
p ttt/var_i/v/d[1] Vdd ttt/var_i/v/d[0] 4 4
p ttt/var_i/v/d[0] Vdd ttt/var_i/v/d[1] 4 4
n Reset GND ttt/var_i/v/d[1] 2 3
n ttt/var_i/v/d[0] GND ttt/var_i/v/d[1] 2 8
n ttt/var_i/v/d[1] GND ttt/var_i/v/d[0] 2 8
p ttt/var_a_ready_x/v/d[1] Vdd ttt/var_a_ready_x/v/d[0] 4 4
p ttt/var_a_ready_x/v/d[0] Vdd ttt/var_a_ready_x/v/d[1] 4 4
n Reset GND ttt/var_a_ready_x/v/d[1] 2 3
n ttt/var_a_ready_x/v/d[0] GND ttt/var_a_ready_x/v/d[1] 2 8
n ttt/var_a_ready_x/v/d[1] GND ttt/var_a_ready_x/v/d[0] 2 8
p ttt/var_x4_win/v/d[1] Vdd ttt/var_x4_win/v/d[0] 4 4
p ttt/var_x4_win/v/d[0] Vdd ttt/var_x4_win/v/d[1] 4 4
n Reset GND ttt/var_x4_win/v/d[1] 2 3
n ttt/var_x4_win/v/d[0] GND ttt/var_x4_win/v/d[1] 2 8
n ttt/var_x4_win/v/d[1] GND ttt/var_x4_win/v/d[0] 2 8
p ttt/var_h_reset/v/d[1] Vdd ttt/var_h_reset/v/d[0] 4 4
p ttt/var_h_reset/v/d[0] Vdd ttt/var_h_reset/v/d[1] 4 4
n Reset GND ttt/var_h_reset/v/d[1] 2 3
n ttt/var_h_reset/v/d[0] GND ttt/var_h_reset/v/d[1] 2 8
n ttt/var_h_reset/v/d[1] GND ttt/var_h_reset/v/d[0] 2 8
p ttt/var_i_reset/v/d[1] Vdd ttt/var_i_reset/v/d[0] 4 4
p ttt/var_i_reset/v/d[0] Vdd ttt/var_i_reset/v/d[1] 4 4
n Reset GND ttt/var_i_reset/v/d[1] 2 3
n ttt/var_i_reset/v/d[0] GND ttt/var_i_reset/v/d[1] 2 8
n ttt/var_i_reset/v/d[1] GND ttt/var_i_reset/v/d[0] 2 8
p ttt/var_x_win/v/d[1] Vdd ttt/var_x_win/v/d[0] 4 4
p ttt/var_x_win/v/d[0] Vdd ttt/var_x_win/v/d[1] 4 4
n Reset GND ttt/var_x_win/v/d[1] 2 3
n ttt/var_x_win/v/d[0] GND ttt/var_x_win/v/d[1] 2 8
n ttt/var_x_win/v/d[1] GND ttt/var_x_win/v/d[0] 2 8
p ttt/var_init/v/d[1] Vdd ttt/var_init/v/d[0] 4 4
p ttt/var_init/v/d[0] Vdd ttt/var_init/v/d[1] 4 4
n Reset GND ttt/var_init/v/d[1] 2 3
n ttt/var_init/v/d[0] GND ttt/var_init/v/d[1] 2 8
n ttt/var_init/v/d[1] GND ttt/var_init/v/d[0] 2 8
p ttt/var_x8_win/v/d[1] Vdd ttt/var_x8_win/v/d[0] 4 4
p ttt/var_x8_win/v/d[0] Vdd ttt/var_x8_win/v/d[1] 4 4
n Reset GND ttt/var_x8_win/v/d[1] 2 3
n ttt/var_x8_win/v/d[0] GND ttt/var_x8_win/v/d[1] 2 8
n ttt/var_x8_win/v/d[1] GND ttt/var_x8_win/v/d[0] 2 8
p ttt/var_row_3/v/d[1] Vdd ttt/var_row_3/v/d[0] 4 4
p ttt/var_row_3/v/d[0] Vdd ttt/var_row_3/v/d[1] 4 4
n Reset GND ttt/var_row_3/v/d[1] 2 3
n ttt/var_row_3/v/d[0] GND ttt/var_row_3/v/d[1] 2 8
n ttt/var_row_3/v/d[1] GND ttt/var_row_3/v/d[0] 2 8
p ttt/var_F_probe/v/d[1] Vdd ttt/var_F_probe/v/d[0] 4 4
p ttt/var_F_probe/v/d[0] Vdd ttt/var_F_probe/v/d[1] 4 4
n Reset GND ttt/var_F_probe/v/d[1] 2 3
n ttt/var_F_probe/v/d[0] GND ttt/var_F_probe/v/d[1] 2 8
n ttt/var_F_probe/v/d[1] GND ttt/var_F_probe/v/d[0] 2 8
p ttt/var_x_win_2/v/d[1] Vdd ttt/var_x_win_2/v/d[0] 4 4
p ttt/var_x_win_2/v/d[0] Vdd ttt/var_x_win_2/v/d[1] 4 4
n Reset GND ttt/var_x_win_2/v/d[1] 2 3
n ttt/var_x_win_2/v/d[0] GND ttt/var_x_win_2/v/d[1] 2 8
n ttt/var_x_win_2/v/d[1] GND ttt/var_x_win_2/v/d[0] 2 8
p ttt/s_15/s1/a Vdd ttt/s_15/n#6 2 5
p ttt/s_15/_c Vdd ttt/s_15/go/a 2 5
p GND Vdd ttt/s_15/n#8 18 3
n ttt/s_15/s1/a GND ttt/s_15/n#3 2 3
n ttt/s_15/_c GND ttt/s_15/go/a 2 3
n Vdd GND ttt/s_15/n#9 46 3
n ttt/s_15/s2/a ttt/s_15/n#3 ttt/s_15/_c 2 3
p ttt/s_15/s2/a ttt/s_15/n#6 ttt/s_15/_c 2 5
p ttt/s_15/go/a ttt/s_15/n#8 ttt/s_15/_c 2 3
n ttt/s_15/go/a ttt/s_15/n#9 ttt/s_15/_c 2 3
p ttt/var_e_ready_o/v/d[1] Vdd ttt/var_e_ready_o/v/d[0] 4 4
p ttt/var_e_ready_o/v/d[0] Vdd ttt/var_e_ready_o/v/d[1] 4 4
n Reset GND ttt/var_e_ready_o/v/d[1] 2 3
n ttt/var_e_ready_o/v/d[0] GND ttt/var_e_ready_o/v/d[1] 2 8
n ttt/var_e_ready_o/v/d[1] GND ttt/var_e_ready_o/v/d[0] 2 8
p ttt/var_f_ready_o/v/d[1] Vdd ttt/var_f_ready_o/v/d[0] 4 4
p ttt/var_f_ready_o/v/d[0] Vdd ttt/var_f_ready_o/v/d[1] 4 4
n Reset GND ttt/var_f_ready_o/v/d[1] 2 3
n ttt/var_f_ready_o/v/d[0] GND ttt/var_f_ready_o/v/d[1] 2 8
n ttt/var_f_ready_o/v/d[1] GND ttt/var_f_ready_o/v/d[0] 2 8
p ttt/var_x_win_1/v/d[1] Vdd ttt/var_x_win_1/v/d[0] 4 4
p ttt/var_x_win_1/v/d[0] Vdd ttt/var_x_win_1/v/d[1] 4 4
n Reset GND ttt/var_x_win_1/v/d[1] 2 3
n ttt/var_x_win_1/v/d[0] GND ttt/var_x_win_1/v/d[1] 2 8
n ttt/var_x_win_1/v/d[1] GND ttt/var_x_win_1/v/d[0] 2 8
p ttt/var_f_x/v/d[1] Vdd ttt/var_f_x/v/d[0] 4 4
p ttt/var_f_x/v/d[0] Vdd ttt/var_f_x/v/d[1] 4 4
n Reset GND ttt/var_f_x/v/d[1] 2 3
n ttt/var_f_x/v/d[0] GND ttt/var_f_x/v/d[1] 2 8
n ttt/var_f_x/v/d[1] GND ttt/var_f_x/v/d[0] 2 8
p ttt/var_RESET_probe/v/d[1] Vdd ttt/var_RESET_probe/v/d[0] 4 4
p ttt/var_RESET_probe/v/d[0] Vdd ttt/var_RESET_probe/v/d[1] 4 4
n Reset GND ttt/var_RESET_probe/v/d[1] 2 3
n ttt/var_RESET_probe/v/d[0] GND ttt/var_RESET_probe/v/d[1] 2 8
n ttt/var_RESET_probe/v/d[1] GND ttt/var_RESET_probe/v/d[0] 2 8
p ttt/var_a_x/v/d[1] Vdd ttt/var_a_x/v/d[0] 4 4
p ttt/var_a_x/v/d[0] Vdd ttt/var_a_x/v/d[1] 4 4
n Reset GND ttt/var_a_x/v/d[1] 2 3
n ttt/var_a_x/v/d[0] GND ttt/var_a_x/v/d[1] 2 8
n ttt/var_a_x/v/d[1] GND ttt/var_a_x/v/d[0] 2 8
p ttt/var_d_o/v/d[1] Vdd ttt/var_d_o/v/d[0] 4 4
p ttt/var_d_o/v/d[0] Vdd ttt/var_d_o/v/d[1] 4 4
n Reset GND ttt/var_d_o/v/d[1] 2 3
n ttt/var_d_o/v/d[0] GND ttt/var_d_o/v/d[1] 2 8
n ttt/var_d_o/v/d[1] GND ttt/var_d_o/v/d[0] 2 8
p ttt/s_14/in/d[1] Vdd ttt/s_14/n#16 2 5
p Reset Vdd ttt/s_14/n#19 2 5
p ttt/s_14/_goa Vdd ttt/s_14/n#20 4 5
p GND Vdd ttt/s_14/n#21 28 3
n ttt/s_14/go/r GND ttt/s_14/n#4 2 20
n ttt/s_14/go/r GND ttt/s_14/n#10 2 20
n ttt/s_14/go/r GND ttt/s_14/n#12 2 3
n Reset GND ttt/s_14/go/a 2 3
n ttt/s_14/_goa GND ttt/s_14/go/a 2 3
n ttt/s_14/_goa GND ttt/s_14/n#20 4 3
n Vdd GND ttt/s_14/n#22 70 3
n ttt/s_14/in/d[1] ttt/s_14/n#3 ttt/s_14/v/d[0] 2 20
n ttt/s_14/_goa ttt/s_14/n#4 ttt/s_14/n#3 2 20
n ttt/s_14/in/d[1] ttt/s_14/n#13 ttt/s_14/_goa 2 3
n ttt/s_14/in/d[0] ttt/s_14/n#14 ttt/s_14/_goa 2 3
p ttt/s_14/go/r ttt/s_14/n#15 ttt/s_14/_goa 2 5
p ttt/s_14/n#20 ttt/s_14/n#21 ttt/s_14/_goa 2 3
n ttt/s_14/n#20 ttt/s_14/n#22 ttt/s_14/_goa 2 3
n ttt/s_14/in/d[0] ttt/s_14/n#9 ttt/s_14/v/d[1] 2 20
n ttt/s_14/_goa ttt/s_14/n#10 ttt/s_14/n#9 2 20
n ttt/s_14/v/d[1] ttt/s_14/n#12 ttt/s_14/n#13 2 3
n ttt/s_14/v/d[0] ttt/s_14/n#12 ttt/s_14/n#14 2 3
p ttt/s_14/in/d[0] ttt/s_14/n#16 ttt/s_14/n#15 2 5
p ttt/s_14/_goa ttt/s_14/n#19 ttt/s_14/go/a 2 5
p ttt/var_g_ready_x/v/d[1] Vdd ttt/var_g_ready_x/v/d[0] 4 4
p ttt/var_g_ready_x/v/d[0] Vdd ttt/var_g_ready_x/v/d[1] 4 4
n Reset GND ttt/var_g_ready_x/v/d[1] 2 3
n ttt/var_g_ready_x/v/d[0] GND ttt/var_g_ready_x/v/d[1] 2 8
n ttt/var_g_ready_x/v/d[1] GND ttt/var_g_ready_x/v/d[0] 2 8
p ttt/var_c_o/v/d[1] Vdd ttt/var_c_o/v/d[0] 4 4
p ttt/var_c_o/v/d[0] Vdd ttt/var_c_o/v/d[1] 4 4
n Reset GND ttt/var_c_o/v/d[1] 2 3
n ttt/var_c_o/v/d[0] GND ttt/var_c_o/v/d[1] 2 8
n ttt/var_c_o/v/d[1] GND ttt/var_c_o/v/d[0] 2 8
p ttt/var_a/v/d[1] Vdd ttt/var_a/v/d[0] 4 4
p ttt/var_a/v/d[0] Vdd ttt/var_a/v/d[1] 4 4
n Reset GND ttt/var_a/v/d[1] 2 3
n ttt/var_a/v/d[0] GND ttt/var_a/v/d[1] 2 8
n ttt/var_a/v/d[1] GND ttt/var_a/v/d[0] 2 8
p ttt/var_o7_win/v/d[1] Vdd ttt/var_o7_win/v/d[0] 4 4
p ttt/var_o7_win/v/d[0] Vdd ttt/var_o7_win/v/d[1] 4 4
n Reset GND ttt/var_o7_win/v/d[1] 2 3
n ttt/var_o7_win/v/d[0] GND ttt/var_o7_win/v/d[1] 2 8
n ttt/var_o7_win/v/d[1] GND ttt/var_o7_win/v/d[0] 2 8
p ttt/var_row_1/v/d[1] Vdd ttt/var_row_1/v/d[0] 4 4
p ttt/var_row_1/v/d[0] Vdd ttt/var_row_1/v/d[1] 4 4
n Reset GND ttt/var_row_1/v/d[1] 2 3
n ttt/var_row_1/v/d[0] GND ttt/var_row_1/v/d[1] 2 8
n ttt/var_row_1/v/d[1] GND ttt/var_row_1/v/d[0] 2 8
p ttt/var_f_o/v/d[1] Vdd ttt/var_f_o/v/d[0] 4 4
p ttt/var_f_o/v/d[0] Vdd ttt/var_f_o/v/d[1] 4 4
n Reset GND ttt/var_f_o/v/d[1] 2 3
n ttt/var_f_o/v/d[0] GND ttt/var_f_o/v/d[1] 2 8
n ttt/var_f_o/v/d[1] GND ttt/var_f_o/v/d[0] 2 8
p ttt/s_1/s1/a Vdd ttt/s_1/n#6 2 5
p ttt/s_1/_c Vdd ttt/s_1/go/a 2 5
p GND Vdd ttt/s_1/n#8 18 3
n ttt/s_1/s1/a GND ttt/s_1/n#3 2 3
n ttt/s_1/_c GND ttt/s_1/go/a 2 3
n Vdd GND ttt/s_1/n#9 46 3
n ttt/s_1/s2/a ttt/s_1/n#3 ttt/s_1/_c 2 3
p ttt/s_1/s2/a ttt/s_1/n#6 ttt/s_1/_c 2 5
p ttt/s_1/go/a ttt/s_1/n#8 ttt/s_1/_c 2 3
n ttt/s_1/go/a ttt/s_1/n#9 ttt/s_1/_c 2 3
p ttt/var_c_ready_o/v/d[1] Vdd ttt/var_c_ready_o/v/d[0] 4 4
p ttt/var_c_ready_o/v/d[0] Vdd ttt/var_c_ready_o/v/d[1] 4 4
n Reset GND ttt/var_c_ready_o/v/d[1] 2 3
n ttt/var_c_ready_o/v/d[0] GND ttt/var_c_ready_o/v/d[1] 2 8
n ttt/var_c_ready_o/v/d[1] GND ttt/var_c_ready_o/v/d[0] 2 8
p ttt/var_A_probe/v/d[1] Vdd ttt/var_A_probe/v/d[0] 4 4
p ttt/var_A_probe/v/d[0] Vdd ttt/var_A_probe/v/d[1] 4 4
n Reset GND ttt/var_A_probe/v/d[1] 2 3
n ttt/var_A_probe/v/d[0] GND ttt/var_A_probe/v/d[1] 2 8
n ttt/var_A_probe/v/d[1] GND ttt/var_A_probe/v/d[0] 2 8
p ttt/var_i_o/v/d[1] Vdd ttt/var_i_o/v/d[0] 4 4
p ttt/var_i_o/v/d[0] Vdd ttt/var_i_o/v/d[1] 4 4
n Reset GND ttt/var_i_o/v/d[1] 2 3
n ttt/var_i_o/v/d[0] GND ttt/var_i_o/v/d[1] 2 8
n ttt/var_i_o/v/d[1] GND ttt/var_i_o/v/d[0] 2 8
p ttt/s_6/in/d[1] Vdd ttt/s_6/n#16 2 5
p Reset Vdd ttt/s_6/n#19 2 5
p ttt/s_6/_goa Vdd ttt/s_6/n#20 4 5
p GND Vdd ttt/s_6/n#21 28 3
n ttt/s_6/go/r GND ttt/s_6/n#4 2 20
n ttt/s_6/go/r GND ttt/s_6/n#10 2 20
n ttt/s_6/go/r GND ttt/s_6/n#12 2 3
n Reset GND ttt/s_6/go/a 2 3
n ttt/s_6/_goa GND ttt/s_6/go/a 2 3
n ttt/s_6/_goa GND ttt/s_6/n#20 4 3
n Vdd GND ttt/s_6/n#22 70 3
n ttt/s_6/in/d[1] ttt/s_6/n#3 ttt/s_6/v/d[0] 2 20
n ttt/s_6/_goa ttt/s_6/n#4 ttt/s_6/n#3 2 20
n ttt/s_6/in/d[1] ttt/s_6/n#13 ttt/s_6/_goa 2 3
n ttt/s_6/in/d[0] ttt/s_6/n#14 ttt/s_6/_goa 2 3
p ttt/s_6/go/r ttt/s_6/n#15 ttt/s_6/_goa 2 5
p ttt/s_6/n#20 ttt/s_6/n#21 ttt/s_6/_goa 2 3
n ttt/s_6/n#20 ttt/s_6/n#22 ttt/s_6/_goa 2 3
n ttt/s_6/in/d[0] ttt/s_6/n#9 ttt/s_6/v/d[1] 2 20
n ttt/s_6/_goa ttt/s_6/n#10 ttt/s_6/n#9 2 20
n ttt/s_6/v/d[1] ttt/s_6/n#12 ttt/s_6/n#13 2 3
n ttt/s_6/v/d[0] ttt/s_6/n#12 ttt/s_6/n#14 2 3
p ttt/s_6/in/d[0] ttt/s_6/n#16 ttt/s_6/n#15 2 5
p ttt/s_6/_goa ttt/s_6/n#19 ttt/s_6/go/a 2 5
p ttt/var_d_x/v/d[1] Vdd ttt/var_d_x/v/d[0] 4 4
p ttt/var_d_x/v/d[0] Vdd ttt/var_d_x/v/d[1] 4 4
n Reset GND ttt/var_d_x/v/d[1] 2 3
n ttt/var_d_x/v/d[0] GND ttt/var_d_x/v/d[1] 2 8
n ttt/var_d_x/v/d[1] GND ttt/var_d_x/v/d[0] 2 8
p ttt/s_2/in/d[1] Vdd ttt/s_2/n#16 2 5
p Reset Vdd ttt/s_2/n#19 2 5
p ttt/s_2/_goa Vdd ttt/s_2/n#20 4 5
p GND Vdd ttt/s_2/n#21 28 3
n ttt/s_2/go/r GND ttt/s_2/n#4 2 20
n ttt/s_2/go/r GND ttt/s_2/n#10 2 20
n ttt/s_2/go/r GND ttt/s_2/n#12 2 3
n Reset GND ttt/s_2/go/a 2 3
n ttt/s_2/_goa GND ttt/s_2/go/a 2 3
n ttt/s_2/_goa GND ttt/s_2/n#20 4 3
n Vdd GND ttt/s_2/n#22 70 3
n ttt/s_2/in/d[1] ttt/s_2/n#3 ttt/s_2/v/d[0] 2 20
n ttt/s_2/_goa ttt/s_2/n#4 ttt/s_2/n#3 2 20
n ttt/s_2/in/d[1] ttt/s_2/n#13 ttt/s_2/_goa 2 3
n ttt/s_2/in/d[0] ttt/s_2/n#14 ttt/s_2/_goa 2 3
p ttt/s_2/go/r ttt/s_2/n#15 ttt/s_2/_goa 2 5
p ttt/s_2/n#20 ttt/s_2/n#21 ttt/s_2/_goa 2 3
n ttt/s_2/n#20 ttt/s_2/n#22 ttt/s_2/_goa 2 3
n ttt/s_2/in/d[0] ttt/s_2/n#9 ttt/s_2/v/d[1] 2 20
n ttt/s_2/_goa ttt/s_2/n#10 ttt/s_2/n#9 2 20
n ttt/s_2/v/d[1] ttt/s_2/n#12 ttt/s_2/n#13 2 3
n ttt/s_2/v/d[0] ttt/s_2/n#12 ttt/s_2/n#14 2 3
p ttt/s_2/in/d[0] ttt/s_2/n#16 ttt/s_2/n#15 2 5
p ttt/s_2/_goa ttt/s_2/n#19 ttt/s_2/go/a 2 5
p ttt/s_5/s1/a Vdd ttt/s_5/n#6 2 5
p ttt/s_5/_c Vdd ttt/s_5/go/a 2 5
p GND Vdd ttt/s_5/n#8 18 3
n ttt/s_5/s1/a GND ttt/s_5/n#3 2 3
n ttt/s_5/_c GND ttt/s_5/go/a 2 3
n Vdd GND ttt/s_5/n#9 46 3
n ttt/s_5/s2/a ttt/s_5/n#3 ttt/s_5/_c 2 3
p ttt/s_5/s2/a ttt/s_5/n#6 ttt/s_5/_c 2 5
p ttt/s_5/go/a ttt/s_5/n#8 ttt/s_5/_c 2 3
n ttt/s_5/go/a ttt/s_5/n#9 ttt/s_5/_c 2 3
p ttt/var_a_o/v/d[1] Vdd ttt/var_a_o/v/d[0] 4 4
p ttt/var_a_o/v/d[0] Vdd ttt/var_a_o/v/d[1] 4 4
n Reset GND ttt/var_a_o/v/d[1] 2 3
n ttt/var_a_o/v/d[0] GND ttt/var_a_o/v/d[1] 2 8
n ttt/var_a_o/v/d[1] GND ttt/var_a_o/v/d[0] 2 8
p ttt/var_i_ready_o/v/d[1] Vdd ttt/var_i_ready_o/v/d[0] 4 4
p ttt/var_i_ready_o/v/d[0] Vdd ttt/var_i_ready_o/v/d[1] 4 4
n Reset GND ttt/var_i_ready_o/v/d[1] 2 3
n ttt/var_i_ready_o/v/d[0] GND ttt/var_i_ready_o/v/d[1] 2 8
n ttt/var_i_ready_o/v/d[1] GND ttt/var_i_ready_o/v/d[0] 2 8
p ttt/na_19/x Vdd ttt/na_19/_inv 2 5
p ttt/na_19/_inv Vdd ttt/na_19/n#6 2 5
n ttt/na_19/x GND ttt/na_19/_inv 2 3
n ttt/na_19/_inv GND ttt/na_19/out 2 3
n ttt/na_19/y GND ttt/na_19/out 2 3
p ttt/na_19/y ttt/na_19/n#6 ttt/na_19/out 2 5
p ttt/var_b_ready_o/v/d[1] Vdd ttt/var_b_ready_o/v/d[0] 4 4
p ttt/var_b_ready_o/v/d[0] Vdd ttt/var_b_ready_o/v/d[1] 4 4
n Reset GND ttt/var_b_ready_o/v/d[1] 2 3
n ttt/var_b_ready_o/v/d[0] GND ttt/var_b_ready_o/v/d[1] 2 8
n ttt/var_b_ready_o/v/d[1] GND ttt/var_b_ready_o/v/d[0] 2 8
p ttt/s_7/s1/a Vdd ttt/s_7/n#6 2 5
p ttt/s_7/_c Vdd ttt/s_7/go/a 2 5
p GND Vdd ttt/s_7/n#8 18 3
n ttt/s_7/s1/a GND ttt/s_7/n#3 2 3
n ttt/s_7/_c GND ttt/s_7/go/a 2 3
n Vdd GND ttt/s_7/n#9 46 3
n ttt/s_7/s2/a ttt/s_7/n#3 ttt/s_7/_c 2 3
p ttt/s_7/s2/a ttt/s_7/n#6 ttt/s_7/_c 2 5
p ttt/s_7/go/a ttt/s_7/n#8 ttt/s_7/_c 2 3
n ttt/s_7/go/a ttt/s_7/n#9 ttt/s_7/_c 2 3
p ttt/s_16/in/d[1] Vdd ttt/s_16/n#16 2 5
p Reset Vdd ttt/s_16/n#19 2 5
p ttt/s_16/_goa Vdd ttt/s_16/n#20 4 5
p GND Vdd ttt/s_16/n#21 28 3
n ttt/s_16/go/r GND ttt/s_16/n#4 2 20
n ttt/s_16/go/r GND ttt/s_16/n#10 2 20
n ttt/s_16/go/r GND ttt/s_16/n#12 2 3
n Reset GND ttt/s_16/go/a 2 3
n ttt/s_16/_goa GND ttt/s_16/go/a 2 3
n ttt/s_16/_goa GND ttt/s_16/n#20 4 3
n Vdd GND ttt/s_16/n#22 70 3
n ttt/s_16/in/d[1] ttt/s_16/n#3 ttt/s_16/v/d[0] 2 20
n ttt/s_16/_goa ttt/s_16/n#4 ttt/s_16/n#3 2 20
n ttt/s_16/in/d[1] ttt/s_16/n#13 ttt/s_16/_goa 2 3
n ttt/s_16/in/d[0] ttt/s_16/n#14 ttt/s_16/_goa 2 3
p ttt/s_16/go/r ttt/s_16/n#15 ttt/s_16/_goa 2 5
p ttt/s_16/n#20 ttt/s_16/n#21 ttt/s_16/_goa 2 3
n ttt/s_16/n#20 ttt/s_16/n#22 ttt/s_16/_goa 2 3
n ttt/s_16/in/d[0] ttt/s_16/n#9 ttt/s_16/v/d[1] 2 20
n ttt/s_16/_goa ttt/s_16/n#10 ttt/s_16/n#9 2 20
n ttt/s_16/v/d[1] ttt/s_16/n#12 ttt/s_16/n#13 2 3
n ttt/s_16/v/d[0] ttt/s_16/n#12 ttt/s_16/n#14 2 3
p ttt/s_16/in/d[0] ttt/s_16/n#16 ttt/s_16/n#15 2 5
p ttt/s_16/_goa ttt/s_16/n#19 ttt/s_16/go/a 2 5
p ttt/var_c/v/d[1] Vdd ttt/var_c/v/d[0] 4 4
p ttt/var_c/v/d[0] Vdd ttt/var_c/v/d[1] 4 4
n Reset GND ttt/var_c/v/d[1] 2 3
n ttt/var_c/v/d[0] GND ttt/var_c/v/d[1] 2 8
n ttt/var_c/v/d[1] GND ttt/var_c/v/d[0] 2 8
p ttt/var_e_o/v/d[1] Vdd ttt/var_e_o/v/d[0] 4 4
p ttt/var_e_o/v/d[0] Vdd ttt/var_e_o/v/d[1] 4 4
n Reset GND ttt/var_e_o/v/d[1] 2 3
n ttt/var_e_o/v/d[0] GND ttt/var_e_o/v/d[1] 2 8
n ttt/var_e_o/v/d[1] GND ttt/var_e_o/v/d[0] 2 8
p ttt/var_g_ready_o/v/d[1] Vdd ttt/var_g_ready_o/v/d[0] 4 4
p ttt/var_g_ready_o/v/d[0] Vdd ttt/var_g_ready_o/v/d[1] 4 4
n Reset GND ttt/var_g_ready_o/v/d[1] 2 3
n ttt/var_g_ready_o/v/d[0] GND ttt/var_g_ready_o/v/d[1] 2 8
n ttt/var_g_ready_o/v/d[1] GND ttt/var_g_ready_o/v/d[0] 2 8
p ttt/var_x/v/d[1] Vdd ttt/var_x/v/d[0] 4 4
p ttt/var_x/v/d[0] Vdd ttt/var_x/v/d[1] 4 4
n Reset GND ttt/var_x/v/d[1] 2 3
n ttt/var_x/v/d[0] GND ttt/var_x/v/d[1] 2 8
n ttt/var_x/v/d[1] GND ttt/var_x/v/d[0] 2 8
p ttt/s_10/in/d[1] Vdd ttt/s_10/n#16 2 5
p Reset Vdd ttt/s_10/n#19 2 5
p ttt/s_10/_goa Vdd ttt/s_10/n#20 4 5
p GND Vdd ttt/s_10/n#21 28 3
n ttt/s_10/go/r GND ttt/s_10/n#4 2 20
n ttt/s_10/go/r GND ttt/s_10/n#10 2 20
n ttt/s_10/go/r GND ttt/s_10/n#12 2 3
n Reset GND ttt/s_10/go/a 2 3
n ttt/s_10/_goa GND ttt/s_10/go/a 2 3
n ttt/s_10/_goa GND ttt/s_10/n#20 4 3
n Vdd GND ttt/s_10/n#22 70 3
n ttt/s_10/in/d[1] ttt/s_10/n#3 ttt/s_10/v/d[0] 2 20
n ttt/s_10/_goa ttt/s_10/n#4 ttt/s_10/n#3 2 20
n ttt/s_10/in/d[1] ttt/s_10/n#13 ttt/s_10/_goa 2 3
n ttt/s_10/in/d[0] ttt/s_10/n#14 ttt/s_10/_goa 2 3
p ttt/s_10/go/r ttt/s_10/n#15 ttt/s_10/_goa 2 5
p ttt/s_10/n#20 ttt/s_10/n#21 ttt/s_10/_goa 2 3
n ttt/s_10/n#20 ttt/s_10/n#22 ttt/s_10/_goa 2 3
n ttt/s_10/in/d[0] ttt/s_10/n#9 ttt/s_10/v/d[1] 2 20
n ttt/s_10/_goa ttt/s_10/n#10 ttt/s_10/n#9 2 20
n ttt/s_10/v/d[1] ttt/s_10/n#12 ttt/s_10/n#13 2 3
n ttt/s_10/v/d[0] ttt/s_10/n#12 ttt/s_10/n#14 2 3
p ttt/s_10/in/d[0] ttt/s_10/n#16 ttt/s_10/n#15 2 5
p ttt/s_10/_goa ttt/s_10/n#19 ttt/s_10/go/a 2 5
p ttt/var_h_o/v/d[1] Vdd ttt/var_h_o/v/d[0] 4 4
p ttt/var_h_o/v/d[0] Vdd ttt/var_h_o/v/d[1] 4 4
n Reset GND ttt/var_h_o/v/d[1] 2 3
n ttt/var_h_o/v/d[0] GND ttt/var_h_o/v/d[1] 2 8
n ttt/var_h_o/v/d[1] GND ttt/var_h_o/v/d[0] 2 8
p ttt/var_e/v/d[1] Vdd ttt/var_e/v/d[0] 4 4
p ttt/var_e/v/d[0] Vdd ttt/var_e/v/d[1] 4 4
n Reset GND ttt/var_e/v/d[1] 2 3
n ttt/var_e/v/d[0] GND ttt/var_e/v/d[1] 2 8
n ttt/var_e/v/d[1] GND ttt/var_e/v/d[0] 2 8
p ttt/var_g_x/v/d[1] Vdd ttt/var_g_x/v/d[0] 4 4
p ttt/var_g_x/v/d[0] Vdd ttt/var_g_x/v/d[1] 4 4
n Reset GND ttt/var_g_x/v/d[1] 2 3
n ttt/var_g_x/v/d[0] GND ttt/var_g_x/v/d[1] 2 8
n ttt/var_g_x/v/d[1] GND ttt/var_g_x/v/d[0] 2 8
p ttt/var_full/v/d[1] Vdd ttt/var_full/v/d[0] 4 4
p ttt/var_full/v/d[0] Vdd ttt/var_full/v/d[1] 4 4
n Reset GND ttt/var_full/v/d[1] 2 3
n ttt/var_full/v/d[0] GND ttt/var_full/v/d[1] 2 8
n ttt/var_full/v/d[1] GND ttt/var_full/v/d[0] 2 8
p ttt/var_o_win/v/d[1] Vdd ttt/var_o_win/v/d[0] 4 4
p ttt/var_o_win/v/d[0] Vdd ttt/var_o_win/v/d[1] 4 4
n Reset GND ttt/var_o_win/v/d[1] 2 3
n ttt/var_o_win/v/d[0] GND ttt/var_o_win/v/d[1] 2 8
n ttt/var_o_win/v/d[1] GND ttt/var_o_win/v/d[0] 2 8
p ttt/var_o6_win/v/d[1] Vdd ttt/var_o6_win/v/d[0] 4 4
p ttt/var_o6_win/v/d[0] Vdd ttt/var_o6_win/v/d[1] 4 4
n Reset GND ttt/var_o6_win/v/d[1] 2 3
n ttt/var_o6_win/v/d[0] GND ttt/var_o6_win/v/d[1] 2 8
n ttt/var_o6_win/v/d[1] GND ttt/var_o6_win/v/d[0] 2 8
p ttt/var_g_reset/v/d[1] Vdd ttt/var_g_reset/v/d[0] 4 4
p ttt/var_g_reset/v/d[0] Vdd ttt/var_g_reset/v/d[1] 4 4
n Reset GND ttt/var_g_reset/v/d[1] 2 3
n ttt/var_g_reset/v/d[0] GND ttt/var_g_reset/v/d[1] 2 8
n ttt/var_g_reset/v/d[1] GND ttt/var_g_reset/v/d[0] 2 8
p ttt/var_C_probe/v/d[1] Vdd ttt/var_C_probe/v/d[0] 4 4
p ttt/var_C_probe/v/d[0] Vdd ttt/var_C_probe/v/d[1] 4 4
n Reset GND ttt/var_C_probe/v/d[1] 2 3
n ttt/var_C_probe/v/d[0] GND ttt/var_C_probe/v/d[1] 2 8
n ttt/var_C_probe/v/d[1] GND ttt/var_C_probe/v/d[0] 2 8
p ttt/var_o_win_1/v/d[1] Vdd ttt/var_o_win_1/v/d[0] 4 4
p ttt/var_o_win_1/v/d[0] Vdd ttt/var_o_win_1/v/d[1] 4 4
n Reset GND ttt/var_o_win_1/v/d[1] 2 3
n ttt/var_o_win_1/v/d[0] GND ttt/var_o_win_1/v/d[1] 2 8
n ttt/var_o_win_1/v/d[1] GND ttt/var_o_win_1/v/d[0] 2 8
p ttt/var_x6_win/v/d[1] Vdd ttt/var_x6_win/v/d[0] 4 4
p ttt/var_x6_win/v/d[0] Vdd ttt/var_x6_win/v/d[1] 4 4
n Reset GND ttt/var_x6_win/v/d[1] 2 3
n ttt/var_x6_win/v/d[0] GND ttt/var_x6_win/v/d[1] 2 8
n ttt/var_x6_win/v/d[1] GND ttt/var_x6_win/v/d[0] 2 8
p ttt/s_4/in/d[1] Vdd ttt/s_4/n#16 2 5
p Reset Vdd ttt/s_4/n#19 2 5
p ttt/s_4/_goa Vdd ttt/s_4/n#20 4 5
p GND Vdd ttt/s_4/n#21 28 3
n ttt/s_4/go/r GND ttt/s_4/n#4 2 20
n ttt/s_4/go/r GND ttt/s_4/n#10 2 20
n ttt/s_4/go/r GND ttt/s_4/n#12 2 3
n Reset GND ttt/s_4/go/a 2 3
n ttt/s_4/_goa GND ttt/s_4/go/a 2 3
n ttt/s_4/_goa GND ttt/s_4/n#20 4 3
n Vdd GND ttt/s_4/n#22 70 3
n ttt/s_4/in/d[1] ttt/s_4/n#3 ttt/s_4/v/d[0] 2 20
n ttt/s_4/_goa ttt/s_4/n#4 ttt/s_4/n#3 2 20
n ttt/s_4/in/d[1] ttt/s_4/n#13 ttt/s_4/_goa 2 3
n ttt/s_4/in/d[0] ttt/s_4/n#14 ttt/s_4/_goa 2 3
p ttt/s_4/go/r ttt/s_4/n#15 ttt/s_4/_goa 2 5
p ttt/s_4/n#20 ttt/s_4/n#21 ttt/s_4/_goa 2 3
n ttt/s_4/n#20 ttt/s_4/n#22 ttt/s_4/_goa 2 3
n ttt/s_4/in/d[0] ttt/s_4/n#9 ttt/s_4/v/d[1] 2 20
n ttt/s_4/_goa ttt/s_4/n#10 ttt/s_4/n#9 2 20
n ttt/s_4/v/d[1] ttt/s_4/n#12 ttt/s_4/n#13 2 3
n ttt/s_4/v/d[0] ttt/s_4/n#12 ttt/s_4/n#14 2 3
p ttt/s_4/in/d[0] ttt/s_4/n#16 ttt/s_4/n#15 2 5
p ttt/s_4/_goa ttt/s_4/n#19 ttt/s_4/go/a 2 5
p ttt/var_c_reset/v/d[1] Vdd ttt/var_c_reset/v/d[0] 4 4
p ttt/var_c_reset/v/d[0] Vdd ttt/var_c_reset/v/d[1] 4 4
n Reset GND ttt/var_c_reset/v/d[1] 2 3
n ttt/var_c_reset/v/d[0] GND ttt/var_c_reset/v/d[1] 2 8
n ttt/var_c_reset/v/d[1] GND ttt/var_c_reset/v/d[0] 2 8
p ttt/var_c_ready_x/v/d[1] Vdd ttt/var_c_ready_x/v/d[0] 4 4
p ttt/var_c_ready_x/v/d[0] Vdd ttt/var_c_ready_x/v/d[1] 4 4
n Reset GND ttt/var_c_ready_x/v/d[1] 2 3
n ttt/var_c_ready_x/v/d[0] GND ttt/var_c_ready_x/v/d[1] 2 8
n ttt/var_c_ready_x/v/d[1] GND ttt/var_c_ready_x/v/d[0] 2 8
p ttt/var_h_x/v/d[1] Vdd ttt/var_h_x/v/d[0] 4 4
p ttt/var_h_x/v/d[0] Vdd ttt/var_h_x/v/d[1] 4 4
n Reset GND ttt/var_h_x/v/d[1] 2 3
n ttt/var_h_x/v/d[0] GND ttt/var_h_x/v/d[1] 2 8
n ttt/var_h_x/v/d[1] GND ttt/var_h_x/v/d[0] 2 8
p ttt/var_b_reset/v/d[1] Vdd ttt/var_b_reset/v/d[0] 4 4
p ttt/var_b_reset/v/d[0] Vdd ttt/var_b_reset/v/d[1] 4 4
n Reset GND ttt/var_b_reset/v/d[1] 2 3
n ttt/var_b_reset/v/d[0] GND ttt/var_b_reset/v/d[1] 2 8
n ttt/var_b_reset/v/d[1] GND ttt/var_b_reset/v/d[0] 2 8
p ttt/var_w/v/d[1] Vdd ttt/var_w/v/d[0] 4 4
p ttt/var_w/v/d[0] Vdd ttt/var_w/v/d[1] 4 4
n Reset GND ttt/var_w/v/d[1] 2 3
n ttt/var_w/v/d[0] GND ttt/var_w/v/d[1] 2 8
n ttt/var_w/v/d[1] GND ttt/var_w/v/d[0] 2 8
p ttt/var_turn/v/d[1] Vdd ttt/var_turn/v/d[0] 4 4
p ttt/var_turn/v/d[0] Vdd ttt/var_turn/v/d[1] 4 4
n Reset GND ttt/var_turn/v/d[1] 2 3
n ttt/var_turn/v/d[0] GND ttt/var_turn/v/d[1] 2 8
n ttt/var_turn/v/d[1] GND ttt/var_turn/v/d[0] 2 8
p ttt/var_e_ready_x/v/d[1] Vdd ttt/var_e_ready_x/v/d[0] 4 4
p ttt/var_e_ready_x/v/d[0] Vdd ttt/var_e_ready_x/v/d[1] 4 4
n Reset GND ttt/var_e_ready_x/v/d[1] 2 3
n ttt/var_e_ready_x/v/d[0] GND ttt/var_e_ready_x/v/d[1] 2 8
n ttt/var_e_ready_x/v/d[1] GND ttt/var_e_ready_x/v/d[0] 2 8
p ttt/var_h_ready_x/v/d[1] Vdd ttt/var_h_ready_x/v/d[0] 4 4
p ttt/var_h_ready_x/v/d[0] Vdd ttt/var_h_ready_x/v/d[1] 4 4
n Reset GND ttt/var_h_ready_x/v/d[1] 2 3
n ttt/var_h_ready_x/v/d[0] GND ttt/var_h_ready_x/v/d[1] 2 8
n ttt/var_h_ready_x/v/d[1] GND ttt/var_h_ready_x/v/d[0] 2 8
p ttt/s_17/s1/a Vdd ttt/s_17/n#6 2 5
p ttt/s_17/_c Vdd ttt/s_17/go/a 2 5
p GND Vdd ttt/s_17/n#8 18 3
n ttt/s_17/s1/a GND ttt/s_17/n#3 2 3
n ttt/s_17/_c GND ttt/s_17/go/a 2 3
n Vdd GND ttt/s_17/n#9 46 3
n ttt/s_17/s2/a ttt/s_17/n#3 ttt/s_17/_c 2 3
p ttt/s_17/s2/a ttt/s_17/n#6 ttt/s_17/_c 2 5
p ttt/s_17/go/a ttt/s_17/n#8 ttt/s_17/_c 2 3
n ttt/s_17/go/a ttt/s_17/n#9 ttt/s_17/_c 2 3
p ttt/var_b/v/d[1] Vdd ttt/var_b/v/d[0] 4 4
p ttt/var_b/v/d[0] Vdd ttt/var_b/v/d[1] 4 4
n Reset GND ttt/var_b/v/d[1] 2 3
n ttt/var_b/v/d[0] GND ttt/var_b/v/d[1] 2 8
n ttt/var_b/v/d[1] GND ttt/var_b/v/d[0] 2 8
p ttt/s_3/s1/a Vdd ttt/s_3/n#6 2 5
p ttt/s_3/_c Vdd ttt/s_3/go/a 2 5
p GND Vdd ttt/s_3/n#8 18 3
n ttt/s_3/s1/a GND ttt/s_3/n#3 2 3
n ttt/s_3/_c GND ttt/s_3/go/a 2 3
n Vdd GND ttt/s_3/n#9 46 3
n ttt/s_3/s2/a ttt/s_3/n#3 ttt/s_3/_c 2 3
p ttt/s_3/s2/a ttt/s_3/n#6 ttt/s_3/_c 2 5
p ttt/s_3/go/a ttt/s_3/n#8 ttt/s_3/_c 2 3
n ttt/s_3/go/a ttt/s_3/n#9 ttt/s_3/_c 2 3
p ttt/var_i_x/v/d[1] Vdd ttt/var_i_x/v/d[0] 4 4
p ttt/var_i_x/v/d[0] Vdd ttt/var_i_x/v/d[1] 4 4
n Reset GND ttt/var_i_x/v/d[1] 2 3
n ttt/var_i_x/v/d[0] GND ttt/var_i_x/v/d[1] 2 8
n ttt/var_i_x/v/d[1] GND ttt/var_i_x/v/d[0] 2 8
p ttt/var_b_ready_x/v/d[1] Vdd ttt/var_b_ready_x/v/d[0] 4 4
p ttt/var_b_ready_x/v/d[0] Vdd ttt/var_b_ready_x/v/d[1] 4 4
n Reset GND ttt/var_b_ready_x/v/d[1] 2 3
n ttt/var_b_ready_x/v/d[0] GND ttt/var_b_ready_x/v/d[1] 2 8
n ttt/var_b_ready_x/v/d[1] GND ttt/var_b_ready_x/v/d[0] 2 8
p ttt/var_o8_win/v/d[1] Vdd ttt/var_o8_win/v/d[0] 4 4
p ttt/var_o8_win/v/d[0] Vdd ttt/var_o8_win/v/d[1] 4 4
n Reset GND ttt/var_o8_win/v/d[1] 2 3
n ttt/var_o8_win/v/d[0] GND ttt/var_o8_win/v/d[1] 2 8
n ttt/var_o8_win/v/d[1] GND ttt/var_o8_win/v/d[0] 2 8
p ttt/var_x2_win/v/d[1] Vdd ttt/var_x2_win/v/d[0] 4 4
p ttt/var_x2_win/v/d[0] Vdd ttt/var_x2_win/v/d[1] 4 4
n Reset GND ttt/var_x2_win/v/d[1] 2 3
n ttt/var_x2_win/v/d[0] GND ttt/var_x2_win/v/d[1] 2 8
n ttt/var_x2_win/v/d[1] GND ttt/var_x2_win/v/d[0] 2 8
p ttt/var_o1_win/v/d[1] Vdd ttt/var_o1_win/v/d[0] 4 4
p ttt/var_o1_win/v/d[0] Vdd ttt/var_o1_win/v/d[1] 4 4
n Reset GND ttt/var_o1_win/v/d[1] 2 3
n ttt/var_o1_win/v/d[0] GND ttt/var_o1_win/v/d[1] 2 8
n ttt/var_o1_win/v/d[1] GND ttt/var_o1_win/v/d[0] 2 8
p ttt/var_D_probe/v/d[1] Vdd ttt/var_D_probe/v/d[0] 4 4
p ttt/var_D_probe/v/d[0] Vdd ttt/var_D_probe/v/d[1] 4 4
n Reset GND ttt/var_D_probe/v/d[1] 2 3
n ttt/var_D_probe/v/d[0] GND ttt/var_D_probe/v/d[1] 2 8
n ttt/var_D_probe/v/d[1] GND ttt/var_D_probe/v/d[0] 2 8
p ttt/var_e_x/v/d[1] Vdd ttt/var_e_x/v/d[0] 4 4
p ttt/var_e_x/v/d[0] Vdd ttt/var_e_x/v/d[1] 4 4
n Reset GND ttt/var_e_x/v/d[1] 2 3
n ttt/var_e_x/v/d[0] GND ttt/var_e_x/v/d[1] 2 8
n ttt/var_e_x/v/d[1] GND ttt/var_e_x/v/d[0] 2 8
p ttt/s_8/in/d[1] Vdd ttt/s_8/n#16 2 5
p Reset Vdd ttt/s_8/n#19 2 5
p ttt/s_8/_goa Vdd ttt/s_8/n#20 4 5
p GND Vdd ttt/s_8/n#21 28 3
n ttt/s_8/go/r GND ttt/s_8/n#4 2 20
n ttt/s_8/go/r GND ttt/s_8/n#10 2 20
n ttt/s_8/go/r GND ttt/s_8/n#12 2 3
n Reset GND ttt/s_8/go/a 2 3
n ttt/s_8/_goa GND ttt/s_8/go/a 2 3
n ttt/s_8/_goa GND ttt/s_8/n#20 4 3
n Vdd GND ttt/s_8/n#22 70 3
n ttt/s_8/in/d[1] ttt/s_8/n#3 ttt/s_8/v/d[0] 2 20
n ttt/s_8/_goa ttt/s_8/n#4 ttt/s_8/n#3 2 20
n ttt/s_8/in/d[1] ttt/s_8/n#13 ttt/s_8/_goa 2 3
n ttt/s_8/in/d[0] ttt/s_8/n#14 ttt/s_8/_goa 2 3
p ttt/s_8/go/r ttt/s_8/n#15 ttt/s_8/_goa 2 5
p ttt/s_8/n#20 ttt/s_8/n#21 ttt/s_8/_goa 2 3
n ttt/s_8/n#20 ttt/s_8/n#22 ttt/s_8/_goa 2 3
n ttt/s_8/in/d[0] ttt/s_8/n#9 ttt/s_8/v/d[1] 2 20
n ttt/s_8/_goa ttt/s_8/n#10 ttt/s_8/n#9 2 20
n ttt/s_8/v/d[1] ttt/s_8/n#12 ttt/s_8/n#13 2 3
n ttt/s_8/v/d[0] ttt/s_8/n#12 ttt/s_8/n#14 2 3
p ttt/s_8/in/d[0] ttt/s_8/n#16 ttt/s_8/n#15 2 5
p ttt/s_8/_goa ttt/s_8/n#19 ttt/s_8/go/a 2 5
p ttt/s_12/in/d[1] Vdd ttt/s_12/n#16 2 5
p Reset Vdd ttt/s_12/n#19 2 5
p ttt/s_12/_goa Vdd ttt/s_12/n#20 4 5
p GND Vdd ttt/s_12/n#21 28 3
n ttt/s_12/go/r GND ttt/s_12/n#4 2 20
n ttt/s_12/go/r GND ttt/s_12/n#10 2 20
n ttt/s_12/go/r GND ttt/s_12/n#12 2 3
n Reset GND ttt/s_12/go/a 2 3
n ttt/s_12/_goa GND ttt/s_12/go/a 2 3
n ttt/s_12/_goa GND ttt/s_12/n#20 4 3
n Vdd GND ttt/s_12/n#22 70 3
n ttt/s_12/in/d[1] ttt/s_12/n#3 ttt/s_12/v/d[0] 2 20
n ttt/s_12/_goa ttt/s_12/n#4 ttt/s_12/n#3 2 20
n ttt/s_12/in/d[1] ttt/s_12/n#13 ttt/s_12/_goa 2 3
n ttt/s_12/in/d[0] ttt/s_12/n#14 ttt/s_12/_goa 2 3
p ttt/s_12/go/r ttt/s_12/n#15 ttt/s_12/_goa 2 5
p ttt/s_12/n#20 ttt/s_12/n#21 ttt/s_12/_goa 2 3
n ttt/s_12/n#20 ttt/s_12/n#22 ttt/s_12/_goa 2 3
n ttt/s_12/in/d[0] ttt/s_12/n#9 ttt/s_12/v/d[1] 2 20
n ttt/s_12/_goa ttt/s_12/n#10 ttt/s_12/n#9 2 20
n ttt/s_12/v/d[1] ttt/s_12/n#12 ttt/s_12/n#13 2 3
n ttt/s_12/v/d[0] ttt/s_12/n#12 ttt/s_12/n#14 2 3
p ttt/s_12/in/d[0] ttt/s_12/n#16 ttt/s_12/n#15 2 5
p ttt/s_12/_goa ttt/s_12/n#19 ttt/s_12/go/a 2 5
p ttt/var_g/v/d[1] Vdd ttt/var_g/v/d[0] 4 4
p ttt/var_g/v/d[0] Vdd ttt/var_g/v/d[1] 4 4
n Reset GND ttt/var_g/v/d[1] 2 3
n ttt/var_g/v/d[0] GND ttt/var_g/v/d[1] 2 8
n ttt/var_g/v/d[1] GND ttt/var_g/v/d[0] 2 8
p ttt/var_a_reset/v/d[1] Vdd ttt/var_a_reset/v/d[0] 4 4
p ttt/var_a_reset/v/d[0] Vdd ttt/var_a_reset/v/d[1] 4 4
n Reset GND ttt/var_a_reset/v/d[1] 2 3
n ttt/var_a_reset/v/d[0] GND ttt/var_a_reset/v/d[1] 2 8
n ttt/var_a_reset/v/d[1] GND ttt/var_a_reset/v/d[0] 2 8
p ttt/var_H_probe/v/d[1] Vdd ttt/var_H_probe/v/d[0] 4 4
p ttt/var_H_probe/v/d[0] Vdd ttt/var_H_probe/v/d[1] 4 4
n Reset GND ttt/var_H_probe/v/d[1] 2 3
n ttt/var_H_probe/v/d[0] GND ttt/var_H_probe/v/d[1] 2 8
n ttt/var_H_probe/v/d[1] GND ttt/var_H_probe/v/d[0] 2 8
p ttt/var_f_ready_x/v/d[1] Vdd ttt/var_f_ready_x/v/d[0] 4 4
p ttt/var_f_ready_x/v/d[0] Vdd ttt/var_f_ready_x/v/d[1] 4 4
n Reset GND ttt/var_f_ready_x/v/d[1] 2 3
n ttt/var_f_ready_x/v/d[0] GND ttt/var_f_ready_x/v/d[1] 2 8
n ttt/var_f_ready_x/v/d[1] GND ttt/var_f_ready_x/v/d[0] 2 8
p ttt/s_0/in/d[1] Vdd ttt/s_0/n#16 2 5
p Reset Vdd ttt/s_0/n#19 2 5
p ttt/s_0/_goa Vdd ttt/s_0/n#20 4 5
p GND Vdd ttt/s_0/n#21 28 3
n ttt/s_0/go/r GND ttt/s_0/n#4 2 20
n ttt/s_0/go/r GND ttt/s_0/n#10 2 20
n ttt/s_0/go/r GND ttt/s_0/n#12 2 3
n Reset GND ttt/s_0/go/a 2 3
n ttt/s_0/_goa GND ttt/s_0/go/a 2 3
n ttt/s_0/_goa GND ttt/s_0/n#20 4 3
n Vdd GND ttt/s_0/n#22 70 3
n ttt/s_0/in/d[1] ttt/s_0/n#3 ttt/s_0/v/d[0] 2 20
n ttt/s_0/_goa ttt/s_0/n#4 ttt/s_0/n#3 2 20
n ttt/s_0/in/d[1] ttt/s_0/n#13 ttt/s_0/_goa 2 3
n ttt/s_0/in/d[0] ttt/s_0/n#14 ttt/s_0/_goa 2 3
p ttt/s_0/go/r ttt/s_0/n#15 ttt/s_0/_goa 2 5
p ttt/s_0/n#20 ttt/s_0/n#21 ttt/s_0/_goa 2 3
n ttt/s_0/n#20 ttt/s_0/n#22 ttt/s_0/_goa 2 3
n ttt/s_0/in/d[0] ttt/s_0/n#9 ttt/s_0/v/d[1] 2 20
n ttt/s_0/_goa ttt/s_0/n#10 ttt/s_0/n#9 2 20
n ttt/s_0/v/d[1] ttt/s_0/n#12 ttt/s_0/n#13 2 3
n ttt/s_0/v/d[0] ttt/s_0/n#12 ttt/s_0/n#14 2 3
p ttt/s_0/in/d[0] ttt/s_0/n#16 ttt/s_0/n#15 2 5
p ttt/s_0/_goa ttt/s_0/n#19 ttt/s_0/go/a 2 5
p ttt/var_g_o/v/d[1] Vdd ttt/var_g_o/v/d[0] 4 4
p ttt/var_g_o/v/d[0] Vdd ttt/var_g_o/v/d[1] 4 4
n Reset GND ttt/var_g_o/v/d[1] 2 3
n ttt/var_g_o/v/d[0] GND ttt/var_g_o/v/d[1] 2 8
n ttt/var_g_o/v/d[1] GND ttt/var_g_o/v/d[0] 2 8
p ttt/var_row_2/v/d[1] Vdd ttt/var_row_2/v/d[0] 4 4
p ttt/var_row_2/v/d[0] Vdd ttt/var_row_2/v/d[1] 4 4
n Reset GND ttt/var_row_2/v/d[1] 2 3
n ttt/var_row_2/v/d[0] GND ttt/var_row_2/v/d[1] 2 8
n ttt/var_row_2/v/d[1] GND ttt/var_row_2/v/d[0] 2 8
p ttt/var_b_o/v/d[1] Vdd ttt/var_b_o/v/d[0] 4 4
p ttt/var_b_o/v/d[0] Vdd ttt/var_b_o/v/d[1] 4 4
n Reset GND ttt/var_b_o/v/d[1] 2 3
n ttt/var_b_o/v/d[0] GND ttt/var_b_o/v/d[1] 2 8
n ttt/var_b_o/v/d[1] GND ttt/var_b_o/v/d[0] 2 8
p ttt/s_11/s1/a Vdd ttt/s_11/n#6 2 5
p ttt/s_11/_c Vdd ttt/s_11/go/a 2 5
p GND Vdd ttt/s_11/n#8 18 3
n ttt/s_11/s1/a GND ttt/s_11/n#3 2 3
n ttt/s_11/_c GND ttt/s_11/go/a 2 3
n Vdd GND ttt/s_11/n#9 46 3
n ttt/s_11/s2/a ttt/s_11/n#3 ttt/s_11/_c 2 3
p ttt/s_11/s2/a ttt/s_11/n#6 ttt/s_11/_c 2 5
p ttt/s_11/go/a ttt/s_11/n#8 ttt/s_11/_c 2 3
n ttt/s_11/go/a ttt/s_11/n#9 ttt/s_11/_c 2 3
p ttt/var_x1_win/v/d[1] Vdd ttt/var_x1_win/v/d[0] 4 4
p ttt/var_x1_win/v/d[0] Vdd ttt/var_x1_win/v/d[1] 4 4
n Reset GND ttt/var_x1_win/v/d[1] 2 3
n ttt/var_x1_win/v/d[0] GND ttt/var_x1_win/v/d[1] 2 8
n ttt/var_x1_win/v/d[1] GND ttt/var_x1_win/v/d[0] 2 8
p ttt/var_y/v/d[1] Vdd ttt/var_y/v/d[0] 4 4
p ttt/var_y/v/d[0] Vdd ttt/var_y/v/d[1] 4 4
n Reset GND ttt/var_y/v/d[1] 2 3
n ttt/var_y/v/d[0] GND ttt/var_y/v/d[1] 2 8
n ttt/var_y/v/d[1] GND ttt/var_y/v/d[0] 2 8
p ttt/var_d/v/d[1] Vdd ttt/var_d/v/d[0] 4 4
p ttt/var_d/v/d[0] Vdd ttt/var_d/v/d[1] 4 4
n Reset GND ttt/var_d/v/d[1] 2 3
n ttt/var_d/v/d[0] GND ttt/var_d/v/d[1] 2 8
n ttt/var_d/v/d[1] GND ttt/var_d/v/d[0] 2 8
p ttt/var_f_reset/v/d[1] Vdd ttt/var_f_reset/v/d[0] 4 4
p ttt/var_f_reset/v/d[0] Vdd ttt/var_f_reset/v/d[1] 4 4
n Reset GND ttt/var_f_reset/v/d[1] 2 3
n ttt/var_f_reset/v/d[0] GND ttt/var_f_reset/v/d[1] 2 8
n ttt/var_f_reset/v/d[1] GND ttt/var_f_reset/v/d[0] 2 8
p ttt/var_a_ready_o/v/d[1] Vdd ttt/var_a_ready_o/v/d[0] 4 4
p ttt/var_a_ready_o/v/d[0] Vdd ttt/var_a_ready_o/v/d[1] 4 4
n Reset GND ttt/var_a_ready_o/v/d[1] 2 3
n ttt/var_a_ready_o/v/d[0] GND ttt/var_a_ready_o/v/d[1] 2 8
n ttt/var_a_ready_o/v/d[1] GND ttt/var_a_ready_o/v/d[0] 2 8
p ttt/var_d_reset/v/d[1] Vdd ttt/var_d_reset/v/d[0] 4 4
p ttt/var_d_reset/v/d[0] Vdd ttt/var_d_reset/v/d[1] 4 4
n Reset GND ttt/var_d_reset/v/d[1] 2 3
n ttt/var_d_reset/v/d[0] GND ttt/var_d_reset/v/d[1] 2 8
n ttt/var_d_reset/v/d[1] GND ttt/var_d_reset/v/d[0] 2 8
p ttt/var_o5_win/v/d[1] Vdd ttt/var_o5_win/v/d[0] 4 4
p ttt/var_o5_win/v/d[0] Vdd ttt/var_o5_win/v/d[1] 4 4
n Reset GND ttt/var_o5_win/v/d[1] 2 3
n ttt/var_o5_win/v/d[0] GND ttt/var_o5_win/v/d[1] 2 8
n ttt/var_o5_win/v/d[1] GND ttt/var_o5_win/v/d[0] 2 8
p ttt/var_o3_win/v/d[1] Vdd ttt/var_o3_win/v/d[0] 4 4
p ttt/var_o3_win/v/d[0] Vdd ttt/var_o3_win/v/d[1] 4 4
n Reset GND ttt/var_o3_win/v/d[1] 2 3
n ttt/var_o3_win/v/d[0] GND ttt/var_o3_win/v/d[1] 2 8
n ttt/var_o3_win/v/d[1] GND ttt/var_o3_win/v/d[0] 2 8
p ttt/var_draw/v/d[1] Vdd ttt/var_draw/v/d[0] 4 4
p ttt/var_draw/v/d[0] Vdd ttt/var_draw/v/d[1] 4 4
n Reset GND ttt/var_draw/v/d[1] 2 3
n ttt/var_draw/v/d[0] GND ttt/var_draw/v/d[1] 2 8
n ttt/var_draw/v/d[1] GND ttt/var_draw/v/d[0] 2 8
p ttt/var_I_probe/v/d[1] Vdd ttt/var_I_probe/v/d[0] 4 4
p ttt/var_I_probe/v/d[0] Vdd ttt/var_I_probe/v/d[1] 4 4
n Reset GND ttt/var_I_probe/v/d[1] 2 3
n ttt/var_I_probe/v/d[0] GND ttt/var_I_probe/v/d[1] 2 8
n ttt/var_I_probe/v/d[1] GND ttt/var_I_probe/v/d[0] 2 8
p ttt/var_x5_win/v/d[1] Vdd ttt/var_x5_win/v/d[0] 4 4
p ttt/var_x5_win/v/d[0] Vdd ttt/var_x5_win/v/d[1] 4 4
n Reset GND ttt/var_x5_win/v/d[1] 2 3
n ttt/var_x5_win/v/d[0] GND ttt/var_x5_win/v/d[1] 2 8
n ttt/var_x5_win/v/d[1] GND ttt/var_x5_win/v/d[0] 2 8
p ttt/var_h/v/d[1] Vdd ttt/var_h/v/d[0] 4 4
p ttt/var_h/v/d[0] Vdd ttt/var_h/v/d[1] 4 4
n Reset GND ttt/var_h/v/d[1] 2 3
n ttt/var_h/v/d[0] GND ttt/var_h/v/d[1] 2 8
n ttt/var_h/v/d[1] GND ttt/var_h/v/d[0] 2 8
p ttt/var_e_reset/v/d[1] Vdd ttt/var_e_reset/v/d[0] 4 4
p ttt/var_e_reset/v/d[0] Vdd ttt/var_e_reset/v/d[1] 4 4
n Reset GND ttt/var_e_reset/v/d[1] 2 3
n ttt/var_e_reset/v/d[0] GND ttt/var_e_reset/v/d[1] 2 8
n ttt/var_e_reset/v/d[1] GND ttt/var_e_reset/v/d[0] 2 8
