#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 1;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x123609280 .scope module, "main" "main" 2 4;
 .timescale 0 -1;
v0x6000013e9b00_0 .var "clk", 0 0;
v0x6000013e9b90_0 .var "in", 0 0;
v0x6000013e9c20_0 .net "out", 0 0, v0x6000013e9710_0;  1 drivers
v0x6000013e9cb0_0 .net "q0", 0 0, v0x6000013e8900_0;  1 drivers
v0x6000013e9d40_0 .net "q0bar", 0 0, v0x6000013e8990_0;  1 drivers
v0x6000013e9dd0_0 .net "q1", 0 0, v0x6000013e8bd0_0;  1 drivers
v0x6000013e9e60_0 .net "q1bar", 0 0, v0x6000013e8c60_0;  1 drivers
v0x6000013e9ef0_0 .net "q2", 0 0, v0x6000013e8ea0_0;  1 drivers
v0x6000013e9f80_0 .net "q2bar", 0 0, v0x6000013e8f30_0;  1 drivers
S_0x123605660 .scope module, "func" "FSM" 2 10, 3 24 0, S_0x123609280;
 .timescale 0 -1;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /INPUT 1 "clock";
    .port_info 3 /OUTPUT 1 "q2";
    .port_info 4 /OUTPUT 1 "q1";
    .port_info 5 /OUTPUT 1 "q0";
    .port_info 6 /OUTPUT 1 "q2bar";
    .port_info 7 /OUTPUT 1 "q1bar";
    .port_info 8 /OUTPUT 1 "q0bar";
L_0x600000aecee0 .functor AND 1, v0x6000013e8990_0, v0x6000013e9b90_0, C4<1>, C4<1>;
L_0x600000aecf50 .functor AND 1, v0x6000013e8bd0_0, v0x6000013e8990_0, C4<1>, C4<1>;
L_0x600000aecfc0 .functor OR 1, L_0x600000aecee0, L_0x600000aecf50, C4<0>, C4<0>;
L_0x600000aed030 .functor AND 1, v0x6000013e8ea0_0, v0x6000013e8990_0, C4<1>, C4<1>;
L_0x600000aed0a0 .functor OR 1, L_0x600000aecfc0, L_0x600000aed030, C4<0>, C4<0>;
L_0x600000aed110 .functor AND 1, v0x6000013e8f30_0, v0x6000013e8c60_0, C4<1>, C4<1>;
L_0x600000aed180 .functor AND 1, L_0x600000aed110, v0x6000013e8900_0, C4<1>, C4<1>;
L_0x600000aed1f0 .functor AND 1, v0x6000013e8bd0_0, v0x6000013e8990_0, C4<1>, C4<1>;
L_0x600000aed260 .functor OR 1, L_0x600000aed180, L_0x600000aed1f0, C4<0>, C4<0>;
L_0x600000aed2d0 .functor AND 1, v0x6000013e8ea0_0, v0x6000013e8990_0, C4<1>, C4<1>;
L_0x600000aed340 .functor AND 1, v0x6000013e8bd0_0, v0x6000013e8900_0, C4<1>, C4<1>;
L_0x600000aed3b0 .functor OR 1, L_0x600000aed2d0, L_0x600000aed340, C4<0>, C4<0>;
v0x6000013e90e0_0 .net *"_ivl_0", 0 0, L_0x600000aecee0;  1 drivers
v0x6000013e9170_0 .net *"_ivl_12", 0 0, L_0x600000aed110;  1 drivers
v0x6000013e9200_0 .net *"_ivl_14", 0 0, L_0x600000aed180;  1 drivers
v0x6000013e9290_0 .net *"_ivl_16", 0 0, L_0x600000aed1f0;  1 drivers
v0x6000013e9320_0 .net *"_ivl_2", 0 0, L_0x600000aecf50;  1 drivers
v0x6000013e93b0_0 .net *"_ivl_22", 0 0, L_0x600000aed2d0;  1 drivers
v0x6000013e9440_0 .net *"_ivl_24", 0 0, L_0x600000aed340;  1 drivers
v0x6000013e94d0_0 .net *"_ivl_4", 0 0, L_0x600000aecfc0;  1 drivers
v0x6000013e9560_0 .net *"_ivl_6", 0 0, L_0x600000aed030;  1 drivers
v0x6000013e95f0_0 .net "clock", 0 0, v0x6000013e9b00_0;  1 drivers
v0x6000013e9680_0 .net "in", 0 0, v0x6000013e9b90_0;  1 drivers
v0x6000013e9710_0 .var "out", 0 0;
v0x6000013e97a0_0 .net "q0", 0 0, v0x6000013e8900_0;  alias, 1 drivers
v0x6000013e9830_0 .net "q0bar", 0 0, v0x6000013e8990_0;  alias, 1 drivers
v0x6000013e98c0_0 .net "q1", 0 0, v0x6000013e8bd0_0;  alias, 1 drivers
v0x6000013e9950_0 .net "q1bar", 0 0, v0x6000013e8c60_0;  alias, 1 drivers
v0x6000013e99e0_0 .net "q2", 0 0, v0x6000013e8ea0_0;  alias, 1 drivers
v0x6000013e9a70_0 .net "q2bar", 0 0, v0x6000013e8f30_0;  alias, 1 drivers
S_0x1236057d0 .scope module, "ff1" "DFlipFlop" 3 29, 3 1 0, S_0x123605660;
 .timescale 0 -1;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /OUTPUT 1 "Q";
    .port_info 4 /OUTPUT 1 "Qbar";
v0x6000013e8870_0 .net "D", 0 0, L_0x600000aed0a0;  1 drivers
v0x6000013e8900_0 .var "Q", 0 0;
v0x6000013e8990_0 .var "Qbar", 0 0;
v0x6000013e8a20_0 .net "clock", 0 0, v0x6000013e9b00_0;  alias, 1 drivers
L_0x118068010 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000013e8ab0_0 .net "preset", 0 0, L_0x118068010;  1 drivers
E_0x600002fec150 .event posedge, v0x6000013e8a20_0;
S_0x123605180 .scope module, "ff2" "DFlipFlop" 3 30, 3 1 0, S_0x123605660;
 .timescale 0 -1;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /OUTPUT 1 "Q";
    .port_info 4 /OUTPUT 1 "Qbar";
v0x6000013e8b40_0 .net "D", 0 0, L_0x600000aed260;  1 drivers
v0x6000013e8bd0_0 .var "Q", 0 0;
v0x6000013e8c60_0 .var "Qbar", 0 0;
v0x6000013e8cf0_0 .net "clock", 0 0, v0x6000013e9b00_0;  alias, 1 drivers
L_0x118068058 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000013e8d80_0 .net "preset", 0 0, L_0x118068058;  1 drivers
S_0x1236052f0 .scope module, "ff3" "DFlipFlop" 3 31, 3 1 0, S_0x123605660;
 .timescale 0 -1;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /OUTPUT 1 "Q";
    .port_info 4 /OUTPUT 1 "Qbar";
v0x6000013e8e10_0 .net "D", 0 0, L_0x600000aed3b0;  1 drivers
v0x6000013e8ea0_0 .var "Q", 0 0;
v0x6000013e8f30_0 .var "Qbar", 0 0;
v0x6000013e8fc0_0 .net "clock", 0 0, v0x6000013e9b00_0;  alias, 1 drivers
L_0x1180680a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000013e9050_0 .net "preset", 0 0, L_0x1180680a0;  1 drivers
    .scope S_0x1236057d0;
T_0 ;
    %load/vec4 v0x6000013e8ab0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000013e8900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000013e8990_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000013e8900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000013e8990_0, 0, 1;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0x1236057d0;
T_1 ;
    %wait E_0x600002fec150;
    %load/vec4 v0x6000013e8870_0;
    %assign/vec4 v0x6000013e8900_0, 0;
    %load/vec4 v0x6000013e8870_0;
    %inv;
    %assign/vec4 v0x6000013e8990_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x123605180;
T_2 ;
    %load/vec4 v0x6000013e8d80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000013e8bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000013e8c60_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000013e8bd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000013e8c60_0, 0, 1;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_0x123605180;
T_3 ;
    %wait E_0x600002fec150;
    %load/vec4 v0x6000013e8b40_0;
    %assign/vec4 v0x6000013e8bd0_0, 0;
    %load/vec4 v0x6000013e8b40_0;
    %inv;
    %assign/vec4 v0x6000013e8c60_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1236052f0;
T_4 ;
    %load/vec4 v0x6000013e9050_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000013e8ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000013e8f30_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000013e8ea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000013e8f30_0, 0, 1;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x1236052f0;
T_5 ;
    %wait E_0x600002fec150;
    %load/vec4 v0x6000013e8e10_0;
    %assign/vec4 v0x6000013e8ea0_0, 0;
    %load/vec4 v0x6000013e8e10_0;
    %inv;
    %assign/vec4 v0x6000013e8f30_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x123605660;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000013e9710_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x123605660;
T_7 ;
    %wait E_0x600002fec150;
    %load/vec4 v0x6000013e98c0_0;
    %load/vec4 v0x6000013e9830_0;
    %and;
    %load/vec4 v0x6000013e9a70_0;
    %load/vec4 v0x6000013e9830_0;
    %and;
    %load/vec4 v0x6000013e9680_0;
    %and;
    %or;
    %cassign/vec4 v0x6000013e9710_0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x123609280;
T_8 ;
    %vpi_call 2 14 "$monitor", "CLK=%b,out=%b,in=%b,q2=%b,q1=%b,q0=%b", v0x6000013e9b00_0, v0x6000013e9c20_0, v0x6000013e9b90_0, v0x6000013e9ef0_0, v0x6000013e9dd0_0, v0x6000013e9cb0_0 {0 0 0};
    %vpi_call 2 15 "$dumpfile", "design.vcd" {0 0 0};
    %vpi_call 2 16 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x123609280 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000013e9b00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000013e9b90_0, 0, 1;
    %delay 600, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000013e9b90_0, 0, 1;
    %delay 600, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000013e9b90_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000013e9b90_0, 0, 1;
    %delay 600, 0;
    %vpi_call 2 22 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x123609280;
T_9 ;
    %delay 50, 0;
    %load/vec4 v0x6000013e9b00_0;
    %inv;
    %store/vec4 v0x6000013e9b00_0, 0, 1;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "main.v";
    "./design.v";
