#-----------------------------------------------------------
# Vivado v2020.2.2 (64-bit)
# SW Build 3118627 on Tue Feb  9 05:14:06 MST 2021
# IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
# Start of session at: Tue Jan 14 21:28:18 2025
# Process ID: 22112
# Current directory: D:/Vivado/TTCS2/RX_UART
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5044 D:\Vivado\TTCS2\RX_UART\RX_UART.xpr
# Log file: D:/Vivado/TTCS2/RX_UART/vivado.log
# Journal file: D:/Vivado/TTCS2/RX_UART\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Vivado/TTCS2/RX_UART/RX_UART.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1131.285 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {D:/Vivado/TTCS2/RX_UART/RX_UART.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <D:/Vivado/TTCS2/RX_UART/RX_UART.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:module_ref:SHIFT_REG:1.0 - SHIFT_REG_0
Successfully read diagram <design_1> from block design file <D:/Vivado/TTCS2/RX_UART/RX_UART.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1160.363 ; gain = 15.852
export_ip_user_files -of_objects  [get_files D:/Vivado/TTCS2/RX_UART/RX_UART.srcs/sources_1/bd/design_1/design_1.bd] -no_script -reset -force -quiet
remove_files  D:/Vivado/TTCS2/RX_UART/RX_UART.srcs/sources_1/bd/design_1/design_1.bd
Wrote  : <D:/Vivado/TTCS2/RX_UART/RX_UART.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
file delete -force D:/Vivado/TTCS2/RX_UART/RX_UART.srcs/sources_1/bd/design_1
file delete -force d:/Vivado/TTCS2/RX_UART/RX_UART.gen/sources_1/bd/design_1
export_ip_user_files -of_objects  [get_files D:/Vivado/TTCS2/RX_UART/RX_UART.srcs/sources_1/new/SHIFT_REG.vhd] -no_script -reset -force -quiet
remove_files  D:/Vivado/TTCS2/RX_UART/RX_UART.srcs/sources_1/new/SHIFT_REG.vhd
file delete -force D:/Vivado/TTCS2/RX_UART/RX_UART.srcs/sources_1/new/SHIFT_REG.vhd
open_bd_design {D:/Vivado/TTCS2/RX_UART/RX_UART.srcs/sources_1/bd/UART_RX/UART_RX.bd}
Reading block design file <D:/Vivado/TTCS2/RX_UART/RX_UART.srcs/sources_1/bd/UART_RX/UART_RX.bd>...
Adding component instance block -- xilinx.com:ip:ila:6.2 - ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding component instance block -- xilinx.com:module_ref:RX_UART:1.0 - RX_UART_0
Successfully read diagram <UART_RX> from block design file <D:/Vivado/TTCS2/RX_UART/RX_UART.srcs/sources_1/bd/UART_RX/UART_RX.bd>
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jan 14 21:45:29 2025...
