// Seed: 3653369889
module module_0;
  wire id_1;
endmodule
macromodule module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  xor primCall (id_1, id_2, id_3);
  inout wire id_2;
  output wire id_1;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_1 = 32'd51,
    parameter id_5 = 32'd80
) (
    input wand id_0,
    output uwire _id_1,
    input uwire id_2
    , id_7,
    output supply0 id_3,
    input tri0 id_4,
    input wire _id_5
);
  logic id_8;
  ;
  assign id_3 = id_5;
  wire ["" ?  -1 : id_5  ?  id_1 : -1 : 1] id_9;
  wire id_10;
  ;
  module_0 modCall_1 ();
endmodule
