/***************************************************************************
 *     Copyright (c) 1999-2009, Broadcom Corporation
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Mar 20 12:53:10 2009
 *                 MD5 Checksum         4f0509cfa0b8fc4589050694b4a3e234
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7340/rdb/a0/bchp_aud_dsp_inth0.h $
 * 
 * Hydra_Software_Devel/1   3/22/09 7:41p yuxiaz
 * PR53430: Initial version of header files.
 *
 ***************************************************************************/

#ifndef BCHP_AUD_DSP_INTH0_H__
#define BCHP_AUD_DSP_INTH0_H__

/***************************************************************************
 *AUD_DSP_INTH0 - Audio DSP Interrupts to External Hosts Registers 0
 ***************************************************************************/
#define BCHP_AUD_DSP_INTH0_R5F_STATUS            0x00602200 /* R5f Interrupt Status Register */
#define BCHP_AUD_DSP_INTH0_R5F_SET               0x00602204 /* R5f Interrupt Set Register */
#define BCHP_AUD_DSP_INTH0_R5F_CLEAR             0x00602208 /* R5f Interrupt Clear Register */
#define BCHP_AUD_DSP_INTH0_R5F_MASK_STATUS       0x0060220c /* R5f Interrupt Mask Status Register */
#define BCHP_AUD_DSP_INTH0_R5F_MASK_SET          0x00602210 /* R5f Interrupt Mask Set Register */
#define BCHP_AUD_DSP_INTH0_R5F_MASK_CLEAR        0x00602214 /* R5f Interrupt Mask Clear Register */
#define BCHP_AUD_DSP_INTH0_PCI_STATUS            0x00602218 /* PCI Interrupt Status Register */
#define BCHP_AUD_DSP_INTH0_PCI_SET               0x0060221c /* PCI Interrupt Set Register */
#define BCHP_AUD_DSP_INTH0_PCI_CLEAR             0x00602220 /* PCI Interrupt Clear Register */
#define BCHP_AUD_DSP_INTH0_PCI_MASK_STATUS       0x00602224 /* PCI Interrupt Mask Status Register */
#define BCHP_AUD_DSP_INTH0_PCI_MASK_SET          0x00602228 /* PCI Interrupt Mask Set Register */
#define BCHP_AUD_DSP_INTH0_PCI_MASK_CLEAR        0x0060222c /* PCI Interrupt Mask Clear Register */

/***************************************************************************
 *R5F_STATUS - R5f Interrupt Status Register
 ***************************************************************************/
/* AUD_DSP_INTH0 :: R5F_STATUS :: reserved0 [31:15] */
#define BCHP_AUD_DSP_INTH0_R5F_STATUS_reserved0_MASK               0xffff8000
#define BCHP_AUD_DSP_INTH0_R5F_STATUS_reserved0_SHIFT              15

/* AUD_DSP_INTH0 :: R5F_STATUS :: ESR_SO5 [14:14] */
#define BCHP_AUD_DSP_INTH0_R5F_STATUS_ESR_SO5_MASK                 0x00004000
#define BCHP_AUD_DSP_INTH0_R5F_STATUS_ESR_SO5_SHIFT                14

/* AUD_DSP_INTH0 :: R5F_STATUS :: ESR_SO4 [13:13] */
#define BCHP_AUD_DSP_INTH0_R5F_STATUS_ESR_SO4_MASK                 0x00002000
#define BCHP_AUD_DSP_INTH0_R5F_STATUS_ESR_SO4_SHIFT                13

/* AUD_DSP_INTH0 :: R5F_STATUS :: ESR_SO3 [12:12] */
#define BCHP_AUD_DSP_INTH0_R5F_STATUS_ESR_SO3_MASK                 0x00001000
#define BCHP_AUD_DSP_INTH0_R5F_STATUS_ESR_SO3_SHIFT                12

/* AUD_DSP_INTH0 :: R5F_STATUS :: DMA_CC [11:11] */
#define BCHP_AUD_DSP_INTH0_R5F_STATUS_DMA_CC_MASK                  0x00000800
#define BCHP_AUD_DSP_INTH0_R5F_STATUS_DMA_CC_SHIFT                 11

/* AUD_DSP_INTH0 :: R5F_STATUS :: ESR_SO2 [10:10] */
#define BCHP_AUD_DSP_INTH0_R5F_STATUS_ESR_SO2_MASK                 0x00000400
#define BCHP_AUD_DSP_INTH0_R5F_STATUS_ESR_SO2_SHIFT                10

/* AUD_DSP_INTH0 :: R5F_STATUS :: ESR_SO1 [09:09] */
#define BCHP_AUD_DSP_INTH0_R5F_STATUS_ESR_SO1_MASK                 0x00000200
#define BCHP_AUD_DSP_INTH0_R5F_STATUS_ESR_SO1_SHIFT                9

/* AUD_DSP_INTH0 :: R5F_STATUS :: ESR_SO0 [08:08] */
#define BCHP_AUD_DSP_INTH0_R5F_STATUS_ESR_SO0_MASK                 0x00000100
#define BCHP_AUD_DSP_INTH0_R5F_STATUS_ESR_SO0_SHIFT                8

/* AUD_DSP_INTH0 :: R5F_STATUS :: RGR_BRIDGE_ERR [07:07] */
#define BCHP_AUD_DSP_INTH0_R5F_STATUS_RGR_BRIDGE_ERR_MASK          0x00000080
#define BCHP_AUD_DSP_INTH0_R5F_STATUS_RGR_BRIDGE_ERR_SHIFT         7

/* AUD_DSP_INTH0 :: R5F_STATUS :: DMA_ERR [06:06] */
#define BCHP_AUD_DSP_INTH0_R5F_STATUS_DMA_ERR_MASK                 0x00000040
#define BCHP_AUD_DSP_INTH0_R5F_STATUS_DMA_ERR_SHIFT                6

/* AUD_DSP_INTH0 :: R5F_STATUS :: DSP_BRIDGE_ERR [05:05] */
#define BCHP_AUD_DSP_INTH0_R5F_STATUS_DSP_BRIDGE_ERR_MASK          0x00000020
#define BCHP_AUD_DSP_INTH0_R5F_STATUS_DSP_BRIDGE_ERR_SHIFT         5

/* AUD_DSP_INTH0 :: R5F_STATUS :: UART [04:04] */
#define BCHP_AUD_DSP_INTH0_R5F_STATUS_UART_MASK                    0x00000010
#define BCHP_AUD_DSP_INTH0_R5F_STATUS_UART_SHIFT                   4

/* AUD_DSP_INTH0 :: R5F_STATUS :: IMC_PEEK_POKE [03:03] */
#define BCHP_AUD_DSP_INTH0_R5F_STATUS_IMC_PEEK_POKE_MASK           0x00000008
#define BCHP_AUD_DSP_INTH0_R5F_STATUS_IMC_PEEK_POKE_SHIFT          3

/* AUD_DSP_INTH0 :: R5F_STATUS :: DMA_XFER_DONE [02:02] */
#define BCHP_AUD_DSP_INTH0_R5F_STATUS_DMA_XFER_DONE_MASK           0x00000004
#define BCHP_AUD_DSP_INTH0_R5F_STATUS_DMA_XFER_DONE_SHIFT          2

/* AUD_DSP_INTH0 :: R5F_STATUS :: EXT_TIMER_ATTN [01:01] */
#define BCHP_AUD_DSP_INTH0_R5F_STATUS_EXT_TIMER_ATTN_MASK          0x00000002
#define BCHP_AUD_DSP_INTH0_R5F_STATUS_EXT_TIMER_ATTN_SHIFT         1

/* AUD_DSP_INTH0 :: R5F_STATUS :: WDOG_TIMER_ATTN [00:00] */
#define BCHP_AUD_DSP_INTH0_R5F_STATUS_WDOG_TIMER_ATTN_MASK         0x00000001
#define BCHP_AUD_DSP_INTH0_R5F_STATUS_WDOG_TIMER_ATTN_SHIFT        0

/***************************************************************************
 *R5F_SET - R5f Interrupt Set Register
 ***************************************************************************/
/* AUD_DSP_INTH0 :: R5F_SET :: reserved0 [31:15] */
#define BCHP_AUD_DSP_INTH0_R5F_SET_reserved0_MASK                  0xffff8000
#define BCHP_AUD_DSP_INTH0_R5F_SET_reserved0_SHIFT                 15

/* AUD_DSP_INTH0 :: R5F_SET :: ESR_SO5 [14:14] */
#define BCHP_AUD_DSP_INTH0_R5F_SET_ESR_SO5_MASK                    0x00004000
#define BCHP_AUD_DSP_INTH0_R5F_SET_ESR_SO5_SHIFT                   14

/* AUD_DSP_INTH0 :: R5F_SET :: ESR_SO4 [13:13] */
#define BCHP_AUD_DSP_INTH0_R5F_SET_ESR_SO4_MASK                    0x00002000
#define BCHP_AUD_DSP_INTH0_R5F_SET_ESR_SO4_SHIFT                   13

/* AUD_DSP_INTH0 :: R5F_SET :: ESR_SO3 [12:12] */
#define BCHP_AUD_DSP_INTH0_R5F_SET_ESR_SO3_MASK                    0x00001000
#define BCHP_AUD_DSP_INTH0_R5F_SET_ESR_SO3_SHIFT                   12

/* AUD_DSP_INTH0 :: R5F_SET :: DMA_CC [11:11] */
#define BCHP_AUD_DSP_INTH0_R5F_SET_DMA_CC_MASK                     0x00000800
#define BCHP_AUD_DSP_INTH0_R5F_SET_DMA_CC_SHIFT                    11

/* AUD_DSP_INTH0 :: R5F_SET :: ESR_SO2 [10:10] */
#define BCHP_AUD_DSP_INTH0_R5F_SET_ESR_SO2_MASK                    0x00000400
#define BCHP_AUD_DSP_INTH0_R5F_SET_ESR_SO2_SHIFT                   10

/* AUD_DSP_INTH0 :: R5F_SET :: ESR_SO1 [09:09] */
#define BCHP_AUD_DSP_INTH0_R5F_SET_ESR_SO1_MASK                    0x00000200
#define BCHP_AUD_DSP_INTH0_R5F_SET_ESR_SO1_SHIFT                   9

/* AUD_DSP_INTH0 :: R5F_SET :: ESR_SO0 [08:08] */
#define BCHP_AUD_DSP_INTH0_R5F_SET_ESR_SO0_MASK                    0x00000100
#define BCHP_AUD_DSP_INTH0_R5F_SET_ESR_SO0_SHIFT                   8

/* AUD_DSP_INTH0 :: R5F_SET :: RGR_BRIDGE_ERR [07:07] */
#define BCHP_AUD_DSP_INTH0_R5F_SET_RGR_BRIDGE_ERR_MASK             0x00000080
#define BCHP_AUD_DSP_INTH0_R5F_SET_RGR_BRIDGE_ERR_SHIFT            7

/* AUD_DSP_INTH0 :: R5F_SET :: DMA_ERR [06:06] */
#define BCHP_AUD_DSP_INTH0_R5F_SET_DMA_ERR_MASK                    0x00000040
#define BCHP_AUD_DSP_INTH0_R5F_SET_DMA_ERR_SHIFT                   6

/* AUD_DSP_INTH0 :: R5F_SET :: DSP_BRIDGE_ERR [05:05] */
#define BCHP_AUD_DSP_INTH0_R5F_SET_DSP_BRIDGE_ERR_MASK             0x00000020
#define BCHP_AUD_DSP_INTH0_R5F_SET_DSP_BRIDGE_ERR_SHIFT            5

/* AUD_DSP_INTH0 :: R5F_SET :: UART [04:04] */
#define BCHP_AUD_DSP_INTH0_R5F_SET_UART_MASK                       0x00000010
#define BCHP_AUD_DSP_INTH0_R5F_SET_UART_SHIFT                      4

/* AUD_DSP_INTH0 :: R5F_SET :: IMC_PEEK_POKE [03:03] */
#define BCHP_AUD_DSP_INTH0_R5F_SET_IMC_PEEK_POKE_MASK              0x00000008
#define BCHP_AUD_DSP_INTH0_R5F_SET_IMC_PEEK_POKE_SHIFT             3

/* AUD_DSP_INTH0 :: R5F_SET :: DMA_XFER_DONE [02:02] */
#define BCHP_AUD_DSP_INTH0_R5F_SET_DMA_XFER_DONE_MASK              0x00000004
#define BCHP_AUD_DSP_INTH0_R5F_SET_DMA_XFER_DONE_SHIFT             2

/* AUD_DSP_INTH0 :: R5F_SET :: EXT_TIMER_ATTN [01:01] */
#define BCHP_AUD_DSP_INTH0_R5F_SET_EXT_TIMER_ATTN_MASK             0x00000002
#define BCHP_AUD_DSP_INTH0_R5F_SET_EXT_TIMER_ATTN_SHIFT            1

/* AUD_DSP_INTH0 :: R5F_SET :: WDOG_TIMER_ATTN [00:00] */
#define BCHP_AUD_DSP_INTH0_R5F_SET_WDOG_TIMER_ATTN_MASK            0x00000001
#define BCHP_AUD_DSP_INTH0_R5F_SET_WDOG_TIMER_ATTN_SHIFT           0

/***************************************************************************
 *R5F_CLEAR - R5f Interrupt Clear Register
 ***************************************************************************/
/* AUD_DSP_INTH0 :: R5F_CLEAR :: reserved0 [31:15] */
#define BCHP_AUD_DSP_INTH0_R5F_CLEAR_reserved0_MASK                0xffff8000
#define BCHP_AUD_DSP_INTH0_R5F_CLEAR_reserved0_SHIFT               15

/* AUD_DSP_INTH0 :: R5F_CLEAR :: ESR_SO5 [14:14] */
#define BCHP_AUD_DSP_INTH0_R5F_CLEAR_ESR_SO5_MASK                  0x00004000
#define BCHP_AUD_DSP_INTH0_R5F_CLEAR_ESR_SO5_SHIFT                 14

/* AUD_DSP_INTH0 :: R5F_CLEAR :: ESR_SO4 [13:13] */
#define BCHP_AUD_DSP_INTH0_R5F_CLEAR_ESR_SO4_MASK                  0x00002000
#define BCHP_AUD_DSP_INTH0_R5F_CLEAR_ESR_SO4_SHIFT                 13

/* AUD_DSP_INTH0 :: R5F_CLEAR :: ESR_SO3 [12:12] */
#define BCHP_AUD_DSP_INTH0_R5F_CLEAR_ESR_SO3_MASK                  0x00001000
#define BCHP_AUD_DSP_INTH0_R5F_CLEAR_ESR_SO3_SHIFT                 12

/* AUD_DSP_INTH0 :: R5F_CLEAR :: DMA_CC [11:11] */
#define BCHP_AUD_DSP_INTH0_R5F_CLEAR_DMA_CC_MASK                   0x00000800
#define BCHP_AUD_DSP_INTH0_R5F_CLEAR_DMA_CC_SHIFT                  11

/* AUD_DSP_INTH0 :: R5F_CLEAR :: ESR_SO2 [10:10] */
#define BCHP_AUD_DSP_INTH0_R5F_CLEAR_ESR_SO2_MASK                  0x00000400
#define BCHP_AUD_DSP_INTH0_R5F_CLEAR_ESR_SO2_SHIFT                 10

/* AUD_DSP_INTH0 :: R5F_CLEAR :: ESR_SO1 [09:09] */
#define BCHP_AUD_DSP_INTH0_R5F_CLEAR_ESR_SO1_MASK                  0x00000200
#define BCHP_AUD_DSP_INTH0_R5F_CLEAR_ESR_SO1_SHIFT                 9

/* AUD_DSP_INTH0 :: R5F_CLEAR :: ESR_SO0 [08:08] */
#define BCHP_AUD_DSP_INTH0_R5F_CLEAR_ESR_SO0_MASK                  0x00000100
#define BCHP_AUD_DSP_INTH0_R5F_CLEAR_ESR_SO0_SHIFT                 8

/* AUD_DSP_INTH0 :: R5F_CLEAR :: RGR_BRIDGE_ERR [07:07] */
#define BCHP_AUD_DSP_INTH0_R5F_CLEAR_RGR_BRIDGE_ERR_MASK           0x00000080
#define BCHP_AUD_DSP_INTH0_R5F_CLEAR_RGR_BRIDGE_ERR_SHIFT          7

/* AUD_DSP_INTH0 :: R5F_CLEAR :: DMA_ERR [06:06] */
#define BCHP_AUD_DSP_INTH0_R5F_CLEAR_DMA_ERR_MASK                  0x00000040
#define BCHP_AUD_DSP_INTH0_R5F_CLEAR_DMA_ERR_SHIFT                 6

/* AUD_DSP_INTH0 :: R5F_CLEAR :: DSP_BRIDGE_ERR [05:05] */
#define BCHP_AUD_DSP_INTH0_R5F_CLEAR_DSP_BRIDGE_ERR_MASK           0x00000020
#define BCHP_AUD_DSP_INTH0_R5F_CLEAR_DSP_BRIDGE_ERR_SHIFT          5

/* AUD_DSP_INTH0 :: R5F_CLEAR :: UART [04:04] */
#define BCHP_AUD_DSP_INTH0_R5F_CLEAR_UART_MASK                     0x00000010
#define BCHP_AUD_DSP_INTH0_R5F_CLEAR_UART_SHIFT                    4

/* AUD_DSP_INTH0 :: R5F_CLEAR :: IMC_PEEK_POKE [03:03] */
#define BCHP_AUD_DSP_INTH0_R5F_CLEAR_IMC_PEEK_POKE_MASK            0x00000008
#define BCHP_AUD_DSP_INTH0_R5F_CLEAR_IMC_PEEK_POKE_SHIFT           3

/* AUD_DSP_INTH0 :: R5F_CLEAR :: DMA_XFER_DONE [02:02] */
#define BCHP_AUD_DSP_INTH0_R5F_CLEAR_DMA_XFER_DONE_MASK            0x00000004
#define BCHP_AUD_DSP_INTH0_R5F_CLEAR_DMA_XFER_DONE_SHIFT           2

/* AUD_DSP_INTH0 :: R5F_CLEAR :: EXT_TIMER_ATTN [01:01] */
#define BCHP_AUD_DSP_INTH0_R5F_CLEAR_EXT_TIMER_ATTN_MASK           0x00000002
#define BCHP_AUD_DSP_INTH0_R5F_CLEAR_EXT_TIMER_ATTN_SHIFT          1

/* AUD_DSP_INTH0 :: R5F_CLEAR :: WDOG_TIMER_ATTN [00:00] */
#define BCHP_AUD_DSP_INTH0_R5F_CLEAR_WDOG_TIMER_ATTN_MASK          0x00000001
#define BCHP_AUD_DSP_INTH0_R5F_CLEAR_WDOG_TIMER_ATTN_SHIFT         0

/***************************************************************************
 *R5F_MASK_STATUS - R5f Interrupt Mask Status Register
 ***************************************************************************/
/* AUD_DSP_INTH0 :: R5F_MASK_STATUS :: reserved0 [31:15] */
#define BCHP_AUD_DSP_INTH0_R5F_MASK_STATUS_reserved0_MASK          0xffff8000
#define BCHP_AUD_DSP_INTH0_R5F_MASK_STATUS_reserved0_SHIFT         15

/* AUD_DSP_INTH0 :: R5F_MASK_STATUS :: ESR_SO5 [14:14] */
#define BCHP_AUD_DSP_INTH0_R5F_MASK_STATUS_ESR_SO5_MASK            0x00004000
#define BCHP_AUD_DSP_INTH0_R5F_MASK_STATUS_ESR_SO5_SHIFT           14

/* AUD_DSP_INTH0 :: R5F_MASK_STATUS :: ESR_SO4 [13:13] */
#define BCHP_AUD_DSP_INTH0_R5F_MASK_STATUS_ESR_SO4_MASK            0x00002000
#define BCHP_AUD_DSP_INTH0_R5F_MASK_STATUS_ESR_SO4_SHIFT           13

/* AUD_DSP_INTH0 :: R5F_MASK_STATUS :: ESR_SO3 [12:12] */
#define BCHP_AUD_DSP_INTH0_R5F_MASK_STATUS_ESR_SO3_MASK            0x00001000
#define BCHP_AUD_DSP_INTH0_R5F_MASK_STATUS_ESR_SO3_SHIFT           12

/* AUD_DSP_INTH0 :: R5F_MASK_STATUS :: DMA_CC [11:11] */
#define BCHP_AUD_DSP_INTH0_R5F_MASK_STATUS_DMA_CC_MASK             0x00000800
#define BCHP_AUD_DSP_INTH0_R5F_MASK_STATUS_DMA_CC_SHIFT            11

/* AUD_DSP_INTH0 :: R5F_MASK_STATUS :: ESR_SO2 [10:10] */
#define BCHP_AUD_DSP_INTH0_R5F_MASK_STATUS_ESR_SO2_MASK            0x00000400
#define BCHP_AUD_DSP_INTH0_R5F_MASK_STATUS_ESR_SO2_SHIFT           10

/* AUD_DSP_INTH0 :: R5F_MASK_STATUS :: ESR_SO1 [09:09] */
#define BCHP_AUD_DSP_INTH0_R5F_MASK_STATUS_ESR_SO1_MASK            0x00000200
#define BCHP_AUD_DSP_INTH0_R5F_MASK_STATUS_ESR_SO1_SHIFT           9

/* AUD_DSP_INTH0 :: R5F_MASK_STATUS :: ESR_SO0 [08:08] */
#define BCHP_AUD_DSP_INTH0_R5F_MASK_STATUS_ESR_SO0_MASK            0x00000100
#define BCHP_AUD_DSP_INTH0_R5F_MASK_STATUS_ESR_SO0_SHIFT           8

/* AUD_DSP_INTH0 :: R5F_MASK_STATUS :: RGR_BRIDGE_ERR [07:07] */
#define BCHP_AUD_DSP_INTH0_R5F_MASK_STATUS_RGR_BRIDGE_ERR_MASK     0x00000080
#define BCHP_AUD_DSP_INTH0_R5F_MASK_STATUS_RGR_BRIDGE_ERR_SHIFT    7

/* AUD_DSP_INTH0 :: R5F_MASK_STATUS :: DMA_ERR [06:06] */
#define BCHP_AUD_DSP_INTH0_R5F_MASK_STATUS_DMA_ERR_MASK            0x00000040
#define BCHP_AUD_DSP_INTH0_R5F_MASK_STATUS_DMA_ERR_SHIFT           6

/* AUD_DSP_INTH0 :: R5F_MASK_STATUS :: DSP_BRIDGE_ERR [05:05] */
#define BCHP_AUD_DSP_INTH0_R5F_MASK_STATUS_DSP_BRIDGE_ERR_MASK     0x00000020
#define BCHP_AUD_DSP_INTH0_R5F_MASK_STATUS_DSP_BRIDGE_ERR_SHIFT    5

/* AUD_DSP_INTH0 :: R5F_MASK_STATUS :: UART [04:04] */
#define BCHP_AUD_DSP_INTH0_R5F_MASK_STATUS_UART_MASK               0x00000010
#define BCHP_AUD_DSP_INTH0_R5F_MASK_STATUS_UART_SHIFT              4

/* AUD_DSP_INTH0 :: R5F_MASK_STATUS :: IMC_PEEK_POKE [03:03] */
#define BCHP_AUD_DSP_INTH0_R5F_MASK_STATUS_IMC_PEEK_POKE_MASK      0x00000008
#define BCHP_AUD_DSP_INTH0_R5F_MASK_STATUS_IMC_PEEK_POKE_SHIFT     3

/* AUD_DSP_INTH0 :: R5F_MASK_STATUS :: DMA_XFER_DONE [02:02] */
#define BCHP_AUD_DSP_INTH0_R5F_MASK_STATUS_DMA_XFER_DONE_MASK      0x00000004
#define BCHP_AUD_DSP_INTH0_R5F_MASK_STATUS_DMA_XFER_DONE_SHIFT     2

/* AUD_DSP_INTH0 :: R5F_MASK_STATUS :: EXT_TIMER_ATTN [01:01] */
#define BCHP_AUD_DSP_INTH0_R5F_MASK_STATUS_EXT_TIMER_ATTN_MASK     0x00000002
#define BCHP_AUD_DSP_INTH0_R5F_MASK_STATUS_EXT_TIMER_ATTN_SHIFT    1

/* AUD_DSP_INTH0 :: R5F_MASK_STATUS :: WDOG_TIMER_ATTN [00:00] */
#define BCHP_AUD_DSP_INTH0_R5F_MASK_STATUS_WDOG_TIMER_ATTN_MASK    0x00000001
#define BCHP_AUD_DSP_INTH0_R5F_MASK_STATUS_WDOG_TIMER_ATTN_SHIFT   0

/***************************************************************************
 *R5F_MASK_SET - R5f Interrupt Mask Set Register
 ***************************************************************************/
/* AUD_DSP_INTH0 :: R5F_MASK_SET :: reserved0 [31:15] */
#define BCHP_AUD_DSP_INTH0_R5F_MASK_SET_reserved0_MASK             0xffff8000
#define BCHP_AUD_DSP_INTH0_R5F_MASK_SET_reserved0_SHIFT            15

/* AUD_DSP_INTH0 :: R5F_MASK_SET :: ESR_SO5 [14:14] */
#define BCHP_AUD_DSP_INTH0_R5F_MASK_SET_ESR_SO5_MASK               0x00004000
#define BCHP_AUD_DSP_INTH0_R5F_MASK_SET_ESR_SO5_SHIFT              14

/* AUD_DSP_INTH0 :: R5F_MASK_SET :: ESR_SO4 [13:13] */
#define BCHP_AUD_DSP_INTH0_R5F_MASK_SET_ESR_SO4_MASK               0x00002000
#define BCHP_AUD_DSP_INTH0_R5F_MASK_SET_ESR_SO4_SHIFT              13

/* AUD_DSP_INTH0 :: R5F_MASK_SET :: ESR_SO3 [12:12] */
#define BCHP_AUD_DSP_INTH0_R5F_MASK_SET_ESR_SO3_MASK               0x00001000
#define BCHP_AUD_DSP_INTH0_R5F_MASK_SET_ESR_SO3_SHIFT              12

/* AUD_DSP_INTH0 :: R5F_MASK_SET :: DMA_CC [11:11] */
#define BCHP_AUD_DSP_INTH0_R5F_MASK_SET_DMA_CC_MASK                0x00000800
#define BCHP_AUD_DSP_INTH0_R5F_MASK_SET_DMA_CC_SHIFT               11

/* AUD_DSP_INTH0 :: R5F_MASK_SET :: ESR_SO2 [10:10] */
#define BCHP_AUD_DSP_INTH0_R5F_MASK_SET_ESR_SO2_MASK               0x00000400
#define BCHP_AUD_DSP_INTH0_R5F_MASK_SET_ESR_SO2_SHIFT              10

/* AUD_DSP_INTH0 :: R5F_MASK_SET :: ESR_SO1 [09:09] */
#define BCHP_AUD_DSP_INTH0_R5F_MASK_SET_ESR_SO1_MASK               0x00000200
#define BCHP_AUD_DSP_INTH0_R5F_MASK_SET_ESR_SO1_SHIFT              9

/* AUD_DSP_INTH0 :: R5F_MASK_SET :: ESR_SO0 [08:08] */
#define BCHP_AUD_DSP_INTH0_R5F_MASK_SET_ESR_SO0_MASK               0x00000100
#define BCHP_AUD_DSP_INTH0_R5F_MASK_SET_ESR_SO0_SHIFT              8

/* AUD_DSP_INTH0 :: R5F_MASK_SET :: RGR_BRIDGE_ERR [07:07] */
#define BCHP_AUD_DSP_INTH0_R5F_MASK_SET_RGR_BRIDGE_ERR_MASK        0x00000080
#define BCHP_AUD_DSP_INTH0_R5F_MASK_SET_RGR_BRIDGE_ERR_SHIFT       7

/* AUD_DSP_INTH0 :: R5F_MASK_SET :: DMA_ERR [06:06] */
#define BCHP_AUD_DSP_INTH0_R5F_MASK_SET_DMA_ERR_MASK               0x00000040
#define BCHP_AUD_DSP_INTH0_R5F_MASK_SET_DMA_ERR_SHIFT              6

/* AUD_DSP_INTH0 :: R5F_MASK_SET :: DSP_BRIDGE_ERR [05:05] */
#define BCHP_AUD_DSP_INTH0_R5F_MASK_SET_DSP_BRIDGE_ERR_MASK        0x00000020
#define BCHP_AUD_DSP_INTH0_R5F_MASK_SET_DSP_BRIDGE_ERR_SHIFT       5

/* AUD_DSP_INTH0 :: R5F_MASK_SET :: UART [04:04] */
#define BCHP_AUD_DSP_INTH0_R5F_MASK_SET_UART_MASK                  0x00000010
#define BCHP_AUD_DSP_INTH0_R5F_MASK_SET_UART_SHIFT                 4

/* AUD_DSP_INTH0 :: R5F_MASK_SET :: IMC_PEEK_POKE [03:03] */
#define BCHP_AUD_DSP_INTH0_R5F_MASK_SET_IMC_PEEK_POKE_MASK         0x00000008
#define BCHP_AUD_DSP_INTH0_R5F_MASK_SET_IMC_PEEK_POKE_SHIFT        3

/* AUD_DSP_INTH0 :: R5F_MASK_SET :: DMA_XFER_DONE [02:02] */
#define BCHP_AUD_DSP_INTH0_R5F_MASK_SET_DMA_XFER_DONE_MASK         0x00000004
#define BCHP_AUD_DSP_INTH0_R5F_MASK_SET_DMA_XFER_DONE_SHIFT        2

/* AUD_DSP_INTH0 :: R5F_MASK_SET :: EXT_TIMER_ATTN [01:01] */
#define BCHP_AUD_DSP_INTH0_R5F_MASK_SET_EXT_TIMER_ATTN_MASK        0x00000002
#define BCHP_AUD_DSP_INTH0_R5F_MASK_SET_EXT_TIMER_ATTN_SHIFT       1

/* AUD_DSP_INTH0 :: R5F_MASK_SET :: WDOG_TIMER_ATTN [00:00] */
#define BCHP_AUD_DSP_INTH0_R5F_MASK_SET_WDOG_TIMER_ATTN_MASK       0x00000001
#define BCHP_AUD_DSP_INTH0_R5F_MASK_SET_WDOG_TIMER_ATTN_SHIFT      0

/***************************************************************************
 *R5F_MASK_CLEAR - R5f Interrupt Mask Clear Register
 ***************************************************************************/
/* AUD_DSP_INTH0 :: R5F_MASK_CLEAR :: reserved0 [31:15] */
#define BCHP_AUD_DSP_INTH0_R5F_MASK_CLEAR_reserved0_MASK           0xffff8000
#define BCHP_AUD_DSP_INTH0_R5F_MASK_CLEAR_reserved0_SHIFT          15

/* AUD_DSP_INTH0 :: R5F_MASK_CLEAR :: ESR_SO5 [14:14] */
#define BCHP_AUD_DSP_INTH0_R5F_MASK_CLEAR_ESR_SO5_MASK             0x00004000
#define BCHP_AUD_DSP_INTH0_R5F_MASK_CLEAR_ESR_SO5_SHIFT            14

/* AUD_DSP_INTH0 :: R5F_MASK_CLEAR :: ESR_SO4 [13:13] */
#define BCHP_AUD_DSP_INTH0_R5F_MASK_CLEAR_ESR_SO4_MASK             0x00002000
#define BCHP_AUD_DSP_INTH0_R5F_MASK_CLEAR_ESR_SO4_SHIFT            13

/* AUD_DSP_INTH0 :: R5F_MASK_CLEAR :: ESR_SO3 [12:12] */
#define BCHP_AUD_DSP_INTH0_R5F_MASK_CLEAR_ESR_SO3_MASK             0x00001000
#define BCHP_AUD_DSP_INTH0_R5F_MASK_CLEAR_ESR_SO3_SHIFT            12

/* AUD_DSP_INTH0 :: R5F_MASK_CLEAR :: DMA_CC [11:11] */
#define BCHP_AUD_DSP_INTH0_R5F_MASK_CLEAR_DMA_CC_MASK              0x00000800
#define BCHP_AUD_DSP_INTH0_R5F_MASK_CLEAR_DMA_CC_SHIFT             11

/* AUD_DSP_INTH0 :: R5F_MASK_CLEAR :: ESR_SO2 [10:10] */
#define BCHP_AUD_DSP_INTH0_R5F_MASK_CLEAR_ESR_SO2_MASK             0x00000400
#define BCHP_AUD_DSP_INTH0_R5F_MASK_CLEAR_ESR_SO2_SHIFT            10

/* AUD_DSP_INTH0 :: R5F_MASK_CLEAR :: ESR_SO1 [09:09] */
#define BCHP_AUD_DSP_INTH0_R5F_MASK_CLEAR_ESR_SO1_MASK             0x00000200
#define BCHP_AUD_DSP_INTH0_R5F_MASK_CLEAR_ESR_SO1_SHIFT            9

/* AUD_DSP_INTH0 :: R5F_MASK_CLEAR :: ESR_SO0 [08:08] */
#define BCHP_AUD_DSP_INTH0_R5F_MASK_CLEAR_ESR_SO0_MASK             0x00000100
#define BCHP_AUD_DSP_INTH0_R5F_MASK_CLEAR_ESR_SO0_SHIFT            8

/* AUD_DSP_INTH0 :: R5F_MASK_CLEAR :: RGR_BRIDGE_ERR [07:07] */
#define BCHP_AUD_DSP_INTH0_R5F_MASK_CLEAR_RGR_BRIDGE_ERR_MASK      0x00000080
#define BCHP_AUD_DSP_INTH0_R5F_MASK_CLEAR_RGR_BRIDGE_ERR_SHIFT     7

/* AUD_DSP_INTH0 :: R5F_MASK_CLEAR :: DMA_ERR [06:06] */
#define BCHP_AUD_DSP_INTH0_R5F_MASK_CLEAR_DMA_ERR_MASK             0x00000040
#define BCHP_AUD_DSP_INTH0_R5F_MASK_CLEAR_DMA_ERR_SHIFT            6

/* AUD_DSP_INTH0 :: R5F_MASK_CLEAR :: DSP_BRIDGE_ERR [05:05] */
#define BCHP_AUD_DSP_INTH0_R5F_MASK_CLEAR_DSP_BRIDGE_ERR_MASK      0x00000020
#define BCHP_AUD_DSP_INTH0_R5F_MASK_CLEAR_DSP_BRIDGE_ERR_SHIFT     5

/* AUD_DSP_INTH0 :: R5F_MASK_CLEAR :: UART [04:04] */
#define BCHP_AUD_DSP_INTH0_R5F_MASK_CLEAR_UART_MASK                0x00000010
#define BCHP_AUD_DSP_INTH0_R5F_MASK_CLEAR_UART_SHIFT               4

/* AUD_DSP_INTH0 :: R5F_MASK_CLEAR :: IMC_PEEK_POKE [03:03] */
#define BCHP_AUD_DSP_INTH0_R5F_MASK_CLEAR_IMC_PEEK_POKE_MASK       0x00000008
#define BCHP_AUD_DSP_INTH0_R5F_MASK_CLEAR_IMC_PEEK_POKE_SHIFT      3

/* AUD_DSP_INTH0 :: R5F_MASK_CLEAR :: DMA_XFER_DONE [02:02] */
#define BCHP_AUD_DSP_INTH0_R5F_MASK_CLEAR_DMA_XFER_DONE_MASK       0x00000004
#define BCHP_AUD_DSP_INTH0_R5F_MASK_CLEAR_DMA_XFER_DONE_SHIFT      2

/* AUD_DSP_INTH0 :: R5F_MASK_CLEAR :: EXT_TIMER_ATTN [01:01] */
#define BCHP_AUD_DSP_INTH0_R5F_MASK_CLEAR_EXT_TIMER_ATTN_MASK      0x00000002
#define BCHP_AUD_DSP_INTH0_R5F_MASK_CLEAR_EXT_TIMER_ATTN_SHIFT     1

/* AUD_DSP_INTH0 :: R5F_MASK_CLEAR :: WDOG_TIMER_ATTN [00:00] */
#define BCHP_AUD_DSP_INTH0_R5F_MASK_CLEAR_WDOG_TIMER_ATTN_MASK     0x00000001
#define BCHP_AUD_DSP_INTH0_R5F_MASK_CLEAR_WDOG_TIMER_ATTN_SHIFT    0

/***************************************************************************
 *PCI_STATUS - PCI Interrupt Status Register
 ***************************************************************************/
/* AUD_DSP_INTH0 :: PCI_STATUS :: reserved0 [31:15] */
#define BCHP_AUD_DSP_INTH0_PCI_STATUS_reserved0_MASK               0xffff8000
#define BCHP_AUD_DSP_INTH0_PCI_STATUS_reserved0_SHIFT              15

/* AUD_DSP_INTH0 :: PCI_STATUS :: ESR_SO5 [14:14] */
#define BCHP_AUD_DSP_INTH0_PCI_STATUS_ESR_SO5_MASK                 0x00004000
#define BCHP_AUD_DSP_INTH0_PCI_STATUS_ESR_SO5_SHIFT                14

/* AUD_DSP_INTH0 :: PCI_STATUS :: ESR_SO4 [13:13] */
#define BCHP_AUD_DSP_INTH0_PCI_STATUS_ESR_SO4_MASK                 0x00002000
#define BCHP_AUD_DSP_INTH0_PCI_STATUS_ESR_SO4_SHIFT                13

/* AUD_DSP_INTH0 :: PCI_STATUS :: ESR_SO3 [12:12] */
#define BCHP_AUD_DSP_INTH0_PCI_STATUS_ESR_SO3_MASK                 0x00001000
#define BCHP_AUD_DSP_INTH0_PCI_STATUS_ESR_SO3_SHIFT                12

/* AUD_DSP_INTH0 :: PCI_STATUS :: DMA_CC [11:11] */
#define BCHP_AUD_DSP_INTH0_PCI_STATUS_DMA_CC_MASK                  0x00000800
#define BCHP_AUD_DSP_INTH0_PCI_STATUS_DMA_CC_SHIFT                 11

/* AUD_DSP_INTH0 :: PCI_STATUS :: ESR_SO2 [10:10] */
#define BCHP_AUD_DSP_INTH0_PCI_STATUS_ESR_SO2_MASK                 0x00000400
#define BCHP_AUD_DSP_INTH0_PCI_STATUS_ESR_SO2_SHIFT                10

/* AUD_DSP_INTH0 :: PCI_STATUS :: ESR_SO1 [09:09] */
#define BCHP_AUD_DSP_INTH0_PCI_STATUS_ESR_SO1_MASK                 0x00000200
#define BCHP_AUD_DSP_INTH0_PCI_STATUS_ESR_SO1_SHIFT                9

/* AUD_DSP_INTH0 :: PCI_STATUS :: ESR_SO0 [08:08] */
#define BCHP_AUD_DSP_INTH0_PCI_STATUS_ESR_SO0_MASK                 0x00000100
#define BCHP_AUD_DSP_INTH0_PCI_STATUS_ESR_SO0_SHIFT                8

/* AUD_DSP_INTH0 :: PCI_STATUS :: RGR_BRIDGE_ERR [07:07] */
#define BCHP_AUD_DSP_INTH0_PCI_STATUS_RGR_BRIDGE_ERR_MASK          0x00000080
#define BCHP_AUD_DSP_INTH0_PCI_STATUS_RGR_BRIDGE_ERR_SHIFT         7

/* AUD_DSP_INTH0 :: PCI_STATUS :: DMA_ERR [06:06] */
#define BCHP_AUD_DSP_INTH0_PCI_STATUS_DMA_ERR_MASK                 0x00000040
#define BCHP_AUD_DSP_INTH0_PCI_STATUS_DMA_ERR_SHIFT                6

/* AUD_DSP_INTH0 :: PCI_STATUS :: DSP_BRIDGE_ERR [05:05] */
#define BCHP_AUD_DSP_INTH0_PCI_STATUS_DSP_BRIDGE_ERR_MASK          0x00000020
#define BCHP_AUD_DSP_INTH0_PCI_STATUS_DSP_BRIDGE_ERR_SHIFT         5

/* AUD_DSP_INTH0 :: PCI_STATUS :: UART [04:04] */
#define BCHP_AUD_DSP_INTH0_PCI_STATUS_UART_MASK                    0x00000010
#define BCHP_AUD_DSP_INTH0_PCI_STATUS_UART_SHIFT                   4

/* AUD_DSP_INTH0 :: PCI_STATUS :: IMC_PEEK_POKE [03:03] */
#define BCHP_AUD_DSP_INTH0_PCI_STATUS_IMC_PEEK_POKE_MASK           0x00000008
#define BCHP_AUD_DSP_INTH0_PCI_STATUS_IMC_PEEK_POKE_SHIFT          3

/* AUD_DSP_INTH0 :: PCI_STATUS :: DMA_XFER_DONE [02:02] */
#define BCHP_AUD_DSP_INTH0_PCI_STATUS_DMA_XFER_DONE_MASK           0x00000004
#define BCHP_AUD_DSP_INTH0_PCI_STATUS_DMA_XFER_DONE_SHIFT          2

/* AUD_DSP_INTH0 :: PCI_STATUS :: EXT_TIMER_ATTN [01:01] */
#define BCHP_AUD_DSP_INTH0_PCI_STATUS_EXT_TIMER_ATTN_MASK          0x00000002
#define BCHP_AUD_DSP_INTH0_PCI_STATUS_EXT_TIMER_ATTN_SHIFT         1

/* AUD_DSP_INTH0 :: PCI_STATUS :: WDOG_TIMER_ATTN [00:00] */
#define BCHP_AUD_DSP_INTH0_PCI_STATUS_WDOG_TIMER_ATTN_MASK         0x00000001
#define BCHP_AUD_DSP_INTH0_PCI_STATUS_WDOG_TIMER_ATTN_SHIFT        0

/***************************************************************************
 *PCI_SET - PCI Interrupt Set Register
 ***************************************************************************/
/* AUD_DSP_INTH0 :: PCI_SET :: reserved0 [31:15] */
#define BCHP_AUD_DSP_INTH0_PCI_SET_reserved0_MASK                  0xffff8000
#define BCHP_AUD_DSP_INTH0_PCI_SET_reserved0_SHIFT                 15

/* AUD_DSP_INTH0 :: PCI_SET :: ESR_SO5 [14:14] */
#define BCHP_AUD_DSP_INTH0_PCI_SET_ESR_SO5_MASK                    0x00004000
#define BCHP_AUD_DSP_INTH0_PCI_SET_ESR_SO5_SHIFT                   14

/* AUD_DSP_INTH0 :: PCI_SET :: ESR_SO4 [13:13] */
#define BCHP_AUD_DSP_INTH0_PCI_SET_ESR_SO4_MASK                    0x00002000
#define BCHP_AUD_DSP_INTH0_PCI_SET_ESR_SO4_SHIFT                   13

/* AUD_DSP_INTH0 :: PCI_SET :: ESR_SO3 [12:12] */
#define BCHP_AUD_DSP_INTH0_PCI_SET_ESR_SO3_MASK                    0x00001000
#define BCHP_AUD_DSP_INTH0_PCI_SET_ESR_SO3_SHIFT                   12

/* AUD_DSP_INTH0 :: PCI_SET :: DMA_CC [11:11] */
#define BCHP_AUD_DSP_INTH0_PCI_SET_DMA_CC_MASK                     0x00000800
#define BCHP_AUD_DSP_INTH0_PCI_SET_DMA_CC_SHIFT                    11

/* AUD_DSP_INTH0 :: PCI_SET :: ESR_SO2 [10:10] */
#define BCHP_AUD_DSP_INTH0_PCI_SET_ESR_SO2_MASK                    0x00000400
#define BCHP_AUD_DSP_INTH0_PCI_SET_ESR_SO2_SHIFT                   10

/* AUD_DSP_INTH0 :: PCI_SET :: ESR_SO1 [09:09] */
#define BCHP_AUD_DSP_INTH0_PCI_SET_ESR_SO1_MASK                    0x00000200
#define BCHP_AUD_DSP_INTH0_PCI_SET_ESR_SO1_SHIFT                   9

/* AUD_DSP_INTH0 :: PCI_SET :: ESR_SO0 [08:08] */
#define BCHP_AUD_DSP_INTH0_PCI_SET_ESR_SO0_MASK                    0x00000100
#define BCHP_AUD_DSP_INTH0_PCI_SET_ESR_SO0_SHIFT                   8

/* AUD_DSP_INTH0 :: PCI_SET :: RGR_BRIDGE_ERR [07:07] */
#define BCHP_AUD_DSP_INTH0_PCI_SET_RGR_BRIDGE_ERR_MASK             0x00000080
#define BCHP_AUD_DSP_INTH0_PCI_SET_RGR_BRIDGE_ERR_SHIFT            7

/* AUD_DSP_INTH0 :: PCI_SET :: DMA_ERR [06:06] */
#define BCHP_AUD_DSP_INTH0_PCI_SET_DMA_ERR_MASK                    0x00000040
#define BCHP_AUD_DSP_INTH0_PCI_SET_DMA_ERR_SHIFT                   6

/* AUD_DSP_INTH0 :: PCI_SET :: DSP_BRIDGE_ERR [05:05] */
#define BCHP_AUD_DSP_INTH0_PCI_SET_DSP_BRIDGE_ERR_MASK             0x00000020
#define BCHP_AUD_DSP_INTH0_PCI_SET_DSP_BRIDGE_ERR_SHIFT            5

/* AUD_DSP_INTH0 :: PCI_SET :: UART [04:04] */
#define BCHP_AUD_DSP_INTH0_PCI_SET_UART_MASK                       0x00000010
#define BCHP_AUD_DSP_INTH0_PCI_SET_UART_SHIFT                      4

/* AUD_DSP_INTH0 :: PCI_SET :: IMC_PEEK_POKE [03:03] */
#define BCHP_AUD_DSP_INTH0_PCI_SET_IMC_PEEK_POKE_MASK              0x00000008
#define BCHP_AUD_DSP_INTH0_PCI_SET_IMC_PEEK_POKE_SHIFT             3

/* AUD_DSP_INTH0 :: PCI_SET :: DMA_XFER_DONE [02:02] */
#define BCHP_AUD_DSP_INTH0_PCI_SET_DMA_XFER_DONE_MASK              0x00000004
#define BCHP_AUD_DSP_INTH0_PCI_SET_DMA_XFER_DONE_SHIFT             2

/* AUD_DSP_INTH0 :: PCI_SET :: EXT_TIMER_ATTN [01:01] */
#define BCHP_AUD_DSP_INTH0_PCI_SET_EXT_TIMER_ATTN_MASK             0x00000002
#define BCHP_AUD_DSP_INTH0_PCI_SET_EXT_TIMER_ATTN_SHIFT            1

/* AUD_DSP_INTH0 :: PCI_SET :: WDOG_TIMER_ATTN [00:00] */
#define BCHP_AUD_DSP_INTH0_PCI_SET_WDOG_TIMER_ATTN_MASK            0x00000001
#define BCHP_AUD_DSP_INTH0_PCI_SET_WDOG_TIMER_ATTN_SHIFT           0

/***************************************************************************
 *PCI_CLEAR - PCI Interrupt Clear Register
 ***************************************************************************/
/* AUD_DSP_INTH0 :: PCI_CLEAR :: reserved0 [31:15] */
#define BCHP_AUD_DSP_INTH0_PCI_CLEAR_reserved0_MASK                0xffff8000
#define BCHP_AUD_DSP_INTH0_PCI_CLEAR_reserved0_SHIFT               15

/* AUD_DSP_INTH0 :: PCI_CLEAR :: ESR_SO5 [14:14] */
#define BCHP_AUD_DSP_INTH0_PCI_CLEAR_ESR_SO5_MASK                  0x00004000
#define BCHP_AUD_DSP_INTH0_PCI_CLEAR_ESR_SO5_SHIFT                 14

/* AUD_DSP_INTH0 :: PCI_CLEAR :: ESR_SO4 [13:13] */
#define BCHP_AUD_DSP_INTH0_PCI_CLEAR_ESR_SO4_MASK                  0x00002000
#define BCHP_AUD_DSP_INTH0_PCI_CLEAR_ESR_SO4_SHIFT                 13

/* AUD_DSP_INTH0 :: PCI_CLEAR :: ESR_SO3 [12:12] */
#define BCHP_AUD_DSP_INTH0_PCI_CLEAR_ESR_SO3_MASK                  0x00001000
#define BCHP_AUD_DSP_INTH0_PCI_CLEAR_ESR_SO3_SHIFT                 12

/* AUD_DSP_INTH0 :: PCI_CLEAR :: DMA_CC [11:11] */
#define BCHP_AUD_DSP_INTH0_PCI_CLEAR_DMA_CC_MASK                   0x00000800
#define BCHP_AUD_DSP_INTH0_PCI_CLEAR_DMA_CC_SHIFT                  11

/* AUD_DSP_INTH0 :: PCI_CLEAR :: ESR_SO2 [10:10] */
#define BCHP_AUD_DSP_INTH0_PCI_CLEAR_ESR_SO2_MASK                  0x00000400
#define BCHP_AUD_DSP_INTH0_PCI_CLEAR_ESR_SO2_SHIFT                 10

/* AUD_DSP_INTH0 :: PCI_CLEAR :: ESR_SO1 [09:09] */
#define BCHP_AUD_DSP_INTH0_PCI_CLEAR_ESR_SO1_MASK                  0x00000200
#define BCHP_AUD_DSP_INTH0_PCI_CLEAR_ESR_SO1_SHIFT                 9

/* AUD_DSP_INTH0 :: PCI_CLEAR :: ESR_SO0 [08:08] */
#define BCHP_AUD_DSP_INTH0_PCI_CLEAR_ESR_SO0_MASK                  0x00000100
#define BCHP_AUD_DSP_INTH0_PCI_CLEAR_ESR_SO0_SHIFT                 8

/* AUD_DSP_INTH0 :: PCI_CLEAR :: RGR_BRIDGE_ERR [07:07] */
#define BCHP_AUD_DSP_INTH0_PCI_CLEAR_RGR_BRIDGE_ERR_MASK           0x00000080
#define BCHP_AUD_DSP_INTH0_PCI_CLEAR_RGR_BRIDGE_ERR_SHIFT          7

/* AUD_DSP_INTH0 :: PCI_CLEAR :: DMA_ERR [06:06] */
#define BCHP_AUD_DSP_INTH0_PCI_CLEAR_DMA_ERR_MASK                  0x00000040
#define BCHP_AUD_DSP_INTH0_PCI_CLEAR_DMA_ERR_SHIFT                 6

/* AUD_DSP_INTH0 :: PCI_CLEAR :: DSP_BRIDGE_ERR [05:05] */
#define BCHP_AUD_DSP_INTH0_PCI_CLEAR_DSP_BRIDGE_ERR_MASK           0x00000020
#define BCHP_AUD_DSP_INTH0_PCI_CLEAR_DSP_BRIDGE_ERR_SHIFT          5

/* AUD_DSP_INTH0 :: PCI_CLEAR :: UART [04:04] */
#define BCHP_AUD_DSP_INTH0_PCI_CLEAR_UART_MASK                     0x00000010
#define BCHP_AUD_DSP_INTH0_PCI_CLEAR_UART_SHIFT                    4

/* AUD_DSP_INTH0 :: PCI_CLEAR :: IMC_PEEK_POKE [03:03] */
#define BCHP_AUD_DSP_INTH0_PCI_CLEAR_IMC_PEEK_POKE_MASK            0x00000008
#define BCHP_AUD_DSP_INTH0_PCI_CLEAR_IMC_PEEK_POKE_SHIFT           3

/* AUD_DSP_INTH0 :: PCI_CLEAR :: DMA_XFER_DONE [02:02] */
#define BCHP_AUD_DSP_INTH0_PCI_CLEAR_DMA_XFER_DONE_MASK            0x00000004
#define BCHP_AUD_DSP_INTH0_PCI_CLEAR_DMA_XFER_DONE_SHIFT           2

/* AUD_DSP_INTH0 :: PCI_CLEAR :: EXT_TIMER_ATTN [01:01] */
#define BCHP_AUD_DSP_INTH0_PCI_CLEAR_EXT_TIMER_ATTN_MASK           0x00000002
#define BCHP_AUD_DSP_INTH0_PCI_CLEAR_EXT_TIMER_ATTN_SHIFT          1

/* AUD_DSP_INTH0 :: PCI_CLEAR :: WDOG_TIMER_ATTN [00:00] */
#define BCHP_AUD_DSP_INTH0_PCI_CLEAR_WDOG_TIMER_ATTN_MASK          0x00000001
#define BCHP_AUD_DSP_INTH0_PCI_CLEAR_WDOG_TIMER_ATTN_SHIFT         0

/***************************************************************************
 *PCI_MASK_STATUS - PCI Interrupt Mask Status Register
 ***************************************************************************/
/* AUD_DSP_INTH0 :: PCI_MASK_STATUS :: reserved0 [31:15] */
#define BCHP_AUD_DSP_INTH0_PCI_MASK_STATUS_reserved0_MASK          0xffff8000
#define BCHP_AUD_DSP_INTH0_PCI_MASK_STATUS_reserved0_SHIFT         15

/* AUD_DSP_INTH0 :: PCI_MASK_STATUS :: ESR_SO5 [14:14] */
#define BCHP_AUD_DSP_INTH0_PCI_MASK_STATUS_ESR_SO5_MASK            0x00004000
#define BCHP_AUD_DSP_INTH0_PCI_MASK_STATUS_ESR_SO5_SHIFT           14

/* AUD_DSP_INTH0 :: PCI_MASK_STATUS :: ESR_SO4 [13:13] */
#define BCHP_AUD_DSP_INTH0_PCI_MASK_STATUS_ESR_SO4_MASK            0x00002000
#define BCHP_AUD_DSP_INTH0_PCI_MASK_STATUS_ESR_SO4_SHIFT           13

/* AUD_DSP_INTH0 :: PCI_MASK_STATUS :: ESR_SO3 [12:12] */
#define BCHP_AUD_DSP_INTH0_PCI_MASK_STATUS_ESR_SO3_MASK            0x00001000
#define BCHP_AUD_DSP_INTH0_PCI_MASK_STATUS_ESR_SO3_SHIFT           12

/* AUD_DSP_INTH0 :: PCI_MASK_STATUS :: DMA_CC [11:11] */
#define BCHP_AUD_DSP_INTH0_PCI_MASK_STATUS_DMA_CC_MASK             0x00000800
#define BCHP_AUD_DSP_INTH0_PCI_MASK_STATUS_DMA_CC_SHIFT            11

/* AUD_DSP_INTH0 :: PCI_MASK_STATUS :: ESR_SO2 [10:10] */
#define BCHP_AUD_DSP_INTH0_PCI_MASK_STATUS_ESR_SO2_MASK            0x00000400
#define BCHP_AUD_DSP_INTH0_PCI_MASK_STATUS_ESR_SO2_SHIFT           10

/* AUD_DSP_INTH0 :: PCI_MASK_STATUS :: ESR_SO1 [09:09] */
#define BCHP_AUD_DSP_INTH0_PCI_MASK_STATUS_ESR_SO1_MASK            0x00000200
#define BCHP_AUD_DSP_INTH0_PCI_MASK_STATUS_ESR_SO1_SHIFT           9

/* AUD_DSP_INTH0 :: PCI_MASK_STATUS :: ESR_SO0 [08:08] */
#define BCHP_AUD_DSP_INTH0_PCI_MASK_STATUS_ESR_SO0_MASK            0x00000100
#define BCHP_AUD_DSP_INTH0_PCI_MASK_STATUS_ESR_SO0_SHIFT           8

/* AUD_DSP_INTH0 :: PCI_MASK_STATUS :: RGR_BRIDGE_ERR [07:07] */
#define BCHP_AUD_DSP_INTH0_PCI_MASK_STATUS_RGR_BRIDGE_ERR_MASK     0x00000080
#define BCHP_AUD_DSP_INTH0_PCI_MASK_STATUS_RGR_BRIDGE_ERR_SHIFT    7

/* AUD_DSP_INTH0 :: PCI_MASK_STATUS :: DMA_ERR [06:06] */
#define BCHP_AUD_DSP_INTH0_PCI_MASK_STATUS_DMA_ERR_MASK            0x00000040
#define BCHP_AUD_DSP_INTH0_PCI_MASK_STATUS_DMA_ERR_SHIFT           6

/* AUD_DSP_INTH0 :: PCI_MASK_STATUS :: DSP_BRIDGE_ERR [05:05] */
#define BCHP_AUD_DSP_INTH0_PCI_MASK_STATUS_DSP_BRIDGE_ERR_MASK     0x00000020
#define BCHP_AUD_DSP_INTH0_PCI_MASK_STATUS_DSP_BRIDGE_ERR_SHIFT    5

/* AUD_DSP_INTH0 :: PCI_MASK_STATUS :: UART [04:04] */
#define BCHP_AUD_DSP_INTH0_PCI_MASK_STATUS_UART_MASK               0x00000010
#define BCHP_AUD_DSP_INTH0_PCI_MASK_STATUS_UART_SHIFT              4

/* AUD_DSP_INTH0 :: PCI_MASK_STATUS :: IMC_PEEK_POKE [03:03] */
#define BCHP_AUD_DSP_INTH0_PCI_MASK_STATUS_IMC_PEEK_POKE_MASK      0x00000008
#define BCHP_AUD_DSP_INTH0_PCI_MASK_STATUS_IMC_PEEK_POKE_SHIFT     3

/* AUD_DSP_INTH0 :: PCI_MASK_STATUS :: DMA_XFER_DONE [02:02] */
#define BCHP_AUD_DSP_INTH0_PCI_MASK_STATUS_DMA_XFER_DONE_MASK      0x00000004
#define BCHP_AUD_DSP_INTH0_PCI_MASK_STATUS_DMA_XFER_DONE_SHIFT     2

/* AUD_DSP_INTH0 :: PCI_MASK_STATUS :: EXT_TIMER_ATTN [01:01] */
#define BCHP_AUD_DSP_INTH0_PCI_MASK_STATUS_EXT_TIMER_ATTN_MASK     0x00000002
#define BCHP_AUD_DSP_INTH0_PCI_MASK_STATUS_EXT_TIMER_ATTN_SHIFT    1

/* AUD_DSP_INTH0 :: PCI_MASK_STATUS :: WDOG_TIMER_ATTN [00:00] */
#define BCHP_AUD_DSP_INTH0_PCI_MASK_STATUS_WDOG_TIMER_ATTN_MASK    0x00000001
#define BCHP_AUD_DSP_INTH0_PCI_MASK_STATUS_WDOG_TIMER_ATTN_SHIFT   0

/***************************************************************************
 *PCI_MASK_SET - PCI Interrupt Mask Set Register
 ***************************************************************************/
/* AUD_DSP_INTH0 :: PCI_MASK_SET :: reserved0 [31:15] */
#define BCHP_AUD_DSP_INTH0_PCI_MASK_SET_reserved0_MASK             0xffff8000
#define BCHP_AUD_DSP_INTH0_PCI_MASK_SET_reserved0_SHIFT            15

/* AUD_DSP_INTH0 :: PCI_MASK_SET :: ESR_SO5 [14:14] */
#define BCHP_AUD_DSP_INTH0_PCI_MASK_SET_ESR_SO5_MASK               0x00004000
#define BCHP_AUD_DSP_INTH0_PCI_MASK_SET_ESR_SO5_SHIFT              14

/* AUD_DSP_INTH0 :: PCI_MASK_SET :: ESR_SO4 [13:13] */
#define BCHP_AUD_DSP_INTH0_PCI_MASK_SET_ESR_SO4_MASK               0x00002000
#define BCHP_AUD_DSP_INTH0_PCI_MASK_SET_ESR_SO4_SHIFT              13

/* AUD_DSP_INTH0 :: PCI_MASK_SET :: ESR_SO3 [12:12] */
#define BCHP_AUD_DSP_INTH0_PCI_MASK_SET_ESR_SO3_MASK               0x00001000
#define BCHP_AUD_DSP_INTH0_PCI_MASK_SET_ESR_SO3_SHIFT              12

/* AUD_DSP_INTH0 :: PCI_MASK_SET :: DMA_CC [11:11] */
#define BCHP_AUD_DSP_INTH0_PCI_MASK_SET_DMA_CC_MASK                0x00000800
#define BCHP_AUD_DSP_INTH0_PCI_MASK_SET_DMA_CC_SHIFT               11

/* AUD_DSP_INTH0 :: PCI_MASK_SET :: ESR_SO2 [10:10] */
#define BCHP_AUD_DSP_INTH0_PCI_MASK_SET_ESR_SO2_MASK               0x00000400
#define BCHP_AUD_DSP_INTH0_PCI_MASK_SET_ESR_SO2_SHIFT              10

/* AUD_DSP_INTH0 :: PCI_MASK_SET :: ESR_SO1 [09:09] */
#define BCHP_AUD_DSP_INTH0_PCI_MASK_SET_ESR_SO1_MASK               0x00000200
#define BCHP_AUD_DSP_INTH0_PCI_MASK_SET_ESR_SO1_SHIFT              9

/* AUD_DSP_INTH0 :: PCI_MASK_SET :: ESR_SO0 [08:08] */
#define BCHP_AUD_DSP_INTH0_PCI_MASK_SET_ESR_SO0_MASK               0x00000100
#define BCHP_AUD_DSP_INTH0_PCI_MASK_SET_ESR_SO0_SHIFT              8

/* AUD_DSP_INTH0 :: PCI_MASK_SET :: RGR_BRIDGE_ERR [07:07] */
#define BCHP_AUD_DSP_INTH0_PCI_MASK_SET_RGR_BRIDGE_ERR_MASK        0x00000080
#define BCHP_AUD_DSP_INTH0_PCI_MASK_SET_RGR_BRIDGE_ERR_SHIFT       7

/* AUD_DSP_INTH0 :: PCI_MASK_SET :: DMA_ERR [06:06] */
#define BCHP_AUD_DSP_INTH0_PCI_MASK_SET_DMA_ERR_MASK               0x00000040
#define BCHP_AUD_DSP_INTH0_PCI_MASK_SET_DMA_ERR_SHIFT              6

/* AUD_DSP_INTH0 :: PCI_MASK_SET :: DSP_BRIDGE_ERR [05:05] */
#define BCHP_AUD_DSP_INTH0_PCI_MASK_SET_DSP_BRIDGE_ERR_MASK        0x00000020
#define BCHP_AUD_DSP_INTH0_PCI_MASK_SET_DSP_BRIDGE_ERR_SHIFT       5

/* AUD_DSP_INTH0 :: PCI_MASK_SET :: UART [04:04] */
#define BCHP_AUD_DSP_INTH0_PCI_MASK_SET_UART_MASK                  0x00000010
#define BCHP_AUD_DSP_INTH0_PCI_MASK_SET_UART_SHIFT                 4

/* AUD_DSP_INTH0 :: PCI_MASK_SET :: IMC_PEEK_POKE [03:03] */
#define BCHP_AUD_DSP_INTH0_PCI_MASK_SET_IMC_PEEK_POKE_MASK         0x00000008
#define BCHP_AUD_DSP_INTH0_PCI_MASK_SET_IMC_PEEK_POKE_SHIFT        3

/* AUD_DSP_INTH0 :: PCI_MASK_SET :: DMA_XFER_DONE [02:02] */
#define BCHP_AUD_DSP_INTH0_PCI_MASK_SET_DMA_XFER_DONE_MASK         0x00000004
#define BCHP_AUD_DSP_INTH0_PCI_MASK_SET_DMA_XFER_DONE_SHIFT        2

/* AUD_DSP_INTH0 :: PCI_MASK_SET :: EXT_TIMER_ATTN [01:01] */
#define BCHP_AUD_DSP_INTH0_PCI_MASK_SET_EXT_TIMER_ATTN_MASK        0x00000002
#define BCHP_AUD_DSP_INTH0_PCI_MASK_SET_EXT_TIMER_ATTN_SHIFT       1

/* AUD_DSP_INTH0 :: PCI_MASK_SET :: WDOG_TIMER_ATTN [00:00] */
#define BCHP_AUD_DSP_INTH0_PCI_MASK_SET_WDOG_TIMER_ATTN_MASK       0x00000001
#define BCHP_AUD_DSP_INTH0_PCI_MASK_SET_WDOG_TIMER_ATTN_SHIFT      0

/***************************************************************************
 *PCI_MASK_CLEAR - PCI Interrupt Mask Clear Register
 ***************************************************************************/
/* AUD_DSP_INTH0 :: PCI_MASK_CLEAR :: reserved0 [31:15] */
#define BCHP_AUD_DSP_INTH0_PCI_MASK_CLEAR_reserved0_MASK           0xffff8000
#define BCHP_AUD_DSP_INTH0_PCI_MASK_CLEAR_reserved0_SHIFT          15

/* AUD_DSP_INTH0 :: PCI_MASK_CLEAR :: ESR_SO5 [14:14] */
#define BCHP_AUD_DSP_INTH0_PCI_MASK_CLEAR_ESR_SO5_MASK             0x00004000
#define BCHP_AUD_DSP_INTH0_PCI_MASK_CLEAR_ESR_SO5_SHIFT            14

/* AUD_DSP_INTH0 :: PCI_MASK_CLEAR :: ESR_SO4 [13:13] */
#define BCHP_AUD_DSP_INTH0_PCI_MASK_CLEAR_ESR_SO4_MASK             0x00002000
#define BCHP_AUD_DSP_INTH0_PCI_MASK_CLEAR_ESR_SO4_SHIFT            13

/* AUD_DSP_INTH0 :: PCI_MASK_CLEAR :: ESR_SO3 [12:12] */
#define BCHP_AUD_DSP_INTH0_PCI_MASK_CLEAR_ESR_SO3_MASK             0x00001000
#define BCHP_AUD_DSP_INTH0_PCI_MASK_CLEAR_ESR_SO3_SHIFT            12

/* AUD_DSP_INTH0 :: PCI_MASK_CLEAR :: DMA_CC [11:11] */
#define BCHP_AUD_DSP_INTH0_PCI_MASK_CLEAR_DMA_CC_MASK              0x00000800
#define BCHP_AUD_DSP_INTH0_PCI_MASK_CLEAR_DMA_CC_SHIFT             11

/* AUD_DSP_INTH0 :: PCI_MASK_CLEAR :: ESR_SO2 [10:10] */
#define BCHP_AUD_DSP_INTH0_PCI_MASK_CLEAR_ESR_SO2_MASK             0x00000400
#define BCHP_AUD_DSP_INTH0_PCI_MASK_CLEAR_ESR_SO2_SHIFT            10

/* AUD_DSP_INTH0 :: PCI_MASK_CLEAR :: ESR_SO1 [09:09] */
#define BCHP_AUD_DSP_INTH0_PCI_MASK_CLEAR_ESR_SO1_MASK             0x00000200
#define BCHP_AUD_DSP_INTH0_PCI_MASK_CLEAR_ESR_SO1_SHIFT            9

/* AUD_DSP_INTH0 :: PCI_MASK_CLEAR :: ESR_SO0 [08:08] */
#define BCHP_AUD_DSP_INTH0_PCI_MASK_CLEAR_ESR_SO0_MASK             0x00000100
#define BCHP_AUD_DSP_INTH0_PCI_MASK_CLEAR_ESR_SO0_SHIFT            8

/* AUD_DSP_INTH0 :: PCI_MASK_CLEAR :: RGR_BRIDGE_ERR [07:07] */
#define BCHP_AUD_DSP_INTH0_PCI_MASK_CLEAR_RGR_BRIDGE_ERR_MASK      0x00000080
#define BCHP_AUD_DSP_INTH0_PCI_MASK_CLEAR_RGR_BRIDGE_ERR_SHIFT     7

/* AUD_DSP_INTH0 :: PCI_MASK_CLEAR :: DMA_ERR [06:06] */
#define BCHP_AUD_DSP_INTH0_PCI_MASK_CLEAR_DMA_ERR_MASK             0x00000040
#define BCHP_AUD_DSP_INTH0_PCI_MASK_CLEAR_DMA_ERR_SHIFT            6

/* AUD_DSP_INTH0 :: PCI_MASK_CLEAR :: DSP_BRIDGE_ERR [05:05] */
#define BCHP_AUD_DSP_INTH0_PCI_MASK_CLEAR_DSP_BRIDGE_ERR_MASK      0x00000020
#define BCHP_AUD_DSP_INTH0_PCI_MASK_CLEAR_DSP_BRIDGE_ERR_SHIFT     5

/* AUD_DSP_INTH0 :: PCI_MASK_CLEAR :: UART [04:04] */
#define BCHP_AUD_DSP_INTH0_PCI_MASK_CLEAR_UART_MASK                0x00000010
#define BCHP_AUD_DSP_INTH0_PCI_MASK_CLEAR_UART_SHIFT               4

/* AUD_DSP_INTH0 :: PCI_MASK_CLEAR :: IMC_PEEK_POKE [03:03] */
#define BCHP_AUD_DSP_INTH0_PCI_MASK_CLEAR_IMC_PEEK_POKE_MASK       0x00000008
#define BCHP_AUD_DSP_INTH0_PCI_MASK_CLEAR_IMC_PEEK_POKE_SHIFT      3

/* AUD_DSP_INTH0 :: PCI_MASK_CLEAR :: DMA_XFER_DONE [02:02] */
#define BCHP_AUD_DSP_INTH0_PCI_MASK_CLEAR_DMA_XFER_DONE_MASK       0x00000004
#define BCHP_AUD_DSP_INTH0_PCI_MASK_CLEAR_DMA_XFER_DONE_SHIFT      2

/* AUD_DSP_INTH0 :: PCI_MASK_CLEAR :: EXT_TIMER_ATTN [01:01] */
#define BCHP_AUD_DSP_INTH0_PCI_MASK_CLEAR_EXT_TIMER_ATTN_MASK      0x00000002
#define BCHP_AUD_DSP_INTH0_PCI_MASK_CLEAR_EXT_TIMER_ATTN_SHIFT     1

/* AUD_DSP_INTH0 :: PCI_MASK_CLEAR :: WDOG_TIMER_ATTN [00:00] */
#define BCHP_AUD_DSP_INTH0_PCI_MASK_CLEAR_WDOG_TIMER_ATTN_MASK     0x00000001
#define BCHP_AUD_DSP_INTH0_PCI_MASK_CLEAR_WDOG_TIMER_ATTN_SHIFT    0

#endif /* #ifndef BCHP_AUD_DSP_INTH0_H__ */

/* End of File */
