INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/adi_hdl/projects/fmcomms2/myAd9361/myAd9361.gen/sources_1/ip/ad9361_fifo/sim/ad9361_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ad9361_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/adi_hdl/projects/fmcomms2/myAd9361/myAd9361.gen/sources_1/ip/bbp_clk_gen/bbp_clk_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bbp_clk_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/adi_hdl/projects/fmcomms2/myAd9361/myAd9361.gen/sources_1/ip/bbp_clk_gen/bbp_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bbp_clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/python_project/bbp_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rxPath
INFO: [VRFC 10-311] analyzing module txPath
INFO: [VRFC 10-311] analyzing module bbp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/adi_hdl/projects/fmcomms2/myAd9361/myAd9361.srcs/sim_1/new/bbpTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bbpTB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/adi_hdl/projects/fmcomms2/myAd9361/myAd9361.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
