// Seed: 569650848
module module_0 (
    input tri1 id_0,
    input tri  id_1
);
  wire id_3;
endmodule
module module_1 (
    output wire id_0,
    input wand id_1,
    input logic id_2,
    output logic id_3,
    input tri id_4,
    input uwire id_5,
    input wor id_6,
    input supply0 id_7
    , id_10,
    output supply1 id_8
);
  always @(*) begin
    id_8 = 1;
  end
  module_0(
      id_6, id_5
  );
  always @(negedge 1)
    if ($display) begin
      if (1) begin
        id_3 <= id_2;
      end
    end else begin
      if (id_6) id_0 = 1;
    end
  wand id_11;
  wire id_12;
  assign id_0  = id_11 != id_4 - 1;
  assign id_11 = 1 ? id_4 : 1'd0;
  wire id_13;
endmodule
