# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../l_00_gate level.srcs/sources_1/new/eq_comp_1bit.sv" \
"../../../../l_00_gate level.srcs/sources_1/new/eq_comp_2bit.sv" \
"../../../../l_00_gate level.srcs/sim_1/new/eq_comp_2bit_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
