-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
-- Date        : Sun May 14 13:53:11 2023
-- Host        : DESKTOP-JP2R5GF running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               D:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ip/sys_top_v2nfc_0_2/sys_top_v2nfc_0_2_sim_netlist.vhdl
-- Design      : sys_top_v2nfc_0_2
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xczu17eg-ffvc1760-2-e
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_v2nfc_0_2_NPCG_Toggle_BNC_B_erase is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    iOpcode_0_sp_1 : out STD_LOGIC;
    wBNC_B_erase_PM_CASelect : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[3]_0\ : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[6]_0\ : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[7]_0\ : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[7]_1\ : out STD_LOGIC;
    \rCAData_reg[0]_0\ : out STD_LOGIC;
    \rCAData_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_rCurState_reg[9]_0\ : out STD_LOGIC;
    \rCAData_reg[5]_0\ : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[9]_1\ : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[9]_2\ : out STD_LOGIC;
    \rCAData_reg[4]_0\ : out STD_LOGIC;
    rCMDReady_reg : out STD_LOGIC;
    rCMDReady_reg_0 : out STD_LOGIC;
    rCMDReady_reg_1 : out STD_LOGIC;
    \rTargetWay_reg[0]_0\ : out STD_LOGIC;
    \rTargetWay_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    iReset : in STD_LOGIC;
    iSystemClock : in STD_LOGIC;
    rMultiplaneSuspend_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_rCurState_reg[7]_2\ : in STD_LOGIC;
    \rCAData_reg[7]_0\ : in STD_LOGIC;
    \rCAData_reg[6]_0\ : in STD_LOGIC;
    \rCAData_reg[6]_1\ : in STD_LOGIC;
    iSourceID : in STD_LOGIC_VECTOR ( 0 to 0 );
    rEraseResume_reg_0 : in STD_LOGIC;
    wPM_LastStep_PCG_PM : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_rCurState_reg[6]_1\ : in STD_LOGIC;
    \FSM_onehot_rCurState_reg[5]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    iOpcode : in STD_LOGIC_VECTOR ( 3 downto 0 );
    iTargetID : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_rCurState_reg[1]_0\ : in STD_LOGIC;
    \rNumOfCommand[3]_i_3\ : in STD_LOGIC;
    \rNumOfCommand[3]_i_3_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rNumOfCommand[3]_i_3_1\ : in STD_LOGIC;
    \rNumOfCommand[3]_i_3_2\ : in STD_LOGIC;
    \rNumOfCommand[1]_i_4\ : in STD_LOGIC;
    wBNC_P_prog_PM_NumOfData : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rNumOfCommand[1]_i_4_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rNumOfCommand[1]_i_4_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rNumOfCommand[2]_i_3\ : in STD_LOGIC;
    \rNumOfCommand[0]_i_3\ : in STD_LOGIC;
    \rNumOfCommand[0]_i_3_0\ : in STD_LOGIC;
    CABuffer_i_9 : in STD_LOGIC;
    CABuffer_i_9_0 : in STD_LOGIC;
    \rPO_ChipEnable[14]_i_2\ : in STD_LOGIC;
    CABuffer_i_6 : in STD_LOGIC;
    wBNC_P_prog_PM_CAData : in STD_LOGIC_VECTOR ( 3 downto 0 );
    CABuffer_i_12_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    CABuffer_i_4 : in STD_LOGIC;
    CABuffer_i_4_0 : in STD_LOGIC;
    CABuffer_i_2 : in STD_LOGIC;
    CABuffer_i_3 : in STD_LOGIC;
    \rPO_ChipEnable[10]_i_2\ : in STD_LOGIC;
    \rPO_ChipEnable[11]_i_2\ : in STD_LOGIC;
    \rPO_ChipEnable[14]_i_2_0\ : in STD_LOGIC;
    \rPO_ChipEnable[14]_i_3_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rPO_ChipEnable[14]_i_3_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rTargetWay_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \rRowAddress_reg[23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sys_top_v2nfc_0_2_NPCG_Toggle_BNC_B_erase : entity is "NPCG_Toggle_BNC_B_erase";
end sys_top_v2nfc_0_2_NPCG_Toggle_BNC_B_erase;

architecture STRUCTURE of sys_top_v2nfc_0_2_NPCG_Toggle_BNC_B_erase is
  signal CABuffer_i_32_n_0 : STD_LOGIC;
  signal CABuffer_i_35_n_0 : STD_LOGIC;
  signal CABuffer_i_44_n_0 : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_onehot_rCurState[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rCurState[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rCurState[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rCurState[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rCurState[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rCurState[6]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rCurState[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rCurState_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_rCurState_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_rCurState_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_rCurState_reg_n_0_[4]\ : STD_LOGIC;
  signal \FSM_onehot_rCurState_reg_n_0_[8]\ : STD_LOGIC;
  signal \FSM_onehot_rCurState_reg_n_0_[9]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal data0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal data2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal data3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal iOpcode_0_sn_1 : STD_LOGIC;
  signal \rCAData[0]_i_1_n_0\ : STD_LOGIC;
  signal \rCAData[0]_i_2_n_0\ : STD_LOGIC;
  signal \rCAData[1]_i_1_n_0\ : STD_LOGIC;
  signal \rCAData[1]_i_2_n_0\ : STD_LOGIC;
  signal \rCAData[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \rCAData[1]_i_4_n_0\ : STD_LOGIC;
  signal \rCAData[2]_i_1_n_0\ : STD_LOGIC;
  signal \rCAData[2]_i_2_n_0\ : STD_LOGIC;
  signal \rCAData[3]_i_1_n_0\ : STD_LOGIC;
  signal \rCAData[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \rCAData[3]_i_3_n_0\ : STD_LOGIC;
  signal \rCAData[3]_i_4_n_0\ : STD_LOGIC;
  signal \rCAData[4]_i_1_n_0\ : STD_LOGIC;
  signal \rCAData[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \rCAData[5]_i_1_n_0\ : STD_LOGIC;
  signal \rCAData[5]_i_2_n_0\ : STD_LOGIC;
  signal \rCAData[6]_i_1_n_0\ : STD_LOGIC;
  signal \rCAData[6]_i_2_n_0\ : STD_LOGIC;
  signal \rCAData[6]_i_3_n_0\ : STD_LOGIC;
  signal \rCAData[6]_i_4_n_0\ : STD_LOGIC;
  signal \rCAData[6]_i_5_n_0\ : STD_LOGIC;
  signal \rCAData[7]_i_10__0_n_0\ : STD_LOGIC;
  signal \rCAData[7]_i_11_n_0\ : STD_LOGIC;
  signal \rCAData[7]_i_1_n_0\ : STD_LOGIC;
  signal \rCAData[7]_i_2_n_0\ : STD_LOGIC;
  signal \rCAData[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \rCAData[7]_i_4_n_0\ : STD_LOGIC;
  signal \rCAData[7]_i_5_n_0\ : STD_LOGIC;
  signal \rCAData[7]_i_6__0_n_0\ : STD_LOGIC;
  signal \rCAData[7]_i_7_n_0\ : STD_LOGIC;
  signal rDoNotCommit : STD_LOGIC;
  signal rMultiplaneSuspend : STD_LOGIC;
  signal \rNumOfCommand[1]_i_9_n_0\ : STD_LOGIC;
  signal \rNumOfCommand[3]_i_6_n_0\ : STD_LOGIC;
  signal \rPO_ChipEnable[10]_i_6_n_0\ : STD_LOGIC;
  signal \rPO_ChipEnable[11]_i_6_n_0\ : STD_LOGIC;
  signal \rPO_ChipEnable[14]_i_6_n_0\ : STD_LOGIC;
  signal \rRowAddress_reg_n_0_[0]\ : STD_LOGIC;
  signal \rRowAddress_reg_n_0_[1]\ : STD_LOGIC;
  signal \rRowAddress_reg_n_0_[2]\ : STD_LOGIC;
  signal \rRowAddress_reg_n_0_[3]\ : STD_LOGIC;
  signal \rRowAddress_reg_n_0_[4]\ : STD_LOGIC;
  signal \rRowAddress_reg_n_0_[5]\ : STD_LOGIC;
  signal \rRowAddress_reg_n_0_[6]\ : STD_LOGIC;
  signal \rRowAddress_reg_n_0_[7]\ : STD_LOGIC;
  signal rTargetWay0 : STD_LOGIC;
  signal wBNC_B_erase_PM_CAData : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^wbnc_b_erase_pm_caselect\ : STD_LOGIC;
  signal wBNC_B_erase_PM_TargetWay : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_rCurState[0]_i_1__3\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \FSM_onehot_rCurState[1]_i_1__3\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \FSM_onehot_rCurState[2]_i_1__3\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \FSM_onehot_rCurState[3]_i_1__0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \FSM_onehot_rCurState[6]_i_1__0\ : label is "soft_lutpair3";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[0]\ : label is "State_NCmdPreset:0000000001,State_NCmdWrite1:0000000100,State_NCmdWrite0:0000000010,State_WaitDone:0000100000,State_NTMIssue:0000001000,State_NCALIssue:0010000000,State_Idle:0001000000,State_NAddrWrite1:0100000000,State_NAddrWrite0:0000010000,State_NAddrWrite2:1000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[1]\ : label is "State_NCmdPreset:0000000001,State_NCmdWrite1:0000000100,State_NCmdWrite0:0000000010,State_WaitDone:0000100000,State_NTMIssue:0000001000,State_NCALIssue:0010000000,State_Idle:0001000000,State_NAddrWrite1:0100000000,State_NAddrWrite0:0000010000,State_NAddrWrite2:1000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[2]\ : label is "State_NCmdPreset:0000000001,State_NCmdWrite1:0000000100,State_NCmdWrite0:0000000010,State_WaitDone:0000100000,State_NTMIssue:0000001000,State_NCALIssue:0010000000,State_Idle:0001000000,State_NAddrWrite1:0100000000,State_NAddrWrite0:0000010000,State_NAddrWrite2:1000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[3]\ : label is "State_NCmdPreset:0000000001,State_NCmdWrite1:0000000100,State_NCmdWrite0:0000000010,State_WaitDone:0000100000,State_NTMIssue:0000001000,State_NCALIssue:0010000000,State_Idle:0001000000,State_NAddrWrite1:0100000000,State_NAddrWrite0:0000010000,State_NAddrWrite2:1000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[4]\ : label is "State_NCmdPreset:0000000001,State_NCmdWrite1:0000000100,State_NCmdWrite0:0000000010,State_WaitDone:0000100000,State_NTMIssue:0000001000,State_NCALIssue:0010000000,State_Idle:0001000000,State_NAddrWrite1:0100000000,State_NAddrWrite0:0000010000,State_NAddrWrite2:1000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[5]\ : label is "State_NCmdPreset:0000000001,State_NCmdWrite1:0000000100,State_NCmdWrite0:0000000010,State_WaitDone:0000100000,State_NTMIssue:0000001000,State_NCALIssue:0010000000,State_Idle:0001000000,State_NAddrWrite1:0100000000,State_NAddrWrite0:0000010000,State_NAddrWrite2:1000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[6]\ : label is "State_NCmdPreset:0000000001,State_NCmdWrite1:0000000100,State_NCmdWrite0:0000000010,State_WaitDone:0000100000,State_NTMIssue:0000001000,State_NCALIssue:0010000000,State_Idle:0001000000,State_NAddrWrite1:0100000000,State_NAddrWrite0:0000010000,State_NAddrWrite2:1000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[7]\ : label is "State_NCmdPreset:0000000001,State_NCmdWrite1:0000000100,State_NCmdWrite0:0000000010,State_WaitDone:0000100000,State_NTMIssue:0000001000,State_NCALIssue:0010000000,State_Idle:0001000000,State_NAddrWrite1:0100000000,State_NAddrWrite0:0000010000,State_NAddrWrite2:1000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[8]\ : label is "State_NCmdPreset:0000000001,State_NCmdWrite1:0000000100,State_NCmdWrite0:0000000010,State_WaitDone:0000100000,State_NTMIssue:0000001000,State_NCALIssue:0010000000,State_Idle:0001000000,State_NAddrWrite1:0100000000,State_NAddrWrite0:0000010000,State_NAddrWrite2:1000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[9]\ : label is "State_NCmdPreset:0000000001,State_NCmdWrite1:0000000100,State_NCmdWrite0:0000000010,State_WaitDone:0000100000,State_NTMIssue:0000001000,State_NCALIssue:0010000000,State_Idle:0001000000,State_NAddrWrite1:0100000000,State_NAddrWrite0:0000010000,State_NAddrWrite2:1000000000";
  attribute SOFT_HLUTNM of \rCAData[1]_i_2\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \rCAData[3]_i_2__0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \rCAData[3]_i_3\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \rCAData[6]_i_5\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \rCAData[7]_i_11\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \rCAData[7]_i_4\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \rCAData[7]_i_7\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \rCAData[7]_i_9\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \rNumOfCommand[3]_i_6\ : label is "soft_lutpair3";
begin
  D(0) <= \^d\(0);
  Q(3 downto 0) <= \^q\(3 downto 0);
  iOpcode_0_sp_1 <= iOpcode_0_sn_1;
  wBNC_B_erase_PM_CASelect <= \^wbnc_b_erase_pm_caselect\;
CABuffer_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000BFFF"
    )
        port map (
      I0 => CABuffer_i_2,
      I1 => \rNumOfCommand[1]_i_4_0\(0),
      I2 => \^q\(2),
      I3 => \rNumOfCommand[1]_i_4\,
      I4 => CABuffer_i_32_n_0,
      I5 => \rPO_ChipEnable[14]_i_2\,
      O => \FSM_onehot_rCurState_reg[9]_1\
    );
CABuffer_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000BFFF"
    )
        port map (
      I0 => CABuffer_i_3,
      I1 => \rNumOfCommand[1]_i_4_0\(0),
      I2 => \^q\(2),
      I3 => \rNumOfCommand[1]_i_4\,
      I4 => CABuffer_i_35_n_0,
      I5 => \rPO_ChipEnable[14]_i_2\,
      O => \FSM_onehot_rCurState_reg[9]_2\
    );
CABuffer_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAA0800"
    )
        port map (
      I0 => CABuffer_i_4,
      I1 => wBNC_B_erase_PM_CAData(5),
      I2 => \^q\(2),
      I3 => \rNumOfCommand[1]_i_4\,
      I4 => CABuffer_i_4_0,
      I5 => \rPO_ChipEnable[14]_i_2\,
      O => \rCAData_reg[5]_0\
    );
CABuffer_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000BFFF"
    )
        port map (
      I0 => CABuffer_i_6,
      I1 => \rNumOfCommand[1]_i_4_0\(0),
      I2 => \^q\(2),
      I3 => \rNumOfCommand[1]_i_4\,
      I4 => CABuffer_i_44_n_0,
      I5 => \rPO_ChipEnable[14]_i_2\,
      O => \FSM_onehot_rCurState_reg[9]_0\
    );
CABuffer_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAA0800"
    )
        port map (
      I0 => CABuffer_i_9,
      I1 => wBNC_B_erase_PM_CAData(0),
      I2 => \^q\(2),
      I3 => \rNumOfCommand[1]_i_4\,
      I4 => CABuffer_i_9_0,
      I5 => \rPO_ChipEnable[14]_i_2\,
      O => \rCAData_reg[0]_0\
    );
CABuffer_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101010D01F1F1FDF"
    )
        port map (
      I0 => wBNC_B_erase_PM_CAData(7),
      I1 => \^q\(2),
      I2 => \rNumOfCommand[1]_i_4\,
      I3 => wBNC_P_prog_PM_CAData(3),
      I4 => \rNumOfCommand[1]_i_4_0\(0),
      I5 => CABuffer_i_12_0(3),
      O => CABuffer_i_32_n_0
    );
CABuffer_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101010D01F1F1FDF"
    )
        port map (
      I0 => wBNC_B_erase_PM_CAData(6),
      I1 => \^q\(2),
      I2 => \rNumOfCommand[1]_i_4\,
      I3 => wBNC_P_prog_PM_CAData(2),
      I4 => \rNumOfCommand[1]_i_4_0\(0),
      I5 => CABuffer_i_12_0(2),
      O => CABuffer_i_35_n_0
    );
CABuffer_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101010D01F1F1FDF"
    )
        port map (
      I0 => wBNC_B_erase_PM_CAData(4),
      I1 => \^q\(2),
      I2 => \rNumOfCommand[1]_i_4\,
      I3 => wBNC_P_prog_PM_CAData(1),
      I4 => \rNumOfCommand[1]_i_4_0\(0),
      I5 => CABuffer_i_12_0(1),
      O => \rCAData_reg[4]_0\
    );
CABuffer_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101010D01F1F1FDF"
    )
        port map (
      I0 => wBNC_B_erase_PM_CAData(3),
      I1 => \^q\(2),
      I2 => \rNumOfCommand[1]_i_4\,
      I3 => wBNC_P_prog_PM_CAData(0),
      I4 => \rNumOfCommand[1]_i_4_0\(0),
      I5 => CABuffer_i_12_0(0),
      O => CABuffer_i_44_n_0
    );
\FSM_onehot_rCurState[0]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => data0(0),
      I1 => \FSM_onehot_rCurState_reg[1]_0\,
      O => \FSM_onehot_rCurState[0]_i_1__3_n_0\
    );
\FSM_onehot_rCurState[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \FSM_onehot_rCurState_reg_n_0_[0]\,
      I1 => data0(0),
      I2 => \FSM_onehot_rCurState_reg[1]_0\,
      O => \FSM_onehot_rCurState[1]_i_1__3_n_0\
    );
\FSM_onehot_rCurState[2]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_onehot_rCurState_reg_n_0_[9]\,
      I1 => rDoNotCommit,
      O => \FSM_onehot_rCurState[2]_i_1__3_n_0\
    );
\FSM_onehot_rCurState[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF444"
    )
        port map (
      I0 => wPM_LastStep_PCG_PM(1),
      I1 => \^q\(0),
      I2 => rDoNotCommit,
      I3 => \FSM_onehot_rCurState_reg_n_0_[9]\,
      I4 => \FSM_onehot_rCurState_reg_n_0_[2]\,
      O => \FSM_onehot_rCurState[3]_i_1__0_n_0\
    );
\FSM_onehot_rCurState[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(1),
      I1 => wPM_LastStep_PCG_PM(0),
      I2 => \FSM_onehot_rCurState_reg[6]_1\,
      I3 => \^q\(2),
      O => \FSM_onehot_rCurState[6]_i_1__0_n_0\
    );
\FSM_onehot_rCurState[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => iOpcode(0),
      I1 => rEraseResume_reg_0,
      I2 => iTargetID(1),
      I3 => iOpcode(1),
      I4 => iTargetID(0),
      I5 => \FSM_onehot_rCurState[6]_i_4_n_0\,
      O => iOpcode_0_sn_1
    );
\FSM_onehot_rCurState[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => iOpcode(2),
      I1 => iTargetID(3),
      I2 => rEraseResume_reg_0,
      I3 => iOpcode(3),
      I4 => iTargetID(2),
      O => \FSM_onehot_rCurState[6]_i_4_n_0\
    );
\FSM_onehot_rCurState[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => rTargetWay0,
      I1 => \^q\(3),
      I2 => \FSM_onehot_rCurState_reg[7]_2\,
      O => \FSM_onehot_rCurState[7]_i_1__0_n_0\
    );
\FSM_onehot_rCurState_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iSystemClock,
      CE => '1',
      D => \FSM_onehot_rCurState[0]_i_1__3_n_0\,
      Q => \FSM_onehot_rCurState_reg_n_0_[0]\,
      R => iReset
    );
\FSM_onehot_rCurState_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iSystemClock,
      CE => '1',
      D => \FSM_onehot_rCurState[1]_i_1__3_n_0\,
      Q => \FSM_onehot_rCurState_reg_n_0_[1]\,
      R => iReset
    );
\FSM_onehot_rCurState_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iSystemClock,
      CE => '1',
      D => \FSM_onehot_rCurState[2]_i_1__3_n_0\,
      Q => \FSM_onehot_rCurState_reg_n_0_[2]\,
      R => iReset
    );
\FSM_onehot_rCurState_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iSystemClock,
      CE => '1',
      D => \FSM_onehot_rCurState[3]_i_1__0_n_0\,
      Q => \^q\(0),
      R => iReset
    );
\FSM_onehot_rCurState_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iSystemClock,
      CE => '1',
      D => \FSM_onehot_rCurState_reg_n_0_[1]\,
      Q => \FSM_onehot_rCurState_reg_n_0_[4]\,
      R => iReset
    );
\FSM_onehot_rCurState_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iSystemClock,
      CE => '1',
      D => \FSM_onehot_rCurState_reg[5]_0\(0),
      Q => \^q\(1),
      R => iReset
    );
\FSM_onehot_rCurState_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => iSystemClock,
      CE => '1',
      D => \FSM_onehot_rCurState[6]_i_1__0_n_0\,
      Q => \^q\(2),
      S => iReset
    );
\FSM_onehot_rCurState_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iSystemClock,
      CE => '1',
      D => \FSM_onehot_rCurState[7]_i_1__0_n_0\,
      Q => \^q\(3),
      R => iReset
    );
\FSM_onehot_rCurState_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iSystemClock,
      CE => '1',
      D => \FSM_onehot_rCurState_reg_n_0_[4]\,
      Q => \FSM_onehot_rCurState_reg_n_0_[8]\,
      R => iReset
    );
\FSM_onehot_rCurState_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iSystemClock,
      CE => '1',
      D => \FSM_onehot_rCurState_reg_n_0_[8]\,
      Q => \FSM_onehot_rCurState_reg_n_0_[9]\,
      R => iReset
    );
\rCAData[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A0A080808A80"
    )
        port map (
      I0 => \rCAData[7]_i_2_n_0\,
      I1 => \rCAData[0]_i_2_n_0\,
      I2 => \rCAData[6]_i_4_n_0\,
      I3 => data3(0),
      I4 => \rCAData[6]_i_3_n_0\,
      I5 => \rCAData[7]_i_5_n_0\,
      O => \rCAData[0]_i_1_n_0\
    );
\rCAData[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEA0000002A"
    )
        port map (
      I0 => \rRowAddress_reg_n_0_[0]\,
      I1 => \FSM_onehot_rCurState_reg[7]_2\,
      I2 => \^q\(3),
      I3 => rTargetWay0,
      I4 => \rCAData[7]_i_7_n_0\,
      I5 => data2(0),
      O => \rCAData[0]_i_2_n_0\
    );
\rCAData[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000A8AAAAAAAA"
    )
        port map (
      I0 => \rCAData[7]_i_2_n_0\,
      I1 => \rCAData[3]_i_2__0_n_0\,
      I2 => data2(1),
      I3 => \rCAData[1]_i_2_n_0\,
      I4 => \rCAData[1]_i_3__0_n_0\,
      I5 => \rCAData[1]_i_4_n_0\,
      O => \rCAData[1]_i_1_n_0\
    );
\rCAData[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \rCAData[7]_i_5_n_0\,
      I1 => data3(1),
      I2 => \rCAData[6]_i_4_n_0\,
      O => \rCAData[1]_i_2_n_0\
    );
\rCAData[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000011101110111"
    )
        port map (
      I0 => \rCAData[7]_i_7_n_0\,
      I1 => rTargetWay0,
      I2 => \^q\(3),
      I3 => \FSM_onehot_rCurState_reg[7]_2\,
      I4 => \rCAData[6]_i_4_n_0\,
      I5 => \rRowAddress_reg_n_0_[1]\,
      O => \rCAData[1]_i_3__0_n_0\
    );
\rCAData[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAABBB"
    )
        port map (
      I0 => \rCAData[7]_i_10__0_n_0\,
      I1 => rMultiplaneSuspend,
      I2 => \FSM_onehot_rCurState_reg[7]_2\,
      I3 => \^q\(3),
      I4 => rTargetWay0,
      I5 => \rCAData[7]_i_7_n_0\,
      O => \rCAData[1]_i_4_n_0\
    );
\rCAData[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A0A080808A80"
    )
        port map (
      I0 => \rCAData[7]_i_2_n_0\,
      I1 => \rCAData[2]_i_2_n_0\,
      I2 => \rCAData[6]_i_4_n_0\,
      I3 => data3(2),
      I4 => \rCAData[6]_i_3_n_0\,
      I5 => \rCAData[7]_i_5_n_0\,
      O => \rCAData[2]_i_1_n_0\
    );
\rCAData[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEA0000002A"
    )
        port map (
      I0 => \rRowAddress_reg_n_0_[2]\,
      I1 => \FSM_onehot_rCurState_reg[7]_2\,
      I2 => \^q\(3),
      I3 => rTargetWay0,
      I4 => \rCAData[7]_i_7_n_0\,
      I5 => data2(2),
      O => \rCAData[2]_i_2_n_0\
    );
\rCAData[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000A8AAAAAAAA"
    )
        port map (
      I0 => \rCAData[7]_i_2_n_0\,
      I1 => \rCAData[3]_i_2__0_n_0\,
      I2 => data2(3),
      I3 => \rCAData[3]_i_3_n_0\,
      I4 => \rCAData[3]_i_4_n_0\,
      I5 => \rCAData[7]_i_6__0_n_0\,
      O => \rCAData[3]_i_1_n_0\
    );
\rCAData[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0111FFFF"
    )
        port map (
      I0 => \rCAData[7]_i_7_n_0\,
      I1 => rTargetWay0,
      I2 => \^q\(3),
      I3 => \FSM_onehot_rCurState_reg[7]_2\,
      I4 => \rCAData[6]_i_4_n_0\,
      O => \rCAData[3]_i_2__0_n_0\
    );
\rCAData[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \rCAData[7]_i_5_n_0\,
      I1 => data3(3),
      I2 => \rCAData[6]_i_4_n_0\,
      O => \rCAData[3]_i_3_n_0\
    );
\rCAData[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000011101110111"
    )
        port map (
      I0 => \rCAData[7]_i_7_n_0\,
      I1 => rTargetWay0,
      I2 => \^q\(3),
      I3 => \FSM_onehot_rCurState_reg[7]_2\,
      I4 => \rCAData[6]_i_4_n_0\,
      I5 => \rRowAddress_reg_n_0_[3]\,
      O => \rCAData[3]_i_4_n_0\
    );
\rCAData[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008880AAAAAAAA"
    )
        port map (
      I0 => \rCAData[7]_i_2_n_0\,
      I1 => \rCAData[4]_i_2__0_n_0\,
      I2 => data3(4),
      I3 => \rCAData[7]_i_4_n_0\,
      I4 => \rCAData[7]_i_5_n_0\,
      I5 => \rCAData[7]_i_6__0_n_0\,
      O => \rCAData[4]_i_1_n_0\
    );
\rCAData[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAA8FFFFFFFF"
    )
        port map (
      I0 => data2(4),
      I1 => \rCAData[7]_i_7_n_0\,
      I2 => rTargetWay0,
      I3 => \rCAData_reg[7]_0\,
      I4 => \rRowAddress_reg_n_0_[4]\,
      I5 => \rCAData[6]_i_4_n_0\,
      O => \rCAData[4]_i_2__0_n_0\
    );
\rCAData[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AA00AA200020"
    )
        port map (
      I0 => \rCAData[7]_i_2_n_0\,
      I1 => \rCAData[6]_i_3_n_0\,
      I2 => data3(5),
      I3 => \rCAData[6]_i_4_n_0\,
      I4 => \rCAData[5]_i_2_n_0\,
      I5 => \rCAData[7]_i_5_n_0\,
      O => \rCAData[5]_i_1_n_0\
    );
\rCAData[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEA0000002A"
    )
        port map (
      I0 => \rRowAddress_reg_n_0_[5]\,
      I1 => \FSM_onehot_rCurState_reg[7]_2\,
      I2 => \^q\(3),
      I3 => rTargetWay0,
      I4 => \rCAData[7]_i_7_n_0\,
      I5 => data2(5),
      O => \rCAData[5]_i_2_n_0\
    );
\rCAData[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA0000008888AAA0"
    )
        port map (
      I0 => \rCAData[7]_i_2_n_0\,
      I1 => \rCAData[6]_i_2_n_0\,
      I2 => data3(6),
      I3 => \rCAData[6]_i_3_n_0\,
      I4 => \rCAData[6]_i_4_n_0\,
      I5 => \rCAData[7]_i_5_n_0\,
      O => \rCAData[6]_i_1_n_0\
    );
\rCAData[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEA0000002A"
    )
        port map (
      I0 => \rRowAddress_reg_n_0_[6]\,
      I1 => \FSM_onehot_rCurState_reg[7]_2\,
      I2 => \^q\(3),
      I3 => rTargetWay0,
      I4 => \rCAData[7]_i_7_n_0\,
      I5 => data2(6),
      O => \rCAData[6]_i_2_n_0\
    );
\rCAData[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000313"
    )
        port map (
      I0 => \FSM_onehot_rCurState_reg[7]_2\,
      I1 => rTargetWay0,
      I2 => \^q\(3),
      I3 => data0(0),
      I4 => \rCAData[6]_i_5_n_0\,
      I5 => \FSM_onehot_rCurState_reg[5]_0\(0),
      O => \rCAData[6]_i_3_n_0\
    );
\rCAData[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEEEEFE"
    )
        port map (
      I0 => \FSM_onehot_rCurState_reg_n_0_[1]\,
      I1 => \FSM_onehot_rCurState_reg_n_0_[4]\,
      I2 => \^q\(3),
      I3 => \rCAData_reg[6]_1\,
      I4 => \rCAData_reg[6]_0\,
      I5 => \FSM_onehot_rCurState_reg_n_0_[0]\,
      O => \rCAData[6]_i_4_n_0\
    );
\rCAData[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_rCurState_reg_n_0_[4]\,
      I1 => \FSM_onehot_rCurState_reg_n_0_[8]\,
      O => \rCAData[6]_i_5_n_0\
    );
\rCAData[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008880AAAAAAAA"
    )
        port map (
      I0 => \rCAData[7]_i_2_n_0\,
      I1 => \rCAData[7]_i_3__0_n_0\,
      I2 => data3(7),
      I3 => \rCAData[7]_i_4_n_0\,
      I4 => \rCAData[7]_i_5_n_0\,
      I5 => \rCAData[7]_i_6__0_n_0\,
      O => \rCAData[7]_i_1_n_0\
    );
\rCAData[7]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00005455FFFFFFFF"
    )
        port map (
      I0 => \FSM_onehot_rCurState_reg_n_0_[0]\,
      I1 => \rCAData_reg[6]_0\,
      I2 => \rCAData_reg[6]_1\,
      I3 => \^q\(3),
      I4 => \rCAData[7]_i_11_n_0\,
      I5 => \rCAData[7]_i_5_n_0\,
      O => \rCAData[7]_i_10__0_n_0\
    );
\rCAData[7]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_rCurState_reg_n_0_[4]\,
      I1 => \FSM_onehot_rCurState_reg_n_0_[1]\,
      O => \rCAData[7]_i_11_n_0\
    );
\rCAData[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000D0D0D"
    )
        port map (
      I0 => \^q\(1),
      I1 => wPM_LastStep_PCG_PM(0),
      I2 => \^q\(0),
      I3 => rDoNotCommit,
      I4 => \FSM_onehot_rCurState_reg_n_0_[9]\,
      I5 => \FSM_onehot_rCurState_reg_n_0_[2]\,
      O => \rCAData[7]_i_2_n_0\
    );
\rCAData[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAA8FFFFFFFF"
    )
        port map (
      I0 => data2(7),
      I1 => \rCAData[7]_i_7_n_0\,
      I2 => rTargetWay0,
      I3 => \rCAData_reg[7]_0\,
      I4 => \rRowAddress_reg_n_0_[7]\,
      I5 => \rCAData[6]_i_4_n_0\,
      O => \rCAData[7]_i_3__0_n_0\
    );
\rCAData[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABABAB"
    )
        port map (
      I0 => \rCAData[6]_i_4_n_0\,
      I1 => \rCAData[7]_i_7_n_0\,
      I2 => rTargetWay0,
      I3 => \^q\(3),
      I4 => \FSM_onehot_rCurState_reg[7]_2\,
      O => \rCAData[7]_i_4_n_0\
    );
\rCAData[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000000D"
    )
        port map (
      I0 => \^q\(1),
      I1 => wPM_LastStep_PCG_PM(0),
      I2 => \^q\(0),
      I3 => \FSM_onehot_rCurState_reg_n_0_[1]\,
      I4 => \FSM_onehot_rCurState_reg_n_0_[2]\,
      I5 => \^wbnc_b_erase_pm_caselect\,
      O => \rCAData[7]_i_5_n_0\
    );
\rCAData[7]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF8FFFFFFFF"
    )
        port map (
      I0 => \FSM_onehot_rCurState_reg[7]_2\,
      I1 => \^q\(3),
      I2 => rTargetWay0,
      I3 => \rCAData[7]_i_7_n_0\,
      I4 => \rCAData[7]_i_10__0_n_0\,
      I5 => rMultiplaneSuspend,
      O => \rCAData[7]_i_6__0_n_0\
    );
\rCAData[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEFE"
    )
        port map (
      I0 => \FSM_onehot_rCurState_reg[5]_0\(0),
      I1 => \FSM_onehot_rCurState_reg_n_0_[4]\,
      I2 => \FSM_onehot_rCurState_reg_n_0_[8]\,
      I3 => data0(0),
      I4 => \^q\(3),
      O => \rCAData[7]_i_7_n_0\
    );
\rCAData[7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \FSM_onehot_rCurState_reg_n_0_[9]\,
      I1 => \FSM_onehot_rCurState_reg_n_0_[8]\,
      I2 => \FSM_onehot_rCurState_reg_n_0_[4]\,
      O => \^wbnc_b_erase_pm_caselect\
    );
\rCAData_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => '1',
      D => \rCAData[0]_i_1_n_0\,
      Q => wBNC_B_erase_PM_CAData(0),
      R => iReset
    );
\rCAData_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => '1',
      D => \rCAData[1]_i_1_n_0\,
      Q => \rCAData_reg[2]_0\(0),
      R => iReset
    );
\rCAData_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => '1',
      D => \rCAData[2]_i_1_n_0\,
      Q => \rCAData_reg[2]_0\(1),
      R => iReset
    );
\rCAData_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => '1',
      D => \rCAData[3]_i_1_n_0\,
      Q => wBNC_B_erase_PM_CAData(3),
      R => iReset
    );
\rCAData_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => '1',
      D => \rCAData[4]_i_1_n_0\,
      Q => wBNC_B_erase_PM_CAData(4),
      R => iReset
    );
\rCAData_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => '1',
      D => \rCAData[5]_i_1_n_0\,
      Q => wBNC_B_erase_PM_CAData(5),
      R => iReset
    );
\rCAData_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => '1',
      D => \rCAData[6]_i_1_n_0\,
      Q => wBNC_B_erase_PM_CAData(6),
      R => iReset
    );
\rCAData_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => '1',
      D => \rCAData[7]_i_1_n_0\,
      Q => wBNC_B_erase_PM_CAData(7),
      R => iReset
    );
rDoNotCommit_reg: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => rMultiplaneSuspend_reg_0(0),
      Q => rDoNotCommit,
      R => iReset
    );
rEraseResume_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \FSM_onehot_rCurState_reg[6]_1\,
      O => rTargetWay0
    );
rEraseResume_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => iSourceID(0),
      I1 => rEraseResume_reg_0,
      O => \^d\(0)
    );
rEraseResume_reg: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \^d\(0),
      Q => data0(0),
      R => iReset
    );
rMultiplaneSuspend_reg: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => rMultiplaneSuspend_reg_0(1),
      Q => rMultiplaneSuspend,
      R => iReset
    );
\rNumOfCommand[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55454555"
    )
        port map (
      I0 => \rNumOfCommand[0]_i_3\,
      I1 => \rNumOfCommand[3]_i_6_n_0\,
      I2 => \^q\(3),
      I3 => rDoNotCommit,
      I4 => data0(0),
      I5 => \rNumOfCommand[0]_i_3_0\,
      O => \FSM_onehot_rCurState_reg[7]_1\
    );
\rNumOfCommand[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFAFEAEAEAAA"
    )
        port map (
      I0 => \rNumOfCommand[1]_i_9_n_0\,
      I1 => \^q\(2),
      I2 => \rNumOfCommand[1]_i_4\,
      I3 => wBNC_P_prog_PM_NumOfData(0),
      I4 => \rNumOfCommand[1]_i_4_0\(0),
      I5 => \rNumOfCommand[1]_i_4_1\(0),
      O => \FSM_onehot_rCurState_reg[6]_0\
    );
\rNumOfCommand[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF400000"
    )
        port map (
      I0 => data0(0),
      I1 => rDoNotCommit,
      I2 => \^q\(3),
      I3 => \^q\(0),
      I4 => \rNumOfCommand[1]_i_4\,
      I5 => \^q\(2),
      O => \rNumOfCommand[1]_i_9_n_0\
    );
\rNumOfCommand[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00008A8A0000"
    )
        port map (
      I0 => \^q\(3),
      I1 => data0(0),
      I2 => rDoNotCommit,
      I3 => \rNumOfCommand[2]_i_3\,
      I4 => \rNumOfCommand[1]_i_4\,
      I5 => \^q\(2),
      O => \FSM_onehot_rCurState_reg[7]_0\
    );
\rNumOfCommand[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBA000000"
    )
        port map (
      I0 => \rNumOfCommand[3]_i_3\,
      I1 => \rNumOfCommand[3]_i_6_n_0\,
      I2 => \^q\(0),
      I3 => \rNumOfCommand[3]_i_3_0\(0),
      I4 => \rNumOfCommand[3]_i_3_1\,
      I5 => \rNumOfCommand[3]_i_3_2\,
      O => \FSM_onehot_rCurState_reg[3]_0\
    );
\rNumOfCommand[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(2),
      I1 => \rNumOfCommand[1]_i_4\,
      O => \rNumOfCommand[3]_i_6_n_0\
    );
\rPO_ChipEnable[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4000"
    )
        port map (
      I0 => \rPO_ChipEnable[10]_i_2\,
      I1 => \rNumOfCommand[1]_i_4\,
      I2 => \^q\(2),
      I3 => \rNumOfCommand[1]_i_4_0\(0),
      I4 => \rPO_ChipEnable[10]_i_6_n_0\,
      I5 => \rPO_ChipEnable[14]_i_2\,
      O => rCMDReady_reg
    );
\rPO_ChipEnable[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F333355553333"
    )
        port map (
      I0 => wBNC_B_erase_PM_TargetWay(2),
      I1 => \rPO_ChipEnable[14]_i_3_1\(1),
      I2 => \rNumOfCommand[1]_i_4_0\(0),
      I3 => \rPO_ChipEnable[14]_i_3_0\(1),
      I4 => \rNumOfCommand[1]_i_4\,
      I5 => \^q\(2),
      O => \rPO_ChipEnable[10]_i_6_n_0\
    );
\rPO_ChipEnable[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4000"
    )
        port map (
      I0 => \rPO_ChipEnable[11]_i_2\,
      I1 => \rNumOfCommand[1]_i_4\,
      I2 => \^q\(2),
      I3 => \rNumOfCommand[1]_i_4_0\(0),
      I4 => \rPO_ChipEnable[11]_i_6_n_0\,
      I5 => \rPO_ChipEnable[14]_i_2\,
      O => rCMDReady_reg_0
    );
\rPO_ChipEnable[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F333355553333"
    )
        port map (
      I0 => wBNC_B_erase_PM_TargetWay(3),
      I1 => \rPO_ChipEnable[14]_i_3_1\(2),
      I2 => \rNumOfCommand[1]_i_4_0\(0),
      I3 => \rPO_ChipEnable[14]_i_3_0\(2),
      I4 => \rNumOfCommand[1]_i_4\,
      I5 => \^q\(2),
      O => \rPO_ChipEnable[11]_i_6_n_0\
    );
\rPO_ChipEnable[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4000"
    )
        port map (
      I0 => \rPO_ChipEnable[14]_i_2_0\,
      I1 => \rNumOfCommand[1]_i_4\,
      I2 => \^q\(2),
      I3 => \rNumOfCommand[1]_i_4_0\(0),
      I4 => \rPO_ChipEnable[14]_i_6_n_0\,
      I5 => \rPO_ChipEnable[14]_i_2\,
      O => rCMDReady_reg_1
    );
\rPO_ChipEnable[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F333355553333"
    )
        port map (
      I0 => wBNC_B_erase_PM_TargetWay(6),
      I1 => \rPO_ChipEnable[14]_i_3_1\(3),
      I2 => \rNumOfCommand[1]_i_4_0\(0),
      I3 => \rPO_ChipEnable[14]_i_3_0\(3),
      I4 => \rNumOfCommand[1]_i_4\,
      I5 => \^q\(2),
      O => \rPO_ChipEnable[14]_i_6_n_0\
    );
\rPO_ChipEnable[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101010D01F1F1FDF"
    )
        port map (
      I0 => wBNC_B_erase_PM_TargetWay(0),
      I1 => \^q\(2),
      I2 => \rNumOfCommand[1]_i_4\,
      I3 => \rPO_ChipEnable[14]_i_3_0\(0),
      I4 => \rNumOfCommand[1]_i_4_0\(0),
      I5 => \rPO_ChipEnable[14]_i_3_1\(0),
      O => \rTargetWay_reg[0]_0\
    );
\rRowAddress_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \rRowAddress_reg[23]_0\(0),
      Q => \rRowAddress_reg_n_0_[0]\,
      R => iReset
    );
\rRowAddress_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \rRowAddress_reg[23]_0\(10),
      Q => data2(2),
      R => iReset
    );
\rRowAddress_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \rRowAddress_reg[23]_0\(11),
      Q => data2(3),
      R => iReset
    );
\rRowAddress_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \rRowAddress_reg[23]_0\(12),
      Q => data2(4),
      R => iReset
    );
\rRowAddress_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \rRowAddress_reg[23]_0\(13),
      Q => data2(5),
      R => iReset
    );
\rRowAddress_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \rRowAddress_reg[23]_0\(14),
      Q => data2(6),
      R => iReset
    );
\rRowAddress_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \rRowAddress_reg[23]_0\(15),
      Q => data2(7),
      R => iReset
    );
\rRowAddress_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \rRowAddress_reg[23]_0\(16),
      Q => data3(0),
      R => iReset
    );
\rRowAddress_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \rRowAddress_reg[23]_0\(17),
      Q => data3(1),
      R => iReset
    );
\rRowAddress_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \rRowAddress_reg[23]_0\(18),
      Q => data3(2),
      R => iReset
    );
\rRowAddress_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \rRowAddress_reg[23]_0\(19),
      Q => data3(3),
      R => iReset
    );
\rRowAddress_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \rRowAddress_reg[23]_0\(1),
      Q => \rRowAddress_reg_n_0_[1]\,
      R => iReset
    );
\rRowAddress_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \rRowAddress_reg[23]_0\(20),
      Q => data3(4),
      R => iReset
    );
\rRowAddress_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \rRowAddress_reg[23]_0\(21),
      Q => data3(5),
      R => iReset
    );
\rRowAddress_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \rRowAddress_reg[23]_0\(22),
      Q => data3(6),
      R => iReset
    );
\rRowAddress_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \rRowAddress_reg[23]_0\(23),
      Q => data3(7),
      R => iReset
    );
\rRowAddress_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \rRowAddress_reg[23]_0\(2),
      Q => \rRowAddress_reg_n_0_[2]\,
      R => iReset
    );
\rRowAddress_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \rRowAddress_reg[23]_0\(3),
      Q => \rRowAddress_reg_n_0_[3]\,
      R => iReset
    );
\rRowAddress_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \rRowAddress_reg[23]_0\(4),
      Q => \rRowAddress_reg_n_0_[4]\,
      R => iReset
    );
\rRowAddress_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \rRowAddress_reg[23]_0\(5),
      Q => \rRowAddress_reg_n_0_[5]\,
      R => iReset
    );
\rRowAddress_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \rRowAddress_reg[23]_0\(6),
      Q => \rRowAddress_reg_n_0_[6]\,
      R => iReset
    );
\rRowAddress_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \rRowAddress_reg[23]_0\(7),
      Q => \rRowAddress_reg_n_0_[7]\,
      R => iReset
    );
\rRowAddress_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \rRowAddress_reg[23]_0\(8),
      Q => data2(0),
      R => iReset
    );
\rRowAddress_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \rRowAddress_reg[23]_0\(9),
      Q => data2(1),
      R => iReset
    );
\rTargetWay_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \rTargetWay_reg[7]_1\(0),
      Q => wBNC_B_erase_PM_TargetWay(0),
      R => iReset
    );
\rTargetWay_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \rTargetWay_reg[7]_1\(1),
      Q => \rTargetWay_reg[7]_0\(0),
      R => iReset
    );
\rTargetWay_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \rTargetWay_reg[7]_1\(2),
      Q => wBNC_B_erase_PM_TargetWay(2),
      R => iReset
    );
\rTargetWay_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \rTargetWay_reg[7]_1\(3),
      Q => wBNC_B_erase_PM_TargetWay(3),
      R => iReset
    );
\rTargetWay_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \rTargetWay_reg[7]_1\(4),
      Q => \rTargetWay_reg[7]_0\(1),
      R => iReset
    );
\rTargetWay_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \rTargetWay_reg[7]_1\(5),
      Q => \rTargetWay_reg[7]_0\(2),
      R => iReset
    );
\rTargetWay_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \rTargetWay_reg[7]_1\(6),
      Q => wBNC_B_erase_PM_TargetWay(6),
      R => iReset
    );
\rTargetWay_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \rTargetWay_reg[7]_1\(7),
      Q => \rTargetWay_reg[7]_0\(3),
      R => iReset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_v2nfc_0_2_NPCG_Toggle_BNC_P_program is
  port (
    rCMDReady_reg : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[9]_0\ : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[9]_1\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \iSourceID[4]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_rCurState_reg[8]_0\ : out STD_LOGIC;
    wPM_PCommand_PCG_PM : out STD_LOGIC_VECTOR ( 0 to 0 );
    rNANDPOE_reg : out STD_LOGIC;
    wBNC_P_prog_PM_NumOfData : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rCAData : out STD_LOGIC_VECTOR ( 1 downto 0 );
    wBNC_P_prog_PM_CAData : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rOpcode_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_rCurState_reg[7]_0\ : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[8]_1\ : out STD_LOGIC;
    \rPM_PCommandOption_reg[2]\ : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[3]_0\ : out STD_LOGIC;
    rCMDReady_reg_0 : out STD_LOGIC;
    \rPM_PCommand_reg[0]\ : out STD_LOGIC;
    \rPM_PCommandOption_reg[0]\ : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[9]_2\ : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[9]_3\ : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[8]_2\ : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[9]_4\ : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[8]_3\ : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[9]_5\ : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[8]_4\ : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[9]_6\ : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[8]_5\ : out STD_LOGIC;
    \rPM_NumOfData_reg[7]\ : out STD_LOGIC;
    \rTrfLength_reg[4]_0\ : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[9]_7\ : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[9]_8\ : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[9]_9\ : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[9]_10\ : out STD_LOGIC;
    \rTargetWay_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \rNumOfCommand_reg[5]\ : in STD_LOGIC;
    \rNumOfCommand_reg[5]_0\ : in STD_LOGIC;
    \rNumOfCommand_reg[5]_1\ : in STD_LOGIC;
    \rNumOfCommand_reg[5]_2\ : in STD_LOGIC;
    \rNumOfData[15]_i_4\ : in STD_LOGIC;
    \rNumOfCommand[3]_i_4\ : in STD_LOGIC;
    \rLCH_cur_state[2]_i_5\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rPCommand_reg[2]\ : in STD_LOGIC;
    iLength : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \rTrfLength_reg[6]_0\ : in STD_LOGIC;
    \rTrfLength_reg[11]_0\ : in STD_LOGIC;
    iSourceID : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rSourceID_reg[4]_0\ : in STD_LOGIC;
    \wPBR_Start0__0\ : in STD_LOGIC;
    rPM_ONOFF_reg : in STD_LOGIC;
    wPM_LastStep_PCG_PM : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_rCurState_reg[9]_11\ : in STD_LOGIC;
    iTargetID : in STD_LOGIC_VECTOR ( 2 downto 0 );
    iOpcode : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_rCurState[12]_i_4\ : in STD_LOGIC;
    iReset : in STD_LOGIC;
    \FSM_onehot_rCurState_reg[1]_0\ : in STD_LOGIC;
    \FSM_onehot_rCurState_reg[6]_0\ : in STD_LOGIC;
    \rPO_ReadEnable[3]_i_2\ : in STD_LOGIC;
    \rPO_ReadEnable[3]_i_2_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rPO_ReadEnable[3]_i_2_1\ : in STD_LOGIC;
    \rPCommand_reg[2]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rTIM_cur_state[2]_i_2\ : in STD_LOGIC;
    \rNumOfData[14]_i_2\ : in STD_LOGIC;
    \rNumOfData[11]_i_2\ : in STD_LOGIC;
    \rNumOfData[11]_i_2_0\ : in STD_LOGIC;
    \rNumOfData[13]_i_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rNumOfData[12]_i_2\ : in STD_LOGIC;
    \rNumOfData[10]_i_2\ : in STD_LOGIC;
    \rNumOfData[9]_i_2\ : in STD_LOGIC;
    \rNumOfData[8]_i_2\ : in STD_LOGIC;
    \rNumOfData[6]_i_4\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rNumOfData[4]_i_2\ : in STD_LOGIC;
    \rNumOfData[4]_i_2_0\ : in STD_LOGIC;
    \rPBR_cur_state[2]_i_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rPCommand_reg[2]_1\ : in STD_LOGIC;
    iSystemClock : in STD_LOGIC;
    \FSM_onehot_rCurState_reg[12]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rSourceID_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rOpcode_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rTrfLength_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rTargetWay_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \rColAddress_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \rRowAddress_reg[23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sys_top_v2nfc_0_2_NPCG_Toggle_BNC_P_program : entity is "NPCG_Toggle_BNC_P_program";
end sys_top_v2nfc_0_2_NPCG_Toggle_BNC_P_program;

architecture STRUCTURE of sys_top_v2nfc_0_2_NPCG_Toggle_BNC_P_program is
  signal CABuffer_i_100_n_0 : STD_LOGIC;
  signal CABuffer_i_102_n_0 : STD_LOGIC;
  signal CABuffer_i_77_n_0 : STD_LOGIC;
  signal CABuffer_i_78_n_0 : STD_LOGIC;
  signal CABuffer_i_81_n_0 : STD_LOGIC;
  signal CABuffer_i_84_n_0 : STD_LOGIC;
  signal CABuffer_i_86_n_0 : STD_LOGIC;
  signal CABuffer_i_87_n_0 : STD_LOGIC;
  signal CABuffer_i_88_n_0 : STD_LOGIC;
  signal CABuffer_i_89_n_0 : STD_LOGIC;
  signal CABuffer_i_90_n_0 : STD_LOGIC;
  signal CABuffer_i_92_n_0 : STD_LOGIC;
  signal CABuffer_i_93_n_0 : STD_LOGIC;
  signal CABuffer_i_94_n_0 : STD_LOGIC;
  signal CABuffer_i_96_n_0 : STD_LOGIC;
  signal CABuffer_i_97_n_0 : STD_LOGIC;
  signal CABuffer_i_98_n_0 : STD_LOGIC;
  signal CABuffer_i_99_n_0 : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \FSM_onehot_rCurState[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rCurState[11]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rCurState[14]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rCurState[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rCurState[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rCurState[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rCurState[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rCurState[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rCurState[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rCurState[9]_i_1_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_rcurstate_reg[3]_0\ : STD_LOGIC;
  signal \^fsm_onehot_rcurstate_reg[9]_0\ : STD_LOGIC;
  signal \FSM_onehot_rCurState_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_rCurState_reg_n_0_[11]\ : STD_LOGIC;
  signal \FSM_onehot_rCurState_reg_n_0_[13]\ : STD_LOGIC;
  signal \FSM_onehot_rCurState_reg_n_0_[14]\ : STD_LOGIC;
  signal \FSM_onehot_rCurState_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_rCurState_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_rCurState_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_onehot_rCurState_reg_n_0_[4]\ : STD_LOGIC;
  signal \FSM_onehot_rCurState_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_rCurState_reg_n_0_[7]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^isourceid[4]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal in16 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal in18 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal in19 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \rColAddress_reg_n_0_[0]\ : STD_LOGIC;
  signal \rColAddress_reg_n_0_[1]\ : STD_LOGIC;
  signal \rColAddress_reg_n_0_[2]\ : STD_LOGIC;
  signal \rColAddress_reg_n_0_[3]\ : STD_LOGIC;
  signal \rColAddress_reg_n_0_[4]\ : STD_LOGIC;
  signal \rColAddress_reg_n_0_[5]\ : STD_LOGIC;
  signal \rColAddress_reg_n_0_[6]\ : STD_LOGIC;
  signal \rColAddress_reg_n_0_[7]\ : STD_LOGIC;
  signal rNextState1 : STD_LOGIC;
  signal rNextState11_out : STD_LOGIC;
  signal \rNumOfCommand[1]_i_11_n_0\ : STD_LOGIC;
  signal \rNumOfData[13]_i_5_n_0\ : STD_LOGIC;
  signal \rNumOfData[5]_i_4_n_0\ : STD_LOGIC;
  signal \^ropcode_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rRowAddress_reg_n_0_[0]\ : STD_LOGIC;
  signal \rRowAddress_reg_n_0_[1]\ : STD_LOGIC;
  signal \rRowAddress_reg_n_0_[2]\ : STD_LOGIC;
  signal \rRowAddress_reg_n_0_[3]\ : STD_LOGIC;
  signal \rRowAddress_reg_n_0_[4]\ : STD_LOGIC;
  signal \rRowAddress_reg_n_0_[5]\ : STD_LOGIC;
  signal \rRowAddress_reg_n_0_[6]\ : STD_LOGIC;
  signal \rRowAddress_reg_n_0_[7]\ : STD_LOGIC;
  signal \rSourceID_reg_n_0_[0]\ : STD_LOGIC;
  signal \rSourceID_reg_n_0_[3]\ : STD_LOGIC;
  signal rTrfLength : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal wBNC_P_prog_PM_PCommand : STD_LOGIC_VECTOR ( 2 to 2 );
  signal wCmd80_0_Or85_1 : STD_LOGIC;
  signal wCmdPageSelect : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal wDoesCmd85NotChangeRow : STD_LOGIC;
  signal \^wpm_pcommand_pcg_pm\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of CABuffer_i_90 : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \FSM_onehot_rCurState[0]_i_1__4\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \FSM_onehot_rCurState[14]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \FSM_onehot_rCurState[7]_i_2__0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \FSM_onehot_rCurState[8]_i_1__0\ : label is "soft_lutpair7";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[0]\ : label is "State_NAddrWrite3:000000000000100,State_NCmdWritePSel:000000000000001,State_NCmdWrite0:000000000000010,State_WaitTADL:000000000100000,State_NAddrWrite4:000000000001000,State_NTimerIssue:000000001000000,State_NCmdWrite1:000100000000000,State_NCALIssue0:001000000000000,State_Idle:000001000000000,State_NAddrWrite1:010000000000000,State_WaitDone:000010000000000,State_NAddrWrite0:000000000010000,State_DOIssue:000000100000000,State_NCALIssue1:000000010000000,State_NAddrWrite2:100000000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[10]\ : label is "State_NAddrWrite3:000000000000100,State_NCmdWritePSel:000000000000001,State_NCmdWrite0:000000000000010,State_WaitTADL:000000000100000,State_NAddrWrite4:000000000001000,State_NTimerIssue:000000001000000,State_NCmdWrite1:000100000000000,State_NCALIssue0:001000000000000,State_Idle:000001000000000,State_NAddrWrite1:010000000000000,State_WaitDone:000010000000000,State_NAddrWrite0:000000000010000,State_DOIssue:000000100000000,State_NCALIssue1:000000010000000,State_NAddrWrite2:100000000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[11]\ : label is "State_NAddrWrite3:000000000000100,State_NCmdWritePSel:000000000000001,State_NCmdWrite0:000000000000010,State_WaitTADL:000000000100000,State_NAddrWrite4:000000000001000,State_NTimerIssue:000000001000000,State_NCmdWrite1:000100000000000,State_NCALIssue0:001000000000000,State_Idle:000001000000000,State_NAddrWrite1:010000000000000,State_WaitDone:000010000000000,State_NAddrWrite0:000000000010000,State_DOIssue:000000100000000,State_NCALIssue1:000000010000000,State_NAddrWrite2:100000000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[12]\ : label is "State_NAddrWrite3:000000000000100,State_NCmdWritePSel:000000000000001,State_NCmdWrite0:000000000000010,State_WaitTADL:000000000100000,State_NAddrWrite4:000000000001000,State_NTimerIssue:000000001000000,State_NCmdWrite1:000100000000000,State_NCALIssue0:001000000000000,State_Idle:000001000000000,State_NAddrWrite1:010000000000000,State_WaitDone:000010000000000,State_NAddrWrite0:000000000010000,State_DOIssue:000000100000000,State_NCALIssue1:000000010000000,State_NAddrWrite2:100000000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[13]\ : label is "State_NAddrWrite3:000000000000100,State_NCmdWritePSel:000000000000001,State_NCmdWrite0:000000000000010,State_WaitTADL:000000000100000,State_NAddrWrite4:000000000001000,State_NTimerIssue:000000001000000,State_NCmdWrite1:000100000000000,State_NCALIssue0:001000000000000,State_Idle:000001000000000,State_NAddrWrite1:010000000000000,State_WaitDone:000010000000000,State_NAddrWrite0:000000000010000,State_DOIssue:000000100000000,State_NCALIssue1:000000010000000,State_NAddrWrite2:100000000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[14]\ : label is "State_NAddrWrite3:000000000000100,State_NCmdWritePSel:000000000000001,State_NCmdWrite0:000000000000010,State_WaitTADL:000000000100000,State_NAddrWrite4:000000000001000,State_NTimerIssue:000000001000000,State_NCmdWrite1:000100000000000,State_NCALIssue0:001000000000000,State_Idle:000001000000000,State_NAddrWrite1:010000000000000,State_WaitDone:000010000000000,State_NAddrWrite0:000000000010000,State_DOIssue:000000100000000,State_NCALIssue1:000000010000000,State_NAddrWrite2:100000000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[1]\ : label is "State_NAddrWrite3:000000000000100,State_NCmdWritePSel:000000000000001,State_NCmdWrite0:000000000000010,State_WaitTADL:000000000100000,State_NAddrWrite4:000000000001000,State_NTimerIssue:000000001000000,State_NCmdWrite1:000100000000000,State_NCALIssue0:001000000000000,State_Idle:000001000000000,State_NAddrWrite1:010000000000000,State_WaitDone:000010000000000,State_NAddrWrite0:000000000010000,State_DOIssue:000000100000000,State_NCALIssue1:000000010000000,State_NAddrWrite2:100000000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[2]\ : label is "State_NAddrWrite3:000000000000100,State_NCmdWritePSel:000000000000001,State_NCmdWrite0:000000000000010,State_WaitTADL:000000000100000,State_NAddrWrite4:000000000001000,State_NTimerIssue:000000001000000,State_NCmdWrite1:000100000000000,State_NCALIssue0:001000000000000,State_Idle:000001000000000,State_NAddrWrite1:010000000000000,State_WaitDone:000010000000000,State_NAddrWrite0:000000000010000,State_DOIssue:000000100000000,State_NCALIssue1:000000010000000,State_NAddrWrite2:100000000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[3]\ : label is "State_NAddrWrite3:000000000000100,State_NCmdWritePSel:000000000000001,State_NCmdWrite0:000000000000010,State_WaitTADL:000000000100000,State_NAddrWrite4:000000000001000,State_NTimerIssue:000000001000000,State_NCmdWrite1:000100000000000,State_NCALIssue0:001000000000000,State_Idle:000001000000000,State_NAddrWrite1:010000000000000,State_WaitDone:000010000000000,State_NAddrWrite0:000000000010000,State_DOIssue:000000100000000,State_NCALIssue1:000000010000000,State_NAddrWrite2:100000000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[4]\ : label is "State_NAddrWrite3:000000000000100,State_NCmdWritePSel:000000000000001,State_NCmdWrite0:000000000000010,State_WaitTADL:000000000100000,State_NAddrWrite4:000000000001000,State_NTimerIssue:000000001000000,State_NCmdWrite1:000100000000000,State_NCALIssue0:001000000000000,State_Idle:000001000000000,State_NAddrWrite1:010000000000000,State_WaitDone:000010000000000,State_NAddrWrite0:000000000010000,State_DOIssue:000000100000000,State_NCALIssue1:000000010000000,State_NAddrWrite2:100000000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[5]\ : label is "State_NAddrWrite3:000000000000100,State_NCmdWritePSel:000000000000001,State_NCmdWrite0:000000000000010,State_WaitTADL:000000000100000,State_NAddrWrite4:000000000001000,State_NTimerIssue:000000001000000,State_NCmdWrite1:000100000000000,State_NCALIssue0:001000000000000,State_Idle:000001000000000,State_NAddrWrite1:010000000000000,State_WaitDone:000010000000000,State_NAddrWrite0:000000000010000,State_DOIssue:000000100000000,State_NCALIssue1:000000010000000,State_NAddrWrite2:100000000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[6]\ : label is "State_NAddrWrite3:000000000000100,State_NCmdWritePSel:000000000000001,State_NCmdWrite0:000000000000010,State_WaitTADL:000000000100000,State_NAddrWrite4:000000000001000,State_NTimerIssue:000000001000000,State_NCmdWrite1:000100000000000,State_NCALIssue0:001000000000000,State_Idle:000001000000000,State_NAddrWrite1:010000000000000,State_WaitDone:000010000000000,State_NAddrWrite0:000000000010000,State_DOIssue:000000100000000,State_NCALIssue1:000000010000000,State_NAddrWrite2:100000000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[7]\ : label is "State_NAddrWrite3:000000000000100,State_NCmdWritePSel:000000000000001,State_NCmdWrite0:000000000000010,State_WaitTADL:000000000100000,State_NAddrWrite4:000000000001000,State_NTimerIssue:000000001000000,State_NCmdWrite1:000100000000000,State_NCALIssue0:001000000000000,State_Idle:000001000000000,State_NAddrWrite1:010000000000000,State_WaitDone:000010000000000,State_NAddrWrite0:000000000010000,State_DOIssue:000000100000000,State_NCALIssue1:000000010000000,State_NAddrWrite2:100000000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[8]\ : label is "State_NAddrWrite3:000000000000100,State_NCmdWritePSel:000000000000001,State_NCmdWrite0:000000000000010,State_WaitTADL:000000000100000,State_NAddrWrite4:000000000001000,State_NTimerIssue:000000001000000,State_NCmdWrite1:000100000000000,State_NCALIssue0:001000000000000,State_Idle:000001000000000,State_NAddrWrite1:010000000000000,State_WaitDone:000010000000000,State_NAddrWrite0:000000000010000,State_DOIssue:000000100000000,State_NCALIssue1:000000010000000,State_NAddrWrite2:100000000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[9]\ : label is "State_NAddrWrite3:000000000000100,State_NCmdWritePSel:000000000000001,State_NCmdWrite0:000000000000010,State_WaitTADL:000000000100000,State_NAddrWrite4:000000000001000,State_NTimerIssue:000000001000000,State_NCmdWrite1:000100000000000,State_NCALIssue0:001000000000000,State_Idle:000001000000000,State_NAddrWrite1:010000000000000,State_WaitDone:000010000000000,State_NAddrWrite0:000000000010000,State_DOIssue:000000100000000,State_NCALIssue1:000000010000000,State_NAddrWrite2:100000000000000";
  attribute SOFT_HLUTNM of \rNumOfCommand[0]_i_12\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \rNumOfCommand[1]_i_11\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \rNumOfCommand[2]_i_9\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \rNumOfData[13]_i_5\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \rPBR_cur_state[2]_i_3\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \rPCommand[0]_i_4\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \rPCommand[6]_i_2\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \rSourceID[3]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \rSourceID[4]_i_2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \rTrfLength[11]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \rTrfLength[12]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \rTrfLength[13]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \rTrfLength[14]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \rTrfLength[1]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \rTrfLength[2]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \rTrfLength[3]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \rTrfLength[4]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \rTrfLength[6]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \rTrfLength[7]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \rTrfLength[8]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \rTrfLength[9]_i_1\ : label is "soft_lutpair9";
begin
  D(14 downto 0) <= \^d\(14 downto 0);
  \FSM_onehot_rCurState_reg[3]_0\ <= \^fsm_onehot_rcurstate_reg[3]_0\;
  \FSM_onehot_rCurState_reg[9]_0\ <= \^fsm_onehot_rcurstate_reg[9]_0\;
  Q(3 downto 0) <= \^q\(3 downto 0);
  \iSourceID[4]\(1 downto 0) <= \^isourceid[4]\(1 downto 0);
  \rOpcode_reg[1]_0\(1 downto 0) <= \^ropcode_reg[1]_0\(1 downto 0);
  wPM_PCommand_PCG_PM(0) <= \^wpm_pcommand_pcg_pm\(0);
CABuffer_i_100: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \rRowAddress_reg_n_0_[2]\,
      I1 => \FSM_onehot_rCurState_reg_n_0_[14]\,
      I2 => in16(2),
      I3 => \FSM_onehot_rCurState_reg_n_0_[13]\,
      O => CABuffer_i_100_n_0
    );
CABuffer_i_102: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \FSM_onehot_rCurState_reg_n_0_[14]\,
      I1 => \rRowAddress_reg_n_0_[0]\,
      I2 => \FSM_onehot_rCurState_reg_n_0_[13]\,
      I3 => in16(0),
      O => CABuffer_i_102_n_0
    );
CABuffer_i_56: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^q\(1),
      I1 => \FSM_onehot_rCurState_reg_n_0_[3]\,
      I2 => \FSM_onehot_rCurState_reg_n_0_[2]\,
      I3 => \FSM_onehot_rCurState_reg_n_0_[4]\,
      I4 => \FSM_onehot_rCurState_reg_n_0_[14]\,
      I5 => \FSM_onehot_rCurState_reg_n_0_[13]\,
      O => \FSM_onehot_rCurState_reg[9]_2\
    );
CABuffer_i_58: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFEA"
    )
        port map (
      I0 => \FSM_onehot_rCurState_reg_n_0_[1]\,
      I1 => \FSM_onehot_rCurState_reg_n_0_[13]\,
      I2 => in16(7),
      I3 => CABuffer_i_77_n_0,
      I4 => CABuffer_i_78_n_0,
      I5 => iReset,
      O => wBNC_P_prog_PM_CAData(3)
    );
CABuffer_i_60: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => in19(6),
      I1 => \FSM_onehot_rCurState_reg_n_0_[3]\,
      I2 => \rColAddress_reg_n_0_[6]\,
      I3 => \FSM_onehot_rCurState_reg_n_0_[4]\,
      I4 => CABuffer_i_81_n_0,
      I5 => iReset,
      O => wBNC_P_prog_PM_CAData(2)
    );
CABuffer_i_62: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => CABuffer_i_77_n_0,
      I1 => in19(5),
      I2 => \FSM_onehot_rCurState_reg_n_0_[3]\,
      I3 => \rColAddress_reg_n_0_[5]\,
      I4 => \FSM_onehot_rCurState_reg_n_0_[4]\,
      I5 => CABuffer_i_84_n_0,
      O => rCAData(1)
    );
CABuffer_i_64: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFEFEFE"
    )
        port map (
      I0 => CABuffer_i_86_n_0,
      I1 => CABuffer_i_87_n_0,
      I2 => \FSM_onehot_rCurState_reg_n_0_[11]\,
      I3 => \FSM_onehot_rCurState_reg_n_0_[13]\,
      I4 => in16(4),
      I5 => iReset,
      O => wBNC_P_prog_PM_CAData(1)
    );
CABuffer_i_67: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => in18(3),
      I1 => \FSM_onehot_rCurState_reg_n_0_[2]\,
      I2 => in19(3),
      I3 => \FSM_onehot_rCurState_reg_n_0_[3]\,
      I4 => CABuffer_i_88_n_0,
      I5 => iReset,
      O => wBNC_P_prog_PM_CAData(0)
    );
CABuffer_i_70: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444454545"
    )
        port map (
      I0 => \^q\(1),
      I1 => iReset,
      I2 => CABuffer_i_89_n_0,
      I3 => \FSM_onehot_rCurState_reg_n_0_[2]\,
      I4 => in18(2),
      I5 => CABuffer_i_90_n_0,
      O => \FSM_onehot_rCurState_reg[9]_9\
    );
CABuffer_i_72: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444445"
    )
        port map (
      I0 => \^q\(1),
      I1 => iReset,
      I2 => CABuffer_i_92_n_0,
      I3 => CABuffer_i_93_n_0,
      I4 => CABuffer_i_77_n_0,
      I5 => CABuffer_i_94_n_0,
      O => \FSM_onehot_rCurState_reg[9]_8\
    );
CABuffer_i_74: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => wCmd80_0_Or85_1,
      I1 => \FSM_onehot_rCurState_reg_n_0_[1]\,
      I2 => \FSM_onehot_rCurState_reg_n_0_[2]\,
      I3 => in18(0),
      I4 => CABuffer_i_96_n_0,
      I5 => CABuffer_i_97_n_0,
      O => rCAData(0)
    );
CABuffer_i_77: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \FSM_onehot_rCurState_reg_n_0_[0]\,
      I1 => \rSourceID_reg_n_0_[0]\,
      I2 => wCmdPageSelect(0),
      I3 => wCmdPageSelect(1),
      O => CABuffer_i_77_n_0
    );
CABuffer_i_78: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \FSM_onehot_rCurState_reg_n_0_[2]\,
      I1 => in18(7),
      I2 => \FSM_onehot_rCurState_reg_n_0_[14]\,
      I3 => \rRowAddress_reg_n_0_[7]\,
      I4 => CABuffer_i_98_n_0,
      O => CABuffer_i_78_n_0
    );
CABuffer_i_81: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \FSM_onehot_rCurState_reg_n_0_[13]\,
      I1 => in16(6),
      I2 => \FSM_onehot_rCurState_reg_n_0_[14]\,
      I3 => \rRowAddress_reg_n_0_[6]\,
      I4 => in18(6),
      I5 => \FSM_onehot_rCurState_reg_n_0_[2]\,
      O => CABuffer_i_81_n_0
    );
CABuffer_i_84: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \FSM_onehot_rCurState_reg_n_0_[13]\,
      I1 => in16(5),
      I2 => \FSM_onehot_rCurState_reg_n_0_[14]\,
      I3 => \rRowAddress_reg_n_0_[5]\,
      I4 => in18(5),
      I5 => \FSM_onehot_rCurState_reg_n_0_[2]\,
      O => CABuffer_i_84_n_0
    );
CABuffer_i_86: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \rRowAddress_reg_n_0_[4]\,
      I1 => \FSM_onehot_rCurState_reg_n_0_[14]\,
      I2 => in19(4),
      I3 => \FSM_onehot_rCurState_reg_n_0_[3]\,
      O => CABuffer_i_86_n_0
    );
CABuffer_i_87: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \rColAddress_reg_n_0_[4]\,
      I1 => \FSM_onehot_rCurState_reg_n_0_[4]\,
      I2 => in18(4),
      I3 => \FSM_onehot_rCurState_reg_n_0_[2]\,
      O => CABuffer_i_87_n_0
    );
CABuffer_i_88: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \FSM_onehot_rCurState_reg_n_0_[14]\,
      I1 => \rRowAddress_reg_n_0_[3]\,
      I2 => \FSM_onehot_rCurState_reg_n_0_[4]\,
      I3 => \rColAddress_reg_n_0_[3]\,
      I4 => CABuffer_i_99_n_0,
      O => CABuffer_i_88_n_0
    );
CABuffer_i_89: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \FSM_onehot_rCurState_reg_n_0_[4]\,
      I1 => \rColAddress_reg_n_0_[2]\,
      I2 => \FSM_onehot_rCurState_reg_n_0_[3]\,
      I3 => in19(2),
      I4 => CABuffer_i_100_n_0,
      O => CABuffer_i_89_n_0
    );
CABuffer_i_90: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_rCurState_reg_n_0_[1]\,
      I1 => wCmd80_0_Or85_1,
      O => CABuffer_i_90_n_0
    );
CABuffer_i_92: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8888888888888"
    )
        port map (
      I0 => in16(1),
      I1 => \FSM_onehot_rCurState_reg_n_0_[13]\,
      I2 => wCmdPageSelect(1),
      I3 => wCmdPageSelect(0),
      I4 => \rSourceID_reg_n_0_[0]\,
      I5 => \FSM_onehot_rCurState_reg_n_0_[11]\,
      O => CABuffer_i_92_n_0
    );
CABuffer_i_93: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \FSM_onehot_rCurState_reg_n_0_[14]\,
      I1 => \rRowAddress_reg_n_0_[1]\,
      I2 => \FSM_onehot_rCurState_reg_n_0_[4]\,
      I3 => \rColAddress_reg_n_0_[1]\,
      I4 => wCmdPageSelect(1),
      I5 => \FSM_onehot_rCurState_reg_n_0_[0]\,
      O => CABuffer_i_93_n_0
    );
CABuffer_i_94: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => in18(1),
      I1 => \FSM_onehot_rCurState_reg_n_0_[2]\,
      I2 => in19(1),
      I3 => \FSM_onehot_rCurState_reg_n_0_[3]\,
      O => CABuffer_i_94_n_0
    );
CABuffer_i_96: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \rColAddress_reg_n_0_[0]\,
      I1 => \FSM_onehot_rCurState_reg_n_0_[4]\,
      I2 => in19(0),
      I3 => \FSM_onehot_rCurState_reg_n_0_[3]\,
      I4 => CABuffer_i_102_n_0,
      O => CABuffer_i_96_n_0
    );
CABuffer_i_97: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A3FFA0A0A0A0A0A0"
    )
        port map (
      I0 => \FSM_onehot_rCurState_reg_n_0_[0]\,
      I1 => wCmdPageSelect(1),
      I2 => wCmdPageSelect(0),
      I3 => \rSourceID_reg_n_0_[0]\,
      I4 => \rSourceID_reg_n_0_[3]\,
      I5 => \FSM_onehot_rCurState_reg_n_0_[11]\,
      O => CABuffer_i_97_n_0
    );
CABuffer_i_98: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => in19(7),
      I1 => \FSM_onehot_rCurState_reg_n_0_[3]\,
      I2 => \rColAddress_reg_n_0_[7]\,
      I3 => \FSM_onehot_rCurState_reg_n_0_[4]\,
      O => CABuffer_i_98_n_0
    );
CABuffer_i_99: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8888888888888"
    )
        port map (
      I0 => in16(3),
      I1 => \FSM_onehot_rCurState_reg_n_0_[13]\,
      I2 => wCmdPageSelect(1),
      I3 => wCmdPageSelect(0),
      I4 => \rSourceID_reg_n_0_[0]\,
      I5 => \FSM_onehot_rCurState_reg_n_0_[11]\,
      O => CABuffer_i_99_n_0
    );
\FSM_onehot_rCurState[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80000"
    )
        port map (
      I0 => \FSM_onehot_rCurState_reg[1]_0\,
      I1 => wCmdPageSelect(1),
      I2 => wCmdPageSelect(0),
      I3 => \rSourceID_reg_n_0_[0]\,
      I4 => \^q\(3),
      O => \FSM_onehot_rCurState[0]_i_1__4_n_0\
    );
\FSM_onehot_rCurState[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \FSM_onehot_rCurState_reg_n_0_[7]\,
      I1 => wPM_LastStep_PCG_PM(1),
      I2 => \^ropcode_reg[1]_0\(1),
      I3 => wPM_LastStep_PCG_PM(0),
      O => \FSM_onehot_rCurState[11]_i_1_n_0\
    );
\FSM_onehot_rCurState[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => \rSourceID_reg[4]_0\,
      I1 => iTargetID(0),
      I2 => iOpcode(0),
      I3 => iTargetID(2),
      I4 => iTargetID(1),
      I5 => \FSM_onehot_rCurState[12]_i_4\,
      O => rNANDPOE_reg
    );
\FSM_onehot_rCurState[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \FSM_onehot_rCurState_reg_n_0_[13]\,
      I1 => wDoesCmd85NotChangeRow,
      I2 => wCmd80_0_Or85_1,
      O => \FSM_onehot_rCurState[14]_i_1_n_0\
    );
\FSM_onehot_rCurState[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01000000"
    )
        port map (
      I0 => \rSourceID_reg_n_0_[0]\,
      I1 => wCmdPageSelect(0),
      I2 => wCmdPageSelect(1),
      I3 => \^q\(3),
      I4 => \FSM_onehot_rCurState_reg[1]_0\,
      I5 => \FSM_onehot_rCurState_reg_n_0_[0]\,
      O => \FSM_onehot_rCurState[1]_i_1__4_n_0\
    );
\FSM_onehot_rCurState[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEAEAEAEAEAEAE"
    )
        port map (
      I0 => \FSM_onehot_rCurState_reg_n_0_[3]\,
      I1 => \FSM_onehot_rCurState_reg_n_0_[5]\,
      I2 => wPM_LastStep_PCG_PM(2),
      I3 => wCmd80_0_Or85_1,
      I4 => wDoesCmd85NotChangeRow,
      I5 => \FSM_onehot_rCurState_reg_n_0_[13]\,
      O => \FSM_onehot_rCurState[5]_i_1__1_n_0\
    );
\FSM_onehot_rCurState[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFAFAF0FFF0F0"
    )
        port map (
      I0 => \FSM_onehot_rCurState[7]_i_2__0_n_0\,
      I1 => \FSM_onehot_rCurState_reg[6]_0\,
      I2 => \FSM_onehot_rCurState_reg_n_0_[11]\,
      I3 => wPM_LastStep_PCG_PM(2),
      I4 => \^q\(0),
      I5 => \^ropcode_reg[1]_0\(0),
      O => \FSM_onehot_rCurState[6]_i_1__1_n_0\
    );
\FSM_onehot_rCurState[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444FFF44444444"
    )
        port map (
      I0 => \^ropcode_reg[1]_0\(0),
      I1 => \FSM_onehot_rCurState[7]_i_2__0_n_0\,
      I2 => wPM_LastStep_PCG_PM(0),
      I3 => \^ropcode_reg[1]_0\(1),
      I4 => wPM_LastStep_PCG_PM(1),
      I5 => \FSM_onehot_rCurState_reg_n_0_[7]\,
      O => \FSM_onehot_rCurState[7]_i_1__1_n_0\
    );
\FSM_onehot_rCurState[7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF808080"
    )
        port map (
      I0 => wPM_LastStep_PCG_PM(2),
      I1 => \^ropcode_reg[1]_0\(1),
      I2 => \FSM_onehot_rCurState_reg_n_0_[5]\,
      I3 => wPM_LastStep_PCG_PM(0),
      I4 => wBNC_P_prog_PM_PCommand(2),
      O => \FSM_onehot_rCurState[7]_i_2__0_n_0\
    );
\FSM_onehot_rCurState[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FF0808"
    )
        port map (
      I0 => wPM_LastStep_PCG_PM(2),
      I1 => \FSM_onehot_rCurState_reg_n_0_[5]\,
      I2 => \^ropcode_reg[1]_0\(1),
      I3 => wPM_LastStep_PCG_PM(0),
      I4 => wBNC_P_prog_PM_PCommand(2),
      O => \FSM_onehot_rCurState[8]_i_1__0_n_0\
    );
\FSM_onehot_rCurState[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => wPM_LastStep_PCG_PM(0),
      I1 => \^q\(2),
      I2 => \FSM_onehot_rCurState_reg[9]_11\,
      I3 => \^q\(1),
      O => \FSM_onehot_rCurState[9]_i_1_n_0\
    );
\FSM_onehot_rCurState_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iSystemClock,
      CE => '1',
      D => \FSM_onehot_rCurState[0]_i_1__4_n_0\,
      Q => \FSM_onehot_rCurState_reg_n_0_[0]\,
      R => iReset
    );
\FSM_onehot_rCurState_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iSystemClock,
      CE => '1',
      D => \FSM_onehot_rCurState_reg[12]_0\(0),
      Q => \^q\(2),
      R => iReset
    );
\FSM_onehot_rCurState_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iSystemClock,
      CE => '1',
      D => \FSM_onehot_rCurState[11]_i_1_n_0\,
      Q => \FSM_onehot_rCurState_reg_n_0_[11]\,
      R => iReset
    );
\FSM_onehot_rCurState_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iSystemClock,
      CE => '1',
      D => \FSM_onehot_rCurState_reg[12]_0\(1),
      Q => \^q\(3),
      R => iReset
    );
\FSM_onehot_rCurState_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iSystemClock,
      CE => '1',
      D => \FSM_onehot_rCurState_reg_n_0_[4]\,
      Q => \FSM_onehot_rCurState_reg_n_0_[13]\,
      R => iReset
    );
\FSM_onehot_rCurState_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iSystemClock,
      CE => '1',
      D => \FSM_onehot_rCurState[14]_i_1_n_0\,
      Q => \FSM_onehot_rCurState_reg_n_0_[14]\,
      R => iReset
    );
\FSM_onehot_rCurState_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iSystemClock,
      CE => '1',
      D => \FSM_onehot_rCurState[1]_i_1__4_n_0\,
      Q => \FSM_onehot_rCurState_reg_n_0_[1]\,
      R => iReset
    );
\FSM_onehot_rCurState_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iSystemClock,
      CE => '1',
      D => \FSM_onehot_rCurState_reg_n_0_[14]\,
      Q => \FSM_onehot_rCurState_reg_n_0_[2]\,
      R => iReset
    );
\FSM_onehot_rCurState_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iSystemClock,
      CE => '1',
      D => \FSM_onehot_rCurState_reg_n_0_[2]\,
      Q => \FSM_onehot_rCurState_reg_n_0_[3]\,
      R => iReset
    );
\FSM_onehot_rCurState_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iSystemClock,
      CE => '1',
      D => \FSM_onehot_rCurState_reg_n_0_[1]\,
      Q => \FSM_onehot_rCurState_reg_n_0_[4]\,
      R => iReset
    );
\FSM_onehot_rCurState_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iSystemClock,
      CE => '1',
      D => \FSM_onehot_rCurState[5]_i_1__1_n_0\,
      Q => \FSM_onehot_rCurState_reg_n_0_[5]\,
      R => iReset
    );
\FSM_onehot_rCurState_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iSystemClock,
      CE => '1',
      D => \FSM_onehot_rCurState[6]_i_1__1_n_0\,
      Q => \^q\(0),
      R => iReset
    );
\FSM_onehot_rCurState_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iSystemClock,
      CE => '1',
      D => \FSM_onehot_rCurState[7]_i_1__1_n_0\,
      Q => \FSM_onehot_rCurState_reg_n_0_[7]\,
      R => iReset
    );
\FSM_onehot_rCurState_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iSystemClock,
      CE => '1',
      D => \FSM_onehot_rCurState[8]_i_1__0_n_0\,
      Q => wBNC_P_prog_PM_PCommand(2),
      R => iReset
    );
\FSM_onehot_rCurState_reg[9]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => iSystemClock,
      CE => '1',
      D => \FSM_onehot_rCurState[9]_i_1_n_0\,
      Q => \^q\(1),
      S => iReset
    );
\rColAddress_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rColAddress_reg[15]_0\(0),
      Q => \rColAddress_reg_n_0_[0]\,
      R => iReset
    );
\rColAddress_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rColAddress_reg[15]_0\(10),
      Q => in16(2),
      R => iReset
    );
\rColAddress_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rColAddress_reg[15]_0\(11),
      Q => in16(3),
      R => iReset
    );
\rColAddress_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rColAddress_reg[15]_0\(12),
      Q => in16(4),
      R => iReset
    );
\rColAddress_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rColAddress_reg[15]_0\(13),
      Q => in16(5),
      R => iReset
    );
\rColAddress_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rColAddress_reg[15]_0\(14),
      Q => in16(6),
      R => iReset
    );
\rColAddress_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rColAddress_reg[15]_0\(15),
      Q => in16(7),
      R => iReset
    );
\rColAddress_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rColAddress_reg[15]_0\(1),
      Q => \rColAddress_reg_n_0_[1]\,
      R => iReset
    );
\rColAddress_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rColAddress_reg[15]_0\(2),
      Q => \rColAddress_reg_n_0_[2]\,
      R => iReset
    );
\rColAddress_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rColAddress_reg[15]_0\(3),
      Q => \rColAddress_reg_n_0_[3]\,
      R => iReset
    );
\rColAddress_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rColAddress_reg[15]_0\(4),
      Q => \rColAddress_reg_n_0_[4]\,
      R => iReset
    );
\rColAddress_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rColAddress_reg[15]_0\(5),
      Q => \rColAddress_reg_n_0_[5]\,
      R => iReset
    );
\rColAddress_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rColAddress_reg[15]_0\(6),
      Q => \rColAddress_reg_n_0_[6]\,
      R => iReset
    );
\rColAddress_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rColAddress_reg[15]_0\(7),
      Q => \rColAddress_reg_n_0_[7]\,
      R => iReset
    );
\rColAddress_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rColAddress_reg[15]_0\(8),
      Q => in16(0),
      R => iReset
    );
\rColAddress_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rColAddress_reg[15]_0\(9),
      Q => in16(1),
      R => iReset
    );
\rLCH_cur_state[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33300000AAAA0000"
    )
        port map (
      I0 => \rLCH_cur_state[2]_i_5\(2),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \FSM_onehot_rCurState_reg_n_0_[7]\,
      I4 => \rPCommand_reg[2]\,
      I5 => \rLCH_cur_state[2]_i_5\(1),
      O => \FSM_onehot_rCurState_reg[7]_0\
    );
\rNumOfCommand[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFFFF8F8F8F8F8"
    )
        port map (
      I0 => wBNC_P_prog_PM_PCommand(2),
      I1 => rTrfLength(0),
      I2 => \FSM_onehot_rCurState_reg_n_0_[5]\,
      I3 => rNextState11_out,
      I4 => rNextState1,
      I5 => \^q\(3),
      O => wBNC_P_prog_PM_NumOfData(0)
    );
\rNumOfCommand[0]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => wCmdPageSelect(1),
      I1 => wCmdPageSelect(0),
      I2 => \rSourceID_reg_n_0_[0]\,
      O => rNextState1
    );
\rNumOfCommand[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \FSM_onehot_rCurState_reg_n_0_[5]\,
      I1 => \^q\(0),
      I2 => rTrfLength(1),
      I3 => wBNC_P_prog_PM_PCommand(2),
      I4 => \^q\(3),
      I5 => \rNumOfCommand[1]_i_11_n_0\,
      O => wBNC_P_prog_PM_NumOfData(1)
    );
\rNumOfCommand[1]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF8"
    )
        port map (
      I0 => wDoesCmd85NotChangeRow,
      I1 => wCmd80_0_Or85_1,
      I2 => \rSourceID_reg_n_0_[0]\,
      I3 => wCmdPageSelect(0),
      I4 => wCmdPageSelect(1),
      O => \rNumOfCommand[1]_i_11_n_0\
    );
\rNumOfCommand[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAFBFBFB"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(3),
      I2 => rNextState11_out,
      I3 => rTrfLength(2),
      I4 => wBNC_P_prog_PM_PCommand(2),
      I5 => \FSM_onehot_rCurState_reg_n_0_[5]\,
      O => \FSM_onehot_rCurState_reg[9]_7\
    );
\rNumOfCommand[2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wCmd80_0_Or85_1,
      I1 => wDoesCmd85NotChangeRow,
      O => rNextState11_out
    );
\rNumOfCommand[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAA80"
    )
        port map (
      I0 => \rNumOfCommand[3]_i_4\,
      I1 => wBNC_P_prog_PM_PCommand(2),
      I2 => rTrfLength(3),
      I3 => \^q\(0),
      I4 => \FSM_onehot_rCurState_reg_n_0_[5]\,
      I5 => \^q\(1),
      O => \FSM_onehot_rCurState_reg[8]_1\
    );
\rNumOfData[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBABBBBBBBBBBBBB"
    )
        port map (
      I0 => \rNumOfCommand_reg[5]_2\,
      I1 => \rNumOfData[10]_i_2\,
      I2 => \rNumOfCommand[3]_i_4\,
      I3 => \^q\(1),
      I4 => rTrfLength(10),
      I5 => wBNC_P_prog_PM_PCommand(2),
      O => \FSM_onehot_rCurState_reg[9]_5\
    );
\rNumOfData[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F700F7F7F7F7F7F7"
    )
        port map (
      I0 => wBNC_P_prog_PM_PCommand(2),
      I1 => rTrfLength(11),
      I2 => \rNumOfData[13]_i_5_n_0\,
      I3 => \rNumOfData[11]_i_2\,
      I4 => \rNumOfData[11]_i_2_0\,
      I5 => \rNumOfData[13]_i_2\(0),
      O => \FSM_onehot_rCurState_reg[8]_3\
    );
\rNumOfData[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAFBFFFBFFFBFFF"
    )
        port map (
      I0 => \rNumOfCommand_reg[5]_2\,
      I1 => \rNumOfData[12]_i_2\,
      I2 => \rNumOfCommand[3]_i_4\,
      I3 => \^q\(1),
      I4 => rTrfLength(12),
      I5 => wBNC_P_prog_PM_PCommand(2),
      O => \FSM_onehot_rCurState_reg[9]_4\
    );
\rNumOfData[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F700F7F7F7F7F7F7"
    )
        port map (
      I0 => wBNC_P_prog_PM_PCommand(2),
      I1 => rTrfLength(13),
      I2 => \rNumOfData[13]_i_5_n_0\,
      I3 => \rNumOfData[11]_i_2\,
      I4 => \rNumOfData[11]_i_2_0\,
      I5 => \rNumOfData[13]_i_2\(1),
      O => \FSM_onehot_rCurState_reg[8]_2\
    );
\rNumOfData[13]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \rLCH_cur_state[2]_i_5\(1),
      I2 => \rPCommand_reg[2]\,
      O => \rNumOfData[13]_i_5_n_0\
    );
\rNumOfData[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBABBBBBBBBBBBBB"
    )
        port map (
      I0 => \rNumOfCommand_reg[5]_2\,
      I1 => \rNumOfData[14]_i_2\,
      I2 => \rNumOfCommand[3]_i_4\,
      I3 => \^q\(1),
      I4 => rTrfLength(14),
      I5 => wBNC_P_prog_PM_PCommand(2),
      O => \FSM_onehot_rCurState_reg[9]_3\
    );
\rNumOfData[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4454444444444444"
    )
        port map (
      I0 => \rNumOfCommand_reg[5]_2\,
      I1 => \rNumOfData[15]_i_4\,
      I2 => \rNumOfCommand[3]_i_4\,
      I3 => \^q\(1),
      I4 => rTrfLength(15),
      I5 => wBNC_P_prog_PM_PCommand(2),
      O => \FSM_onehot_rCurState_reg[9]_1\
    );
\rNumOfData[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF5540"
    )
        port map (
      I0 => \rNumOfData[13]_i_5_n_0\,
      I1 => rTrfLength(4),
      I2 => wBNC_P_prog_PM_PCommand(2),
      I3 => \FSM_onehot_rCurState_reg_n_0_[5]\,
      I4 => \rNumOfData[4]_i_2\,
      I5 => \rNumOfData[4]_i_2_0\,
      O => \rTrfLength_reg[4]_0\
    );
\rNumOfData[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444445454544"
    )
        port map (
      I0 => \rNumOfCommand_reg[5]\,
      I1 => \rNumOfCommand_reg[5]_0\,
      I2 => \rNumOfData[5]_i_4_n_0\,
      I3 => \^fsm_onehot_rcurstate_reg[9]_0\,
      I4 => \rNumOfCommand_reg[5]_1\,
      I5 => \rNumOfCommand_reg[5]_2\,
      O => rCMDReady_reg
    );
\rNumOfData[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03335555FFFF5555"
    )
        port map (
      I0 => \rNumOfData[6]_i_4\(0),
      I1 => \^q\(1),
      I2 => rTrfLength(5),
      I3 => wBNC_P_prog_PM_PCommand(2),
      I4 => \rPCommand_reg[2]\,
      I5 => \rLCH_cur_state[2]_i_5\(1),
      O => \rNumOfData[5]_i_4_n_0\
    );
\rNumOfData[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F553F553F553F55"
    )
        port map (
      I0 => \rNumOfData[6]_i_4\(1),
      I1 => \^q\(1),
      I2 => \rLCH_cur_state[2]_i_5\(1),
      I3 => \rPCommand_reg[2]\,
      I4 => wBNC_P_prog_PM_PCommand(2),
      I5 => rTrfLength(6),
      O => \rPM_NumOfData_reg[7]\
    );
\rNumOfData[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF088F000F000F0"
    )
        port map (
      I0 => wBNC_P_prog_PM_PCommand(2),
      I1 => rTrfLength(7),
      I2 => \rNumOfData[6]_i_4\(1),
      I3 => \rPCommand_reg[2]\,
      I4 => \^q\(1),
      I5 => \rLCH_cur_state[2]_i_5\(1),
      O => \FSM_onehot_rCurState_reg[8]_5\
    );
\rNumOfData[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBABBBBBBBBBBBBB"
    )
        port map (
      I0 => \rNumOfCommand_reg[5]_2\,
      I1 => \rNumOfData[8]_i_2\,
      I2 => \rNumOfCommand[3]_i_4\,
      I3 => \^q\(1),
      I4 => rTrfLength(8),
      I5 => wBNC_P_prog_PM_PCommand(2),
      O => \FSM_onehot_rCurState_reg[9]_6\
    );
\rNumOfData[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07FFFFFFF7FFFFFF"
    )
        port map (
      I0 => wBNC_P_prog_PM_PCommand(2),
      I1 => rTrfLength(9),
      I2 => \^q\(1),
      I3 => \rLCH_cur_state[2]_i_5\(1),
      I4 => \rPCommand_reg[2]\,
      I5 => \rNumOfData[9]_i_2\,
      O => \FSM_onehot_rCurState_reg[8]_4\
    );
\rOpcode_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rOpcode_reg[2]_0\(0),
      Q => \^ropcode_reg[1]_0\(0),
      R => iReset
    );
\rOpcode_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rOpcode_reg[2]_0\(1),
      Q => \^ropcode_reg[1]_0\(1),
      R => iReset
    );
\rOpcode_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rOpcode_reg[2]_0\(2),
      Q => wCmd80_0_Or85_1,
      R => iReset
    );
rOption_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00035555FFFF5555"
    )
        port map (
      I0 => \rPO_ReadEnable[3]_i_2_0\(0),
      I1 => \^q\(1),
      I2 => wBNC_P_prog_PM_PCommand(2),
      I3 => \FSM_onehot_rCurState_reg_n_0_[5]\,
      I4 => \rPCommand_reg[2]\,
      I5 => \rLCH_cur_state[2]_i_5\(1),
      O => \rPM_PCommandOption_reg[0]\
    );
\rPBR_cur_state[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^q\(1),
      I1 => \rLCH_cur_state[2]_i_5\(1),
      I2 => \rPCommand_reg[2]\,
      I3 => \rPBR_cur_state[2]_i_2\(0),
      O => \FSM_onehot_rCurState_reg[9]_10\
    );
\rPCommand[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A2A2A2"
    )
        port map (
      I0 => \^fsm_onehot_rcurstate_reg[3]_0\,
      I1 => \rPCommand_reg[2]_0\(0),
      I2 => \rPCommand_reg[2]\,
      I3 => \rLCH_cur_state[2]_i_5\(1),
      I4 => \^q\(1),
      O => \rPM_PCommand_reg[0]\
    );
\rPCommand[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C5FFC5FFC5FFF5FF"
    )
        port map (
      I0 => \rLCH_cur_state[2]_i_5\(0),
      I1 => \^q\(1),
      I2 => \rLCH_cur_state[2]_i_5\(1),
      I3 => \rPCommand_reg[2]\,
      I4 => \FSM_onehot_rCurState_reg_n_0_[5]\,
      I5 => \^q\(0),
      O => \^fsm_onehot_rcurstate_reg[3]_0\
    );
\rPCommand[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033B30080"
    )
        port map (
      I0 => wBNC_P_prog_PM_PCommand(2),
      I1 => \rPCommand_reg[2]\,
      I2 => \rLCH_cur_state[2]_i_5\(1),
      I3 => \^q\(1),
      I4 => \rPCommand_reg[2]_0\(1),
      I5 => \rPCommand_reg[2]_1\,
      O => \^wpm_pcommand_pcg_pm\(0)
    );
\rPCommand[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^q\(1),
      I1 => \rLCH_cur_state[2]_i_5\(1),
      I2 => \rPCommand_reg[2]\,
      O => \^fsm_onehot_rcurstate_reg[9]_0\
    );
rPM_ONOFF_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^wpm_pcommand_pcg_pm\(0),
      I1 => \wPBR_Start0__0\,
      I2 => rPM_ONOFF_reg,
      O => \FSM_onehot_rCurState_reg[8]_0\
    );
\rPO_ReadEnable[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEAEAAAA"
    )
        port map (
      I0 => \rPO_ReadEnable[3]_i_2\,
      I1 => \^fsm_onehot_rcurstate_reg[3]_0\,
      I2 => \rPO_ReadEnable[3]_i_2_0\(1),
      I3 => \rPCommand_reg[2]\,
      I4 => \^fsm_onehot_rcurstate_reg[9]_0\,
      I5 => \rPO_ReadEnable[3]_i_2_1\,
      O => \rPM_PCommandOption_reg[2]\
    );
\rRowAddress_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rRowAddress_reg[23]_0\(0),
      Q => \rRowAddress_reg_n_0_[0]\,
      R => iReset
    );
\rRowAddress_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rRowAddress_reg[23]_0\(10),
      Q => in18(2),
      R => iReset
    );
\rRowAddress_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rRowAddress_reg[23]_0\(11),
      Q => in18(3),
      R => iReset
    );
\rRowAddress_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rRowAddress_reg[23]_0\(12),
      Q => in18(4),
      R => iReset
    );
\rRowAddress_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rRowAddress_reg[23]_0\(13),
      Q => in18(5),
      R => iReset
    );
\rRowAddress_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rRowAddress_reg[23]_0\(14),
      Q => in18(6),
      R => iReset
    );
\rRowAddress_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rRowAddress_reg[23]_0\(15),
      Q => in18(7),
      R => iReset
    );
\rRowAddress_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rRowAddress_reg[23]_0\(16),
      Q => in19(0),
      R => iReset
    );
\rRowAddress_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rRowAddress_reg[23]_0\(17),
      Q => in19(1),
      R => iReset
    );
\rRowAddress_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rRowAddress_reg[23]_0\(18),
      Q => in19(2),
      R => iReset
    );
\rRowAddress_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rRowAddress_reg[23]_0\(19),
      Q => in19(3),
      R => iReset
    );
\rRowAddress_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rRowAddress_reg[23]_0\(1),
      Q => \rRowAddress_reg_n_0_[1]\,
      R => iReset
    );
\rRowAddress_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rRowAddress_reg[23]_0\(20),
      Q => in19(4),
      R => iReset
    );
\rRowAddress_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rRowAddress_reg[23]_0\(21),
      Q => in19(5),
      R => iReset
    );
\rRowAddress_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rRowAddress_reg[23]_0\(22),
      Q => in19(6),
      R => iReset
    );
\rRowAddress_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rRowAddress_reg[23]_0\(23),
      Q => in19(7),
      R => iReset
    );
\rRowAddress_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rRowAddress_reg[23]_0\(2),
      Q => \rRowAddress_reg_n_0_[2]\,
      R => iReset
    );
\rRowAddress_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rRowAddress_reg[23]_0\(3),
      Q => \rRowAddress_reg_n_0_[3]\,
      R => iReset
    );
\rRowAddress_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rRowAddress_reg[23]_0\(4),
      Q => \rRowAddress_reg_n_0_[4]\,
      R => iReset
    );
\rRowAddress_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rRowAddress_reg[23]_0\(5),
      Q => \rRowAddress_reg_n_0_[5]\,
      R => iReset
    );
\rRowAddress_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rRowAddress_reg[23]_0\(6),
      Q => \rRowAddress_reg_n_0_[6]\,
      R => iReset
    );
\rRowAddress_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rRowAddress_reg[23]_0\(7),
      Q => \rRowAddress_reg_n_0_[7]\,
      R => iReset
    );
\rRowAddress_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rRowAddress_reg[23]_0\(8),
      Q => in18(0),
      R => iReset
    );
\rRowAddress_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rRowAddress_reg[23]_0\(9),
      Q => in18(1),
      R => iReset
    );
\rSourceID[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => iSourceID(0),
      I1 => \rSourceID_reg[4]_0\,
      O => \^isourceid[4]\(0)
    );
\rSourceID[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => iSourceID(1),
      I1 => \rSourceID_reg[4]_0\,
      O => \^isourceid[4]\(1)
    );
\rSourceID_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rSourceID_reg[2]_0\(0),
      Q => \rSourceID_reg_n_0_[0]\,
      R => iReset
    );
\rSourceID_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rSourceID_reg[2]_0\(1),
      Q => wCmdPageSelect(0),
      R => iReset
    );
\rSourceID_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rSourceID_reg[2]_0\(2),
      Q => wCmdPageSelect(1),
      R => iReset
    );
\rSourceID_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \^isourceid[4]\(0),
      Q => \rSourceID_reg_n_0_[3]\,
      R => iReset
    );
\rSourceID_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \^isourceid[4]\(1),
      Q => wDoesCmd85NotChangeRow,
      R => iReset
    );
\rTIM_cur_state[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8A00"
    )
        port map (
      I0 => \^fsm_onehot_rcurstate_reg[9]_0\,
      I1 => \rPCommand_reg[2]\,
      I2 => \rPCommand_reg[2]_0\(0),
      I3 => \^fsm_onehot_rcurstate_reg[3]_0\,
      I4 => \rTIM_cur_state[2]_i_2\,
      I5 => \rNumOfCommand_reg[5]_2\,
      O => rCMDReady_reg_0
    );
\rTargetWay_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rTargetWay_reg[7]_1\(0),
      Q => \rTargetWay_reg[7]_0\(0),
      R => iReset
    );
\rTargetWay_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rTargetWay_reg[7]_1\(1),
      Q => \rTargetWay_reg[7]_0\(1),
      R => iReset
    );
\rTargetWay_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rTargetWay_reg[7]_1\(2),
      Q => \rTargetWay_reg[7]_0\(2),
      R => iReset
    );
\rTargetWay_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rTargetWay_reg[7]_1\(3),
      Q => \rTargetWay_reg[7]_0\(3),
      R => iReset
    );
\rTargetWay_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rTargetWay_reg[7]_1\(4),
      Q => \rTargetWay_reg[7]_0\(4),
      R => iReset
    );
\rTargetWay_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rTargetWay_reg[7]_1\(5),
      Q => \rTargetWay_reg[7]_0\(5),
      R => iReset
    );
\rTargetWay_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rTargetWay_reg[7]_1\(6),
      Q => \rTargetWay_reg[7]_0\(6),
      R => iReset
    );
\rTargetWay_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rTargetWay_reg[7]_1\(7),
      Q => \rTargetWay_reg[7]_0\(7),
      R => iReset
    );
\rTrfLength[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => iLength(9),
      I1 => iLength(7),
      I2 => \rTrfLength_reg[6]_0\,
      I3 => iLength(6),
      I4 => iLength(8),
      I5 => iLength(10),
      O => \^d\(9)
    );
\rTrfLength[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \rTrfLength_reg[11]_0\,
      I1 => iLength(11),
      O => \^d\(10)
    );
\rTrfLength[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => iLength(11),
      I1 => \rTrfLength_reg[11]_0\,
      I2 => iLength(12),
      O => \^d\(11)
    );
\rTrfLength[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => iLength(12),
      I1 => \rTrfLength_reg[11]_0\,
      I2 => iLength(11),
      I3 => iLength(13),
      O => \^d\(12)
    );
\rTrfLength[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => iLength(13),
      I1 => iLength(11),
      I2 => \rTrfLength_reg[11]_0\,
      I3 => iLength(12),
      I4 => iLength(14),
      O => \^d\(13)
    );
\rTrfLength[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => iLength(14),
      I1 => iLength(12),
      I2 => \rTrfLength_reg[11]_0\,
      I3 => iLength(11),
      I4 => iLength(13),
      I5 => iLength(15),
      O => \^d\(14)
    );
\rTrfLength[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => iLength(0),
      I1 => iLength(1),
      O => \^d\(0)
    );
\rTrfLength[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => iLength(1),
      I1 => iLength(0),
      I2 => iLength(2),
      O => \^d\(1)
    );
\rTrfLength[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => iLength(2),
      I1 => iLength(0),
      I2 => iLength(1),
      I3 => iLength(3),
      O => \^d\(2)
    );
\rTrfLength[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => iLength(3),
      I1 => iLength(1),
      I2 => iLength(0),
      I3 => iLength(2),
      I4 => iLength(4),
      O => \^d\(3)
    );
\rTrfLength[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => iLength(4),
      I1 => iLength(2),
      I2 => iLength(0),
      I3 => iLength(1),
      I4 => iLength(3),
      I5 => iLength(5),
      O => \^d\(4)
    );
\rTrfLength[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \rTrfLength_reg[6]_0\,
      I1 => iLength(6),
      O => \^d\(5)
    );
\rTrfLength[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => iLength(6),
      I1 => \rTrfLength_reg[6]_0\,
      I2 => iLength(7),
      O => \^d\(6)
    );
\rTrfLength[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => iLength(7),
      I1 => \rTrfLength_reg[6]_0\,
      I2 => iLength(6),
      I3 => iLength(8),
      O => \^d\(7)
    );
\rTrfLength[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => iLength(8),
      I1 => iLength(6),
      I2 => \rTrfLength_reg[6]_0\,
      I3 => iLength(7),
      I4 => iLength(9),
      O => \^d\(8)
    );
\rTrfLength_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rTrfLength_reg[0]_0\(0),
      Q => rTrfLength(0),
      R => iReset
    );
\rTrfLength_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \^d\(9),
      Q => rTrfLength(10),
      R => iReset
    );
\rTrfLength_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \^d\(10),
      Q => rTrfLength(11),
      R => iReset
    );
\rTrfLength_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \^d\(11),
      Q => rTrfLength(12),
      R => iReset
    );
\rTrfLength_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \^d\(12),
      Q => rTrfLength(13),
      R => iReset
    );
\rTrfLength_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \^d\(13),
      Q => rTrfLength(14),
      R => iReset
    );
\rTrfLength_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \^d\(14),
      Q => rTrfLength(15),
      R => iReset
    );
\rTrfLength_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \^d\(0),
      Q => rTrfLength(1),
      R => iReset
    );
\rTrfLength_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \^d\(1),
      Q => rTrfLength(2),
      R => iReset
    );
\rTrfLength_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \^d\(2),
      Q => rTrfLength(3),
      R => iReset
    );
\rTrfLength_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \^d\(3),
      Q => rTrfLength(4),
      R => iReset
    );
\rTrfLength_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \^d\(4),
      Q => rTrfLength(5),
      R => iReset
    );
\rTrfLength_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \^d\(5),
      Q => rTrfLength(6),
      R => iReset
    );
\rTrfLength_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \^d\(6),
      Q => rTrfLength(7),
      R => iReset
    );
\rTrfLength_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \^d\(7),
      Q => rTrfLength(8),
      R => iReset
    );
\rTrfLength_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \^d\(8),
      Q => rTrfLength(9),
      R => iReset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_v2nfc_0_2_NPCG_Toggle_BNC_P_read_AW30h is
  port (
    rUsePresetC_reg_0 : out STD_LOGIC;
    iTargetID_1_sp_1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    iOpcode_2_sp_1 : out STD_LOGIC;
    \iOpcode[5]\ : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[8]_0\ : out STD_LOGIC;
    wOpcode_bCMD : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_rCurState_reg[7]_0\ : out STD_LOGIC;
    \rCAData_reg[5]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_rCurState_reg[7]_1\ : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[12]_0\ : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[7]_2\ : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[7]_3\ : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[7]_4\ : out STD_LOGIC;
    rUsePresetC_reg_1 : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[9]_0\ : out STD_LOGIC;
    rUsePresetC_reg_2 : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[9]_1\ : out STD_LOGIC;
    \rTargetWay_reg[6]_0\ : out STD_LOGIC;
    \rTargetWay_reg[7]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \rTargetWay_reg[3]_0\ : out STD_LOGIC;
    \rTargetWay_reg[2]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    iReset : in STD_LOGIC;
    rUsePresetC_reg_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    iSystemClock : in STD_LOGIC;
    rMultiPlane_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iTargetID : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \rPageSelect_reg[2]_0\ : in STD_LOGIC;
    \FSM_onehot_rCurState_reg[1]_0\ : in STD_LOGIC;
    wPM_LastStep_PCG_PM : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_rCurState_reg[7]_5\ : in STD_LOGIC;
    \FSM_onehot_rCurState_reg[9]_2\ : in STD_LOGIC;
    \rCAData_reg[7]_0\ : in STD_LOGIC;
    \rCAData_reg[4]_0\ : in STD_LOGIC;
    \rCAData_reg[7]_1\ : in STD_LOGIC;
    iOpcode : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wPM_Ready_PCG_PM : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rCAData[4]_i_3_0\ : in STD_LOGIC;
    \rCAData[4]_i_3_1\ : in STD_LOGIC;
    wBNC_P_read_DT00h_PM_CAData : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rPO_ChipEnable[10]_i_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rNumOfCommand[2]_i_3\ : in STD_LOGIC;
    CABuffer_i_7 : in STD_LOGIC;
    CABuffer_i_10 : in STD_LOGIC;
    CABuffer_i_10_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    CABuffer_i_10_1 : in STD_LOGIC;
    \rNumOfCommand[3]_i_4\ : in STD_LOGIC;
    \rNumOfCommand[2]_i_3_0\ : in STD_LOGIC;
    rSFTStrobe_i_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rSFTStrobe_i_2_0 : in STD_LOGIC;
    \rPO_ChipEnable[14]_i_3\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rPageSelect_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rTargetWay_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \rColAddress_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \rRowAddress_reg[23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    iSourceID : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sys_top_v2nfc_0_2_NPCG_Toggle_BNC_P_read_AW30h : entity is "NPCG_Toggle_BNC_P_read_AW30h";
end sys_top_v2nfc_0_2_NPCG_Toggle_BNC_P_read_AW30h;

architecture STRUCTURE of sys_top_v2nfc_0_2_NPCG_Toggle_BNC_P_read_AW30h is
  signal \^d\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \FSM_onehot_rCurState[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rCurState[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rCurState[1]_i_1__7_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rCurState[1]_i_3__3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rCurState[2]_i_1__5_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rCurState[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rCurState[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rCurState[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rCurState[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rCurState_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_rCurState_reg_n_0_[10]\ : STD_LOGIC;
  signal \FSM_onehot_rCurState_reg_n_0_[11]\ : STD_LOGIC;
  signal \FSM_onehot_rCurState_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_rCurState_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_rCurState_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_onehot_rCurState_reg_n_0_[4]\ : STD_LOGIC;
  signal \FSM_onehot_rCurState_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_rCurState_reg_n_0_[6]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal data3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal data5 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal data6 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal data7 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal iOpcode_2_sn_1 : STD_LOGIC;
  signal iTargetID_1_sn_1 : STD_LOGIC;
  signal rCAData : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \rCAData[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \rCAData[0]_i_3_n_0\ : STD_LOGIC;
  signal \rCAData[0]_i_4_n_0\ : STD_LOGIC;
  signal \rCAData[0]_i_5_n_0\ : STD_LOGIC;
  signal \rCAData[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \rCAData[1]_i_3_n_0\ : STD_LOGIC;
  signal \rCAData[1]_i_4__0_n_0\ : STD_LOGIC;
  signal \rCAData[1]_i_5_n_0\ : STD_LOGIC;
  signal \rCAData[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \rCAData[2]_i_3_n_0\ : STD_LOGIC;
  signal \rCAData[2]_i_4_n_0\ : STD_LOGIC;
  signal \rCAData[2]_i_5_n_0\ : STD_LOGIC;
  signal \rCAData[3]_i_2_n_0\ : STD_LOGIC;
  signal \rCAData[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \rCAData[4]_i_2_n_0\ : STD_LOGIC;
  signal \rCAData[4]_i_3_n_0\ : STD_LOGIC;
  signal \rCAData[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \rCAData[5]_i_3_n_0\ : STD_LOGIC;
  signal \rCAData[5]_i_4_n_0\ : STD_LOGIC;
  signal \rCAData[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \rCAData[6]_i_3__0_n_0\ : STD_LOGIC;
  signal \rCAData[6]_i_4__0_n_0\ : STD_LOGIC;
  signal \rCAData[7]_i_10_n_0\ : STD_LOGIC;
  signal \rCAData[7]_i_14_n_0\ : STD_LOGIC;
  signal \rCAData[7]_i_16_n_0\ : STD_LOGIC;
  signal \rCAData[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \rCAData[7]_i_3_n_0\ : STD_LOGIC;
  signal \rCAData[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \rCAData[7]_i_6_n_0\ : STD_LOGIC;
  signal \rCAData[7]_i_7__0_n_0\ : STD_LOGIC;
  signal \rCAData[7]_i_8_n_0\ : STD_LOGIC;
  signal \rCAData[7]_i_9__0_n_0\ : STD_LOGIC;
  signal \rColAddress_reg_n_0_[0]\ : STD_LOGIC;
  signal \rColAddress_reg_n_0_[1]\ : STD_LOGIC;
  signal \rColAddress_reg_n_0_[2]\ : STD_LOGIC;
  signal \rColAddress_reg_n_0_[3]\ : STD_LOGIC;
  signal \rColAddress_reg_n_0_[4]\ : STD_LOGIC;
  signal \rColAddress_reg_n_0_[5]\ : STD_LOGIC;
  signal \rColAddress_reg_n_0_[6]\ : STD_LOGIC;
  signal \rColAddress_reg_n_0_[7]\ : STD_LOGIC;
  signal \rNumOfCommand[3]_i_10_n_0\ : STD_LOGIC;
  signal \rNumOfCommand[3]_i_9_n_0\ : STD_LOGIC;
  signal rPageSelect : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \rRowAddress_reg_n_0_[0]\ : STD_LOGIC;
  signal \rRowAddress_reg_n_0_[1]\ : STD_LOGIC;
  signal \rRowAddress_reg_n_0_[2]\ : STD_LOGIC;
  signal \rRowAddress_reg_n_0_[3]\ : STD_LOGIC;
  signal \rRowAddress_reg_n_0_[4]\ : STD_LOGIC;
  signal \rRowAddress_reg_n_0_[5]\ : STD_LOGIC;
  signal \rRowAddress_reg_n_0_[6]\ : STD_LOGIC;
  signal \rRowAddress_reg_n_0_[7]\ : STD_LOGIC;
  signal rTargetWay0 : STD_LOGIC;
  signal \^rusepresetc_reg_0\ : STD_LOGIC;
  signal rpSLCorSSReadMode : STD_LOGIC;
  signal wBNC_P_read_AW30h_PM_CAData : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wBNC_P_read_AW30h_PM_CASelect : STD_LOGIC;
  signal wBNC_P_read_AW30h_PM_TargetWay : STD_LOGIC_VECTOR ( 6 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_rCurState[12]_i_1__1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \FSM_onehot_rCurState[1]_i_3__3\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \FSM_onehot_rCurState[2]_i_2__0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \FSM_onehot_rCurState[7]_i_1__2\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \FSM_onehot_rCurState[7]_i_3\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \FSM_onehot_rCurState[7]_i_5\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \FSM_onehot_rCurState[7]_i_6\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \FSM_onehot_rCurState[8]_i_1__1\ : label is "soft_lutpair22";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[0]\ : label is "State_NAddrWrite2:0000000001000,State_NCmdPreset:0000000000001,State_NAddrWrite4:0000000100000,State_NCmdWriteForPageSelect:0000000000100,State_NAddrWrite3:0000000010000,State_WaitDone:0000100000000,State_NCALIssue:0001000000000,State_Idle:0000010000000,State_NAddrWrite0:0010000000000,State_NCmdWrite0:0000000000010,State_NCmdWrite1:0000001000000,State_NTMIssue:1000000000000,State_NAddrWrite1:0100000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[10]\ : label is "State_NAddrWrite2:0000000001000,State_NCmdPreset:0000000000001,State_NAddrWrite4:0000000100000,State_NCmdWriteForPageSelect:0000000000100,State_NAddrWrite3:0000000010000,State_WaitDone:0000100000000,State_NCALIssue:0001000000000,State_Idle:0000010000000,State_NAddrWrite0:0010000000000,State_NCmdWrite0:0000000000010,State_NCmdWrite1:0000001000000,State_NTMIssue:1000000000000,State_NAddrWrite1:0100000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[11]\ : label is "State_NAddrWrite2:0000000001000,State_NCmdPreset:0000000000001,State_NAddrWrite4:0000000100000,State_NCmdWriteForPageSelect:0000000000100,State_NAddrWrite3:0000000010000,State_WaitDone:0000100000000,State_NCALIssue:0001000000000,State_Idle:0000010000000,State_NAddrWrite0:0010000000000,State_NCmdWrite0:0000000000010,State_NCmdWrite1:0000001000000,State_NTMIssue:1000000000000,State_NAddrWrite1:0100000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[12]\ : label is "State_NAddrWrite2:0000000001000,State_NCmdPreset:0000000000001,State_NAddrWrite4:0000000100000,State_NCmdWriteForPageSelect:0000000000100,State_NAddrWrite3:0000000010000,State_WaitDone:0000100000000,State_NCALIssue:0001000000000,State_Idle:0000010000000,State_NAddrWrite0:0010000000000,State_NCmdWrite0:0000000000010,State_NCmdWrite1:0000001000000,State_NTMIssue:1000000000000,State_NAddrWrite1:0100000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[1]\ : label is "State_NAddrWrite2:0000000001000,State_NCmdPreset:0000000000001,State_NAddrWrite4:0000000100000,State_NCmdWriteForPageSelect:0000000000100,State_NAddrWrite3:0000000010000,State_WaitDone:0000100000000,State_NCALIssue:0001000000000,State_Idle:0000010000000,State_NAddrWrite0:0010000000000,State_NCmdWrite0:0000000000010,State_NCmdWrite1:0000001000000,State_NTMIssue:1000000000000,State_NAddrWrite1:0100000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[2]\ : label is "State_NAddrWrite2:0000000001000,State_NCmdPreset:0000000000001,State_NAddrWrite4:0000000100000,State_NCmdWriteForPageSelect:0000000000100,State_NAddrWrite3:0000000010000,State_WaitDone:0000100000000,State_NCALIssue:0001000000000,State_Idle:0000010000000,State_NAddrWrite0:0010000000000,State_NCmdWrite0:0000000000010,State_NCmdWrite1:0000001000000,State_NTMIssue:1000000000000,State_NAddrWrite1:0100000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[3]\ : label is "State_NAddrWrite2:0000000001000,State_NCmdPreset:0000000000001,State_NAddrWrite4:0000000100000,State_NCmdWriteForPageSelect:0000000000100,State_NAddrWrite3:0000000010000,State_WaitDone:0000100000000,State_NCALIssue:0001000000000,State_Idle:0000010000000,State_NAddrWrite0:0010000000000,State_NCmdWrite0:0000000000010,State_NCmdWrite1:0000001000000,State_NTMIssue:1000000000000,State_NAddrWrite1:0100000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[4]\ : label is "State_NAddrWrite2:0000000001000,State_NCmdPreset:0000000000001,State_NAddrWrite4:0000000100000,State_NCmdWriteForPageSelect:0000000000100,State_NAddrWrite3:0000000010000,State_WaitDone:0000100000000,State_NCALIssue:0001000000000,State_Idle:0000010000000,State_NAddrWrite0:0010000000000,State_NCmdWrite0:0000000000010,State_NCmdWrite1:0000001000000,State_NTMIssue:1000000000000,State_NAddrWrite1:0100000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[5]\ : label is "State_NAddrWrite2:0000000001000,State_NCmdPreset:0000000000001,State_NAddrWrite4:0000000100000,State_NCmdWriteForPageSelect:0000000000100,State_NAddrWrite3:0000000010000,State_WaitDone:0000100000000,State_NCALIssue:0001000000000,State_Idle:0000010000000,State_NAddrWrite0:0010000000000,State_NCmdWrite0:0000000000010,State_NCmdWrite1:0000001000000,State_NTMIssue:1000000000000,State_NAddrWrite1:0100000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[6]\ : label is "State_NAddrWrite2:0000000001000,State_NCmdPreset:0000000000001,State_NAddrWrite4:0000000100000,State_NCmdWriteForPageSelect:0000000000100,State_NAddrWrite3:0000000010000,State_WaitDone:0000100000000,State_NCALIssue:0001000000000,State_Idle:0000010000000,State_NAddrWrite0:0010000000000,State_NCmdWrite0:0000000000010,State_NCmdWrite1:0000001000000,State_NTMIssue:1000000000000,State_NAddrWrite1:0100000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[7]\ : label is "State_NAddrWrite2:0000000001000,State_NCmdPreset:0000000000001,State_NAddrWrite4:0000000100000,State_NCmdWriteForPageSelect:0000000000100,State_NAddrWrite3:0000000010000,State_WaitDone:0000100000000,State_NCALIssue:0001000000000,State_Idle:0000010000000,State_NAddrWrite0:0010000000000,State_NCmdWrite0:0000000000010,State_NCmdWrite1:0000001000000,State_NTMIssue:1000000000000,State_NAddrWrite1:0100000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[8]\ : label is "State_NAddrWrite2:0000000001000,State_NCmdPreset:0000000000001,State_NAddrWrite4:0000000100000,State_NCmdWriteForPageSelect:0000000000100,State_NAddrWrite3:0000000010000,State_WaitDone:0000100000000,State_NCALIssue:0001000000000,State_Idle:0000010000000,State_NAddrWrite0:0010000000000,State_NCmdWrite0:0000000000010,State_NCmdWrite1:0000001000000,State_NTMIssue:1000000000000,State_NAddrWrite1:0100000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[9]\ : label is "State_NAddrWrite2:0000000001000,State_NCmdPreset:0000000000001,State_NAddrWrite4:0000000100000,State_NCmdWriteForPageSelect:0000000000100,State_NAddrWrite3:0000000010000,State_WaitDone:0000100000000,State_NCALIssue:0001000000000,State_Idle:0000010000000,State_NAddrWrite0:0010000000000,State_NCmdWrite0:0000000000010,State_NCmdWrite1:0000001000000,State_NTMIssue:1000000000000,State_NAddrWrite1:0100000000000";
  attribute SOFT_HLUTNM of \rCAData[0]_i_5\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \rCAData[1]_i_5\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \rCAData[2]_i_5\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \rCAData[7]_i_9__0\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of rDoNotCommit_i_1 : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \rNumOfCommand[0]_i_11\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \rNumOfCommand[1]_i_8\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \rNumOfCommand[3]_i_10\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \rNumOfCommand[3]_i_9\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \rPO_ChipEnable[11]_i_5\ : label is "soft_lutpair21";
begin
  D(1 downto 0) <= \^d\(1 downto 0);
  Q(3 downto 0) <= \^q\(3 downto 0);
  iOpcode_2_sp_1 <= iOpcode_2_sn_1;
  iTargetID_1_sp_1 <= iTargetID_1_sn_1;
  rUsePresetC_reg_0 <= \^rusepresetc_reg_0\;
CABuffer_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFCAC"
    )
        port map (
      I0 => \^q\(0),
      I1 => wBNC_P_read_DT00h_PM_CAData(1),
      I2 => \rPO_ChipEnable[10]_i_3\(0),
      I3 => wBNC_P_read_AW30h_PM_CAData(2),
      I4 => \rNumOfCommand[2]_i_3\,
      I5 => CABuffer_i_7,
      O => \FSM_onehot_rCurState_reg[7]_0\
    );
CABuffer_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF40FFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \rPO_ChipEnable[10]_i_3\(0),
      I2 => wBNC_P_read_AW30h_PM_CASelect,
      I3 => CABuffer_i_10,
      I4 => CABuffer_i_10_0(0),
      I5 => CABuffer_i_10_1,
      O => \FSM_onehot_rCurState_reg[7]_1\
    );
CABuffer_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAC"
    )
        port map (
      I0 => \^q\(0),
      I1 => wBNC_P_read_DT00h_PM_CAData(3),
      I2 => \rPO_ChipEnable[10]_i_3\(0),
      I3 => wBNC_P_read_AW30h_PM_CAData(7),
      O => \FSM_onehot_rCurState_reg[7]_2\
    );
CABuffer_i_34: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCAC"
    )
        port map (
      I0 => \^q\(0),
      I1 => wBNC_P_read_DT00h_PM_CAData(2),
      I2 => \rPO_ChipEnable[10]_i_3\(0),
      I3 => wBNC_P_read_AW30h_PM_CAData(6),
      O => \FSM_onehot_rCurState_reg[7]_3\
    );
CABuffer_i_52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F0FFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => wBNC_P_read_AW30h_PM_CAData(0),
      I2 => wBNC_P_read_DT00h_PM_CAData(0),
      I3 => \rPO_ChipEnable[10]_i_3\(0),
      I4 => CABuffer_i_10_0(0),
      I5 => CABuffer_i_10_1,
      O => \FSM_onehot_rCurState_reg[7]_4\
    );
\FSM_onehot_rCurState[0]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rusepresetc_reg_0\,
      I1 => \FSM_onehot_rCurState_reg[1]_0\,
      O => \FSM_onehot_rCurState[0]_i_1__6_n_0\
    );
\FSM_onehot_rCurState[12]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \FSM_onehot_rCurState_reg_n_0_[6]\,
      I1 => wPM_LastStep_PCG_PM(1),
      I2 => \^q\(3),
      O => \FSM_onehot_rCurState[12]_i_1__1_n_0\
    );
\FSM_onehot_rCurState[1]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF444F0000"
    )
        port map (
      I0 => rpSLCorSSReadMode,
      I1 => \FSM_onehot_rCurState_reg_n_0_[0]\,
      I2 => \^rusepresetc_reg_0\,
      I3 => \FSM_onehot_rCurState_reg[1]_0\,
      I4 => \FSM_onehot_rCurState[1]_i_3__3_n_0\,
      I5 => \FSM_onehot_rCurState_reg_n_0_[2]\,
      O => \FSM_onehot_rCurState[1]_i_1__7_n_0\
    );
\FSM_onehot_rCurState[1]_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => rPageSelect(2),
      I1 => rPageSelect(1),
      I2 => rPageSelect(0),
      O => \FSM_onehot_rCurState[1]_i_3__3_n_0\
    );
\FSM_onehot_rCurState[2]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDDDDDDDC0"
    )
        port map (
      I0 => \FSM_onehot_rCurState[2]_i_2__0_n_0\,
      I1 => \FSM_onehot_rCurState_reg_n_0_[0]\,
      I2 => rpSLCorSSReadMode,
      I3 => rPageSelect(2),
      I4 => rPageSelect(1),
      I5 => rPageSelect(0),
      O => \FSM_onehot_rCurState[2]_i_1__5_n_0\
    );
\FSM_onehot_rCurState[2]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^rusepresetc_reg_0\,
      I1 => \FSM_onehot_rCurState_reg[1]_0\,
      O => \FSM_onehot_rCurState[2]_i_2__0_n_0\
    );
\FSM_onehot_rCurState[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(1),
      I1 => wPM_LastStep_PCG_PM(0),
      I2 => \FSM_onehot_rCurState_reg[7]_5\,
      I3 => \^q\(0),
      O => \FSM_onehot_rCurState[7]_i_1__2_n_0\
    );
\FSM_onehot_rCurState[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => iOpcode(0),
      I1 => \rPageSelect_reg[2]_0\,
      I2 => iTargetID(2),
      I3 => iTargetID(0),
      O => iOpcode_2_sn_1
    );
\FSM_onehot_rCurState[7]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => iOpcode(3),
      I1 => iTargetID(4),
      I2 => \rPageSelect_reg[2]_0\,
      I3 => iOpcode(2),
      I4 => iTargetID(3),
      O => \iOpcode[5]\
    );
\FSM_onehot_rCurState[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => iTargetID(1),
      I1 => \rPageSelect_reg[2]_0\,
      O => iTargetID_1_sn_1
    );
\FSM_onehot_rCurState[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rPageSelect_reg[2]_0\,
      I1 => iOpcode(1),
      O => wOpcode_bCMD(0)
    );
\FSM_onehot_rCurState[8]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^q\(3),
      I1 => wPM_LastStep_PCG_PM(1),
      I2 => wPM_LastStep_PCG_PM(0),
      I3 => \^q\(1),
      O => \FSM_onehot_rCurState[8]_i_1__1_n_0\
    );
\FSM_onehot_rCurState[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => rTargetWay0,
      I1 => \^q\(2),
      I2 => \FSM_onehot_rCurState_reg[9]_2\,
      O => \FSM_onehot_rCurState[9]_i_1__0_n_0\
    );
\FSM_onehot_rCurState_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iSystemClock,
      CE => '1',
      D => \FSM_onehot_rCurState[0]_i_1__6_n_0\,
      Q => \FSM_onehot_rCurState_reg_n_0_[0]\,
      R => iReset
    );
\FSM_onehot_rCurState_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iSystemClock,
      CE => '1',
      D => \FSM_onehot_rCurState_reg_n_0_[1]\,
      Q => \FSM_onehot_rCurState_reg_n_0_[10]\,
      R => iReset
    );
\FSM_onehot_rCurState_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iSystemClock,
      CE => '1',
      D => \FSM_onehot_rCurState_reg_n_0_[10]\,
      Q => \FSM_onehot_rCurState_reg_n_0_[11]\,
      R => iReset
    );
\FSM_onehot_rCurState_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iSystemClock,
      CE => '1',
      D => \FSM_onehot_rCurState[12]_i_1__1_n_0\,
      Q => \^q\(3),
      R => iReset
    );
\FSM_onehot_rCurState_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iSystemClock,
      CE => '1',
      D => \FSM_onehot_rCurState[1]_i_1__7_n_0\,
      Q => \FSM_onehot_rCurState_reg_n_0_[1]\,
      R => iReset
    );
\FSM_onehot_rCurState_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iSystemClock,
      CE => '1',
      D => \FSM_onehot_rCurState[2]_i_1__5_n_0\,
      Q => \FSM_onehot_rCurState_reg_n_0_[2]\,
      R => iReset
    );
\FSM_onehot_rCurState_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iSystemClock,
      CE => '1',
      D => \FSM_onehot_rCurState_reg_n_0_[11]\,
      Q => \FSM_onehot_rCurState_reg_n_0_[3]\,
      R => iReset
    );
\FSM_onehot_rCurState_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iSystemClock,
      CE => '1',
      D => \FSM_onehot_rCurState_reg_n_0_[3]\,
      Q => \FSM_onehot_rCurState_reg_n_0_[4]\,
      R => iReset
    );
\FSM_onehot_rCurState_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iSystemClock,
      CE => '1',
      D => \FSM_onehot_rCurState_reg_n_0_[4]\,
      Q => \FSM_onehot_rCurState_reg_n_0_[5]\,
      R => iReset
    );
\FSM_onehot_rCurState_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iSystemClock,
      CE => '1',
      D => \FSM_onehot_rCurState_reg_n_0_[5]\,
      Q => \FSM_onehot_rCurState_reg_n_0_[6]\,
      R => iReset
    );
\FSM_onehot_rCurState_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => iSystemClock,
      CE => '1',
      D => \FSM_onehot_rCurState[7]_i_1__2_n_0\,
      Q => \^q\(0),
      S => iReset
    );
\FSM_onehot_rCurState_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iSystemClock,
      CE => '1',
      D => \FSM_onehot_rCurState[8]_i_1__1_n_0\,
      Q => \^q\(1),
      R => iReset
    );
\FSM_onehot_rCurState_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iSystemClock,
      CE => '1',
      D => \FSM_onehot_rCurState[9]_i_1__0_n_0\,
      Q => \^q\(2),
      R => iReset
    );
\rCAData[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8FFFF88B80000"
    )
        port map (
      I0 => \rCAData[0]_i_2__0_n_0\,
      I1 => \rCAData[7]_i_3_n_0\,
      I2 => \rCAData[0]_i_3_n_0\,
      I3 => \rCAData_reg[7]_0\,
      I4 => \rCAData[7]_i_6_n_0\,
      I5 => \rCAData[0]_i_4_n_0\,
      O => rCAData(0)
    );
\rCAData[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBB3088888830"
    )
        port map (
      I0 => \rColAddress_reg_n_0_[0]\,
      I1 => \rCAData_reg[7]_0\,
      I2 => \rRowAddress_reg_n_0_[0]\,
      I3 => rTargetWay0,
      I4 => \rCAData[7]_i_8_n_0\,
      I5 => data3(0),
      O => \rCAData[0]_i_2__0_n_0\
    );
\rCAData[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFFFE02020002"
    )
        port map (
      I0 => data5(0),
      I1 => rTargetWay0,
      I2 => \rCAData[7]_i_10_n_0\,
      I3 => \^q\(2),
      I4 => \rCAData_reg[7]_1\,
      I5 => data6(0),
      O => \rCAData[0]_i_3_n_0\
    );
\rCAData[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD00000001000000"
    )
        port map (
      I0 => \rCAData[0]_i_5_n_0\,
      I1 => \rCAData[7]_i_8_n_0\,
      I2 => rTargetWay0,
      I3 => \rCAData_reg[7]_0\,
      I4 => \rCAData[7]_i_3_n_0\,
      I5 => rpSLCorSSReadMode,
      O => \rCAData[0]_i_4_n_0\
    );
\rCAData[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \^rusepresetc_reg_0\,
      I1 => rpSLCorSSReadMode,
      I2 => rPageSelect(0),
      O => \rCAData[0]_i_5_n_0\
    );
\rCAData[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \rCAData[1]_i_2__0_n_0\,
      I1 => \rCAData[7]_i_3_n_0\,
      I2 => \rCAData[1]_i_3_n_0\,
      I3 => \rCAData[7]_i_6_n_0\,
      I4 => \rCAData[1]_i_4__0_n_0\,
      O => rCAData(1)
    );
\rCAData[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBB3088888830"
    )
        port map (
      I0 => \rColAddress_reg_n_0_[1]\,
      I1 => \rCAData_reg[7]_0\,
      I2 => \rRowAddress_reg_n_0_[1]\,
      I3 => rTargetWay0,
      I4 => \rCAData[7]_i_8_n_0\,
      I5 => data3(1),
      O => \rCAData[1]_i_2__0_n_0\
    );
\rCAData[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBB3088888830"
    )
        port map (
      I0 => data7(1),
      I1 => \rCAData_reg[7]_0\,
      I2 => data5(1),
      I3 => rTargetWay0,
      I4 => \rCAData[7]_i_8_n_0\,
      I5 => data6(1),
      O => \rCAData[1]_i_3_n_0\
    );
\rCAData[1]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01000000FD000000"
    )
        port map (
      I0 => \rCAData[1]_i_5_n_0\,
      I1 => \rCAData[7]_i_8_n_0\,
      I2 => rTargetWay0,
      I3 => \rCAData_reg[7]_0\,
      I4 => \rCAData[7]_i_3_n_0\,
      I5 => rpSLCorSSReadMode,
      O => \rCAData[1]_i_4__0_n_0\
    );
\rCAData[1]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => rpSLCorSSReadMode,
      I1 => \^rusepresetc_reg_0\,
      I2 => rPageSelect(1),
      O => \rCAData[1]_i_5_n_0\
    );
\rCAData[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8FFFF88B80000"
    )
        port map (
      I0 => \rCAData[2]_i_2__0_n_0\,
      I1 => \rCAData[7]_i_3_n_0\,
      I2 => \rCAData[2]_i_3_n_0\,
      I3 => \rCAData_reg[7]_0\,
      I4 => \rCAData[7]_i_6_n_0\,
      I5 => \rCAData[2]_i_4_n_0\,
      O => rCAData(2)
    );
\rCAData[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBB3088888830"
    )
        port map (
      I0 => \rColAddress_reg_n_0_[2]\,
      I1 => \rCAData_reg[7]_0\,
      I2 => \rRowAddress_reg_n_0_[2]\,
      I3 => rTargetWay0,
      I4 => \rCAData[7]_i_8_n_0\,
      I5 => data3(2),
      O => \rCAData[2]_i_2__0_n_0\
    );
\rCAData[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFFFE02020002"
    )
        port map (
      I0 => data5(2),
      I1 => rTargetWay0,
      I2 => \rCAData[7]_i_10_n_0\,
      I3 => \^q\(2),
      I4 => \rCAData_reg[7]_1\,
      I5 => data6(2),
      O => \rCAData[2]_i_3_n_0\
    );
\rCAData[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01000000FD000000"
    )
        port map (
      I0 => \rCAData[2]_i_5_n_0\,
      I1 => \rCAData[7]_i_8_n_0\,
      I2 => rTargetWay0,
      I3 => \rCAData_reg[7]_0\,
      I4 => \rCAData[7]_i_3_n_0\,
      I5 => rpSLCorSSReadMode,
      O => \rCAData[2]_i_4_n_0\
    );
\rCAData[2]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \^rusepresetc_reg_0\,
      I1 => rpSLCorSSReadMode,
      I2 => rPageSelect(2),
      O => \rCAData[2]_i_5_n_0\
    );
\rCAData[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8FFFF88B80000"
    )
        port map (
      I0 => \rCAData[3]_i_2_n_0\,
      I1 => \rCAData[7]_i_3_n_0\,
      I2 => \rCAData[3]_i_3__0_n_0\,
      I3 => \rCAData_reg[7]_0\,
      I4 => \rCAData[7]_i_6_n_0\,
      I5 => \rCAData[6]_i_4__0_n_0\,
      O => rCAData(3)
    );
\rCAData[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBB3088888830"
    )
        port map (
      I0 => \rColAddress_reg_n_0_[3]\,
      I1 => \rCAData_reg[7]_0\,
      I2 => \rRowAddress_reg_n_0_[3]\,
      I3 => rTargetWay0,
      I4 => \rCAData[7]_i_8_n_0\,
      I5 => data3(3),
      O => \rCAData[3]_i_2_n_0\
    );
\rCAData[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFFFE02020002"
    )
        port map (
      I0 => data5(3),
      I1 => rTargetWay0,
      I2 => \rCAData[7]_i_10_n_0\,
      I3 => \^q\(2),
      I4 => \rCAData_reg[7]_1\,
      I5 => data6(3),
      O => \rCAData[3]_i_3__0_n_0\
    );
\rCAData[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \rCAData[7]_i_6_n_0\,
      I1 => \rCAData[4]_i_2_n_0\,
      I2 => \rCAData[7]_i_3_n_0\,
      I3 => \rCAData[4]_i_3_n_0\,
      O => rCAData(4)
    );
\rCAData[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000B5555555B"
    )
        port map (
      I0 => \rCAData_reg[7]_0\,
      I1 => data5(4),
      I2 => rTargetWay0,
      I3 => \rCAData[7]_i_10_n_0\,
      I4 => \rCAData_reg[4]_0\,
      I5 => data6(4),
      O => \rCAData[4]_i_2_n_0\
    );
\rCAData[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444CF777777CF"
    )
        port map (
      I0 => \rColAddress_reg_n_0_[4]\,
      I1 => \rCAData_reg[7]_0\,
      I2 => \rRowAddress_reg_n_0_[4]\,
      I3 => rTargetWay0,
      I4 => \rCAData[7]_i_8_n_0\,
      I5 => data3(4),
      O => \rCAData[4]_i_3_n_0\
    );
\rCAData[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \rCAData[5]_i_2__0_n_0\,
      I1 => \rCAData[7]_i_3_n_0\,
      I2 => \rCAData[5]_i_3_n_0\,
      I3 => \rCAData[7]_i_6_n_0\,
      I4 => \rCAData[5]_i_4_n_0\,
      O => rCAData(5)
    );
\rCAData[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBB3088888830"
    )
        port map (
      I0 => \rColAddress_reg_n_0_[5]\,
      I1 => \rCAData_reg[7]_0\,
      I2 => \rRowAddress_reg_n_0_[5]\,
      I3 => rTargetWay0,
      I4 => \rCAData[7]_i_8_n_0\,
      I5 => data3(5),
      O => \rCAData[5]_i_2__0_n_0\
    );
\rCAData[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF4AAAAAAA4"
    )
        port map (
      I0 => \rCAData_reg[7]_0\,
      I1 => data5(5),
      I2 => rTargetWay0,
      I3 => \rCAData[7]_i_10_n_0\,
      I4 => \rCAData_reg[4]_0\,
      I5 => data6(5),
      O => \rCAData[5]_i_3_n_0\
    );
\rCAData[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5552000000000000"
    )
        port map (
      I0 => rpSLCorSSReadMode,
      I1 => \^rusepresetc_reg_0\,
      I2 => \rCAData[7]_i_8_n_0\,
      I3 => rTargetWay0,
      I4 => \rCAData_reg[7]_0\,
      I5 => \rCAData[7]_i_3_n_0\,
      O => \rCAData[5]_i_4_n_0\
    );
\rCAData[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8FFFF88B80000"
    )
        port map (
      I0 => \rCAData[6]_i_2__0_n_0\,
      I1 => \rCAData[7]_i_3_n_0\,
      I2 => \rCAData[6]_i_3__0_n_0\,
      I3 => \rCAData_reg[7]_0\,
      I4 => \rCAData[7]_i_6_n_0\,
      I5 => \rCAData[6]_i_4__0_n_0\,
      O => rCAData(6)
    );
\rCAData[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBB3088888830"
    )
        port map (
      I0 => \rColAddress_reg_n_0_[6]\,
      I1 => \rCAData_reg[7]_0\,
      I2 => \rRowAddress_reg_n_0_[6]\,
      I3 => rTargetWay0,
      I4 => \rCAData[7]_i_8_n_0\,
      I5 => data3(6),
      O => \rCAData[6]_i_2__0_n_0\
    );
\rCAData[6]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFFFE02020002"
    )
        port map (
      I0 => data5(6),
      I1 => rTargetWay0,
      I2 => \rCAData[7]_i_10_n_0\,
      I3 => \^q\(2),
      I4 => \rCAData_reg[7]_1\,
      I5 => data6(6),
      O => \rCAData[6]_i_3__0_n_0\
    );
\rCAData[6]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8000000000000"
    )
        port map (
      I0 => rpSLCorSSReadMode,
      I1 => rTargetWay0,
      I2 => \rCAData[7]_i_10_n_0\,
      I3 => \rCAData_reg[4]_0\,
      I4 => \rCAData_reg[7]_0\,
      I5 => \rCAData[7]_i_3_n_0\,
      O => \rCAData[6]_i_4__0_n_0\
    );
\rCAData[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \FSM_onehot_rCurState_reg_n_0_[5]\,
      I1 => \FSM_onehot_rCurState_reg_n_0_[4]\,
      I2 => \FSM_onehot_rCurState_reg_n_0_[1]\,
      I3 => \FSM_onehot_rCurState_reg_n_0_[10]\,
      O => \rCAData[7]_i_10_n_0\
    );
\rCAData[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF4"
    )
        port map (
      I0 => wPM_LastStep_PCG_PM(0),
      I1 => \^q\(1),
      I2 => \FSM_onehot_rCurState_reg_n_0_[0]\,
      I3 => \FSM_onehot_rCurState_reg_n_0_[5]\,
      I4 => \^q\(3),
      I5 => \rCAData[7]_i_16_n_0\,
      O => \FSM_onehot_rCurState_reg[8]_0\
    );
\rCAData[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFEFFFFFFFE"
    )
        port map (
      I0 => wBNC_P_read_AW30h_PM_CASelect,
      I1 => \FSM_onehot_rCurState_reg_n_0_[1]\,
      I2 => \FSM_onehot_rCurState_reg_n_0_[6]\,
      I3 => \FSM_onehot_rCurState_reg_n_0_[2]\,
      I4 => \^q\(3),
      I5 => wPM_LastStep_PCG_PM(1),
      O => \rCAData[7]_i_14_n_0\
    );
\rCAData[7]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \FSM_onehot_rCurState_reg_n_0_[1]\,
      I1 => \FSM_onehot_rCurState_reg_n_0_[6]\,
      I2 => \FSM_onehot_rCurState_reg_n_0_[2]\,
      O => \rCAData[7]_i_16_n_0\
    );
\rCAData[7]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_rCurState_reg_n_0_[4]\,
      I1 => \FSM_onehot_rCurState_reg_n_0_[5]\,
      I2 => \FSM_onehot_rCurState_reg_n_0_[3]\,
      I3 => \FSM_onehot_rCurState_reg_n_0_[10]\,
      I4 => \FSM_onehot_rCurState_reg_n_0_[11]\,
      O => wBNC_P_read_AW30h_PM_CASelect
    );
\rCAData[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8FFFF88B80000"
    )
        port map (
      I0 => \rCAData[7]_i_2__0_n_0\,
      I1 => \rCAData[7]_i_3_n_0\,
      I2 => \rCAData[7]_i_4__0_n_0\,
      I3 => \rCAData_reg[7]_0\,
      I4 => \rCAData[7]_i_6_n_0\,
      I5 => \rCAData[7]_i_7__0_n_0\,
      O => rCAData(7)
    );
\rCAData[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBB3088888830"
    )
        port map (
      I0 => \rColAddress_reg_n_0_[7]\,
      I1 => \rCAData_reg[7]_0\,
      I2 => \rRowAddress_reg_n_0_[7]\,
      I3 => rTargetWay0,
      I4 => \rCAData[7]_i_8_n_0\,
      I5 => data3(7),
      O => \rCAData[7]_i_2__0_n_0\
    );
\rCAData[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \rCAData[7]_i_9__0_n_0\,
      I1 => \^q\(3),
      I2 => \FSM_onehot_rCurState_reg_n_0_[6]\,
      I3 => \FSM_onehot_rCurState_reg_n_0_[3]\,
      I4 => \FSM_onehot_rCurState_reg_n_0_[5]\,
      I5 => \FSM_onehot_rCurState_reg_n_0_[4]\,
      O => \rCAData[7]_i_3_n_0\
    );
\rCAData[7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFFFE02020002"
    )
        port map (
      I0 => data5(7),
      I1 => rTargetWay0,
      I2 => \rCAData[7]_i_10_n_0\,
      I3 => \^q\(2),
      I4 => \rCAData_reg[7]_1\,
      I5 => data6(7),
      O => \rCAData[7]_i_4__0_n_0\
    );
\rCAData[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0202AA02"
    )
        port map (
      I0 => \FSM_onehot_rCurState[1]_i_3__3_n_0\,
      I1 => \FSM_onehot_rCurState_reg[1]_0\,
      I2 => \^rusepresetc_reg_0\,
      I3 => \FSM_onehot_rCurState_reg_n_0_[0]\,
      I4 => rpSLCorSSReadMode,
      I5 => \rCAData[7]_i_14_n_0\,
      O => \rCAData[7]_i_6_n_0\
    );
\rCAData[7]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA2000000000000"
    )
        port map (
      I0 => rpSLCorSSReadMode,
      I1 => \^rusepresetc_reg_0\,
      I2 => \rCAData[7]_i_8_n_0\,
      I3 => rTargetWay0,
      I4 => \rCAData_reg[7]_0\,
      I5 => \rCAData[7]_i_3_n_0\,
      O => \rCAData[7]_i_7__0_n_0\
    );
\rCAData[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFB0000"
    )
        port map (
      I0 => \^rusepresetc_reg_0\,
      I1 => wPM_Ready_PCG_PM(0),
      I2 => \rCAData[4]_i_3_0\,
      I3 => \rCAData[4]_i_3_1\,
      I4 => \^q\(2),
      I5 => \rCAData[7]_i_10_n_0\,
      O => \rCAData[7]_i_8_n_0\
    );
\rCAData[7]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => wPM_LastStep_PCG_PM(0),
      O => \rCAData[7]_i_9__0_n_0\
    );
\rCAData_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => '1',
      D => rCAData(0),
      Q => wBNC_P_read_AW30h_PM_CAData(0),
      R => iReset
    );
\rCAData_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => '1',
      D => rCAData(1),
      Q => \rCAData_reg[5]_0\(0),
      R => iReset
    );
\rCAData_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => '1',
      D => rCAData(2),
      Q => wBNC_P_read_AW30h_PM_CAData(2),
      R => iReset
    );
\rCAData_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => '1',
      D => rCAData(3),
      Q => \rCAData_reg[5]_0\(1),
      R => iReset
    );
\rCAData_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => '1',
      D => rCAData(4),
      Q => \rCAData_reg[5]_0\(2),
      R => iReset
    );
\rCAData_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => '1',
      D => rCAData(5),
      Q => \rCAData_reg[5]_0\(3),
      R => iReset
    );
\rCAData_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => '1',
      D => rCAData(6),
      Q => wBNC_P_read_AW30h_PM_CAData(6),
      R => iReset
    );
\rCAData_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => '1',
      D => rCAData(7),
      Q => wBNC_P_read_AW30h_PM_CAData(7),
      R => iReset
    );
\rColAddress_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \rColAddress_reg[15]_0\(0),
      Q => \rColAddress_reg_n_0_[0]\,
      R => iReset
    );
\rColAddress_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \rColAddress_reg[15]_0\(10),
      Q => data3(2),
      R => iReset
    );
\rColAddress_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \rColAddress_reg[15]_0\(11),
      Q => data3(3),
      R => iReset
    );
\rColAddress_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \rColAddress_reg[15]_0\(12),
      Q => data3(4),
      R => iReset
    );
\rColAddress_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \rColAddress_reg[15]_0\(13),
      Q => data3(5),
      R => iReset
    );
\rColAddress_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \rColAddress_reg[15]_0\(14),
      Q => data3(6),
      R => iReset
    );
\rColAddress_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \rColAddress_reg[15]_0\(15),
      Q => data3(7),
      R => iReset
    );
\rColAddress_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \rColAddress_reg[15]_0\(1),
      Q => \rColAddress_reg_n_0_[1]\,
      R => iReset
    );
\rColAddress_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \rColAddress_reg[15]_0\(2),
      Q => \rColAddress_reg_n_0_[2]\,
      R => iReset
    );
\rColAddress_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \rColAddress_reg[15]_0\(3),
      Q => \rColAddress_reg_n_0_[3]\,
      R => iReset
    );
\rColAddress_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \rColAddress_reg[15]_0\(4),
      Q => \rColAddress_reg_n_0_[4]\,
      R => iReset
    );
\rColAddress_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \rColAddress_reg[15]_0\(5),
      Q => \rColAddress_reg_n_0_[5]\,
      R => iReset
    );
\rColAddress_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \rColAddress_reg[15]_0\(6),
      Q => \rColAddress_reg_n_0_[6]\,
      R => iReset
    );
\rColAddress_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \rColAddress_reg[15]_0\(7),
      Q => \rColAddress_reg_n_0_[7]\,
      R => iReset
    );
\rColAddress_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \rColAddress_reg[15]_0\(8),
      Q => data3(0),
      R => iReset
    );
\rColAddress_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \rColAddress_reg[15]_0\(9),
      Q => data3(1),
      R => iReset
    );
rDoNotCommit_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rPageSelect_reg[2]_0\,
      I1 => iSourceID(0),
      O => \^d\(0)
    );
rMultiPlane_reg: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => rMultiPlane_reg_0(0),
      Q => data7(1),
      R => iReset
    );
rMultiplaneSuspend_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rPageSelect_reg[2]_0\,
      I1 => iSourceID(1),
      O => \^d\(1)
    );
\rNumOfCommand[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0090"
    )
        port map (
      I0 => \^rusepresetc_reg_0\,
      I1 => \rNumOfCommand[3]_i_10_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(0),
      O => rUsePresetC_reg_1
    );
\rNumOfCommand[1]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF8A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \rNumOfCommand[3]_i_10_n_0\,
      I2 => \^rusepresetc_reg_0\,
      I3 => \^q\(3),
      I4 => \^q\(0),
      O => \FSM_onehot_rCurState_reg[9]_0\
    );
\rNumOfCommand[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAEFF"
    )
        port map (
      I0 => \rNumOfCommand[2]_i_3_0\,
      I1 => \^rusepresetc_reg_0\,
      I2 => \rNumOfCommand[3]_i_10_n_0\,
      I3 => \^q\(2),
      I4 => \rNumOfCommand[3]_i_9_n_0\,
      I5 => \rNumOfCommand[2]_i_3\,
      O => rUsePresetC_reg_2
    );
\rNumOfCommand[3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => rPageSelect(0),
      I1 => rPageSelect(1),
      I2 => rPageSelect(2),
      I3 => rpSLCorSSReadMode,
      O => \rNumOfCommand[3]_i_10_n_0\
    );
\rNumOfCommand[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44445444"
    )
        port map (
      I0 => \rNumOfCommand[3]_i_9_n_0\,
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^rusepresetc_reg_0\,
      I4 => \rNumOfCommand[3]_i_10_n_0\,
      I5 => \rNumOfCommand[3]_i_4\,
      O => \FSM_onehot_rCurState_reg[12]_0\
    );
\rNumOfCommand[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(0),
      I1 => \rPO_ChipEnable[10]_i_3\(0),
      O => \rNumOfCommand[3]_i_9_n_0\
    );
\rPO_ChipEnable[10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => wBNC_P_read_AW30h_PM_TargetWay(2),
      I1 => \^q\(0),
      I2 => \rPO_ChipEnable[10]_i_3\(0),
      I3 => \rPO_ChipEnable[14]_i_3\(0),
      O => \rTargetWay_reg[2]_0\
    );
\rPO_ChipEnable[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => wBNC_P_read_AW30h_PM_TargetWay(3),
      I1 => \^q\(0),
      I2 => \rPO_ChipEnable[10]_i_3\(0),
      I3 => \rPO_ChipEnable[14]_i_3\(1),
      O => \rTargetWay_reg[3]_0\
    );
\rPO_ChipEnable[14]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => wBNC_P_read_AW30h_PM_TargetWay(6),
      I1 => \^q\(0),
      I2 => \rPO_ChipEnable[10]_i_3\(0),
      I3 => \rPO_ChipEnable[14]_i_3\(2),
      O => \rTargetWay_reg[6]_0\
    );
\rPageSelect_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \^d\(0),
      Q => rPageSelect(0),
      R => iReset
    );
\rPageSelect_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \rPageSelect_reg[1]_0\(0),
      Q => rPageSelect(1),
      R => iReset
    );
\rPageSelect_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \^d\(1),
      Q => rPageSelect(2),
      R => iReset
    );
\rRowAddress_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \rRowAddress_reg[23]_0\(0),
      Q => \rRowAddress_reg_n_0_[0]\,
      R => iReset
    );
\rRowAddress_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \rRowAddress_reg[23]_0\(10),
      Q => data5(2),
      R => iReset
    );
\rRowAddress_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \rRowAddress_reg[23]_0\(11),
      Q => data5(3),
      R => iReset
    );
\rRowAddress_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \rRowAddress_reg[23]_0\(12),
      Q => data5(4),
      R => iReset
    );
\rRowAddress_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \rRowAddress_reg[23]_0\(13),
      Q => data5(5),
      R => iReset
    );
\rRowAddress_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \rRowAddress_reg[23]_0\(14),
      Q => data5(6),
      R => iReset
    );
\rRowAddress_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \rRowAddress_reg[23]_0\(15),
      Q => data5(7),
      R => iReset
    );
\rRowAddress_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \rRowAddress_reg[23]_0\(16),
      Q => data6(0),
      R => iReset
    );
\rRowAddress_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \rRowAddress_reg[23]_0\(17),
      Q => data6(1),
      R => iReset
    );
\rRowAddress_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \rRowAddress_reg[23]_0\(18),
      Q => data6(2),
      R => iReset
    );
\rRowAddress_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \rRowAddress_reg[23]_0\(19),
      Q => data6(3),
      R => iReset
    );
\rRowAddress_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \rRowAddress_reg[23]_0\(1),
      Q => \rRowAddress_reg_n_0_[1]\,
      R => iReset
    );
\rRowAddress_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \rRowAddress_reg[23]_0\(20),
      Q => data6(4),
      R => iReset
    );
\rRowAddress_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \rRowAddress_reg[23]_0\(21),
      Q => data6(5),
      R => iReset
    );
\rRowAddress_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \rRowAddress_reg[23]_0\(22),
      Q => data6(6),
      R => iReset
    );
\rRowAddress_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \rRowAddress_reg[23]_0\(23),
      Q => data6(7),
      R => iReset
    );
\rRowAddress_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \rRowAddress_reg[23]_0\(2),
      Q => \rRowAddress_reg_n_0_[2]\,
      R => iReset
    );
\rRowAddress_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \rRowAddress_reg[23]_0\(3),
      Q => \rRowAddress_reg_n_0_[3]\,
      R => iReset
    );
\rRowAddress_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \rRowAddress_reg[23]_0\(4),
      Q => \rRowAddress_reg_n_0_[4]\,
      R => iReset
    );
\rRowAddress_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \rRowAddress_reg[23]_0\(5),
      Q => \rRowAddress_reg_n_0_[5]\,
      R => iReset
    );
\rRowAddress_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \rRowAddress_reg[23]_0\(6),
      Q => \rRowAddress_reg_n_0_[6]\,
      R => iReset
    );
\rRowAddress_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \rRowAddress_reg[23]_0\(7),
      Q => \rRowAddress_reg_n_0_[7]\,
      R => iReset
    );
\rRowAddress_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \rRowAddress_reg[23]_0\(8),
      Q => data5(0),
      R => iReset
    );
\rRowAddress_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \rRowAddress_reg[23]_0\(9),
      Q => data5(1),
      R => iReset
    );
rSFTStrobe_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000808080808080"
    )
        port map (
      I0 => CABuffer_i_10_0(0),
      I1 => rSFTStrobe_i_2(0),
      I2 => rSFTStrobe_i_2_0,
      I3 => \^q\(0),
      I4 => \rPO_ChipEnable[10]_i_3\(0),
      I5 => \^q\(3),
      O => \FSM_onehot_rCurState_reg[9]_1\
    );
\rTargetWay_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \rTargetWay_reg[7]_1\(0),
      Q => \rTargetWay_reg[7]_0\(0),
      R => iReset
    );
\rTargetWay_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \rTargetWay_reg[7]_1\(1),
      Q => \rTargetWay_reg[7]_0\(1),
      R => iReset
    );
\rTargetWay_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \rTargetWay_reg[7]_1\(2),
      Q => wBNC_P_read_AW30h_PM_TargetWay(2),
      R => iReset
    );
\rTargetWay_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \rTargetWay_reg[7]_1\(3),
      Q => wBNC_P_read_AW30h_PM_TargetWay(3),
      R => iReset
    );
\rTargetWay_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \rTargetWay_reg[7]_1\(4),
      Q => \rTargetWay_reg[7]_0\(2),
      R => iReset
    );
\rTargetWay_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \rTargetWay_reg[7]_1\(5),
      Q => \rTargetWay_reg[7]_0\(3),
      R => iReset
    );
\rTargetWay_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \rTargetWay_reg[7]_1\(6),
      Q => wBNC_P_read_AW30h_PM_TargetWay(6),
      R => iReset
    );
\rTargetWay_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \rTargetWay_reg[7]_1\(7),
      Q => \rTargetWay_reg[7]_0\(4),
      R => iReset
    );
rUsePresetC_reg: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => rUsePresetC_reg_3(1),
      Q => \^rusepresetc_reg_0\,
      R => iReset
    );
rpSLCorSSReadMode_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_onehot_rCurState_reg[7]_5\,
      O => rTargetWay0
    );
rpSLCorSSReadMode_reg: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => rUsePresetC_reg_3(0),
      Q => rpSLCorSSReadMode,
      R => iReset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_v2nfc_0_2_NPCG_Toggle_BNC_P_read_DT00h is
  port (
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    rNANDPOE_reg : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[11]_0\ : out STD_LOGIC;
    \rTrfLength_reg[13]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_rCurState_reg[9]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wPM_PCommand_PCG_PM : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_rCurState_reg[0]_0\ : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[0]_1\ : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[0]_2\ : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[0]_3\ : out STD_LOGIC;
    \rCAData_reg[4]\ : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[12]_0\ : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[5]_0\ : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[0]_4\ : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[0]_5\ : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[0]_6\ : out STD_LOGIC;
    \rTrfLength_reg[4]_0\ : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[7]_0\ : out STD_LOGIC;
    \rTrfLength_reg[7]_0\ : out STD_LOGIC;
    \rTrfLength_reg[8]_0\ : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[7]_1\ : out STD_LOGIC;
    \rTrfLength_reg[10]_0\ : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[7]_2\ : out STD_LOGIC;
    \rTrfLength_reg[14]_0\ : out STD_LOGIC;
    \rTrfLength_reg[15]_0\ : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[9]_1\ : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[7]_3\ : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[0]_7\ : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[0]_8\ : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[9]_2\ : out STD_LOGIC;
    \rTargetWay_reg[0]_0\ : out STD_LOGIC;
    \rTargetWay_reg[1]_0\ : out STD_LOGIC;
    \rTargetWay_reg[6]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \rTargetWay_reg[4]_0\ : out STD_LOGIC;
    \rTargetWay_reg[5]_0\ : out STD_LOGIC;
    \rTargetWay_reg[7]_0\ : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[12]_1\ : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[0]_9\ : out STD_LOGIC;
    iReset : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    iSystemClock : in STD_LOGIC;
    wPBRReady : in STD_LOGIC;
    wbCMDStartSet : in STD_LOGIC_VECTOR ( 0 to 0 );
    wPM_LastStep_PCG_PM : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_rCurState[1]_i_2__5\ : in STD_LOGIC;
    \FSM_onehot_rCurState[1]_i_2__5_0\ : in STD_LOGIC;
    iOpcode : in STD_LOGIC_VECTOR ( 2 downto 0 );
    iTargetID : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rPCommand_reg[6]\ : in STD_LOGIC;
    \rPCommand_reg[6]_0\ : in STD_LOGIC;
    \rPCommand_reg[6]_1\ : in STD_LOGIC;
    \rPCommand_reg[6]_2\ : in STD_LOGIC;
    \rNumOfCommand[1]_i_3\ : in STD_LOGIC;
    \rNumOfCommand[1]_i_3_0\ : in STD_LOGIC;
    rOption_i_3 : in STD_LOGIC;
    \rNumOfData[6]_i_2\ : in STD_LOGIC;
    CABuffer_i_16 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rPCommand_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    CABuffer_i_8 : in STD_LOGIC;
    CABuffer_i_5 : in STD_LOGIC;
    \rNumOfCommand[0]_i_4\ : in STD_LOGIC;
    \rPCommand_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rNumOfData[8]_i_3\ : in STD_LOGIC;
    \rPCommand_reg[1]_0\ : in STD_LOGIC;
    \rPCommand_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \oReadData[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rPO_ChipEnable[15]_i_4\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \rPO_ChipEnable[8]_i_2\ : in STD_LOGIC;
    \FSM_onehot_rCurState_reg[13]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rTargetWay_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \rTrfLength_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \rColAddress_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \rRowAddress_reg[23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sys_top_v2nfc_0_2_NPCG_Toggle_BNC_P_read_DT00h : entity is "NPCG_Toggle_BNC_P_read_DT00h";
end sys_top_v2nfc_0_2_NPCG_Toggle_BNC_P_read_DT00h;

architecture STRUCTURE of sys_top_v2nfc_0_2_NPCG_Toggle_BNC_P_read_DT00h is
  signal CABuffer_i_101_n_0 : STD_LOGIC;
  signal CABuffer_i_40_n_0 : STD_LOGIC;
  signal CABuffer_i_65_n_0 : STD_LOGIC;
  signal CABuffer_i_66_n_0 : STD_LOGIC;
  signal CABuffer_i_68_n_0 : STD_LOGIC;
  signal CABuffer_i_69_n_0 : STD_LOGIC;
  signal CABuffer_i_71_n_0 : STD_LOGIC;
  signal CABuffer_i_75_n_0 : STD_LOGIC;
  signal CABuffer_i_76_n_0 : STD_LOGIC;
  signal CABuffer_i_79_n_0 : STD_LOGIC;
  signal CABuffer_i_80_n_0 : STD_LOGIC;
  signal CABuffer_i_82_n_0 : STD_LOGIC;
  signal CABuffer_i_83_n_0 : STD_LOGIC;
  signal CABuffer_i_85_n_0 : STD_LOGIC;
  signal CABuffer_i_91_n_0 : STD_LOGIC;
  signal CABuffer_i_95_n_0 : STD_LOGIC;
  signal \FSM_onehot_rCurState[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rCurState[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rCurState[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rCurState[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_rcurstate_reg[11]_0\ : STD_LOGIC;
  signal \FSM_onehot_rCurState_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_onehot_rCurState_reg_n_0_[4]\ : STD_LOGIC;
  signal \FSM_onehot_rCurState_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_rCurState_reg_n_0_[6]\ : STD_LOGIC;
  signal \FSM_onehot_rCurState_reg_n_0_[7]\ : STD_LOGIC;
  signal \FSM_onehot_rCurState_reg_n_0_[8]\ : STD_LOGIC;
  signal \FSM_onehot_rCurState_reg_n_0_[9]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal in12 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal in14 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal in15 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \rColAddress_reg_n_0_[0]\ : STD_LOGIC;
  signal \rColAddress_reg_n_0_[1]\ : STD_LOGIC;
  signal \rColAddress_reg_n_0_[2]\ : STD_LOGIC;
  signal \rColAddress_reg_n_0_[3]\ : STD_LOGIC;
  signal \rColAddress_reg_n_0_[4]\ : STD_LOGIC;
  signal \rColAddress_reg_n_0_[5]\ : STD_LOGIC;
  signal \rColAddress_reg_n_0_[6]\ : STD_LOGIC;
  signal \rColAddress_reg_n_0_[7]\ : STD_LOGIC;
  signal \rPO_ChipEnable[8]_i_5_n_0\ : STD_LOGIC;
  signal \rRowAddress_reg_n_0_[0]\ : STD_LOGIC;
  signal \rRowAddress_reg_n_0_[1]\ : STD_LOGIC;
  signal \rRowAddress_reg_n_0_[2]\ : STD_LOGIC;
  signal \rRowAddress_reg_n_0_[3]\ : STD_LOGIC;
  signal \rRowAddress_reg_n_0_[4]\ : STD_LOGIC;
  signal \rRowAddress_reg_n_0_[5]\ : STD_LOGIC;
  signal \rRowAddress_reg_n_0_[6]\ : STD_LOGIC;
  signal \rRowAddress_reg_n_0_[7]\ : STD_LOGIC;
  signal rSourceID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rTrfLength : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal wBNC_P_read_DT00h_PM_CAData : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal wBNC_P_read_DT00h_PM_NumOfData : STD_LOGIC_VECTOR ( 1 to 1 );
  signal wBNC_P_read_DT00h_PM_TargetWay : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[0]\ : label is "State_NCmdWriteRow1:00000010000000,State_NCmdIssue:00000000000100,State_NCmdWrite3:00001000000000,State_NCmdWrite0:00000000001000,State_NCmdWriteRow2:00000100000000,State_WaitDone:10000000000000,State_NTimer2Issue:01000000000000,State_NPBRIssue:00000000000010,State_Idle:00000000000001,State_NCmdWrite2:00000000100000,State_NCmdWrite1:00000000010000,State_NTimer1Issue:00010000000000,State_DIIssue:00100000000000,State_NCmdWriteRow0:00000001000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[10]\ : label is "State_NCmdWriteRow1:00000010000000,State_NCmdIssue:00000000000100,State_NCmdWrite3:00001000000000,State_NCmdWrite0:00000000001000,State_NCmdWriteRow2:00000100000000,State_WaitDone:10000000000000,State_NTimer2Issue:01000000000000,State_NPBRIssue:00000000000010,State_Idle:00000000000001,State_NCmdWrite2:00000000100000,State_NCmdWrite1:00000000010000,State_NTimer1Issue:00010000000000,State_DIIssue:00100000000000,State_NCmdWriteRow0:00000001000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[11]\ : label is "State_NCmdWriteRow1:00000010000000,State_NCmdIssue:00000000000100,State_NCmdWrite3:00001000000000,State_NCmdWrite0:00000000001000,State_NCmdWriteRow2:00000100000000,State_WaitDone:10000000000000,State_NTimer2Issue:01000000000000,State_NPBRIssue:00000000000010,State_Idle:00000000000001,State_NCmdWrite2:00000000100000,State_NCmdWrite1:00000000010000,State_NTimer1Issue:00010000000000,State_DIIssue:00100000000000,State_NCmdWriteRow0:00000001000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[12]\ : label is "State_NCmdWriteRow1:00000010000000,State_NCmdIssue:00000000000100,State_NCmdWrite3:00001000000000,State_NCmdWrite0:00000000001000,State_NCmdWriteRow2:00000100000000,State_WaitDone:10000000000000,State_NTimer2Issue:01000000000000,State_NPBRIssue:00000000000010,State_Idle:00000000000001,State_NCmdWrite2:00000000100000,State_NCmdWrite1:00000000010000,State_NTimer1Issue:00010000000000,State_DIIssue:00100000000000,State_NCmdWriteRow0:00000001000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[13]\ : label is "State_NCmdWriteRow1:00000010000000,State_NCmdIssue:00000000000100,State_NCmdWrite3:00001000000000,State_NCmdWrite0:00000000001000,State_NCmdWriteRow2:00000100000000,State_WaitDone:10000000000000,State_NTimer2Issue:01000000000000,State_NPBRIssue:00000000000010,State_Idle:00000000000001,State_NCmdWrite2:00000000100000,State_NCmdWrite1:00000000010000,State_NTimer1Issue:00010000000000,State_DIIssue:00100000000000,State_NCmdWriteRow0:00000001000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[1]\ : label is "State_NCmdWriteRow1:00000010000000,State_NCmdIssue:00000000000100,State_NCmdWrite3:00001000000000,State_NCmdWrite0:00000000001000,State_NCmdWriteRow2:00000100000000,State_WaitDone:10000000000000,State_NTimer2Issue:01000000000000,State_NPBRIssue:00000000000010,State_Idle:00000000000001,State_NCmdWrite2:00000000100000,State_NCmdWrite1:00000000010000,State_NTimer1Issue:00010000000000,State_DIIssue:00100000000000,State_NCmdWriteRow0:00000001000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[2]\ : label is "State_NCmdWriteRow1:00000010000000,State_NCmdIssue:00000000000100,State_NCmdWrite3:00001000000000,State_NCmdWrite0:00000000001000,State_NCmdWriteRow2:00000100000000,State_WaitDone:10000000000000,State_NTimer2Issue:01000000000000,State_NPBRIssue:00000000000010,State_Idle:00000000000001,State_NCmdWrite2:00000000100000,State_NCmdWrite1:00000000010000,State_NTimer1Issue:00010000000000,State_DIIssue:00100000000000,State_NCmdWriteRow0:00000001000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[3]\ : label is "State_NCmdWriteRow1:00000010000000,State_NCmdIssue:00000000000100,State_NCmdWrite3:00001000000000,State_NCmdWrite0:00000000001000,State_NCmdWriteRow2:00000100000000,State_WaitDone:10000000000000,State_NTimer2Issue:01000000000000,State_NPBRIssue:00000000000010,State_Idle:00000000000001,State_NCmdWrite2:00000000100000,State_NCmdWrite1:00000000010000,State_NTimer1Issue:00010000000000,State_DIIssue:00100000000000,State_NCmdWriteRow0:00000001000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[4]\ : label is "State_NCmdWriteRow1:00000010000000,State_NCmdIssue:00000000000100,State_NCmdWrite3:00001000000000,State_NCmdWrite0:00000000001000,State_NCmdWriteRow2:00000100000000,State_WaitDone:10000000000000,State_NTimer2Issue:01000000000000,State_NPBRIssue:00000000000010,State_Idle:00000000000001,State_NCmdWrite2:00000000100000,State_NCmdWrite1:00000000010000,State_NTimer1Issue:00010000000000,State_DIIssue:00100000000000,State_NCmdWriteRow0:00000001000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[5]\ : label is "State_NCmdWriteRow1:00000010000000,State_NCmdIssue:00000000000100,State_NCmdWrite3:00001000000000,State_NCmdWrite0:00000000001000,State_NCmdWriteRow2:00000100000000,State_WaitDone:10000000000000,State_NTimer2Issue:01000000000000,State_NPBRIssue:00000000000010,State_Idle:00000000000001,State_NCmdWrite2:00000000100000,State_NCmdWrite1:00000000010000,State_NTimer1Issue:00010000000000,State_DIIssue:00100000000000,State_NCmdWriteRow0:00000001000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[6]\ : label is "State_NCmdWriteRow1:00000010000000,State_NCmdIssue:00000000000100,State_NCmdWrite3:00001000000000,State_NCmdWrite0:00000000001000,State_NCmdWriteRow2:00000100000000,State_WaitDone:10000000000000,State_NTimer2Issue:01000000000000,State_NPBRIssue:00000000000010,State_Idle:00000000000001,State_NCmdWrite2:00000000100000,State_NCmdWrite1:00000000010000,State_NTimer1Issue:00010000000000,State_DIIssue:00100000000000,State_NCmdWriteRow0:00000001000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[7]\ : label is "State_NCmdWriteRow1:00000010000000,State_NCmdIssue:00000000000100,State_NCmdWrite3:00001000000000,State_NCmdWrite0:00000000001000,State_NCmdWriteRow2:00000100000000,State_WaitDone:10000000000000,State_NTimer2Issue:01000000000000,State_NPBRIssue:00000000000010,State_Idle:00000000000001,State_NCmdWrite2:00000000100000,State_NCmdWrite1:00000000010000,State_NTimer1Issue:00010000000000,State_DIIssue:00100000000000,State_NCmdWriteRow0:00000001000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[8]\ : label is "State_NCmdWriteRow1:00000010000000,State_NCmdIssue:00000000000100,State_NCmdWrite3:00001000000000,State_NCmdWrite0:00000000001000,State_NCmdWriteRow2:00000100000000,State_WaitDone:10000000000000,State_NTimer2Issue:01000000000000,State_NPBRIssue:00000000000010,State_Idle:00000000000001,State_NCmdWrite2:00000000100000,State_NCmdWrite1:00000000010000,State_NTimer1Issue:00010000000000,State_DIIssue:00100000000000,State_NCmdWriteRow0:00000001000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[9]\ : label is "State_NCmdWriteRow1:00000010000000,State_NCmdIssue:00000000000100,State_NCmdWrite3:00001000000000,State_NCmdWrite0:00000000001000,State_NCmdWriteRow2:00000100000000,State_WaitDone:10000000000000,State_NTimer2Issue:01000000000000,State_NPBRIssue:00000000000010,State_Idle:00000000000001,State_NCmdWrite2:00000000100000,State_NCmdWrite1:00000000010000,State_NTimer1Issue:00010000000000,State_DIIssue:00100000000000,State_NCmdWriteRow0:00000001000000";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \oReadData[31]_INST_0_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \rNumOfData[13]_i_6\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \rNumOfData[13]_i_7\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \rNumOfData[9]_i_5\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \rPO_ChipEnable[12]_i_6\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \rPO_ChipEnable[8]_i_5\ : label is "soft_lutpair29";
begin
  \FSM_onehot_rCurState_reg[11]_0\ <= \^fsm_onehot_rcurstate_reg[11]_0\;
  Q(6 downto 0) <= \^q\(6 downto 0);
CABuffer_i_101: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => in15(0),
      I1 => \FSM_onehot_rCurState_reg_n_0_[8]\,
      I2 => in14(0),
      I3 => \FSM_onehot_rCurState_reg_n_0_[7]\,
      O => CABuffer_i_101_n_0
    );
CABuffer_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AAEA"
    )
        port map (
      I0 => CABuffer_i_40_n_0,
      I1 => CABuffer_i_16(2),
      I2 => \^q\(0),
      I3 => \rPCommand_reg[0]\(0),
      I4 => CABuffer_i_5,
      I5 => \rPCommand_reg[6]_1\,
      O => \rCAData_reg[4]\
    );
CABuffer_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BABAFEBA"
    )
        port map (
      I0 => \rPCommand_reg[6]_0\,
      I1 => \^q\(0),
      I2 => wBNC_P_read_DT00h_PM_CAData(1),
      I3 => CABuffer_i_16(0),
      I4 => \rPCommand_reg[0]\(0),
      I5 => CABuffer_i_8,
      O => \FSM_onehot_rCurState_reg[0]_3\
    );
CABuffer_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77F7FFF777F777F7"
    )
        port map (
      I0 => \rNumOfData[8]_i_3\,
      I1 => \rPCommand_reg[1]\(0),
      I2 => wBNC_P_read_DT00h_PM_CAData(5),
      I3 => \^q\(0),
      I4 => \rPCommand_reg[0]\(0),
      I5 => CABuffer_i_16(3),
      O => \FSM_onehot_rCurState_reg[9]_1\
    );
CABuffer_i_40: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF7F7F"
    )
        port map (
      I0 => \rPCommand_reg[1]_0\,
      I1 => \rPCommand_reg[1]_1\(0),
      I2 => \rPCommand_reg[1]\(0),
      I3 => \^q\(0),
      I4 => wBNC_P_read_DT00h_PM_CAData(4),
      O => CABuffer_i_40_n_0
    );
CABuffer_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF3330AAAA3330"
    )
        port map (
      I0 => \rPCommand_reg[0]\(0),
      I1 => iReset,
      I2 => CABuffer_i_65_n_0,
      I3 => CABuffer_i_66_n_0,
      I4 => \^q\(0),
      I5 => CABuffer_i_16(1),
      O => \FSM_onehot_rCurState_reg[7]_3\
    );
CABuffer_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFEFEFE"
    )
        port map (
      I0 => CABuffer_i_68_n_0,
      I1 => CABuffer_i_69_n_0,
      I2 => \FSM_onehot_rCurState_reg_n_0_[3]\,
      I3 => \FSM_onehot_rCurState_reg_n_0_[7]\,
      I4 => in14(2),
      I5 => iReset,
      O => \FSM_onehot_rCurState_reg[9]_0\(1)
    );
CABuffer_i_49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => rSourceID(0),
      I1 => \FSM_onehot_rCurState_reg_n_0_[3]\,
      I2 => \rColAddress_reg_n_0_[1]\,
      I3 => \FSM_onehot_rCurState_reg_n_0_[4]\,
      I4 => CABuffer_i_71_n_0,
      I5 => iReset,
      O => wBNC_P_read_DT00h_PM_CAData(1)
    );
CABuffer_i_54: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_rCurState_reg_n_0_[5]\,
      I1 => \FSM_onehot_rCurState_reg_n_0_[4]\,
      I2 => \FSM_onehot_rCurState_reg_n_0_[6]\,
      I3 => \FSM_onehot_rCurState_reg_n_0_[8]\,
      I4 => \FSM_onehot_rCurState_reg_n_0_[7]\,
      I5 => \^q\(0),
      O => \FSM_onehot_rCurState_reg[5]_0\
    );
CABuffer_i_57: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFEFEFE"
    )
        port map (
      I0 => CABuffer_i_75_n_0,
      I1 => CABuffer_i_76_n_0,
      I2 => \FSM_onehot_rCurState_reg_n_0_[9]\,
      I3 => \FSM_onehot_rCurState_reg_n_0_[8]\,
      I4 => in15(7),
      I5 => iReset,
      O => \FSM_onehot_rCurState_reg[9]_0\(3)
    );
CABuffer_i_59: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFEFEFE"
    )
        port map (
      I0 => CABuffer_i_79_n_0,
      I1 => CABuffer_i_80_n_0,
      I2 => \FSM_onehot_rCurState_reg_n_0_[9]\,
      I3 => \FSM_onehot_rCurState_reg_n_0_[8]\,
      I4 => in15(6),
      I5 => iReset,
      O => \FSM_onehot_rCurState_reg[9]_0\(2)
    );
CABuffer_i_61: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFEFEFE"
    )
        port map (
      I0 => CABuffer_i_82_n_0,
      I1 => CABuffer_i_83_n_0,
      I2 => \FSM_onehot_rCurState_reg_n_0_[9]\,
      I3 => \FSM_onehot_rCurState_reg_n_0_[8]\,
      I4 => in15(5),
      I5 => iReset,
      O => wBNC_P_read_DT00h_PM_CAData(5)
    );
CABuffer_i_63: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => in12(4),
      I1 => \FSM_onehot_rCurState_reg_n_0_[5]\,
      I2 => \rRowAddress_reg_n_0_[4]\,
      I3 => \FSM_onehot_rCurState_reg_n_0_[6]\,
      I4 => CABuffer_i_85_n_0,
      I5 => iReset,
      O => wBNC_P_read_DT00h_PM_CAData(4)
    );
CABuffer_i_65: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \FSM_onehot_rCurState_reg_n_0_[7]\,
      I1 => in14(3),
      I2 => \FSM_onehot_rCurState_reg_n_0_[8]\,
      I3 => in15(3),
      I4 => \rColAddress_reg_n_0_[3]\,
      I5 => \FSM_onehot_rCurState_reg_n_0_[4]\,
      O => CABuffer_i_65_n_0
    );
CABuffer_i_66: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => in12(3),
      I1 => \FSM_onehot_rCurState_reg_n_0_[5]\,
      I2 => \rRowAddress_reg_n_0_[3]\,
      I3 => \FSM_onehot_rCurState_reg_n_0_[6]\,
      O => CABuffer_i_66_n_0
    );
CABuffer_i_68: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => in15(2),
      I1 => \FSM_onehot_rCurState_reg_n_0_[8]\,
      I2 => \rColAddress_reg_n_0_[2]\,
      I3 => \FSM_onehot_rCurState_reg_n_0_[4]\,
      O => CABuffer_i_68_n_0
    );
CABuffer_i_69: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => in12(2),
      I1 => \FSM_onehot_rCurState_reg_n_0_[5]\,
      I2 => \rRowAddress_reg_n_0_[2]\,
      I3 => \FSM_onehot_rCurState_reg_n_0_[6]\,
      O => CABuffer_i_69_n_0
    );
CABuffer_i_71: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \FSM_onehot_rCurState_reg_n_0_[6]\,
      I1 => \rRowAddress_reg_n_0_[1]\,
      I2 => \FSM_onehot_rCurState_reg_n_0_[5]\,
      I3 => in12(1),
      I4 => CABuffer_i_91_n_0,
      O => CABuffer_i_71_n_0
    );
CABuffer_i_73: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF444"
    )
        port map (
      I0 => rSourceID(0),
      I1 => \FSM_onehot_rCurState_reg_n_0_[3]\,
      I2 => \rColAddress_reg_n_0_[0]\,
      I3 => \FSM_onehot_rCurState_reg_n_0_[4]\,
      I4 => CABuffer_i_95_n_0,
      I5 => iReset,
      O => \FSM_onehot_rCurState_reg[9]_0\(0)
    );
CABuffer_i_75: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \rColAddress_reg_n_0_[7]\,
      I1 => \FSM_onehot_rCurState_reg_n_0_[4]\,
      I2 => in12(7),
      I3 => \FSM_onehot_rCurState_reg_n_0_[5]\,
      O => CABuffer_i_75_n_0
    );
CABuffer_i_76: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \rRowAddress_reg_n_0_[7]\,
      I1 => \FSM_onehot_rCurState_reg_n_0_[6]\,
      I2 => in14(7),
      I3 => \FSM_onehot_rCurState_reg_n_0_[7]\,
      O => CABuffer_i_76_n_0
    );
CABuffer_i_79: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \rColAddress_reg_n_0_[6]\,
      I1 => \FSM_onehot_rCurState_reg_n_0_[4]\,
      I2 => in12(6),
      I3 => \FSM_onehot_rCurState_reg_n_0_[5]\,
      O => CABuffer_i_79_n_0
    );
CABuffer_i_80: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \rRowAddress_reg_n_0_[6]\,
      I1 => \FSM_onehot_rCurState_reg_n_0_[6]\,
      I2 => in14(6),
      I3 => \FSM_onehot_rCurState_reg_n_0_[7]\,
      O => CABuffer_i_80_n_0
    );
CABuffer_i_82: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \rColAddress_reg_n_0_[5]\,
      I1 => \FSM_onehot_rCurState_reg_n_0_[4]\,
      I2 => in12(5),
      I3 => \FSM_onehot_rCurState_reg_n_0_[5]\,
      O => CABuffer_i_82_n_0
    );
CABuffer_i_83: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \rRowAddress_reg_n_0_[5]\,
      I1 => \FSM_onehot_rCurState_reg_n_0_[6]\,
      I2 => in14(5),
      I3 => \FSM_onehot_rCurState_reg_n_0_[7]\,
      O => CABuffer_i_83_n_0
    );
CABuffer_i_85: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \FSM_onehot_rCurState_reg_n_0_[7]\,
      I1 => in14(4),
      I2 => \FSM_onehot_rCurState_reg_n_0_[8]\,
      I3 => in15(4),
      I4 => \rColAddress_reg_n_0_[4]\,
      I5 => \FSM_onehot_rCurState_reg_n_0_[4]\,
      O => CABuffer_i_85_n_0
    );
CABuffer_i_91: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => in15(1),
      I1 => \FSM_onehot_rCurState_reg_n_0_[8]\,
      I2 => in14(1),
      I3 => \FSM_onehot_rCurState_reg_n_0_[7]\,
      O => CABuffer_i_91_n_0
    );
CABuffer_i_95: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \FSM_onehot_rCurState_reg_n_0_[6]\,
      I1 => \rRowAddress_reg_n_0_[0]\,
      I2 => \FSM_onehot_rCurState_reg_n_0_[5]\,
      I3 => in12(0),
      I4 => CABuffer_i_101_n_0,
      O => CABuffer_i_95_n_0
    );
\FSM_onehot_rCurState[0]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^q\(6),
      I1 => wPM_LastStep_PCG_PM(0),
      I2 => wbCMDStartSet(0),
      I3 => \^q\(0),
      O => \FSM_onehot_rCurState[0]_i_1__5_n_0\
    );
\FSM_onehot_rCurState[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => wPM_LastStep_PCG_PM(1),
      I1 => \^q\(3),
      I2 => \FSM_onehot_rCurState_reg_n_0_[9]\,
      O => \FSM_onehot_rCurState[10]_i_1__0_n_0\
    );
\FSM_onehot_rCurState[1]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => wPBRReady,
      I1 => \^q\(1),
      I2 => wbCMDStartSet(0),
      I3 => \^q\(0),
      O => \FSM_onehot_rCurState[1]_i_1__5_n_0\
    );
\FSM_onehot_rCurState[1]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => \FSM_onehot_rCurState[1]_i_2__5\,
      I1 => \FSM_onehot_rCurState[1]_i_2__5_0\,
      I2 => iOpcode(1),
      I3 => iOpcode(0),
      I4 => iTargetID(0),
      I5 => iOpcode(2),
      O => rNANDPOE_reg
    );
\FSM_onehot_rCurState[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(2),
      I1 => wPM_LastStep_PCG_PM(2),
      O => \FSM_onehot_rCurState[3]_i_1__1_n_0\
    );
\FSM_onehot_rCurState_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => iSystemClock,
      CE => '1',
      D => \FSM_onehot_rCurState[0]_i_1__5_n_0\,
      Q => \^q\(0),
      S => iReset
    );
\FSM_onehot_rCurState_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iSystemClock,
      CE => '1',
      D => \FSM_onehot_rCurState[10]_i_1__0_n_0\,
      Q => \^q\(3),
      R => iReset
    );
\FSM_onehot_rCurState_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iSystemClock,
      CE => '1',
      D => \FSM_onehot_rCurState_reg[13]_0\(1),
      Q => \^q\(4),
      R => iReset
    );
\FSM_onehot_rCurState_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iSystemClock,
      CE => '1',
      D => \FSM_onehot_rCurState_reg[13]_0\(2),
      Q => \^q\(5),
      R => iReset
    );
\FSM_onehot_rCurState_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iSystemClock,
      CE => '1',
      D => \FSM_onehot_rCurState_reg[13]_0\(3),
      Q => \^q\(6),
      R => iReset
    );
\FSM_onehot_rCurState_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iSystemClock,
      CE => '1',
      D => \FSM_onehot_rCurState[1]_i_1__5_n_0\,
      Q => \^q\(1),
      R => iReset
    );
\FSM_onehot_rCurState_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iSystemClock,
      CE => '1',
      D => \FSM_onehot_rCurState_reg[13]_0\(0),
      Q => \^q\(2),
      R => iReset
    );
\FSM_onehot_rCurState_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iSystemClock,
      CE => '1',
      D => \FSM_onehot_rCurState[3]_i_1__1_n_0\,
      Q => \FSM_onehot_rCurState_reg_n_0_[3]\,
      R => iReset
    );
\FSM_onehot_rCurState_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iSystemClock,
      CE => '1',
      D => \FSM_onehot_rCurState_reg_n_0_[3]\,
      Q => \FSM_onehot_rCurState_reg_n_0_[4]\,
      R => iReset
    );
\FSM_onehot_rCurState_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iSystemClock,
      CE => '1',
      D => \FSM_onehot_rCurState_reg_n_0_[4]\,
      Q => \FSM_onehot_rCurState_reg_n_0_[5]\,
      R => iReset
    );
\FSM_onehot_rCurState_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iSystemClock,
      CE => '1',
      D => \FSM_onehot_rCurState_reg_n_0_[5]\,
      Q => \FSM_onehot_rCurState_reg_n_0_[6]\,
      R => iReset
    );
\FSM_onehot_rCurState_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iSystemClock,
      CE => '1',
      D => \FSM_onehot_rCurState_reg_n_0_[6]\,
      Q => \FSM_onehot_rCurState_reg_n_0_[7]\,
      R => iReset
    );
\FSM_onehot_rCurState_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iSystemClock,
      CE => '1',
      D => \FSM_onehot_rCurState_reg_n_0_[7]\,
      Q => \FSM_onehot_rCurState_reg_n_0_[8]\,
      R => iReset
    );
\FSM_onehot_rCurState_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iSystemClock,
      CE => '1',
      D => \FSM_onehot_rCurState_reg_n_0_[8]\,
      Q => \FSM_onehot_rCurState_reg_n_0_[9]\,
      R => iReset
    );
\oReadData[31]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \oReadData[31]\(0),
      O => \FSM_onehot_rCurState_reg[0]_7\
    );
\rColAddress_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rColAddress_reg[15]_0\(0),
      Q => \rColAddress_reg_n_0_[0]\,
      R => iReset
    );
\rColAddress_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rColAddress_reg[15]_0\(10),
      Q => in12(2),
      R => iReset
    );
\rColAddress_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rColAddress_reg[15]_0\(11),
      Q => in12(3),
      R => iReset
    );
\rColAddress_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rColAddress_reg[15]_0\(12),
      Q => in12(4),
      R => iReset
    );
\rColAddress_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rColAddress_reg[15]_0\(13),
      Q => in12(5),
      R => iReset
    );
\rColAddress_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rColAddress_reg[15]_0\(14),
      Q => in12(6),
      R => iReset
    );
\rColAddress_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rColAddress_reg[15]_0\(15),
      Q => in12(7),
      R => iReset
    );
\rColAddress_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rColAddress_reg[15]_0\(1),
      Q => \rColAddress_reg_n_0_[1]\,
      R => iReset
    );
\rColAddress_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rColAddress_reg[15]_0\(2),
      Q => \rColAddress_reg_n_0_[2]\,
      R => iReset
    );
\rColAddress_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rColAddress_reg[15]_0\(3),
      Q => \rColAddress_reg_n_0_[3]\,
      R => iReset
    );
\rColAddress_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rColAddress_reg[15]_0\(4),
      Q => \rColAddress_reg_n_0_[4]\,
      R => iReset
    );
\rColAddress_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rColAddress_reg[15]_0\(5),
      Q => \rColAddress_reg_n_0_[5]\,
      R => iReset
    );
\rColAddress_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rColAddress_reg[15]_0\(6),
      Q => \rColAddress_reg_n_0_[6]\,
      R => iReset
    );
\rColAddress_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rColAddress_reg[15]_0\(7),
      Q => \rColAddress_reg_n_0_[7]\,
      R => iReset
    );
\rColAddress_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rColAddress_reg[15]_0\(8),
      Q => in12(0),
      R => iReset
    );
\rColAddress_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rColAddress_reg[15]_0\(9),
      Q => in12(1),
      R => iReset
    );
\rLCH_cur_state[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F777FFF7FFF7F"
    )
        port map (
      I0 => \rNumOfData[8]_i_3\,
      I1 => \rPCommand_reg[1]\(0),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \rPCommand_reg[0]\(0),
      I5 => \rPCommand_reg[0]\(1),
      O => \FSM_onehot_rCurState_reg[9]_2\
    );
\rNumOfCommand[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAABABFBFBF"
    )
        port map (
      I0 => \rPCommand_reg[6]_1\,
      I1 => \rNumOfCommand[0]_i_4\,
      I2 => \^q\(0),
      I3 => \^fsm_onehot_rcurstate_reg[11]_0\,
      I4 => rTrfLength(0),
      I5 => \rPCommand_reg[6]_0\,
      O => \FSM_onehot_rCurState_reg[0]_4\
    );
\rNumOfCommand[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAA888A8"
    )
        port map (
      I0 => \rNumOfCommand[1]_i_3\,
      I1 => \rPCommand_reg[6]_0\,
      I2 => wBNC_P_read_DT00h_PM_NumOfData(1),
      I3 => \^q\(0),
      I4 => \rNumOfCommand[1]_i_3_0\,
      I5 => \rPCommand_reg[6]_1\,
      O => \FSM_onehot_rCurState_reg[0]_0\
    );
\rNumOfCommand[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFEEE"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(5),
      I2 => rTrfLength(1),
      I3 => \^q\(4),
      I4 => \^q\(3),
      I5 => iReset,
      O => wBNC_P_read_DT00h_PM_NumOfData(1)
    );
\rNumOfCommand[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1100110111011101"
    )
        port map (
      I0 => \^q\(0),
      I1 => \rPCommand_reg[6]_0\,
      I2 => \^q\(2),
      I3 => iReset,
      I4 => \^q\(4),
      I5 => rTrfLength(2),
      O => \FSM_onehot_rCurState_reg[0]_5\
    );
\rNumOfCommand[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABBBBAAAABAAA"
    )
        port map (
      I0 => \rPCommand_reg[6]_0\,
      I1 => \^q\(0),
      I2 => rTrfLength(3),
      I3 => \^q\(4),
      I4 => iReset,
      I5 => \^q\(5),
      O => \FSM_onehot_rCurState_reg[0]_6\
    );
\rNumOfData[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => rTrfLength(10),
      I1 => \^q\(4),
      I2 => iReset,
      I3 => \rPCommand_reg[1]\(0),
      I4 => \rNumOfData[8]_i_3\,
      I5 => \^q\(0),
      O => \rTrfLength_reg[10]_0\
    );
\rNumOfData[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => \rPCommand_reg[0]\(0),
      I1 => \^q\(0),
      I2 => iReset,
      I3 => \^q\(4),
      I4 => rTrfLength(12),
      O => \FSM_onehot_rCurState_reg[7]_2\
    );
\rNumOfData[13]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \rPCommand_reg[1]_0\,
      I2 => \rPCommand_reg[1]_1\(0),
      I3 => \rPCommand_reg[1]\(0),
      O => \FSM_onehot_rCurState_reg[0]_9\
    );
\rNumOfData[13]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      I1 => iReset,
      O => \^fsm_onehot_rcurstate_reg[11]_0\
    );
\rNumOfData[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => rTrfLength(14),
      I1 => \^q\(4),
      I2 => iReset,
      I3 => \rPCommand_reg[1]\(0),
      I4 => \rNumOfData[8]_i_3\,
      I5 => \^q\(0),
      O => \rTrfLength_reg[14]_0\
    );
\rNumOfData[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => rTrfLength(15),
      I1 => \^q\(4),
      I2 => iReset,
      I3 => \rPCommand_reg[1]\(0),
      I4 => \rNumOfData[8]_i_3\,
      I5 => \^q\(0),
      O => \rTrfLength_reg[15]_0\
    );
\rNumOfData[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF080008"
    )
        port map (
      I0 => rTrfLength(4),
      I1 => \^q\(4),
      I2 => iReset,
      I3 => \^q\(0),
      I4 => \rPCommand_reg[0]\(0),
      I5 => \rPCommand_reg[6]_0\,
      O => \rTrfLength_reg[4]_0\
    );
\rNumOfData[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888BBBB8888B888"
    )
        port map (
      I0 => \rPCommand_reg[0]\(0),
      I1 => \^q\(0),
      I2 => rTrfLength(5),
      I3 => \^q\(4),
      I4 => iReset,
      I5 => \^q\(3),
      O => \FSM_onehot_rCurState_reg[7]_0\
    );
\rNumOfData[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBABBBBBB"
    )
        port map (
      I0 => \rNumOfData[6]_i_2\,
      I1 => \rPCommand_reg[6]_0\,
      I2 => \^q\(0),
      I3 => \^fsm_onehot_rcurstate_reg[11]_0\,
      I4 => rTrfLength(6),
      I5 => \rPCommand_reg[6]_1\,
      O => \FSM_onehot_rCurState_reg[0]_2\
    );
\rNumOfData[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFFFFFBF"
    )
        port map (
      I0 => \rPCommand_reg[6]_1\,
      I1 => rTrfLength(7),
      I2 => \^q\(4),
      I3 => iReset,
      I4 => \^q\(0),
      I5 => \rPCommand_reg[6]_0\,
      O => \rTrfLength_reg[7]_0\
    );
\rNumOfData[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => rTrfLength(8),
      I1 => \^q\(4),
      I2 => iReset,
      I3 => \rPCommand_reg[1]\(0),
      I4 => \rNumOfData[8]_i_3\,
      I5 => \^q\(0),
      O => \rTrfLength_reg[8]_0\
    );
\rNumOfData[9]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => \rPCommand_reg[0]\(0),
      I1 => \^q\(0),
      I2 => iReset,
      I3 => \^q\(4),
      I4 => rTrfLength(9),
      O => \FSM_onehot_rCurState_reg[7]_1\
    );
rOption_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBABABABB"
    )
        port map (
      I0 => rOption_i_3,
      I1 => \rPCommand_reg[6]_0\,
      I2 => \^q\(0),
      I3 => \^q\(3),
      I4 => \^q\(4),
      I5 => \rPCommand_reg[6]_1\,
      O => \FSM_onehot_rCurState_reg[0]_1\
    );
\rPCommand[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D000D000D000D0F"
    )
        port map (
      I0 => \rPCommand_reg[0]\(2),
      I1 => \rPCommand_reg[0]\(0),
      I2 => \rPCommand_reg[6]_0\,
      I3 => \^q\(0),
      I4 => \^q\(3),
      I5 => \^q\(5),
      O => \FSM_onehot_rCurState_reg[12]_0\
    );
\rPCommand[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \rPCommand_reg[1]_0\,
      I2 => \rPCommand_reg[1]_1\(0),
      I3 => \rPCommand_reg[1]\(0),
      I4 => \^q\(4),
      I5 => \rPCommand_reg[6]_1\,
      O => \FSM_onehot_rCurState_reg[0]_8\
    );
\rPCommand[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000200AAAAAAAA"
    )
        port map (
      I0 => \rPCommand_reg[6]\,
      I1 => \^q\(0),
      I2 => \rPCommand_reg[6]_0\,
      I3 => \^q\(1),
      I4 => \rPCommand_reg[6]_1\,
      I5 => \rPCommand_reg[6]_2\,
      O => wPM_PCommand_PCG_PM(0)
    );
\rPO_ChipEnable[12]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C5F5"
    )
        port map (
      I0 => wBNC_P_read_DT00h_PM_TargetWay(4),
      I1 => \rPCommand_reg[0]\(0),
      I2 => \^q\(0),
      I3 => \rPO_ChipEnable[15]_i_4\(2),
      O => \rTargetWay_reg[4]_0\
    );
\rPO_ChipEnable[13]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C5F5"
    )
        port map (
      I0 => wBNC_P_read_DT00h_PM_TargetWay(5),
      I1 => \rPCommand_reg[0]\(0),
      I2 => \^q\(0),
      I3 => \rPO_ChipEnable[15]_i_4\(3),
      O => \rTargetWay_reg[5]_0\
    );
\rPO_ChipEnable[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C5F5"
    )
        port map (
      I0 => wBNC_P_read_DT00h_PM_TargetWay(7),
      I1 => \rPCommand_reg[0]\(0),
      I2 => \^q\(0),
      I3 => \rPO_ChipEnable[15]_i_4\(4),
      O => \rTargetWay_reg[7]_0\
    );
\rPO_ChipEnable[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AAEA"
    )
        port map (
      I0 => \rPO_ChipEnable[8]_i_5_n_0\,
      I1 => \rPO_ChipEnable[15]_i_4\(0),
      I2 => \^q\(0),
      I3 => \rPCommand_reg[0]\(0),
      I4 => \rPO_ChipEnable[8]_i_2\,
      I5 => \rPCommand_reg[6]_1\,
      O => \rTargetWay_reg[0]_0\
    );
\rPO_ChipEnable[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF7F7F"
    )
        port map (
      I0 => \rPCommand_reg[1]_0\,
      I1 => \rPCommand_reg[1]_1\(0),
      I2 => \rPCommand_reg[1]\(0),
      I3 => \^q\(0),
      I4 => wBNC_P_read_DT00h_PM_TargetWay(0),
      O => \rPO_ChipEnable[8]_i_5_n_0\
    );
\rPO_ChipEnable[9]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C5F5"
    )
        port map (
      I0 => wBNC_P_read_DT00h_PM_TargetWay(1),
      I1 => \rPCommand_reg[0]\(0),
      I2 => \^q\(0),
      I3 => \rPO_ChipEnable[15]_i_4\(1),
      O => \rTargetWay_reg[1]_0\
    );
\rPO_ReadEnable[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFBAAABAAFBAAFB"
    )
        port map (
      I0 => \rPCommand_reg[6]_1\,
      I1 => \^q\(5),
      I2 => \^q\(0),
      I3 => \rPCommand_reg[6]_0\,
      I4 => \rPCommand_reg[0]\(0),
      I5 => \rPCommand_reg[0]\(2),
      O => \FSM_onehot_rCurState_reg[12]_1\
    );
\rRowAddress_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rRowAddress_reg[23]_0\(0),
      Q => \rRowAddress_reg_n_0_[0]\,
      R => iReset
    );
\rRowAddress_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rRowAddress_reg[23]_0\(10),
      Q => in14(2),
      R => iReset
    );
\rRowAddress_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rRowAddress_reg[23]_0\(11),
      Q => in14(3),
      R => iReset
    );
\rRowAddress_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rRowAddress_reg[23]_0\(12),
      Q => in14(4),
      R => iReset
    );
\rRowAddress_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rRowAddress_reg[23]_0\(13),
      Q => in14(5),
      R => iReset
    );
\rRowAddress_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rRowAddress_reg[23]_0\(14),
      Q => in14(6),
      R => iReset
    );
\rRowAddress_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rRowAddress_reg[23]_0\(15),
      Q => in14(7),
      R => iReset
    );
\rRowAddress_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rRowAddress_reg[23]_0\(16),
      Q => in15(0),
      R => iReset
    );
\rRowAddress_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rRowAddress_reg[23]_0\(17),
      Q => in15(1),
      R => iReset
    );
\rRowAddress_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rRowAddress_reg[23]_0\(18),
      Q => in15(2),
      R => iReset
    );
\rRowAddress_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rRowAddress_reg[23]_0\(19),
      Q => in15(3),
      R => iReset
    );
\rRowAddress_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rRowAddress_reg[23]_0\(1),
      Q => \rRowAddress_reg_n_0_[1]\,
      R => iReset
    );
\rRowAddress_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rRowAddress_reg[23]_0\(20),
      Q => in15(4),
      R => iReset
    );
\rRowAddress_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rRowAddress_reg[23]_0\(21),
      Q => in15(5),
      R => iReset
    );
\rRowAddress_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rRowAddress_reg[23]_0\(22),
      Q => in15(6),
      R => iReset
    );
\rRowAddress_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rRowAddress_reg[23]_0\(23),
      Q => in15(7),
      R => iReset
    );
\rRowAddress_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rRowAddress_reg[23]_0\(2),
      Q => \rRowAddress_reg_n_0_[2]\,
      R => iReset
    );
\rRowAddress_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rRowAddress_reg[23]_0\(3),
      Q => \rRowAddress_reg_n_0_[3]\,
      R => iReset
    );
\rRowAddress_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rRowAddress_reg[23]_0\(4),
      Q => \rRowAddress_reg_n_0_[4]\,
      R => iReset
    );
\rRowAddress_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rRowAddress_reg[23]_0\(5),
      Q => \rRowAddress_reg_n_0_[5]\,
      R => iReset
    );
\rRowAddress_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rRowAddress_reg[23]_0\(6),
      Q => \rRowAddress_reg_n_0_[6]\,
      R => iReset
    );
\rRowAddress_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rRowAddress_reg[23]_0\(7),
      Q => \rRowAddress_reg_n_0_[7]\,
      R => iReset
    );
\rRowAddress_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rRowAddress_reg[23]_0\(8),
      Q => in14(0),
      R => iReset
    );
\rRowAddress_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rRowAddress_reg[23]_0\(9),
      Q => in14(1),
      R => iReset
    );
\rSourceID_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => D(0),
      Q => rSourceID(0),
      R => iReset
    );
\rTargetWay_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rTargetWay_reg[7]_1\(0),
      Q => wBNC_P_read_DT00h_PM_TargetWay(0),
      R => iReset
    );
\rTargetWay_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rTargetWay_reg[7]_1\(1),
      Q => wBNC_P_read_DT00h_PM_TargetWay(1),
      R => iReset
    );
\rTargetWay_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rTargetWay_reg[7]_1\(2),
      Q => \rTargetWay_reg[6]_0\(0),
      R => iReset
    );
\rTargetWay_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rTargetWay_reg[7]_1\(3),
      Q => \rTargetWay_reg[6]_0\(1),
      R => iReset
    );
\rTargetWay_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rTargetWay_reg[7]_1\(4),
      Q => wBNC_P_read_DT00h_PM_TargetWay(4),
      R => iReset
    );
\rTargetWay_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rTargetWay_reg[7]_1\(5),
      Q => wBNC_P_read_DT00h_PM_TargetWay(5),
      R => iReset
    );
\rTargetWay_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rTargetWay_reg[7]_1\(6),
      Q => \rTargetWay_reg[6]_0\(2),
      R => iReset
    );
\rTargetWay_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rTargetWay_reg[7]_1\(7),
      Q => wBNC_P_read_DT00h_PM_TargetWay(7),
      R => iReset
    );
\rTrfLength_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rTrfLength_reg[15]_1\(0),
      Q => rTrfLength(0),
      R => iReset
    );
\rTrfLength_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rTrfLength_reg[15]_1\(10),
      Q => rTrfLength(10),
      R => iReset
    );
\rTrfLength_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rTrfLength_reg[15]_1\(11),
      Q => \rTrfLength_reg[13]_0\(0),
      R => iReset
    );
\rTrfLength_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rTrfLength_reg[15]_1\(12),
      Q => rTrfLength(12),
      R => iReset
    );
\rTrfLength_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rTrfLength_reg[15]_1\(13),
      Q => \rTrfLength_reg[13]_0\(1),
      R => iReset
    );
\rTrfLength_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rTrfLength_reg[15]_1\(14),
      Q => rTrfLength(14),
      R => iReset
    );
\rTrfLength_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rTrfLength_reg[15]_1\(15),
      Q => rTrfLength(15),
      R => iReset
    );
\rTrfLength_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rTrfLength_reg[15]_1\(1),
      Q => rTrfLength(1),
      R => iReset
    );
\rTrfLength_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rTrfLength_reg[15]_1\(2),
      Q => rTrfLength(2),
      R => iReset
    );
\rTrfLength_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rTrfLength_reg[15]_1\(3),
      Q => rTrfLength(3),
      R => iReset
    );
\rTrfLength_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rTrfLength_reg[15]_1\(4),
      Q => rTrfLength(4),
      R => iReset
    );
\rTrfLength_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rTrfLength_reg[15]_1\(5),
      Q => rTrfLength(5),
      R => iReset
    );
\rTrfLength_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rTrfLength_reg[15]_1\(6),
      Q => rTrfLength(6),
      R => iReset
    );
\rTrfLength_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rTrfLength_reg[15]_1\(7),
      Q => rTrfLength(7),
      R => iReset
    );
\rTrfLength_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rTrfLength_reg[15]_1\(8),
      Q => rTrfLength(8),
      R => iReset
    );
\rTrfLength_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rTrfLength_reg[15]_1\(9),
      Q => rTrfLength(9),
      R => iReset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_v2nfc_0_2_NPCG_Toggle_BNC_single_cmd is
  port (
    \FSM_onehot_rCurState_reg[0]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_rCurState_reg[0]_1\ : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[0]_2\ : out STD_LOGIC;
    \iOpcode[5]\ : out STD_LOGIC;
    wPM_NumOfData_PCG_PM : out STD_LOGIC_VECTOR ( 0 to 0 );
    dina : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wPM_PCommandOption_PCG_PM : out STD_LOGIC_VECTOR ( 0 to 0 );
    wPM_TargetWay_PCG_PM : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \rPO_ChipEnable_reg[15]\ : in STD_LOGIC;
    \rNumOfCommand_reg[9]\ : in STD_LOGIC;
    \rNumOfCommand_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rNumOfCommand_reg[9]_0\ : in STD_LOGIC;
    \rNumOfCommand_reg[9]_1\ : in STD_LOGIC;
    \rNumOfCommand_reg[11]\ : in STD_LOGIC;
    \rNumOfCommand_reg[11]_0\ : in STD_LOGIC;
    \rNumOfCommand_reg[13]\ : in STD_LOGIC;
    \rNumOfCommand_reg[13]_0\ : in STD_LOGIC;
    \FSM_onehot_rCurState_reg[0]_3\ : in STD_LOGIC;
    \FSM_onehot_rCurState_reg[4]_0\ : in STD_LOGIC;
    iReset : in STD_LOGIC;
    wPM_LastStep_PCG_PM : in STD_LOGIC_VECTOR ( 1 downto 0 );
    iOpcode : in STD_LOGIC_VECTOR ( 2 downto 0 );
    iTargetID : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_rCurState[4]_i_2\ : in STD_LOGIC;
    \FSM_onehot_rCurState[4]_i_2_0\ : in STD_LOGIC;
    \rNumOfCommand_reg[1]_0\ : in STD_LOGIC;
    \rNumOfCommand_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_rd_b.doutb_reg_reg[1]\ : in STD_LOGIC;
    \gen_rd_b.doutb_reg_reg[1]_0\ : in STD_LOGIC;
    \gen_rd_b.doutb_reg_reg[1]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gen_rd_b.doutb_reg_reg[1]_2\ : in STD_LOGIC;
    \gen_rd_b.doutb_reg_reg[1]_3\ : in STD_LOGIC;
    \gen_rd_b.doutb_reg_reg[1]_4\ : in STD_LOGIC;
    \gen_rd_b.doutb_reg_reg[1]_5\ : in STD_LOGIC;
    \gen_rd_b.doutb_reg_reg[1]_6\ : in STD_LOGIC;
    \gen_rd_b.doutb_reg_reg[1]_7\ : in STD_LOGIC;
    \gen_rd_b.doutb_reg_reg[1]_8\ : in STD_LOGIC;
    \gen_rd_b.doutb_reg_reg[1]_9\ : in STD_LOGIC;
    \gen_rd_b.doutb_reg_reg[1]_10\ : in STD_LOGIC;
    \gen_rd_b.doutb_reg_reg[1]_11\ : in STD_LOGIC;
    \gen_rd_b.doutb_reg_reg[1]_12\ : in STD_LOGIC;
    \gen_rd_b.doutb_reg_reg[1]_13\ : in STD_LOGIC;
    \gen_rd_b.doutb_reg_reg[1]_14\ : in STD_LOGIC;
    \gen_rd_b.doutb_reg_reg[1]_15\ : in STD_LOGIC;
    rDQSOutEnable_reg : in STD_LOGIC;
    rDQSOutEnable_reg_0 : in STD_LOGIC;
    rDQSOutEnable_reg_1 : in STD_LOGIC;
    \rPO_ChipEnable_reg[10]\ : in STD_LOGIC;
    \rPO_ChipEnable_reg[10]_0\ : in STD_LOGIC;
    \rPO_ChipEnable_reg[15]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \rPO_ChipEnable_reg[11]\ : in STD_LOGIC;
    \rPO_ChipEnable_reg[11]_0\ : in STD_LOGIC;
    \rPO_ChipEnable_reg[14]\ : in STD_LOGIC;
    \rPO_ChipEnable_reg[14]_0\ : in STD_LOGIC;
    \rPO_ChipEnable_reg[8]\ : in STD_LOGIC;
    \rPO_ChipEnable_reg[8]_0\ : in STD_LOGIC;
    \rPO_ChipEnable_reg[9]\ : in STD_LOGIC;
    \rPO_ChipEnable_reg[9]_0\ : in STD_LOGIC;
    \rPO_ChipEnable_reg[12]\ : in STD_LOGIC;
    \rPO_ChipEnable_reg[12]_0\ : in STD_LOGIC;
    \rPO_ChipEnable_reg[13]\ : in STD_LOGIC;
    \rPO_ChipEnable_reg[13]_0\ : in STD_LOGIC;
    \rPO_ChipEnable_reg[15]_1\ : in STD_LOGIC;
    \rPO_ChipEnable_reg[15]_2\ : in STD_LOGIC;
    iSystemClock : in STD_LOGIC;
    \FSM_onehot_rCurState_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rTargetWay_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    iLength : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sys_top_v2nfc_0_2_NPCG_Toggle_BNC_single_cmd : entity is "NPCG_Toggle_BNC_single_cmd";
end sys_top_v2nfc_0_2_NPCG_Toggle_BNC_single_cmd;

architecture STRUCTURE of sys_top_v2nfc_0_2_NPCG_Toggle_BNC_single_cmd is
  signal \FSM_onehot_rCurState[0]_i_1__7_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rCurState[2]_i_1__6_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rCurState[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rCurState[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rCurState_reg_n_0_[3]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rCAData : STD_LOGIC;
  signal \rCAData[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \rLength_reg_n_0_[0]\ : STD_LOGIC;
  signal \rLength_reg_n_0_[1]\ : STD_LOGIC;
  signal \rLength_reg_n_0_[2]\ : STD_LOGIC;
  signal \rLength_reg_n_0_[3]\ : STD_LOGIC;
  signal \rLength_reg_n_0_[4]\ : STD_LOGIC;
  signal \rLength_reg_n_0_[5]\ : STD_LOGIC;
  signal \rLength_reg_n_0_[6]\ : STD_LOGIC;
  signal \rLength_reg_n_0_[7]\ : STD_LOGIC;
  signal rTargetWay0 : STD_LOGIC;
  signal wBNC_single_cmd_PM_CAData : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wBNC_single_cmd_PM_TargetWay : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_rCurState[3]_i_1__2\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \FSM_onehot_rCurState[4]_i_1\ : label is "soft_lutpair32";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[0]\ : label is "State_NCALIssue:10000,State_NCmdWrite0:01000,State_NTMIssue:00100,State_WaitDone:00010,State_Idle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[1]\ : label is "State_NCALIssue:10000,State_NCmdWrite0:01000,State_NTMIssue:00100,State_WaitDone:00010,State_Idle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[2]\ : label is "State_NCALIssue:10000,State_NCmdWrite0:01000,State_NTMIssue:00100,State_WaitDone:00010,State_Idle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[3]\ : label is "State_NCALIssue:10000,State_NCmdWrite0:01000,State_NTMIssue:00100,State_WaitDone:00010,State_Idle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[4]\ : label is "State_NCALIssue:10000,State_NCmdWrite0:01000,State_NTMIssue:00100,State_WaitDone:00010,State_Idle:00001";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
CABuffer_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDF0FFF0DDF000F0"
    )
        port map (
      I0 => \gen_rd_b.doutb_reg_reg[1]_14\,
      I1 => \gen_rd_b.doutb_reg_reg[1]_15\,
      I2 => wBNC_single_cmd_PM_CAData(7),
      I3 => \^q\(0),
      I4 => \rPO_ChipEnable_reg[15]\,
      I5 => \gen_rd_b.doutb_reg_reg[1]_1\(7),
      O => dina(7)
    );
CABuffer_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDF0FFF0DDF000F0"
    )
        port map (
      I0 => \gen_rd_b.doutb_reg_reg[1]_12\,
      I1 => \gen_rd_b.doutb_reg_reg[1]_13\,
      I2 => wBNC_single_cmd_PM_CAData(6),
      I3 => \^q\(0),
      I4 => \rPO_ChipEnable_reg[15]\,
      I5 => \gen_rd_b.doutb_reg_reg[1]_1\(6),
      O => dina(6)
    );
CABuffer_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDF0FFF0DDF000F0"
    )
        port map (
      I0 => \gen_rd_b.doutb_reg_reg[1]_10\,
      I1 => \gen_rd_b.doutb_reg_reg[1]_11\,
      I2 => wBNC_single_cmd_PM_CAData(5),
      I3 => \^q\(0),
      I4 => \rPO_ChipEnable_reg[15]\,
      I5 => \gen_rd_b.doutb_reg_reg[1]_1\(5),
      O => dina(5)
    );
CABuffer_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDF0FFF0DDF000F0"
    )
        port map (
      I0 => \gen_rd_b.doutb_reg_reg[1]_8\,
      I1 => \gen_rd_b.doutb_reg_reg[1]_9\,
      I2 => wBNC_single_cmd_PM_CAData(4),
      I3 => \^q\(0),
      I4 => \rPO_ChipEnable_reg[15]\,
      I5 => \gen_rd_b.doutb_reg_reg[1]_1\(4),
      O => dina(4)
    );
CABuffer_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDF0FFF0DDF000F0"
    )
        port map (
      I0 => \gen_rd_b.doutb_reg_reg[1]_6\,
      I1 => \gen_rd_b.doutb_reg_reg[1]_7\,
      I2 => wBNC_single_cmd_PM_CAData(3),
      I3 => \^q\(0),
      I4 => \rPO_ChipEnable_reg[15]\,
      I5 => \gen_rd_b.doutb_reg_reg[1]_1\(3),
      O => dina(3)
    );
CABuffer_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDF0FFF0DDF000F0"
    )
        port map (
      I0 => \gen_rd_b.doutb_reg_reg[1]_4\,
      I1 => \gen_rd_b.doutb_reg_reg[1]_5\,
      I2 => wBNC_single_cmd_PM_CAData(2),
      I3 => \^q\(0),
      I4 => \rPO_ChipEnable_reg[15]\,
      I5 => \gen_rd_b.doutb_reg_reg[1]_1\(2),
      O => dina(2)
    );
CABuffer_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDF0FFF0DDF000F0"
    )
        port map (
      I0 => \gen_rd_b.doutb_reg_reg[1]_2\,
      I1 => \gen_rd_b.doutb_reg_reg[1]_3\,
      I2 => wBNC_single_cmd_PM_CAData(1),
      I3 => \^q\(0),
      I4 => \rPO_ChipEnable_reg[15]\,
      I5 => \gen_rd_b.doutb_reg_reg[1]_1\(1),
      O => dina(1)
    );
CABuffer_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDF0FFF0DDF000F0"
    )
        port map (
      I0 => \gen_rd_b.doutb_reg_reg[1]\,
      I1 => \gen_rd_b.doutb_reg_reg[1]_0\,
      I2 => wBNC_single_cmd_PM_CAData(0),
      I3 => \^q\(0),
      I4 => \rPO_ChipEnable_reg[15]\,
      I5 => \gen_rd_b.doutb_reg_reg[1]_1\(0),
      O => dina(0)
    );
\FSM_onehot_rCurState[0]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_onehot_rCurState_reg[0]_3\,
      I2 => wPM_LastStep_PCG_PM(0),
      I3 => \^q\(1),
      O => \FSM_onehot_rCurState[0]_i_1__7_n_0\
    );
\FSM_onehot_rCurState[2]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => wPM_LastStep_PCG_PM(1),
      I1 => \^q\(2),
      I2 => \FSM_onehot_rCurState_reg_n_0_[3]\,
      O => \FSM_onehot_rCurState[2]_i_1__6_n_0\
    );
\FSM_onehot_rCurState[3]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \FSM_onehot_rCurState_reg[4]_0\,
      O => \FSM_onehot_rCurState[3]_i_1__2_n_0\
    );
\FSM_onehot_rCurState[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F222"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_onehot_rCurState_reg[0]_3\,
      I2 => \^q\(3),
      I3 => \FSM_onehot_rCurState_reg[4]_0\,
      O => \FSM_onehot_rCurState[4]_i_1_n_0\
    );
\FSM_onehot_rCurState[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBFFFF"
    )
        port map (
      I0 => iOpcode(2),
      I1 => iTargetID(0),
      I2 => \FSM_onehot_rCurState[4]_i_2\,
      I3 => iOpcode(0),
      I4 => iOpcode(1),
      I5 => \FSM_onehot_rCurState[4]_i_2_0\,
      O => \iOpcode[5]\
    );
\FSM_onehot_rCurState_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => iSystemClock,
      CE => '1',
      D => \FSM_onehot_rCurState[0]_i_1__7_n_0\,
      Q => \^q\(0),
      S => iReset
    );
\FSM_onehot_rCurState_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iSystemClock,
      CE => '1',
      D => \FSM_onehot_rCurState_reg[1]_0\(0),
      Q => \^q\(1),
      R => iReset
    );
\FSM_onehot_rCurState_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iSystemClock,
      CE => '1',
      D => \FSM_onehot_rCurState[2]_i_1__6_n_0\,
      Q => \^q\(2),
      R => iReset
    );
\FSM_onehot_rCurState_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iSystemClock,
      CE => '1',
      D => \FSM_onehot_rCurState[3]_i_1__2_n_0\,
      Q => \FSM_onehot_rCurState_reg_n_0_[3]\,
      R => iReset
    );
\FSM_onehot_rCurState_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iSystemClock,
      CE => '1',
      D => \FSM_onehot_rCurState[4]_i_1_n_0\,
      Q => \^q\(3),
      R => iReset
    );
\rCAData[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_onehot_rCurState_reg[0]_3\,
      I2 => \FSM_onehot_rCurState_reg[4]_0\,
      I3 => iReset,
      I4 => \^q\(2),
      I5 => \rCAData[7]_i_2__1_n_0\,
      O => rCAData
    );
\rCAData[7]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => \^q\(3),
      I1 => \FSM_onehot_rCurState_reg_n_0_[3]\,
      I2 => wPM_LastStep_PCG_PM(0),
      I3 => \^q\(1),
      O => \rCAData[7]_i_2__1_n_0\
    );
\rCAData_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => '1',
      D => \rLength_reg_n_0_[0]\,
      Q => wBNC_single_cmd_PM_CAData(0),
      R => rCAData
    );
\rCAData_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => '1',
      D => \rLength_reg_n_0_[1]\,
      Q => wBNC_single_cmd_PM_CAData(1),
      R => rCAData
    );
\rCAData_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => '1',
      D => \rLength_reg_n_0_[2]\,
      Q => wBNC_single_cmd_PM_CAData(2),
      R => rCAData
    );
\rCAData_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => '1',
      D => \rLength_reg_n_0_[3]\,
      Q => wBNC_single_cmd_PM_CAData(3),
      R => rCAData
    );
\rCAData_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => '1',
      D => \rLength_reg_n_0_[4]\,
      Q => wBNC_single_cmd_PM_CAData(4),
      R => rCAData
    );
\rCAData_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => '1',
      D => \rLength_reg_n_0_[5]\,
      Q => wBNC_single_cmd_PM_CAData(5),
      R => rCAData
    );
\rCAData_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => '1',
      D => \rLength_reg_n_0_[6]\,
      Q => wBNC_single_cmd_PM_CAData(6),
      R => rCAData
    );
\rCAData_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => '1',
      D => \rLength_reg_n_0_[7]\,
      Q => wBNC_single_cmd_PM_CAData(7),
      R => rCAData
    );
\rLength_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => iLength(0),
      Q => \rLength_reg_n_0_[0]\,
      R => iReset
    );
\rLength_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => iLength(1),
      Q => \rLength_reg_n_0_[1]\,
      R => iReset
    );
\rLength_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => iLength(2),
      Q => \rLength_reg_n_0_[2]\,
      R => iReset
    );
\rLength_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => iLength(3),
      Q => \rLength_reg_n_0_[3]\,
      R => iReset
    );
\rLength_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => iLength(4),
      Q => \rLength_reg_n_0_[4]\,
      R => iReset
    );
\rLength_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => iLength(5),
      Q => \rLength_reg_n_0_[5]\,
      R => iReset
    );
\rLength_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => iLength(6),
      Q => \rLength_reg_n_0_[6]\,
      R => iReset
    );
\rLength_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => iLength(7),
      Q => \rLength_reg_n_0_[7]\,
      R => iReset
    );
\rNumOfCommand[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF80F08F0F8000"
    )
        port map (
      I0 => \rNumOfCommand_reg[1]_0\,
      I1 => \rNumOfCommand_reg[1]\(0),
      I2 => \^q\(0),
      I3 => \rPO_ChipEnable_reg[15]\,
      I4 => \^q\(2),
      I5 => \rNumOfCommand_reg[1]_1\(0),
      O => wPM_NumOfData_PCG_PM(0)
    );
\rNumOfData[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8088808880888888"
    )
        port map (
      I0 => \^q\(0),
      I1 => \rPO_ChipEnable_reg[15]\,
      I2 => \rNumOfCommand_reg[11]\,
      I3 => \rNumOfCommand_reg[1]\(0),
      I4 => \rNumOfCommand_reg[9]_0\,
      I5 => \rNumOfCommand_reg[11]_0\,
      O => \FSM_onehot_rCurState_reg[0]_1\
    );
\rNumOfData[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8088808880888888"
    )
        port map (
      I0 => \^q\(0),
      I1 => \rPO_ChipEnable_reg[15]\,
      I2 => \rNumOfCommand_reg[13]\,
      I3 => \rNumOfCommand_reg[1]\(0),
      I4 => \rNumOfCommand_reg[9]_0\,
      I5 => \rNumOfCommand_reg[13]_0\,
      O => \FSM_onehot_rCurState_reg[0]_2\
    );
\rNumOfData[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8088808880888888"
    )
        port map (
      I0 => \^q\(0),
      I1 => \rPO_ChipEnable_reg[15]\,
      I2 => \rNumOfCommand_reg[9]\,
      I3 => \rNumOfCommand_reg[1]\(0),
      I4 => \rNumOfCommand_reg[9]_0\,
      I5 => \rNumOfCommand_reg[9]_1\,
      O => \FSM_onehot_rCurState_reg[0]_0\
    );
\rPO_ChipEnable[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDF0FFF0DDF000F0"
    )
        port map (
      I0 => \rPO_ChipEnable_reg[10]\,
      I1 => \rPO_ChipEnable_reg[10]_0\,
      I2 => wBNC_single_cmd_PM_TargetWay(2),
      I3 => \^q\(0),
      I4 => \rPO_ChipEnable_reg[15]\,
      I5 => \rPO_ChipEnable_reg[15]_0\(2),
      O => wPM_TargetWay_PCG_PM(2)
    );
\rPO_ChipEnable[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDF0FFF0DDF000F0"
    )
        port map (
      I0 => \rPO_ChipEnable_reg[11]\,
      I1 => \rPO_ChipEnable_reg[11]_0\,
      I2 => wBNC_single_cmd_PM_TargetWay(3),
      I3 => \^q\(0),
      I4 => \rPO_ChipEnable_reg[15]\,
      I5 => \rPO_ChipEnable_reg[15]_0\(3),
      O => wPM_TargetWay_PCG_PM(3)
    );
\rPO_ChipEnable[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDF0FFF0DDF000F0"
    )
        port map (
      I0 => \rPO_ChipEnable_reg[12]\,
      I1 => \rPO_ChipEnable_reg[12]_0\,
      I2 => wBNC_single_cmd_PM_TargetWay(4),
      I3 => \^q\(0),
      I4 => \rPO_ChipEnable_reg[15]\,
      I5 => \rPO_ChipEnable_reg[15]_0\(4),
      O => wPM_TargetWay_PCG_PM(4)
    );
\rPO_ChipEnable[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDF0FFF0DDF000F0"
    )
        port map (
      I0 => \rPO_ChipEnable_reg[13]\,
      I1 => \rPO_ChipEnable_reg[13]_0\,
      I2 => wBNC_single_cmd_PM_TargetWay(5),
      I3 => \^q\(0),
      I4 => \rPO_ChipEnable_reg[15]\,
      I5 => \rPO_ChipEnable_reg[15]_0\(5),
      O => wPM_TargetWay_PCG_PM(5)
    );
\rPO_ChipEnable[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDF0FFF0DDF000F0"
    )
        port map (
      I0 => \rPO_ChipEnable_reg[14]\,
      I1 => \rPO_ChipEnable_reg[14]_0\,
      I2 => wBNC_single_cmd_PM_TargetWay(6),
      I3 => \^q\(0),
      I4 => \rPO_ChipEnable_reg[15]\,
      I5 => \rPO_ChipEnable_reg[15]_0\(6),
      O => wPM_TargetWay_PCG_PM(6)
    );
\rPO_ChipEnable[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDF0FFF0DDF000F0"
    )
        port map (
      I0 => \rPO_ChipEnable_reg[15]_1\,
      I1 => \rPO_ChipEnable_reg[15]_2\,
      I2 => wBNC_single_cmd_PM_TargetWay(7),
      I3 => \^q\(0),
      I4 => \rPO_ChipEnable_reg[15]\,
      I5 => \rPO_ChipEnable_reg[15]_0\(7),
      O => wPM_TargetWay_PCG_PM(7)
    );
\rPO_ChipEnable[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDF0FFF0DDF000F0"
    )
        port map (
      I0 => \rPO_ChipEnable_reg[8]\,
      I1 => \rPO_ChipEnable_reg[8]_0\,
      I2 => wBNC_single_cmd_PM_TargetWay(0),
      I3 => \^q\(0),
      I4 => \rPO_ChipEnable_reg[15]\,
      I5 => \rPO_ChipEnable_reg[15]_0\(0),
      O => wPM_TargetWay_PCG_PM(0)
    );
\rPO_ChipEnable[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDF0FFF0DDF000F0"
    )
        port map (
      I0 => \rPO_ChipEnable_reg[9]\,
      I1 => \rPO_ChipEnable_reg[9]_0\,
      I2 => wBNC_single_cmd_PM_TargetWay(1),
      I3 => \^q\(0),
      I4 => \rPO_ChipEnable_reg[15]\,
      I5 => \rPO_ChipEnable_reg[15]_0\(1),
      O => wPM_TargetWay_PCG_PM(1)
    );
rSFTStrobe_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444F4444444444"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      I2 => rDQSOutEnable_reg,
      I3 => rDQSOutEnable_reg_0,
      I4 => \rNumOfCommand_reg[9]_0\,
      I5 => rDQSOutEnable_reg_1,
      O => wPM_PCommandOption_PCG_PM(0)
    );
\rTargetWay[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_onehot_rCurState_reg[0]_3\,
      O => rTargetWay0
    );
\rTargetWay_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \rTargetWay_reg[7]_0\(0),
      Q => wBNC_single_cmd_PM_TargetWay(0),
      R => iReset
    );
\rTargetWay_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \rTargetWay_reg[7]_0\(1),
      Q => wBNC_single_cmd_PM_TargetWay(1),
      R => iReset
    );
\rTargetWay_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \rTargetWay_reg[7]_0\(2),
      Q => wBNC_single_cmd_PM_TargetWay(2),
      R => iReset
    );
\rTargetWay_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \rTargetWay_reg[7]_0\(3),
      Q => wBNC_single_cmd_PM_TargetWay(3),
      R => iReset
    );
\rTargetWay_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \rTargetWay_reg[7]_0\(4),
      Q => wBNC_single_cmd_PM_TargetWay(4),
      R => iReset
    );
\rTargetWay_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \rTargetWay_reg[7]_0\(5),
      Q => wBNC_single_cmd_PM_TargetWay(5),
      R => iReset
    );
\rTargetWay_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \rTargetWay_reg[7]_0\(6),
      Q => wBNC_single_cmd_PM_TargetWay(6),
      R => iReset
    );
\rTargetWay_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => rTargetWay0,
      D => \rTargetWay_reg[7]_0\(7),
      Q => wBNC_single_cmd_PM_TargetWay(7),
      R => iReset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_v2nfc_0_2_NPCG_Toggle_MNC_N_init is
  port (
    wMNC_N_init_PM_PCommand : out STD_LOGIC_VECTOR ( 0 to 0 );
    wbCMDReadySet : out STD_LOGIC_VECTOR ( 0 to 0 );
    wMNC_N_init_PM_CAData : out STD_LOGIC_VECTOR ( 0 to 0 );
    wMNC_N_init_PM_PCommandOption : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_rCurState_reg[0]\ : out STD_LOGIC;
    \iOpcode[5]\ : out STD_LOGIC;
    \r_N_i_cur_state_reg[5]_0\ : out STD_LOGIC;
    wPM_PCommand_PCG_PM : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rPM_PCommand_reg[3]_0\ : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[5]\ : out STD_LOGIC;
    \rPM_PCommandOption_reg[0]_0\ : out STD_LOGIC;
    rCMDReady_reg_0 : out STD_LOGIC;
    \rPM_PCommandOption_reg[0]_1\ : out STD_LOGIC;
    \rWaySelect_reg[2]_0\ : out STD_LOGIC;
    \rWaySelect_reg[3]_0\ : out STD_LOGIC;
    \rWaySelect_reg[6]_0\ : out STD_LOGIC;
    \rWaySelect_reg[7]_0\ : out STD_LOGIC;
    \rWaySelect_reg[5]_0\ : out STD_LOGIC;
    \rWaySelect_reg[4]_0\ : out STD_LOGIC;
    \rWaySelect_reg[1]_0\ : out STD_LOGIC;
    \rWaySelect_reg[0]_0\ : out STD_LOGIC;
    iSystemClock : in STD_LOGIC;
    iReset : in STD_LOGIC;
    wbCMDStartSet : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rNumOfCommand_reg[6]\ : in STD_LOGIC;
    \rNumOfCommand_reg[6]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rNumOfCommand_reg[6]_1\ : in STD_LOGIC;
    wPM_LastStep_PCG_PM : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rWaySelect_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wCALStart : in STD_LOGIC;
    iOpcode : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_N_i_cur_state[2]_i_2\ : in STD_LOGIC;
    \rPCommand_reg[3]\ : in STD_LOGIC;
    \rPCommand_reg[3]_0\ : in STD_LOGIC;
    \rPCommand_reg[3]_1\ : in STD_LOGIC;
    \rPCommand_reg[3]_2\ : in STD_LOGIC;
    \rLCH_cur_state_reg[2]\ : in STD_LOGIC;
    \rLCH_cur_state_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wPBRReady : in STD_LOGIC;
    \rLCH_cur_state_reg[2]_1\ : in STD_LOGIC;
    rOption_i_3 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    wMNC_readST_PM_PCommandOption : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rNumOfCommand[1]_i_2\ : in STD_LOGIC;
    \rNumOfCommand[1]_i_2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rNumOfCommand[1]_i_2_1\ : in STD_LOGIC;
    \rPO_ChipEnable[15]_i_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \rPO_ChipEnable[15]_i_2_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sys_top_v2nfc_0_2_NPCG_Toggle_MNC_N_init : entity is "NPCG_Toggle_MNC_N_init";
end sys_top_v2nfc_0_2_NPCG_Toggle_MNC_N_init;

architecture STRUCTURE of sys_top_v2nfc_0_2_NPCG_Toggle_MNC_N_init is
  signal p_0_in : STD_LOGIC;
  signal \^rcmdready_reg_0\ : STD_LOGIC;
  signal \rMNG_cur_state[3]_i_14_n_0\ : STD_LOGIC;
  signal rPM_CAData : STD_LOGIC;
  signal \^rpm_pcommandoption_reg[0]_0\ : STD_LOGIC;
  signal rTM_counter : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \rTM_counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \rTM_counter[1]_i_1_n_0\ : STD_LOGIC;
  signal \rTM_counter[2]_i_1_n_0\ : STD_LOGIC;
  signal \rTM_counter[3]_i_2_n_0\ : STD_LOGIC;
  signal \rTM_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \rTM_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \rTM_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \rTM_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal rWaySelect : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \rWaySelect[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \rWaySelect[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \rWaySelect[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \rWaySelect[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \rWaySelect[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \rWaySelect[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \rWaySelect[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \rWaySelect[7]_i_2_n_0\ : STD_LOGIC;
  signal r_N_i_cur_state : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \r_N_i_cur_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \r_N_i_cur_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \r_N_i_cur_state[5]_i_2_n_0\ : STD_LOGIC;
  signal \r_N_i_cur_state[5]_i_3_n_0\ : STD_LOGIC;
  signal r_N_i_nxt_state : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \r_N_i_nxt_state__0\ : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal \r_N_i_nxt_state__0__0\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \^wmnc_n_init_pm_pcommand\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^wmnc_n_init_pm_pcommandoption\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal wMNC_N_init_PM_TargetWay : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wTM_LoopDone : STD_LOGIC;
  signal \^wbcmdreadyset\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rMNG_cur_state[3]_i_14\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \rNumOfCommand[0]_i_7\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of rOption_i_7 : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \rTM_counter[1]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \rTM_counter[2]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \rTM_counter[3]_i_2\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \rWaySelect[0]_i_1__0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \rWaySelect[1]_i_1__0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \rWaySelect[2]_i_1__0\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \rWaySelect[3]_i_1__0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \rWaySelect[4]_i_1__0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \rWaySelect[5]_i_1__0\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \rWaySelect[6]_i_1__0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \rWaySelect[7]_i_2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \r_N_i_cur_state[2]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \r_N_i_cur_state[3]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \r_N_i_cur_state[4]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \r_N_i_cur_state[5]_i_4\ : label is "soft_lutpair36";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \r_N_i_cur_state_reg[0]\ : label is "N_i_RESET:000001,N_i_00001:000100,N_i_00002:001000,N_i_00003:010000,N_i_00004:100000,N_i_READY:000010";
  attribute FSM_ENCODED_STATES of \r_N_i_cur_state_reg[1]\ : label is "N_i_RESET:000001,N_i_00001:000100,N_i_00002:001000,N_i_00003:010000,N_i_00004:100000,N_i_READY:000010";
  attribute FSM_ENCODED_STATES of \r_N_i_cur_state_reg[2]\ : label is "N_i_RESET:000001,N_i_00001:000100,N_i_00002:001000,N_i_00003:010000,N_i_00004:100000,N_i_READY:000010";
  attribute FSM_ENCODED_STATES of \r_N_i_cur_state_reg[3]\ : label is "N_i_RESET:000001,N_i_00001:000100,N_i_00002:001000,N_i_00003:010000,N_i_00004:100000,N_i_READY:000010";
  attribute FSM_ENCODED_STATES of \r_N_i_cur_state_reg[4]\ : label is "N_i_RESET:000001,N_i_00001:000100,N_i_00002:001000,N_i_00003:010000,N_i_00004:100000,N_i_READY:000010";
  attribute FSM_ENCODED_STATES of \r_N_i_cur_state_reg[5]\ : label is "N_i_RESET:000001,N_i_00001:000100,N_i_00002:001000,N_i_00003:010000,N_i_00004:100000,N_i_READY:000010";
begin
  rCMDReady_reg_0 <= \^rcmdready_reg_0\;
  \rPM_PCommandOption_reg[0]_0\ <= \^rpm_pcommandoption_reg[0]_0\;
  wMNC_N_init_PM_PCommand(0) <= \^wmnc_n_init_pm_pcommand\(0);
  wMNC_N_init_PM_PCommandOption(0) <= \^wmnc_n_init_pm_pcommandoption\(0);
  wbCMDReadySet(0) <= \^wbcmdreadyset\(0);
rCMDReady_reg: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rPM_CAData,
      CLR => iReset,
      D => \r_N_i_cur_state[1]_i_1_n_0\,
      Q => \^wbcmdreadyset\(0)
    );
\rLCH_cur_state[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03335555FFFF5555"
    )
        port map (
      I0 => \^wmnc_n_init_pm_pcommand\(0),
      I1 => \rLCH_cur_state_reg[2]\,
      I2 => \rLCH_cur_state_reg[2]_0\(0),
      I3 => wPBRReady,
      I4 => \^wbcmdreadyset\(0),
      I5 => \rLCH_cur_state_reg[2]_1\,
      O => \rPM_PCommand_reg[3]_0\
    );
\rMNG_cur_state[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => \rMNG_cur_state[3]_i_14_n_0\,
      I1 => r_N_i_cur_state(5),
      I2 => r_N_i_cur_state(1),
      I3 => r_N_i_cur_state(4),
      I4 => r_N_i_cur_state(0),
      I5 => wTM_LoopDone,
      O => \r_N_i_cur_state_reg[5]_0\
    );
\rMNG_cur_state[3]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => r_N_i_cur_state(3),
      I1 => r_N_i_cur_state(2),
      O => \rMNG_cur_state[3]_i_14_n_0\
    );
\rNumOfCommand[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^wmnc_n_init_pm_pcommandoption\(0),
      I1 => \^wbcmdreadyset\(0),
      O => \^rpm_pcommandoption_reg[0]_0\
    );
\rNumOfCommand[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAFEEAAEE"
    )
        port map (
      I0 => \rNumOfCommand[1]_i_2\,
      I1 => \^wmnc_n_init_pm_pcommandoption\(0),
      I2 => \rLCH_cur_state_reg[2]\,
      I3 => \^wbcmdreadyset\(0),
      I4 => \rNumOfCommand[1]_i_2_0\(0),
      I5 => \rNumOfCommand[1]_i_2_1\,
      O => \rPM_PCommandOption_reg[0]_1\
    );
\rNumOfData[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4545554555555555"
    )
        port map (
      I0 => \rNumOfCommand_reg[6]\,
      I1 => \rNumOfCommand_reg[6]_0\,
      I2 => Q(0),
      I3 => \^wmnc_n_init_pm_pcommandoption\(0),
      I4 => \^wbcmdreadyset\(0),
      I5 => \rNumOfCommand_reg[6]_1\,
      O => \FSM_onehot_rCurState_reg[0]\
    );
rOption_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBABBBBBBBAAAAA"
    )
        port map (
      I0 => \^rpm_pcommandoption_reg[0]_0\,
      I1 => \^rcmdready_reg_0\,
      I2 => rOption_i_3(1),
      I3 => rOption_i_3(2),
      I4 => \rLCH_cur_state_reg[2]\,
      I5 => wMNC_readST_PM_PCommandOption(0),
      O => \FSM_onehot_rCurState_reg[5]\
    );
rOption_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D5"
    )
        port map (
      I0 => \^wbcmdreadyset\(0),
      I1 => \rLCH_cur_state_reg[2]\,
      I2 => rOption_i_3(0),
      O => \^rcmdready_reg_0\
    );
\rPCommand[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBA0000"
    )
        port map (
      I0 => \rPCommand_reg[3]\,
      I1 => \^wbcmdreadyset\(0),
      I2 => \^wmnc_n_init_pm_pcommand\(0),
      I3 => \rPCommand_reg[3]_0\,
      I4 => \rPCommand_reg[3]_1\,
      I5 => \rPCommand_reg[3]_2\,
      O => wPM_PCommand_PCG_PM(0)
    );
\rPM_CAData_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rPM_CAData,
      CLR => iReset,
      D => \r_N_i_nxt_state__0__0\(3),
      Q => wMNC_N_init_PM_CAData(0)
    );
\rPM_PCommandOption_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rPM_CAData,
      CLR => iReset,
      D => \r_N_i_nxt_state__0\(4),
      Q => \^wmnc_n_init_pm_pcommandoption\(0)
    );
\rPM_PCommand[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => \r_N_i_cur_state[1]_i_1_n_0\,
      I1 => \r_N_i_nxt_state__0\(2),
      I2 => \r_N_i_nxt_state__0__0\(3),
      I3 => \r_N_i_nxt_state__0\(4),
      I4 => r_N_i_nxt_state(5),
      O => rPM_CAData
    );
\rPM_PCommand_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rPM_CAData,
      CLR => iReset,
      D => \r_N_i_nxt_state__0\(2),
      Q => \^wmnc_n_init_pm_pcommand\(0)
    );
\rPO_ChipEnable[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2EEE2E2E22E22222"
    )
        port map (
      I0 => wMNC_N_init_PM_TargetWay(2),
      I1 => \^wbcmdreadyset\(0),
      I2 => \rLCH_cur_state_reg[2]\,
      I3 => rOption_i_3(0),
      I4 => \rPO_ChipEnable[15]_i_2\(2),
      I5 => \rPO_ChipEnable[15]_i_2_0\(2),
      O => \rWaySelect_reg[2]_0\
    );
\rPO_ChipEnable[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2EEE2E2E22E22222"
    )
        port map (
      I0 => wMNC_N_init_PM_TargetWay(3),
      I1 => \^wbcmdreadyset\(0),
      I2 => \rLCH_cur_state_reg[2]\,
      I3 => rOption_i_3(0),
      I4 => \rPO_ChipEnable[15]_i_2\(3),
      I5 => \rPO_ChipEnable[15]_i_2_0\(3),
      O => \rWaySelect_reg[3]_0\
    );
\rPO_ChipEnable[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3550355F355F355"
    )
        port map (
      I0 => wMNC_N_init_PM_TargetWay(4),
      I1 => \rPO_ChipEnable[15]_i_2_0\(4),
      I2 => \rLCH_cur_state_reg[2]\,
      I3 => \^wbcmdreadyset\(0),
      I4 => rOption_i_3(0),
      I5 => \rPO_ChipEnable[15]_i_2\(4),
      O => \rWaySelect_reg[4]_0\
    );
\rPO_ChipEnable[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3550355F355F355"
    )
        port map (
      I0 => wMNC_N_init_PM_TargetWay(5),
      I1 => \rPO_ChipEnable[15]_i_2_0\(5),
      I2 => \rLCH_cur_state_reg[2]\,
      I3 => \^wbcmdreadyset\(0),
      I4 => rOption_i_3(0),
      I5 => \rPO_ChipEnable[15]_i_2\(5),
      O => \rWaySelect_reg[5]_0\
    );
\rPO_ChipEnable[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2EEE2E2E22E22222"
    )
        port map (
      I0 => wMNC_N_init_PM_TargetWay(6),
      I1 => \^wbcmdreadyset\(0),
      I2 => \rLCH_cur_state_reg[2]\,
      I3 => rOption_i_3(0),
      I4 => \rPO_ChipEnable[15]_i_2\(6),
      I5 => \rPO_ChipEnable[15]_i_2_0\(6),
      O => \rWaySelect_reg[6]_0\
    );
\rPO_ChipEnable[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3550355F355F355"
    )
        port map (
      I0 => wMNC_N_init_PM_TargetWay(7),
      I1 => \rPO_ChipEnable[15]_i_2_0\(7),
      I2 => \rLCH_cur_state_reg[2]\,
      I3 => \^wbcmdreadyset\(0),
      I4 => rOption_i_3(0),
      I5 => \rPO_ChipEnable[15]_i_2\(7),
      O => \rWaySelect_reg[7]_0\
    );
\rPO_ChipEnable[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3550355F355F355"
    )
        port map (
      I0 => wMNC_N_init_PM_TargetWay(0),
      I1 => \rPO_ChipEnable[15]_i_2_0\(0),
      I2 => \rLCH_cur_state_reg[2]\,
      I3 => \^wbcmdreadyset\(0),
      I4 => rOption_i_3(0),
      I5 => \rPO_ChipEnable[15]_i_2\(0),
      O => \rWaySelect_reg[0]_0\
    );
\rPO_ChipEnable[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3550355F355F355"
    )
        port map (
      I0 => wMNC_N_init_PM_TargetWay(1),
      I1 => \rPO_ChipEnable[15]_i_2_0\(1),
      I2 => \rLCH_cur_state_reg[2]\,
      I3 => \^wbcmdreadyset\(0),
      I4 => rOption_i_3(0),
      I5 => \rPO_ChipEnable[15]_i_2\(1),
      O => \rWaySelect_reg[1]_0\
    );
\rTM_counter[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \r_N_i_nxt_state__0__0\(3),
      I1 => \rTM_counter_reg_n_0_[0]\,
      I2 => \r_N_i_nxt_state__0\(4),
      O => \rTM_counter[0]_i_1_n_0\
    );
\rTM_counter[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \r_N_i_nxt_state__0\(4),
      I1 => \rTM_counter_reg_n_0_[1]\,
      I2 => \rTM_counter_reg_n_0_[0]\,
      O => \rTM_counter[1]_i_1_n_0\
    );
\rTM_counter[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => \r_N_i_nxt_state__0\(4),
      I1 => \rTM_counter_reg_n_0_[2]\,
      I2 => \rTM_counter_reg_n_0_[1]\,
      I3 => \rTM_counter_reg_n_0_[0]\,
      O => \rTM_counter[2]_i_1_n_0\
    );
\rTM_counter[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000500050540"
    )
        port map (
      I0 => r_N_i_nxt_state(5),
      I1 => wPM_LastStep_PCG_PM(0),
      I2 => \r_N_i_nxt_state__0\(4),
      I3 => \r_N_i_nxt_state__0__0\(3),
      I4 => \r_N_i_nxt_state__0\(2),
      I5 => \r_N_i_cur_state[1]_i_1_n_0\,
      O => rTM_counter(3)
    );
\rTM_counter[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => \r_N_i_nxt_state__0\(4),
      I1 => \rTM_counter_reg_n_0_[3]\,
      I2 => \rTM_counter_reg_n_0_[2]\,
      I3 => \rTM_counter_reg_n_0_[0]\,
      I4 => \rTM_counter_reg_n_0_[1]\,
      O => \rTM_counter[3]_i_2_n_0\
    );
\rTM_counter_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rTM_counter(3),
      CLR => iReset,
      D => \rTM_counter[0]_i_1_n_0\,
      Q => \rTM_counter_reg_n_0_[0]\
    );
\rTM_counter_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rTM_counter(3),
      CLR => iReset,
      D => \rTM_counter[1]_i_1_n_0\,
      Q => \rTM_counter_reg_n_0_[1]\
    );
\rTM_counter_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rTM_counter(3),
      CLR => iReset,
      D => \rTM_counter[2]_i_1_n_0\,
      Q => \rTM_counter_reg_n_0_[2]\
    );
\rTM_counter_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rTM_counter(3),
      CLR => iReset,
      D => \rTM_counter[3]_i_2_n_0\,
      Q => \rTM_counter_reg_n_0_[3]\
    );
\rWaySelect[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_N_i_nxt_state__0\(2),
      I1 => \rWaySelect_reg[7]_1\(0),
      O => \rWaySelect[0]_i_1__0_n_0\
    );
\rWaySelect[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_N_i_nxt_state__0\(2),
      I1 => \rWaySelect_reg[7]_1\(1),
      O => \rWaySelect[1]_i_1__0_n_0\
    );
\rWaySelect[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_N_i_nxt_state__0\(2),
      I1 => \rWaySelect_reg[7]_1\(2),
      O => \rWaySelect[2]_i_1__0_n_0\
    );
\rWaySelect[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_N_i_nxt_state__0\(2),
      I1 => \rWaySelect_reg[7]_1\(3),
      O => \rWaySelect[3]_i_1__0_n_0\
    );
\rWaySelect[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_N_i_nxt_state__0\(2),
      I1 => \rWaySelect_reg[7]_1\(4),
      O => \rWaySelect[4]_i_1__0_n_0\
    );
\rWaySelect[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_N_i_nxt_state__0\(2),
      I1 => \rWaySelect_reg[7]_1\(5),
      O => \rWaySelect[5]_i_1__0_n_0\
    );
\rWaySelect[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_N_i_nxt_state__0\(2),
      I1 => \rWaySelect_reg[7]_1\(6),
      O => \rWaySelect[6]_i_1__0_n_0\
    );
\rWaySelect[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010101000000"
    )
        port map (
      I0 => r_N_i_nxt_state(5),
      I1 => \r_N_i_nxt_state__0__0\(3),
      I2 => \r_N_i_nxt_state__0\(4),
      I3 => p_0_in,
      I4 => \r_N_i_nxt_state__0\(2),
      I5 => \r_N_i_cur_state[1]_i_1_n_0\,
      O => rWaySelect(7)
    );
\rWaySelect[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_N_i_nxt_state__0\(2),
      I1 => \rWaySelect_reg[7]_1\(7),
      O => \rWaySelect[7]_i_2_n_0\
    );
\rWaySelect[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => r_N_i_cur_state(5),
      I1 => r_N_i_cur_state(4),
      I2 => r_N_i_cur_state(0),
      I3 => r_N_i_cur_state(1),
      I4 => r_N_i_cur_state(3),
      I5 => r_N_i_cur_state(2),
      O => p_0_in
    );
\rWaySelect_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rWaySelect(7),
      CLR => iReset,
      D => \rWaySelect[0]_i_1__0_n_0\,
      Q => wMNC_N_init_PM_TargetWay(0)
    );
\rWaySelect_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rWaySelect(7),
      CLR => iReset,
      D => \rWaySelect[1]_i_1__0_n_0\,
      Q => wMNC_N_init_PM_TargetWay(1)
    );
\rWaySelect_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rWaySelect(7),
      CLR => iReset,
      D => \rWaySelect[2]_i_1__0_n_0\,
      Q => wMNC_N_init_PM_TargetWay(2)
    );
\rWaySelect_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rWaySelect(7),
      CLR => iReset,
      D => \rWaySelect[3]_i_1__0_n_0\,
      Q => wMNC_N_init_PM_TargetWay(3)
    );
\rWaySelect_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rWaySelect(7),
      CLR => iReset,
      D => \rWaySelect[4]_i_1__0_n_0\,
      Q => wMNC_N_init_PM_TargetWay(4)
    );
\rWaySelect_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rWaySelect(7),
      CLR => iReset,
      D => \rWaySelect[5]_i_1__0_n_0\,
      Q => wMNC_N_init_PM_TargetWay(5)
    );
\rWaySelect_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rWaySelect(7),
      CLR => iReset,
      D => \rWaySelect[6]_i_1__0_n_0\,
      Q => wMNC_N_init_PM_TargetWay(6)
    );
\rWaySelect_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rWaySelect(7),
      CLR => iReset,
      D => \rWaySelect[7]_i_2_n_0\,
      Q => wMNC_N_init_PM_TargetWay(7)
    );
\r_N_i_cur_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEEFFFF"
    )
        port map (
      I0 => \r_N_i_cur_state[1]_i_2_n_0\,
      I1 => r_N_i_cur_state(0),
      I2 => wbCMDStartSet(0),
      I3 => r_N_i_cur_state(1),
      I4 => \r_N_i_cur_state[5]_i_2_n_0\,
      O => \r_N_i_cur_state[1]_i_1_n_0\
    );
\r_N_i_cur_state[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => r_N_i_cur_state(5),
      I1 => \r_N_i_cur_state[5]_i_3_n_0\,
      I2 => wTM_LoopDone,
      I3 => wPM_LastStep_PCG_PM(0),
      O => \r_N_i_cur_state[1]_i_2_n_0\
    );
\r_N_i_cur_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA080808"
    )
        port map (
      I0 => \r_N_i_cur_state[5]_i_2_n_0\,
      I1 => r_N_i_cur_state(2),
      I2 => wCALStart,
      I3 => r_N_i_cur_state(1),
      I4 => wbCMDStartSet(0),
      O => \r_N_i_nxt_state__0\(2)
    );
\r_N_i_cur_state[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0D0F0F0F"
    )
        port map (
      I0 => iOpcode(3),
      I1 => iOpcode(0),
      I2 => \r_N_i_cur_state[2]_i_2\,
      I3 => iOpcode(2),
      I4 => iOpcode(1),
      O => \iOpcode[5]\
    );
\r_N_i_cur_state[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \r_N_i_cur_state[5]_i_2_n_0\,
      I1 => wCALStart,
      I2 => r_N_i_cur_state(2),
      O => \r_N_i_nxt_state__0__0\(3)
    );
\r_N_i_cur_state[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => \r_N_i_cur_state[5]_i_2_n_0\,
      I1 => r_N_i_cur_state(4),
      I2 => wTM_LoopDone,
      I3 => r_N_i_cur_state(3),
      O => \r_N_i_nxt_state__0\(4)
    );
\r_N_i_cur_state[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA88AA8808888888"
    )
        port map (
      I0 => \r_N_i_cur_state[5]_i_2_n_0\,
      I1 => r_N_i_cur_state(5),
      I2 => \r_N_i_cur_state[5]_i_3_n_0\,
      I3 => wTM_LoopDone,
      I4 => wPM_LastStep_PCG_PM(0),
      I5 => r_N_i_cur_state(4),
      O => r_N_i_nxt_state(5)
    );
\r_N_i_cur_state[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010116"
    )
        port map (
      I0 => r_N_i_cur_state(0),
      I1 => r_N_i_cur_state(1),
      I2 => r_N_i_cur_state(2),
      I3 => r_N_i_cur_state(3),
      I4 => r_N_i_cur_state(4),
      I5 => r_N_i_cur_state(5),
      O => \r_N_i_cur_state[5]_i_2_n_0\
    );
\r_N_i_cur_state[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => r_N_i_cur_state(0),
      I1 => r_N_i_cur_state(4),
      I2 => r_N_i_cur_state(1),
      I3 => r_N_i_cur_state(5),
      I4 => r_N_i_cur_state(3),
      I5 => r_N_i_cur_state(2),
      O => \r_N_i_cur_state[5]_i_3_n_0\
    );
\r_N_i_cur_state[5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \rTM_counter_reg_n_0_[2]\,
      I1 => \rTM_counter_reg_n_0_[0]\,
      I2 => \rTM_counter_reg_n_0_[3]\,
      I3 => \rTM_counter_reg_n_0_[1]\,
      O => wTM_LoopDone
    );
\r_N_i_cur_state_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => iSystemClock,
      CE => '1',
      D => '0',
      PRE => iReset,
      Q => r_N_i_cur_state(0)
    );
\r_N_i_cur_state_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \r_N_i_cur_state[1]_i_1_n_0\,
      Q => r_N_i_cur_state(1)
    );
\r_N_i_cur_state_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \r_N_i_nxt_state__0\(2),
      Q => r_N_i_cur_state(2)
    );
\r_N_i_cur_state_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \r_N_i_nxt_state__0__0\(3),
      Q => r_N_i_cur_state(3)
    );
\r_N_i_cur_state_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \r_N_i_nxt_state__0\(4),
      Q => r_N_i_cur_state(4)
    );
\r_N_i_cur_state_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => r_N_i_nxt_state(5),
      Q => r_N_i_cur_state(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_v2nfc_0_2_NPCG_Toggle_MNC_getFT is
  port (
    rCMDReady_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_gFT_cur_state_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    wMNC_getFT_Last : out STD_LOGIC;
    \rPM_PCommand_reg[3]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \iOpcode[5]\ : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[1]\ : out STD_LOGIC;
    rCMDReady_reg_1 : out STD_LOGIC;
    \rPM_PCommand_reg[1]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rLCH_cur_state_reg[1]\ : out STD_LOGIC;
    \rTIM_cur_state_reg[0]\ : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rPM_PCommandOption_reg[0]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rTargetWay_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rCMDReady_reg_2 : out STD_LOGIC;
    \rPM_PCommand_reg[3]_1\ : out STD_LOGIC;
    \rPM_PCommand_reg[3]_2\ : out STD_LOGIC;
    \rDQI_cur_state_reg[1]\ : out STD_LOGIC;
    \rPM_PCommand_reg[1]_1\ : out STD_LOGIC;
    \rDQI_cur_state_reg[1]_0\ : out STD_LOGIC;
    \rREC_cur_state_reg[1]\ : out STD_LOGIC;
    \rTIM_cur_state_reg[2]\ : out STD_LOGIC;
    \rTIM_cur_state_reg[2]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \rPM_PCommandOption_reg[0]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \rPM_PCommandOption_reg[0]_2\ : out STD_LOGIC;
    wPM_PCommand_PCG_PM : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rPM_NumOfData_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    dina : out STD_LOGIC_VECTOR ( 0 to 0 );
    rCMDReady_reg_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    oReadData : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wPM_ReadReady_PCG_PM : out STD_LOGIC;
    oReadValid : out STD_LOGIC;
    oReadLast : out STD_LOGIC;
    \rWaySelect_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \rPM_CAData_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    iSystemClock : in STD_LOGIC;
    iReset : in STD_LOGIC;
    \rParameter_reg[0]_0\ : in STD_LOGIC;
    wPM_ReadValid_PCG_PM : in STD_LOGIC;
    rPM_ReadReady_reg_0 : in STD_LOGIC;
    iLength : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \rPM_NumOfData_reg[1]_1\ : in STD_LOGIC;
    \rWaySelect_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    iSourceID : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rSourceID_reg[2]_0\ : in STD_LOGIC;
    \r_gFT_cur_state_reg[3]_0\ : in STD_LOGIC;
    \rPM_PCommand_reg[1]_2\ : in STD_LOGIC;
    iOpcode : in STD_LOGIC_VECTOR ( 2 downto 0 );
    iTargetID : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_pTF_cur_state[2]_i_2\ : in STD_LOGIC;
    \r_gFT_cur_state_reg[9]_0\ : in STD_LOGIC;
    \rPM_NumOfData_reg[2]_0\ : in STD_LOGIC;
    wPM_LastStep_PCG_PM : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReadReady : in STD_LOGIC;
    doutb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \rPM_CAData_reg[1]_0\ : in STD_LOGIC;
    rPM_ONOFF_reg : in STD_LOGIC;
    rPM_ONOFF_reg_0 : in STD_LOGIC;
    rPM_ONOFF_reg_1 : in STD_LOGIC;
    rPM_ONOFF_reg_2 : in STD_LOGIC;
    rCABufferREnable_reg : in STD_LOGIC;
    rCABufferREnable_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rCABufferREnable_reg_1 : in STD_LOGIC;
    wPM_NumOfData_PCG_PM : in STD_LOGIC_VECTOR ( 6 downto 0 );
    wPM_TargetWay_PCG_PM : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \rLCH_cur_state_reg[2]\ : in STD_LOGIC;
    \wPBR_Start0__0\ : in STD_LOGIC;
    \rLCH_cur_state_reg[2]_0\ : in STD_LOGIC;
    \rLCH_cur_state_reg[2]_1\ : in STD_LOGIC;
    rLastStep_i_3_0 : in STD_LOGIC;
    rLastStep_i_3_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rPCommand_reg[1]\ : in STD_LOGIC;
    \rPCommand_reg[1]_0\ : in STD_LOGIC;
    \rDQBufferWaddrssA[13]_i_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rDQBufferWaddrssA[13]_i_3_0\ : in STD_LOGIC;
    \rDQBufferWaddrssA[13]_i_3_1\ : in STD_LOGIC;
    rRECDone_i_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rPO_ChipEnable_reg[15]\ : in STD_LOGIC;
    \rPO_ChipEnable_reg[15]_0\ : in STD_LOGIC;
    wPM_PCommandOption_PCG_PM : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rNumOfCommand_reg[13]\ : in STD_LOGIC;
    \rNumOfCommand_reg[11]\ : in STD_LOGIC;
    \rNumOfCommand_reg[9]\ : in STD_LOGIC;
    \rNumOfCommand_reg[6]\ : in STD_LOGIC;
    \rNumOfCommand_reg[5]\ : in STD_LOGIC;
    \rPO_ChipEnable_reg[15]_1\ : in STD_LOGIC;
    \rPO_ChipEnable_reg[15]_2\ : in STD_LOGIC;
    \rPO_ChipEnable_reg[15]_3\ : in STD_LOGIC;
    \rPO_ChipEnable_reg[15]_4\ : in STD_LOGIC;
    \rLCH_cur_state_reg[2]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rPO_ChipEnable_reg[15]_5\ : in STD_LOGIC;
    \rPO_ChipEnable_reg[15]_6\ : in STD_LOGIC;
    wbCMDReadySet : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \rNumOfCommand_reg[0]\ : in STD_LOGIC;
    \rNumOfCommand_reg[2]\ : in STD_LOGIC;
    \rNumOfCommand_reg[2]_0\ : in STD_LOGIC;
    \rNumOfCommand_reg[4]\ : in STD_LOGIC;
    \rNumOfCommand_reg[4]_0\ : in STD_LOGIC;
    \rNumOfCommand_reg[4]_1\ : in STD_LOGIC;
    \rNumOfCommand_reg[7]\ : in STD_LOGIC;
    \rPO_CommandLatchEnable_reg[3]\ : in STD_LOGIC;
    \rPO_ReadEnable_reg[3]\ : in STD_LOGIC;
    oReadData_31_sp_1 : in STD_LOGIC;
    oReadData_28_sp_1 : in STD_LOGIC;
    \oReadData[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wDQOLoopDone__0__0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sys_top_v2nfc_0_2_NPCG_Toggle_MNC_getFT : entity is "NPCG_Toggle_MNC_getFT";
end sys_top_v2nfc_0_2_NPCG_Toggle_MNC_getFT;

architecture STRUCTURE of sys_top_v2nfc_0_2_NPCG_Toggle_MNC_getFT is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal data1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal oReadData_28_sn_1 : STD_LOGIC;
  signal oReadData_31_sn_1 : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rCMDReady : STD_LOGIC;
  signal \^rcmdready_reg_0\ : STD_LOGIC;
  signal \^rcmdready_reg_1\ : STD_LOGIC;
  signal \^rcmdready_reg_2\ : STD_LOGIC;
  signal rLastStep_i_8_n_0 : STD_LOGIC;
  signal rLastStep_i_9_n_0 : STD_LOGIC;
  signal \rLength[0]_i_1_n_0\ : STD_LOGIC;
  signal \rLength[1]_i_1_n_0\ : STD_LOGIC;
  signal \rLength[2]_i_1_n_0\ : STD_LOGIC;
  signal \rLength[3]_i_1_n_0\ : STD_LOGIC;
  signal \rLength[4]_i_1_n_0\ : STD_LOGIC;
  signal \rLength[5]_i_1_n_0\ : STD_LOGIC;
  signal \rLength[6]_i_1_n_0\ : STD_LOGIC;
  signal \rLength[7]_i_1_n_0\ : STD_LOGIC;
  signal \rLength_reg_n_0_[0]\ : STD_LOGIC;
  signal \rLength_reg_n_0_[1]\ : STD_LOGIC;
  signal \rLength_reg_n_0_[2]\ : STD_LOGIC;
  signal \rLength_reg_n_0_[3]\ : STD_LOGIC;
  signal \rLength_reg_n_0_[4]\ : STD_LOGIC;
  signal \rLength_reg_n_0_[5]\ : STD_LOGIC;
  signal \rLength_reg_n_0_[6]\ : STD_LOGIC;
  signal \rLength_reg_n_0_[7]\ : STD_LOGIC;
  signal \rNumOfData[4]_i_3_n_0\ : STD_LOGIC;
  signal rPM_CAData : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rPM_CASelect : STD_LOGIC;
  signal \rPM_NumOfData[0]_i_1_n_0\ : STD_LOGIC;
  signal \rPM_NumOfData[0]_i_2_n_0\ : STD_LOGIC;
  signal \rPM_NumOfData[0]_i_3_n_0\ : STD_LOGIC;
  signal \rPM_NumOfData[0]_i_4_n_0\ : STD_LOGIC;
  signal \rPM_NumOfData[0]_i_5_n_0\ : STD_LOGIC;
  signal \rPM_NumOfData[0]_i_6_n_0\ : STD_LOGIC;
  signal \rPM_NumOfData[0]_i_7_n_0\ : STD_LOGIC;
  signal \rPM_NumOfData[1]_i_1_n_0\ : STD_LOGIC;
  signal \rPM_NumOfData[1]_i_2_n_0\ : STD_LOGIC;
  signal \rPM_NumOfData[1]_i_3_n_0\ : STD_LOGIC;
  signal \rPM_NumOfData[1]_i_4_n_0\ : STD_LOGIC;
  signal \rPM_NumOfData[1]_i_5_n_0\ : STD_LOGIC;
  signal \rPM_NumOfData[2]_i_1_n_0\ : STD_LOGIC;
  signal rPM_PCommand : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^rpm_pcommandoption_reg[0]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^rpm_pcommandoption_reg[0]_2\ : STD_LOGIC;
  signal \rPM_PCommand[3]_i_10_n_0\ : STD_LOGIC;
  signal \rPM_PCommand[3]_i_11_n_0\ : STD_LOGIC;
  signal \rPM_PCommand[3]_i_12_n_0\ : STD_LOGIC;
  signal \rPM_PCommand[3]_i_13_n_0\ : STD_LOGIC;
  signal \rPM_PCommand[3]_i_14_n_0\ : STD_LOGIC;
  signal \rPM_PCommand[3]_i_15_n_0\ : STD_LOGIC;
  signal \rPM_PCommand[3]_i_16_n_0\ : STD_LOGIC;
  signal \rPM_PCommand[3]_i_2_n_0\ : STD_LOGIC;
  signal \rPM_PCommand[3]_i_3_n_0\ : STD_LOGIC;
  signal \rPM_PCommand[3]_i_4_n_0\ : STD_LOGIC;
  signal \rPM_PCommand[3]_i_5_n_0\ : STD_LOGIC;
  signal \rPM_PCommand[3]_i_6_n_0\ : STD_LOGIC;
  signal \rPM_PCommand[3]_i_7_n_0\ : STD_LOGIC;
  signal \rPM_PCommand[3]_i_8_n_0\ : STD_LOGIC;
  signal \rPM_PCommand[3]_i_9_n_0\ : STD_LOGIC;
  signal \^rpm_pcommand_reg[1]_0\ : STD_LOGIC;
  signal \^rpm_pcommand_reg[1]_1\ : STD_LOGIC;
  signal \^rpm_pcommand_reg[3]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^rpm_pcommand_reg[3]_1\ : STD_LOGIC;
  signal rPM_ReadReady : STD_LOGIC;
  signal rParameter : STD_LOGIC_VECTOR ( 31 downto 15 );
  signal \rParameter[15]_i_3_n_0\ : STD_LOGIC;
  signal \rParameter[31]_i_3_n_0\ : STD_LOGIC;
  signal \rParameter[31]_i_4_n_0\ : STD_LOGIC;
  signal \rParameter[31]_i_5_n_0\ : STD_LOGIC;
  signal \rParameter[31]_i_6_n_0\ : STD_LOGIC;
  signal \rParameter[31]_i_7_n_0\ : STD_LOGIC;
  signal \rParameter_reg_n_0_[0]\ : STD_LOGIC;
  signal \rParameter_reg_n_0_[10]\ : STD_LOGIC;
  signal \rParameter_reg_n_0_[11]\ : STD_LOGIC;
  signal \rParameter_reg_n_0_[12]\ : STD_LOGIC;
  signal \rParameter_reg_n_0_[13]\ : STD_LOGIC;
  signal \rParameter_reg_n_0_[14]\ : STD_LOGIC;
  signal \rParameter_reg_n_0_[15]\ : STD_LOGIC;
  signal \rParameter_reg_n_0_[16]\ : STD_LOGIC;
  signal \rParameter_reg_n_0_[17]\ : STD_LOGIC;
  signal \rParameter_reg_n_0_[18]\ : STD_LOGIC;
  signal \rParameter_reg_n_0_[19]\ : STD_LOGIC;
  signal \rParameter_reg_n_0_[1]\ : STD_LOGIC;
  signal \rParameter_reg_n_0_[20]\ : STD_LOGIC;
  signal \rParameter_reg_n_0_[21]\ : STD_LOGIC;
  signal \rParameter_reg_n_0_[22]\ : STD_LOGIC;
  signal \rParameter_reg_n_0_[23]\ : STD_LOGIC;
  signal \rParameter_reg_n_0_[24]\ : STD_LOGIC;
  signal \rParameter_reg_n_0_[25]\ : STD_LOGIC;
  signal \rParameter_reg_n_0_[26]\ : STD_LOGIC;
  signal \rParameter_reg_n_0_[27]\ : STD_LOGIC;
  signal \rParameter_reg_n_0_[28]\ : STD_LOGIC;
  signal \rParameter_reg_n_0_[29]\ : STD_LOGIC;
  signal \rParameter_reg_n_0_[2]\ : STD_LOGIC;
  signal \rParameter_reg_n_0_[30]\ : STD_LOGIC;
  signal \rParameter_reg_n_0_[31]\ : STD_LOGIC;
  signal \rParameter_reg_n_0_[3]\ : STD_LOGIC;
  signal \rParameter_reg_n_0_[4]\ : STD_LOGIC;
  signal \rParameter_reg_n_0_[5]\ : STD_LOGIC;
  signal \rParameter_reg_n_0_[6]\ : STD_LOGIC;
  signal \rParameter_reg_n_0_[7]\ : STD_LOGIC;
  signal \rParameter_reg_n_0_[8]\ : STD_LOGIC;
  signal \rParameter_reg_n_0_[9]\ : STD_LOGIC;
  signal \rREC_cur_state[2]_i_3_n_0\ : STD_LOGIC;
  signal rReadData : STD_LOGIC;
  signal \rReadData[0]_i_1_n_0\ : STD_LOGIC;
  signal \rReadData[10]_i_1_n_0\ : STD_LOGIC;
  signal \rReadData[11]_i_1_n_0\ : STD_LOGIC;
  signal \rReadData[12]_i_1_n_0\ : STD_LOGIC;
  signal \rReadData[13]_i_1_n_0\ : STD_LOGIC;
  signal \rReadData[14]_i_1_n_0\ : STD_LOGIC;
  signal \rReadData[15]_i_1_n_0\ : STD_LOGIC;
  signal \rReadData[16]_i_1_n_0\ : STD_LOGIC;
  signal \rReadData[17]_i_1_n_0\ : STD_LOGIC;
  signal \rReadData[18]_i_1_n_0\ : STD_LOGIC;
  signal \rReadData[19]_i_1_n_0\ : STD_LOGIC;
  signal \rReadData[1]_i_1_n_0\ : STD_LOGIC;
  signal \rReadData[20]_i_1_n_0\ : STD_LOGIC;
  signal \rReadData[21]_i_1_n_0\ : STD_LOGIC;
  signal \rReadData[22]_i_1_n_0\ : STD_LOGIC;
  signal \rReadData[23]_i_1_n_0\ : STD_LOGIC;
  signal \rReadData[24]_i_1_n_0\ : STD_LOGIC;
  signal \rReadData[25]_i_1_n_0\ : STD_LOGIC;
  signal \rReadData[26]_i_1_n_0\ : STD_LOGIC;
  signal \rReadData[27]_i_1_n_0\ : STD_LOGIC;
  signal \rReadData[28]_i_1_n_0\ : STD_LOGIC;
  signal \rReadData[29]_i_1_n_0\ : STD_LOGIC;
  signal \rReadData[2]_i_1_n_0\ : STD_LOGIC;
  signal \rReadData[30]_i_1_n_0\ : STD_LOGIC;
  signal \rReadData[31]_i_2_n_0\ : STD_LOGIC;
  signal \rReadData[31]_i_3_n_0\ : STD_LOGIC;
  signal \rReadData[31]_i_4_n_0\ : STD_LOGIC;
  signal \rReadData[31]_i_5_n_0\ : STD_LOGIC;
  signal \rReadData[31]_i_6_n_0\ : STD_LOGIC;
  signal \rReadData[31]_i_7_n_0\ : STD_LOGIC;
  signal \rReadData[3]_i_1_n_0\ : STD_LOGIC;
  signal \rReadData[4]_i_1_n_0\ : STD_LOGIC;
  signal \rReadData[5]_i_1_n_0\ : STD_LOGIC;
  signal \rReadData[6]_i_1_n_0\ : STD_LOGIC;
  signal \rReadData[7]_i_1_n_0\ : STD_LOGIC;
  signal \rReadData[8]_i_1_n_0\ : STD_LOGIC;
  signal \rReadData[9]_i_1_n_0\ : STD_LOGIC;
  signal rSourceID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \rSourceID[0]_i_1_n_0\ : STD_LOGIC;
  signal \rSourceID[1]_i_1_n_0\ : STD_LOGIC;
  signal \rSourceID[2]_i_2_n_0\ : STD_LOGIC;
  signal \rSourceID[2]_i_4_n_0\ : STD_LOGIC;
  signal \rSourceID[2]_i_5_n_0\ : STD_LOGIC;
  signal \rSourceID[2]_i_6_n_0\ : STD_LOGIC;
  signal \rSourceID[2]_i_7_n_0\ : STD_LOGIC;
  signal \rSourceID_reg_n_0_[0]\ : STD_LOGIC;
  signal \^rtim_cur_state_reg[0]\ : STD_LOGIC;
  signal rWaySelect : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal r_gFT_cur_state : STD_LOGIC_VECTOR ( 10 downto 3 );
  signal \r_gFT_cur_state[10]_i_2_n_0\ : STD_LOGIC;
  signal \r_gFT_cur_state[10]_i_3_n_0\ : STD_LOGIC;
  signal \r_gFT_cur_state[10]_i_4_n_0\ : STD_LOGIC;
  signal \r_gFT_cur_state[10]_i_6_n_0\ : STD_LOGIC;
  signal \r_gFT_cur_state[10]_i_7_n_0\ : STD_LOGIC;
  signal \r_gFT_cur_state[10]_i_8_n_0\ : STD_LOGIC;
  signal \r_gFT_cur_state[10]_i_9_n_0\ : STD_LOGIC;
  signal \^r_gft_cur_state_reg[2]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \r_gFT_nxt_state__0\ : STD_LOGIC_VECTOR ( 10 downto 2 );
  signal r_pTF_cur_state : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \r_pTF_cur_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \r_pTF_cur_state[1]_i_4_n_0\ : STD_LOGIC;
  signal \r_pTF_cur_state[7]_i_2_n_0\ : STD_LOGIC;
  signal \r_pTF_cur_state[7]_i_3_n_0\ : STD_LOGIC;
  signal \r_pTF_cur_state[7]_i_4_n_0\ : STD_LOGIC;
  signal \r_pTF_cur_state[7]_i_5_n_0\ : STD_LOGIC;
  signal \r_pTF_cur_state[7]_i_6_n_0\ : STD_LOGIC;
  signal \r_pTF_cur_state[7]_i_7_n_0\ : STD_LOGIC;
  signal \r_pTF_cur_state[7]_i_8_n_0\ : STD_LOGIC;
  signal \r_pTF_cur_state[7]_i_9_n_0\ : STD_LOGIC;
  signal \r_pTF_nxt_state__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal sel0 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^wmnc_getft_last\ : STD_LOGIC;
  signal wMNC_getFT_PM_CASelect : STD_LOGIC;
  signal wMNC_getFT_PM_NumOfData : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal wMNC_getFT_PM_PCommandOption : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal wMNC_getFT_PM_ReadReady : STD_LOGIC;
  signal wMNC_getFT_ReadData : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal wMNC_getFT_ReadLast : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rDQBufferWaddrssA[13]_i_10\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of rDQSOutEnable_i_1 : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \rLCH_cur_state[2]_i_6\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \rLCH_cur_state[2]_i_7\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \rLength[0]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \rLength[1]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \rLength[2]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \rLength[3]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \rLength[4]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \rLength[5]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \rLength[6]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \rLength[7]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \rNumOfCommand[0]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \rNumOfCommand[0]_i_1__0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \rNumOfCommand[10]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \rNumOfCommand[11]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \rNumOfCommand[12]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \rNumOfCommand[13]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \rNumOfCommand[14]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \rNumOfCommand[15]_i_2\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \rNumOfCommand[1]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \rNumOfCommand[1]_i_1__0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \rNumOfCommand[2]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \rNumOfCommand[2]_i_1__0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \rNumOfCommand[3]_i_1__0\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \rNumOfCommand[3]_i_2\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \rNumOfCommand[4]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \rNumOfCommand[5]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \rNumOfCommand[6]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \rNumOfCommand[7]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \rNumOfCommand[8]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \rNumOfCommand[9]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \rNumOfData[4]_i_3\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \rNumOfData[7]_i_2\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \rPM_CAData[0]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of rPM_CASelect_i_1 : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \rPM_NumOfData[0]_i_3\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \rPM_NumOfData[0]_i_4\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \rPM_NumOfData[0]_i_6\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \rPM_NumOfData[0]_i_7\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \rPM_PCommand[3]_i_8\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \rPM_PCommand[3]_i_9\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \rPO_ChipEnable[10]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \rPO_ChipEnable[11]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \rPO_ChipEnable[12]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \rPO_ChipEnable[13]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \rPO_ChipEnable[14]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \rPO_ChipEnable[15]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \rPO_ChipEnable[9]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \rParameter[0]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \rParameter[10]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \rParameter[11]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \rParameter[12]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \rParameter[13]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \rParameter[14]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \rParameter[15]_i_2\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \rParameter[15]_i_3\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \rParameter[1]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \rParameter[27]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \rParameter[2]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \rParameter[31]_i_4\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \rParameter[31]_i_7\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \rParameter[3]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \rParameter[4]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \rParameter[5]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \rParameter[6]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \rParameter[7]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \rParameter[8]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \rParameter[9]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \rREC_cur_state[2]_i_3\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \rReadData[31]_i_2\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \rReadData[31]_i_5\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \rReadData[31]_i_6\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \rReadData[31]_i_7\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \rSourceID[0]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \rSourceID[1]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \rSourceID[2]_i_2\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \rSourceID[2]_i_5\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \rWaySelect[1]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \rWaySelect[2]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \rWaySelect[3]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \rWaySelect[4]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \rWaySelect[5]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \rWaySelect[6]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \rWaySelect[7]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \r_gFT_cur_state[10]_i_6\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \r_gFT_cur_state[10]_i_7\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \r_gFT_cur_state[1]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \r_gFT_cur_state[2]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \r_gFT_cur_state[3]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \r_gFT_cur_state[4]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \r_gFT_cur_state[5]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \r_gFT_cur_state[6]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \r_gFT_cur_state[9]_i_1\ : label is "soft_lutpair46";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \r_gFT_cur_state_reg[10]\ : label is "gFT_RESET:00000000001,gFT_WAITD:10000000000,gFT_CALD1:00000100000,gFT_CALD0:00000001000,gFT_TM2ST:00100000000,gFT_CALST:00000000100,gFT_DI_ST:00010000000,gFT_READY:00000000010,gFT_TM1ST:00001000000,gFT_CALDL:00000010000,gFT_WTMDN:01000000000";
  attribute FSM_ENCODED_STATES of \r_gFT_cur_state_reg[1]\ : label is "gFT_RESET:00000000001,gFT_WAITD:10000000000,gFT_CALD1:00000100000,gFT_CALD0:00000001000,gFT_TM2ST:00100000000,gFT_CALST:00000000100,gFT_DI_ST:00010000000,gFT_READY:00000000010,gFT_TM1ST:00001000000,gFT_CALDL:00000010000,gFT_WTMDN:01000000000";
  attribute FSM_ENCODED_STATES of \r_gFT_cur_state_reg[2]\ : label is "gFT_RESET:00000000001,gFT_WAITD:10000000000,gFT_CALD1:00000100000,gFT_CALD0:00000001000,gFT_TM2ST:00100000000,gFT_CALST:00000000100,gFT_DI_ST:00010000000,gFT_READY:00000000010,gFT_TM1ST:00001000000,gFT_CALDL:00000010000,gFT_WTMDN:01000000000";
  attribute FSM_ENCODED_STATES of \r_gFT_cur_state_reg[3]\ : label is "gFT_RESET:00000000001,gFT_WAITD:10000000000,gFT_CALD1:00000100000,gFT_CALD0:00000001000,gFT_TM2ST:00100000000,gFT_CALST:00000000100,gFT_DI_ST:00010000000,gFT_READY:00000000010,gFT_TM1ST:00001000000,gFT_CALDL:00000010000,gFT_WTMDN:01000000000";
  attribute FSM_ENCODED_STATES of \r_gFT_cur_state_reg[4]\ : label is "gFT_RESET:00000000001,gFT_WAITD:10000000000,gFT_CALD1:00000100000,gFT_CALD0:00000001000,gFT_TM2ST:00100000000,gFT_CALST:00000000100,gFT_DI_ST:00010000000,gFT_READY:00000000010,gFT_TM1ST:00001000000,gFT_CALDL:00000010000,gFT_WTMDN:01000000000";
  attribute FSM_ENCODED_STATES of \r_gFT_cur_state_reg[5]\ : label is "gFT_RESET:00000000001,gFT_WAITD:10000000000,gFT_CALD1:00000100000,gFT_CALD0:00000001000,gFT_TM2ST:00100000000,gFT_CALST:00000000100,gFT_DI_ST:00010000000,gFT_READY:00000000010,gFT_TM1ST:00001000000,gFT_CALDL:00000010000,gFT_WTMDN:01000000000";
  attribute FSM_ENCODED_STATES of \r_gFT_cur_state_reg[6]\ : label is "gFT_RESET:00000000001,gFT_WAITD:10000000000,gFT_CALD1:00000100000,gFT_CALD0:00000001000,gFT_TM2ST:00100000000,gFT_CALST:00000000100,gFT_DI_ST:00010000000,gFT_READY:00000000010,gFT_TM1ST:00001000000,gFT_CALDL:00000010000,gFT_WTMDN:01000000000";
  attribute FSM_ENCODED_STATES of \r_gFT_cur_state_reg[7]\ : label is "gFT_RESET:00000000001,gFT_WAITD:10000000000,gFT_CALD1:00000100000,gFT_CALD0:00000001000,gFT_TM2ST:00100000000,gFT_CALST:00000000100,gFT_DI_ST:00010000000,gFT_READY:00000000010,gFT_TM1ST:00001000000,gFT_CALDL:00000010000,gFT_WTMDN:01000000000";
  attribute FSM_ENCODED_STATES of \r_gFT_cur_state_reg[8]\ : label is "gFT_RESET:00000000001,gFT_WAITD:10000000000,gFT_CALD1:00000100000,gFT_CALD0:00000001000,gFT_TM2ST:00100000000,gFT_CALST:00000000100,gFT_DI_ST:00010000000,gFT_READY:00000000010,gFT_TM1ST:00001000000,gFT_CALDL:00000010000,gFT_WTMDN:01000000000";
  attribute FSM_ENCODED_STATES of \r_gFT_cur_state_reg[9]\ : label is "gFT_RESET:00000000001,gFT_WAITD:10000000000,gFT_CALD1:00000100000,gFT_CALD0:00000001000,gFT_TM2ST:00100000000,gFT_CALST:00000000100,gFT_DI_ST:00010000000,gFT_READY:00000000010,gFT_TM1ST:00001000000,gFT_CALDL:00000010000,gFT_WTMDN:01000000000";
  attribute SOFT_HLUTNM of \r_pTF_cur_state[1]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \r_pTF_cur_state[1]_i_4\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \r_pTF_cur_state[2]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \r_pTF_cur_state[3]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \r_pTF_cur_state[4]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \r_pTF_cur_state[5]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \r_pTF_cur_state[6]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \r_pTF_cur_state[7]_i_2\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \r_pTF_cur_state[7]_i_3\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \r_pTF_cur_state[7]_i_5\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \r_pTF_cur_state[7]_i_6\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \r_pTF_cur_state[7]_i_7\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \r_pTF_cur_state[7]_i_8\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \r_pTF_cur_state[7]_i_9\ : label is "soft_lutpair66";
  attribute FSM_ENCODED_STATES of \r_pTF_cur_state_reg[0]\ : label is "pTF_RESET:00000001,pTF_STDB0:00000100,pTF_CPTP0:00001000,pTF_STDB1:00010000,pTF_CPTP1:00100000,pTF_PTRSF:01000000,pTF_WAITD:10000000,pTF_READY:00000010";
  attribute FSM_ENCODED_STATES of \r_pTF_cur_state_reg[1]\ : label is "pTF_RESET:00000001,pTF_STDB0:00000100,pTF_CPTP0:00001000,pTF_STDB1:00010000,pTF_CPTP1:00100000,pTF_PTRSF:01000000,pTF_WAITD:10000000,pTF_READY:00000010";
  attribute FSM_ENCODED_STATES of \r_pTF_cur_state_reg[2]\ : label is "pTF_RESET:00000001,pTF_STDB0:00000100,pTF_CPTP0:00001000,pTF_STDB1:00010000,pTF_CPTP1:00100000,pTF_PTRSF:01000000,pTF_WAITD:10000000,pTF_READY:00000010";
  attribute FSM_ENCODED_STATES of \r_pTF_cur_state_reg[3]\ : label is "pTF_RESET:00000001,pTF_STDB0:00000100,pTF_CPTP0:00001000,pTF_STDB1:00010000,pTF_CPTP1:00100000,pTF_PTRSF:01000000,pTF_WAITD:10000000,pTF_READY:00000010";
  attribute FSM_ENCODED_STATES of \r_pTF_cur_state_reg[4]\ : label is "pTF_RESET:00000001,pTF_STDB0:00000100,pTF_CPTP0:00001000,pTF_STDB1:00010000,pTF_CPTP1:00100000,pTF_PTRSF:01000000,pTF_WAITD:10000000,pTF_READY:00000010";
  attribute FSM_ENCODED_STATES of \r_pTF_cur_state_reg[5]\ : label is "pTF_RESET:00000001,pTF_STDB0:00000100,pTF_CPTP0:00001000,pTF_STDB1:00010000,pTF_CPTP1:00100000,pTF_PTRSF:01000000,pTF_WAITD:10000000,pTF_READY:00000010";
  attribute FSM_ENCODED_STATES of \r_pTF_cur_state_reg[6]\ : label is "pTF_RESET:00000001,pTF_STDB0:00000100,pTF_CPTP0:00001000,pTF_STDB1:00010000,pTF_CPTP1:00100000,pTF_PTRSF:01000000,pTF_WAITD:10000000,pTF_READY:00000010";
  attribute FSM_ENCODED_STATES of \r_pTF_cur_state_reg[7]\ : label is "pTF_RESET:00000001,pTF_STDB0:00000100,pTF_CPTP0:00001000,pTF_STDB1:00010000,pTF_CPTP1:00100000,pTF_PTRSF:01000000,pTF_WAITD:10000000,pTF_READY:00000010";
begin
  Q(0) <= \^q\(0);
  oReadData_28_sn_1 <= oReadData_28_sp_1;
  oReadData_31_sn_1 <= oReadData_31_sp_1;
  rCMDReady_reg_0 <= \^rcmdready_reg_0\;
  rCMDReady_reg_1 <= \^rcmdready_reg_1\;
  rCMDReady_reg_2 <= \^rcmdready_reg_2\;
  \rPM_PCommandOption_reg[0]_0\(3 downto 0) <= \^rpm_pcommandoption_reg[0]_0\(3 downto 0);
  \rPM_PCommandOption_reg[0]_2\ <= \^rpm_pcommandoption_reg[0]_2\;
  \rPM_PCommand_reg[1]_0\ <= \^rpm_pcommand_reg[1]_0\;
  \rPM_PCommand_reg[1]_1\ <= \^rpm_pcommand_reg[1]_1\;
  \rPM_PCommand_reg[3]_0\(2 downto 0) <= \^rpm_pcommand_reg[3]_0\(2 downto 0);
  \rPM_PCommand_reg[3]_1\ <= \^rpm_pcommand_reg[3]_1\;
  \rTIM_cur_state_reg[0]\ <= \^rtim_cur_state_reg[0]\;
  \r_gFT_cur_state_reg[2]_0\(1 downto 0) <= \^r_gft_cur_state_reg[2]_0\(1 downto 0);
  wMNC_getFT_Last <= \^wmnc_getft_last\;
CABuffer_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => \^rcmdready_reg_0\,
      I1 => \rLCH_cur_state_reg[2]_2\(0),
      I2 => wMNC_getFT_PM_CASelect,
      I3 => \rPO_CommandLatchEnable_reg[3]\,
      O => dina(0)
    );
\oReadData[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEE2E2E2E"
    )
        port map (
      I0 => wMNC_getFT_ReadData(0),
      I1 => \^rcmdready_reg_0\,
      I2 => oReadData_28_sn_1,
      I3 => \oReadData[0]\(0),
      I4 => wbCMDReadySet(0),
      I5 => doutb(0),
      O => oReadData(0)
    );
\oReadData[10]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F0FFF044F000F0"
    )
        port map (
      I0 => oReadData_31_sn_1,
      I1 => doutb(10),
      I2 => wMNC_getFT_ReadData(10),
      I3 => \^rcmdready_reg_0\,
      I4 => oReadData_28_sn_1,
      I5 => doutb(9),
      O => oReadData(10)
    );
\oReadData[11]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEF0FFF0EEF000F0"
    )
        port map (
      I0 => doutb(11),
      I1 => oReadData_31_sn_1,
      I2 => wMNC_getFT_ReadData(11),
      I3 => \^rcmdready_reg_0\,
      I4 => oReadData_28_sn_1,
      I5 => doutb(10),
      O => oReadData(11)
    );
\oReadData[12]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F0FFF044F000F0"
    )
        port map (
      I0 => oReadData_31_sn_1,
      I1 => doutb(12),
      I2 => wMNC_getFT_ReadData(12),
      I3 => \^rcmdready_reg_0\,
      I4 => oReadData_28_sn_1,
      I5 => doutb(11),
      O => oReadData(12)
    );
\oReadData[13]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEF0FFF0EEF000F0"
    )
        port map (
      I0 => doutb(13),
      I1 => oReadData_31_sn_1,
      I2 => wMNC_getFT_ReadData(13),
      I3 => \^rcmdready_reg_0\,
      I4 => oReadData_28_sn_1,
      I5 => doutb(12),
      O => oReadData(13)
    );
\oReadData[14]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F0FFF044F000F0"
    )
        port map (
      I0 => oReadData_31_sn_1,
      I1 => doutb(14),
      I2 => wMNC_getFT_ReadData(14),
      I3 => \^rcmdready_reg_0\,
      I4 => oReadData_28_sn_1,
      I5 => doutb(13),
      O => oReadData(14)
    );
\oReadData[15]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEF0FFF0EEF000F0"
    )
        port map (
      I0 => doutb(15),
      I1 => oReadData_31_sn_1,
      I2 => wMNC_getFT_ReadData(15),
      I3 => \^rcmdready_reg_0\,
      I4 => oReadData_28_sn_1,
      I5 => doutb(14),
      O => oReadData(15)
    );
\oReadData[16]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEF0FFF0EEF000F0"
    )
        port map (
      I0 => doutb(16),
      I1 => oReadData_31_sn_1,
      I2 => wMNC_getFT_ReadData(16),
      I3 => \^rcmdready_reg_0\,
      I4 => oReadData_28_sn_1,
      I5 => doutb(15),
      O => oReadData(16)
    );
\oReadData[17]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F0FFF044F000F0"
    )
        port map (
      I0 => oReadData_31_sn_1,
      I1 => doutb(17),
      I2 => wMNC_getFT_ReadData(17),
      I3 => \^rcmdready_reg_0\,
      I4 => oReadData_28_sn_1,
      I5 => doutb(16),
      O => oReadData(17)
    );
\oReadData[18]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F0FFF044F000F0"
    )
        port map (
      I0 => oReadData_31_sn_1,
      I1 => doutb(18),
      I2 => wMNC_getFT_ReadData(18),
      I3 => \^rcmdready_reg_0\,
      I4 => oReadData_28_sn_1,
      I5 => doutb(17),
      O => oReadData(18)
    );
\oReadData[19]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEF0FFF0EEF000F0"
    )
        port map (
      I0 => doutb(19),
      I1 => oReadData_31_sn_1,
      I2 => wMNC_getFT_ReadData(19),
      I3 => \^rcmdready_reg_0\,
      I4 => oReadData_28_sn_1,
      I5 => doutb(18),
      O => oReadData(19)
    );
\oReadData[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F0FFF044F000F0"
    )
        port map (
      I0 => oReadData_31_sn_1,
      I1 => doutb(1),
      I2 => wMNC_getFT_ReadData(1),
      I3 => \^rcmdready_reg_0\,
      I4 => oReadData_28_sn_1,
      I5 => doutb(0),
      O => oReadData(1)
    );
\oReadData[20]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F0FFF044F000F0"
    )
        port map (
      I0 => oReadData_31_sn_1,
      I1 => doutb(20),
      I2 => wMNC_getFT_ReadData(20),
      I3 => \^rcmdready_reg_0\,
      I4 => oReadData_28_sn_1,
      I5 => doutb(19),
      O => oReadData(20)
    );
\oReadData[21]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F0FFF044F000F0"
    )
        port map (
      I0 => oReadData_31_sn_1,
      I1 => doutb(21),
      I2 => wMNC_getFT_ReadData(21),
      I3 => \^rcmdready_reg_0\,
      I4 => oReadData_28_sn_1,
      I5 => doutb(20),
      O => oReadData(21)
    );
\oReadData[22]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F0FFF044F000F0"
    )
        port map (
      I0 => oReadData_31_sn_1,
      I1 => doutb(22),
      I2 => wMNC_getFT_ReadData(22),
      I3 => \^rcmdready_reg_0\,
      I4 => oReadData_28_sn_1,
      I5 => doutb(21),
      O => oReadData(22)
    );
\oReadData[23]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEF0FFF0EEF000F0"
    )
        port map (
      I0 => doutb(23),
      I1 => oReadData_31_sn_1,
      I2 => wMNC_getFT_ReadData(23),
      I3 => \^rcmdready_reg_0\,
      I4 => oReadData_28_sn_1,
      I5 => doutb(22),
      O => oReadData(23)
    );
\oReadData[24]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEF0FFF0EEF000F0"
    )
        port map (
      I0 => doutb(24),
      I1 => oReadData_31_sn_1,
      I2 => wMNC_getFT_ReadData(24),
      I3 => \^rcmdready_reg_0\,
      I4 => oReadData_28_sn_1,
      I5 => doutb(23),
      O => oReadData(24)
    );
\oReadData[25]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEF0FFF0EEF000F0"
    )
        port map (
      I0 => doutb(25),
      I1 => oReadData_31_sn_1,
      I2 => wMNC_getFT_ReadData(25),
      I3 => \^rcmdready_reg_0\,
      I4 => oReadData_28_sn_1,
      I5 => doutb(24),
      O => oReadData(25)
    );
\oReadData[26]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEF0FFF0EEF000F0"
    )
        port map (
      I0 => doutb(26),
      I1 => oReadData_31_sn_1,
      I2 => wMNC_getFT_ReadData(26),
      I3 => \^rcmdready_reg_0\,
      I4 => oReadData_28_sn_1,
      I5 => doutb(25),
      O => oReadData(26)
    );
\oReadData[27]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F0FFF044F000F0"
    )
        port map (
      I0 => oReadData_31_sn_1,
      I1 => doutb(27),
      I2 => wMNC_getFT_ReadData(27),
      I3 => \^rcmdready_reg_0\,
      I4 => oReadData_28_sn_1,
      I5 => doutb(26),
      O => oReadData(27)
    );
\oReadData[28]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F0FFF044F000F0"
    )
        port map (
      I0 => oReadData_31_sn_1,
      I1 => doutb(28),
      I2 => wMNC_getFT_ReadData(28),
      I3 => \^rcmdready_reg_0\,
      I4 => oReadData_28_sn_1,
      I5 => doutb(27),
      O => oReadData(28)
    );
\oReadData[29]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEF0FFF0EEF000F0"
    )
        port map (
      I0 => doutb(29),
      I1 => oReadData_31_sn_1,
      I2 => wMNC_getFT_ReadData(29),
      I3 => \^rcmdready_reg_0\,
      I4 => oReadData_28_sn_1,
      I5 => doutb(28),
      O => oReadData(29)
    );
\oReadData[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEF0FFF0EEF000F0"
    )
        port map (
      I0 => doutb(2),
      I1 => oReadData_31_sn_1,
      I2 => wMNC_getFT_ReadData(2),
      I3 => \^rcmdready_reg_0\,
      I4 => oReadData_28_sn_1,
      I5 => doutb(1),
      O => oReadData(2)
    );
\oReadData[30]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEF0FFF0EEF000F0"
    )
        port map (
      I0 => doutb(30),
      I1 => oReadData_31_sn_1,
      I2 => wMNC_getFT_ReadData(30),
      I3 => \^rcmdready_reg_0\,
      I4 => oReadData_28_sn_1,
      I5 => doutb(29),
      O => oReadData(30)
    );
\oReadData[31]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F0FFF044F000F0"
    )
        port map (
      I0 => oReadData_31_sn_1,
      I1 => doutb(31),
      I2 => wMNC_getFT_ReadData(31),
      I3 => \^rcmdready_reg_0\,
      I4 => oReadData_28_sn_1,
      I5 => doutb(30),
      O => oReadData(31)
    );
\oReadData[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEF0FFF0EEF000F0"
    )
        port map (
      I0 => doutb(3),
      I1 => oReadData_31_sn_1,
      I2 => wMNC_getFT_ReadData(3),
      I3 => \^rcmdready_reg_0\,
      I4 => oReadData_28_sn_1,
      I5 => doutb(2),
      O => oReadData(3)
    );
\oReadData[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F0FFF044F000F0"
    )
        port map (
      I0 => oReadData_31_sn_1,
      I1 => doutb(4),
      I2 => wMNC_getFT_ReadData(4),
      I3 => \^rcmdready_reg_0\,
      I4 => oReadData_28_sn_1,
      I5 => doutb(3),
      O => oReadData(4)
    );
\oReadData[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F0FFF044F000F0"
    )
        port map (
      I0 => oReadData_31_sn_1,
      I1 => doutb(5),
      I2 => wMNC_getFT_ReadData(5),
      I3 => \^rcmdready_reg_0\,
      I4 => oReadData_28_sn_1,
      I5 => doutb(4),
      O => oReadData(5)
    );
\oReadData[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEF0FFF0EEF000F0"
    )
        port map (
      I0 => doutb(6),
      I1 => oReadData_31_sn_1,
      I2 => wMNC_getFT_ReadData(6),
      I3 => \^rcmdready_reg_0\,
      I4 => oReadData_28_sn_1,
      I5 => doutb(5),
      O => oReadData(6)
    );
\oReadData[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEF0FFF0EEF000F0"
    )
        port map (
      I0 => doutb(7),
      I1 => oReadData_31_sn_1,
      I2 => wMNC_getFT_ReadData(7),
      I3 => \^rcmdready_reg_0\,
      I4 => oReadData_28_sn_1,
      I5 => doutb(6),
      O => oReadData(7)
    );
\oReadData[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEF0FFF0EEF000F0"
    )
        port map (
      I0 => doutb(8),
      I1 => oReadData_31_sn_1,
      I2 => wMNC_getFT_ReadData(8),
      I3 => \^rcmdready_reg_0\,
      I4 => oReadData_28_sn_1,
      I5 => doutb(7),
      O => oReadData(8)
    );
\oReadData[9]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEF0FFF0EEF000F0"
    )
        port map (
      I0 => doutb(9),
      I1 => oReadData_31_sn_1,
      I2 => wMNC_getFT_ReadData(9),
      I3 => \^rcmdready_reg_0\,
      I4 => oReadData_28_sn_1,
      I5 => doutb(8),
      O => oReadData(9)
    );
oReadLast_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FAA00AA00AA00AA"
    )
        port map (
      I0 => wMNC_getFT_ReadLast,
      I1 => oReadData_31_sn_1,
      I2 => oReadData_28_sn_1,
      I3 => \^rcmdready_reg_0\,
      I4 => \wDQOLoopDone__0__0\,
      I5 => wPM_ReadValid_PCG_PM,
      O => oReadLast
    );
oReadValid_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FFFAAAA0000AAAA"
    )
        port map (
      I0 => wMNC_getFT_ReadLast,
      I1 => wbCMDReadySet(0),
      I2 => \oReadData[0]\(0),
      I3 => oReadData_28_sn_1,
      I4 => \^rcmdready_reg_0\,
      I5 => wPM_ReadValid_PCG_PM,
      O => oReadValid
    );
rCMDReady_reg: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rCMDReady,
      CLR => iReset,
      D => sel0(1),
      Q => \^rcmdready_reg_0\
    );
\rDQBufferWaddrssA[13]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^rpm_pcommand_reg[3]_0\(1),
      I1 => \rLCH_cur_state_reg[2]_2\(0),
      I2 => \^rcmdready_reg_0\,
      O => \^rpm_pcommand_reg[1]_1\
    );
\rDQBufferWaddrssA[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF2000000"
    )
        port map (
      I0 => \^rcmdready_reg_2\,
      I1 => \rDQBufferWaddrssA[13]_i_3_0\,
      I2 => \^rpm_pcommand_reg[1]_1\,
      I3 => \wPBR_Start0__0\,
      I4 => \rDQBufferWaddrssA[13]_i_3\(0),
      I5 => \rDQBufferWaddrssA[13]_i_3_1\,
      O => \rDQI_cur_state_reg[1]_0\
    );
\rDQBufferWaddrssA[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5575777700000000"
    )
        port map (
      I0 => \wPBR_Start0__0\,
      I1 => \^rpm_pcommand_reg[1]_1\,
      I2 => \rPCommand_reg[1]\,
      I3 => \rPCommand_reg[1]_0\,
      I4 => \^rcmdready_reg_2\,
      I5 => \rDQBufferWaddrssA[13]_i_3\(0),
      O => \rDQI_cur_state_reg[1]\
    );
\rDQO_cur_state[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FFFAAAA0000AAAA"
    )
        port map (
      I0 => wMNC_getFT_PM_ReadReady,
      I1 => wbCMDReadySet(0),
      I2 => \oReadData[0]\(0),
      I3 => oReadData_28_sn_1,
      I4 => \^rcmdready_reg_0\,
      I5 => iReadReady,
      O => wPM_ReadReady_PCG_PM
    );
rDQSOutEnable_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^rcmdready_reg_1\,
      I1 => \rPO_ChipEnable_reg[15]\,
      I2 => \rPO_ChipEnable_reg[15]_0\,
      I3 => wPM_PCommandOption_PCG_PM(0),
      O => \rTIM_cur_state_reg[2]\
    );
\rLCH_cur_state[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1511FFFF"
    )
        port map (
      I0 => \^rpm_pcommand_reg[3]_1\,
      I1 => \^rcmdready_reg_2\,
      I2 => \rLCH_cur_state_reg[2]_1\,
      I3 => \rLCH_cur_state_reg[2]_0\,
      I4 => \wPBR_Start0__0\,
      O => \rPM_PCommand_reg[3]_2\
    );
\rLCH_cur_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888080000"
    )
        port map (
      I0 => \rLCH_cur_state_reg[2]\,
      I1 => \wPBR_Start0__0\,
      I2 => \rLCH_cur_state_reg[2]_0\,
      I3 => \rLCH_cur_state_reg[2]_1\,
      I4 => \^rcmdready_reg_2\,
      I5 => \^rpm_pcommand_reg[3]_1\,
      O => \^rtim_cur_state_reg[0]\
    );
\rLCH_cur_state[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^rcmdready_reg_0\,
      I1 => \rLCH_cur_state_reg[2]_2\(0),
      I2 => wbCMDReadySet(4),
      I3 => wbCMDReadySet(3),
      I4 => wbCMDReadySet(2),
      O => \^rcmdready_reg_2\
    );
\rLCH_cur_state[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^rpm_pcommand_reg[3]_0\(2),
      I1 => \^rcmdready_reg_0\,
      I2 => \rLCH_cur_state_reg[2]_2\(0),
      I3 => \rLCH_cur_state_reg[2]_2\(2),
      O => \^rpm_pcommand_reg[3]_1\
    );
rLastStep_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000101FE"
    )
        port map (
      I0 => rLastStep_i_8_n_0,
      I1 => rLastStep_i_9_n_0,
      I2 => rCABufferREnable_reg,
      I3 => \^rtim_cur_state_reg[0]\,
      I4 => rCABufferREnable_reg_0(0),
      I5 => rCABufferREnable_reg_1,
      O => \rLCH_cur_state_reg[1]\
    );
rLastStep_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555DFF00000000"
    )
        port map (
      I0 => \wPBR_Start0__0\,
      I1 => \rLCH_cur_state_reg[2]_0\,
      I2 => \rLCH_cur_state_reg[2]_1\,
      I3 => \^rcmdready_reg_2\,
      I4 => \^rpm_pcommand_reg[3]_1\,
      I5 => rLastStep_i_3_1(0),
      O => rLastStep_i_8_n_0
    );
rLastStep_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222222A2AAAA"
    )
        port map (
      I0 => rLastStep_i_3_0,
      I1 => \wPBR_Start0__0\,
      I2 => \rLCH_cur_state_reg[2]_0\,
      I3 => \rLCH_cur_state_reg[2]_1\,
      I4 => \^rcmdready_reg_2\,
      I5 => \^rpm_pcommand_reg[3]_1\,
      O => rLastStep_i_9_n_0
    );
\rLength[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_gFT_nxt_state__0\(2),
      I1 => iLength(0),
      O => \rLength[0]_i_1_n_0\
    );
\rLength[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_gFT_nxt_state__0\(2),
      I1 => iLength(1),
      O => \rLength[1]_i_1_n_0\
    );
\rLength[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_gFT_nxt_state__0\(2),
      I1 => iLength(2),
      O => \rLength[2]_i_1_n_0\
    );
\rLength[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_gFT_nxt_state__0\(2),
      I1 => iLength(3),
      O => \rLength[3]_i_1_n_0\
    );
\rLength[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_gFT_nxt_state__0\(2),
      I1 => iLength(4),
      O => \rLength[4]_i_1_n_0\
    );
\rLength[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_gFT_nxt_state__0\(2),
      I1 => iLength(5),
      O => \rLength[5]_i_1_n_0\
    );
\rLength[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_gFT_nxt_state__0\(2),
      I1 => iLength(6),
      O => \rLength[6]_i_1_n_0\
    );
\rLength[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_gFT_nxt_state__0\(2),
      I1 => iLength(7),
      O => \rLength[7]_i_1_n_0\
    );
\rLength_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rSourceID(0),
      CLR => iReset,
      D => \rLength[0]_i_1_n_0\,
      Q => \rLength_reg_n_0_[0]\
    );
\rLength_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rSourceID(0),
      CLR => iReset,
      D => \rLength[1]_i_1_n_0\,
      Q => \rLength_reg_n_0_[1]\
    );
\rLength_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rSourceID(0),
      CLR => iReset,
      D => \rLength[2]_i_1_n_0\,
      Q => \rLength_reg_n_0_[2]\
    );
\rLength_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rSourceID(0),
      CLR => iReset,
      D => \rLength[3]_i_1_n_0\,
      Q => \rLength_reg_n_0_[3]\
    );
\rLength_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rSourceID(0),
      CLR => iReset,
      D => \rLength[4]_i_1_n_0\,
      Q => \rLength_reg_n_0_[4]\
    );
\rLength_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rSourceID(0),
      CLR => iReset,
      D => \rLength[5]_i_1_n_0\,
      Q => \rLength_reg_n_0_[5]\
    );
\rLength_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rSourceID(0),
      CLR => iReset,
      D => \rLength[6]_i_1_n_0\,
      Q => \rLength_reg_n_0_[6]\
    );
\rLength_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rSourceID(0),
      CLR => iReset,
      D => \rLength[7]_i_1_n_0\,
      Q => \rLength_reg_n_0_[7]\
    );
\rNumOfCommand[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rtim_cur_state_reg[0]\,
      I1 => \^rpm_pcommandoption_reg[0]_0\(0),
      O => \FSM_onehot_rCurState_reg[0]\(0)
    );
\rNumOfCommand[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^rcmdready_reg_1\,
      I1 => \rPO_ChipEnable_reg[15]\,
      I2 => \rPO_ChipEnable_reg[15]_0\,
      I3 => \^rpm_pcommandoption_reg[0]_0\(0),
      O => \rTIM_cur_state_reg[2]_0\(0)
    );
\rNumOfCommand[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FB3BC808"
    )
        port map (
      I0 => wMNC_getFT_PM_NumOfData(0),
      I1 => \rLCH_cur_state_reg[2]_2\(0),
      I2 => \^rcmdready_reg_0\,
      I3 => wbCMDReadySet(4),
      I4 => \rLCH_cur_state_reg[2]_2\(1),
      I5 => \rNumOfCommand_reg[0]\,
      O => \^rpm_pcommandoption_reg[0]_0\(0)
    );
\rNumOfCommand[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^rcmdready_reg_1\,
      I1 => \rPO_ChipEnable_reg[15]\,
      I2 => \rPO_ChipEnable_reg[15]_0\,
      I3 => wPM_NumOfData_PCG_PM(3),
      O => \rTIM_cur_state_reg[2]_0\(10)
    );
\rNumOfCommand[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^rcmdready_reg_1\,
      I1 => \rPO_ChipEnable_reg[15]\,
      I2 => \rPO_ChipEnable_reg[15]_0\,
      I3 => \rNumOfCommand_reg[11]\,
      O => \rTIM_cur_state_reg[2]_0\(11)
    );
\rNumOfCommand[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^rcmdready_reg_1\,
      I1 => \rPO_ChipEnable_reg[15]\,
      I2 => \rPO_ChipEnable_reg[15]_0\,
      I3 => wPM_NumOfData_PCG_PM(4),
      O => \rTIM_cur_state_reg[2]_0\(12)
    );
\rNumOfCommand[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^rcmdready_reg_1\,
      I1 => \rPO_ChipEnable_reg[15]\,
      I2 => \rPO_ChipEnable_reg[15]_0\,
      I3 => \rNumOfCommand_reg[13]\,
      O => \rTIM_cur_state_reg[2]_0\(13)
    );
\rNumOfCommand[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^rcmdready_reg_1\,
      I1 => \rPO_ChipEnable_reg[15]\,
      I2 => \rPO_ChipEnable_reg[15]_0\,
      I3 => wPM_NumOfData_PCG_PM(5),
      O => \rTIM_cur_state_reg[2]_0\(14)
    );
\rNumOfCommand[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^rcmdready_reg_1\,
      I1 => \rPO_ChipEnable_reg[15]\,
      I2 => \rPO_ChipEnable_reg[15]_0\,
      I3 => wPM_NumOfData_PCG_PM(6),
      O => \rTIM_cur_state_reg[2]_0\(15)
    );
\rNumOfCommand[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rtim_cur_state_reg[0]\,
      I1 => wPM_NumOfData_PCG_PM(0),
      O => \FSM_onehot_rCurState_reg[0]\(1)
    );
\rNumOfCommand[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^rcmdready_reg_1\,
      I1 => \rPO_ChipEnable_reg[15]\,
      I2 => \rPO_ChipEnable_reg[15]_0\,
      I3 => wPM_NumOfData_PCG_PM(0),
      O => \rTIM_cur_state_reg[2]_0\(1)
    );
\rNumOfCommand[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rtim_cur_state_reg[0]\,
      I1 => \^rpm_pcommandoption_reg[0]_0\(1),
      O => \FSM_onehot_rCurState_reg[0]\(2)
    );
\rNumOfCommand[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^rcmdready_reg_1\,
      I1 => \rPO_ChipEnable_reg[15]\,
      I2 => \rPO_ChipEnable_reg[15]_0\,
      I3 => \^rpm_pcommandoption_reg[0]_0\(1),
      O => \rTIM_cur_state_reg[2]_0\(2)
    );
\rNumOfCommand[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3000000AAAA0000"
    )
        port map (
      I0 => wMNC_getFT_PM_NumOfData(2),
      I1 => \rNumOfCommand_reg[2]\,
      I2 => \rNumOfCommand_reg[2]_0\,
      I3 => wbCMDReadySet(4),
      I4 => \rLCH_cur_state_reg[2]_2\(0),
      I5 => \^rcmdready_reg_0\,
      O => \^rpm_pcommandoption_reg[0]_0\(1)
    );
\rNumOfCommand[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^rcmdready_reg_1\,
      I1 => \rPO_ChipEnable_reg[15]\,
      I2 => \rPO_ChipEnable_reg[15]_0\,
      I3 => wPM_NumOfData_PCG_PM(1),
      O => \rTIM_cur_state_reg[2]_0\(3)
    );
\rNumOfCommand[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rtim_cur_state_reg[0]\,
      I1 => wPM_NumOfData_PCG_PM(1),
      O => \FSM_onehot_rCurState_reg[0]\(3)
    );
\rNumOfCommand[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^rcmdready_reg_1\,
      I1 => \rPO_ChipEnable_reg[15]\,
      I2 => \rPO_ChipEnable_reg[15]_0\,
      I3 => \^rpm_pcommandoption_reg[0]_0\(2),
      O => \rTIM_cur_state_reg[2]_0\(4)
    );
\rNumOfCommand[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^rcmdready_reg_1\,
      I1 => \rPO_ChipEnable_reg[15]\,
      I2 => \rPO_ChipEnable_reg[15]_0\,
      I3 => \rNumOfCommand_reg[5]\,
      O => \rTIM_cur_state_reg[2]_0\(5)
    );
\rNumOfCommand[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^rcmdready_reg_1\,
      I1 => \rPO_ChipEnable_reg[15]\,
      I2 => \rPO_ChipEnable_reg[15]_0\,
      I3 => \rNumOfCommand_reg[6]\,
      O => \rTIM_cur_state_reg[2]_0\(6)
    );
\rNumOfCommand[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^rcmdready_reg_1\,
      I1 => \rPO_ChipEnable_reg[15]\,
      I2 => \rPO_ChipEnable_reg[15]_0\,
      I3 => \^rpm_pcommandoption_reg[0]_0\(3),
      O => \rTIM_cur_state_reg[2]_0\(7)
    );
\rNumOfCommand[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^rcmdready_reg_1\,
      I1 => \rPO_ChipEnable_reg[15]\,
      I2 => \rPO_ChipEnable_reg[15]_0\,
      I3 => wPM_NumOfData_PCG_PM(2),
      O => \rTIM_cur_state_reg[2]_0\(8)
    );
\rNumOfCommand[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^rcmdready_reg_1\,
      I1 => \rPO_ChipEnable_reg[15]\,
      I2 => \rPO_ChipEnable_reg[15]_0\,
      I3 => \rNumOfCommand_reg[9]\,
      O => \rTIM_cur_state_reg[2]_0\(9)
    );
\rNumOfData[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEAAAAAAAAAA"
    )
        port map (
      I0 => \rNumOfData[4]_i_3_n_0\,
      I1 => wbCMDReadySet(4),
      I2 => \rNumOfCommand_reg[4]\,
      I3 => wbCMDReadySet(1),
      I4 => \rNumOfCommand_reg[4]_0\,
      I5 => \rNumOfCommand_reg[4]_1\,
      O => \^rpm_pcommandoption_reg[0]_0\(2)
    );
\rNumOfData[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20E0"
    )
        port map (
      I0 => wMNC_getFT_PM_PCommandOption(0),
      I1 => \^rcmdready_reg_0\,
      I2 => \rLCH_cur_state_reg[2]_2\(0),
      I3 => wbCMDReadySet(4),
      O => \rNumOfData[4]_i_3_n_0\
    );
\rNumOfData[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3F00AA00"
    )
        port map (
      I0 => wMNC_getFT_PM_PCommandOption(0),
      I1 => \rNumOfCommand_reg[7]\,
      I2 => wbCMDReadySet(4),
      I3 => \rLCH_cur_state_reg[2]_2\(0),
      I4 => \^rcmdready_reg_0\,
      O => \^rpm_pcommandoption_reg[0]_0\(3)
    );
rOption_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3000000AAAA0000"
    )
        port map (
      I0 => wMNC_getFT_PM_PCommandOption(0),
      I1 => \rPO_ChipEnable_reg[15]_5\,
      I2 => \rPO_ChipEnable_reg[15]_6\,
      I3 => wbCMDReadySet(4),
      I4 => \rLCH_cur_state_reg[2]_2\(0),
      I5 => \^rcmdready_reg_0\,
      O => \^rpm_pcommandoption_reg[0]_2\
    );
\rPCommand[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF40FF40404040"
    )
        port map (
      I0 => \^rcmdready_reg_0\,
      I1 => \rLCH_cur_state_reg[2]_2\(0),
      I2 => \^rpm_pcommand_reg[3]_0\(1),
      I3 => \rPCommand_reg[1]\,
      I4 => \rPCommand_reg[1]_0\,
      I5 => \^rcmdready_reg_2\,
      O => wPM_PCommand_PCG_PM(0)
    );
\rPM_CAData[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0800080"
    )
        port map (
      I0 => \rLength_reg_n_0_[0]\,
      I1 => \r_gFT_cur_state[10]_i_4_n_0\,
      I2 => r_gFT_cur_state(3),
      I3 => \rSourceID_reg_n_0_[0]\,
      I4 => data1(0),
      O => rPM_CAData(0)
    );
\rPM_CAData[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C080008000CC00CC"
    )
        port map (
      I0 => \rLength_reg_n_0_[1]\,
      I1 => \r_gFT_cur_state[10]_i_4_n_0\,
      I2 => r_gFT_cur_state(3),
      I3 => \rSourceID_reg_n_0_[0]\,
      I4 => data1(1),
      I5 => \rPM_CAData_reg[1]_0\,
      O => rPM_CAData(1)
    );
\rPM_CAData[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20FF202000000000"
    )
        port map (
      I0 => \rLength_reg_n_0_[2]\,
      I1 => \rSourceID_reg_n_0_[0]\,
      I2 => r_gFT_cur_state(3),
      I3 => \r_gFT_cur_state_reg[3]_0\,
      I4 => \^r_gft_cur_state_reg[2]_0\(1),
      I5 => \r_gFT_cur_state[10]_i_4_n_0\,
      O => rPM_CAData(2)
    );
\rPM_CAData[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008F880000"
    )
        port map (
      I0 => \rLength_reg_n_0_[3]\,
      I1 => r_gFT_cur_state(3),
      I2 => \r_gFT_cur_state_reg[3]_0\,
      I3 => \^r_gft_cur_state_reg[2]_0\(1),
      I4 => \r_gFT_cur_state[10]_i_4_n_0\,
      I5 => \rSourceID_reg_n_0_[0]\,
      O => rPM_CAData(3)
    );
\rPM_CAData[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08000800F0000800"
    )
        port map (
      I0 => r_gFT_cur_state(3),
      I1 => \rLength_reg_n_0_[4]\,
      I2 => \rSourceID_reg_n_0_[0]\,
      I3 => \r_gFT_cur_state[10]_i_4_n_0\,
      I4 => \^r_gft_cur_state_reg[2]_0\(1),
      I5 => \r_gFT_cur_state_reg[3]_0\,
      O => rPM_CAData(4)
    );
\rPM_CAData[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008F880000"
    )
        port map (
      I0 => \rLength_reg_n_0_[5]\,
      I1 => r_gFT_cur_state(3),
      I2 => \r_gFT_cur_state_reg[3]_0\,
      I3 => \^r_gft_cur_state_reg[2]_0\(1),
      I4 => \r_gFT_cur_state[10]_i_4_n_0\,
      I5 => \rSourceID_reg_n_0_[0]\,
      O => rPM_CAData(5)
    );
\rPM_CAData[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20FF202000000000"
    )
        port map (
      I0 => \rLength_reg_n_0_[6]\,
      I1 => \rSourceID_reg_n_0_[0]\,
      I2 => r_gFT_cur_state(3),
      I3 => \r_gFT_cur_state_reg[3]_0\,
      I4 => \^r_gft_cur_state_reg[2]_0\(1),
      I5 => \r_gFT_cur_state[10]_i_4_n_0\,
      O => rPM_CAData(6)
    );
\rPM_CAData[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20FF202000000000"
    )
        port map (
      I0 => \rLength_reg_n_0_[7]\,
      I1 => \rSourceID_reg_n_0_[0]\,
      I2 => r_gFT_cur_state(3),
      I3 => \r_gFT_cur_state_reg[3]_0\,
      I4 => \^r_gft_cur_state_reg[2]_0\(1),
      I5 => \r_gFT_cur_state[10]_i_4_n_0\,
      O => rPM_CAData(7)
    );
\rPM_CAData_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rCMDReady,
      CLR => iReset,
      D => rPM_CAData(0),
      Q => \rPM_CAData_reg[7]_0\(0)
    );
\rPM_CAData_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rCMDReady,
      CLR => iReset,
      D => rPM_CAData(1),
      Q => \rPM_CAData_reg[7]_0\(1)
    );
\rPM_CAData_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rCMDReady,
      CLR => iReset,
      D => rPM_CAData(2),
      Q => \rPM_CAData_reg[7]_0\(2)
    );
\rPM_CAData_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rCMDReady,
      CLR => iReset,
      D => rPM_CAData(3),
      Q => \rPM_CAData_reg[7]_0\(3)
    );
\rPM_CAData_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rCMDReady,
      CLR => iReset,
      D => rPM_CAData(4),
      Q => \rPM_CAData_reg[7]_0\(4)
    );
\rPM_CAData_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rCMDReady,
      CLR => iReset,
      D => rPM_CAData(5),
      Q => \rPM_CAData_reg[7]_0\(5)
    );
\rPM_CAData_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rCMDReady,
      CLR => iReset,
      D => rPM_CAData(6),
      Q => \rPM_CAData_reg[7]_0\(6)
    );
\rPM_CAData_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rCMDReady,
      CLR => iReset,
      D => rPM_CAData(7),
      Q => \rPM_CAData_reg[7]_0\(7)
    );
rPM_CASelect_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_gFT_cur_state(3),
      I1 => \r_gFT_cur_state[10]_i_4_n_0\,
      O => rPM_CASelect
    );
rPM_CASelect_reg: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rCMDReady,
      CLR => iReset,
      D => rPM_CASelect,
      Q => wMNC_getFT_PM_CASelect
    );
\rPM_NumOfData[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFCCCF808"
    )
        port map (
      I0 => \rPM_NumOfData[0]_i_2_n_0\,
      I1 => \rPM_NumOfData[0]_i_3_n_0\,
      I2 => \rPM_NumOfData_reg[1]_1\,
      I3 => \rPM_NumOfData[0]_i_4_n_0\,
      I4 => \rSourceID[2]_i_5_n_0\,
      I5 => \rPM_NumOfData[0]_i_5_n_0\,
      O => \rPM_NumOfData[0]_i_1_n_0\
    );
\rPM_NumOfData[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFEFFFEFFFF"
    )
        port map (
      I0 => r_gFT_cur_state(10),
      I1 => \rPM_PCommand[3]_i_8_n_0\,
      I2 => r_gFT_cur_state(9),
      I3 => r_gFT_cur_state(8),
      I4 => iSourceID(0),
      I5 => \rSourceID_reg[2]_0\,
      O => \rPM_NumOfData[0]_i_2_n_0\
    );
\rPM_NumOfData[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_gFT_cur_state[10]_i_4_n_0\,
      I1 => \rSourceID_reg_n_0_[0]\,
      O => \rPM_NumOfData[0]_i_3_n_0\
    );
\rPM_NumOfData[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8A8A8"
    )
        port map (
      I0 => \r_gFT_cur_state[10]_i_4_n_0\,
      I1 => \rPM_NumOfData[0]_i_6_n_0\,
      I2 => \rPM_NumOfData[1]_i_5_n_0\,
      I3 => \r_gFT_cur_state_reg[3]_0\,
      I4 => \^r_gft_cur_state_reg[2]_0\(1),
      O => \rPM_NumOfData[0]_i_4_n_0\
    );
\rPM_NumOfData[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0C0C040404040"
    )
        port map (
      I0 => \^rpm_pcommand_reg[3]_0\(2),
      I1 => \rPM_NumOfData[0]_i_3_n_0\,
      I2 => \^r_gft_cur_state_reg[2]_0\(1),
      I3 => \rPM_NumOfData_reg[1]_1\,
      I4 => \rPM_NumOfData[0]_i_7_n_0\,
      I5 => \rPM_PCommand_reg[1]_2\,
      O => \rPM_NumOfData[0]_i_5_n_0\
    );
\rPM_NumOfData[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => r_gFT_cur_state(5),
      I1 => r_gFT_cur_state(4),
      I2 => r_gFT_cur_state(6),
      O => \rPM_NumOfData[0]_i_6_n_0\
    );
\rPM_NumOfData[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^r_gft_cur_state_reg[2]_0\(1),
      I1 => r_gFT_cur_state(8),
      I2 => \r_gFT_cur_state[10]_i_4_n_0\,
      O => \rPM_NumOfData[0]_i_7_n_0\
    );
\rPM_NumOfData[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF888F888F888F8"
    )
        port map (
      I0 => \rSourceID_reg_n_0_[0]\,
      I1 => \r_gFT_nxt_state__0\(2),
      I2 => \rPM_NumOfData[1]_i_2_n_0\,
      I3 => \rPM_NumOfData_reg[1]_1\,
      I4 => \r_gFT_cur_state[10]_i_4_n_0\,
      I5 => \rPM_NumOfData[1]_i_3_n_0\,
      O => \rPM_NumOfData[1]_i_1_n_0\
    );
\rPM_NumOfData[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004440"
    )
        port map (
      I0 => \rSourceID[2]_i_5_n_0\,
      I1 => \r_gFT_cur_state[10]_i_4_n_0\,
      I2 => \rSourceID_reg[2]_0\,
      I3 => iSourceID(0),
      I4 => \r_pTF_cur_state[7]_i_3_n_0\,
      I5 => r_gFT_cur_state(10),
      O => \rPM_NumOfData[1]_i_2_n_0\
    );
\rPM_NumOfData[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFFFFFF0F8F0F8"
    )
        port map (
      I0 => r_gFT_cur_state(6),
      I1 => \^rpm_pcommand_reg[3]_0\(0),
      I2 => \rPM_NumOfData[1]_i_4_n_0\,
      I3 => \r_gFT_cur_state_reg[3]_0\,
      I4 => \^r_gft_cur_state_reg[2]_0\(1),
      I5 => \rPM_NumOfData[1]_i_5_n_0\,
      O => \rPM_NumOfData[1]_i_3_n_0\
    );
\rPM_NumOfData[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EC20"
    )
        port map (
      I0 => \^rpm_pcommand_reg[3]_0\(0),
      I1 => \rPM_PCommand_reg[1]_2\,
      I2 => r_gFT_cur_state(6),
      I3 => r_gFT_cur_state(8),
      I4 => \^r_gft_cur_state_reg[2]_0\(1),
      O => \rPM_NumOfData[1]_i_4_n_0\
    );
\rPM_NumOfData[1]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^rpm_pcommand_reg[3]_0\(0),
      I1 => r_gFT_cur_state(8),
      I2 => r_gFT_cur_state(7),
      O => \rPM_NumOfData[1]_i_5_n_0\
    );
\rPM_NumOfData[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE0000FEFE0000"
    )
        port map (
      I0 => r_gFT_cur_state(5),
      I1 => r_gFT_cur_state(4),
      I2 => r_gFT_cur_state(6),
      I3 => \rPM_NumOfData_reg[2]_0\,
      I4 => \r_gFT_cur_state[10]_i_4_n_0\,
      I5 => r_gFT_cur_state(7),
      O => \rPM_NumOfData[2]_i_1_n_0\
    );
\rPM_NumOfData_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rCMDReady,
      CLR => iReset,
      D => \rPM_NumOfData[0]_i_1_n_0\,
      Q => wMNC_getFT_PM_NumOfData(0)
    );
\rPM_NumOfData_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rCMDReady,
      CLR => iReset,
      D => \rPM_NumOfData[1]_i_1_n_0\,
      Q => \rPM_NumOfData_reg[1]_0\(0)
    );
\rPM_NumOfData_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rCMDReady,
      CLR => iReset,
      D => \rPM_NumOfData[2]_i_1_n_0\,
      Q => wMNC_getFT_PM_NumOfData(2)
    );
rPM_ONOFF_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFFFFFFF"
    )
        port map (
      I0 => rPM_ONOFF_reg,
      I1 => rPM_ONOFF_reg_0,
      I2 => rPM_ONOFF_reg_1,
      I3 => \^rcmdready_reg_1\,
      I4 => \^rpm_pcommand_reg[1]_0\,
      I5 => rPM_ONOFF_reg_2,
      O => E(0)
    );
rPM_ONOFF_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFFFFFFF"
    )
        port map (
      I0 => rPM_ONOFF_reg,
      I1 => rPM_ONOFF_reg_0,
      I2 => rPM_ONOFF_reg_1,
      I3 => \^rcmdready_reg_1\,
      I4 => \^rpm_pcommand_reg[1]_0\,
      I5 => rPM_ONOFF_reg_2,
      O => \FSM_onehot_rCurState_reg[1]\
    );
\rPM_PCommandOption_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rCMDReady,
      CLR => iReset,
      D => \r_gFT_nxt_state__0\(6),
      Q => wMNC_getFT_PM_PCommandOption(0)
    );
\rPM_PCommandOption_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rCMDReady,
      CLR => iReset,
      D => \r_gFT_nxt_state__0\(8),
      Q => wMNC_getFT_PM_PCommandOption(2)
    );
\rPM_PCommand[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAA80"
    )
        port map (
      I0 => \r_gFT_cur_state[10]_i_4_n_0\,
      I1 => r_gFT_cur_state(6),
      I2 => \r_gFT_cur_state_reg[9]_0\,
      I3 => r_gFT_cur_state(5),
      I4 => r_gFT_cur_state(4),
      I5 => \r_gFT_nxt_state__0\(8),
      O => rPM_PCommand(0)
    );
\rPM_PCommand[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \rPM_PCommand[3]_i_2_n_0\,
      I1 => \rPM_PCommand[3]_i_3_n_0\,
      I2 => \rPM_PCommand[3]_i_4_n_0\,
      I3 => \rPM_PCommand[3]_i_5_n_0\,
      I4 => \rPM_PCommand[3]_i_6_n_0\,
      I5 => \rPM_PCommand[3]_i_7_n_0\,
      O => rCMDReady
    );
\rPM_PCommand[3]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0010FFFF"
    )
        port map (
      I0 => \r_pTF_cur_state[7]_i_3_n_0\,
      I1 => r_gFT_cur_state(10),
      I2 => \^r_gft_cur_state_reg[2]_0\(0),
      I3 => \rSourceID[2]_i_5_n_0\,
      I4 => \r_gFT_cur_state[10]_i_4_n_0\,
      O => \rPM_PCommand[3]_i_10_n_0\
    );
\rPM_PCommand[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010000"
    )
        port map (
      I0 => r_gFT_cur_state(8),
      I1 => r_gFT_cur_state(9),
      I2 => r_gFT_cur_state(10),
      I3 => r_pTF_cur_state(0),
      I4 => r_gFT_cur_state(3),
      I5 => \^r_gft_cur_state_reg[2]_0\(1),
      O => \rPM_PCommand[3]_i_11_n_0\
    );
\rPM_PCommand[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => r_gFT_cur_state(9),
      I1 => r_gFT_cur_state(10),
      I2 => wPM_LastStep_PCG_PM(0),
      I3 => r_pTF_cur_state(0),
      I4 => \^r_gft_cur_state_reg[2]_0\(1),
      I5 => r_gFT_cur_state(3),
      O => \rPM_PCommand[3]_i_12_n_0\
    );
\rPM_PCommand[3]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => r_gFT_cur_state(8),
      I1 => r_gFT_cur_state(9),
      I2 => r_pTF_cur_state(0),
      I3 => r_gFT_cur_state(3),
      I4 => \rSourceID[2]_i_5_n_0\,
      O => \rPM_PCommand[3]_i_13_n_0\
    );
\rPM_PCommand[3]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => r_gFT_cur_state(10),
      I1 => \rPM_PCommand[3]_i_8_n_0\,
      I2 => r_gFT_cur_state(9),
      I3 => r_gFT_cur_state(8),
      I4 => \^r_gft_cur_state_reg[2]_0\(0),
      O => \rPM_PCommand[3]_i_14_n_0\
    );
\rPM_PCommand[3]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => r_gFT_cur_state(4),
      I1 => r_gFT_cur_state(5),
      O => \rPM_PCommand[3]_i_15_n_0\
    );
\rPM_PCommand[3]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => r_gFT_cur_state(9),
      I1 => \^rpm_pcommand_reg[3]_0\(0),
      I2 => r_gFT_cur_state(7),
      I3 => \^r_gft_cur_state_reg[2]_0\(0),
      I4 => \rPM_NumOfData[0]_i_6_n_0\,
      O => \rPM_PCommand[3]_i_16_n_0\
    );
\rPM_PCommand[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000330"
    )
        port map (
      I0 => wPM_LastStep_PCG_PM(0),
      I1 => \r_pTF_cur_state[7]_i_5_n_0\,
      I2 => r_gFT_cur_state(8),
      I3 => r_gFT_cur_state(9),
      I4 => r_gFT_cur_state(10),
      I5 => \rPM_PCommand[3]_i_8_n_0\,
      O => \rPM_PCommand[3]_i_2_n_0\
    );
\rPM_PCommand[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000080"
    )
        port map (
      I0 => \rPM_NumOfData_reg[1]_1\,
      I1 => \rPM_PCommand[3]_i_9_n_0\,
      I2 => r_pTF_cur_state(0),
      I3 => r_gFT_cur_state(10),
      I4 => \rSourceID[2]_i_5_n_0\,
      I5 => \rPM_PCommand[3]_i_10_n_0\,
      O => \rPM_PCommand[3]_i_3_n_0\
    );
\rPM_PCommand[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BAFFBABA"
    )
        port map (
      I0 => \rPM_PCommand[3]_i_11_n_0\,
      I1 => \r_pTF_cur_state[7]_i_3_n_0\,
      I2 => r_gFT_cur_state(10),
      I3 => \r_gFT_cur_state_reg[9]_0\,
      I4 => \rPM_PCommand[3]_i_12_n_0\,
      I5 => \r_pTF_cur_state[7]_i_5_n_0\,
      O => \rPM_PCommand[3]_i_4_n_0\
    );
\rPM_PCommand[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \rPM_NumOfData_reg[1]_1\,
      I1 => \rPM_PCommand[3]_i_13_n_0\,
      I2 => \r_gFT_cur_state_reg[3]_0\,
      I3 => r_gFT_cur_state(10),
      O => \rPM_PCommand[3]_i_5_n_0\
    );
\rPM_PCommand[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20222288202A2288"
    )
        port map (
      I0 => \rPM_PCommand[3]_i_14_n_0\,
      I1 => r_gFT_cur_state(7),
      I2 => \r_gFT_cur_state_reg[9]_0\,
      I3 => \rPM_PCommand[3]_i_15_n_0\,
      I4 => r_gFT_cur_state(6),
      I5 => \^rpm_pcommand_reg[3]_0\(1),
      O => \rPM_PCommand[3]_i_6_n_0\
    );
\rPM_PCommand[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => r_gFT_cur_state(10),
      I1 => r_gFT_cur_state(3),
      I2 => \^r_gft_cur_state_reg[2]_0\(1),
      I3 => r_pTF_cur_state(0),
      I4 => \rPM_NumOfData_reg[2]_0\,
      I5 => \rPM_PCommand[3]_i_16_n_0\,
      O => \rPM_PCommand[3]_i_7_n_0\
    );
\rPM_PCommand[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => r_gFT_cur_state(3),
      I1 => \^r_gft_cur_state_reg[2]_0\(1),
      I2 => r_pTF_cur_state(0),
      O => \rPM_PCommand[3]_i_8_n_0\
    );
\rPM_PCommand[3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => r_gFT_cur_state(9),
      I1 => r_gFT_cur_state(8),
      I2 => r_gFT_cur_state(3),
      I3 => \^r_gft_cur_state_reg[2]_0\(1),
      O => \rPM_PCommand[3]_i_9_n_0\
    );
\rPM_PCommand_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rCMDReady,
      CLR => iReset,
      D => rPM_PCommand(0),
      Q => \^rpm_pcommand_reg[3]_0\(0)
    );
\rPM_PCommand_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rCMDReady,
      CLR => iReset,
      D => \r_gFT_nxt_state__0\(7),
      Q => \^rpm_pcommand_reg[3]_0\(1)
    );
\rPM_PCommand_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rCMDReady,
      CLR => iReset,
      D => \r_gFT_nxt_state__0\(2),
      Q => \^rpm_pcommand_reg[3]_0\(2)
    );
rPM_ReadReady_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FF0000F4F40000"
    )
        port map (
      I0 => wPM_ReadValid_PCG_PM,
      I1 => \rParameter[31]_i_4_n_0\,
      I2 => r_pTF_cur_state(2),
      I3 => rPM_ReadReady_reg_0,
      I4 => \r_pTF_cur_state[7]_i_4_n_0\,
      I5 => \^q\(0),
      O => rPM_ReadReady
    );
rPM_ReadReady_reg: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rReadData,
      CLR => iReset,
      D => rPM_ReadReady,
      Q => wMNC_getFT_PM_ReadReady
    );
\rPO_ChipEnable[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rtim_cur_state_reg[0]\,
      I1 => wPM_TargetWay_PCG_PM(2),
      O => \rTargetWay_reg[7]\(2)
    );
\rPO_ChipEnable[10]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \^rpm_pcommandoption_reg[0]_2\,
      I1 => \rPO_ChipEnable_reg[15]_0\,
      I2 => \rPO_ChipEnable_reg[15]\,
      I3 => \^rcmdready_reg_1\,
      I4 => wPM_TargetWay_PCG_PM(2),
      O => \rPM_PCommandOption_reg[0]_1\(2)
    );
\rPO_ChipEnable[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rtim_cur_state_reg[0]\,
      I1 => wPM_TargetWay_PCG_PM(3),
      O => \rTargetWay_reg[7]\(3)
    );
\rPO_ChipEnable[11]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \^rpm_pcommandoption_reg[0]_2\,
      I1 => \rPO_ChipEnable_reg[15]_0\,
      I2 => \rPO_ChipEnable_reg[15]\,
      I3 => \^rcmdready_reg_1\,
      I4 => wPM_TargetWay_PCG_PM(3),
      O => \rPM_PCommandOption_reg[0]_1\(3)
    );
\rPO_ChipEnable[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rtim_cur_state_reg[0]\,
      I1 => wPM_TargetWay_PCG_PM(4),
      O => \rTargetWay_reg[7]\(4)
    );
\rPO_ChipEnable[12]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \^rpm_pcommandoption_reg[0]_2\,
      I1 => \rPO_ChipEnable_reg[15]_0\,
      I2 => \rPO_ChipEnable_reg[15]\,
      I3 => \^rcmdready_reg_1\,
      I4 => wPM_TargetWay_PCG_PM(4),
      O => \rPM_PCommandOption_reg[0]_1\(4)
    );
\rPO_ChipEnable[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rtim_cur_state_reg[0]\,
      I1 => wPM_TargetWay_PCG_PM(5),
      O => \rTargetWay_reg[7]\(5)
    );
\rPO_ChipEnable[13]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \^rpm_pcommandoption_reg[0]_2\,
      I1 => \rPO_ChipEnable_reg[15]_0\,
      I2 => \rPO_ChipEnable_reg[15]\,
      I3 => \^rcmdready_reg_1\,
      I4 => wPM_TargetWay_PCG_PM(5),
      O => \rPM_PCommandOption_reg[0]_1\(5)
    );
\rPO_ChipEnable[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rtim_cur_state_reg[0]\,
      I1 => wPM_TargetWay_PCG_PM(6),
      O => \rTargetWay_reg[7]\(6)
    );
\rPO_ChipEnable[14]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \^rpm_pcommandoption_reg[0]_2\,
      I1 => \rPO_ChipEnable_reg[15]_0\,
      I2 => \rPO_ChipEnable_reg[15]\,
      I3 => \^rcmdready_reg_1\,
      I4 => wPM_TargetWay_PCG_PM(6),
      O => \rPM_PCommandOption_reg[0]_1\(6)
    );
\rPO_ChipEnable[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rtim_cur_state_reg[0]\,
      I1 => wPM_TargetWay_PCG_PM(7),
      O => \rTargetWay_reg[7]\(7)
    );
\rPO_ChipEnable[15]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \^rpm_pcommandoption_reg[0]_2\,
      I1 => \rPO_ChipEnable_reg[15]_0\,
      I2 => \rPO_ChipEnable_reg[15]\,
      I3 => \^rcmdready_reg_1\,
      I4 => wPM_TargetWay_PCG_PM(7),
      O => \rPM_PCommandOption_reg[0]_1\(7)
    );
\rPO_ChipEnable[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rtim_cur_state_reg[0]\,
      I1 => wPM_TargetWay_PCG_PM(0),
      O => \rTargetWay_reg[7]\(0)
    );
\rPO_ChipEnable[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \^rpm_pcommandoption_reg[0]_2\,
      I1 => \rPO_ChipEnable_reg[15]_0\,
      I2 => \rPO_ChipEnable_reg[15]\,
      I3 => \^rcmdready_reg_1\,
      I4 => wPM_TargetWay_PCG_PM(0),
      O => \rPM_PCommandOption_reg[0]_1\(0)
    );
\rPO_ChipEnable[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rtim_cur_state_reg[0]\,
      I1 => wPM_TargetWay_PCG_PM(1),
      O => \rTargetWay_reg[7]\(1)
    );
\rPO_ChipEnable[9]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \^rpm_pcommandoption_reg[0]_2\,
      I1 => \rPO_ChipEnable_reg[15]_0\,
      I2 => \rPO_ChipEnable_reg[15]\,
      I3 => \^rcmdready_reg_1\,
      I4 => wPM_TargetWay_PCG_PM(1),
      O => \rPM_PCommandOption_reg[0]_1\(1)
    );
\rPO_ReadEnable[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000DFD08F80"
    )
        port map (
      I0 => \^rcmdready_reg_0\,
      I1 => wbCMDReadySet(4),
      I2 => \rLCH_cur_state_reg[2]_2\(0),
      I3 => \rLCH_cur_state_reg[2]_2\(1),
      I4 => wMNC_getFT_PM_PCommandOption(2),
      I5 => \rPO_ReadEnable_reg[3]\,
      O => rCMDReady_reg_3(0)
    );
\rParameter[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => r_pTF_cur_state(2),
      I1 => \r_pTF_cur_state[7]_i_4_n_0\,
      I2 => wPM_ReadValid_PCG_PM,
      I3 => doutb(8),
      O => \p_0_in__0\(0)
    );
\rParameter[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => r_pTF_cur_state(2),
      I1 => \r_pTF_cur_state[7]_i_4_n_0\,
      I2 => wPM_ReadValid_PCG_PM,
      I3 => doutb(26),
      O => \p_0_in__0\(10)
    );
\rParameter[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => r_pTF_cur_state(2),
      I1 => \r_pTF_cur_state[7]_i_4_n_0\,
      I2 => wPM_ReadValid_PCG_PM,
      I3 => doutb(27),
      O => \p_0_in__0\(11)
    );
\rParameter[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => r_pTF_cur_state(2),
      I1 => \r_pTF_cur_state[7]_i_4_n_0\,
      I2 => wPM_ReadValid_PCG_PM,
      I3 => doutb(28),
      O => \p_0_in__0\(12)
    );
\rParameter[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => r_pTF_cur_state(2),
      I1 => \r_pTF_cur_state[7]_i_4_n_0\,
      I2 => wPM_ReadValid_PCG_PM,
      I3 => doutb(29),
      O => \p_0_in__0\(13)
    );
\rParameter[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => r_pTF_cur_state(2),
      I1 => \r_pTF_cur_state[7]_i_4_n_0\,
      I2 => wPM_ReadValid_PCG_PM,
      I3 => doutb(30),
      O => \p_0_in__0\(14)
    );
\rParameter[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAABAAAA"
    )
        port map (
      I0 => \^wmnc_getft_last\,
      I1 => \rParameter[15]_i_3_n_0\,
      I2 => r_pTF_cur_state(2),
      I3 => r_pTF_cur_state(7),
      I4 => \rParameter_reg[0]_0\,
      I5 => \rParameter[31]_i_3_n_0\,
      O => rParameter(15)
    );
\rParameter[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => r_pTF_cur_state(2),
      I1 => \r_pTF_cur_state[7]_i_4_n_0\,
      I2 => wPM_ReadValid_PCG_PM,
      I3 => doutb(31),
      O => \p_0_in__0\(15)
    );
\rParameter[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => r_pTF_cur_state(6),
      I1 => r_pTF_cur_state(5),
      I2 => r_pTF_cur_state(4),
      I3 => r_pTF_cur_state(3),
      O => \rParameter[15]_i_3_n_0\
    );
\rParameter[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0000000"
    )
        port map (
      I0 => r_pTF_cur_state(3),
      I1 => r_pTF_cur_state(4),
      I2 => \r_pTF_cur_state[7]_i_4_n_0\,
      I3 => wPM_ReadValid_PCG_PM,
      I4 => doutb(8),
      O => \p_0_in__0\(16)
    );
\rParameter[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0000000"
    )
        port map (
      I0 => r_pTF_cur_state(3),
      I1 => r_pTF_cur_state(4),
      I2 => \r_pTF_cur_state[7]_i_4_n_0\,
      I3 => wPM_ReadValid_PCG_PM,
      I4 => doutb(9),
      O => \p_0_in__0\(17)
    );
\rParameter[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0000000"
    )
        port map (
      I0 => r_pTF_cur_state(3),
      I1 => r_pTF_cur_state(4),
      I2 => \r_pTF_cur_state[7]_i_4_n_0\,
      I3 => wPM_ReadValid_PCG_PM,
      I4 => doutb(10),
      O => \p_0_in__0\(18)
    );
\rParameter[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0000000"
    )
        port map (
      I0 => r_pTF_cur_state(3),
      I1 => r_pTF_cur_state(4),
      I2 => \r_pTF_cur_state[7]_i_4_n_0\,
      I3 => wPM_ReadValid_PCG_PM,
      I4 => doutb(11),
      O => \p_0_in__0\(19)
    );
\rParameter[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => r_pTF_cur_state(2),
      I1 => \r_pTF_cur_state[7]_i_4_n_0\,
      I2 => wPM_ReadValid_PCG_PM,
      I3 => doutb(9),
      O => \p_0_in__0\(1)
    );
\rParameter[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0000000"
    )
        port map (
      I0 => r_pTF_cur_state(3),
      I1 => r_pTF_cur_state(4),
      I2 => \r_pTF_cur_state[7]_i_4_n_0\,
      I3 => wPM_ReadValid_PCG_PM,
      I4 => doutb(12),
      O => \p_0_in__0\(20)
    );
\rParameter[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0000000"
    )
        port map (
      I0 => r_pTF_cur_state(3),
      I1 => r_pTF_cur_state(4),
      I2 => \r_pTF_cur_state[7]_i_4_n_0\,
      I3 => wPM_ReadValid_PCG_PM,
      I4 => doutb(13),
      O => \p_0_in__0\(21)
    );
\rParameter[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0000000"
    )
        port map (
      I0 => r_pTF_cur_state(3),
      I1 => r_pTF_cur_state(4),
      I2 => \r_pTF_cur_state[7]_i_4_n_0\,
      I3 => wPM_ReadValid_PCG_PM,
      I4 => doutb(14),
      O => \p_0_in__0\(22)
    );
\rParameter[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0000000"
    )
        port map (
      I0 => r_pTF_cur_state(3),
      I1 => r_pTF_cur_state(4),
      I2 => \r_pTF_cur_state[7]_i_4_n_0\,
      I3 => wPM_ReadValid_PCG_PM,
      I4 => doutb(15),
      O => \p_0_in__0\(23)
    );
\rParameter[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0000000"
    )
        port map (
      I0 => r_pTF_cur_state(3),
      I1 => r_pTF_cur_state(4),
      I2 => \r_pTF_cur_state[7]_i_4_n_0\,
      I3 => wPM_ReadValid_PCG_PM,
      I4 => doutb(24),
      O => \p_0_in__0\(24)
    );
\rParameter[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0000000"
    )
        port map (
      I0 => r_pTF_cur_state(3),
      I1 => r_pTF_cur_state(4),
      I2 => \r_pTF_cur_state[7]_i_4_n_0\,
      I3 => wPM_ReadValid_PCG_PM,
      I4 => doutb(25),
      O => \p_0_in__0\(25)
    );
\rParameter[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0000000"
    )
        port map (
      I0 => r_pTF_cur_state(3),
      I1 => r_pTF_cur_state(4),
      I2 => \r_pTF_cur_state[7]_i_4_n_0\,
      I3 => wPM_ReadValid_PCG_PM,
      I4 => doutb(26),
      O => \p_0_in__0\(26)
    );
\rParameter[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0000000"
    )
        port map (
      I0 => r_pTF_cur_state(3),
      I1 => r_pTF_cur_state(4),
      I2 => \r_pTF_cur_state[7]_i_4_n_0\,
      I3 => wPM_ReadValid_PCG_PM,
      I4 => doutb(27),
      O => \p_0_in__0\(27)
    );
\rParameter[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0000000"
    )
        port map (
      I0 => r_pTF_cur_state(3),
      I1 => r_pTF_cur_state(4),
      I2 => \r_pTF_cur_state[7]_i_4_n_0\,
      I3 => wPM_ReadValid_PCG_PM,
      I4 => doutb(28),
      O => \p_0_in__0\(28)
    );
\rParameter[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0000000"
    )
        port map (
      I0 => r_pTF_cur_state(3),
      I1 => r_pTF_cur_state(4),
      I2 => \r_pTF_cur_state[7]_i_4_n_0\,
      I3 => wPM_ReadValid_PCG_PM,
      I4 => doutb(29),
      O => \p_0_in__0\(29)
    );
\rParameter[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => r_pTF_cur_state(2),
      I1 => \r_pTF_cur_state[7]_i_4_n_0\,
      I2 => wPM_ReadValid_PCG_PM,
      I3 => doutb(10),
      O => \p_0_in__0\(2)
    );
\rParameter[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0000000"
    )
        port map (
      I0 => r_pTF_cur_state(3),
      I1 => r_pTF_cur_state(4),
      I2 => \r_pTF_cur_state[7]_i_4_n_0\,
      I3 => wPM_ReadValid_PCG_PM,
      I4 => doutb(30),
      O => \p_0_in__0\(30)
    );
\rParameter[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEAAA"
    )
        port map (
      I0 => \rParameter[31]_i_3_n_0\,
      I1 => \rParameter[31]_i_4_n_0\,
      I2 => wPM_ReadValid_PCG_PM,
      I3 => \rParameter[31]_i_5_n_0\,
      I4 => \^wmnc_getft_last\,
      I5 => \rParameter[31]_i_6_n_0\,
      O => rParameter(31)
    );
\rParameter[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0000000"
    )
        port map (
      I0 => r_pTF_cur_state(3),
      I1 => r_pTF_cur_state(4),
      I2 => \r_pTF_cur_state[7]_i_4_n_0\,
      I3 => wPM_ReadValid_PCG_PM,
      I4 => doutb(31),
      O => \p_0_in__0\(31)
    );
\rParameter[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333333B33333F3B"
    )
        port map (
      I0 => \rParameter[31]_i_7_n_0\,
      I1 => \r_pTF_cur_state[7]_i_4_n_0\,
      I2 => r_pTF_cur_state(7),
      I3 => r_pTF_cur_state(0),
      I4 => \rParameter[15]_i_3_n_0\,
      I5 => \rReadData[31]_i_7_n_0\,
      O => \rParameter[31]_i_3_n_0\
    );
\rParameter[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => r_pTF_cur_state(3),
      I1 => r_pTF_cur_state(4),
      O => \rParameter[31]_i_4_n_0\
    );
\rParameter[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => r_pTF_cur_state(5),
      I1 => r_pTF_cur_state(6),
      I2 => \^q\(0),
      I3 => r_pTF_cur_state(2),
      I4 => r_pTF_cur_state(7),
      I5 => r_pTF_cur_state(0),
      O => \rParameter[31]_i_5_n_0\
    );
\rParameter[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => r_pTF_cur_state(6),
      I1 => r_pTF_cur_state(5),
      I2 => \rParameter[31]_i_4_n_0\,
      I3 => r_pTF_cur_state(2),
      I4 => r_pTF_cur_state(7),
      I5 => \rParameter_reg[0]_0\,
      O => \rParameter[31]_i_6_n_0\
    );
\rParameter[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FF0"
    )
        port map (
      I0 => wPM_ReadValid_PCG_PM,
      I1 => rPM_ReadReady_reg_0,
      I2 => \^q\(0),
      I3 => r_pTF_cur_state(2),
      O => \rParameter[31]_i_7_n_0\
    );
\rParameter[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => r_pTF_cur_state(2),
      I1 => \r_pTF_cur_state[7]_i_4_n_0\,
      I2 => wPM_ReadValid_PCG_PM,
      I3 => doutb(11),
      O => \p_0_in__0\(3)
    );
\rParameter[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => r_pTF_cur_state(2),
      I1 => \r_pTF_cur_state[7]_i_4_n_0\,
      I2 => wPM_ReadValid_PCG_PM,
      I3 => doutb(12),
      O => \p_0_in__0\(4)
    );
\rParameter[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => r_pTF_cur_state(2),
      I1 => \r_pTF_cur_state[7]_i_4_n_0\,
      I2 => wPM_ReadValid_PCG_PM,
      I3 => doutb(13),
      O => \p_0_in__0\(5)
    );
\rParameter[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => r_pTF_cur_state(2),
      I1 => \r_pTF_cur_state[7]_i_4_n_0\,
      I2 => wPM_ReadValid_PCG_PM,
      I3 => doutb(14),
      O => \p_0_in__0\(6)
    );
\rParameter[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => r_pTF_cur_state(2),
      I1 => \r_pTF_cur_state[7]_i_4_n_0\,
      I2 => wPM_ReadValid_PCG_PM,
      I3 => doutb(15),
      O => \p_0_in__0\(7)
    );
\rParameter[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => r_pTF_cur_state(2),
      I1 => \r_pTF_cur_state[7]_i_4_n_0\,
      I2 => wPM_ReadValid_PCG_PM,
      I3 => doutb(24),
      O => \p_0_in__0\(8)
    );
\rParameter[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => r_pTF_cur_state(2),
      I1 => \r_pTF_cur_state[7]_i_4_n_0\,
      I2 => wPM_ReadValid_PCG_PM,
      I3 => doutb(25),
      O => \p_0_in__0\(9)
    );
\rParameter_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rParameter(15),
      CLR => iReset,
      D => \p_0_in__0\(0),
      Q => \rParameter_reg_n_0_[0]\
    );
\rParameter_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rParameter(15),
      CLR => iReset,
      D => \p_0_in__0\(10),
      Q => \rParameter_reg_n_0_[10]\
    );
\rParameter_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rParameter(15),
      CLR => iReset,
      D => \p_0_in__0\(11),
      Q => \rParameter_reg_n_0_[11]\
    );
\rParameter_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rParameter(15),
      CLR => iReset,
      D => \p_0_in__0\(12),
      Q => \rParameter_reg_n_0_[12]\
    );
\rParameter_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rParameter(15),
      CLR => iReset,
      D => \p_0_in__0\(13),
      Q => \rParameter_reg_n_0_[13]\
    );
\rParameter_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rParameter(15),
      CLR => iReset,
      D => \p_0_in__0\(14),
      Q => \rParameter_reg_n_0_[14]\
    );
\rParameter_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rParameter(15),
      CLR => iReset,
      D => \p_0_in__0\(15),
      Q => \rParameter_reg_n_0_[15]\
    );
\rParameter_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rParameter(31),
      CLR => iReset,
      D => \p_0_in__0\(16),
      Q => \rParameter_reg_n_0_[16]\
    );
\rParameter_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rParameter(31),
      CLR => iReset,
      D => \p_0_in__0\(17),
      Q => \rParameter_reg_n_0_[17]\
    );
\rParameter_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rParameter(31),
      CLR => iReset,
      D => \p_0_in__0\(18),
      Q => \rParameter_reg_n_0_[18]\
    );
\rParameter_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rParameter(31),
      CLR => iReset,
      D => \p_0_in__0\(19),
      Q => \rParameter_reg_n_0_[19]\
    );
\rParameter_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rParameter(15),
      CLR => iReset,
      D => \p_0_in__0\(1),
      Q => \rParameter_reg_n_0_[1]\
    );
\rParameter_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rParameter(31),
      CLR => iReset,
      D => \p_0_in__0\(20),
      Q => \rParameter_reg_n_0_[20]\
    );
\rParameter_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rParameter(31),
      CLR => iReset,
      D => \p_0_in__0\(21),
      Q => \rParameter_reg_n_0_[21]\
    );
\rParameter_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rParameter(31),
      CLR => iReset,
      D => \p_0_in__0\(22),
      Q => \rParameter_reg_n_0_[22]\
    );
\rParameter_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rParameter(31),
      CLR => iReset,
      D => \p_0_in__0\(23),
      Q => \rParameter_reg_n_0_[23]\
    );
\rParameter_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rParameter(31),
      CLR => iReset,
      D => \p_0_in__0\(24),
      Q => \rParameter_reg_n_0_[24]\
    );
\rParameter_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rParameter(31),
      CLR => iReset,
      D => \p_0_in__0\(25),
      Q => \rParameter_reg_n_0_[25]\
    );
\rParameter_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rParameter(31),
      CLR => iReset,
      D => \p_0_in__0\(26),
      Q => \rParameter_reg_n_0_[26]\
    );
\rParameter_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rParameter(31),
      CLR => iReset,
      D => \p_0_in__0\(27),
      Q => \rParameter_reg_n_0_[27]\
    );
\rParameter_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rParameter(31),
      CLR => iReset,
      D => \p_0_in__0\(28),
      Q => \rParameter_reg_n_0_[28]\
    );
\rParameter_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rParameter(31),
      CLR => iReset,
      D => \p_0_in__0\(29),
      Q => \rParameter_reg_n_0_[29]\
    );
\rParameter_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rParameter(15),
      CLR => iReset,
      D => \p_0_in__0\(2),
      Q => \rParameter_reg_n_0_[2]\
    );
\rParameter_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rParameter(31),
      CLR => iReset,
      D => \p_0_in__0\(30),
      Q => \rParameter_reg_n_0_[30]\
    );
\rParameter_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rParameter(31),
      CLR => iReset,
      D => \p_0_in__0\(31),
      Q => \rParameter_reg_n_0_[31]\
    );
\rParameter_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rParameter(15),
      CLR => iReset,
      D => \p_0_in__0\(3),
      Q => \rParameter_reg_n_0_[3]\
    );
\rParameter_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rParameter(15),
      CLR => iReset,
      D => \p_0_in__0\(4),
      Q => \rParameter_reg_n_0_[4]\
    );
\rParameter_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rParameter(15),
      CLR => iReset,
      D => \p_0_in__0\(5),
      Q => \rParameter_reg_n_0_[5]\
    );
\rParameter_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rParameter(15),
      CLR => iReset,
      D => \p_0_in__0\(6),
      Q => \rParameter_reg_n_0_[6]\
    );
\rParameter_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rParameter(15),
      CLR => iReset,
      D => \p_0_in__0\(7),
      Q => \rParameter_reg_n_0_[7]\
    );
\rParameter_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rParameter(15),
      CLR => iReset,
      D => \p_0_in__0\(8),
      Q => \rParameter_reg_n_0_[8]\
    );
\rParameter_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rParameter(15),
      CLR => iReset,
      D => \p_0_in__0\(9),
      Q => \rParameter_reg_n_0_[9]\
    );
rRECDone_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888808880808080"
    )
        port map (
      I0 => rRECDone_i_4(0),
      I1 => \wPBR_Start0__0\,
      I2 => \^rpm_pcommand_reg[1]_1\,
      I3 => \rPCommand_reg[1]\,
      I4 => \rPCommand_reg[1]_0\,
      I5 => \^rcmdready_reg_2\,
      O => \rREC_cur_state_reg[1]\
    );
\rREC_cur_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"75750075FFFFFFFF"
    )
        port map (
      I0 => \^rcmdready_reg_2\,
      I1 => \rPCommand_reg[1]_0\,
      I2 => \rPCommand_reg[1]\,
      I3 => \^rpm_pcommand_reg[3]_0\(1),
      I4 => \rREC_cur_state[2]_i_3_n_0\,
      I5 => \wPBR_Start0__0\,
      O => \^rpm_pcommand_reg[1]_0\
    );
\rREC_cur_state[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^rcmdready_reg_0\,
      I1 => \rLCH_cur_state_reg[2]_2\(0),
      O => \rREC_cur_state[2]_i_3_n_0\
    );
\rReadData[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA200000"
    )
        port map (
      I0 => \r_pTF_cur_state[7]_i_4_n_0\,
      I1 => iReadReady,
      I2 => r_pTF_cur_state(6),
      I3 => r_pTF_cur_state(5),
      I4 => \rParameter_reg_n_0_[0]\,
      O => \rReadData[0]_i_1_n_0\
    );
\rReadData[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA200000"
    )
        port map (
      I0 => \r_pTF_cur_state[7]_i_4_n_0\,
      I1 => iReadReady,
      I2 => r_pTF_cur_state(6),
      I3 => r_pTF_cur_state(5),
      I4 => \rParameter_reg_n_0_[10]\,
      O => \rReadData[10]_i_1_n_0\
    );
\rReadData[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA200000"
    )
        port map (
      I0 => \r_pTF_cur_state[7]_i_4_n_0\,
      I1 => iReadReady,
      I2 => r_pTF_cur_state(6),
      I3 => r_pTF_cur_state(5),
      I4 => \rParameter_reg_n_0_[11]\,
      O => \rReadData[11]_i_1_n_0\
    );
\rReadData[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA200000"
    )
        port map (
      I0 => \r_pTF_cur_state[7]_i_4_n_0\,
      I1 => iReadReady,
      I2 => r_pTF_cur_state(6),
      I3 => r_pTF_cur_state(5),
      I4 => \rParameter_reg_n_0_[12]\,
      O => \rReadData[12]_i_1_n_0\
    );
\rReadData[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA200000"
    )
        port map (
      I0 => \r_pTF_cur_state[7]_i_4_n_0\,
      I1 => iReadReady,
      I2 => r_pTF_cur_state(6),
      I3 => r_pTF_cur_state(5),
      I4 => \rParameter_reg_n_0_[13]\,
      O => \rReadData[13]_i_1_n_0\
    );
\rReadData[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA200000"
    )
        port map (
      I0 => \r_pTF_cur_state[7]_i_4_n_0\,
      I1 => iReadReady,
      I2 => r_pTF_cur_state(6),
      I3 => r_pTF_cur_state(5),
      I4 => \rParameter_reg_n_0_[14]\,
      O => \rReadData[14]_i_1_n_0\
    );
\rReadData[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA200000"
    )
        port map (
      I0 => \r_pTF_cur_state[7]_i_4_n_0\,
      I1 => iReadReady,
      I2 => r_pTF_cur_state(6),
      I3 => r_pTF_cur_state(5),
      I4 => \rParameter_reg_n_0_[15]\,
      O => \rReadData[15]_i_1_n_0\
    );
\rReadData[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA200000"
    )
        port map (
      I0 => \r_pTF_cur_state[7]_i_4_n_0\,
      I1 => iReadReady,
      I2 => r_pTF_cur_state(6),
      I3 => r_pTF_cur_state(5),
      I4 => \rParameter_reg_n_0_[16]\,
      O => \rReadData[16]_i_1_n_0\
    );
\rReadData[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA200000"
    )
        port map (
      I0 => \r_pTF_cur_state[7]_i_4_n_0\,
      I1 => iReadReady,
      I2 => r_pTF_cur_state(6),
      I3 => r_pTF_cur_state(5),
      I4 => \rParameter_reg_n_0_[17]\,
      O => \rReadData[17]_i_1_n_0\
    );
\rReadData[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA200000"
    )
        port map (
      I0 => \r_pTF_cur_state[7]_i_4_n_0\,
      I1 => iReadReady,
      I2 => r_pTF_cur_state(6),
      I3 => r_pTF_cur_state(5),
      I4 => \rParameter_reg_n_0_[18]\,
      O => \rReadData[18]_i_1_n_0\
    );
\rReadData[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA200000"
    )
        port map (
      I0 => \r_pTF_cur_state[7]_i_4_n_0\,
      I1 => iReadReady,
      I2 => r_pTF_cur_state(6),
      I3 => r_pTF_cur_state(5),
      I4 => \rParameter_reg_n_0_[19]\,
      O => \rReadData[19]_i_1_n_0\
    );
\rReadData[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA200000"
    )
        port map (
      I0 => \r_pTF_cur_state[7]_i_4_n_0\,
      I1 => iReadReady,
      I2 => r_pTF_cur_state(6),
      I3 => r_pTF_cur_state(5),
      I4 => \rParameter_reg_n_0_[1]\,
      O => \rReadData[1]_i_1_n_0\
    );
\rReadData[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA200000"
    )
        port map (
      I0 => \r_pTF_cur_state[7]_i_4_n_0\,
      I1 => iReadReady,
      I2 => r_pTF_cur_state(6),
      I3 => r_pTF_cur_state(5),
      I4 => \rParameter_reg_n_0_[20]\,
      O => \rReadData[20]_i_1_n_0\
    );
\rReadData[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA200000"
    )
        port map (
      I0 => \r_pTF_cur_state[7]_i_4_n_0\,
      I1 => iReadReady,
      I2 => r_pTF_cur_state(6),
      I3 => r_pTF_cur_state(5),
      I4 => \rParameter_reg_n_0_[21]\,
      O => \rReadData[21]_i_1_n_0\
    );
\rReadData[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA200000"
    )
        port map (
      I0 => \r_pTF_cur_state[7]_i_4_n_0\,
      I1 => iReadReady,
      I2 => r_pTF_cur_state(6),
      I3 => r_pTF_cur_state(5),
      I4 => \rParameter_reg_n_0_[22]\,
      O => \rReadData[22]_i_1_n_0\
    );
\rReadData[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA200000"
    )
        port map (
      I0 => \r_pTF_cur_state[7]_i_4_n_0\,
      I1 => iReadReady,
      I2 => r_pTF_cur_state(6),
      I3 => r_pTF_cur_state(5),
      I4 => \rParameter_reg_n_0_[23]\,
      O => \rReadData[23]_i_1_n_0\
    );
\rReadData[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA200000"
    )
        port map (
      I0 => \r_pTF_cur_state[7]_i_4_n_0\,
      I1 => iReadReady,
      I2 => r_pTF_cur_state(6),
      I3 => r_pTF_cur_state(5),
      I4 => \rParameter_reg_n_0_[24]\,
      O => \rReadData[24]_i_1_n_0\
    );
\rReadData[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA200000"
    )
        port map (
      I0 => \r_pTF_cur_state[7]_i_4_n_0\,
      I1 => iReadReady,
      I2 => r_pTF_cur_state(6),
      I3 => r_pTF_cur_state(5),
      I4 => \rParameter_reg_n_0_[25]\,
      O => \rReadData[25]_i_1_n_0\
    );
\rReadData[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA200000"
    )
        port map (
      I0 => \r_pTF_cur_state[7]_i_4_n_0\,
      I1 => iReadReady,
      I2 => r_pTF_cur_state(6),
      I3 => r_pTF_cur_state(5),
      I4 => \rParameter_reg_n_0_[26]\,
      O => \rReadData[26]_i_1_n_0\
    );
\rReadData[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA200000"
    )
        port map (
      I0 => \r_pTF_cur_state[7]_i_4_n_0\,
      I1 => iReadReady,
      I2 => r_pTF_cur_state(6),
      I3 => r_pTF_cur_state(5),
      I4 => \rParameter_reg_n_0_[27]\,
      O => \rReadData[27]_i_1_n_0\
    );
\rReadData[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA200000"
    )
        port map (
      I0 => \r_pTF_cur_state[7]_i_4_n_0\,
      I1 => iReadReady,
      I2 => r_pTF_cur_state(6),
      I3 => r_pTF_cur_state(5),
      I4 => \rParameter_reg_n_0_[28]\,
      O => \rReadData[28]_i_1_n_0\
    );
\rReadData[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA200000"
    )
        port map (
      I0 => \r_pTF_cur_state[7]_i_4_n_0\,
      I1 => iReadReady,
      I2 => r_pTF_cur_state(6),
      I3 => r_pTF_cur_state(5),
      I4 => \rParameter_reg_n_0_[29]\,
      O => \rReadData[29]_i_1_n_0\
    );
\rReadData[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA200000"
    )
        port map (
      I0 => \r_pTF_cur_state[7]_i_4_n_0\,
      I1 => iReadReady,
      I2 => r_pTF_cur_state(6),
      I3 => r_pTF_cur_state(5),
      I4 => \rParameter_reg_n_0_[2]\,
      O => \rReadData[2]_i_1_n_0\
    );
\rReadData[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA200000"
    )
        port map (
      I0 => \r_pTF_cur_state[7]_i_4_n_0\,
      I1 => iReadReady,
      I2 => r_pTF_cur_state(6),
      I3 => r_pTF_cur_state(5),
      I4 => \rParameter_reg_n_0_[30]\,
      O => \rReadData[30]_i_1_n_0\
    );
\rReadData[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFFFEFEFE"
    )
        port map (
      I0 => \rReadData[31]_i_3_n_0\,
      I1 => \rParameter[31]_i_3_n_0\,
      I2 => \rReadData[31]_i_4_n_0\,
      I3 => \rReadData[31]_i_5_n_0\,
      I4 => \rReadData[31]_i_6_n_0\,
      I5 => \rReadData[31]_i_7_n_0\,
      O => rReadData
    );
\rReadData[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA200000"
    )
        port map (
      I0 => \r_pTF_cur_state[7]_i_4_n_0\,
      I1 => iReadReady,
      I2 => r_pTF_cur_state(6),
      I3 => r_pTF_cur_state(5),
      I4 => \rParameter_reg_n_0_[31]\,
      O => \rReadData[31]_i_2_n_0\
    );
\rReadData[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \rReadData[31]_i_7_n_0\,
      I1 => r_pTF_cur_state(6),
      I2 => iReadReady,
      I3 => \rParameter[31]_i_4_n_0\,
      I4 => r_pTF_cur_state(0),
      I5 => r_pTF_cur_state(5),
      O => \rReadData[31]_i_3_n_0\
    );
\rReadData[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000001100F0"
    )
        port map (
      I0 => \^q\(0),
      I1 => r_pTF_cur_state(0),
      I2 => \rParameter_reg[0]_0\,
      I3 => r_pTF_cur_state(2),
      I4 => r_pTF_cur_state(7),
      I5 => \rParameter[15]_i_3_n_0\,
      O => \rReadData[31]_i_4_n_0\
    );
\rReadData[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"011111EE"
    )
        port map (
      I0 => r_pTF_cur_state(3),
      I1 => r_pTF_cur_state(4),
      I2 => iReadReady,
      I3 => r_pTF_cur_state(5),
      I4 => r_pTF_cur_state(6),
      O => \rReadData[31]_i_5_n_0\
    );
\rReadData[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_pTF_cur_state(0),
      I1 => r_pTF_cur_state(7),
      O => \rReadData[31]_i_6_n_0\
    );
\rReadData[31]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => r_pTF_cur_state(2),
      O => \rReadData[31]_i_7_n_0\
    );
\rReadData[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA200000"
    )
        port map (
      I0 => \r_pTF_cur_state[7]_i_4_n_0\,
      I1 => iReadReady,
      I2 => r_pTF_cur_state(6),
      I3 => r_pTF_cur_state(5),
      I4 => \rParameter_reg_n_0_[3]\,
      O => \rReadData[3]_i_1_n_0\
    );
\rReadData[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA200000"
    )
        port map (
      I0 => \r_pTF_cur_state[7]_i_4_n_0\,
      I1 => iReadReady,
      I2 => r_pTF_cur_state(6),
      I3 => r_pTF_cur_state(5),
      I4 => \rParameter_reg_n_0_[4]\,
      O => \rReadData[4]_i_1_n_0\
    );
\rReadData[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA200000"
    )
        port map (
      I0 => \r_pTF_cur_state[7]_i_4_n_0\,
      I1 => iReadReady,
      I2 => r_pTF_cur_state(6),
      I3 => r_pTF_cur_state(5),
      I4 => \rParameter_reg_n_0_[5]\,
      O => \rReadData[5]_i_1_n_0\
    );
\rReadData[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA200000"
    )
        port map (
      I0 => \r_pTF_cur_state[7]_i_4_n_0\,
      I1 => iReadReady,
      I2 => r_pTF_cur_state(6),
      I3 => r_pTF_cur_state(5),
      I4 => \rParameter_reg_n_0_[6]\,
      O => \rReadData[6]_i_1_n_0\
    );
\rReadData[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA200000"
    )
        port map (
      I0 => \r_pTF_cur_state[7]_i_4_n_0\,
      I1 => iReadReady,
      I2 => r_pTF_cur_state(6),
      I3 => r_pTF_cur_state(5),
      I4 => \rParameter_reg_n_0_[7]\,
      O => \rReadData[7]_i_1_n_0\
    );
\rReadData[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA200000"
    )
        port map (
      I0 => \r_pTF_cur_state[7]_i_4_n_0\,
      I1 => iReadReady,
      I2 => r_pTF_cur_state(6),
      I3 => r_pTF_cur_state(5),
      I4 => \rParameter_reg_n_0_[8]\,
      O => \rReadData[8]_i_1_n_0\
    );
\rReadData[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA200000"
    )
        port map (
      I0 => \r_pTF_cur_state[7]_i_4_n_0\,
      I1 => iReadReady,
      I2 => r_pTF_cur_state(6),
      I3 => r_pTF_cur_state(5),
      I4 => \rParameter_reg_n_0_[9]\,
      O => \rReadData[9]_i_1_n_0\
    );
\rReadData_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rReadData,
      CLR => iReset,
      D => \rReadData[0]_i_1_n_0\,
      Q => wMNC_getFT_ReadData(0)
    );
\rReadData_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rReadData,
      CLR => iReset,
      D => \rReadData[10]_i_1_n_0\,
      Q => wMNC_getFT_ReadData(10)
    );
\rReadData_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rReadData,
      CLR => iReset,
      D => \rReadData[11]_i_1_n_0\,
      Q => wMNC_getFT_ReadData(11)
    );
\rReadData_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rReadData,
      CLR => iReset,
      D => \rReadData[12]_i_1_n_0\,
      Q => wMNC_getFT_ReadData(12)
    );
\rReadData_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rReadData,
      CLR => iReset,
      D => \rReadData[13]_i_1_n_0\,
      Q => wMNC_getFT_ReadData(13)
    );
\rReadData_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rReadData,
      CLR => iReset,
      D => \rReadData[14]_i_1_n_0\,
      Q => wMNC_getFT_ReadData(14)
    );
\rReadData_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rReadData,
      CLR => iReset,
      D => \rReadData[15]_i_1_n_0\,
      Q => wMNC_getFT_ReadData(15)
    );
\rReadData_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rReadData,
      CLR => iReset,
      D => \rReadData[16]_i_1_n_0\,
      Q => wMNC_getFT_ReadData(16)
    );
\rReadData_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rReadData,
      CLR => iReset,
      D => \rReadData[17]_i_1_n_0\,
      Q => wMNC_getFT_ReadData(17)
    );
\rReadData_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rReadData,
      CLR => iReset,
      D => \rReadData[18]_i_1_n_0\,
      Q => wMNC_getFT_ReadData(18)
    );
\rReadData_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rReadData,
      CLR => iReset,
      D => \rReadData[19]_i_1_n_0\,
      Q => wMNC_getFT_ReadData(19)
    );
\rReadData_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rReadData,
      CLR => iReset,
      D => \rReadData[1]_i_1_n_0\,
      Q => wMNC_getFT_ReadData(1)
    );
\rReadData_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rReadData,
      CLR => iReset,
      D => \rReadData[20]_i_1_n_0\,
      Q => wMNC_getFT_ReadData(20)
    );
\rReadData_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rReadData,
      CLR => iReset,
      D => \rReadData[21]_i_1_n_0\,
      Q => wMNC_getFT_ReadData(21)
    );
\rReadData_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rReadData,
      CLR => iReset,
      D => \rReadData[22]_i_1_n_0\,
      Q => wMNC_getFT_ReadData(22)
    );
\rReadData_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rReadData,
      CLR => iReset,
      D => \rReadData[23]_i_1_n_0\,
      Q => wMNC_getFT_ReadData(23)
    );
\rReadData_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rReadData,
      CLR => iReset,
      D => \rReadData[24]_i_1_n_0\,
      Q => wMNC_getFT_ReadData(24)
    );
\rReadData_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rReadData,
      CLR => iReset,
      D => \rReadData[25]_i_1_n_0\,
      Q => wMNC_getFT_ReadData(25)
    );
\rReadData_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rReadData,
      CLR => iReset,
      D => \rReadData[26]_i_1_n_0\,
      Q => wMNC_getFT_ReadData(26)
    );
\rReadData_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rReadData,
      CLR => iReset,
      D => \rReadData[27]_i_1_n_0\,
      Q => wMNC_getFT_ReadData(27)
    );
\rReadData_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rReadData,
      CLR => iReset,
      D => \rReadData[28]_i_1_n_0\,
      Q => wMNC_getFT_ReadData(28)
    );
\rReadData_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rReadData,
      CLR => iReset,
      D => \rReadData[29]_i_1_n_0\,
      Q => wMNC_getFT_ReadData(29)
    );
\rReadData_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rReadData,
      CLR => iReset,
      D => \rReadData[2]_i_1_n_0\,
      Q => wMNC_getFT_ReadData(2)
    );
\rReadData_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rReadData,
      CLR => iReset,
      D => \rReadData[30]_i_1_n_0\,
      Q => wMNC_getFT_ReadData(30)
    );
\rReadData_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rReadData,
      CLR => iReset,
      D => \rReadData[31]_i_2_n_0\,
      Q => wMNC_getFT_ReadData(31)
    );
\rReadData_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rReadData,
      CLR => iReset,
      D => \rReadData[3]_i_1_n_0\,
      Q => wMNC_getFT_ReadData(3)
    );
\rReadData_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rReadData,
      CLR => iReset,
      D => \rReadData[4]_i_1_n_0\,
      Q => wMNC_getFT_ReadData(4)
    );
\rReadData_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rReadData,
      CLR => iReset,
      D => \rReadData[5]_i_1_n_0\,
      Q => wMNC_getFT_ReadData(5)
    );
\rReadData_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rReadData,
      CLR => iReset,
      D => \rReadData[6]_i_1_n_0\,
      Q => wMNC_getFT_ReadData(6)
    );
\rReadData_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rReadData,
      CLR => iReset,
      D => \rReadData[7]_i_1_n_0\,
      Q => wMNC_getFT_ReadData(7)
    );
\rReadData_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rReadData,
      CLR => iReset,
      D => \rReadData[8]_i_1_n_0\,
      Q => wMNC_getFT_ReadData(8)
    );
\rReadData_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rReadData,
      CLR => iReset,
      D => \rReadData[9]_i_1_n_0\,
      Q => wMNC_getFT_ReadData(9)
    );
rReadLast_reg: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rReadData,
      CLR => iReset,
      D => \r_pTF_nxt_state__0\(6),
      Q => wMNC_getFT_ReadLast
    );
\rSourceID[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \r_gFT_nxt_state__0\(2),
      I1 => iSourceID(0),
      I2 => \rSourceID_reg[2]_0\,
      O => \rSourceID[0]_i_1_n_0\
    );
\rSourceID[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \r_gFT_nxt_state__0\(2),
      I1 => \rSourceID_reg[2]_0\,
      I2 => iSourceID(1),
      O => \rSourceID[1]_i_1_n_0\
    );
\rSourceID[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFEFEFFFEFEF"
    )
        port map (
      I0 => \^wmnc_getft_last\,
      I1 => \rSourceID[2]_i_4_n_0\,
      I2 => \r_gFT_cur_state[10]_i_4_n_0\,
      I3 => \rSourceID[2]_i_5_n_0\,
      I4 => \^r_gft_cur_state_reg[2]_0\(0),
      I5 => \rSourceID[2]_i_6_n_0\,
      O => rSourceID(0)
    );
\rSourceID[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \r_gFT_nxt_state__0\(2),
      I1 => iSourceID(2),
      I2 => \rSourceID_reg[2]_0\,
      O => \rSourceID[2]_i_2_n_0\
    );
\rSourceID[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => r_pTF_cur_state(7),
      I1 => \r_pTF_cur_state[7]_i_3_n_0\,
      I2 => r_gFT_cur_state(10),
      I3 => \rSourceID[2]_i_7_n_0\,
      I4 => \r_pTF_cur_state[7]_i_5_n_0\,
      O => \^wmnc_getft_last\
    );
\rSourceID[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \rSourceID[2]_i_5_n_0\,
      I1 => r_gFT_cur_state(10),
      I2 => r_pTF_cur_state(0),
      I3 => \rPM_PCommand[3]_i_9_n_0\,
      I4 => \rPM_NumOfData_reg[1]_1\,
      O => \rSourceID[2]_i_4_n_0\
    );
\rSourceID[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => r_gFT_cur_state(6),
      I1 => r_gFT_cur_state(4),
      I2 => r_gFT_cur_state(5),
      I3 => r_gFT_cur_state(7),
      O => \rSourceID[2]_i_5_n_0\
    );
\rSourceID[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => r_gFT_cur_state(8),
      I1 => r_gFT_cur_state(9),
      I2 => r_gFT_cur_state(3),
      I3 => \^r_gft_cur_state_reg[2]_0\(1),
      I4 => r_pTF_cur_state(0),
      I5 => r_gFT_cur_state(10),
      O => \rSourceID[2]_i_6_n_0\
    );
\rSourceID[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => r_pTF_cur_state(2),
      I1 => \^q\(0),
      I2 => r_pTF_cur_state(3),
      I3 => r_pTF_cur_state(4),
      I4 => r_pTF_cur_state(5),
      I5 => r_pTF_cur_state(6),
      O => \rSourceID[2]_i_7_n_0\
    );
\rSourceID_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rSourceID(0),
      CLR => iReset,
      D => \rSourceID[0]_i_1_n_0\,
      Q => \rSourceID_reg_n_0_[0]\
    );
\rSourceID_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rSourceID(0),
      CLR => iReset,
      D => \rSourceID[1]_i_1_n_0\,
      Q => data1(0)
    );
\rSourceID_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rSourceID(0),
      CLR => iReset,
      D => \rSourceID[2]_i_2_n_0\,
      Q => data1(1)
    );
\rTIM_cur_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007F55FFFFFFFF"
    )
        port map (
      I0 => \^rcmdready_reg_2\,
      I1 => \rPO_ChipEnable_reg[15]_1\,
      I2 => \rPO_ChipEnable_reg[15]_2\,
      I3 => \rPO_ChipEnable_reg[15]_3\,
      I4 => \rPO_ChipEnable_reg[15]_4\,
      I5 => \wPBR_Start0__0\,
      O => \^rcmdready_reg_1\
    );
\rWaySelect[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_gFT_nxt_state__0\(2),
      I1 => \rWaySelect_reg[7]_1\(0),
      O => rWaySelect(0)
    );
\rWaySelect[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_gFT_nxt_state__0\(2),
      I1 => \rWaySelect_reg[7]_1\(1),
      O => rWaySelect(1)
    );
\rWaySelect[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_gFT_nxt_state__0\(2),
      I1 => \rWaySelect_reg[7]_1\(2),
      O => rWaySelect(2)
    );
\rWaySelect[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_gFT_nxt_state__0\(2),
      I1 => \rWaySelect_reg[7]_1\(3),
      O => rWaySelect(3)
    );
\rWaySelect[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_gFT_nxt_state__0\(2),
      I1 => \rWaySelect_reg[7]_1\(4),
      O => rWaySelect(4)
    );
\rWaySelect[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_gFT_nxt_state__0\(2),
      I1 => \rWaySelect_reg[7]_1\(5),
      O => rWaySelect(5)
    );
\rWaySelect[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_gFT_nxt_state__0\(2),
      I1 => \rWaySelect_reg[7]_1\(6),
      O => rWaySelect(6)
    );
\rWaySelect[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_gFT_nxt_state__0\(2),
      I1 => \rWaySelect_reg[7]_1\(7),
      O => rWaySelect(7)
    );
\rWaySelect_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rSourceID(0),
      CLR => iReset,
      D => rWaySelect(0),
      Q => \rWaySelect_reg[7]_0\(0)
    );
\rWaySelect_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rSourceID(0),
      CLR => iReset,
      D => rWaySelect(1),
      Q => \rWaySelect_reg[7]_0\(1)
    );
\rWaySelect_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rSourceID(0),
      CLR => iReset,
      D => rWaySelect(2),
      Q => \rWaySelect_reg[7]_0\(2)
    );
\rWaySelect_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rSourceID(0),
      CLR => iReset,
      D => rWaySelect(3),
      Q => \rWaySelect_reg[7]_0\(3)
    );
\rWaySelect_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rSourceID(0),
      CLR => iReset,
      D => rWaySelect(4),
      Q => \rWaySelect_reg[7]_0\(4)
    );
\rWaySelect_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rSourceID(0),
      CLR => iReset,
      D => rWaySelect(5),
      Q => \rWaySelect_reg[7]_0\(5)
    );
\rWaySelect_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rSourceID(0),
      CLR => iReset,
      D => rWaySelect(6),
      Q => \rWaySelect_reg[7]_0\(6)
    );
\rWaySelect_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rSourceID(0),
      CLR => iReset,
      D => rWaySelect(7),
      Q => \rWaySelect_reg[7]_0\(7)
    );
\r_gFT_cur_state[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00E000E000E000"
    )
        port map (
      I0 => \r_gFT_cur_state[10]_i_2_n_0\,
      I1 => \r_gFT_cur_state[10]_i_3_n_0\,
      I2 => r_gFT_cur_state(10),
      I3 => \r_gFT_cur_state[10]_i_4_n_0\,
      I4 => r_gFT_cur_state(9),
      I5 => wPM_LastStep_PCG_PM(0),
      O => \r_gFT_nxt_state__0\(10)
    );
\r_gFT_cur_state[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => r_gFT_cur_state(8),
      I1 => r_gFT_cur_state(9),
      I2 => r_gFT_cur_state(3),
      I3 => \^r_gft_cur_state_reg[2]_0\(1),
      I4 => r_pTF_cur_state(0),
      I5 => r_pTF_cur_state(7),
      O => \r_gFT_cur_state[10]_i_2_n_0\
    );
\r_gFT_cur_state[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => r_pTF_cur_state(6),
      I1 => r_pTF_cur_state(5),
      I2 => \rParameter[31]_i_4_n_0\,
      I3 => \^q\(0),
      I4 => r_pTF_cur_state(2),
      I5 => \r_pTF_cur_state[7]_i_5_n_0\,
      O => \r_gFT_cur_state[10]_i_3_n_0\
    );
\r_gFT_cur_state[10]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0012"
    )
        port map (
      I0 => \r_gFT_cur_state[10]_i_6_n_0\,
      I1 => \r_gFT_cur_state[10]_i_7_n_0\,
      I2 => \r_gFT_cur_state[10]_i_8_n_0\,
      I3 => \r_gFT_cur_state[10]_i_9_n_0\,
      O => \r_gFT_cur_state[10]_i_4_n_0\
    );
\r_gFT_cur_state[10]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => r_pTF_cur_state(0),
      I1 => \^r_gft_cur_state_reg[2]_0\(0),
      I2 => \^r_gft_cur_state_reg[2]_0\(1),
      I3 => r_gFT_cur_state(3),
      I4 => r_gFT_cur_state(4),
      O => \r_gFT_cur_state[10]_i_6_n_0\
    );
\r_gFT_cur_state[10]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEE8"
    )
        port map (
      I0 => r_pTF_cur_state(0),
      I1 => \^r_gft_cur_state_reg[2]_0\(0),
      I2 => \^r_gft_cur_state_reg[2]_0\(1),
      I3 => r_gFT_cur_state(3),
      I4 => r_gFT_cur_state(4),
      O => \r_gFT_cur_state[10]_i_7_n_0\
    );
\r_gFT_cur_state[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010116"
    )
        port map (
      I0 => r_gFT_cur_state(5),
      I1 => r_gFT_cur_state(6),
      I2 => r_gFT_cur_state(7),
      I3 => r_gFT_cur_state(8),
      I4 => r_gFT_cur_state(9),
      I5 => r_gFT_cur_state(10),
      O => \r_gFT_cur_state[10]_i_8_n_0\
    );
\r_gFT_cur_state[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFEE8"
    )
        port map (
      I0 => r_gFT_cur_state(5),
      I1 => r_gFT_cur_state(6),
      I2 => r_gFT_cur_state(7),
      I3 => r_gFT_cur_state(8),
      I4 => r_gFT_cur_state(9),
      I5 => r_gFT_cur_state(10),
      O => \r_gFT_cur_state[10]_i_9_n_0\
    );
\r_gFT_cur_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAFF"
    )
        port map (
      I0 => \r_pTF_cur_state[1]_i_3_n_0\,
      I1 => rPM_ReadReady_reg_0,
      I2 => \^r_gft_cur_state_reg[2]_0\(0),
      I3 => \r_gFT_cur_state[10]_i_4_n_0\,
      O => sel0(1)
    );
\r_gFT_cur_state[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D500"
    )
        port map (
      I0 => \rPM_NumOfData_reg[1]_1\,
      I1 => \r_gFT_cur_state_reg[3]_0\,
      I2 => \^r_gft_cur_state_reg[2]_0\(1),
      I3 => \r_gFT_cur_state[10]_i_4_n_0\,
      O => \r_gFT_nxt_state__0\(2)
    );
\r_gFT_cur_state[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \r_gFT_cur_state[10]_i_4_n_0\,
      I1 => \^r_gft_cur_state_reg[2]_0\(1),
      I2 => \r_gFT_cur_state_reg[3]_0\,
      O => \r_gFT_nxt_state__0\(3)
    );
\r_gFT_cur_state[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => r_gFT_cur_state(3),
      I1 => \r_gFT_cur_state[10]_i_4_n_0\,
      I2 => \rSourceID_reg_n_0_[0]\,
      O => \r_gFT_nxt_state__0\(4)
    );
\r_gFT_cur_state[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => r_gFT_cur_state(3),
      I1 => \r_gFT_cur_state[10]_i_4_n_0\,
      I2 => \rSourceID_reg_n_0_[0]\,
      O => \r_gFT_nxt_state__0\(5)
    );
\r_gFT_cur_state[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEE0000"
    )
        port map (
      I0 => r_gFT_cur_state(4),
      I1 => r_gFT_cur_state(5),
      I2 => \r_gFT_cur_state_reg[9]_0\,
      I3 => r_gFT_cur_state(6),
      I4 => \r_gFT_cur_state[10]_i_4_n_0\,
      O => \r_gFT_nxt_state__0\(6)
    );
\r_gFT_cur_state[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ECFF202000000000"
    )
        port map (
      I0 => \^rpm_pcommand_reg[3]_0\(0),
      I1 => \rPM_PCommand_reg[1]_2\,
      I2 => r_gFT_cur_state(6),
      I3 => \^rpm_pcommand_reg[3]_0\(1),
      I4 => r_gFT_cur_state(7),
      I5 => \r_gFT_cur_state[10]_i_4_n_0\,
      O => \r_gFT_nxt_state__0\(7)
    );
\r_gFT_cur_state[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3D0D0D000000000"
    )
        port map (
      I0 => \^rpm_pcommand_reg[3]_0\(0),
      I1 => \rPM_PCommand_reg[1]_2\,
      I2 => r_gFT_cur_state(8),
      I3 => r_gFT_cur_state(7),
      I4 => \^rpm_pcommand_reg[3]_0\(1),
      I5 => \r_gFT_cur_state[10]_i_4_n_0\,
      O => \r_gFT_nxt_state__0\(8)
    );
\r_gFT_cur_state[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F002200"
    )
        port map (
      I0 => r_gFT_cur_state(9),
      I1 => wPM_LastStep_PCG_PM(0),
      I2 => \r_gFT_cur_state_reg[9]_0\,
      I3 => \r_gFT_cur_state[10]_i_4_n_0\,
      I4 => r_gFT_cur_state(8),
      O => \r_gFT_nxt_state__0\(9)
    );
\r_gFT_cur_state_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \r_gFT_nxt_state__0\(10),
      Q => r_gFT_cur_state(10)
    );
\r_gFT_cur_state_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => sel0(1),
      Q => \^r_gft_cur_state_reg[2]_0\(0)
    );
\r_gFT_cur_state_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \r_gFT_nxt_state__0\(2),
      Q => \^r_gft_cur_state_reg[2]_0\(1)
    );
\r_gFT_cur_state_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \r_gFT_nxt_state__0\(3),
      Q => r_gFT_cur_state(3)
    );
\r_gFT_cur_state_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \r_gFT_nxt_state__0\(4),
      Q => r_gFT_cur_state(4)
    );
\r_gFT_cur_state_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \r_gFT_nxt_state__0\(5),
      Q => r_gFT_cur_state(5)
    );
\r_gFT_cur_state_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \r_gFT_nxt_state__0\(6),
      Q => r_gFT_cur_state(6)
    );
\r_gFT_cur_state_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \r_gFT_nxt_state__0\(7),
      Q => r_gFT_cur_state(7)
    );
\r_gFT_cur_state_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \r_gFT_nxt_state__0\(8),
      Q => r_gFT_cur_state(8)
    );
\r_gFT_cur_state_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \r_gFT_nxt_state__0\(9),
      Q => r_gFT_cur_state(9)
    );
\r_pTF_cur_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \r_pTF_cur_state[7]_i_4_n_0\,
      I1 => \rParameter_reg[0]_0\,
      I2 => \r_pTF_cur_state[1]_i_3_n_0\,
      O => \r_pTF_nxt_state__0\(1)
    );
\r_pTF_cur_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => \r_pTF_cur_state[7]_i_2_n_0\,
      I1 => \^r_gft_cur_state_reg[2]_0\(1),
      I2 => r_gFT_cur_state(3),
      I3 => \r_pTF_cur_state[1]_i_4_n_0\,
      I4 => r_pTF_cur_state(7),
      I5 => r_pTF_cur_state(0),
      O => \r_pTF_cur_state[1]_i_3_n_0\
    );
\r_pTF_cur_state[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => r_gFT_cur_state(8),
      I1 => r_gFT_cur_state(9),
      O => \r_pTF_cur_state[1]_i_4_n_0\
    );
\r_pTF_cur_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4040F040"
    )
        port map (
      I0 => rPM_ReadReady_reg_0,
      I1 => \^q\(0),
      I2 => \r_pTF_cur_state[7]_i_4_n_0\,
      I3 => r_pTF_cur_state(2),
      I4 => wPM_ReadValid_PCG_PM,
      O => \r_pTF_nxt_state__0\(2)
    );
\r_pTF_cur_state[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF7"
    )
        port map (
      I0 => iOpcode(2),
      I1 => iTargetID(0),
      I2 => \rSourceID_reg[2]_0\,
      I3 => iOpcode(0),
      I4 => iOpcode(1),
      I5 => \r_pTF_cur_state[2]_i_2\,
      O => \iOpcode[5]\
    );
\r_pTF_cur_state[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => wPM_ReadValid_PCG_PM,
      I1 => \r_pTF_cur_state[7]_i_4_n_0\,
      I2 => r_pTF_cur_state(2),
      O => \r_pTF_nxt_state__0\(3)
    );
\r_pTF_cur_state[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => wPM_ReadValid_PCG_PM,
      I1 => \r_pTF_cur_state[7]_i_4_n_0\,
      I2 => r_pTF_cur_state(4),
      I3 => r_pTF_cur_state(3),
      O => \r_pTF_nxt_state__0\(4)
    );
\r_pTF_cur_state[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => wPM_ReadValid_PCG_PM,
      I1 => \r_pTF_cur_state[7]_i_4_n_0\,
      I2 => r_pTF_cur_state(4),
      I3 => r_pTF_cur_state(3),
      O => \r_pTF_nxt_state__0\(5)
    );
\r_pTF_cur_state[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AE00"
    )
        port map (
      I0 => r_pTF_cur_state(5),
      I1 => r_pTF_cur_state(6),
      I2 => iReadReady,
      I3 => \r_pTF_cur_state[7]_i_4_n_0\,
      O => \r_pTF_nxt_state__0\(6)
    );
\r_pTF_cur_state[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8000088880000"
    )
        port map (
      I0 => r_pTF_cur_state(6),
      I1 => iReadReady,
      I2 => \r_pTF_cur_state[7]_i_2_n_0\,
      I3 => \r_pTF_cur_state[7]_i_3_n_0\,
      I4 => \r_pTF_cur_state[7]_i_4_n_0\,
      I5 => r_pTF_cur_state(7),
      O => \r_pTF_nxt_state__0\(7)
    );
\r_pTF_cur_state[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \r_pTF_cur_state[7]_i_5_n_0\,
      I1 => r_pTF_cur_state(2),
      I2 => \^q\(0),
      I3 => \rParameter[15]_i_3_n_0\,
      I4 => r_gFT_cur_state(10),
      O => \r_pTF_cur_state[7]_i_2_n_0\
    );
\r_pTF_cur_state[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => r_pTF_cur_state(0),
      I1 => \^r_gft_cur_state_reg[2]_0\(1),
      I2 => r_gFT_cur_state(3),
      I3 => r_gFT_cur_state(9),
      I4 => r_gFT_cur_state(8),
      O => \r_pTF_cur_state[7]_i_3_n_0\
    );
\r_pTF_cur_state[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0012"
    )
        port map (
      I0 => \r_pTF_cur_state[7]_i_6_n_0\,
      I1 => \r_pTF_cur_state[7]_i_7_n_0\,
      I2 => \r_pTF_cur_state[7]_i_8_n_0\,
      I3 => \r_pTF_cur_state[7]_i_9_n_0\,
      O => \r_pTF_cur_state[7]_i_4_n_0\
    );
\r_pTF_cur_state[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => r_gFT_cur_state(7),
      I1 => r_gFT_cur_state(5),
      I2 => r_gFT_cur_state(4),
      I3 => r_gFT_cur_state(6),
      I4 => \^r_gft_cur_state_reg[2]_0\(0),
      O => \r_pTF_cur_state[7]_i_5_n_0\
    );
\r_pTF_cur_state[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0116"
    )
        port map (
      I0 => r_pTF_cur_state(0),
      I1 => \^q\(0),
      I2 => r_pTF_cur_state(2),
      I3 => r_pTF_cur_state(3),
      O => \r_pTF_cur_state[7]_i_6_n_0\
    );
\r_pTF_cur_state[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEE8"
    )
        port map (
      I0 => r_pTF_cur_state(0),
      I1 => \^q\(0),
      I2 => r_pTF_cur_state(2),
      I3 => r_pTF_cur_state(3),
      O => \r_pTF_cur_state[7]_i_7_n_0\
    );
\r_pTF_cur_state[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0116"
    )
        port map (
      I0 => r_pTF_cur_state(4),
      I1 => r_pTF_cur_state(5),
      I2 => r_pTF_cur_state(6),
      I3 => r_pTF_cur_state(7),
      O => \r_pTF_cur_state[7]_i_8_n_0\
    );
\r_pTF_cur_state[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEE8"
    )
        port map (
      I0 => r_pTF_cur_state(4),
      I1 => r_pTF_cur_state(5),
      I2 => r_pTF_cur_state(6),
      I3 => r_pTF_cur_state(7),
      O => \r_pTF_cur_state[7]_i_9_n_0\
    );
\r_pTF_cur_state_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => iSystemClock,
      CE => '1',
      D => '0',
      PRE => iReset,
      Q => r_pTF_cur_state(0)
    );
\r_pTF_cur_state_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \r_pTF_nxt_state__0\(1),
      Q => \^q\(0)
    );
\r_pTF_cur_state_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \r_pTF_nxt_state__0\(2),
      Q => r_pTF_cur_state(2)
    );
\r_pTF_cur_state_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \r_pTF_nxt_state__0\(3),
      Q => r_pTF_cur_state(3)
    );
\r_pTF_cur_state_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \r_pTF_nxt_state__0\(4),
      Q => r_pTF_cur_state(4)
    );
\r_pTF_cur_state_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \r_pTF_nxt_state__0\(5),
      Q => r_pTF_cur_state(5)
    );
\r_pTF_cur_state_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \r_pTF_nxt_state__0\(6),
      Q => r_pTF_cur_state(6)
    );
\r_pTF_cur_state_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \r_pTF_nxt_state__0\(7),
      Q => r_pTF_cur_state(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_v2nfc_0_2_NPCG_Toggle_MNC_readID is
  port (
    \FSM_onehot_rCurState_reg[0]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    iReset_0 : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[0]_1\ : out STD_LOGIC;
    iOpcode_3_sp_1 : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[1]_0\ : out STD_LOGIC;
    rCMDReady_reg : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[2]_0\ : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[5]_0\ : out STD_LOGIC;
    iReset_1 : out STD_LOGIC;
    iReset_2 : out STD_LOGIC;
    iReset_3 : out STD_LOGIC;
    \rPM_NumOfData_reg[4]\ : out STD_LOGIC;
    iReset_4 : out STD_LOGIC;
    \rTrfLength_reg[7]_0\ : out STD_LOGIC;
    wPM_NumOfData_PCG_PM : out STD_LOGIC_VECTOR ( 4 downto 0 );
    iReset_5 : out STD_LOGIC;
    iReset_6 : out STD_LOGIC;
    iReset_7 : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[0]_2\ : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[0]_3\ : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[0]_4\ : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[0]_5\ : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[0]_6\ : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[0]_7\ : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[0]_8\ : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[0]_9\ : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[0]_10\ : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[6]_0\ : out STD_LOGIC;
    \rTargetWay_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    iReset : in STD_LOGIC;
    \rPCommand_reg[0]\ : in STD_LOGIC;
    \rNumOfCommand_reg[8]\ : in STD_LOGIC;
    \rNumOfData[5]_i_2\ : in STD_LOGIC;
    wbCMDReadySet : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wbCMDStartSet : in STD_LOGIC_VECTOR ( 0 to 0 );
    wPM_LastStep_PCG_PM : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_rCurState_reg[1]_1\ : in STD_LOGIC;
    iOpcode : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_rCurState[1]_i_2__2\ : in STD_LOGIC;
    rPM_ONOFF_reg : in STD_LOGIC;
    rPM_ONOFF_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rPM_ONOFF_reg_1 : in STD_LOGIC;
    rPM_ONOFF_reg_2 : in STD_LOGIC;
    \wPBR_Start0__0\ : in STD_LOGIC;
    \rPCommand_reg[6]\ : in STD_LOGIC;
    wPBRReady : in STD_LOGIC;
    \rPCommand_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rPCommand_reg[0]_0\ : in STD_LOGIC;
    wMNC_N_init_PM_PCommandOption : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rNumOfData[4]_i_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rNumOfData[7]_i_2\ : in STD_LOGIC;
    \rNumOfData[7]_i_2_0\ : in STD_LOGIC;
    \rNumOfCommand_reg[8]_0\ : in STD_LOGIC;
    \rNumOfCommand_reg[8]_1\ : in STD_LOGIC;
    \rNumOfCommand_reg[10]\ : in STD_LOGIC;
    \rNumOfCommand_reg[12]\ : in STD_LOGIC;
    \rNumOfCommand_reg[14]\ : in STD_LOGIC;
    \rNumOfCommand_reg[15]\ : in STD_LOGIC;
    CABuffer_i_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wMNC_N_init_PM_CAData : in STD_LOGIC_VECTOR ( 0 to 0 );
    CABuffer_i_1 : in STD_LOGIC;
    CABuffer_i_1_0 : in STD_LOGIC;
    CABuffer_i_1_1 : in STD_LOGIC;
    \FSM_onehot_rCurState_reg[8]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    iSystemClock : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rTargetWay_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \rColAddress_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sys_top_v2nfc_0_2_NPCG_Toggle_MNC_readID : entity is "NPCG_Toggle_MNC_readID";
end sys_top_v2nfc_0_2_NPCG_Toggle_MNC_readID;

architecture STRUCTURE of sys_top_v2nfc_0_2_NPCG_Toggle_MNC_readID is
  signal \FSM_onehot_rCurState[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rCurState[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rCurState[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rCurState[5]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rCurState_reg_n_0_[3]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal iOpcode_3_sn_1 : STD_LOGIC;
  signal in11 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^rcmdready_reg\ : STD_LOGIC;
  signal \rColAddress_reg_n_0_[0]\ : STD_LOGIC;
  signal \rColAddress_reg_n_0_[1]\ : STD_LOGIC;
  signal \rColAddress_reg_n_0_[2]\ : STD_LOGIC;
  signal \rColAddress_reg_n_0_[3]\ : STD_LOGIC;
  signal \rColAddress_reg_n_0_[4]\ : STD_LOGIC;
  signal \rColAddress_reg_n_0_[5]\ : STD_LOGIC;
  signal \rColAddress_reg_n_0_[6]\ : STD_LOGIC;
  signal \rColAddress_reg_n_0_[7]\ : STD_LOGIC;
  signal rTrfLength : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal wMNC_readID_PM_CAData : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wMNC_readID_PM_CASelect : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_rCurState[1]_i_1__2\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \FSM_onehot_rCurState[3]_i_1\ : label is "soft_lutpair97";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[0]\ : label is "State_NCmdIssue:000000100,State_NCmdWrite0:000001000,State_WaitDone:100000000,State_NTimer2Issue:010000000,State_NPBRIssue:000000010,State_Idle:000000001,State_NCmdWrite1:000010000,State_NTimer1Issue:000100000,State_DIIssue:001000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[1]\ : label is "State_NCmdIssue:000000100,State_NCmdWrite0:000001000,State_WaitDone:100000000,State_NTimer2Issue:010000000,State_NPBRIssue:000000010,State_Idle:000000001,State_NCmdWrite1:000010000,State_NTimer1Issue:000100000,State_DIIssue:001000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[2]\ : label is "State_NCmdIssue:000000100,State_NCmdWrite0:000001000,State_WaitDone:100000000,State_NTimer2Issue:010000000,State_NPBRIssue:000000010,State_Idle:000000001,State_NCmdWrite1:000010000,State_NTimer1Issue:000100000,State_DIIssue:001000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[3]\ : label is "State_NCmdIssue:000000100,State_NCmdWrite0:000001000,State_WaitDone:100000000,State_NTimer2Issue:010000000,State_NPBRIssue:000000010,State_Idle:000000001,State_NCmdWrite1:000010000,State_NTimer1Issue:000100000,State_DIIssue:001000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[4]\ : label is "State_NCmdIssue:000000100,State_NCmdWrite0:000001000,State_WaitDone:100000000,State_NTimer2Issue:010000000,State_NPBRIssue:000000010,State_Idle:000000001,State_NCmdWrite1:000010000,State_NTimer1Issue:000100000,State_DIIssue:001000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[5]\ : label is "State_NCmdIssue:000000100,State_NCmdWrite0:000001000,State_WaitDone:100000000,State_NTimer2Issue:010000000,State_NPBRIssue:000000010,State_Idle:000000001,State_NCmdWrite1:000010000,State_NTimer1Issue:000100000,State_DIIssue:001000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[6]\ : label is "State_NCmdIssue:000000100,State_NCmdWrite0:000001000,State_WaitDone:100000000,State_NTimer2Issue:010000000,State_NPBRIssue:000000010,State_Idle:000000001,State_NCmdWrite1:000010000,State_NTimer1Issue:000100000,State_DIIssue:001000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[7]\ : label is "State_NCmdIssue:000000100,State_NCmdWrite0:000001000,State_WaitDone:100000000,State_NTimer2Issue:010000000,State_NPBRIssue:000000010,State_Idle:000000001,State_NCmdWrite1:000010000,State_NTimer1Issue:000100000,State_DIIssue:001000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[8]\ : label is "State_NCmdIssue:000000100,State_NCmdWrite0:000001000,State_WaitDone:100000000,State_NTimer2Issue:010000000,State_NPBRIssue:000000010,State_Idle:000000001,State_NCmdWrite1:000010000,State_NTimer1Issue:000100000,State_DIIssue:001000000";
  attribute SOFT_HLUTNM of \rDQBufferWaddrssA[13]_i_12\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \rLCH_cur_state[2]_i_9\ : label is "soft_lutpair97";
begin
  Q(6 downto 0) <= \^q\(6 downto 0);
  iOpcode_3_sp_1 <= iOpcode_3_sn_1;
  rCMDReady_reg <= \^rcmdready_reg\;
CABuffer_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000004F4FFF4F"
    )
        port map (
      I0 => \^q\(0),
      I1 => wMNC_readID_PM_CASelect,
      I2 => \rPCommand_reg[0]\,
      I3 => CABuffer_i_1,
      I4 => CABuffer_i_1_0,
      I5 => CABuffer_i_1_1,
      O => \FSM_onehot_rCurState_reg[0]_10\
    );
CABuffer_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD000F00DDFF0FFF"
    )
        port map (
      I0 => wMNC_readID_PM_CAData(7),
      I1 => \^q\(0),
      I2 => CABuffer_i_2(7),
      I3 => wbCMDReadySet(0),
      I4 => \rPCommand_reg[0]\,
      I5 => wMNC_N_init_PM_CAData(0),
      O => \FSM_onehot_rCurState_reg[0]_9\
    );
CABuffer_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD000F00DDFF0FFF"
    )
        port map (
      I0 => wMNC_readID_PM_CAData(6),
      I1 => \^q\(0),
      I2 => CABuffer_i_2(6),
      I3 => wbCMDReadySet(0),
      I4 => \rPCommand_reg[0]\,
      I5 => wMNC_N_init_PM_CAData(0),
      O => \FSM_onehot_rCurState_reg[0]_8\
    );
CABuffer_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD000F00DDFF0FFF"
    )
        port map (
      I0 => wMNC_readID_PM_CAData(5),
      I1 => \^q\(0),
      I2 => CABuffer_i_2(5),
      I3 => wbCMDReadySet(0),
      I4 => \rPCommand_reg[0]\,
      I5 => wMNC_N_init_PM_CAData(0),
      O => \FSM_onehot_rCurState_reg[0]_7\
    );
CABuffer_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD000F00DDFF0FFF"
    )
        port map (
      I0 => wMNC_readID_PM_CAData(4),
      I1 => \^q\(0),
      I2 => CABuffer_i_2(4),
      I3 => wbCMDReadySet(0),
      I4 => \rPCommand_reg[0]\,
      I5 => wMNC_N_init_PM_CAData(0),
      O => \FSM_onehot_rCurState_reg[0]_6\
    );
CABuffer_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD000F00DDFF0FFF"
    )
        port map (
      I0 => wMNC_readID_PM_CAData(3),
      I1 => \^q\(0),
      I2 => CABuffer_i_2(3),
      I3 => wbCMDReadySet(0),
      I4 => \rPCommand_reg[0]\,
      I5 => wMNC_N_init_PM_CAData(0),
      O => \FSM_onehot_rCurState_reg[0]_5\
    );
CABuffer_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD000F00DDFF0FFF"
    )
        port map (
      I0 => wMNC_readID_PM_CAData(2),
      I1 => \^q\(0),
      I2 => CABuffer_i_2(2),
      I3 => wbCMDReadySet(0),
      I4 => \rPCommand_reg[0]\,
      I5 => wMNC_N_init_PM_CAData(0),
      O => \FSM_onehot_rCurState_reg[0]_4\
    );
CABuffer_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD000F00DDFF0FFF"
    )
        port map (
      I0 => wMNC_readID_PM_CAData(1),
      I1 => \^q\(0),
      I2 => CABuffer_i_2(1),
      I3 => wbCMDReadySet(0),
      I4 => \rPCommand_reg[0]\,
      I5 => wMNC_N_init_PM_CAData(0),
      O => \FSM_onehot_rCurState_reg[0]_3\
    );
CABuffer_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD000F00DDFF0FFF"
    )
        port map (
      I0 => wMNC_readID_PM_CAData(0),
      I1 => \^q\(0),
      I2 => CABuffer_i_2(0),
      I3 => wbCMDReadySet(0),
      I4 => \rPCommand_reg[0]\,
      I5 => wMNC_N_init_PM_CAData(0),
      O => \FSM_onehot_rCurState_reg[0]_2\
    );
CABuffer_i_30: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F888"
    )
        port map (
      I0 => wMNC_readID_PM_CASelect,
      I1 => in11(7),
      I2 => \FSM_onehot_rCurState_reg_n_0_[3]\,
      I3 => \rColAddress_reg_n_0_[7]\,
      I4 => iReset,
      O => wMNC_readID_PM_CAData(7)
    );
CABuffer_i_33: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F888"
    )
        port map (
      I0 => wMNC_readID_PM_CASelect,
      I1 => in11(6),
      I2 => \FSM_onehot_rCurState_reg_n_0_[3]\,
      I3 => \rColAddress_reg_n_0_[6]\,
      I4 => iReset,
      O => wMNC_readID_PM_CAData(6)
    );
CABuffer_i_36: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F888"
    )
        port map (
      I0 => wMNC_readID_PM_CASelect,
      I1 => in11(5),
      I2 => \FSM_onehot_rCurState_reg_n_0_[3]\,
      I3 => \rColAddress_reg_n_0_[5]\,
      I4 => iReset,
      O => wMNC_readID_PM_CAData(5)
    );
CABuffer_i_39: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F888"
    )
        port map (
      I0 => wMNC_readID_PM_CASelect,
      I1 => in11(4),
      I2 => \FSM_onehot_rCurState_reg_n_0_[3]\,
      I3 => \rColAddress_reg_n_0_[4]\,
      I4 => iReset,
      O => wMNC_readID_PM_CAData(4)
    );
CABuffer_i_42: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F888"
    )
        port map (
      I0 => wMNC_readID_PM_CASelect,
      I1 => in11(3),
      I2 => \FSM_onehot_rCurState_reg_n_0_[3]\,
      I3 => \rColAddress_reg_n_0_[3]\,
      I4 => iReset,
      O => wMNC_readID_PM_CAData(3)
    );
CABuffer_i_45: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F888"
    )
        port map (
      I0 => wMNC_readID_PM_CASelect,
      I1 => in11(2),
      I2 => \FSM_onehot_rCurState_reg_n_0_[3]\,
      I3 => \rColAddress_reg_n_0_[2]\,
      I4 => iReset,
      O => wMNC_readID_PM_CAData(2)
    );
CABuffer_i_48: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F888"
    )
        port map (
      I0 => wMNC_readID_PM_CASelect,
      I1 => in11(1),
      I2 => \FSM_onehot_rCurState_reg_n_0_[3]\,
      I3 => \rColAddress_reg_n_0_[1]\,
      I4 => iReset,
      O => wMNC_readID_PM_CAData(1)
    );
CABuffer_i_51: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F888"
    )
        port map (
      I0 => wMNC_readID_PM_CASelect,
      I1 => in11(0),
      I2 => \FSM_onehot_rCurState_reg_n_0_[3]\,
      I3 => \rColAddress_reg_n_0_[0]\,
      I4 => iReset,
      O => wMNC_readID_PM_CAData(0)
    );
\FSM_onehot_rCurState[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => wbCMDStartSet(0),
      I1 => \^q\(0),
      I2 => \^q\(6),
      I3 => wPM_LastStep_PCG_PM(0),
      O => \FSM_onehot_rCurState[0]_i_1__2_n_0\
    );
\FSM_onehot_rCurState[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => wbCMDStartSet(0),
      I1 => \^q\(0),
      I2 => \FSM_onehot_rCurState_reg[1]_1\,
      I3 => \^q\(1),
      O => \FSM_onehot_rCurState[1]_i_1__2_n_0\
    );
\FSM_onehot_rCurState[1]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FFFFF"
    )
        port map (
      I0 => iOpcode(2),
      I1 => iOpcode(3),
      I2 => iOpcode(0),
      I3 => \FSM_onehot_rCurState[1]_i_2__2\,
      I4 => iOpcode(1),
      O => iOpcode_3_sn_1
    );
\FSM_onehot_rCurState[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(2),
      I1 => wPM_LastStep_PCG_PM(2),
      O => \FSM_onehot_rCurState[3]_i_1_n_0\
    );
\FSM_onehot_rCurState[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => wMNC_readID_PM_CASelect,
      I1 => wPM_LastStep_PCG_PM(1),
      I2 => \^q\(3),
      O => \FSM_onehot_rCurState[5]_i_1_n_0\
    );
\FSM_onehot_rCurState_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => iSystemClock,
      CE => '1',
      D => \FSM_onehot_rCurState[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => iReset
    );
\FSM_onehot_rCurState_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iSystemClock,
      CE => '1',
      D => \FSM_onehot_rCurState[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => iReset
    );
\FSM_onehot_rCurState_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iSystemClock,
      CE => '1',
      D => \FSM_onehot_rCurState_reg[8]_0\(0),
      Q => \^q\(2),
      R => iReset
    );
\FSM_onehot_rCurState_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iSystemClock,
      CE => '1',
      D => \FSM_onehot_rCurState[3]_i_1_n_0\,
      Q => \FSM_onehot_rCurState_reg_n_0_[3]\,
      R => iReset
    );
\FSM_onehot_rCurState_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iSystemClock,
      CE => '1',
      D => \FSM_onehot_rCurState_reg_n_0_[3]\,
      Q => wMNC_readID_PM_CASelect,
      R => iReset
    );
\FSM_onehot_rCurState_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iSystemClock,
      CE => '1',
      D => \FSM_onehot_rCurState[5]_i_1_n_0\,
      Q => \^q\(3),
      R => iReset
    );
\FSM_onehot_rCurState_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iSystemClock,
      CE => '1',
      D => \FSM_onehot_rCurState_reg[8]_0\(1),
      Q => \^q\(4),
      R => iReset
    );
\FSM_onehot_rCurState_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iSystemClock,
      CE => '1',
      D => \FSM_onehot_rCurState_reg[8]_0\(2),
      Q => \^q\(5),
      R => iReset
    );
\FSM_onehot_rCurState_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iSystemClock,
      CE => '1',
      D => \FSM_onehot_rCurState_reg[8]_0\(3),
      Q => \^q\(6),
      R => iReset
    );
\rColAddress_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rColAddress_reg[15]_0\(0),
      Q => \rColAddress_reg_n_0_[0]\,
      R => iReset
    );
\rColAddress_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rColAddress_reg[15]_0\(10),
      Q => in11(2),
      R => iReset
    );
\rColAddress_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rColAddress_reg[15]_0\(11),
      Q => in11(3),
      R => iReset
    );
\rColAddress_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rColAddress_reg[15]_0\(12),
      Q => in11(4),
      R => iReset
    );
\rColAddress_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rColAddress_reg[15]_0\(13),
      Q => in11(5),
      R => iReset
    );
\rColAddress_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rColAddress_reg[15]_0\(14),
      Q => in11(6),
      R => iReset
    );
\rColAddress_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rColAddress_reg[15]_0\(15),
      Q => in11(7),
      R => iReset
    );
\rColAddress_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rColAddress_reg[15]_0\(1),
      Q => \rColAddress_reg_n_0_[1]\,
      R => iReset
    );
\rColAddress_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rColAddress_reg[15]_0\(2),
      Q => \rColAddress_reg_n_0_[2]\,
      R => iReset
    );
\rColAddress_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rColAddress_reg[15]_0\(3),
      Q => \rColAddress_reg_n_0_[3]\,
      R => iReset
    );
\rColAddress_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rColAddress_reg[15]_0\(4),
      Q => \rColAddress_reg_n_0_[4]\,
      R => iReset
    );
\rColAddress_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rColAddress_reg[15]_0\(5),
      Q => \rColAddress_reg_n_0_[5]\,
      R => iReset
    );
\rColAddress_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rColAddress_reg[15]_0\(6),
      Q => \rColAddress_reg_n_0_[6]\,
      R => iReset
    );
\rColAddress_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rColAddress_reg[15]_0\(7),
      Q => \rColAddress_reg_n_0_[7]\,
      R => iReset
    );
\rColAddress_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rColAddress_reg[15]_0\(8),
      Q => in11(0),
      R => iReset
    );
\rColAddress_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rColAddress_reg[15]_0\(9),
      Q => in11(1),
      R => iReset
    );
\rDQBufferWaddrssA[13]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(0),
      O => \FSM_onehot_rCurState_reg[6]_0\
    );
\rLCH_cur_state[2]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      I2 => \rPCommand_reg[0]\,
      O => \FSM_onehot_rCurState_reg[0]_1\
    );
\rNumOfCommand[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055555444"
    )
        port map (
      I0 => iReset,
      I1 => \^q\(2),
      I2 => \^q\(4),
      I3 => rTrfLength(0),
      I4 => \^q\(5),
      I5 => \rNumOfCommand_reg[8]\,
      O => iReset_1
    );
\rNumOfCommand[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055555444"
    )
        port map (
      I0 => iReset,
      I1 => \^q\(3),
      I2 => \^q\(4),
      I3 => rTrfLength(1),
      I4 => \^q\(5),
      I5 => \rNumOfCommand_reg[8]\,
      O => iReset_2
    );
\rNumOfCommand[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055555444"
    )
        port map (
      I0 => iReset,
      I1 => \^q\(3),
      I2 => \^q\(4),
      I3 => rTrfLength(2),
      I4 => \^q\(5),
      I5 => \rNumOfCommand_reg[8]\,
      O => iReset_3
    );
\rNumOfCommand[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00005540FFFFFFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(4),
      I2 => rTrfLength(3),
      I3 => \^q\(3),
      I4 => iReset,
      I5 => \rPCommand_reg[0]\,
      O => \FSM_onehot_rCurState_reg[0]_0\
    );
\rNumOfData[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002000AAAAAAAA"
    )
        port map (
      I0 => \rNumOfCommand_reg[8]_0\,
      I1 => iReset,
      I2 => \^q\(4),
      I3 => rTrfLength(10),
      I4 => \rNumOfCommand_reg[8]\,
      I5 => \rNumOfCommand_reg[10]\,
      O => wPM_NumOfData_PCG_PM(1)
    );
\rNumOfData[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => iReset,
      I1 => \^q\(4),
      I2 => rTrfLength(11),
      I3 => wbCMDReadySet(0),
      I4 => \^q\(0),
      I5 => \rPCommand_reg[0]\,
      O => iReset_6
    );
\rNumOfData[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002000AAAAAAAA"
    )
        port map (
      I0 => \rNumOfCommand_reg[8]_0\,
      I1 => iReset,
      I2 => \^q\(4),
      I3 => rTrfLength(12),
      I4 => \rNumOfCommand_reg[8]\,
      I5 => \rNumOfCommand_reg[12]\,
      O => wPM_NumOfData_PCG_PM(2)
    );
\rNumOfData[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => iReset,
      I1 => \^q\(4),
      I2 => rTrfLength(13),
      I3 => wbCMDReadySet(0),
      I4 => \^q\(0),
      I5 => \rPCommand_reg[0]\,
      O => iReset_7
    );
\rNumOfData[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002000AAAAAAAA"
    )
        port map (
      I0 => \rNumOfCommand_reg[8]_0\,
      I1 => iReset,
      I2 => \^q\(4),
      I3 => rTrfLength(14),
      I4 => \rNumOfCommand_reg[8]\,
      I5 => \rNumOfCommand_reg[14]\,
      O => wPM_NumOfData_PCG_PM(3)
    );
\rNumOfData[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888A888888888888"
    )
        port map (
      I0 => \rNumOfCommand_reg[8]_0\,
      I1 => \rNumOfCommand_reg[15]\,
      I2 => \rNumOfCommand_reg[8]\,
      I3 => iReset,
      I4 => \^q\(4),
      I5 => rTrfLength(15),
      O => wPM_NumOfData_PCG_PM(4)
    );
\rNumOfData[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3535353505353535"
    )
        port map (
      I0 => \rNumOfData[4]_i_2\(0),
      I1 => \^q\(0),
      I2 => \rPCommand_reg[0]\,
      I3 => rTrfLength(4),
      I4 => \^q\(4),
      I5 => iReset,
      O => \rPM_NumOfData_reg[4]\
    );
\rNumOfData[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0040FFFFFFFF"
    )
        port map (
      I0 => iReset,
      I1 => \^q\(4),
      I2 => rTrfLength(5),
      I3 => \rNumOfCommand_reg[8]\,
      I4 => \rNumOfData[5]_i_2\,
      I5 => wbCMDReadySet(1),
      O => iReset_0
    );
\rNumOfData[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => iReset,
      I1 => \^q\(4),
      I2 => rTrfLength(6),
      I3 => wbCMDReadySet(0),
      I4 => \^q\(0),
      I5 => \rPCommand_reg[0]\,
      O => iReset_4
    );
\rNumOfData[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF70000FFF7FFF7"
    )
        port map (
      I0 => rTrfLength(7),
      I1 => \^q\(4),
      I2 => iReset,
      I3 => \rNumOfCommand_reg[8]\,
      I4 => \rNumOfData[7]_i_2\,
      I5 => \rNumOfData[7]_i_2_0\,
      O => \rTrfLength_reg[7]_0\
    );
\rNumOfData[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002000AAAAAAAA"
    )
        port map (
      I0 => \rNumOfCommand_reg[8]_0\,
      I1 => iReset,
      I2 => \^q\(4),
      I3 => rTrfLength(8),
      I4 => \rNumOfCommand_reg[8]\,
      I5 => \rNumOfCommand_reg[8]_1\,
      O => wPM_NumOfData_PCG_PM(0)
    );
\rNumOfData[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => iReset,
      I1 => \^q\(4),
      I2 => rTrfLength(9),
      I3 => wbCMDReadySet(0),
      I4 => \^q\(0),
      I5 => \rPCommand_reg[0]\,
      O => iReset_5
    );
\rPBR_cur_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAAFFFFFFFFFFFF"
    )
        port map (
      I0 => \^rcmdready_reg\,
      I1 => rPM_ONOFF_reg,
      I2 => rPM_ONOFF_reg_0(0),
      I3 => rPM_ONOFF_reg_1,
      I4 => rPM_ONOFF_reg_2,
      I5 => \wPBR_Start0__0\,
      O => \FSM_onehot_rCurState_reg[1]_0\
    );
\rPCommand[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0EFFFFFE0EF0000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(5),
      I2 => \rPCommand_reg[0]\,
      I3 => \rPCommand_reg[0]_0\,
      I4 => wbCMDReadySet(0),
      I5 => wMNC_N_init_PM_PCommandOption(0),
      O => \FSM_onehot_rCurState_reg[5]_0\
    );
\rPCommand[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20202020F0000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => wbCMDReadySet(0),
      I3 => wPBRReady,
      I4 => \rPCommand_reg[3]\(0),
      I5 => \rPCommand_reg[0]\,
      O => \FSM_onehot_rCurState_reg[2]_0\
    );
\rPCommand[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD5DFDFD"
    )
        port map (
      I0 => wbCMDReadySet(0),
      I1 => \rPCommand_reg[6]\,
      I2 => \rPCommand_reg[0]\,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \^rcmdready_reg\
    );
\rTargetWay_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rTargetWay_reg[7]_1\(0),
      Q => \rTargetWay_reg[7]_0\(0),
      R => iReset
    );
\rTargetWay_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rTargetWay_reg[7]_1\(1),
      Q => \rTargetWay_reg[7]_0\(1),
      R => iReset
    );
\rTargetWay_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rTargetWay_reg[7]_1\(2),
      Q => \rTargetWay_reg[7]_0\(2),
      R => iReset
    );
\rTargetWay_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rTargetWay_reg[7]_1\(3),
      Q => \rTargetWay_reg[7]_0\(3),
      R => iReset
    );
\rTargetWay_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rTargetWay_reg[7]_1\(4),
      Q => \rTargetWay_reg[7]_0\(4),
      R => iReset
    );
\rTargetWay_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rTargetWay_reg[7]_1\(5),
      Q => \rTargetWay_reg[7]_0\(5),
      R => iReset
    );
\rTargetWay_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rTargetWay_reg[7]_1\(6),
      Q => \rTargetWay_reg[7]_0\(6),
      R => iReset
    );
\rTargetWay_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => \rTargetWay_reg[7]_1\(7),
      Q => \rTargetWay_reg[7]_0\(7),
      R => iReset
    );
\rTrfLength_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => D(0),
      Q => rTrfLength(0),
      R => iReset
    );
\rTrfLength_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => D(10),
      Q => rTrfLength(10),
      R => iReset
    );
\rTrfLength_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => D(11),
      Q => rTrfLength(11),
      R => iReset
    );
\rTrfLength_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => D(12),
      Q => rTrfLength(12),
      R => iReset
    );
\rTrfLength_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => D(13),
      Q => rTrfLength(13),
      R => iReset
    );
\rTrfLength_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => D(14),
      Q => rTrfLength(14),
      R => iReset
    );
\rTrfLength_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => D(15),
      Q => rTrfLength(15),
      R => iReset
    );
\rTrfLength_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => D(1),
      Q => rTrfLength(1),
      R => iReset
    );
\rTrfLength_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => D(2),
      Q => rTrfLength(2),
      R => iReset
    );
\rTrfLength_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => D(3),
      Q => rTrfLength(3),
      R => iReset
    );
\rTrfLength_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => D(4),
      Q => rTrfLength(4),
      R => iReset
    );
\rTrfLength_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => D(5),
      Q => rTrfLength(5),
      R => iReset
    );
\rTrfLength_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => D(6),
      Q => rTrfLength(6),
      R => iReset
    );
\rTrfLength_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => D(7),
      Q => rTrfLength(7),
      R => iReset
    );
\rTrfLength_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => D(8),
      Q => rTrfLength(8),
      R => iReset
    );
\rTrfLength_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => E(0),
      D => D(9),
      Q => rTrfLength(9),
      R => iReset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_v2nfc_0_2_NPCG_Toggle_MNC_readST is
  port (
    rCMDReady_reg_0 : out STD_LOGIC;
    rCMDReady_reg_1 : out STD_LOGIC;
    \rPM_PCommandOption_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rCMDReady_reg_2 : out STD_LOGIC;
    rCMDReady_reg_3 : out STD_LOGIC;
    rNANDPOE_reg : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_rST_cur_state_reg[10]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    iOpcode_3_sp_1 : out STD_LOGIC;
    \rPM_PCommand_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_rCurState_reg[8]\ : out STD_LOGIC;
    rCMDReady_reg_4 : out STD_LOGIC;
    rCMDReady_reg_5 : out STD_LOGIC;
    \rPM_NumOfData_reg[0]_0\ : out STD_LOGIC;
    \rPM_NumOfData_reg[4]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    wPM_NumOfData_PCG_PM : out STD_LOGIC_VECTOR ( 0 to 0 );
    rCMDReady_reg_6 : out STD_LOGIC;
    \rWaySelect_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \rPM_CAData_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    iSystemClock : in STD_LOGIC;
    iReset : in STD_LOGIC;
    wbCMDReadySet : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rPO_ReadEnable[3]_i_3\ : in STD_LOGIC;
    iOpcode : in STD_LOGIC_VECTOR ( 5 downto 0 );
    rMultiPlane_reg : in STD_LOGIC;
    wbCMDStartSet : in STD_LOGIC_VECTOR ( 0 to 0 );
    wPM_LastStep_PCG_PM : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rWaySelect_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \rPM_PCommand_reg[3]_0\ : in STD_LOGIC;
    wCMDValid_bCMD : in STD_LOGIC;
    \rReadStatusOption_reg[0]_0\ : in STD_LOGIC;
    iTargetID : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rPM_PCommand_reg[3]_1\ : in STD_LOGIC;
    wPBRReady : in STD_LOGIC;
    \rPM_PCommand_reg[1]_0\ : in STD_LOGIC;
    \rPM_PCommandOption[2]_i_3_0\ : in STD_LOGIC;
    \rPM_PCommand_reg[1]_1\ : in STD_LOGIC;
    \rPM_PCommandOption_reg[0]_1\ : in STD_LOGIC;
    \r_rST_cur_state_reg[11]_0\ : in STD_LOGIC;
    \rMNG_cur_state[3]_i_2\ : in STD_LOGIC;
    \rMNG_cur_state[3]_i_2_0\ : in STD_LOGIC;
    rRECDone_i_6 : in STD_LOGIC;
    rRECDone_i_6_0 : in STD_LOGIC;
    rRECDone_i_6_1 : in STD_LOGIC;
    \rNumOfCommand[0]_i_2\ : in STD_LOGIC;
    \rNumOfCommand[0]_i_2_0\ : in STD_LOGIC;
    \rNumOfCommand[0]_i_2_1\ : in STD_LOGIC;
    \rNumOfCommand_reg[3]\ : in STD_LOGIC;
    \rNumOfCommand_reg[3]_0\ : in STD_LOGIC;
    CABuffer_i_10 : in STD_LOGIC;
    CABuffer_i_10_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    iSourceID : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rRowAddress_reg[23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sys_top_v2nfc_0_2_NPCG_Toggle_MNC_readST : entity is "NPCG_Toggle_MNC_readST";
end sys_top_v2nfc_0_2_NPCG_Toggle_MNC_readST;

architecture STRUCTURE of sys_top_v2nfc_0_2_NPCG_Toggle_MNC_readST is
  signal data2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal data3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal iOpcode_3_sn_1 : STD_LOGIC;
  signal rCMDReady : STD_LOGIC;
  signal \^rcmdready_reg_0\ : STD_LOGIC;
  signal \rMNG_cur_state[3]_i_10_n_0\ : STD_LOGIC;
  signal \rMNG_cur_state[3]_i_11_n_0\ : STD_LOGIC;
  signal \rMNG_cur_state[3]_i_13_n_0\ : STD_LOGIC;
  signal \^rnandpoe_reg\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \rNumOfCommand[0]_i_6_n_0\ : STD_LOGIC;
  signal rPM_CAData : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \rPM_CAData[0]_i_2_n_0\ : STD_LOGIC;
  signal \rPM_CAData[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \rPM_CAData[3]_i_2_n_0\ : STD_LOGIC;
  signal \rPM_CAData[3]_i_3_n_0\ : STD_LOGIC;
  signal \rPM_CAData[4]_i_2_n_0\ : STD_LOGIC;
  signal \rPM_CAData[5]_i_2_n_0\ : STD_LOGIC;
  signal \rPM_CAData[6]_i_2_n_0\ : STD_LOGIC;
  signal rPM_CASelect : STD_LOGIC;
  signal rPM_NumOfData : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rPM_PCommand : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \rPM_PCommandOption[0]_i_1_n_0\ : STD_LOGIC;
  signal \rPM_PCommandOption[2]_i_11_n_0\ : STD_LOGIC;
  signal \rPM_PCommandOption[2]_i_1_n_0\ : STD_LOGIC;
  signal \rPM_PCommandOption[2]_i_2_n_0\ : STD_LOGIC;
  signal \rPM_PCommandOption[2]_i_3_n_0\ : STD_LOGIC;
  signal \rPM_PCommandOption[2]_i_4_n_0\ : STD_LOGIC;
  signal \rPM_PCommandOption[2]_i_5_n_0\ : STD_LOGIC;
  signal \rPM_PCommandOption[2]_i_6_n_0\ : STD_LOGIC;
  signal \rPM_PCommandOption[2]_i_7_n_0\ : STD_LOGIC;
  signal \rPM_PCommandOption[2]_i_8_n_0\ : STD_LOGIC;
  signal \rPM_PCommandOption[2]_i_9_n_0\ : STD_LOGIC;
  signal \rPM_PCommand[6]_i_2_n_0\ : STD_LOGIC;
  signal \rPM_PCommand[6]_i_3_n_0\ : STD_LOGIC;
  signal \rPM_PCommand[6]_i_4_n_0\ : STD_LOGIC;
  signal \rPM_PCommand[6]_i_5_n_0\ : STD_LOGIC;
  signal \rPM_PCommand[6]_i_6_n_0\ : STD_LOGIC;
  signal \^rpm_pcommand_reg[6]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rReadStatusOption : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rRowAddress_reg_n_0_[0]\ : STD_LOGIC;
  signal \rRowAddress_reg_n_0_[1]\ : STD_LOGIC;
  signal \rRowAddress_reg_n_0_[2]\ : STD_LOGIC;
  signal \rRowAddress_reg_n_0_[3]\ : STD_LOGIC;
  signal \rRowAddress_reg_n_0_[4]\ : STD_LOGIC;
  signal \rRowAddress_reg_n_0_[5]\ : STD_LOGIC;
  signal \rRowAddress_reg_n_0_[6]\ : STD_LOGIC;
  signal \rRowAddress_reg_n_0_[7]\ : STD_LOGIC;
  signal rWaySelect : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \rWaySelect[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \rWaySelect[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \rWaySelect[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \rWaySelect[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \rWaySelect[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \rWaySelect[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \rWaySelect[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \rWaySelect[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \rWaySelect[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \rWaySelect[7]_i_4_n_0\ : STD_LOGIC;
  signal \rWaySelect[7]_i_5_n_0\ : STD_LOGIC;
  signal \rWaySelect[7]_i_6_n_0\ : STD_LOGIC;
  signal r_rST_cur_state : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \r_rST_cur_state[11]_i_10_n_0\ : STD_LOGIC;
  signal \r_rST_cur_state[11]_i_11_n_0\ : STD_LOGIC;
  signal \r_rST_cur_state[11]_i_12_n_0\ : STD_LOGIC;
  signal \r_rST_cur_state[11]_i_4_n_0\ : STD_LOGIC;
  signal \r_rST_cur_state[11]_i_9_n_0\ : STD_LOGIC;
  signal \r_rST_cur_state[8]_i_2_n_0\ : STD_LOGIC;
  signal \^r_rst_cur_state_reg[10]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \r_rST_nxt_state__0\ : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal wMNC_readST_PM_CASelect : STD_LOGIC;
  signal wMNC_readST_PM_NumOfData : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wMNC_readST_PM_PCommandOption : STD_LOGIC_VECTOR ( 2 to 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of CABuffer_i_29 : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \rMNG_cur_state[3]_i_11\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \rMNG_cur_state[3]_i_13\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \rNumOfCommand[0]_i_6\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \rNumOfData[15]_i_6\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \rOpcode[0]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \rOpcode[1]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \rPCommand[6]_i_3\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \rPM_NumOfData[0]_i_1__0\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \rPM_NumOfData[1]_i_1__0\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \rPM_PCommand[6]_i_3\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \rPM_PCommand[6]_i_5\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \rWaySelect[1]_i_1__1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \rWaySelect[2]_i_1__1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \rWaySelect[3]_i_1__1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \rWaySelect[4]_i_1__1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \rWaySelect[5]_i_1__1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \rWaySelect[6]_i_1__1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \rWaySelect[7]_i_2__0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \rWaySelect[7]_i_5\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \rWaySelect[7]_i_6\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \r_rST_cur_state[5]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \r_rST_cur_state[7]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \r_rST_cur_state[8]_i_2\ : label is "soft_lutpair103";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \r_rST_cur_state_reg[0]\ : label is "rST_CALIssue:000000001000,rST_Timer1Issue:000100000000,rST_CALAddr2:000010000000,rST_PBRIssue:000000000100,rST_CALAddr1:000001000000,rST_WAITDone:100000000000,rST_READY:000000000010,rST_CALData0:000000010000,rST_DataInIssue:001000000000,rST_RESET:000000000001,rST_Timer2Issue:010000000000,rST_CALAddr0:000000100000";
  attribute FSM_ENCODED_STATES of \r_rST_cur_state_reg[10]\ : label is "rST_CALIssue:000000001000,rST_Timer1Issue:000100000000,rST_CALAddr2:000010000000,rST_PBRIssue:000000000100,rST_CALAddr1:000001000000,rST_WAITDone:100000000000,rST_READY:000000000010,rST_CALData0:000000010000,rST_DataInIssue:001000000000,rST_RESET:000000000001,rST_Timer2Issue:010000000000,rST_CALAddr0:000000100000";
  attribute FSM_ENCODED_STATES of \r_rST_cur_state_reg[11]\ : label is "rST_CALIssue:000000001000,rST_Timer1Issue:000100000000,rST_CALAddr2:000010000000,rST_PBRIssue:000000000100,rST_CALAddr1:000001000000,rST_WAITDone:100000000000,rST_READY:000000000010,rST_CALData0:000000010000,rST_DataInIssue:001000000000,rST_RESET:000000000001,rST_Timer2Issue:010000000000,rST_CALAddr0:000000100000";
  attribute FSM_ENCODED_STATES of \r_rST_cur_state_reg[1]\ : label is "rST_CALIssue:000000001000,rST_Timer1Issue:000100000000,rST_CALAddr2:000010000000,rST_PBRIssue:000000000100,rST_CALAddr1:000001000000,rST_WAITDone:100000000000,rST_READY:000000000010,rST_CALData0:000000010000,rST_DataInIssue:001000000000,rST_RESET:000000000001,rST_Timer2Issue:010000000000,rST_CALAddr0:000000100000";
  attribute FSM_ENCODED_STATES of \r_rST_cur_state_reg[2]\ : label is "rST_CALIssue:000000001000,rST_Timer1Issue:000100000000,rST_CALAddr2:000010000000,rST_PBRIssue:000000000100,rST_CALAddr1:000001000000,rST_WAITDone:100000000000,rST_READY:000000000010,rST_CALData0:000000010000,rST_DataInIssue:001000000000,rST_RESET:000000000001,rST_Timer2Issue:010000000000,rST_CALAddr0:000000100000";
  attribute FSM_ENCODED_STATES of \r_rST_cur_state_reg[3]\ : label is "rST_CALIssue:000000001000,rST_Timer1Issue:000100000000,rST_CALAddr2:000010000000,rST_PBRIssue:000000000100,rST_CALAddr1:000001000000,rST_WAITDone:100000000000,rST_READY:000000000010,rST_CALData0:000000010000,rST_DataInIssue:001000000000,rST_RESET:000000000001,rST_Timer2Issue:010000000000,rST_CALAddr0:000000100000";
  attribute FSM_ENCODED_STATES of \r_rST_cur_state_reg[4]\ : label is "rST_CALIssue:000000001000,rST_Timer1Issue:000100000000,rST_CALAddr2:000010000000,rST_PBRIssue:000000000100,rST_CALAddr1:000001000000,rST_WAITDone:100000000000,rST_READY:000000000010,rST_CALData0:000000010000,rST_DataInIssue:001000000000,rST_RESET:000000000001,rST_Timer2Issue:010000000000,rST_CALAddr0:000000100000";
  attribute FSM_ENCODED_STATES of \r_rST_cur_state_reg[5]\ : label is "rST_CALIssue:000000001000,rST_Timer1Issue:000100000000,rST_CALAddr2:000010000000,rST_PBRIssue:000000000100,rST_CALAddr1:000001000000,rST_WAITDone:100000000000,rST_READY:000000000010,rST_CALData0:000000010000,rST_DataInIssue:001000000000,rST_RESET:000000000001,rST_Timer2Issue:010000000000,rST_CALAddr0:000000100000";
  attribute FSM_ENCODED_STATES of \r_rST_cur_state_reg[6]\ : label is "rST_CALIssue:000000001000,rST_Timer1Issue:000100000000,rST_CALAddr2:000010000000,rST_PBRIssue:000000000100,rST_CALAddr1:000001000000,rST_WAITDone:100000000000,rST_READY:000000000010,rST_CALData0:000000010000,rST_DataInIssue:001000000000,rST_RESET:000000000001,rST_Timer2Issue:010000000000,rST_CALAddr0:000000100000";
  attribute FSM_ENCODED_STATES of \r_rST_cur_state_reg[7]\ : label is "rST_CALIssue:000000001000,rST_Timer1Issue:000100000000,rST_CALAddr2:000010000000,rST_PBRIssue:000000000100,rST_CALAddr1:000001000000,rST_WAITDone:100000000000,rST_READY:000000000010,rST_CALData0:000000010000,rST_DataInIssue:001000000000,rST_RESET:000000000001,rST_Timer2Issue:010000000000,rST_CALAddr0:000000100000";
  attribute FSM_ENCODED_STATES of \r_rST_cur_state_reg[8]\ : label is "rST_CALIssue:000000001000,rST_Timer1Issue:000100000000,rST_CALAddr2:000010000000,rST_PBRIssue:000000000100,rST_CALAddr1:000001000000,rST_WAITDone:100000000000,rST_READY:000000000010,rST_CALData0:000000010000,rST_DataInIssue:001000000000,rST_RESET:000000000001,rST_Timer2Issue:010000000000,rST_CALAddr0:000000100000";
  attribute FSM_ENCODED_STATES of \r_rST_cur_state_reg[9]\ : label is "rST_CALIssue:000000001000,rST_Timer1Issue:000100000000,rST_CALAddr2:000010000000,rST_PBRIssue:000000000100,rST_CALAddr1:000001000000,rST_WAITDone:100000000000,rST_READY:000000000010,rST_CALData0:000000010000,rST_DataInIssue:001000000000,rST_RESET:000000000001,rST_Timer2Issue:010000000000,rST_CALAddr0:000000100000";
begin
  iOpcode_3_sp_1 <= iOpcode_3_sn_1;
  rCMDReady_reg_0 <= \^rcmdready_reg_0\;
  rNANDPOE_reg(2 downto 0) <= \^rnandpoe_reg\(2 downto 0);
  \rPM_PCommand_reg[6]_0\(3 downto 0) <= \^rpm_pcommand_reg[6]_0\(3 downto 0);
  \r_rST_cur_state_reg[10]_0\(0) <= \^r_rst_cur_state_reg[10]_0\(0);
CABuffer_i_29: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F7F7FFF"
    )
        port map (
      I0 => wbCMDReadySet(0),
      I1 => CABuffer_i_10,
      I2 => CABuffer_i_10_0(0),
      I3 => wMNC_readST_PM_CASelect,
      I4 => \^rcmdready_reg_0\,
      O => rCMDReady_reg_6
    );
rCMDReady_reg: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rCMDReady,
      CLR => iReset,
      D => \r_rST_nxt_state__0\(1),
      Q => \^rcmdready_reg_0\
    );
\rDQBufferWaddrssA[13]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF4777"
    )
        port map (
      I0 => rRECDone_i_6,
      I1 => \^rcmdready_reg_0\,
      I2 => wPBRReady,
      I3 => \^rpm_pcommand_reg[6]_0\(1),
      I4 => rRECDone_i_6_0,
      I5 => rRECDone_i_6_1,
      O => rCMDReady_reg_4
    );
\rMNG_cur_state[3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^r_rst_cur_state_reg[10]_0\(0),
      I1 => r_rST_cur_state(9),
      I2 => r_rST_cur_state(8),
      I3 => r_rST_cur_state(7),
      O => \rMNG_cur_state[3]_i_10_n_0\
    );
\rMNG_cur_state[3]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => r_rST_cur_state(0),
      I1 => r_rST_cur_state(1),
      I2 => r_rST_cur_state(2),
      I3 => \rMNG_cur_state[3]_i_13_n_0\,
      O => \rMNG_cur_state[3]_i_11_n_0\
    );
\rMNG_cur_state[3]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => r_rST_cur_state(6),
      I1 => r_rST_cur_state(5),
      I2 => r_rST_cur_state(4),
      I3 => r_rST_cur_state(3),
      O => \rMNG_cur_state[3]_i_13_n_0\
    );
\rMNG_cur_state[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E000A000A000A0"
    )
        port map (
      I0 => Q(3),
      I1 => \rMNG_cur_state[3]_i_10_n_0\,
      I2 => \rMNG_cur_state[3]_i_2\,
      I3 => \rMNG_cur_state[3]_i_2_0\,
      I4 => r_rST_cur_state(11),
      I5 => \rMNG_cur_state[3]_i_11_n_0\,
      O => \FSM_onehot_rCurState_reg[8]\
    );
\rNumOfCommand[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008080008"
    )
        port map (
      I0 => \rNumOfCommand[0]_i_2\,
      I1 => \rPO_ReadEnable[3]_i_3\,
      I2 => \rNumOfCommand[0]_i_2_0\,
      I3 => wMNC_readST_PM_NumOfData(0),
      I4 => \rNumOfCommand[0]_i_6_n_0\,
      I5 => \rNumOfCommand[0]_i_2_1\,
      O => \rPM_NumOfData_reg[0]_0\
    );
\rNumOfCommand[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^rcmdready_reg_0\,
      I1 => wbCMDReadySet(0),
      O => \rNumOfCommand[0]_i_6_n_0\
    );
\rNumOfCommand[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B030B030B030303"
    )
        port map (
      I0 => \rNumOfCommand_reg[3]\,
      I1 => wbCMDReadySet(1),
      I2 => \rNumOfCommand_reg[3]_0\,
      I3 => wbCMDReadySet(0),
      I4 => wMNC_readST_PM_NumOfData(3),
      I5 => \^rcmdready_reg_0\,
      O => wPM_NumOfData_PCG_PM(0)
    );
\rNumOfData[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^rcmdready_reg_0\,
      I1 => Q(0),
      I2 => wbCMDReadySet(0),
      O => rCMDReady_reg_2
    );
\rOpcode[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => iOpcode(0),
      I1 => rMultiPlane_reg,
      O => \^rnandpoe_reg\(0)
    );
\rOpcode[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rMultiPlane_reg,
      I1 => iOpcode(1),
      O => \^rnandpoe_reg\(1)
    );
\rOpcode[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rMultiPlane_reg,
      I1 => iOpcode(2),
      O => \^rnandpoe_reg\(2)
    );
\rPCommand[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F557FFF7FFF7F"
    )
        port map (
      I0 => wbCMDReadySet(0),
      I1 => \^rpm_pcommand_reg[6]_0\(1),
      I2 => wPBRReady,
      I3 => \^rcmdready_reg_0\,
      I4 => Q(0),
      I5 => Q(1),
      O => rCMDReady_reg_5
    );
\rPCommand[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^rcmdready_reg_0\,
      I1 => Q(0),
      I2 => wbCMDReadySet(0),
      O => rCMDReady_reg_3
    );
\rPM_CAData[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF808"
    )
        port map (
      I0 => \rRowAddress_reg_n_0_[0]\,
      I1 => \r_rST_nxt_state__0\(5),
      I2 => \r_rST_nxt_state__0\(4),
      I3 => rReadStatusOption(1),
      I4 => \rPM_CAData[0]_i_2_n_0\,
      O => rPM_CAData(0)
    );
\rPM_CAData[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2030200020002000"
    )
        port map (
      I0 => data2(0),
      I1 => \rPM_CAData[3]_i_3_n_0\,
      I2 => \r_rST_cur_state[11]_i_4_n_0\,
      I3 => r_rST_cur_state(5),
      I4 => r_rST_cur_state(6),
      I5 => data3(0),
      O => \rPM_CAData[0]_i_2_n_0\
    );
\rPM_CAData[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8080808"
    )
        port map (
      I0 => \rRowAddress_reg_n_0_[1]\,
      I1 => \r_rST_nxt_state__0\(5),
      I2 => \r_rST_nxt_state__0\(4),
      I3 => rReadStatusOption(1),
      I4 => rReadStatusOption(0),
      I5 => \rPM_CAData[1]_i_2__0_n_0\,
      O => rPM_CAData(1)
    );
\rPM_CAData[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2030200020002000"
    )
        port map (
      I0 => data2(1),
      I1 => \rPM_CAData[3]_i_3_n_0\,
      I2 => \r_rST_cur_state[11]_i_4_n_0\,
      I3 => r_rST_cur_state(5),
      I4 => r_rST_cur_state(6),
      I5 => data3(1),
      O => \rPM_CAData[1]_i_2__0_n_0\
    );
\rPM_CAData[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEC200000EC20"
    )
        port map (
      I0 => \r_rST_nxt_state__0\(7),
      I1 => \r_rST_nxt_state__0\(6),
      I2 => data3(2),
      I3 => data2(2),
      I4 => \r_rST_nxt_state__0\(5),
      I5 => \rRowAddress_reg_n_0_[2]\,
      O => rPM_CAData(2)
    );
\rPM_CAData[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0808F808"
    )
        port map (
      I0 => \rRowAddress_reg_n_0_[3]\,
      I1 => \r_rST_nxt_state__0\(5),
      I2 => \r_rST_nxt_state__0\(4),
      I3 => rReadStatusOption(0),
      I4 => rReadStatusOption(1),
      I5 => \rPM_CAData[3]_i_2_n_0\,
      O => rPM_CAData(3)
    );
\rPM_CAData[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2030200020002000"
    )
        port map (
      I0 => data2(3),
      I1 => \rPM_CAData[3]_i_3_n_0\,
      I2 => \r_rST_cur_state[11]_i_4_n_0\,
      I3 => r_rST_cur_state(5),
      I4 => r_rST_cur_state(6),
      I5 => data3(3),
      O => \rPM_CAData[3]_i_2_n_0\
    );
\rPM_CAData[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \r_rST_nxt_state__0\(5),
      I1 => wPBRReady,
      I2 => \^rpm_pcommand_reg[6]_0\(2),
      I3 => wPM_LastStep_PCG_PM(3),
      I4 => \r_rST_cur_state[11]_i_4_n_0\,
      I5 => r_rST_cur_state(3),
      O => \rPM_CAData[3]_i_3_n_0\
    );
\rPM_CAData[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEAAA4000"
    )
        port map (
      I0 => \r_rST_nxt_state__0\(5),
      I1 => \r_rST_cur_state[11]_i_4_n_0\,
      I2 => r_rST_cur_state(5),
      I3 => data2(4),
      I4 => \rRowAddress_reg_n_0_[4]\,
      I5 => \rPM_CAData[4]_i_2_n_0\,
      O => rPM_CAData(4)
    );
\rPM_CAData[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000800"
    )
        port map (
      I0 => data3(4),
      I1 => \r_rST_cur_state[11]_i_4_n_0\,
      I2 => r_rST_cur_state(5),
      I3 => r_rST_cur_state(6),
      I4 => \r_rST_nxt_state__0\(5),
      I5 => \r_rST_nxt_state__0\(4),
      O => \rPM_CAData[4]_i_2_n_0\
    );
\rPM_CAData[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEAAA4000"
    )
        port map (
      I0 => \r_rST_nxt_state__0\(5),
      I1 => \r_rST_cur_state[11]_i_4_n_0\,
      I2 => r_rST_cur_state(5),
      I3 => data2(5),
      I4 => \rRowAddress_reg_n_0_[5]\,
      I5 => \rPM_CAData[5]_i_2_n_0\,
      O => rPM_CAData(5)
    );
\rPM_CAData[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000800"
    )
        port map (
      I0 => data3(5),
      I1 => \r_rST_cur_state[11]_i_4_n_0\,
      I2 => r_rST_cur_state(5),
      I3 => r_rST_cur_state(6),
      I4 => \r_rST_nxt_state__0\(5),
      I5 => \r_rST_nxt_state__0\(4),
      O => \rPM_CAData[5]_i_2_n_0\
    );
\rPM_CAData[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEAAA4000"
    )
        port map (
      I0 => \r_rST_nxt_state__0\(5),
      I1 => \r_rST_cur_state[11]_i_4_n_0\,
      I2 => r_rST_cur_state(5),
      I3 => data2(6),
      I4 => \rRowAddress_reg_n_0_[6]\,
      I5 => \rPM_CAData[6]_i_2_n_0\,
      O => rPM_CAData(6)
    );
\rPM_CAData[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000800"
    )
        port map (
      I0 => data3(6),
      I1 => \r_rST_cur_state[11]_i_4_n_0\,
      I2 => r_rST_cur_state(5),
      I3 => r_rST_cur_state(6),
      I4 => \r_rST_nxt_state__0\(5),
      I5 => \r_rST_nxt_state__0\(4),
      O => \rPM_CAData[6]_i_2_n_0\
    );
\rPM_CAData[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEC200000EC20"
    )
        port map (
      I0 => \r_rST_nxt_state__0\(7),
      I1 => \r_rST_nxt_state__0\(6),
      I2 => data3(7),
      I3 => data2(7),
      I4 => \r_rST_nxt_state__0\(5),
      I5 => \rRowAddress_reg_n_0_[7]\,
      O => rPM_CAData(7)
    );
\rPM_CAData_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rCMDReady,
      CLR => iReset,
      D => rPM_CAData(0),
      Q => \rPM_CAData_reg[7]_0\(0)
    );
\rPM_CAData_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rCMDReady,
      CLR => iReset,
      D => rPM_CAData(1),
      Q => \rPM_CAData_reg[7]_0\(1)
    );
\rPM_CAData_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rCMDReady,
      CLR => iReset,
      D => rPM_CAData(2),
      Q => \rPM_CAData_reg[7]_0\(2)
    );
\rPM_CAData_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rCMDReady,
      CLR => iReset,
      D => rPM_CAData(3),
      Q => \rPM_CAData_reg[7]_0\(3)
    );
\rPM_CAData_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rCMDReady,
      CLR => iReset,
      D => rPM_CAData(4),
      Q => \rPM_CAData_reg[7]_0\(4)
    );
\rPM_CAData_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rCMDReady,
      CLR => iReset,
      D => rPM_CAData(5),
      Q => \rPM_CAData_reg[7]_0\(5)
    );
\rPM_CAData_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rCMDReady,
      CLR => iReset,
      D => rPM_CAData(6),
      Q => \rPM_CAData_reg[7]_0\(6)
    );
\rPM_CAData_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rCMDReady,
      CLR => iReset,
      D => rPM_CAData(7),
      Q => \rPM_CAData_reg[7]_0\(7)
    );
\rPM_CASelect_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF0800000000"
    )
        port map (
      I0 => r_rST_cur_state(4),
      I1 => rReadStatusOption(0),
      I2 => rReadStatusOption(1),
      I3 => r_rST_cur_state(6),
      I4 => r_rST_cur_state(5),
      I5 => \r_rST_cur_state[11]_i_4_n_0\,
      O => rPM_CASelect
    );
rPM_CASelect_reg: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rCMDReady,
      CLR => iReset,
      D => rPM_CASelect,
      Q => wMNC_readST_PM_CASelect
    );
\rPM_NumOfData[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \r_rST_nxt_state__0\(3),
      I1 => rReadStatusOption(0),
      I2 => rReadStatusOption(1),
      O => rPM_NumOfData(0)
    );
\rPM_NumOfData[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => rReadStatusOption(1),
      I1 => rReadStatusOption(0),
      I2 => \r_rST_nxt_state__0\(3),
      I3 => \r_rST_nxt_state__0\(10),
      O => rPM_NumOfData(1)
    );
\rPM_NumOfData_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rCMDReady,
      CLR => iReset,
      D => rPM_NumOfData(0),
      Q => wMNC_readST_PM_NumOfData(0)
    );
\rPM_NumOfData_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rCMDReady,
      CLR => iReset,
      D => rPM_NumOfData(1),
      Q => \rPM_NumOfData_reg[4]_0\(0)
    );
\rPM_NumOfData_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rCMDReady,
      CLR => iReset,
      D => \r_rST_nxt_state__0\(10),
      Q => wMNC_readST_PM_NumOfData(3)
    );
\rPM_NumOfData_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rCMDReady,
      CLR => iReset,
      D => \r_rST_nxt_state__0\(8),
      Q => \rPM_NumOfData_reg[4]_0\(1)
    );
\rPM_PCommandOption[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBABABAAAAAAAAA"
    )
        port map (
      I0 => \r_rST_nxt_state__0\(8),
      I1 => \rPM_PCommandOption_reg[0]_1\,
      I2 => r_rST_cur_state(8),
      I3 => r_rST_cur_state(9),
      I4 => \rPM_PCommand_reg[1]_0\,
      I5 => \r_rST_cur_state[11]_i_4_n_0\,
      O => \rPM_PCommandOption[0]_i_1_n_0\
    );
\rPM_PCommandOption[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFEFFAAAA0200"
    )
        port map (
      I0 => \r_rST_nxt_state__0\(10),
      I1 => \r_rST_nxt_state__0\(6),
      I2 => \rPM_PCommand[6]_i_5_n_0\,
      I3 => \rPM_PCommandOption[2]_i_2_n_0\,
      I4 => \rPM_PCommandOption[2]_i_3_n_0\,
      I5 => wMNC_readST_PM_PCommandOption(2),
      O => \rPM_PCommandOption[2]_i_1_n_0\
    );
\rPM_PCommandOption[2]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => r_rST_cur_state(8),
      I1 => wPM_LastStep_PCG_PM(2),
      I2 => \^rpm_pcommand_reg[6]_0\(0),
      I3 => wPBRReady,
      O => \rPM_PCommandOption[2]_i_11_n_0\
    );
\rPM_PCommandOption[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010116"
    )
        port map (
      I0 => \r_rST_nxt_state__0\(2),
      I1 => \r_rST_nxt_state__0\(3),
      I2 => \r_rST_nxt_state__0\(5),
      I3 => \r_rST_nxt_state__0\(4),
      I4 => \r_rST_nxt_state__0\(1),
      I5 => \r_rST_nxt_state__0\(11),
      O => \rPM_PCommandOption[2]_i_2_n_0\
    );
\rPM_PCommandOption[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000004440440"
    )
        port map (
      I0 => \r_rST_nxt_state__0\(1),
      I1 => \rPM_PCommandOption[2]_i_4_n_0\,
      I2 => \r_rST_nxt_state__0\(7),
      I3 => \r_rST_nxt_state__0\(6),
      I4 => \rPM_PCommandOption[2]_i_5_n_0\,
      I5 => \rPM_PCommandOption[2]_i_6_n_0\,
      O => \rPM_PCommandOption[2]_i_3_n_0\
    );
\rPM_PCommandOption[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000F010F"
    )
        port map (
      I0 => \rPM_PCommandOption[2]_i_7_n_0\,
      I1 => \rPM_PCommandOption[2]_i_8_n_0\,
      I2 => \r_rST_nxt_state__0\(11),
      I3 => \r_rST_cur_state[11]_i_4_n_0\,
      I4 => \rPM_PCommandOption[2]_i_9_n_0\,
      I5 => \rPM_CAData[3]_i_3_n_0\,
      O => \rPM_PCommandOption[2]_i_4_n_0\
    );
\rPM_PCommandOption[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555500A255772A88"
    )
        port map (
      I0 => \r_rST_cur_state[11]_i_4_n_0\,
      I1 => r_rST_cur_state(9),
      I2 => \rPM_PCommand_reg[1]_0\,
      I3 => \rPM_PCommandOption[2]_i_3_0\,
      I4 => \r_rST_nxt_state__0\(8),
      I5 => \rPM_PCommandOption[2]_i_11_n_0\,
      O => \rPM_PCommandOption[2]_i_5_n_0\
    );
\rPM_PCommandOption[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFECCCC"
    )
        port map (
      I0 => \rPM_PCommandOption[2]_i_11_n_0\,
      I1 => \r_rST_nxt_state__0\(8),
      I2 => \rPM_PCommandOption[2]_i_3_0\,
      I3 => r_rST_cur_state(9),
      I4 => \r_rST_cur_state[11]_i_4_n_0\,
      O => \rPM_PCommandOption[2]_i_6_n_0\
    );
\rPM_PCommandOption[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => r_rST_cur_state(1),
      I1 => wCMDValid_bCMD,
      I2 => \^rnandpoe_reg\(0),
      I3 => \^rnandpoe_reg\(1),
      I4 => \^rnandpoe_reg\(2),
      I5 => iOpcode_3_sn_1,
      O => \rPM_PCommandOption[2]_i_7_n_0\
    );
\rPM_PCommandOption[2]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \^rpm_pcommand_reg[6]_0\(3),
      I1 => wPBRReady,
      I2 => r_rST_cur_state(2),
      O => \rPM_PCommandOption[2]_i_8_n_0\
    );
\rPM_PCommandOption[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAA2AAA2AAA2AAA"
    )
        port map (
      I0 => r_rST_cur_state(3),
      I1 => \^rpm_pcommand_reg[6]_0\(2),
      I2 => wPM_LastStep_PCG_PM(3),
      I3 => wPBRReady,
      I4 => \^rpm_pcommand_reg[6]_0\(3),
      I5 => r_rST_cur_state(2),
      O => \rPM_PCommandOption[2]_i_9_n_0\
    );
\rPM_PCommandOption_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rCMDReady,
      CLR => iReset,
      D => \rPM_PCommandOption[0]_i_1_n_0\,
      Q => \rPM_PCommandOption_reg[0]_0\(0)
    );
\rPM_PCommandOption_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \rPM_PCommandOption[2]_i_1_n_0\,
      Q => wMNC_readST_PM_PCommandOption(2)
    );
\rPM_PCommand[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \r_rST_nxt_state__0\(8),
      I1 => \r_rST_nxt_state__0\(10),
      O => rPM_PCommand(0)
    );
\rPM_PCommand[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000CC888888F8"
    )
        port map (
      I0 => \rPM_PCommand[6]_i_2_n_0\,
      I1 => \rPM_PCommand[6]_i_3_n_0\,
      I2 => \rPM_PCommand[6]_i_4_n_0\,
      I3 => \r_rST_nxt_state__0\(11),
      I4 => \rPM_PCommand[6]_i_5_n_0\,
      I5 => \r_rST_nxt_state__0\(6),
      O => rCMDReady
    );
\rPM_PCommand[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001010101161616"
    )
        port map (
      I0 => \r_rST_nxt_state__0\(10),
      I1 => \r_rST_nxt_state__0\(8),
      I2 => \r_rST_nxt_state__0\(9),
      I3 => r_rST_cur_state(6),
      I4 => \r_rST_cur_state[11]_i_4_n_0\,
      I5 => \r_rST_nxt_state__0\(11),
      O => \rPM_PCommand[6]_i_2_n_0\
    );
\rPM_PCommand[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \r_rST_nxt_state__0\(2),
      I1 => \rPM_PCommand[6]_i_6_n_0\,
      I2 => \r_rST_nxt_state__0\(1),
      O => \rPM_PCommand[6]_i_3_n_0\
    );
\rPM_PCommand[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => \r_rST_nxt_state__0\(1),
      I1 => \r_rST_nxt_state__0\(4),
      I2 => \r_rST_nxt_state__0\(5),
      I3 => \r_rST_nxt_state__0\(3),
      I4 => \r_rST_nxt_state__0\(2),
      O => \rPM_PCommand[6]_i_4_n_0\
    );
\rPM_PCommand[6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \r_rST_nxt_state__0\(10),
      I1 => \rPM_PCommandOption[0]_i_1_n_0\,
      I2 => r_rST_cur_state(6),
      I3 => \r_rST_cur_state[11]_i_4_n_0\,
      O => \rPM_PCommand[6]_i_5_n_0\
    );
\rPM_PCommand[6]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10115555"
    )
        port map (
      I0 => \r_rST_nxt_state__0\(5),
      I1 => r_rST_cur_state(3),
      I2 => \rPM_PCommand_reg[3]_0\,
      I3 => r_rST_cur_state(2),
      I4 => \r_rST_cur_state[11]_i_4_n_0\,
      O => \rPM_PCommand[6]_i_6_n_0\
    );
\rPM_PCommand_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rCMDReady,
      CLR => iReset,
      D => rPM_PCommand(0),
      Q => \^rpm_pcommand_reg[6]_0\(0)
    );
\rPM_PCommand_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rCMDReady,
      CLR => iReset,
      D => \r_rST_nxt_state__0\(9),
      Q => \^rpm_pcommand_reg[6]_0\(1)
    );
\rPM_PCommand_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rCMDReady,
      CLR => iReset,
      D => \r_rST_nxt_state__0\(3),
      Q => \^rpm_pcommand_reg[6]_0\(2)
    );
\rPM_PCommand_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rCMDReady,
      CLR => iReset,
      D => \r_rST_nxt_state__0\(2),
      Q => \^rpm_pcommand_reg[6]_0\(3)
    );
\rPO_ReadEnable[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A220800FFFFFFFF"
    )
        port map (
      I0 => wbCMDReadySet(0),
      I1 => \^rcmdready_reg_0\,
      I2 => Q(0),
      I3 => Q(2),
      I4 => wMNC_readST_PM_PCommandOption(2),
      I5 => \rPO_ReadEnable[3]_i_3\,
      O => rCMDReady_reg_1
    );
\rReadStatusOption[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \rReadStatusOption_reg[0]_0\,
      I1 => iOpcode(3),
      I2 => iOpcode(4),
      I3 => rMultiPlane_reg,
      I4 => iTargetID(0),
      I5 => iOpcode(5),
      O => iOpcode_3_sn_1
    );
\rReadStatusOption_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => wbCMDStartSet(0),
      D => iSourceID(0),
      Q => rReadStatusOption(0),
      R => iReset
    );
\rReadStatusOption_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => wbCMDStartSet(0),
      D => iSourceID(1),
      Q => rReadStatusOption(1),
      R => iReset
    );
\rRowAddress_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => wbCMDStartSet(0),
      D => \rRowAddress_reg[23]_0\(0),
      Q => \rRowAddress_reg_n_0_[0]\,
      R => iReset
    );
\rRowAddress_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => wbCMDStartSet(0),
      D => \rRowAddress_reg[23]_0\(10),
      Q => data2(2),
      R => iReset
    );
\rRowAddress_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => wbCMDStartSet(0),
      D => \rRowAddress_reg[23]_0\(11),
      Q => data2(3),
      R => iReset
    );
\rRowAddress_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => wbCMDStartSet(0),
      D => \rRowAddress_reg[23]_0\(12),
      Q => data2(4),
      R => iReset
    );
\rRowAddress_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => wbCMDStartSet(0),
      D => \rRowAddress_reg[23]_0\(13),
      Q => data2(5),
      R => iReset
    );
\rRowAddress_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => wbCMDStartSet(0),
      D => \rRowAddress_reg[23]_0\(14),
      Q => data2(6),
      R => iReset
    );
\rRowAddress_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => wbCMDStartSet(0),
      D => \rRowAddress_reg[23]_0\(15),
      Q => data2(7),
      R => iReset
    );
\rRowAddress_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => wbCMDStartSet(0),
      D => \rRowAddress_reg[23]_0\(16),
      Q => data3(0),
      R => iReset
    );
\rRowAddress_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => wbCMDStartSet(0),
      D => \rRowAddress_reg[23]_0\(17),
      Q => data3(1),
      R => iReset
    );
\rRowAddress_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => wbCMDStartSet(0),
      D => \rRowAddress_reg[23]_0\(18),
      Q => data3(2),
      R => iReset
    );
\rRowAddress_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => wbCMDStartSet(0),
      D => \rRowAddress_reg[23]_0\(19),
      Q => data3(3),
      R => iReset
    );
\rRowAddress_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => wbCMDStartSet(0),
      D => \rRowAddress_reg[23]_0\(1),
      Q => \rRowAddress_reg_n_0_[1]\,
      R => iReset
    );
\rRowAddress_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => wbCMDStartSet(0),
      D => \rRowAddress_reg[23]_0\(20),
      Q => data3(4),
      R => iReset
    );
\rRowAddress_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => wbCMDStartSet(0),
      D => \rRowAddress_reg[23]_0\(21),
      Q => data3(5),
      R => iReset
    );
\rRowAddress_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => wbCMDStartSet(0),
      D => \rRowAddress_reg[23]_0\(22),
      Q => data3(6),
      R => iReset
    );
\rRowAddress_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => wbCMDStartSet(0),
      D => \rRowAddress_reg[23]_0\(23),
      Q => data3(7),
      R => iReset
    );
\rRowAddress_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => wbCMDStartSet(0),
      D => \rRowAddress_reg[23]_0\(2),
      Q => \rRowAddress_reg_n_0_[2]\,
      R => iReset
    );
\rRowAddress_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => wbCMDStartSet(0),
      D => \rRowAddress_reg[23]_0\(3),
      Q => \rRowAddress_reg_n_0_[3]\,
      R => iReset
    );
\rRowAddress_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => wbCMDStartSet(0),
      D => \rRowAddress_reg[23]_0\(4),
      Q => \rRowAddress_reg_n_0_[4]\,
      R => iReset
    );
\rRowAddress_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => wbCMDStartSet(0),
      D => \rRowAddress_reg[23]_0\(5),
      Q => \rRowAddress_reg_n_0_[5]\,
      R => iReset
    );
\rRowAddress_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => wbCMDStartSet(0),
      D => \rRowAddress_reg[23]_0\(6),
      Q => \rRowAddress_reg_n_0_[6]\,
      R => iReset
    );
\rRowAddress_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => wbCMDStartSet(0),
      D => \rRowAddress_reg[23]_0\(7),
      Q => \rRowAddress_reg_n_0_[7]\,
      R => iReset
    );
\rRowAddress_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => wbCMDStartSet(0),
      D => \rRowAddress_reg[23]_0\(8),
      Q => data2(0),
      R => iReset
    );
\rRowAddress_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => wbCMDStartSet(0),
      D => \rRowAddress_reg[23]_0\(9),
      Q => data2(1),
      R => iReset
    );
\rWaySelect[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_rST_nxt_state__0\(2),
      I1 => \rWaySelect_reg[7]_1\(0),
      O => \rWaySelect[0]_i_1__1_n_0\
    );
\rWaySelect[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_rST_nxt_state__0\(2),
      I1 => \rWaySelect_reg[7]_1\(1),
      O => \rWaySelect[1]_i_1__1_n_0\
    );
\rWaySelect[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_rST_nxt_state__0\(2),
      I1 => \rWaySelect_reg[7]_1\(2),
      O => \rWaySelect[2]_i_1__1_n_0\
    );
\rWaySelect[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_rST_nxt_state__0\(2),
      I1 => \rWaySelect_reg[7]_1\(3),
      O => \rWaySelect[3]_i_1__1_n_0\
    );
\rWaySelect[4]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_rST_nxt_state__0\(2),
      I1 => \rWaySelect_reg[7]_1\(4),
      O => \rWaySelect[4]_i_1__1_n_0\
    );
\rWaySelect[5]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_rST_nxt_state__0\(2),
      I1 => \rWaySelect_reg[7]_1\(5),
      O => \rWaySelect[5]_i_1__1_n_0\
    );
\rWaySelect[6]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_rST_nxt_state__0\(2),
      I1 => \rWaySelect_reg[7]_1\(6),
      O => \rWaySelect[6]_i_1__1_n_0\
    );
\rWaySelect[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200030000"
    )
        port map (
      I0 => \rWaySelect[7]_i_3__0_n_0\,
      I1 => \rPM_PCommand[6]_i_5_n_0\,
      I2 => \r_rST_nxt_state__0\(6),
      I3 => \rWaySelect[7]_i_4_n_0\,
      I4 => \r_rST_nxt_state__0\(1),
      I5 => \r_rST_nxt_state__0\(2),
      O => rWaySelect(7)
    );
\rWaySelect[7]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_rST_nxt_state__0\(2),
      I1 => \rWaySelect_reg[7]_1\(7),
      O => \rWaySelect[7]_i_2__0_n_0\
    );
\rWaySelect[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \rWaySelect[7]_i_5_n_0\,
      I1 => r_rST_cur_state(11),
      I2 => \^r_rst_cur_state_reg[10]_0\(0),
      I3 => r_rST_cur_state(9),
      I4 => r_rST_cur_state(8),
      I5 => \rWaySelect[7]_i_6_n_0\,
      O => \rWaySelect[7]_i_3__0_n_0\
    );
\rWaySelect[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_rST_nxt_state__0\(11),
      I1 => \rPM_PCommand[6]_i_6_n_0\,
      O => \rWaySelect[7]_i_4_n_0\
    );
\rWaySelect[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => r_rST_cur_state(7),
      I1 => r_rST_cur_state(6),
      I2 => r_rST_cur_state(5),
      I3 => r_rST_cur_state(4),
      O => \rWaySelect[7]_i_5_n_0\
    );
\rWaySelect[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => r_rST_cur_state(0),
      I1 => r_rST_cur_state(1),
      I2 => r_rST_cur_state(3),
      I3 => r_rST_cur_state(2),
      O => \rWaySelect[7]_i_6_n_0\
    );
\rWaySelect_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rWaySelect(7),
      CLR => iReset,
      D => \rWaySelect[0]_i_1__1_n_0\,
      Q => \rWaySelect_reg[7]_0\(0)
    );
\rWaySelect_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rWaySelect(7),
      CLR => iReset,
      D => \rWaySelect[1]_i_1__1_n_0\,
      Q => \rWaySelect_reg[7]_0\(1)
    );
\rWaySelect_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rWaySelect(7),
      CLR => iReset,
      D => \rWaySelect[2]_i_1__1_n_0\,
      Q => \rWaySelect_reg[7]_0\(2)
    );
\rWaySelect_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rWaySelect(7),
      CLR => iReset,
      D => \rWaySelect[3]_i_1__1_n_0\,
      Q => \rWaySelect_reg[7]_0\(3)
    );
\rWaySelect_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rWaySelect(7),
      CLR => iReset,
      D => \rWaySelect[4]_i_1__1_n_0\,
      Q => \rWaySelect_reg[7]_0\(4)
    );
\rWaySelect_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rWaySelect(7),
      CLR => iReset,
      D => \rWaySelect[5]_i_1__1_n_0\,
      Q => \rWaySelect_reg[7]_0\(5)
    );
\rWaySelect_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rWaySelect(7),
      CLR => iReset,
      D => \rWaySelect[6]_i_1__1_n_0\,
      Q => \rWaySelect_reg[7]_0\(6)
    );
\rWaySelect_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rWaySelect(7),
      CLR => iReset,
      D => \rWaySelect[7]_i_2__0_n_0\,
      Q => \rWaySelect_reg[7]_0\(7)
    );
\r_rST_cur_state[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA080808AA0808"
    )
        port map (
      I0 => \r_rST_cur_state[11]_i_4_n_0\,
      I1 => r_rST_cur_state(9),
      I2 => \rPM_PCommand_reg[1]_0\,
      I3 => wPM_LastStep_PCG_PM(1),
      I4 => \^r_rst_cur_state_reg[10]_0\(0),
      I5 => \rPM_PCommand_reg[1]_1\,
      O => \r_rST_nxt_state__0\(10)
    );
\r_rST_cur_state[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F222222200000000"
    )
        port map (
      I0 => r_rST_cur_state(11),
      I1 => wPM_LastStep_PCG_PM(0),
      I2 => \r_rST_cur_state_reg[11]_0\,
      I3 => wPBRReady,
      I4 => \^rpm_pcommand_reg[6]_0\(0),
      I5 => \r_rST_cur_state[11]_i_4_n_0\,
      O => \r_rST_nxt_state__0\(11)
    );
\r_rST_cur_state[11]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFEE8"
    )
        port map (
      I0 => r_rST_cur_state(0),
      I1 => r_rST_cur_state(1),
      I2 => r_rST_cur_state(2),
      I3 => r_rST_cur_state(3),
      I4 => r_rST_cur_state(4),
      I5 => r_rST_cur_state(5),
      O => \r_rST_cur_state[11]_i_10_n_0\
    );
\r_rST_cur_state[11]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010116"
    )
        port map (
      I0 => r_rST_cur_state(6),
      I1 => r_rST_cur_state(7),
      I2 => r_rST_cur_state(8),
      I3 => r_rST_cur_state(9),
      I4 => \^r_rst_cur_state_reg[10]_0\(0),
      I5 => r_rST_cur_state(11),
      O => \r_rST_cur_state[11]_i_11_n_0\
    );
\r_rST_cur_state[11]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFEE8"
    )
        port map (
      I0 => r_rST_cur_state(6),
      I1 => r_rST_cur_state(7),
      I2 => r_rST_cur_state(8),
      I3 => r_rST_cur_state(9),
      I4 => \^r_rst_cur_state_reg[10]_0\(0),
      I5 => r_rST_cur_state(11),
      O => \r_rST_cur_state[11]_i_12_n_0\
    );
\r_rST_cur_state[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0012"
    )
        port map (
      I0 => \r_rST_cur_state[11]_i_9_n_0\,
      I1 => \r_rST_cur_state[11]_i_10_n_0\,
      I2 => \r_rST_cur_state[11]_i_11_n_0\,
      I3 => \r_rST_cur_state[11]_i_12_n_0\,
      O => \r_rST_cur_state[11]_i_4_n_0\
    );
\r_rST_cur_state[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010116"
    )
        port map (
      I0 => r_rST_cur_state(0),
      I1 => r_rST_cur_state(1),
      I2 => r_rST_cur_state(2),
      I3 => r_rST_cur_state(3),
      I4 => r_rST_cur_state(4),
      I5 => r_rST_cur_state(5),
      O => \r_rST_cur_state[11]_i_9_n_0\
    );
\r_rST_cur_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDDFDDDFDDDFD"
    )
        port map (
      I0 => \r_rST_cur_state[11]_i_4_n_0\,
      I1 => r_rST_cur_state(0),
      I2 => r_rST_cur_state(1),
      I3 => wbCMDStartSet(0),
      I4 => wPM_LastStep_PCG_PM(0),
      I5 => r_rST_cur_state(11),
      O => \r_rST_nxt_state__0\(1)
    );
\r_rST_cur_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8880000"
    )
        port map (
      I0 => r_rST_cur_state(1),
      I1 => wbCMDStartSet(0),
      I2 => \rPM_PCommand_reg[3]_0\,
      I3 => r_rST_cur_state(2),
      I4 => \r_rST_cur_state[11]_i_4_n_0\,
      O => \r_rST_nxt_state__0\(2)
    );
\r_rST_cur_state[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA080808"
    )
        port map (
      I0 => \r_rST_cur_state[11]_i_4_n_0\,
      I1 => r_rST_cur_state(2),
      I2 => \rPM_PCommand_reg[3]_0\,
      I3 => \rPM_PCommand_reg[3]_1\,
      I4 => r_rST_cur_state(3),
      O => \r_rST_nxt_state__0\(3)
    );
\r_rST_cur_state[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => r_rST_cur_state(3),
      I1 => \r_rST_cur_state[11]_i_4_n_0\,
      I2 => wPM_LastStep_PCG_PM(3),
      I3 => \^rpm_pcommand_reg[6]_0\(2),
      I4 => wPBRReady,
      O => \r_rST_nxt_state__0\(4)
    );
\r_rST_cur_state[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => r_rST_cur_state(4),
      I1 => \r_rST_cur_state[11]_i_4_n_0\,
      I2 => rReadStatusOption(0),
      I3 => rReadStatusOption(1),
      O => \r_rST_nxt_state__0\(5)
    );
\r_rST_cur_state[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_rST_cur_state[11]_i_4_n_0\,
      I1 => r_rST_cur_state(5),
      O => \r_rST_nxt_state__0\(6)
    );
\r_rST_cur_state[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_rST_cur_state[11]_i_4_n_0\,
      I1 => r_rST_cur_state(6),
      O => \r_rST_nxt_state__0\(7)
    );
\r_rST_cur_state[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA2AAA0000"
    )
        port map (
      I0 => \r_rST_cur_state[11]_i_4_n_0\,
      I1 => wPM_LastStep_PCG_PM(2),
      I2 => \^rpm_pcommand_reg[6]_0\(0),
      I3 => wPBRReady,
      I4 => r_rST_cur_state(8),
      I5 => \r_rST_cur_state[8]_i_2_n_0\,
      O => \r_rST_nxt_state__0\(8)
    );
\r_rST_cur_state[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF8A"
    )
        port map (
      I0 => r_rST_cur_state(4),
      I1 => rReadStatusOption(1),
      I2 => rReadStatusOption(0),
      I3 => r_rST_cur_state(7),
      O => \r_rST_cur_state[8]_i_2_n_0\
    );
\r_rST_cur_state[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80808080AA808080"
    )
        port map (
      I0 => \r_rST_cur_state[11]_i_4_n_0\,
      I1 => \rPM_PCommand_reg[1]_0\,
      I2 => r_rST_cur_state(9),
      I3 => r_rST_cur_state(8),
      I4 => wPM_LastStep_PCG_PM(2),
      I5 => \rPM_PCommand_reg[1]_1\,
      O => \r_rST_nxt_state__0\(9)
    );
\r_rST_cur_state_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => iSystemClock,
      CE => '1',
      D => '0',
      PRE => iReset,
      Q => r_rST_cur_state(0)
    );
\r_rST_cur_state_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \r_rST_nxt_state__0\(10),
      Q => \^r_rst_cur_state_reg[10]_0\(0)
    );
\r_rST_cur_state_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \r_rST_nxt_state__0\(11),
      Q => r_rST_cur_state(11)
    );
\r_rST_cur_state_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \r_rST_nxt_state__0\(1),
      Q => r_rST_cur_state(1)
    );
\r_rST_cur_state_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \r_rST_nxt_state__0\(2),
      Q => r_rST_cur_state(2)
    );
\r_rST_cur_state_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \r_rST_nxt_state__0\(3),
      Q => r_rST_cur_state(3)
    );
\r_rST_cur_state_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \r_rST_nxt_state__0\(4),
      Q => r_rST_cur_state(4)
    );
\r_rST_cur_state_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \r_rST_nxt_state__0\(5),
      Q => r_rST_cur_state(5)
    );
\r_rST_cur_state_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \r_rST_nxt_state__0\(6),
      Q => r_rST_cur_state(6)
    );
\r_rST_cur_state_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \r_rST_nxt_state__0\(7),
      Q => r_rST_cur_state(7)
    );
\r_rST_cur_state_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \r_rST_nxt_state__0\(8),
      Q => r_rST_cur_state(8)
    );
\r_rST_cur_state_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \r_rST_nxt_state__0\(9),
      Q => r_rST_cur_state(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_v2nfc_0_2_NPCG_Toggle_MNC_setFT is
  port (
    rCMDReady_reg_0 : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[5]\ : out STD_LOGIC;
    rPM_CASelect_reg_0 : out STD_LOGIC;
    \rPM_PCommand_reg[3]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    iOpcode_1_sp_1 : out STD_LOGIC;
    iTargetID_0_sp_1 : out STD_LOGIC;
    \rPM_WriteData_reg[31]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rCMDReady_reg_1 : out STD_LOGIC;
    \rPM_NumOfData_reg[7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \rPM_PCommand_reg[3]_1\ : out STD_LOGIC;
    \rPM_PCommandOption_reg[1]_0\ : out STD_LOGIC;
    \rPM_PCommandOption_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rPM_NumOfData_reg[0]_0\ : out STD_LOGIC;
    \rPM_CAData_reg[0]_0\ : out STD_LOGIC;
    \rPM_CAData_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rPM_CAData_reg[1]_0\ : out STD_LOGIC;
    \rPM_CAData_reg[5]_0\ : out STD_LOGIC;
    \rPM_CAData_reg[2]_0\ : out STD_LOGIC;
    oWriteReady : out STD_LOGIC;
    wPM_WriteLast_PCG_PM : out STD_LOGIC;
    wPM_WriteValid_PCG_PM : out STD_LOGIC;
    rCMDReady_reg_2 : out STD_LOGIC;
    rCMDReady_reg_3 : out STD_LOGIC;
    rCMDReady_reg_4 : out STD_LOGIC;
    rCMDReady_reg_5 : out STD_LOGIC;
    \rWaySelect_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wPM_WriteData_PCG_PM : out STD_LOGIC_VECTOR ( 15 downto 0 );
    iSystemClock : in STD_LOGIC;
    iReset : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rMNG_cur_state[3]_i_2\ : in STD_LOGIC;
    \rMNG_cur_state[3]_i_2_0\ : in STD_LOGIC;
    CABuffer_i_10 : in STD_LOGIC;
    wBNC_B_erase_PM_CASelect : in STD_LOGIC;
    CABuffer_i_10_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rOperationMode_reg_0 : in STD_LOGIC;
    iSourceID : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_pTF_cur_state_reg[2]_0\ : in STD_LOGIC;
    wPM_LastStep_PCG_PM : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rPM_NumOfData_reg[0]_1\ : in STD_LOGIC;
    iWriteValid : in STD_LOGIC;
    iLength : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \rWaySelect_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    iOpcode : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \rPM_NumOfData_reg[5]_0\ : in STD_LOGIC;
    iTargetID : in STD_LOGIC_VECTOR ( 4 downto 0 );
    wCMDValid_bCMD : in STD_LOGIC;
    \rPM_PCommandOption_reg[2]_1\ : in STD_LOGIC;
    wPM_WriteReady_PCG_PM : in STD_LOGIC;
    \rPM_PCommandOption_reg[0]_0\ : in STD_LOGIC;
    iWriteData : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \rPO_DQ_reg[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rPO_DQ_reg[31]_0\ : in STD_LOGIC;
    \rPO_DQ_reg[16]\ : in STD_LOGIC;
    \rPO_DQ_reg[17]\ : in STD_LOGIC;
    \rPO_DQ_reg[18]\ : in STD_LOGIC;
    \rPO_DQ_reg[19]\ : in STD_LOGIC;
    \rPO_DQ_reg[20]\ : in STD_LOGIC;
    \rPO_DQ_reg[21]\ : in STD_LOGIC;
    \rPO_DQ_reg[22]\ : in STD_LOGIC;
    \rPO_DQ_reg[23]\ : in STD_LOGIC;
    \rNumOfCommand[2]_i_2\ : in STD_LOGIC;
    \rNumOfCommand[2]_i_2_0\ : in STD_LOGIC;
    \rNumOfCommand[2]_i_2_1\ : in STD_LOGIC;
    \rNumOfCommand[2]_i_2_2\ : in STD_LOGIC;
    \rLCH_cur_state_reg[2]\ : in STD_LOGIC;
    \rLCH_cur_state_reg[2]_0\ : in STD_LOGIC;
    \rLCH_cur_state_reg[2]_1\ : in STD_LOGIC;
    rSFTStrobe_i_2 : in STD_LOGIC;
    wBNC_P_prog_PM_NumOfData : in STD_LOGIC_VECTOR ( 0 to 0 );
    rCAData : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CABuffer_i_24 : in STD_LOGIC;
    CABuffer_i_22 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CABuffer_i_22_0 : in STD_LOGIC;
    iWriteLast : in STD_LOGIC;
    \rPO_ChipEnable[9]_i_2\ : in STD_LOGIC;
    \rPO_ChipEnable[12]_i_2\ : in STD_LOGIC;
    \rPO_ChipEnable[13]_i_2\ : in STD_LOGIC;
    \rPO_ChipEnable[15]_i_2\ : in STD_LOGIC;
    \rPO_ChipEnable[15]_i_4_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rPO_ChipEnable[15]_i_4_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sys_top_v2nfc_0_2_NPCG_Toggle_MNC_setFT : entity is "NPCG_Toggle_MNC_setFT";
end sys_top_v2nfc_0_2_NPCG_Toggle_MNC_setFT;

architecture STRUCTURE of sys_top_v2nfc_0_2_NPCG_Toggle_MNC_setFT is
  signal data1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal data2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal iOpcode_1_sn_1 : STD_LOGIC;
  signal iTargetID_0_sn_1 : STD_LOGIC;
  signal rCMDReady : STD_LOGIC;
  signal \^rcmdready_reg_0\ : STD_LOGIC;
  signal \rLength[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \rLength[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \rLength[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \rLength[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \rLength[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \rLength[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \rLength[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \rLength[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \rLength_reg_n_0_[0]\ : STD_LOGIC;
  signal \rLength_reg_n_0_[1]\ : STD_LOGIC;
  signal \rLength_reg_n_0_[2]\ : STD_LOGIC;
  signal \rLength_reg_n_0_[3]\ : STD_LOGIC;
  signal \rLength_reg_n_0_[4]\ : STD_LOGIC;
  signal \rLength_reg_n_0_[5]\ : STD_LOGIC;
  signal \rLength_reg_n_0_[6]\ : STD_LOGIC;
  signal \rLength_reg_n_0_[7]\ : STD_LOGIC;
  signal rOperationMode_i_1_n_0 : STD_LOGIC;
  signal rPM_CAData : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \rPM_CAData[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \rPM_CAData[1]_i_2__1_n_0\ : STD_LOGIC;
  signal rPM_CASelect : STD_LOGIC;
  signal \rPM_NumOfData[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \rPM_NumOfData[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \rPM_NumOfData[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \rPM_NumOfData[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \rPM_NumOfData[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \rPM_NumOfData[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \rPM_NumOfData[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \^rpm_numofdata_reg[7]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rPM_PCommand : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rPM_PCommandOption : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \rPM_PCommandOption[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \rPM_PCommandOption[1]_i_2_n_0\ : STD_LOGIC;
  signal \rPM_PCommand[0]_i_2_n_0\ : STD_LOGIC;
  signal \rPM_PCommand[3]_i_10__0_n_0\ : STD_LOGIC;
  signal \rPM_PCommand[3]_i_11__0_n_0\ : STD_LOGIC;
  signal \rPM_PCommand[3]_i_13__0_n_0\ : STD_LOGIC;
  signal \rPM_PCommand[3]_i_14__0_n_0\ : STD_LOGIC;
  signal \rPM_PCommand[3]_i_15__0_n_0\ : STD_LOGIC;
  signal \rPM_PCommand[3]_i_16__0_n_0\ : STD_LOGIC;
  signal \rPM_PCommand[3]_i_17_n_0\ : STD_LOGIC;
  signal \rPM_PCommand[3]_i_18_n_0\ : STD_LOGIC;
  signal \rPM_PCommand[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \rPM_PCommand[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \rPM_PCommand[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \rPM_PCommand[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \rPM_PCommand[3]_i_6__0_n_0\ : STD_LOGIC;
  signal \rPM_PCommand[3]_i_7__0_n_0\ : STD_LOGIC;
  signal \rPM_PCommand[3]_i_8__0_n_0\ : STD_LOGIC;
  signal \rPM_PCommand[3]_i_9__0_n_0\ : STD_LOGIC;
  signal \^rpm_pcommand_reg[3]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rPM_WriteData : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \rPM_WriteData[10]_i_2_n_0\ : STD_LOGIC;
  signal \rPM_WriteData[11]_i_2_n_0\ : STD_LOGIC;
  signal \rPM_WriteData[12]_i_2_n_0\ : STD_LOGIC;
  signal \rPM_WriteData[13]_i_2_n_0\ : STD_LOGIC;
  signal \rPM_WriteData[14]_i_2_n_0\ : STD_LOGIC;
  signal \rPM_WriteData[15]_i_2_n_0\ : STD_LOGIC;
  signal \rPM_WriteData[15]_i_3_n_0\ : STD_LOGIC;
  signal \rPM_WriteData[15]_i_4_n_0\ : STD_LOGIC;
  signal \rPM_WriteData[24]_i_2_n_0\ : STD_LOGIC;
  signal \rPM_WriteData[25]_i_2_n_0\ : STD_LOGIC;
  signal \rPM_WriteData[26]_i_2_n_0\ : STD_LOGIC;
  signal \rPM_WriteData[27]_i_2_n_0\ : STD_LOGIC;
  signal \rPM_WriteData[28]_i_2_n_0\ : STD_LOGIC;
  signal \rPM_WriteData[29]_i_2_n_0\ : STD_LOGIC;
  signal \rPM_WriteData[30]_i_2_n_0\ : STD_LOGIC;
  signal \rPM_WriteData[31]_i_2_n_0\ : STD_LOGIC;
  signal \rPM_WriteData[31]_i_3_n_0\ : STD_LOGIC;
  signal \rPM_WriteData[8]_i_2_n_0\ : STD_LOGIC;
  signal \rPM_WriteData[9]_i_2_n_0\ : STD_LOGIC;
  signal rPM_WriteLast : STD_LOGIC;
  signal rPM_WriteValid : STD_LOGIC;
  signal rPM_WriteValid_i_2_n_0 : STD_LOGIC;
  signal \rPO_ChipEnable[12]_i_5_n_0\ : STD_LOGIC;
  signal \rPO_ChipEnable[13]_i_5_n_0\ : STD_LOGIC;
  signal \rPO_ChipEnable[15]_i_5_n_0\ : STD_LOGIC;
  signal \rPO_ChipEnable[9]_i_5_n_0\ : STD_LOGIC;
  signal rParameter : STD_LOGIC;
  signal \rParameter[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \rParameter[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \rParameter[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \rParameter[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \rParameter[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \rParameter[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \rParameter[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \rParameter[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \rParameter[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \rParameter[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \rParameter[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \rParameter[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \rParameter[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \rParameter[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \rParameter[22]_i_1__0_n_0\ : STD_LOGIC;
  signal \rParameter[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \rParameter[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \rParameter[25]_i_1__0_n_0\ : STD_LOGIC;
  signal \rParameter[26]_i_1__0_n_0\ : STD_LOGIC;
  signal \rParameter[27]_i_1__0_n_0\ : STD_LOGIC;
  signal \rParameter[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \rParameter[29]_i_1__0_n_0\ : STD_LOGIC;
  signal \rParameter[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \rParameter[30]_i_1__0_n_0\ : STD_LOGIC;
  signal \rParameter[31]_i_2__0_n_0\ : STD_LOGIC;
  signal \rParameter[31]_i_3__0_n_0\ : STD_LOGIC;
  signal \rParameter[31]_i_4__0_n_0\ : STD_LOGIC;
  signal \rParameter[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \rParameter[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \rParameter[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \rParameter[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \rParameter[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \rParameter[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \rParameter[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \rParameter_reg_n_0_[0]\ : STD_LOGIC;
  signal \rParameter_reg_n_0_[10]\ : STD_LOGIC;
  signal \rParameter_reg_n_0_[11]\ : STD_LOGIC;
  signal \rParameter_reg_n_0_[12]\ : STD_LOGIC;
  signal \rParameter_reg_n_0_[13]\ : STD_LOGIC;
  signal \rParameter_reg_n_0_[14]\ : STD_LOGIC;
  signal \rParameter_reg_n_0_[15]\ : STD_LOGIC;
  signal \rParameter_reg_n_0_[16]\ : STD_LOGIC;
  signal \rParameter_reg_n_0_[17]\ : STD_LOGIC;
  signal \rParameter_reg_n_0_[18]\ : STD_LOGIC;
  signal \rParameter_reg_n_0_[19]\ : STD_LOGIC;
  signal \rParameter_reg_n_0_[1]\ : STD_LOGIC;
  signal \rParameter_reg_n_0_[20]\ : STD_LOGIC;
  signal \rParameter_reg_n_0_[21]\ : STD_LOGIC;
  signal \rParameter_reg_n_0_[22]\ : STD_LOGIC;
  signal \rParameter_reg_n_0_[23]\ : STD_LOGIC;
  signal \rParameter_reg_n_0_[24]\ : STD_LOGIC;
  signal \rParameter_reg_n_0_[25]\ : STD_LOGIC;
  signal \rParameter_reg_n_0_[26]\ : STD_LOGIC;
  signal \rParameter_reg_n_0_[27]\ : STD_LOGIC;
  signal \rParameter_reg_n_0_[28]\ : STD_LOGIC;
  signal \rParameter_reg_n_0_[29]\ : STD_LOGIC;
  signal \rParameter_reg_n_0_[2]\ : STD_LOGIC;
  signal \rParameter_reg_n_0_[30]\ : STD_LOGIC;
  signal \rParameter_reg_n_0_[31]\ : STD_LOGIC;
  signal \rParameter_reg_n_0_[3]\ : STD_LOGIC;
  signal \rParameter_reg_n_0_[4]\ : STD_LOGIC;
  signal \rParameter_reg_n_0_[5]\ : STD_LOGIC;
  signal \rParameter_reg_n_0_[6]\ : STD_LOGIC;
  signal \rParameter_reg_n_0_[7]\ : STD_LOGIC;
  signal \rParameter_reg_n_0_[8]\ : STD_LOGIC;
  signal \rParameter_reg_n_0_[9]\ : STD_LOGIC;
  signal rSourceID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \rSourceID[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \rSourceID[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \rSourceID[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \rSourceID[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \rSourceID[2]_i_4__0_n_0\ : STD_LOGIC;
  signal \rSourceID_reg_n_0_[0]\ : STD_LOGIC;
  signal rWaySelect : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rWriteReady : STD_LOGIC;
  signal rWriteReady_i_10_n_0 : STD_LOGIC;
  signal rWriteReady_i_11_n_0 : STD_LOGIC;
  signal rWriteReady_i_12_n_0 : STD_LOGIC;
  signal rWriteReady_i_13_n_0 : STD_LOGIC;
  signal rWriteReady_i_14_n_0 : STD_LOGIC;
  signal rWriteReady_i_15_n_0 : STD_LOGIC;
  signal rWriteReady_i_16_n_0 : STD_LOGIC;
  signal rWriteReady_i_17_n_0 : STD_LOGIC;
  signal rWriteReady_i_18_n_0 : STD_LOGIC;
  signal rWriteReady_i_19_n_0 : STD_LOGIC;
  signal rWriteReady_i_20_n_0 : STD_LOGIC;
  signal rWriteReady_i_21_n_0 : STD_LOGIC;
  signal rWriteReady_i_2_n_0 : STD_LOGIC;
  signal rWriteReady_i_3_n_0 : STD_LOGIC;
  signal rWriteReady_i_4_n_0 : STD_LOGIC;
  signal rWriteReady_i_5_n_0 : STD_LOGIC;
  signal rWriteReady_i_6_n_0 : STD_LOGIC;
  signal rWriteReady_i_7_n_0 : STD_LOGIC;
  signal rWriteReady_i_8_n_0 : STD_LOGIC;
  signal rWriteReady_i_9_n_0 : STD_LOGIC;
  signal r_pTF_cur_state : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal \r_pTF_cur_state[10]_i_2_n_0\ : STD_LOGIC;
  signal \r_pTF_cur_state[10]_i_3_n_0\ : STD_LOGIC;
  signal \r_pTF_cur_state[10]_i_4_n_0\ : STD_LOGIC;
  signal \r_pTF_cur_state[10]_i_5_n_0\ : STD_LOGIC;
  signal \r_pTF_cur_state[10]_i_6_n_0\ : STD_LOGIC;
  signal \r_pTF_cur_state[10]_i_7_n_0\ : STD_LOGIC;
  signal \r_pTF_nxt_state__0\ : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal r_sFT_cur_state : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \r_sFT_cur_state[10]_i_2_n_0\ : STD_LOGIC;
  signal \r_sFT_cur_state[10]_i_3_n_0\ : STD_LOGIC;
  signal \r_sFT_cur_state[10]_i_4_n_0\ : STD_LOGIC;
  signal \r_sFT_cur_state[10]_i_5_n_0\ : STD_LOGIC;
  signal \r_sFT_cur_state[10]_i_6_n_0\ : STD_LOGIC;
  signal \r_sFT_cur_state[10]_i_7_n_0\ : STD_LOGIC;
  signal \r_sFT_cur_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \r_sFT_cur_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \r_sFT_cur_state[2]_i_3_n_0\ : STD_LOGIC;
  signal \r_sFT_cur_state[2]_i_4_n_0\ : STD_LOGIC;
  signal \r_sFT_cur_state[3]_i_2_n_0\ : STD_LOGIC;
  signal \r_sFT_nxt_state__0\ : STD_LOGIC_VECTOR ( 10 downto 2 );
  signal sel0 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal wMNC_setFT_PM_CAData : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal wMNC_setFT_PM_CASelect : STD_LOGIC;
  signal wMNC_setFT_PM_NumOfData : STD_LOGIC_VECTOR ( 0 to 0 );
  signal wMNC_setFT_PM_PCommandOption : STD_LOGIC_VECTOR ( 1 to 1 );
  signal wMNC_setFT_PM_TargetWay : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal wMNC_setFT_PM_WriteData : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal wMNC_setFT_PM_WriteLast : STD_LOGIC;
  signal wMNC_setFT_PM_WriteValid : STD_LOGIC;
  signal wMNC_setFT_WriteReady : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rLength[0]_i_1__0\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \rLength[1]_i_1__0\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \rLength[2]_i_1__0\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \rLength[3]_i_1__0\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \rLength[4]_i_1__0\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \rLength[5]_i_1__0\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \rLength[6]_i_1__0\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \rLength[7]_i_1__0\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of rOperationMode_i_1 : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \rPM_NumOfData[0]_i_4__0\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \rPM_NumOfData[1]_i_2__0\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \rPM_PCommandOption[1]_i_2\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \rPM_PCommand[3]_i_10__0\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \rPM_PCommand[3]_i_11__0\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \rPM_PCommand[3]_i_17\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \rPM_PCommand[3]_i_18\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \rPM_PCommand[3]_i_5__0\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \rPM_PCommand[3]_i_7__0\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \rPM_PCommand[3]_i_8__0\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \rPM_PCommand[3]_i_9__0\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \rPM_WriteData[10]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \rPM_WriteData[11]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \rPM_WriteData[12]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \rPM_WriteData[13]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \rPM_WriteData[14]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \rPM_WriteData[15]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \rPM_WriteData[24]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \rPM_WriteData[25]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \rPM_WriteData[26]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \rPM_WriteData[27]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \rPM_WriteData[28]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \rPM_WriteData[29]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \rPM_WriteData[30]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \rPM_WriteData[31]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \rPM_WriteData[8]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \rPM_WriteData[9]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of rPM_WriteValid_i_2 : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \rPO_DQ[0]_i_2\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \rPO_DQ[10]_i_2\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \rPO_DQ[11]_i_2\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \rPO_DQ[12]_i_2\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \rPO_DQ[13]_i_2\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \rPO_DQ[14]_i_2\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \rPO_DQ[15]_i_3\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \rPO_DQ[1]_i_2\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \rPO_DQ[2]_i_2\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \rPO_DQ[3]_i_2\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \rPO_DQ[4]_i_2\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \rPO_DQ[5]_i_2\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \rPO_DQ[6]_i_2\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \rPO_DQ[7]_i_2\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \rPO_DQ[8]_i_2\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \rPO_DQ[9]_i_2\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \rParameter[0]_i_1__0\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \rParameter[10]_i_1__0\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \rParameter[11]_i_1__0\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \rParameter[12]_i_1__0\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \rParameter[13]_i_1__0\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \rParameter[14]_i_1__0\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \rParameter[15]_i_1__0\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \rParameter[16]_i_1__0\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \rParameter[17]_i_1__0\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \rParameter[18]_i_1__0\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \rParameter[19]_i_1__0\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \rParameter[1]_i_1__0\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \rParameter[20]_i_1__0\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \rParameter[21]_i_1__0\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \rParameter[22]_i_1__0\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \rParameter[23]_i_1__0\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \rParameter[24]_i_1__0\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \rParameter[25]_i_1__0\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \rParameter[26]_i_1__0\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \rParameter[27]_i_1__0\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \rParameter[28]_i_1__0\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \rParameter[29]_i_1__0\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \rParameter[2]_i_1__0\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \rParameter[30]_i_1__0\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \rParameter[31]_i_2__0\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \rParameter[31]_i_3__0\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \rParameter[3]_i_1__0\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \rParameter[4]_i_1__0\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \rParameter[5]_i_1__0\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \rParameter[6]_i_1__0\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \rParameter[7]_i_1__0\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \rParameter[8]_i_1__0\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \rParameter[9]_i_1__0\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \rSourceID[0]_i_1__0\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \rSourceID[1]_i_1__0\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \rSourceID[2]_i_2__0\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \rWaySelect[0]_i_1__2\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \rWaySelect[1]_i_1__2\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \rWaySelect[2]_i_1__2\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \rWaySelect[3]_i_1__2\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \rWaySelect[4]_i_1__2\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \rWaySelect[5]_i_1__2\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \rWaySelect[6]_i_1__2\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of rWriteReady_i_12 : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of rWriteReady_i_16 : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of rWriteReady_i_18 : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of rWriteReady_i_20 : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of rWriteReady_i_21 : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of rWriteReady_i_6 : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \r_pTF_cur_state[10]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \r_pTF_cur_state[10]_i_4\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \r_pTF_cur_state[10]_i_5\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \r_pTF_cur_state[2]_i_1__0\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \r_pTF_cur_state[3]_i_1__0\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \r_pTF_cur_state[5]_i_1__0\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \r_pTF_cur_state[6]_i_1__0\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \r_pTF_cur_state[7]_i_1__0\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \r_pTF_cur_state[9]_i_1\ : label is "soft_lutpair123";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \r_pTF_cur_state_reg[10]\ : label is "pTF_RESET:00000000001,pTF_WAITD:10000000000,pTF_PTSD1:00000100000,pTF_CAPTP:00000001000,pTF_PTDD0:00100000000,pTF_STADB:00000000100,pTF_PTSD3:00010000000,pTF_READY:00000000010,pTF_PTSD2:00001000000,pTF_PTSD0:00000010000,pTF_PTDD1:01000000000";
  attribute FSM_ENCODED_STATES of \r_pTF_cur_state_reg[1]\ : label is "pTF_RESET:00000000001,pTF_WAITD:10000000000,pTF_PTSD1:00000100000,pTF_CAPTP:00000001000,pTF_PTDD0:00100000000,pTF_STADB:00000000100,pTF_PTSD3:00010000000,pTF_READY:00000000010,pTF_PTSD2:00001000000,pTF_PTSD0:00000010000,pTF_PTDD1:01000000000";
  attribute FSM_ENCODED_STATES of \r_pTF_cur_state_reg[2]\ : label is "pTF_RESET:00000000001,pTF_WAITD:10000000000,pTF_PTSD1:00000100000,pTF_CAPTP:00000001000,pTF_PTDD0:00100000000,pTF_STADB:00000000100,pTF_PTSD3:00010000000,pTF_READY:00000000010,pTF_PTSD2:00001000000,pTF_PTSD0:00000010000,pTF_PTDD1:01000000000";
  attribute FSM_ENCODED_STATES of \r_pTF_cur_state_reg[3]\ : label is "pTF_RESET:00000000001,pTF_WAITD:10000000000,pTF_PTSD1:00000100000,pTF_CAPTP:00000001000,pTF_PTDD0:00100000000,pTF_STADB:00000000100,pTF_PTSD3:00010000000,pTF_READY:00000000010,pTF_PTSD2:00001000000,pTF_PTSD0:00000010000,pTF_PTDD1:01000000000";
  attribute FSM_ENCODED_STATES of \r_pTF_cur_state_reg[4]\ : label is "pTF_RESET:00000000001,pTF_WAITD:10000000000,pTF_PTSD1:00000100000,pTF_CAPTP:00000001000,pTF_PTDD0:00100000000,pTF_STADB:00000000100,pTF_PTSD3:00010000000,pTF_READY:00000000010,pTF_PTSD2:00001000000,pTF_PTSD0:00000010000,pTF_PTDD1:01000000000";
  attribute FSM_ENCODED_STATES of \r_pTF_cur_state_reg[5]\ : label is "pTF_RESET:00000000001,pTF_WAITD:10000000000,pTF_PTSD1:00000100000,pTF_CAPTP:00000001000,pTF_PTDD0:00100000000,pTF_STADB:00000000100,pTF_PTSD3:00010000000,pTF_READY:00000000010,pTF_PTSD2:00001000000,pTF_PTSD0:00000010000,pTF_PTDD1:01000000000";
  attribute FSM_ENCODED_STATES of \r_pTF_cur_state_reg[6]\ : label is "pTF_RESET:00000000001,pTF_WAITD:10000000000,pTF_PTSD1:00000100000,pTF_CAPTP:00000001000,pTF_PTDD0:00100000000,pTF_STADB:00000000100,pTF_PTSD3:00010000000,pTF_READY:00000000010,pTF_PTSD2:00001000000,pTF_PTSD0:00000010000,pTF_PTDD1:01000000000";
  attribute FSM_ENCODED_STATES of \r_pTF_cur_state_reg[7]\ : label is "pTF_RESET:00000000001,pTF_WAITD:10000000000,pTF_PTSD1:00000100000,pTF_CAPTP:00000001000,pTF_PTDD0:00100000000,pTF_STADB:00000000100,pTF_PTSD3:00010000000,pTF_READY:00000000010,pTF_PTSD2:00001000000,pTF_PTSD0:00000010000,pTF_PTDD1:01000000000";
  attribute FSM_ENCODED_STATES of \r_pTF_cur_state_reg[8]\ : label is "pTF_RESET:00000000001,pTF_WAITD:10000000000,pTF_PTSD1:00000100000,pTF_CAPTP:00000001000,pTF_PTDD0:00100000000,pTF_STADB:00000000100,pTF_PTSD3:00010000000,pTF_READY:00000000010,pTF_PTSD2:00001000000,pTF_PTSD0:00000010000,pTF_PTDD1:01000000000";
  attribute FSM_ENCODED_STATES of \r_pTF_cur_state_reg[9]\ : label is "pTF_RESET:00000000001,pTF_WAITD:10000000000,pTF_PTSD1:00000100000,pTF_CAPTP:00000001000,pTF_PTDD0:00100000000,pTF_STADB:00000000100,pTF_PTSD3:00010000000,pTF_READY:00000000010,pTF_PTSD2:00001000000,pTF_PTSD0:00000010000,pTF_PTDD1:01000000000";
  attribute SOFT_HLUTNM of \r_sFT_cur_state[10]_i_4\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \r_sFT_cur_state[10]_i_5\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \r_sFT_cur_state[1]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \r_sFT_cur_state[2]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \r_sFT_cur_state[3]_i_2\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \r_sFT_cur_state[4]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \r_sFT_cur_state[5]_i_1\ : label is "soft_lutpair122";
  attribute FSM_ENCODED_STATES of \r_sFT_cur_state_reg[0]\ : label is "sFT_RESET:00000000001,sFT_WAITD:10000000000,sFT_CALD1:00000100000,sFT_CALD0:00000001000,sFT_TM1ST:00100000000,sFT_CALST:00000000100,sFT_DO_ST:00010000000,sFT_READY:00000000010,sFT_TADLW:00001000000,sFT_CALDL:00000010000,sFT_TM2ST:01000000000";
  attribute FSM_ENCODED_STATES of \r_sFT_cur_state_reg[10]\ : label is "sFT_RESET:00000000001,sFT_WAITD:10000000000,sFT_CALD1:00000100000,sFT_CALD0:00000001000,sFT_TM1ST:00100000000,sFT_CALST:00000000100,sFT_DO_ST:00010000000,sFT_READY:00000000010,sFT_TADLW:00001000000,sFT_CALDL:00000010000,sFT_TM2ST:01000000000";
  attribute FSM_ENCODED_STATES of \r_sFT_cur_state_reg[1]\ : label is "sFT_RESET:00000000001,sFT_WAITD:10000000000,sFT_CALD1:00000100000,sFT_CALD0:00000001000,sFT_TM1ST:00100000000,sFT_CALST:00000000100,sFT_DO_ST:00010000000,sFT_READY:00000000010,sFT_TADLW:00001000000,sFT_CALDL:00000010000,sFT_TM2ST:01000000000";
  attribute FSM_ENCODED_STATES of \r_sFT_cur_state_reg[2]\ : label is "sFT_RESET:00000000001,sFT_WAITD:10000000000,sFT_CALD1:00000100000,sFT_CALD0:00000001000,sFT_TM1ST:00100000000,sFT_CALST:00000000100,sFT_DO_ST:00010000000,sFT_READY:00000000010,sFT_TADLW:00001000000,sFT_CALDL:00000010000,sFT_TM2ST:01000000000";
  attribute FSM_ENCODED_STATES of \r_sFT_cur_state_reg[3]\ : label is "sFT_RESET:00000000001,sFT_WAITD:10000000000,sFT_CALD1:00000100000,sFT_CALD0:00000001000,sFT_TM1ST:00100000000,sFT_CALST:00000000100,sFT_DO_ST:00010000000,sFT_READY:00000000010,sFT_TADLW:00001000000,sFT_CALDL:00000010000,sFT_TM2ST:01000000000";
  attribute FSM_ENCODED_STATES of \r_sFT_cur_state_reg[4]\ : label is "sFT_RESET:00000000001,sFT_WAITD:10000000000,sFT_CALD1:00000100000,sFT_CALD0:00000001000,sFT_TM1ST:00100000000,sFT_CALST:00000000100,sFT_DO_ST:00010000000,sFT_READY:00000000010,sFT_TADLW:00001000000,sFT_CALDL:00000010000,sFT_TM2ST:01000000000";
  attribute FSM_ENCODED_STATES of \r_sFT_cur_state_reg[5]\ : label is "sFT_RESET:00000000001,sFT_WAITD:10000000000,sFT_CALD1:00000100000,sFT_CALD0:00000001000,sFT_TM1ST:00100000000,sFT_CALST:00000000100,sFT_DO_ST:00010000000,sFT_READY:00000000010,sFT_TADLW:00001000000,sFT_CALDL:00000010000,sFT_TM2ST:01000000000";
  attribute FSM_ENCODED_STATES of \r_sFT_cur_state_reg[6]\ : label is "sFT_RESET:00000000001,sFT_WAITD:10000000000,sFT_CALD1:00000100000,sFT_CALD0:00000001000,sFT_TM1ST:00100000000,sFT_CALST:00000000100,sFT_DO_ST:00010000000,sFT_READY:00000000010,sFT_TADLW:00001000000,sFT_CALDL:00000010000,sFT_TM2ST:01000000000";
  attribute FSM_ENCODED_STATES of \r_sFT_cur_state_reg[7]\ : label is "sFT_RESET:00000000001,sFT_WAITD:10000000000,sFT_CALD1:00000100000,sFT_CALD0:00000001000,sFT_TM1ST:00100000000,sFT_CALST:00000000100,sFT_DO_ST:00010000000,sFT_READY:00000000010,sFT_TADLW:00001000000,sFT_CALDL:00000010000,sFT_TM2ST:01000000000";
  attribute FSM_ENCODED_STATES of \r_sFT_cur_state_reg[8]\ : label is "sFT_RESET:00000000001,sFT_WAITD:10000000000,sFT_CALD1:00000100000,sFT_CALD0:00000001000,sFT_TM1ST:00100000000,sFT_CALST:00000000100,sFT_DO_ST:00010000000,sFT_READY:00000000010,sFT_TADLW:00001000000,sFT_CALDL:00000010000,sFT_TM2ST:01000000000";
  attribute FSM_ENCODED_STATES of \r_sFT_cur_state_reg[9]\ : label is "sFT_RESET:00000000001,sFT_WAITD:10000000000,sFT_CALD1:00000100000,sFT_CALD0:00000001000,sFT_TM1ST:00100000000,sFT_CALST:00000000100,sFT_DO_ST:00010000000,sFT_READY:00000000010,sFT_TADLW:00001000000,sFT_CALDL:00000010000,sFT_TM2ST:01000000000";
begin
  iOpcode_1_sp_1 <= iOpcode_1_sn_1;
  iTargetID_0_sp_1 <= iTargetID_0_sn_1;
  rCMDReady_reg_0 <= \^rcmdready_reg_0\;
  \rPM_NumOfData_reg[7]_0\(2 downto 0) <= \^rpm_numofdata_reg[7]_0\(2 downto 0);
  \rPM_PCommand_reg[3]_0\(2 downto 0) <= \^rpm_pcommand_reg[3]_0\(2 downto 0);
CABuffer_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D111DD1DFFFFFFFF"
    )
        port map (
      I0 => wMNC_setFT_PM_CASelect,
      I1 => \^rcmdready_reg_0\,
      I2 => Q(1),
      I3 => CABuffer_i_10,
      I4 => wBNC_B_erase_PM_CASelect,
      I5 => CABuffer_i_10_0(0),
      O => rPM_CASelect_reg_0
    );
CABuffer_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCCAAAA0000AAAA"
    )
        port map (
      I0 => wMNC_setFT_PM_CAData(5),
      I1 => \rPO_DQ_reg[31]\(0),
      I2 => iReset,
      I3 => rCAData(1),
      I4 => \^rcmdready_reg_0\,
      I5 => Q(1),
      O => \rPM_CAData_reg[5]_0\
    );
CABuffer_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FABBAABBFABBFFBB"
    )
        port map (
      I0 => \rLCH_cur_state_reg[2]_1\,
      I1 => wMNC_setFT_PM_CAData(2),
      I2 => CABuffer_i_22_0,
      I3 => \^rcmdready_reg_0\,
      I4 => Q(1),
      I5 => CABuffer_i_22(1),
      O => \rPM_CAData_reg[2]_0\
    );
CABuffer_i_50: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FABBAABBFABBFFBB"
    )
        port map (
      I0 => \rLCH_cur_state_reg[2]_1\,
      I1 => wMNC_setFT_PM_CAData(1),
      I2 => CABuffer_i_24,
      I3 => \^rcmdready_reg_0\,
      I4 => Q(1),
      I5 => CABuffer_i_22(0),
      O => \rPM_CAData_reg[1]_0\
    );
CABuffer_i_53: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCCAAAA0000AAAA"
    )
        port map (
      I0 => wMNC_setFT_PM_CAData(0),
      I1 => \rPO_DQ_reg[31]\(0),
      I2 => iReset,
      I3 => rCAData(0),
      I4 => \^rcmdready_reg_0\,
      I5 => Q(1),
      O => \rPM_CAData_reg[0]_0\
    );
\FSM_onehot_rDTO_cur_state[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => iWriteLast,
      I1 => \rPO_DQ_reg[31]\(0),
      I2 => \^rcmdready_reg_0\,
      I3 => wMNC_setFT_PM_WriteLast,
      O => wPM_WriteLast_PCG_PM
    );
\FSM_onehot_rDTO_cur_state[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => iWriteValid,
      I1 => \rPO_DQ_reg[31]\(0),
      I2 => \^rcmdready_reg_0\,
      I3 => wMNC_setFT_PM_WriteValid,
      O => wPM_WriteValid_PCG_PM
    );
oWriteReady_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => wPM_WriteReady_PCG_PM,
      I1 => \rPO_DQ_reg[31]\(0),
      I2 => \^rcmdready_reg_0\,
      I3 => wMNC_setFT_WriteReady,
      O => oWriteReady
    );
rCMDReady_reg: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rCMDReady,
      CLR => iReset,
      D => sel0(1),
      Q => \^rcmdready_reg_0\
    );
\rLCH_cur_state[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F2FF"
    )
        port map (
      I0 => \^rpm_pcommand_reg[3]_0\(2),
      I1 => \^rcmdready_reg_0\,
      I2 => \rLCH_cur_state_reg[2]\,
      I3 => \rLCH_cur_state_reg[2]_0\,
      I4 => \rLCH_cur_state_reg[2]_1\,
      O => \rPM_PCommand_reg[3]_1\
    );
\rLength[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_sFT_nxt_state__0\(2),
      I1 => iLength(0),
      O => \rLength[0]_i_1__0_n_0\
    );
\rLength[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_sFT_nxt_state__0\(2),
      I1 => iLength(1),
      O => \rLength[1]_i_1__0_n_0\
    );
\rLength[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_sFT_nxt_state__0\(2),
      I1 => iLength(2),
      O => \rLength[2]_i_1__0_n_0\
    );
\rLength[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_sFT_nxt_state__0\(2),
      I1 => iLength(3),
      O => \rLength[3]_i_1__0_n_0\
    );
\rLength[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_sFT_nxt_state__0\(2),
      I1 => iLength(4),
      O => \rLength[4]_i_1__0_n_0\
    );
\rLength[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_sFT_nxt_state__0\(2),
      I1 => iLength(5),
      O => \rLength[5]_i_1__0_n_0\
    );
\rLength[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_sFT_nxt_state__0\(2),
      I1 => iLength(6),
      O => \rLength[6]_i_1__0_n_0\
    );
\rLength[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_sFT_nxt_state__0\(2),
      I1 => iLength(7),
      O => \rLength[7]_i_1__0_n_0\
    );
\rLength_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rSourceID(0),
      CLR => iReset,
      D => \rLength[0]_i_1__0_n_0\,
      Q => \rLength_reg_n_0_[0]\
    );
\rLength_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rSourceID(0),
      CLR => iReset,
      D => \rLength[1]_i_1__0_n_0\,
      Q => \rLength_reg_n_0_[1]\
    );
\rLength_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rSourceID(0),
      CLR => iReset,
      D => \rLength[2]_i_1__0_n_0\,
      Q => \rLength_reg_n_0_[2]\
    );
\rLength_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rSourceID(0),
      CLR => iReset,
      D => \rLength[3]_i_1__0_n_0\,
      Q => \rLength_reg_n_0_[3]\
    );
\rLength_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rSourceID(0),
      CLR => iReset,
      D => \rLength[4]_i_1__0_n_0\,
      Q => \rLength_reg_n_0_[4]\
    );
\rLength_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rSourceID(0),
      CLR => iReset,
      D => \rLength[5]_i_1__0_n_0\,
      Q => \rLength_reg_n_0_[5]\
    );
\rLength_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rSourceID(0),
      CLR => iReset,
      D => \rLength[6]_i_1__0_n_0\,
      Q => \rLength_reg_n_0_[6]\
    );
\rLength_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rSourceID(0),
      CLR => iReset,
      D => \rLength[7]_i_1__0_n_0\,
      Q => \rLength_reg_n_0_[7]\
    );
\rMNG_cur_state[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000B000A000A0"
    )
        port map (
      I0 => Q(0),
      I1 => \rParameter[31]_i_3__0_n_0\,
      I2 => \rMNG_cur_state[3]_i_2\,
      I3 => \rMNG_cur_state[3]_i_2_0\,
      I4 => \rSourceID[2]_i_4__0_n_0\,
      I5 => r_sFT_cur_state(10),
      O => \FSM_onehot_rCurState_reg[5]\
    );
\rNumOfCommand[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCAA00AA"
    )
        port map (
      I0 => wMNC_setFT_PM_NumOfData(0),
      I1 => \rPO_DQ_reg[31]\(0),
      I2 => wBNC_P_prog_PM_NumOfData(0),
      I3 => \^rcmdready_reg_0\,
      I4 => Q(1),
      O => \rPM_NumOfData_reg[0]_0\
    );
\rNumOfCommand[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4044"
    )
        port map (
      I0 => \rNumOfCommand[2]_i_2\,
      I1 => \rNumOfCommand[2]_i_2_0\,
      I2 => \^rcmdready_reg_0\,
      I3 => \^rpm_numofdata_reg[7]_0\(2),
      I4 => \rNumOfCommand[2]_i_2_1\,
      I5 => \rNumOfCommand[2]_i_2_2\,
      O => rCMDReady_reg_1
    );
rOperationMode_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \r_sFT_nxt_state__0\(2),
      I1 => rOperationMode_reg_0,
      I2 => iOpcode(0),
      O => rOperationMode_i_1_n_0
    );
rOperationMode_reg: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rSourceID(0),
      CLR => iReset,
      D => rOperationMode_i_1_n_0,
      Q => data2(1)
    );
\rPM_CAData[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2FAF2F2F2F2F2F2"
    )
        port map (
      I0 => \r_sFT_cur_state[10]_i_3_n_0\,
      I1 => \r_sFT_cur_state[3]_i_2_n_0\,
      I2 => \rPM_CAData[0]_i_2__0_n_0\,
      I3 => \rSourceID_reg_n_0_[0]\,
      I4 => \rLength_reg_n_0_[0]\,
      I5 => r_sFT_cur_state(3),
      O => rPM_CAData(0)
    );
\rPM_CAData[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88880000F0000000"
    )
        port map (
      I0 => \rSourceID_reg_n_0_[0]\,
      I1 => data1(0),
      I2 => \rLength_reg_n_0_[0]\,
      I3 => r_sFT_cur_state(4),
      I4 => \r_sFT_cur_state[10]_i_3_n_0\,
      I5 => r_sFT_cur_state(3),
      O => \rPM_CAData[0]_i_2__0_n_0\
    );
\rPM_CAData[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F888D888D888D8"
    )
        port map (
      I0 => \r_sFT_cur_state[3]_i_2_n_0\,
      I1 => \rPM_CAData[1]_i_2__1_n_0\,
      I2 => \r_sFT_cur_state[10]_i_3_n_0\,
      I3 => \rSourceID_reg_n_0_[0]\,
      I4 => \rLength_reg_n_0_[1]\,
      I5 => r_sFT_cur_state(3),
      O => rPM_CAData(1)
    );
\rPM_CAData[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F808080800000000"
    )
        port map (
      I0 => r_sFT_cur_state(4),
      I1 => \rLength_reg_n_0_[1]\,
      I2 => r_sFT_cur_state(3),
      I3 => data1(1),
      I4 => \rSourceID_reg_n_0_[0]\,
      I5 => \r_sFT_cur_state[10]_i_3_n_0\,
      O => \rPM_CAData[1]_i_2__1_n_0\
    );
\rPM_CAData[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA2A2222222222"
    )
        port map (
      I0 => \r_sFT_cur_state[10]_i_3_n_0\,
      I1 => \r_sFT_cur_state[3]_i_2_n_0\,
      I2 => \rSourceID_reg_n_0_[0]\,
      I3 => r_sFT_cur_state(3),
      I4 => r_sFT_cur_state(4),
      I5 => \rLength_reg_n_0_[2]\,
      O => rPM_CAData(2)
    );
\rPM_CAData[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88000000A8FF0000"
    )
        port map (
      I0 => \rLength_reg_n_0_[3]\,
      I1 => r_sFT_cur_state(4),
      I2 => r_sFT_cur_state(3),
      I3 => \r_sFT_cur_state[3]_i_2_n_0\,
      I4 => \r_sFT_cur_state[10]_i_3_n_0\,
      I5 => \rSourceID_reg_n_0_[0]\,
      O => rPM_CAData(3)
    );
\rPM_CAData[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A80000FF000000"
    )
        port map (
      I0 => \rLength_reg_n_0_[4]\,
      I1 => r_sFT_cur_state(4),
      I2 => r_sFT_cur_state(3),
      I3 => \rSourceID_reg_n_0_[0]\,
      I4 => \r_sFT_cur_state[10]_i_3_n_0\,
      I5 => \r_sFT_cur_state[3]_i_2_n_0\,
      O => rPM_CAData(4)
    );
\rPM_CAData[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88000000A8FF0000"
    )
        port map (
      I0 => \rLength_reg_n_0_[5]\,
      I1 => r_sFT_cur_state(4),
      I2 => r_sFT_cur_state(3),
      I3 => \r_sFT_cur_state[3]_i_2_n_0\,
      I4 => \r_sFT_cur_state[10]_i_3_n_0\,
      I5 => \rSourceID_reg_n_0_[0]\,
      O => rPM_CAData(5)
    );
\rPM_CAData[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA2A2222222222"
    )
        port map (
      I0 => \r_sFT_cur_state[10]_i_3_n_0\,
      I1 => \r_sFT_cur_state[3]_i_2_n_0\,
      I2 => \rSourceID_reg_n_0_[0]\,
      I3 => r_sFT_cur_state(3),
      I4 => r_sFT_cur_state(4),
      I5 => \rLength_reg_n_0_[6]\,
      O => rPM_CAData(6)
    );
\rPM_CAData[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA2A2222222222"
    )
        port map (
      I0 => \r_sFT_cur_state[10]_i_3_n_0\,
      I1 => \r_sFT_cur_state[3]_i_2_n_0\,
      I2 => \rSourceID_reg_n_0_[0]\,
      I3 => r_sFT_cur_state(3),
      I4 => r_sFT_cur_state(4),
      I5 => \rLength_reg_n_0_[7]\,
      O => rPM_CAData(7)
    );
\rPM_CAData_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rCMDReady,
      CLR => iReset,
      D => rPM_CAData(0),
      Q => wMNC_setFT_PM_CAData(0)
    );
\rPM_CAData_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rCMDReady,
      CLR => iReset,
      D => rPM_CAData(1),
      Q => wMNC_setFT_PM_CAData(1)
    );
\rPM_CAData_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rCMDReady,
      CLR => iReset,
      D => rPM_CAData(2),
      Q => wMNC_setFT_PM_CAData(2)
    );
\rPM_CAData_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rCMDReady,
      CLR => iReset,
      D => rPM_CAData(3),
      Q => \rPM_CAData_reg[7]_0\(0)
    );
\rPM_CAData_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rCMDReady,
      CLR => iReset,
      D => rPM_CAData(4),
      Q => \rPM_CAData_reg[7]_0\(1)
    );
\rPM_CAData_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rCMDReady,
      CLR => iReset,
      D => rPM_CAData(5),
      Q => wMNC_setFT_PM_CAData(5)
    );
\rPM_CAData_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rCMDReady,
      CLR => iReset,
      D => rPM_CAData(6),
      Q => \rPM_CAData_reg[7]_0\(2)
    );
\rPM_CAData_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rCMDReady,
      CLR => iReset,
      D => rPM_CAData(7),
      Q => \rPM_CAData_reg[7]_0\(3)
    );
\rPM_CASelect_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => r_sFT_cur_state(4),
      I1 => r_sFT_cur_state(3),
      I2 => \r_sFT_cur_state[10]_i_3_n_0\,
      O => rPM_CASelect
    );
rPM_CASelect_reg: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rCMDReady,
      CLR => iReset,
      D => rPM_CASelect,
      Q => wMNC_setFT_PM_CASelect
    );
\rPM_NumOfData[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAAAAEAAAAAA"
    )
        port map (
      I0 => \rPM_NumOfData[0]_i_2__0_n_0\,
      I1 => r_sFT_cur_state(1),
      I2 => \rSourceID_reg_n_0_[0]\,
      I3 => \rPM_NumOfData[0]_i_3__0_n_0\,
      I4 => \r_sFT_cur_state[10]_i_3_n_0\,
      I5 => \rPM_PCommand[0]_i_2_n_0\,
      O => \rPM_NumOfData[0]_i_1__1_n_0\
    );
\rPM_NumOfData[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F8000088880000"
    )
        port map (
      I0 => \rPM_PCommandOption_reg[2]_1\,
      I1 => r_sFT_cur_state(9),
      I2 => \rPM_NumOfData_reg[0]_1\,
      I3 => \rSourceID_reg_n_0_[0]\,
      I4 => \r_sFT_cur_state[10]_i_3_n_0\,
      I5 => r_sFT_cur_state(2),
      O => \rPM_NumOfData[0]_i_2__0_n_0\
    );
\rPM_NumOfData[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFF1"
    )
        port map (
      I0 => rOperationMode_reg_0,
      I1 => iSourceID(0),
      I2 => r_sFT_cur_state(10),
      I3 => \rPM_NumOfData[0]_i_4__0_n_0\,
      I4 => r_sFT_cur_state(0),
      I5 => \r_pTF_cur_state_reg[2]_0\,
      O => \rPM_NumOfData[0]_i_3__0_n_0\
    );
\rPM_NumOfData[0]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => r_sFT_cur_state(6),
      I1 => r_sFT_cur_state(9),
      I2 => r_sFT_cur_state(5),
      I3 => r_sFT_cur_state(7),
      I4 => \rPM_PCommand[3]_i_10__0_n_0\,
      O => \rPM_NumOfData[0]_i_4__0_n_0\
    );
\rPM_NumOfData[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF404040"
    )
        port map (
      I0 => \rPM_NumOfData[1]_i_2__0_n_0\,
      I1 => \r_sFT_cur_state[10]_i_3_n_0\,
      I2 => \rPM_NumOfData[1]_i_3__0_n_0\,
      I3 => \r_sFT_nxt_state__0\(2),
      I4 => \rSourceID_reg_n_0_[0]\,
      I5 => rPM_PCommand(0),
      O => \rPM_NumOfData[1]_i_1__1_n_0\
    );
\rPM_NumOfData[1]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => r_sFT_cur_state(10),
      I1 => iSourceID(0),
      I2 => rOperationMode_reg_0,
      O => \rPM_NumOfData[1]_i_2__0_n_0\
    );
\rPM_NumOfData[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \rPM_PCommand[3]_i_10__0_n_0\,
      I1 => r_sFT_cur_state(0),
      I2 => r_sFT_cur_state(1),
      I3 => r_sFT_cur_state(7),
      I4 => \rPM_PCommand[3]_i_14__0_n_0\,
      I5 => \r_pTF_cur_state_reg[2]_0\,
      O => \rPM_NumOfData[1]_i_3__0_n_0\
    );
\rPM_NumOfData_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rCMDReady,
      CLR => iReset,
      D => \rPM_NumOfData[0]_i_1__1_n_0\,
      Q => wMNC_setFT_PM_NumOfData(0)
    );
\rPM_NumOfData_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rCMDReady,
      CLR => iReset,
      D => \rPM_NumOfData[1]_i_1__1_n_0\,
      Q => \^rpm_numofdata_reg[7]_0\(0)
    );
\rPM_NumOfData_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rCMDReady,
      CLR => iReset,
      D => \r_sFT_nxt_state__0\(6),
      Q => \^rpm_numofdata_reg[7]_0\(1)
    );
\rPM_NumOfData_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rCMDReady,
      CLR => iReset,
      D => \r_sFT_nxt_state__0\(8),
      Q => \^rpm_numofdata_reg[7]_0\(2)
    );
\rPM_PCommandOption[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFCFCFEFCFCFC"
    )
        port map (
      I0 => r_sFT_cur_state(6),
      I1 => \r_sFT_nxt_state__0\(6),
      I2 => \rPM_PCommandOption[0]_i_2__0_n_0\,
      I3 => \r_sFT_cur_state[10]_i_3_n_0\,
      I4 => data2(1),
      I5 => r_sFT_cur_state(7),
      O => rPM_PCommandOption(0)
    );
\rPM_PCommandOption[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F888800000000"
    )
        port map (
      I0 => \rPM_PCommandOption_reg[2]_1\,
      I1 => r_sFT_cur_state(8),
      I2 => \rPM_PCommandOption_reg[0]_0\,
      I3 => r_sFT_cur_state(6),
      I4 => r_sFT_cur_state(7),
      I5 => \r_sFT_cur_state[10]_i_3_n_0\,
      O => \rPM_PCommandOption[0]_i_2__0_n_0\
    );
\rPM_PCommandOption[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF000000AA000000"
    )
        port map (
      I0 => \rPM_PCommandOption[1]_i_2_n_0\,
      I1 => \rPM_NumOfData_reg[5]_0\,
      I2 => \^rpm_pcommand_reg[3]_0\(0),
      I3 => \r_sFT_cur_state[10]_i_3_n_0\,
      I4 => data2(1),
      I5 => r_sFT_cur_state(9),
      O => rPM_PCommandOption(1)
    );
\rPM_PCommandOption[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => r_sFT_cur_state(6),
      I1 => r_sFT_cur_state(5),
      I2 => r_sFT_cur_state(7),
      I3 => r_sFT_cur_state(8),
      O => \rPM_PCommandOption[1]_i_2_n_0\
    );
\rPM_PCommandOption[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8000000"
    )
        port map (
      I0 => r_sFT_cur_state(6),
      I1 => \rPM_PCommandOption_reg[2]_1\,
      I2 => r_sFT_cur_state(5),
      I3 => data2(1),
      I4 => \r_sFT_cur_state[10]_i_3_n_0\,
      I5 => \r_sFT_nxt_state__0\(9),
      O => rPM_PCommandOption(2)
    );
\rPM_PCommandOption_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rCMDReady,
      CLR => iReset,
      D => rPM_PCommandOption(0),
      Q => \rPM_PCommandOption_reg[2]_0\(0)
    );
\rPM_PCommandOption_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rCMDReady,
      CLR => iReset,
      D => rPM_PCommandOption(1),
      Q => wMNC_setFT_PM_PCommandOption(1)
    );
\rPM_PCommandOption_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rCMDReady,
      CLR => iReset,
      D => rPM_PCommandOption(2),
      Q => \rPM_PCommandOption_reg[2]_0\(1)
    );
\rPM_PCommand[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEAA00000000"
    )
        port map (
      I0 => \rPM_PCommand[0]_i_2_n_0\,
      I1 => r_sFT_cur_state(6),
      I2 => r_sFT_cur_state(9),
      I3 => \rPM_PCommandOption_reg[2]_1\,
      I4 => r_sFT_cur_state(5),
      I5 => \r_sFT_cur_state[10]_i_3_n_0\,
      O => rPM_PCommand(0)
    );
\rPM_PCommand[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => \rPM_NumOfData_reg[5]_0\,
      I1 => \^rpm_pcommand_reg[3]_0\(1),
      I2 => r_sFT_cur_state(7),
      I3 => r_sFT_cur_state(8),
      O => \rPM_PCommand[0]_i_2_n_0\
    );
\rPM_PCommand[3]_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => r_sFT_cur_state(4),
      I1 => r_sFT_cur_state(3),
      I2 => r_sFT_cur_state(2),
      O => \rPM_PCommand[3]_i_10__0_n_0\
    );
\rPM_PCommand[3]_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => r_sFT_cur_state(3),
      I1 => r_sFT_cur_state(4),
      O => \rPM_PCommand[3]_i_11__0_n_0\
    );
\rPM_PCommand[3]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000005C"
    )
        port map (
      I0 => \rPM_PCommand[3]_i_10__0_n_0\,
      I1 => \rPM_PCommand[3]_i_17_n_0\,
      I2 => r_sFT_cur_state(8),
      I3 => \rParameter[31]_i_3__0_n_0\,
      I4 => r_sFT_cur_state(10),
      I5 => \rPM_PCommand[3]_i_5__0_n_0\,
      O => \rPM_PCommand[3]_i_13__0_n_0\
    );
\rPM_PCommand[3]_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => r_sFT_cur_state(6),
      I1 => r_sFT_cur_state(9),
      O => \rPM_PCommand[3]_i_14__0_n_0\
    );
\rPM_PCommand[3]_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000FF0000"
    )
        port map (
      I0 => \rPM_NumOfData_reg[5]_0\,
      I1 => \^rpm_pcommand_reg[3]_0\(1),
      I2 => \^rpm_pcommand_reg[3]_0\(0),
      I3 => \rPM_PCommand[3]_i_10__0_n_0\,
      I4 => \rPM_PCommand[3]_i_18_n_0\,
      I5 => r_sFT_cur_state(8),
      O => \rPM_PCommand[3]_i_15__0_n_0\
    );
\rPM_PCommand[3]_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080800000008"
    )
        port map (
      I0 => \rPM_PCommand[3]_i_8__0_n_0\,
      I1 => r_sFT_cur_state(5),
      I2 => r_sFT_cur_state(7),
      I3 => r_sFT_cur_state(6),
      I4 => r_sFT_cur_state(9),
      I5 => \rPM_PCommandOption_reg[2]_1\,
      O => \rPM_PCommand[3]_i_16__0_n_0\
    );
\rPM_PCommand[3]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"155A"
    )
        port map (
      I0 => r_sFT_cur_state(2),
      I1 => \rSourceID_reg_n_0_[0]\,
      I2 => r_sFT_cur_state(3),
      I3 => r_sFT_cur_state(4),
      O => \rPM_PCommand[3]_i_17_n_0\
    );
\rPM_PCommand[3]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => r_sFT_cur_state(1),
      I1 => r_sFT_cur_state(0),
      I2 => r_sFT_cur_state(10),
      O => \rPM_PCommand[3]_i_18_n_0\
    );
\rPM_PCommand[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEEEEFE"
    )
        port map (
      I0 => \rPM_PCommand[3]_i_2__0_n_0\,
      I1 => \rPM_PCommand[3]_i_3__0_n_0\,
      I2 => \rPM_PCommand[3]_i_4__0_n_0\,
      I3 => \rPM_PCommand[3]_i_5__0_n_0\,
      I4 => r_sFT_cur_state(8),
      I5 => \rPM_PCommand[3]_i_6__0_n_0\,
      O => rCMDReady
    );
\rPM_PCommand[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAAAAAAAEAFAAA"
    )
        port map (
      I0 => \rSourceID[2]_i_3__0_n_0\,
      I1 => \rPM_PCommand[3]_i_7__0_n_0\,
      I2 => \rPM_PCommand[3]_i_8__0_n_0\,
      I3 => r_sFT_cur_state(9),
      I4 => r_sFT_cur_state(6),
      I5 => \rPM_PCommand[3]_i_9__0_n_0\,
      O => \rPM_PCommand[3]_i_2__0_n_0\
    );
\rPM_PCommand[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040404040444"
    )
        port map (
      I0 => \rParameter[31]_i_3__0_n_0\,
      I1 => r_sFT_cur_state(10),
      I2 => \rSourceID[2]_i_4__0_n_0\,
      I3 => \rPM_PCommand[3]_i_10__0_n_0\,
      I4 => \rPM_PCommandOption[1]_i_2_n_0\,
      I5 => \rPM_PCommandOption_reg[2]_1\,
      O => \rPM_PCommand[3]_i_3__0_n_0\
    );
\rPM_PCommand[3]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \r_pTF_cur_state_reg[2]_0\,
      I1 => r_sFT_cur_state(0),
      I2 => r_sFT_cur_state(1),
      I3 => r_sFT_cur_state(10),
      I4 => \rPM_PCommand[3]_i_11__0_n_0\,
      I5 => \rPM_NumOfData_reg[0]_1\,
      O => \rPM_PCommand[3]_i_4__0_n_0\
    );
\rPM_PCommand[3]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => r_sFT_cur_state(7),
      I1 => r_sFT_cur_state(5),
      I2 => r_sFT_cur_state(9),
      I3 => r_sFT_cur_state(6),
      O => \rPM_PCommand[3]_i_5__0_n_0\
    );
\rPM_PCommand[3]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAABAAAAA"
    )
        port map (
      I0 => \rPM_PCommand[3]_i_13__0_n_0\,
      I1 => \rPM_PCommand[3]_i_14__0_n_0\,
      I2 => r_sFT_cur_state(7),
      I3 => r_sFT_cur_state(5),
      I4 => \rPM_PCommand[3]_i_15__0_n_0\,
      I5 => \rPM_PCommand[3]_i_16__0_n_0\,
      O => \rPM_PCommand[3]_i_6__0_n_0\
    );
\rPM_PCommand[3]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000004FF"
    )
        port map (
      I0 => \rPM_NumOfData_reg[5]_0\,
      I1 => \^rpm_pcommand_reg[3]_0\(0),
      I2 => \^rpm_pcommand_reg[3]_0\(1),
      I3 => r_sFT_cur_state(7),
      I4 => r_sFT_cur_state(5),
      O => \rPM_PCommand[3]_i_7__0_n_0\
    );
\rPM_PCommand[3]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => r_sFT_cur_state(8),
      I1 => r_sFT_cur_state(1),
      I2 => r_sFT_cur_state(0),
      I3 => r_sFT_cur_state(10),
      I4 => \rPM_PCommand[3]_i_10__0_n_0\,
      O => \rPM_PCommand[3]_i_8__0_n_0\
    );
\rPM_PCommand[3]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => r_sFT_cur_state(5),
      I1 => r_sFT_cur_state(7),
      O => \rPM_PCommand[3]_i_9__0_n_0\
    );
\rPM_PCommand_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rCMDReady,
      CLR => iReset,
      D => rPM_PCommand(0),
      Q => \^rpm_pcommand_reg[3]_0\(0)
    );
\rPM_PCommand_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rCMDReady,
      CLR => iReset,
      D => \r_sFT_nxt_state__0\(7),
      Q => \^rpm_pcommand_reg[3]_0\(1)
    );
\rPM_PCommand_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rCMDReady,
      CLR => iReset,
      D => \r_sFT_nxt_state__0\(2),
      Q => \^rpm_pcommand_reg[3]_0\(2)
    );
\rPM_WriteData[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \rParameter_reg_n_0_[2]\,
      I1 => \rPM_WriteData[15]_i_2_n_0\,
      I2 => \rPM_WriteData[10]_i_2_n_0\,
      O => rPM_WriteData(10)
    );
\rPM_WriteData[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \r_pTF_nxt_state__0\(7),
      I1 => \rParameter_reg_n_0_[26]\,
      I2 => \r_pTF_nxt_state__0\(5),
      I3 => \rParameter_reg_n_0_[10]\,
      I4 => \rParameter_reg_n_0_[18]\,
      I5 => \rPM_WriteData[15]_i_4_n_0\,
      O => \rPM_WriteData[10]_i_2_n_0\
    );
\rPM_WriteData[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \rParameter_reg_n_0_[3]\,
      I1 => \rPM_WriteData[15]_i_2_n_0\,
      I2 => \rPM_WriteData[11]_i_2_n_0\,
      O => rPM_WriteData(11)
    );
\rPM_WriteData[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \r_pTF_nxt_state__0\(7),
      I1 => \rParameter_reg_n_0_[27]\,
      I2 => \r_pTF_nxt_state__0\(5),
      I3 => \rParameter_reg_n_0_[11]\,
      I4 => \rParameter_reg_n_0_[19]\,
      I5 => \rPM_WriteData[15]_i_4_n_0\,
      O => \rPM_WriteData[11]_i_2_n_0\
    );
\rPM_WriteData[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \rParameter_reg_n_0_[4]\,
      I1 => \rPM_WriteData[15]_i_2_n_0\,
      I2 => \rPM_WriteData[12]_i_2_n_0\,
      O => rPM_WriteData(12)
    );
\rPM_WriteData[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \r_pTF_nxt_state__0\(7),
      I1 => \rParameter_reg_n_0_[28]\,
      I2 => \r_pTF_nxt_state__0\(5),
      I3 => \rParameter_reg_n_0_[12]\,
      I4 => \rParameter_reg_n_0_[20]\,
      I5 => \rPM_WriteData[15]_i_4_n_0\,
      O => \rPM_WriteData[12]_i_2_n_0\
    );
\rPM_WriteData[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \rParameter_reg_n_0_[5]\,
      I1 => \rPM_WriteData[15]_i_2_n_0\,
      I2 => \rPM_WriteData[13]_i_2_n_0\,
      O => rPM_WriteData(13)
    );
\rPM_WriteData[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \r_pTF_nxt_state__0\(7),
      I1 => \rParameter_reg_n_0_[29]\,
      I2 => \r_pTF_nxt_state__0\(5),
      I3 => \rParameter_reg_n_0_[13]\,
      I4 => \rParameter_reg_n_0_[21]\,
      I5 => \rPM_WriteData[15]_i_4_n_0\,
      O => \rPM_WriteData[13]_i_2_n_0\
    );
\rPM_WriteData[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \rParameter_reg_n_0_[6]\,
      I1 => \rPM_WriteData[15]_i_2_n_0\,
      I2 => \rPM_WriteData[14]_i_2_n_0\,
      O => rPM_WriteData(14)
    );
\rPM_WriteData[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \r_pTF_nxt_state__0\(7),
      I1 => \rParameter_reg_n_0_[30]\,
      I2 => \r_pTF_nxt_state__0\(5),
      I3 => \rParameter_reg_n_0_[14]\,
      I4 => \rParameter_reg_n_0_[22]\,
      I5 => \rPM_WriteData[15]_i_4_n_0\,
      O => \rPM_WriteData[14]_i_2_n_0\
    );
\rPM_WriteData[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \rParameter_reg_n_0_[7]\,
      I1 => \rPM_WriteData[15]_i_2_n_0\,
      I2 => \rPM_WriteData[15]_i_3_n_0\,
      O => rPM_WriteData(15)
    );
\rPM_WriteData[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F03020"
    )
        port map (
      I0 => r_pTF_cur_state(4),
      I1 => wPM_WriteReady_PCG_PM,
      I2 => \r_pTF_cur_state[10]_i_3_n_0\,
      I3 => r_pTF_cur_state(8),
      I4 => r_pTF_cur_state(3),
      O => \rPM_WriteData[15]_i_2_n_0\
    );
\rPM_WriteData[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \r_pTF_nxt_state__0\(7),
      I1 => \rParameter_reg_n_0_[31]\,
      I2 => \r_pTF_nxt_state__0\(5),
      I3 => \rParameter_reg_n_0_[15]\,
      I4 => \rParameter_reg_n_0_[23]\,
      I5 => \rPM_WriteData[15]_i_4_n_0\,
      O => \rPM_WriteData[15]_i_3_n_0\
    );
\rPM_WriteData[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0E0F0E0F0E03020"
    )
        port map (
      I0 => r_pTF_cur_state(6),
      I1 => wPM_WriteReady_PCG_PM,
      I2 => \r_pTF_cur_state[10]_i_3_n_0\,
      I3 => r_pTF_cur_state(9),
      I4 => r_pTF_cur_state(8),
      I5 => r_pTF_cur_state(5),
      O => \rPM_WriteData[15]_i_4_n_0\
    );
\rPM_WriteData[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \rParameter_reg_n_0_[0]\,
      I1 => \r_pTF_nxt_state__0\(4),
      I2 => \rPM_WriteData[24]_i_2_n_0\,
      O => rPM_WriteData(24)
    );
\rPM_WriteData[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rPM_WriteData[31]_i_3_n_0\,
      I1 => \rParameter_reg_n_0_[8]\,
      I2 => \r_pTF_nxt_state__0\(6),
      I3 => \rParameter_reg_n_0_[16]\,
      I4 => \rParameter_reg_n_0_[24]\,
      I5 => rPM_WriteLast,
      O => \rPM_WriteData[24]_i_2_n_0\
    );
\rPM_WriteData[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \rParameter_reg_n_0_[1]\,
      I1 => \r_pTF_nxt_state__0\(4),
      I2 => \rPM_WriteData[25]_i_2_n_0\,
      O => rPM_WriteData(25)
    );
\rPM_WriteData[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rPM_WriteData[31]_i_3_n_0\,
      I1 => \rParameter_reg_n_0_[9]\,
      I2 => \r_pTF_nxt_state__0\(6),
      I3 => \rParameter_reg_n_0_[17]\,
      I4 => \rParameter_reg_n_0_[25]\,
      I5 => rPM_WriteLast,
      O => \rPM_WriteData[25]_i_2_n_0\
    );
\rPM_WriteData[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \rParameter_reg_n_0_[2]\,
      I1 => \r_pTF_nxt_state__0\(4),
      I2 => \rPM_WriteData[26]_i_2_n_0\,
      O => rPM_WriteData(26)
    );
\rPM_WriteData[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rPM_WriteData[31]_i_3_n_0\,
      I1 => \rParameter_reg_n_0_[10]\,
      I2 => \r_pTF_nxt_state__0\(6),
      I3 => \rParameter_reg_n_0_[18]\,
      I4 => \rParameter_reg_n_0_[26]\,
      I5 => rPM_WriteLast,
      O => \rPM_WriteData[26]_i_2_n_0\
    );
\rPM_WriteData[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \rParameter_reg_n_0_[3]\,
      I1 => \r_pTF_nxt_state__0\(4),
      I2 => \rPM_WriteData[27]_i_2_n_0\,
      O => rPM_WriteData(27)
    );
\rPM_WriteData[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rPM_WriteData[31]_i_3_n_0\,
      I1 => \rParameter_reg_n_0_[11]\,
      I2 => \r_pTF_nxt_state__0\(6),
      I3 => \rParameter_reg_n_0_[19]\,
      I4 => \rParameter_reg_n_0_[27]\,
      I5 => rPM_WriteLast,
      O => \rPM_WriteData[27]_i_2_n_0\
    );
\rPM_WriteData[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \rParameter_reg_n_0_[4]\,
      I1 => \r_pTF_nxt_state__0\(4),
      I2 => \rPM_WriteData[28]_i_2_n_0\,
      O => rPM_WriteData(28)
    );
\rPM_WriteData[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rPM_WriteData[31]_i_3_n_0\,
      I1 => \rParameter_reg_n_0_[12]\,
      I2 => \r_pTF_nxt_state__0\(6),
      I3 => \rParameter_reg_n_0_[20]\,
      I4 => \rParameter_reg_n_0_[28]\,
      I5 => rPM_WriteLast,
      O => \rPM_WriteData[28]_i_2_n_0\
    );
\rPM_WriteData[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \rParameter_reg_n_0_[5]\,
      I1 => \r_pTF_nxt_state__0\(4),
      I2 => \rPM_WriteData[29]_i_2_n_0\,
      O => rPM_WriteData(29)
    );
\rPM_WriteData[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rPM_WriteData[31]_i_3_n_0\,
      I1 => \rParameter_reg_n_0_[13]\,
      I2 => \r_pTF_nxt_state__0\(6),
      I3 => \rParameter_reg_n_0_[21]\,
      I4 => \rParameter_reg_n_0_[29]\,
      I5 => rPM_WriteLast,
      O => \rPM_WriteData[29]_i_2_n_0\
    );
\rPM_WriteData[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \rParameter_reg_n_0_[6]\,
      I1 => \r_pTF_nxt_state__0\(4),
      I2 => \rPM_WriteData[30]_i_2_n_0\,
      O => rPM_WriteData(30)
    );
\rPM_WriteData[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rPM_WriteData[31]_i_3_n_0\,
      I1 => \rParameter_reg_n_0_[14]\,
      I2 => \r_pTF_nxt_state__0\(6),
      I3 => \rParameter_reg_n_0_[22]\,
      I4 => \rParameter_reg_n_0_[30]\,
      I5 => rPM_WriteLast,
      O => \rPM_WriteData[30]_i_2_n_0\
    );
\rPM_WriteData[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \rParameter_reg_n_0_[7]\,
      I1 => \r_pTF_nxt_state__0\(4),
      I2 => \rPM_WriteData[31]_i_2_n_0\,
      O => rPM_WriteData(31)
    );
\rPM_WriteData[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rPM_WriteData[31]_i_3_n_0\,
      I1 => \rParameter_reg_n_0_[15]\,
      I2 => \r_pTF_nxt_state__0\(6),
      I3 => \rParameter_reg_n_0_[23]\,
      I4 => \rParameter_reg_n_0_[31]\,
      I5 => rPM_WriteLast,
      O => \rPM_WriteData[31]_i_2_n_0\
    );
\rPM_WriteData[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0E020E020E020"
    )
        port map (
      I0 => rWriteReady_i_16_n_0,
      I1 => wPM_WriteReady_PCG_PM,
      I2 => \r_pTF_cur_state[10]_i_3_n_0\,
      I3 => r_pTF_cur_state(4),
      I4 => data2(1),
      I5 => r_pTF_cur_state(3),
      O => \rPM_WriteData[31]_i_3_n_0\
    );
\rPM_WriteData[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \rParameter_reg_n_0_[0]\,
      I1 => \rPM_WriteData[15]_i_2_n_0\,
      I2 => \rPM_WriteData[8]_i_2_n_0\,
      O => rPM_WriteData(8)
    );
\rPM_WriteData[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \r_pTF_nxt_state__0\(7),
      I1 => \rParameter_reg_n_0_[24]\,
      I2 => \r_pTF_nxt_state__0\(5),
      I3 => \rParameter_reg_n_0_[8]\,
      I4 => \rParameter_reg_n_0_[16]\,
      I5 => \rPM_WriteData[15]_i_4_n_0\,
      O => \rPM_WriteData[8]_i_2_n_0\
    );
\rPM_WriteData[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \rParameter_reg_n_0_[1]\,
      I1 => \rPM_WriteData[15]_i_2_n_0\,
      I2 => \rPM_WriteData[9]_i_2_n_0\,
      O => rPM_WriteData(9)
    );
\rPM_WriteData[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \r_pTF_nxt_state__0\(7),
      I1 => \rParameter_reg_n_0_[25]\,
      I2 => \r_pTF_nxt_state__0\(5),
      I3 => \rParameter_reg_n_0_[9]\,
      I4 => \rParameter_reg_n_0_[17]\,
      I5 => \rPM_WriteData[15]_i_4_n_0\,
      O => \rPM_WriteData[9]_i_2_n_0\
    );
\rPM_WriteData_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rWriteReady,
      CLR => iReset,
      D => rPM_WriteData(10),
      Q => wMNC_setFT_PM_WriteData(10)
    );
\rPM_WriteData_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rWriteReady,
      CLR => iReset,
      D => rPM_WriteData(11),
      Q => wMNC_setFT_PM_WriteData(11)
    );
\rPM_WriteData_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rWriteReady,
      CLR => iReset,
      D => rPM_WriteData(12),
      Q => wMNC_setFT_PM_WriteData(12)
    );
\rPM_WriteData_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rWriteReady,
      CLR => iReset,
      D => rPM_WriteData(13),
      Q => wMNC_setFT_PM_WriteData(13)
    );
\rPM_WriteData_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rWriteReady,
      CLR => iReset,
      D => rPM_WriteData(14),
      Q => wMNC_setFT_PM_WriteData(14)
    );
\rPM_WriteData_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rWriteReady,
      CLR => iReset,
      D => rPM_WriteData(15),
      Q => wMNC_setFT_PM_WriteData(15)
    );
\rPM_WriteData_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rWriteReady,
      CLR => iReset,
      D => rPM_WriteData(24),
      Q => wMNC_setFT_PM_WriteData(24)
    );
\rPM_WriteData_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rWriteReady,
      CLR => iReset,
      D => rPM_WriteData(25),
      Q => wMNC_setFT_PM_WriteData(25)
    );
\rPM_WriteData_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rWriteReady,
      CLR => iReset,
      D => rPM_WriteData(26),
      Q => wMNC_setFT_PM_WriteData(26)
    );
\rPM_WriteData_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rWriteReady,
      CLR => iReset,
      D => rPM_WriteData(27),
      Q => wMNC_setFT_PM_WriteData(27)
    );
\rPM_WriteData_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rWriteReady,
      CLR => iReset,
      D => rPM_WriteData(28),
      Q => wMNC_setFT_PM_WriteData(28)
    );
\rPM_WriteData_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rWriteReady,
      CLR => iReset,
      D => rPM_WriteData(29),
      Q => wMNC_setFT_PM_WriteData(29)
    );
\rPM_WriteData_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rWriteReady,
      CLR => iReset,
      D => rPM_WriteData(30),
      Q => wMNC_setFT_PM_WriteData(30)
    );
\rPM_WriteData_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rWriteReady,
      CLR => iReset,
      D => rPM_WriteData(31),
      Q => wMNC_setFT_PM_WriteData(31)
    );
\rPM_WriteData_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rWriteReady,
      CLR => iReset,
      D => rPM_WriteData(8),
      Q => wMNC_setFT_PM_WriteData(8)
    );
\rPM_WriteData_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rWriteReady,
      CLR => iReset,
      D => rPM_WriteData(9),
      Q => wMNC_setFT_PM_WriteData(9)
    );
rPM_WriteLast_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0B0F0B0F0B0C080"
    )
        port map (
      I0 => r_pTF_cur_state(6),
      I1 => wPM_WriteReady_PCG_PM,
      I2 => \r_pTF_cur_state[10]_i_3_n_0\,
      I3 => r_pTF_cur_state(8),
      I4 => r_pTF_cur_state(9),
      I5 => r_pTF_cur_state(7),
      O => rPM_WriteLast
    );
rPM_WriteLast_reg: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rWriteReady,
      CLR => iReset,
      D => rPM_WriteLast,
      Q => wMNC_setFT_PM_WriteLast
    );
rPM_WriteValid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00FE00"
    )
        port map (
      I0 => rPM_WriteValid_i_2_n_0,
      I1 => r_pTF_cur_state(7),
      I2 => r_pTF_cur_state(9),
      I3 => \r_pTF_cur_state[10]_i_3_n_0\,
      I4 => wPM_WriteReady_PCG_PM,
      O => rPM_WriteValid
    );
rPM_WriteValid_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => r_pTF_cur_state(3),
      I1 => r_pTF_cur_state(5),
      I2 => r_pTF_cur_state(8),
      I3 => r_pTF_cur_state(6),
      I4 => r_pTF_cur_state(4),
      O => rPM_WriteValid_i_2_n_0
    );
rPM_WriteValid_reg: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rWriteReady,
      CLR => iReset,
      D => rPM_WriteValid,
      Q => wMNC_setFT_PM_WriteValid
    );
\rPO_ChipEnable[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005555D555"
    )
        port map (
      I0 => \rPO_ChipEnable[12]_i_5_n_0\,
      I1 => \^rcmdready_reg_0\,
      I2 => Q(1),
      I3 => \rPO_DQ_reg[31]\(0),
      I4 => \rPO_ChipEnable[12]_i_2\,
      I5 => \rLCH_cur_state_reg[2]_1\,
      O => rCMDReady_reg_3
    );
\rPO_ChipEnable[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C5C505C5F5F535F5"
    )
        port map (
      I0 => wMNC_setFT_PM_TargetWay(4),
      I1 => Q(1),
      I2 => \^rcmdready_reg_0\,
      I3 => \rPO_ChipEnable[15]_i_4_0\(1),
      I4 => \rPO_DQ_reg[31]\(0),
      I5 => \rPO_ChipEnable[15]_i_4_1\(1),
      O => \rPO_ChipEnable[12]_i_5_n_0\
    );
\rPO_ChipEnable[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005555D555"
    )
        port map (
      I0 => \rPO_ChipEnable[13]_i_5_n_0\,
      I1 => \^rcmdready_reg_0\,
      I2 => Q(1),
      I3 => \rPO_DQ_reg[31]\(0),
      I4 => \rPO_ChipEnable[13]_i_2\,
      I5 => \rLCH_cur_state_reg[2]_1\,
      O => rCMDReady_reg_4
    );
\rPO_ChipEnable[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C5C505C5F5F535F5"
    )
        port map (
      I0 => wMNC_setFT_PM_TargetWay(5),
      I1 => Q(1),
      I2 => \^rcmdready_reg_0\,
      I3 => \rPO_ChipEnable[15]_i_4_0\(2),
      I4 => \rPO_DQ_reg[31]\(0),
      I5 => \rPO_ChipEnable[15]_i_4_1\(2),
      O => \rPO_ChipEnable[13]_i_5_n_0\
    );
\rPO_ChipEnable[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005555D555"
    )
        port map (
      I0 => \rPO_ChipEnable[15]_i_5_n_0\,
      I1 => \^rcmdready_reg_0\,
      I2 => Q(1),
      I3 => \rPO_DQ_reg[31]\(0),
      I4 => \rPO_ChipEnable[15]_i_2\,
      I5 => \rLCH_cur_state_reg[2]_1\,
      O => rCMDReady_reg_5
    );
\rPO_ChipEnable[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C5C505C5F5F535F5"
    )
        port map (
      I0 => wMNC_setFT_PM_TargetWay(7),
      I1 => Q(1),
      I2 => \^rcmdready_reg_0\,
      I3 => \rPO_ChipEnable[15]_i_4_0\(3),
      I4 => \rPO_DQ_reg[31]\(0),
      I5 => \rPO_ChipEnable[15]_i_4_1\(3),
      O => \rPO_ChipEnable[15]_i_5_n_0\
    );
\rPO_ChipEnable[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005555D555"
    )
        port map (
      I0 => \rPO_ChipEnable[9]_i_5_n_0\,
      I1 => \^rcmdready_reg_0\,
      I2 => Q(1),
      I3 => \rPO_DQ_reg[31]\(0),
      I4 => \rPO_ChipEnable[9]_i_2\,
      I5 => \rLCH_cur_state_reg[2]_1\,
      O => rCMDReady_reg_2
    );
\rPO_ChipEnable[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C5C505C5F5F535F5"
    )
        port map (
      I0 => wMNC_setFT_PM_TargetWay(1),
      I1 => Q(1),
      I2 => \^rcmdready_reg_0\,
      I3 => \rPO_ChipEnable[15]_i_4_0\(0),
      I4 => \rPO_DQ_reg[31]\(0),
      I5 => \rPO_ChipEnable[15]_i_4_1\(0),
      O => \rPO_ChipEnable[9]_i_5_n_0\
    );
\rPO_DQ[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \rPO_DQ_reg[31]\(0),
      I1 => iWriteData(0),
      I2 => \^rcmdready_reg_0\,
      I3 => wMNC_setFT_PM_WriteData(8),
      O => wPM_WriteData_PCG_PM(0)
    );
\rPO_DQ[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => iWriteData(10),
      I1 => \rPO_DQ_reg[31]\(0),
      I2 => \^rcmdready_reg_0\,
      I3 => wMNC_setFT_PM_WriteData(10),
      O => wPM_WriteData_PCG_PM(10)
    );
\rPO_DQ[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \rPO_DQ_reg[31]\(0),
      I1 => iWriteData(11),
      I2 => \^rcmdready_reg_0\,
      I3 => wMNC_setFT_PM_WriteData(11),
      O => wPM_WriteData_PCG_PM(11)
    );
\rPO_DQ[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => iWriteData(12),
      I1 => \rPO_DQ_reg[31]\(0),
      I2 => \^rcmdready_reg_0\,
      I3 => wMNC_setFT_PM_WriteData(12),
      O => wPM_WriteData_PCG_PM(12)
    );
\rPO_DQ[13]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \rPO_DQ_reg[31]\(0),
      I1 => iWriteData(13),
      I2 => \^rcmdready_reg_0\,
      I3 => wMNC_setFT_PM_WriteData(13),
      O => wPM_WriteData_PCG_PM(13)
    );
\rPO_DQ[14]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => iWriteData(14),
      I1 => \rPO_DQ_reg[31]\(0),
      I2 => \^rcmdready_reg_0\,
      I3 => wMNC_setFT_PM_WriteData(14),
      O => wPM_WriteData_PCG_PM(14)
    );
\rPO_DQ[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \rPO_DQ_reg[31]\(0),
      I1 => iWriteData(15),
      I2 => \^rcmdready_reg_0\,
      I3 => wMNC_setFT_PM_WriteData(15),
      O => wPM_WriteData_PCG_PM(15)
    );
\rPO_DQ[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFE00000"
    )
        port map (
      I0 => \rPO_DQ_reg[31]\(0),
      I1 => iWriteData(16),
      I2 => \^rcmdready_reg_0\,
      I3 => wMNC_setFT_PM_WriteData(24),
      I4 => \rPO_DQ_reg[31]_0\,
      I5 => \rPO_DQ_reg[16]\,
      O => \rPM_WriteData_reg[31]_0\(0)
    );
\rPO_DQ[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2F200000"
    )
        port map (
      I0 => iWriteData(17),
      I1 => \rPO_DQ_reg[31]\(0),
      I2 => \^rcmdready_reg_0\,
      I3 => wMNC_setFT_PM_WriteData(25),
      I4 => \rPO_DQ_reg[31]_0\,
      I5 => \rPO_DQ_reg[17]\,
      O => \rPM_WriteData_reg[31]_0\(1)
    );
\rPO_DQ[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2F200000"
    )
        port map (
      I0 => iWriteData(18),
      I1 => \rPO_DQ_reg[31]\(0),
      I2 => \^rcmdready_reg_0\,
      I3 => wMNC_setFT_PM_WriteData(26),
      I4 => \rPO_DQ_reg[31]_0\,
      I5 => \rPO_DQ_reg[18]\,
      O => \rPM_WriteData_reg[31]_0\(2)
    );
\rPO_DQ[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFE00000"
    )
        port map (
      I0 => \rPO_DQ_reg[31]\(0),
      I1 => iWriteData(19),
      I2 => \^rcmdready_reg_0\,
      I3 => wMNC_setFT_PM_WriteData(27),
      I4 => \rPO_DQ_reg[31]_0\,
      I5 => \rPO_DQ_reg[19]\,
      O => \rPM_WriteData_reg[31]_0\(3)
    );
\rPO_DQ[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => iWriteData(1),
      I1 => \rPO_DQ_reg[31]\(0),
      I2 => \^rcmdready_reg_0\,
      I3 => wMNC_setFT_PM_WriteData(9),
      O => wPM_WriteData_PCG_PM(1)
    );
\rPO_DQ[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2F200000"
    )
        port map (
      I0 => iWriteData(20),
      I1 => \rPO_DQ_reg[31]\(0),
      I2 => \^rcmdready_reg_0\,
      I3 => wMNC_setFT_PM_WriteData(28),
      I4 => \rPO_DQ_reg[31]_0\,
      I5 => \rPO_DQ_reg[20]\,
      O => \rPM_WriteData_reg[31]_0\(4)
    );
\rPO_DQ[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2F200000"
    )
        port map (
      I0 => iWriteData(21),
      I1 => \rPO_DQ_reg[31]\(0),
      I2 => \^rcmdready_reg_0\,
      I3 => wMNC_setFT_PM_WriteData(29),
      I4 => \rPO_DQ_reg[31]_0\,
      I5 => \rPO_DQ_reg[21]\,
      O => \rPM_WriteData_reg[31]_0\(5)
    );
\rPO_DQ[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2F200000"
    )
        port map (
      I0 => iWriteData(22),
      I1 => \rPO_DQ_reg[31]\(0),
      I2 => \^rcmdready_reg_0\,
      I3 => wMNC_setFT_PM_WriteData(30),
      I4 => \rPO_DQ_reg[31]_0\,
      I5 => \rPO_DQ_reg[22]\,
      O => \rPM_WriteData_reg[31]_0\(6)
    );
\rPO_DQ[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFE00000"
    )
        port map (
      I0 => \rPO_DQ_reg[31]\(0),
      I1 => iWriteData(23),
      I2 => \^rcmdready_reg_0\,
      I3 => wMNC_setFT_PM_WriteData(31),
      I4 => \rPO_DQ_reg[31]_0\,
      I5 => \rPO_DQ_reg[23]\,
      O => \rPM_WriteData_reg[31]_0\(7)
    );
\rPO_DQ[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A8A808"
    )
        port map (
      I0 => \rPO_DQ_reg[31]_0\,
      I1 => wMNC_setFT_PM_WriteData(24),
      I2 => \^rcmdready_reg_0\,
      I3 => iWriteData(24),
      I4 => \rPO_DQ_reg[31]\(0),
      O => \rPM_WriteData_reg[31]_0\(8)
    );
\rPO_DQ[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A8A808"
    )
        port map (
      I0 => \rPO_DQ_reg[31]_0\,
      I1 => wMNC_setFT_PM_WriteData(25),
      I2 => \^rcmdready_reg_0\,
      I3 => iWriteData(25),
      I4 => \rPO_DQ_reg[31]\(0),
      O => \rPM_WriteData_reg[31]_0\(9)
    );
\rPO_DQ[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A8A808"
    )
        port map (
      I0 => \rPO_DQ_reg[31]_0\,
      I1 => wMNC_setFT_PM_WriteData(26),
      I2 => \^rcmdready_reg_0\,
      I3 => iWriteData(26),
      I4 => \rPO_DQ_reg[31]\(0),
      O => \rPM_WriteData_reg[31]_0\(10)
    );
\rPO_DQ[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08A80808"
    )
        port map (
      I0 => \rPO_DQ_reg[31]_0\,
      I1 => wMNC_setFT_PM_WriteData(27),
      I2 => \^rcmdready_reg_0\,
      I3 => \rPO_DQ_reg[31]\(0),
      I4 => iWriteData(27),
      O => \rPM_WriteData_reg[31]_0\(11)
    );
\rPO_DQ[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08A80808"
    )
        port map (
      I0 => \rPO_DQ_reg[31]_0\,
      I1 => wMNC_setFT_PM_WriteData(28),
      I2 => \^rcmdready_reg_0\,
      I3 => \rPO_DQ_reg[31]\(0),
      I4 => iWriteData(28),
      O => \rPM_WriteData_reg[31]_0\(12)
    );
\rPO_DQ[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A8A808"
    )
        port map (
      I0 => \rPO_DQ_reg[31]_0\,
      I1 => wMNC_setFT_PM_WriteData(29),
      I2 => \^rcmdready_reg_0\,
      I3 => iWriteData(29),
      I4 => \rPO_DQ_reg[31]\(0),
      O => \rPM_WriteData_reg[31]_0\(13)
    );
\rPO_DQ[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \rPO_DQ_reg[31]\(0),
      I1 => iWriteData(2),
      I2 => \^rcmdready_reg_0\,
      I3 => wMNC_setFT_PM_WriteData(10),
      O => wPM_WriteData_PCG_PM(2)
    );
\rPO_DQ[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A8A808"
    )
        port map (
      I0 => \rPO_DQ_reg[31]_0\,
      I1 => wMNC_setFT_PM_WriteData(30),
      I2 => \^rcmdready_reg_0\,
      I3 => iWriteData(30),
      I4 => \rPO_DQ_reg[31]\(0),
      O => \rPM_WriteData_reg[31]_0\(14)
    );
\rPO_DQ[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08A80808"
    )
        port map (
      I0 => \rPO_DQ_reg[31]_0\,
      I1 => wMNC_setFT_PM_WriteData(31),
      I2 => \^rcmdready_reg_0\,
      I3 => \rPO_DQ_reg[31]\(0),
      I4 => iWriteData(31),
      O => \rPM_WriteData_reg[31]_0\(15)
    );
\rPO_DQ[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \rPO_DQ_reg[31]\(0),
      I1 => iWriteData(3),
      I2 => \^rcmdready_reg_0\,
      I3 => wMNC_setFT_PM_WriteData(11),
      O => wPM_WriteData_PCG_PM(3)
    );
\rPO_DQ[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => iWriteData(4),
      I1 => \rPO_DQ_reg[31]\(0),
      I2 => \^rcmdready_reg_0\,
      I3 => wMNC_setFT_PM_WriteData(12),
      O => wPM_WriteData_PCG_PM(4)
    );
\rPO_DQ[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => iWriteData(5),
      I1 => \rPO_DQ_reg[31]\(0),
      I2 => \^rcmdready_reg_0\,
      I3 => wMNC_setFT_PM_WriteData(13),
      O => wPM_WriteData_PCG_PM(5)
    );
\rPO_DQ[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \rPO_DQ_reg[31]\(0),
      I1 => iWriteData(6),
      I2 => \^rcmdready_reg_0\,
      I3 => wMNC_setFT_PM_WriteData(14),
      O => wPM_WriteData_PCG_PM(6)
    );
\rPO_DQ[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \rPO_DQ_reg[31]\(0),
      I1 => iWriteData(7),
      I2 => \^rcmdready_reg_0\,
      I3 => wMNC_setFT_PM_WriteData(15),
      O => wPM_WriteData_PCG_PM(7)
    );
\rPO_DQ[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \rPO_DQ_reg[31]\(0),
      I1 => iWriteData(8),
      I2 => \^rcmdready_reg_0\,
      I3 => wMNC_setFT_PM_WriteData(8),
      O => wPM_WriteData_PCG_PM(8)
    );
\rPO_DQ[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \rPO_DQ_reg[31]\(0),
      I1 => iWriteData(9),
      I2 => \^rcmdready_reg_0\,
      I3 => wMNC_setFT_PM_WriteData(9),
      O => wPM_WriteData_PCG_PM(9)
    );
\rParameter[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => iWriteValid,
      I1 => \r_pTF_cur_state[10]_i_3_n_0\,
      I2 => r_pTF_cur_state(2),
      I3 => iWriteData(0),
      O => \rParameter[0]_i_1__0_n_0\
    );
\rParameter[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => iWriteValid,
      I1 => \r_pTF_cur_state[10]_i_3_n_0\,
      I2 => r_pTF_cur_state(2),
      I3 => iWriteData(10),
      O => \rParameter[10]_i_1__0_n_0\
    );
\rParameter[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => iWriteValid,
      I1 => \r_pTF_cur_state[10]_i_3_n_0\,
      I2 => r_pTF_cur_state(2),
      I3 => iWriteData(11),
      O => \rParameter[11]_i_1__0_n_0\
    );
\rParameter[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => iWriteValid,
      I1 => \r_pTF_cur_state[10]_i_3_n_0\,
      I2 => r_pTF_cur_state(2),
      I3 => iWriteData(12),
      O => \rParameter[12]_i_1__0_n_0\
    );
\rParameter[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => iWriteValid,
      I1 => \r_pTF_cur_state[10]_i_3_n_0\,
      I2 => r_pTF_cur_state(2),
      I3 => iWriteData(13),
      O => \rParameter[13]_i_1__0_n_0\
    );
\rParameter[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => iWriteValid,
      I1 => \r_pTF_cur_state[10]_i_3_n_0\,
      I2 => r_pTF_cur_state(2),
      I3 => iWriteData(14),
      O => \rParameter[14]_i_1__0_n_0\
    );
\rParameter[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => iWriteValid,
      I1 => \r_pTF_cur_state[10]_i_3_n_0\,
      I2 => r_pTF_cur_state(2),
      I3 => iWriteData(15),
      O => \rParameter[15]_i_1__0_n_0\
    );
\rParameter[16]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => iWriteValid,
      I1 => \r_pTF_cur_state[10]_i_3_n_0\,
      I2 => r_pTF_cur_state(2),
      I3 => iWriteData(16),
      O => \rParameter[16]_i_1__0_n_0\
    );
\rParameter[17]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => iWriteValid,
      I1 => \r_pTF_cur_state[10]_i_3_n_0\,
      I2 => r_pTF_cur_state(2),
      I3 => iWriteData(17),
      O => \rParameter[17]_i_1__0_n_0\
    );
\rParameter[18]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => iWriteValid,
      I1 => \r_pTF_cur_state[10]_i_3_n_0\,
      I2 => r_pTF_cur_state(2),
      I3 => iWriteData(18),
      O => \rParameter[18]_i_1__0_n_0\
    );
\rParameter[19]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => iWriteValid,
      I1 => \r_pTF_cur_state[10]_i_3_n_0\,
      I2 => r_pTF_cur_state(2),
      I3 => iWriteData(19),
      O => \rParameter[19]_i_1__0_n_0\
    );
\rParameter[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => iWriteValid,
      I1 => \r_pTF_cur_state[10]_i_3_n_0\,
      I2 => r_pTF_cur_state(2),
      I3 => iWriteData(1),
      O => \rParameter[1]_i_1__0_n_0\
    );
\rParameter[20]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => iWriteValid,
      I1 => \r_pTF_cur_state[10]_i_3_n_0\,
      I2 => r_pTF_cur_state(2),
      I3 => iWriteData(20),
      O => \rParameter[20]_i_1__0_n_0\
    );
\rParameter[21]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => iWriteValid,
      I1 => \r_pTF_cur_state[10]_i_3_n_0\,
      I2 => r_pTF_cur_state(2),
      I3 => iWriteData(21),
      O => \rParameter[21]_i_1__0_n_0\
    );
\rParameter[22]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => iWriteValid,
      I1 => \r_pTF_cur_state[10]_i_3_n_0\,
      I2 => r_pTF_cur_state(2),
      I3 => iWriteData(22),
      O => \rParameter[22]_i_1__0_n_0\
    );
\rParameter[23]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => iWriteValid,
      I1 => \r_pTF_cur_state[10]_i_3_n_0\,
      I2 => r_pTF_cur_state(2),
      I3 => iWriteData(23),
      O => \rParameter[23]_i_1__0_n_0\
    );
\rParameter[24]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => iWriteValid,
      I1 => \r_pTF_cur_state[10]_i_3_n_0\,
      I2 => r_pTF_cur_state(2),
      I3 => iWriteData(24),
      O => \rParameter[24]_i_1__0_n_0\
    );
\rParameter[25]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => iWriteValid,
      I1 => \r_pTF_cur_state[10]_i_3_n_0\,
      I2 => r_pTF_cur_state(2),
      I3 => iWriteData(25),
      O => \rParameter[25]_i_1__0_n_0\
    );
\rParameter[26]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => iWriteValid,
      I1 => \r_pTF_cur_state[10]_i_3_n_0\,
      I2 => r_pTF_cur_state(2),
      I3 => iWriteData(26),
      O => \rParameter[26]_i_1__0_n_0\
    );
\rParameter[27]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => iWriteValid,
      I1 => \r_pTF_cur_state[10]_i_3_n_0\,
      I2 => r_pTF_cur_state(2),
      I3 => iWriteData(27),
      O => \rParameter[27]_i_1__0_n_0\
    );
\rParameter[28]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => iWriteValid,
      I1 => \r_pTF_cur_state[10]_i_3_n_0\,
      I2 => r_pTF_cur_state(2),
      I3 => iWriteData(28),
      O => \rParameter[28]_i_1__0_n_0\
    );
\rParameter[29]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => iWriteValid,
      I1 => \r_pTF_cur_state[10]_i_3_n_0\,
      I2 => r_pTF_cur_state(2),
      I3 => iWriteData(29),
      O => \rParameter[29]_i_1__0_n_0\
    );
\rParameter[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => iWriteValid,
      I1 => \r_pTF_cur_state[10]_i_3_n_0\,
      I2 => r_pTF_cur_state(2),
      I3 => iWriteData(2),
      O => \rParameter[2]_i_1__0_n_0\
    );
\rParameter[30]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => iWriteValid,
      I1 => \r_pTF_cur_state[10]_i_3_n_0\,
      I2 => r_pTF_cur_state(2),
      I3 => iWriteData(30),
      O => \rParameter[30]_i_1__0_n_0\
    );
\rParameter[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00200000"
    )
        port map (
      I0 => r_sFT_cur_state(10),
      I1 => \rSourceID[2]_i_4__0_n_0\,
      I2 => wPM_LastStep_PCG_PM(0),
      I3 => \rParameter[31]_i_3__0_n_0\,
      I4 => \rParameter[31]_i_4__0_n_0\,
      I5 => rWriteReady_i_7_n_0,
      O => rParameter
    );
\rParameter[31]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => iWriteValid,
      I1 => \r_pTF_cur_state[10]_i_3_n_0\,
      I2 => r_pTF_cur_state(2),
      I3 => iWriteData(31),
      O => \rParameter[31]_i_2__0_n_0\
    );
\rParameter[31]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => r_sFT_cur_state(0),
      I1 => r_sFT_cur_state(1),
      O => \rParameter[31]_i_3__0_n_0\
    );
\rParameter[31]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => r_pTF_cur_state(7),
      I1 => r_pTF_cur_state(9),
      I2 => r_pTF_cur_state(10),
      I3 => rPM_WriteValid_i_2_n_0,
      I4 => r_pTF_cur_state(1),
      I5 => r_pTF_cur_state(2),
      O => \rParameter[31]_i_4__0_n_0\
    );
\rParameter[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => iWriteValid,
      I1 => \r_pTF_cur_state[10]_i_3_n_0\,
      I2 => r_pTF_cur_state(2),
      I3 => iWriteData(3),
      O => \rParameter[3]_i_1__0_n_0\
    );
\rParameter[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => iWriteValid,
      I1 => \r_pTF_cur_state[10]_i_3_n_0\,
      I2 => r_pTF_cur_state(2),
      I3 => iWriteData(4),
      O => \rParameter[4]_i_1__0_n_0\
    );
\rParameter[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => iWriteValid,
      I1 => \r_pTF_cur_state[10]_i_3_n_0\,
      I2 => r_pTF_cur_state(2),
      I3 => iWriteData(5),
      O => \rParameter[5]_i_1__0_n_0\
    );
\rParameter[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => iWriteValid,
      I1 => \r_pTF_cur_state[10]_i_3_n_0\,
      I2 => r_pTF_cur_state(2),
      I3 => iWriteData(6),
      O => \rParameter[6]_i_1__0_n_0\
    );
\rParameter[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => iWriteValid,
      I1 => \r_pTF_cur_state[10]_i_3_n_0\,
      I2 => r_pTF_cur_state(2),
      I3 => iWriteData(7),
      O => \rParameter[7]_i_1__0_n_0\
    );
\rParameter[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => iWriteValid,
      I1 => \r_pTF_cur_state[10]_i_3_n_0\,
      I2 => r_pTF_cur_state(2),
      I3 => iWriteData(8),
      O => \rParameter[8]_i_1__0_n_0\
    );
\rParameter[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => iWriteValid,
      I1 => \r_pTF_cur_state[10]_i_3_n_0\,
      I2 => r_pTF_cur_state(2),
      I3 => iWriteData(9),
      O => \rParameter[9]_i_1__0_n_0\
    );
\rParameter_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rParameter,
      CLR => iReset,
      D => \rParameter[0]_i_1__0_n_0\,
      Q => \rParameter_reg_n_0_[0]\
    );
\rParameter_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rParameter,
      CLR => iReset,
      D => \rParameter[10]_i_1__0_n_0\,
      Q => \rParameter_reg_n_0_[10]\
    );
\rParameter_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rParameter,
      CLR => iReset,
      D => \rParameter[11]_i_1__0_n_0\,
      Q => \rParameter_reg_n_0_[11]\
    );
\rParameter_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rParameter,
      CLR => iReset,
      D => \rParameter[12]_i_1__0_n_0\,
      Q => \rParameter_reg_n_0_[12]\
    );
\rParameter_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rParameter,
      CLR => iReset,
      D => \rParameter[13]_i_1__0_n_0\,
      Q => \rParameter_reg_n_0_[13]\
    );
\rParameter_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rParameter,
      CLR => iReset,
      D => \rParameter[14]_i_1__0_n_0\,
      Q => \rParameter_reg_n_0_[14]\
    );
\rParameter_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rParameter,
      CLR => iReset,
      D => \rParameter[15]_i_1__0_n_0\,
      Q => \rParameter_reg_n_0_[15]\
    );
\rParameter_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rParameter,
      CLR => iReset,
      D => \rParameter[16]_i_1__0_n_0\,
      Q => \rParameter_reg_n_0_[16]\
    );
\rParameter_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rParameter,
      CLR => iReset,
      D => \rParameter[17]_i_1__0_n_0\,
      Q => \rParameter_reg_n_0_[17]\
    );
\rParameter_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rParameter,
      CLR => iReset,
      D => \rParameter[18]_i_1__0_n_0\,
      Q => \rParameter_reg_n_0_[18]\
    );
\rParameter_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rParameter,
      CLR => iReset,
      D => \rParameter[19]_i_1__0_n_0\,
      Q => \rParameter_reg_n_0_[19]\
    );
\rParameter_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rParameter,
      CLR => iReset,
      D => \rParameter[1]_i_1__0_n_0\,
      Q => \rParameter_reg_n_0_[1]\
    );
\rParameter_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rParameter,
      CLR => iReset,
      D => \rParameter[20]_i_1__0_n_0\,
      Q => \rParameter_reg_n_0_[20]\
    );
\rParameter_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rParameter,
      CLR => iReset,
      D => \rParameter[21]_i_1__0_n_0\,
      Q => \rParameter_reg_n_0_[21]\
    );
\rParameter_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rParameter,
      CLR => iReset,
      D => \rParameter[22]_i_1__0_n_0\,
      Q => \rParameter_reg_n_0_[22]\
    );
\rParameter_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rParameter,
      CLR => iReset,
      D => \rParameter[23]_i_1__0_n_0\,
      Q => \rParameter_reg_n_0_[23]\
    );
\rParameter_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rParameter,
      CLR => iReset,
      D => \rParameter[24]_i_1__0_n_0\,
      Q => \rParameter_reg_n_0_[24]\
    );
\rParameter_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rParameter,
      CLR => iReset,
      D => \rParameter[25]_i_1__0_n_0\,
      Q => \rParameter_reg_n_0_[25]\
    );
\rParameter_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rParameter,
      CLR => iReset,
      D => \rParameter[26]_i_1__0_n_0\,
      Q => \rParameter_reg_n_0_[26]\
    );
\rParameter_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rParameter,
      CLR => iReset,
      D => \rParameter[27]_i_1__0_n_0\,
      Q => \rParameter_reg_n_0_[27]\
    );
\rParameter_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rParameter,
      CLR => iReset,
      D => \rParameter[28]_i_1__0_n_0\,
      Q => \rParameter_reg_n_0_[28]\
    );
\rParameter_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rParameter,
      CLR => iReset,
      D => \rParameter[29]_i_1__0_n_0\,
      Q => \rParameter_reg_n_0_[29]\
    );
\rParameter_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rParameter,
      CLR => iReset,
      D => \rParameter[2]_i_1__0_n_0\,
      Q => \rParameter_reg_n_0_[2]\
    );
\rParameter_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rParameter,
      CLR => iReset,
      D => \rParameter[30]_i_1__0_n_0\,
      Q => \rParameter_reg_n_0_[30]\
    );
\rParameter_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rParameter,
      CLR => iReset,
      D => \rParameter[31]_i_2__0_n_0\,
      Q => \rParameter_reg_n_0_[31]\
    );
\rParameter_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rParameter,
      CLR => iReset,
      D => \rParameter[3]_i_1__0_n_0\,
      Q => \rParameter_reg_n_0_[3]\
    );
\rParameter_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rParameter,
      CLR => iReset,
      D => \rParameter[4]_i_1__0_n_0\,
      Q => \rParameter_reg_n_0_[4]\
    );
\rParameter_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rParameter,
      CLR => iReset,
      D => \rParameter[5]_i_1__0_n_0\,
      Q => \rParameter_reg_n_0_[5]\
    );
\rParameter_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rParameter,
      CLR => iReset,
      D => \rParameter[6]_i_1__0_n_0\,
      Q => \rParameter_reg_n_0_[6]\
    );
\rParameter_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rParameter,
      CLR => iReset,
      D => \rParameter[7]_i_1__0_n_0\,
      Q => \rParameter_reg_n_0_[7]\
    );
\rParameter_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rParameter,
      CLR => iReset,
      D => \rParameter[8]_i_1__0_n_0\,
      Q => \rParameter_reg_n_0_[8]\
    );
\rParameter_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rParameter,
      CLR => iReset,
      D => \rParameter[9]_i_1__0_n_0\,
      Q => \rParameter_reg_n_0_[9]\
    );
rSFTStrobe_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E222FFFF"
    )
        port map (
      I0 => wMNC_setFT_PM_PCommandOption(1),
      I1 => \^rcmdready_reg_0\,
      I2 => Q(1),
      I3 => \rPO_DQ_reg[31]\(0),
      I4 => rSFTStrobe_i_2,
      O => \rPM_PCommandOption_reg[1]_0\
    );
\rSourceID[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \r_sFT_nxt_state__0\(2),
      I1 => iSourceID(0),
      I2 => rOperationMode_reg_0,
      O => \rSourceID[0]_i_1__0_n_0\
    );
\rSourceID[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \r_sFT_nxt_state__0\(2),
      I1 => rOperationMode_reg_0,
      I2 => iSourceID(1),
      O => \rSourceID[1]_i_1__0_n_0\
    );
\rSourceID[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABAAAAAAAAAA"
    )
        port map (
      I0 => \rSourceID[2]_i_3__0_n_0\,
      I1 => r_sFT_cur_state(0),
      I2 => r_sFT_cur_state(1),
      I3 => wPM_LastStep_PCG_PM(0),
      I4 => \rSourceID[2]_i_4__0_n_0\,
      I5 => r_sFT_cur_state(10),
      O => rSourceID(0)
    );
\rSourceID[2]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \r_sFT_nxt_state__0\(2),
      I1 => iSourceID(2),
      I2 => rOperationMode_reg_0,
      O => \rSourceID[2]_i_2__0_n_0\
    );
\rSourceID[2]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000BCFFFFFFFF"
    )
        port map (
      I0 => \r_pTF_cur_state_reg[2]_0\,
      I1 => r_sFT_cur_state(1),
      I2 => r_sFT_cur_state(0),
      I3 => \rSourceID[2]_i_4__0_n_0\,
      I4 => r_sFT_cur_state(10),
      I5 => \r_sFT_cur_state[10]_i_3_n_0\,
      O => \rSourceID[2]_i_3__0_n_0\
    );
\rSourceID[2]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \rPM_PCommand[3]_i_10__0_n_0\,
      I1 => r_sFT_cur_state(7),
      I2 => r_sFT_cur_state(5),
      I3 => r_sFT_cur_state(9),
      I4 => r_sFT_cur_state(6),
      I5 => r_sFT_cur_state(8),
      O => \rSourceID[2]_i_4__0_n_0\
    );
\rSourceID_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rSourceID(0),
      CLR => iReset,
      D => \rSourceID[0]_i_1__0_n_0\,
      Q => \rSourceID_reg_n_0_[0]\
    );
\rSourceID_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rSourceID(0),
      CLR => iReset,
      D => \rSourceID[1]_i_1__0_n_0\,
      Q => data1(0)
    );
\rSourceID_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rSourceID(0),
      CLR => iReset,
      D => \rSourceID[2]_i_2__0_n_0\,
      Q => data1(1)
    );
\rWaySelect[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_sFT_nxt_state__0\(2),
      I1 => \rWaySelect_reg[7]_0\(0),
      O => rWaySelect(0)
    );
\rWaySelect[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_sFT_nxt_state__0\(2),
      I1 => \rWaySelect_reg[7]_0\(1),
      O => rWaySelect(1)
    );
\rWaySelect[2]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_sFT_nxt_state__0\(2),
      I1 => \rWaySelect_reg[7]_0\(2),
      O => rWaySelect(2)
    );
\rWaySelect[3]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_sFT_nxt_state__0\(2),
      I1 => \rWaySelect_reg[7]_0\(3),
      O => rWaySelect(3)
    );
\rWaySelect[4]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_sFT_nxt_state__0\(2),
      I1 => \rWaySelect_reg[7]_0\(4),
      O => rWaySelect(4)
    );
\rWaySelect[5]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_sFT_nxt_state__0\(2),
      I1 => \rWaySelect_reg[7]_0\(5),
      O => rWaySelect(5)
    );
\rWaySelect[6]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_sFT_nxt_state__0\(2),
      I1 => \rWaySelect_reg[7]_0\(6),
      O => rWaySelect(6)
    );
\rWaySelect[7]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_sFT_nxt_state__0\(2),
      I1 => \rWaySelect_reg[7]_0\(7),
      O => rWaySelect(7)
    );
\rWaySelect_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rSourceID(0),
      CLR => iReset,
      D => rWaySelect(0),
      Q => \rWaySelect_reg[6]_0\(0)
    );
\rWaySelect_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rSourceID(0),
      CLR => iReset,
      D => rWaySelect(1),
      Q => wMNC_setFT_PM_TargetWay(1)
    );
\rWaySelect_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rSourceID(0),
      CLR => iReset,
      D => rWaySelect(2),
      Q => \rWaySelect_reg[6]_0\(1)
    );
\rWaySelect_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rSourceID(0),
      CLR => iReset,
      D => rWaySelect(3),
      Q => \rWaySelect_reg[6]_0\(2)
    );
\rWaySelect_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rSourceID(0),
      CLR => iReset,
      D => rWaySelect(4),
      Q => wMNC_setFT_PM_TargetWay(4)
    );
\rWaySelect_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rSourceID(0),
      CLR => iReset,
      D => rWaySelect(5),
      Q => wMNC_setFT_PM_TargetWay(5)
    );
\rWaySelect_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rSourceID(0),
      CLR => iReset,
      D => rWaySelect(6),
      Q => \rWaySelect_reg[6]_0\(3)
    );
\rWaySelect_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rSourceID(0),
      CLR => iReset,
      D => rWaySelect(7),
      Q => wMNC_setFT_PM_TargetWay(7)
    );
rWriteReady_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFAEA"
    )
        port map (
      I0 => rWriteReady_i_3_n_0,
      I1 => rWriteReady_i_4_n_0,
      I2 => rWriteReady_i_5_n_0,
      I3 => rWriteReady_i_6_n_0,
      I4 => rWriteReady_i_7_n_0,
      O => rWriteReady
    );
rWriteReady_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888F8880"
    )
        port map (
      I0 => \r_sFT_cur_state[1]_i_2_n_0\,
      I1 => wPM_WriteReady_PCG_PM,
      I2 => r_pTF_cur_state(7),
      I3 => r_pTF_cur_state(9),
      I4 => r_pTF_cur_state(10),
      O => rWriteReady_i_10_n_0
    );
rWriteReady_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => r_pTF_cur_state(2),
      I1 => r_pTF_cur_state(1),
      I2 => r_pTF_cur_state(4),
      I3 => r_pTF_cur_state(6),
      I4 => rWriteReady_i_16_n_0,
      I5 => r_pTF_cur_state(3),
      O => rWriteReady_i_11_n_0
    );
rWriteReady_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => r_pTF_cur_state(4),
      I1 => r_pTF_cur_state(6),
      O => rWriteReady_i_12_n_0
    );
rWriteReady_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000BFFFF000B0000"
    )
        port map (
      I0 => rWriteReady_i_17_n_0,
      I1 => r_pTF_cur_state(10),
      I2 => r_pTF_cur_state(2),
      I3 => rWriteReady_i_18_n_0,
      I4 => \r_pTF_cur_state_reg[2]_0\,
      I5 => rWriteReady_i_19_n_0,
      O => rWriteReady_i_13_n_0
    );
rWriteReady_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => r_pTF_cur_state(1),
      I1 => r_pTF_cur_state(2),
      I2 => r_pTF_cur_state(7),
      I3 => r_pTF_cur_state(9),
      I4 => r_pTF_cur_state(10),
      I5 => r_sFT_cur_state(0),
      O => rWriteReady_i_14_n_0
    );
rWriteReady_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010002"
    )
        port map (
      I0 => r_sFT_cur_state(0),
      I1 => r_pTF_cur_state(10),
      I2 => r_pTF_cur_state(9),
      I3 => r_pTF_cur_state(7),
      I4 => r_pTF_cur_state(1),
      I5 => r_pTF_cur_state(2),
      O => rWriteReady_i_15_n_0
    );
rWriteReady_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => r_pTF_cur_state(5),
      I1 => r_pTF_cur_state(8),
      O => rWriteReady_i_16_n_0
    );
rWriteReady_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => rWriteReady_i_20_n_0,
      I1 => wPM_LastStep_PCG_PM(0),
      I2 => r_sFT_cur_state(10),
      I3 => r_sFT_cur_state(9),
      I4 => r_sFT_cur_state(8),
      I5 => rWriteReady_i_21_n_0,
      O => rWriteReady_i_17_n_0
    );
rWriteReady_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => r_pTF_cur_state(7),
      I1 => r_pTF_cur_state(9),
      O => rWriteReady_i_18_n_0
    );
rWriteReady_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => r_pTF_cur_state(7),
      I1 => r_pTF_cur_state(9),
      I2 => r_pTF_cur_state(10),
      I3 => r_sFT_cur_state(0),
      I4 => iWriteValid,
      O => rWriteReady_i_19_n_0
    );
rWriteReady_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F004400"
    )
        port map (
      I0 => \r_pTF_cur_state_reg[2]_0\,
      I1 => r_pTF_cur_state(1),
      I2 => iWriteValid,
      I3 => \r_pTF_cur_state[10]_i_3_n_0\,
      I4 => r_pTF_cur_state(2),
      O => rWriteReady_i_2_n_0
    );
rWriteReady_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => r_sFT_cur_state(7),
      I1 => r_sFT_cur_state(6),
      I2 => r_sFT_cur_state(5),
      I3 => r_sFT_cur_state(4),
      O => rWriteReady_i_20_n_0
    );
rWriteReady_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => r_sFT_cur_state(3),
      I1 => r_sFT_cur_state(2),
      I2 => r_sFT_cur_state(1),
      I3 => r_sFT_cur_state(0),
      O => rWriteReady_i_21_n_0
    );
rWriteReady_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F88888FFF88888"
    )
        port map (
      I0 => rWriteReady_i_8_n_0,
      I1 => rWriteReady_i_5_n_0,
      I2 => rWriteReady_i_9_n_0,
      I3 => rWriteReady_i_10_n_0,
      I4 => rWriteReady_i_11_n_0,
      I5 => r_sFT_cur_state(0),
      O => rWriteReady_i_3_n_0
    );
rWriteReady_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000016361616"
    )
        port map (
      I0 => r_pTF_cur_state(8),
      I1 => r_pTF_cur_state(5),
      I2 => r_pTF_cur_state(3),
      I3 => wPM_WriteReady_PCG_PM,
      I4 => data2(1),
      I5 => rWriteReady_i_12_n_0,
      O => rWriteReady_i_4_n_0
    );
rWriteReady_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => r_pTF_cur_state(7),
      I1 => r_pTF_cur_state(9),
      I2 => r_pTF_cur_state(10),
      I3 => r_sFT_cur_state(0),
      I4 => r_pTF_cur_state(2),
      I5 => r_pTF_cur_state(1),
      O => rWriteReady_i_5_n_0
    );
rWriteReady_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000006"
    )
        port map (
      I0 => r_pTF_cur_state(6),
      I1 => r_pTF_cur_state(4),
      I2 => r_pTF_cur_state(3),
      I3 => r_pTF_cur_state(5),
      I4 => r_pTF_cur_state(8),
      O => rWriteReady_i_6_n_0
    );
rWriteReady_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555540FFFFFFFF"
    )
        port map (
      I0 => rPM_WriteValid_i_2_n_0,
      I1 => rWriteReady_i_13_n_0,
      I2 => r_pTF_cur_state(1),
      I3 => rWriteReady_i_14_n_0,
      I4 => rWriteReady_i_15_n_0,
      I5 => \r_pTF_cur_state[10]_i_3_n_0\,
      O => rWriteReady_i_7_n_0
    );
rWriteReady_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => data2(1),
      I1 => wPM_WriteReady_PCG_PM,
      I2 => r_pTF_cur_state(3),
      I3 => r_pTF_cur_state(6),
      I4 => r_pTF_cur_state(8),
      I5 => r_pTF_cur_state(5),
      O => rWriteReady_i_8_n_0
    );
rWriteReady_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E6"
    )
        port map (
      I0 => r_pTF_cur_state(9),
      I1 => r_pTF_cur_state(7),
      I2 => wPM_WriteReady_PCG_PM,
      I3 => r_sFT_cur_state(0),
      I4 => r_pTF_cur_state(10),
      O => rWriteReady_i_9_n_0
    );
rWriteReady_reg: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rWriteReady,
      CLR => iReset,
      D => rWriteReady_i_2_n_0,
      Q => wMNC_setFT_WriteReady
    );
\r_pTF_cur_state[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAAAAAA"
    )
        port map (
      I0 => \r_pTF_cur_state[10]_i_2_n_0\,
      I1 => r_pTF_cur_state(7),
      I2 => r_pTF_cur_state(9),
      I3 => \r_pTF_cur_state[10]_i_3_n_0\,
      I4 => wPM_WriteReady_PCG_PM,
      O => \r_pTF_nxt_state__0\(10)
    );
\r_pTF_cur_state[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888808888888888"
    )
        port map (
      I0 => r_pTF_cur_state(10),
      I1 => \r_pTF_cur_state[10]_i_3_n_0\,
      I2 => \rParameter[31]_i_3__0_n_0\,
      I3 => wPM_LastStep_PCG_PM(0),
      I4 => \rSourceID[2]_i_4__0_n_0\,
      I5 => r_sFT_cur_state(10),
      O => \r_pTF_cur_state[10]_i_2_n_0\
    );
\r_pTF_cur_state[10]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0012"
    )
        port map (
      I0 => \r_pTF_cur_state[10]_i_4_n_0\,
      I1 => \r_pTF_cur_state[10]_i_5_n_0\,
      I2 => \r_pTF_cur_state[10]_i_6_n_0\,
      I3 => \r_pTF_cur_state[10]_i_7_n_0\,
      O => \r_pTF_cur_state[10]_i_3_n_0\
    );
\r_pTF_cur_state[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => r_sFT_cur_state(0),
      I1 => r_pTF_cur_state(1),
      I2 => r_pTF_cur_state(2),
      I3 => r_pTF_cur_state(3),
      I4 => r_pTF_cur_state(4),
      O => \r_pTF_cur_state[10]_i_4_n_0\
    );
\r_pTF_cur_state[10]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEE8"
    )
        port map (
      I0 => r_sFT_cur_state(0),
      I1 => r_pTF_cur_state(1),
      I2 => r_pTF_cur_state(2),
      I3 => r_pTF_cur_state(3),
      I4 => r_pTF_cur_state(4),
      O => \r_pTF_cur_state[10]_i_5_n_0\
    );
\r_pTF_cur_state[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010116"
    )
        port map (
      I0 => r_pTF_cur_state(5),
      I1 => r_pTF_cur_state(6),
      I2 => r_pTF_cur_state(7),
      I3 => r_pTF_cur_state(8),
      I4 => r_pTF_cur_state(9),
      I5 => r_pTF_cur_state(10),
      O => \r_pTF_cur_state[10]_i_6_n_0\
    );
\r_pTF_cur_state[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFEE8"
    )
        port map (
      I0 => r_pTF_cur_state(5),
      I1 => r_pTF_cur_state(6),
      I2 => r_pTF_cur_state(7),
      I3 => r_pTF_cur_state(8),
      I4 => r_pTF_cur_state(9),
      I5 => r_pTF_cur_state(10),
      O => \r_pTF_cur_state[10]_i_7_n_0\
    );
\r_pTF_cur_state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF222FFFF"
    )
        port map (
      I0 => r_pTF_cur_state(10),
      I1 => \r_sFT_cur_state[1]_i_2_n_0\,
      I2 => \r_pTF_cur_state_reg[2]_0\,
      I3 => r_pTF_cur_state(1),
      I4 => \r_pTF_cur_state[10]_i_3_n_0\,
      I5 => r_sFT_cur_state(0),
      O => \r_pTF_nxt_state__0\(1)
    );
\r_pTF_cur_state[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4040F040"
    )
        port map (
      I0 => \r_pTF_cur_state_reg[2]_0\,
      I1 => r_pTF_cur_state(1),
      I2 => \r_pTF_cur_state[10]_i_3_n_0\,
      I3 => r_pTF_cur_state(2),
      I4 => iWriteValid,
      O => \r_pTF_nxt_state__0\(2)
    );
\r_pTF_cur_state[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => iWriteValid,
      I1 => r_pTF_cur_state(2),
      I2 => \r_pTF_cur_state[10]_i_3_n_0\,
      O => \r_pTF_nxt_state__0\(3)
    );
\r_pTF_cur_state[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2200F200"
    )
        port map (
      I0 => r_pTF_cur_state(3),
      I1 => data2(1),
      I2 => r_pTF_cur_state(4),
      I3 => \r_pTF_cur_state[10]_i_3_n_0\,
      I4 => wPM_WriteReady_PCG_PM,
      O => \r_pTF_nxt_state__0\(4)
    );
\r_pTF_cur_state[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => r_pTF_cur_state(4),
      I1 => r_pTF_cur_state(5),
      I2 => \r_pTF_cur_state[10]_i_3_n_0\,
      I3 => wPM_WriteReady_PCG_PM,
      O => \r_pTF_nxt_state__0\(5)
    );
\r_pTF_cur_state[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => r_pTF_cur_state(5),
      I1 => r_pTF_cur_state(6),
      I2 => \r_pTF_cur_state[10]_i_3_n_0\,
      I3 => wPM_WriteReady_PCG_PM,
      O => \r_pTF_nxt_state__0\(6)
    );
\r_pTF_cur_state[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => r_pTF_cur_state(6),
      I1 => r_pTF_cur_state(7),
      I2 => \r_pTF_cur_state[10]_i_3_n_0\,
      I3 => wPM_WriteReady_PCG_PM,
      O => \r_pTF_nxt_state__0\(7)
    );
\r_pTF_cur_state[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8800F800"
    )
        port map (
      I0 => r_pTF_cur_state(3),
      I1 => data2(1),
      I2 => r_pTF_cur_state(8),
      I3 => \r_pTF_cur_state[10]_i_3_n_0\,
      I4 => wPM_WriteReady_PCG_PM,
      O => \r_pTF_nxt_state__0\(8)
    );
\r_pTF_cur_state[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B800"
    )
        port map (
      I0 => r_pTF_cur_state(8),
      I1 => wPM_WriteReady_PCG_PM,
      I2 => r_pTF_cur_state(9),
      I3 => \r_pTF_cur_state[10]_i_3_n_0\,
      O => \r_pTF_nxt_state__0\(9)
    );
\r_pTF_cur_state_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \r_pTF_nxt_state__0\(10),
      Q => r_pTF_cur_state(10)
    );
\r_pTF_cur_state_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \r_pTF_nxt_state__0\(1),
      Q => r_pTF_cur_state(1)
    );
\r_pTF_cur_state_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \r_pTF_nxt_state__0\(2),
      Q => r_pTF_cur_state(2)
    );
\r_pTF_cur_state_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \r_pTF_nxt_state__0\(3),
      Q => r_pTF_cur_state(3)
    );
\r_pTF_cur_state_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \r_pTF_nxt_state__0\(4),
      Q => r_pTF_cur_state(4)
    );
\r_pTF_cur_state_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \r_pTF_nxt_state__0\(5),
      Q => r_pTF_cur_state(5)
    );
\r_pTF_cur_state_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \r_pTF_nxt_state__0\(6),
      Q => r_pTF_cur_state(6)
    );
\r_pTF_cur_state_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \r_pTF_nxt_state__0\(7),
      Q => r_pTF_cur_state(7)
    );
\r_pTF_cur_state_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \r_pTF_nxt_state__0\(8),
      Q => r_pTF_cur_state(8)
    );
\r_pTF_cur_state_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \r_pTF_nxt_state__0\(9),
      Q => r_pTF_cur_state(9)
    );
\r_sFT_cur_state[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAAAAAA"
    )
        port map (
      I0 => \r_sFT_cur_state[10]_i_2_n_0\,
      I1 => \rPM_NumOfData_reg[5]_0\,
      I2 => \^rpm_pcommand_reg[3]_0\(0),
      I3 => \r_sFT_cur_state[10]_i_3_n_0\,
      I4 => r_sFT_cur_state(9),
      O => \r_sFT_nxt_state__0\(10)
    );
\r_sFT_cur_state[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888088888888"
    )
        port map (
      I0 => r_sFT_cur_state(10),
      I1 => \r_sFT_cur_state[10]_i_3_n_0\,
      I2 => r_sFT_cur_state(0),
      I3 => r_sFT_cur_state(1),
      I4 => \rSourceID[2]_i_4__0_n_0\,
      I5 => wPM_LastStep_PCG_PM(0),
      O => \r_sFT_cur_state[10]_i_2_n_0\
    );
\r_sFT_cur_state[10]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0012"
    )
        port map (
      I0 => \r_sFT_cur_state[10]_i_4_n_0\,
      I1 => \r_sFT_cur_state[10]_i_5_n_0\,
      I2 => \r_sFT_cur_state[10]_i_6_n_0\,
      I3 => \r_sFT_cur_state[10]_i_7_n_0\,
      O => \r_sFT_cur_state[10]_i_3_n_0\
    );
\r_sFT_cur_state[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => r_sFT_cur_state(0),
      I1 => r_sFT_cur_state(1),
      I2 => r_sFT_cur_state(2),
      I3 => r_sFT_cur_state(3),
      I4 => r_sFT_cur_state(4),
      O => \r_sFT_cur_state[10]_i_4_n_0\
    );
\r_sFT_cur_state[10]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEE8"
    )
        port map (
      I0 => r_sFT_cur_state(0),
      I1 => r_sFT_cur_state(1),
      I2 => r_sFT_cur_state(2),
      I3 => r_sFT_cur_state(3),
      I4 => r_sFT_cur_state(4),
      O => \r_sFT_cur_state[10]_i_5_n_0\
    );
\r_sFT_cur_state[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010116"
    )
        port map (
      I0 => r_sFT_cur_state(5),
      I1 => r_sFT_cur_state(6),
      I2 => r_sFT_cur_state(7),
      I3 => r_sFT_cur_state(8),
      I4 => r_sFT_cur_state(9),
      I5 => r_sFT_cur_state(10),
      O => \r_sFT_cur_state[10]_i_6_n_0\
    );
\r_sFT_cur_state[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFEE8"
    )
        port map (
      I0 => r_sFT_cur_state(5),
      I1 => r_sFT_cur_state(6),
      I2 => r_sFT_cur_state(7),
      I3 => r_sFT_cur_state(8),
      I4 => r_sFT_cur_state(9),
      I5 => r_sFT_cur_state(10),
      O => \r_sFT_cur_state[10]_i_7_n_0\
    );
\r_sFT_cur_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD5FFFF"
    )
        port map (
      I0 => \r_sFT_cur_state[1]_i_2_n_0\,
      I1 => r_sFT_cur_state(1),
      I2 => \r_pTF_cur_state_reg[2]_0\,
      I3 => r_sFT_cur_state(0),
      I4 => \r_sFT_cur_state[10]_i_3_n_0\,
      O => sel0(1)
    );
\r_sFT_cur_state[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => r_sFT_cur_state(10),
      I1 => \rSourceID[2]_i_4__0_n_0\,
      I2 => wPM_LastStep_PCG_PM(0),
      I3 => r_sFT_cur_state(1),
      O => \r_sFT_cur_state[1]_i_2_n_0\
    );
\r_sFT_cur_state[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => iOpcode(1),
      I1 => iTargetID(4),
      I2 => rOperationMode_reg_0,
      I3 => iOpcode(3),
      I4 => iOpcode(2),
      O => iOpcode_1_sn_1
    );
\r_sFT_cur_state[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F0F0D0F"
    )
        port map (
      I0 => iTargetID(0),
      I1 => iTargetID(1),
      I2 => rOperationMode_reg_0,
      I3 => iTargetID(2),
      I4 => iTargetID(3),
      O => iTargetID_0_sn_1
    );
\r_sFT_cur_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FABA0000"
    )
        port map (
      I0 => \r_sFT_cur_state[2]_i_2_n_0\,
      I1 => \^rpm_pcommand_reg[3]_0\(2),
      I2 => r_sFT_cur_state(2),
      I3 => \rPM_NumOfData_reg[5]_0\,
      I4 => \r_sFT_cur_state[10]_i_3_n_0\,
      O => \r_sFT_nxt_state__0\(2)
    );
\r_sFT_cur_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A8000088880000"
    )
        port map (
      I0 => \r_sFT_cur_state[2]_i_3_n_0\,
      I1 => rOperationMode_reg_0,
      I2 => iTargetID(2),
      I3 => iTargetID(1),
      I4 => wCMDValid_bCMD,
      I5 => iTargetID(0),
      O => \r_sFT_cur_state[2]_i_2_n_0\
    );
\r_sFT_cur_state[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => rOperationMode_reg_0,
      I1 => iOpcode(4),
      I2 => iOpcode(3),
      I3 => iOpcode(5),
      I4 => r_sFT_cur_state(1),
      I5 => \r_sFT_cur_state[2]_i_4_n_0\,
      O => \r_sFT_cur_state[2]_i_3_n_0\
    );
\r_sFT_cur_state[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => iOpcode(1),
      I1 => iOpcode(2),
      I2 => iTargetID(3),
      I3 => rOperationMode_reg_0,
      I4 => iTargetID(4),
      O => \r_sFT_cur_state[2]_i_4_n_0\
    );
\r_sFT_cur_state[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_sFT_cur_state[10]_i_3_n_0\,
      I1 => \r_sFT_cur_state[3]_i_2_n_0\,
      O => \r_sFT_nxt_state__0\(3)
    );
\r_sFT_cur_state[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^rpm_pcommand_reg[3]_0\(2),
      I1 => \rPM_NumOfData_reg[5]_0\,
      I2 => r_sFT_cur_state(2),
      O => \r_sFT_cur_state[3]_i_2_n_0\
    );
\r_sFT_cur_state[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => r_sFT_cur_state(3),
      I1 => \r_sFT_cur_state[10]_i_3_n_0\,
      I2 => \rSourceID_reg_n_0_[0]\,
      O => \r_sFT_nxt_state__0\(4)
    );
\r_sFT_cur_state[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AE00"
    )
        port map (
      I0 => r_sFT_cur_state(4),
      I1 => r_sFT_cur_state(3),
      I2 => \rSourceID_reg_n_0_[0]\,
      I3 => \r_sFT_cur_state[10]_i_3_n_0\,
      O => \r_sFT_nxt_state__0\(5)
    );
\r_sFT_cur_state[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBAA0000"
    )
        port map (
      I0 => r_sFT_cur_state(5),
      I1 => \^rpm_pcommand_reg[3]_0\(0),
      I2 => \rPM_NumOfData_reg[5]_0\,
      I3 => r_sFT_cur_state(6),
      I4 => \r_sFT_cur_state[10]_i_3_n_0\,
      O => \r_sFT_nxt_state__0\(6)
    );
\r_sFT_cur_state[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3D0D0D000000000"
    )
        port map (
      I0 => \^rpm_pcommand_reg[3]_0\(1),
      I1 => \rPM_NumOfData_reg[5]_0\,
      I2 => r_sFT_cur_state(7),
      I3 => r_sFT_cur_state(6),
      I4 => \^rpm_pcommand_reg[3]_0\(0),
      I5 => \r_sFT_cur_state[10]_i_3_n_0\,
      O => \r_sFT_nxt_state__0\(7)
    );
\r_sFT_cur_state[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3D0D0D000000000"
    )
        port map (
      I0 => \^rpm_pcommand_reg[3]_0\(0),
      I1 => \rPM_NumOfData_reg[5]_0\,
      I2 => r_sFT_cur_state(8),
      I3 => r_sFT_cur_state(7),
      I4 => \^rpm_pcommand_reg[3]_0\(1),
      I5 => \r_sFT_cur_state[10]_i_3_n_0\,
      O => \r_sFT_nxt_state__0\(8)
    );
\r_sFT_cur_state[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB080000"
    )
        port map (
      I0 => r_sFT_cur_state(8),
      I1 => \^rpm_pcommand_reg[3]_0\(0),
      I2 => \rPM_NumOfData_reg[5]_0\,
      I3 => r_sFT_cur_state(9),
      I4 => \r_sFT_cur_state[10]_i_3_n_0\,
      O => \r_sFT_nxt_state__0\(9)
    );
\r_sFT_cur_state_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => iSystemClock,
      CE => '1',
      D => '0',
      PRE => iReset,
      Q => r_sFT_cur_state(0)
    );
\r_sFT_cur_state_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \r_sFT_nxt_state__0\(10),
      Q => r_sFT_cur_state(10)
    );
\r_sFT_cur_state_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => sel0(1),
      Q => r_sFT_cur_state(1)
    );
\r_sFT_cur_state_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \r_sFT_nxt_state__0\(2),
      Q => r_sFT_cur_state(2)
    );
\r_sFT_cur_state_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \r_sFT_nxt_state__0\(3),
      Q => r_sFT_cur_state(3)
    );
\r_sFT_cur_state_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \r_sFT_nxt_state__0\(4),
      Q => r_sFT_cur_state(4)
    );
\r_sFT_cur_state_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \r_sFT_nxt_state__0\(5),
      Q => r_sFT_cur_state(5)
    );
\r_sFT_cur_state_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \r_sFT_nxt_state__0\(6),
      Q => r_sFT_cur_state(6)
    );
\r_sFT_cur_state_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \r_sFT_nxt_state__0\(7),
      Q => r_sFT_cur_state(7)
    );
\r_sFT_cur_state_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \r_sFT_nxt_state__0\(8),
      Q => r_sFT_cur_state(8)
    );
\r_sFT_cur_state_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \r_sFT_nxt_state__0\(9),
      Q => r_sFT_cur_state(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_v2nfc_0_2_NPCG_Toggle_SCC_N_poe is
  port (
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    wModuleTriggered0 : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[2]_0\ : out STD_LOGIC;
    rNANDPOE0 : out STD_LOGIC;
    wPM_PCommand_PCG_PM : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_rCurState_reg[0]_0\ : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[0]_1\ : out STD_LOGIC;
    wbCMDStartSet : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_rCurState_reg[1]_0\ : in STD_LOGIC;
    wPM_LastStep_PCG_PM : in STD_LOGIC_VECTOR ( 0 to 0 );
    iOpcode : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_rCurState[1]_i_2\ : in STD_LOGIC;
    rNANDPOE_reg : in STD_LOGIC;
    wSCC_PI_reset_Last : in STD_LOGIC;
    \rPCommand_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rMNG_cur_state[3]_i_2\ : in STD_LOGIC;
    \rMNG_cur_state[3]_i_2_0\ : in STD_LOGIC;
    wMNC_getFT_Last : in STD_LOGIC;
    \rPCommand_reg[0]_0\ : in STD_LOGIC;
    \rPCommand_reg[0]_1\ : in STD_LOGIC;
    \rPCommand_reg[0]_2\ : in STD_LOGIC;
    \rPCommand_reg[0]_3\ : in STD_LOGIC;
    \rPCommand_reg[0]_4\ : in STD_LOGIC;
    \rPCommand_reg[0]_5\ : in STD_LOGIC;
    \rPCommand_reg[0]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    iSystemClock : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sys_top_v2nfc_0_2_NPCG_Toggle_SCC_N_poe : entity is "NPCG_Toggle_SCC_N_poe";
end sys_top_v2nfc_0_2_NPCG_Toggle_SCC_N_poe;

architecture STRUCTURE of sys_top_v2nfc_0_2_NPCG_Toggle_SCC_N_poe is
  signal \^fsm_onehot_rcurstate_reg[0]_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rNextState : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_rCurState[0]_i_1\ : label is "soft_lutpair169";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[0]\ : label is "State_POECmdIssue:010,State_POEWait:100,State_Idle:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[1]\ : label is "State_POECmdIssue:010,State_POEWait:100,State_Idle:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[2]\ : label is "State_POECmdIssue:010,State_POEWait:100,State_Idle:001";
  attribute SOFT_HLUTNM of rNANDPOE_i_1 : label is "soft_lutpair169";
begin
  \FSM_onehot_rCurState_reg[0]_0\ <= \^fsm_onehot_rcurstate_reg[0]_0\;
  Q(2 downto 0) <= \^q\(2 downto 0);
\FSM_onehot_rCurState[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => wbCMDStartSet(0),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => wPM_LastStep_PCG_PM(0),
      O => rNextState(0)
    );
\FSM_onehot_rCurState[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => wbCMDStartSet(0),
      I1 => \^q\(0),
      I2 => \FSM_onehot_rCurState_reg[1]_0\,
      I3 => \^q\(1),
      O => rNextState(1)
    );
\FSM_onehot_rCurState[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F0F02000000"
    )
        port map (
      I0 => iOpcode(3),
      I1 => iOpcode(0),
      I2 => \FSM_onehot_rCurState[1]_i_2\,
      I3 => iOpcode(2),
      I4 => iOpcode(1),
      I5 => rNANDPOE_reg,
      O => wModuleTriggered0
    );
\FSM_onehot_rCurState_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => iSystemClock,
      CE => '1',
      D => rNextState(0),
      Q => \^q\(0),
      S => iReset
    );
\FSM_onehot_rCurState_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iSystemClock,
      CE => '1',
      D => rNextState(1),
      Q => \^q\(1),
      R => iReset
    );
\FSM_onehot_rCurState_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iSystemClock,
      CE => '1',
      D => D(0),
      Q => \^q\(2),
      R => iReset
    );
\rMNG_cur_state[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCCFECCCC"
    )
        port map (
      I0 => \^q\(2),
      I1 => wSCC_PI_reset_Last,
      I2 => \rPCommand_reg[0]\(1),
      I3 => \rMNG_cur_state[3]_i_2\,
      I4 => \rMNG_cur_state[3]_i_2_0\,
      I5 => wMNC_getFT_Last,
      O => \FSM_onehot_rCurState_reg[2]_0\
    );
rNANDPOE_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => rNANDPOE_reg,
      I1 => wPM_LastStep_PCG_PM(0),
      I2 => \^q\(2),
      O => rNANDPOE0
    );
\rPCommand[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABAAABAAAAAAAA"
    )
        port map (
      I0 => \^fsm_onehot_rcurstate_reg[0]_0\,
      I1 => \rPCommand_reg[0]_0\,
      I2 => \rPCommand_reg[0]_1\,
      I3 => \rPCommand_reg[0]_2\,
      I4 => \rPCommand_reg[0]_3\,
      I5 => \rPCommand_reg[0]_4\,
      O => wPM_PCommand_PCG_PM(0)
    );
\rPCommand[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F044F0FFF000F0"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \rPCommand_reg[0]\(2),
      I3 => \rPCommand_reg[0]\(0),
      I4 => \rPCommand_reg[0]_6\(0),
      I5 => \rPCommand_reg[0]_5\,
      O => \^fsm_onehot_rcurstate_reg[0]_0\
    );
rSFTStrobe_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(0),
      I1 => \rPCommand_reg[0]\(0),
      I2 => \rPCommand_reg[0]_5\,
      O => \FSM_onehot_rCurState_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_v2nfc_0_2_NPCG_Toggle_SCC_PI_reset is
  port (
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \iOpcode[4]\ : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[1]_0\ : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[0]_0\ : out STD_LOGIC;
    wPM_PCommand_PCG_PM : out STD_LOGIC_VECTOR ( 0 to 0 );
    wbCMDStartSet : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_rCurState_reg[1]_1\ : in STD_LOGIC;
    wPM_LastStep_PCG_PM : in STD_LOGIC_VECTOR ( 0 to 0 );
    iOpcode : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_rCurState[1]_i_2__0\ : in STD_LOGIC;
    \wPBR_Start0__0\ : in STD_LOGIC;
    rPM_ONOFF_reg : in STD_LOGIC;
    rPM_ONOFF_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rPCommand_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rPCommand_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rPCommand_reg[4]_1\ : in STD_LOGIC;
    iReset : in STD_LOGIC;
    \FSM_onehot_rCurState_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    iSystemClock : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sys_top_v2nfc_0_2_NPCG_Toggle_SCC_PI_reset : entity is "NPCG_Toggle_SCC_PI_reset";
end sys_top_v2nfc_0_2_NPCG_Toggle_SCC_PI_reset;

architecture STRUCTURE of sys_top_v2nfc_0_2_NPCG_Toggle_SCC_PI_reset is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rNextState : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[0]\ : label is "State_PIResetIssue:010,State_PIWait:100,State_Idle:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[1]\ : label is "State_PIResetIssue:010,State_PIWait:100,State_Idle:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[2]\ : label is "State_PIResetIssue:010,State_PIWait:100,State_Idle:001";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\FSM_onehot_rCurState[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => wbCMDStartSet(0),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => wPM_LastStep_PCG_PM(0),
      O => rNextState(0)
    );
\FSM_onehot_rCurState[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => wbCMDStartSet(0),
      I1 => \^q\(0),
      I2 => \FSM_onehot_rCurState_reg[1]_1\,
      I3 => \^q\(1),
      O => rNextState(1)
    );
\FSM_onehot_rCurState[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFFFFFF"
    )
        port map (
      I0 => iOpcode(2),
      I1 => iOpcode(1),
      I2 => \FSM_onehot_rCurState[1]_i_2__0\,
      I3 => iOpcode(3),
      I4 => iOpcode(0),
      O => \iOpcode[4]\
    );
\FSM_onehot_rCurState_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => iSystemClock,
      CE => '1',
      D => rNextState(0),
      Q => \^q\(0),
      S => iReset
    );
\FSM_onehot_rCurState_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iSystemClock,
      CE => '1',
      D => rNextState(1),
      Q => \^q\(1),
      R => iReset
    );
\FSM_onehot_rCurState_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iSystemClock,
      CE => '1',
      D => \FSM_onehot_rCurState_reg[2]_0\(0),
      Q => \^q\(2),
      R => iReset
    );
\rPCommand[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \rPCommand_reg[4]_1\,
      I1 => \rPCommand_reg[4]_0\(0),
      I2 => \rPCommand_reg[4]\(0),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => wPM_PCommand_PCG_PM(0)
    );
\rPIR_cur_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \wPBR_Start0__0\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \rPCommand_reg[4]\(0),
      I4 => \rPCommand_reg[4]_0\(0),
      I5 => \rPCommand_reg[4]_1\,
      O => \FSM_onehot_rCurState_reg[0]_0\
    );
rPM_ONOFF_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080C08000800080"
    )
        port map (
      I0 => \^q\(1),
      I1 => \wPBR_Start0__0\,
      I2 => rPM_ONOFF_reg,
      I3 => \^q\(0),
      I4 => rPM_ONOFF_reg_0(0),
      I5 => rPM_ONOFF_reg_0(1),
      O => \FSM_onehot_rCurState_reg[1]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_v2nfc_0_2_NPCG_Toggle_SCC_PO_reset is
  port (
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    iOpcode_2_sp_1 : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[1]_0\ : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[0]_0\ : out STD_LOGIC;
    wPM_PCommand_PCG_PM : out STD_LOGIC_VECTOR ( 0 to 0 );
    wbCMDStartSet : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_rCurState_reg[1]_1\ : in STD_LOGIC;
    wPM_LastStep_PCG_PM : in STD_LOGIC_VECTOR ( 0 to 0 );
    iOpcode : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_rCurState[1]_i_2__1\ : in STD_LOGIC;
    wbCMDReadySet : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rPOR_cur_state_reg[2]\ : in STD_LOGIC;
    \wPBR_Start0__0\ : in STD_LOGIC;
    \rPCommand_reg[2]\ : in STD_LOGIC;
    \rPCommand_reg[2]_0\ : in STD_LOGIC;
    \rPCommand_reg[5]\ : in STD_LOGIC;
    \rPCommand_reg[5]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    iReset : in STD_LOGIC;
    \FSM_onehot_rCurState_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    iSystemClock : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sys_top_v2nfc_0_2_NPCG_Toggle_SCC_PO_reset : entity is "NPCG_Toggle_SCC_PO_reset";
end sys_top_v2nfc_0_2_NPCG_Toggle_SCC_PO_reset;

architecture STRUCTURE of sys_top_v2nfc_0_2_NPCG_Toggle_SCC_PO_reset is
  signal \FSM_onehot_rCurState[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rCurState[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal iOpcode_2_sn_1 : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[0]\ : label is "State_POResetIssue:010,State_POWait:100,State_Idle:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[1]\ : label is "State_POResetIssue:010,State_POWait:100,State_Idle:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rCurState_reg[2]\ : label is "State_POResetIssue:010,State_POWait:100,State_Idle:001";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
  iOpcode_2_sp_1 <= iOpcode_2_sn_1;
\FSM_onehot_rCurState[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => wbCMDStartSet(0),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => wPM_LastStep_PCG_PM(0),
      O => \FSM_onehot_rCurState[0]_i_1__1_n_0\
    );
\FSM_onehot_rCurState[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => wbCMDStartSet(0),
      I1 => \^q\(0),
      I2 => \FSM_onehot_rCurState_reg[1]_1\,
      I3 => \^q\(1),
      O => \FSM_onehot_rCurState[1]_i_1__1_n_0\
    );
\FSM_onehot_rCurState[1]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
        port map (
      I0 => iOpcode(0),
      I1 => iOpcode(1),
      I2 => \FSM_onehot_rCurState[1]_i_2__1\,
      I3 => iOpcode(3),
      I4 => iOpcode(2),
      O => iOpcode_2_sn_1
    );
\FSM_onehot_rCurState_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => iSystemClock,
      CE => '1',
      D => \FSM_onehot_rCurState[0]_i_1__1_n_0\,
      Q => \^q\(0),
      S => iReset
    );
\FSM_onehot_rCurState_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iSystemClock,
      CE => '1',
      D => \FSM_onehot_rCurState[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => iReset
    );
\FSM_onehot_rCurState_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => iSystemClock,
      CE => '1',
      D => \FSM_onehot_rCurState_reg[2]_0\(0),
      Q => \^q\(2),
      R => iReset
    );
\rPCommand[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF7FFFFFFFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => wbCMDReadySet(0),
      I2 => wbCMDReadySet(1),
      I3 => \rPOR_cur_state_reg[2]\,
      I4 => \rPCommand_reg[2]\,
      I5 => \rPCommand_reg[2]_0\,
      O => \FSM_onehot_rCurState_reg[0]_0\
    );
\rPCommand[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \rPCommand_reg[5]\,
      I1 => \rPCommand_reg[5]_0\(0),
      I2 => wbCMDReadySet(1),
      I3 => wbCMDReadySet(0),
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => wPM_PCommand_PCG_PM(0)
    );
\rPOR_cur_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => wbCMDReadySet(0),
      I3 => wbCMDReadySet(1),
      I4 => \rPOR_cur_state_reg[2]\,
      I5 => \wPBR_Start0__0\,
      O => \FSM_onehot_rCurState_reg[1]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_v2nfc_0_2_NPCG_Toggle_bCMD_manager is
  port (
    rCMDBlocking : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \rWorkingWay_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rWorkingWay_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rWorkingWay_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rWorkingWay_reg[5]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rWorkingWay_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rWorkingWay_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rWorkingWay_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rMNG_cur_state_reg[0]_0\ : out STD_LOGIC;
    \rMNG_cur_state_reg[3]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \rMNG_cur_state_reg[4]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rMNG_cur_state_reg[4]_1\ : out STD_LOGIC;
    \rMNG_cur_state_reg[0]_1\ : out STD_LOGIC;
    wbCMDStartSet : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rCMDBlocking_reg_0 : in STD_LOGIC;
    iSystemClock : in STD_LOGIC;
    iReset : in STD_LOGIC;
    p_14_in : in STD_LOGIC;
    \rWay1_Timer_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rWay2_Timer_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rWay3_Timer_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rWay4_Timer_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rWay5_Timer_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rWay6_Timer_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rWay7_Timer_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rWay0_Timer_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rMNG_cur_state_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rMNG_cur_state_reg[1]_0\ : in STD_LOGIC;
    wbCMDLast : in STD_LOGIC;
    \FSM_onehot_rCurState_reg[1]\ : in STD_LOGIC;
    iCMDValid : in STD_LOGIC;
    wModuleTriggered1 : in STD_LOGIC;
    wModuleTriggered0 : in STD_LOGIC;
    \rWorkingWay_reg[7]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rWorkingWay_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sys_top_v2nfc_0_2_NPCG_Toggle_bCMD_manager : entity is "NPCG_Toggle_bCMD_manager";
end sys_top_v2nfc_0_2_NPCG_Toggle_bCMD_manager;

architecture STRUCTURE of sys_top_v2nfc_0_2_NPCG_Toggle_bCMD_manager is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^rcmdblocking\ : STD_LOGIC;
  signal rMNG_cur_state : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \rMNG_cur_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \^rmng_cur_state_reg[0]_0\ : STD_LOGIC;
  signal \^rmng_cur_state_reg[3]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^rmng_cur_state_reg[4]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rMNG_nxt_state__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \rWorkingWay[7]_i_4_n_0\ : STD_LOGIC;
  signal \rbH_ZdCounter[0]_i_1_n_0\ : STD_LOGIC;
  signal \rbH_ZdCounter[1]_i_1_n_0\ : STD_LOGIC;
  signal \rbH_ZdCounter[2]_i_1_n_0\ : STD_LOGIC;
  signal \rbH_ZdCounter[3]_i_2_n_0\ : STD_LOGIC;
  signal \rbH_ZdCounter_reg_n_0_[0]\ : STD_LOGIC;
  signal \rbH_ZdCounter_reg_n_0_[1]\ : STD_LOGIC;
  signal \rbH_ZdCounter_reg_n_0_[2]\ : STD_LOGIC;
  signal \rbH_ZdCounter_reg_n_0_[3]\ : STD_LOGIC;
  signal wbH_ZdDone : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rMNG_cur_state[1]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \rMNG_cur_state[4]_i_2\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \rMNG_cur_state[4]_i_3\ : label is "soft_lutpair171";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \rMNG_cur_state_reg[0]\ : label is "MNG_RESET:00001,MNG_START:00100,MNG_RUNNG:01000,MNG_bH_Zd:10000,MNG_READY:00010";
  attribute FSM_ENCODED_STATES of \rMNG_cur_state_reg[1]\ : label is "MNG_RESET:00001,MNG_START:00100,MNG_RUNNG:01000,MNG_bH_Zd:10000,MNG_READY:00010";
  attribute FSM_ENCODED_STATES of \rMNG_cur_state_reg[2]\ : label is "MNG_RESET:00001,MNG_START:00100,MNG_RUNNG:01000,MNG_bH_Zd:10000,MNG_READY:00010";
  attribute FSM_ENCODED_STATES of \rMNG_cur_state_reg[3]\ : label is "MNG_RESET:00001,MNG_START:00100,MNG_RUNNG:01000,MNG_bH_Zd:10000,MNG_READY:00010";
  attribute FSM_ENCODED_STATES of \rMNG_cur_state_reg[4]\ : label is "MNG_RESET:00001,MNG_START:00100,MNG_RUNNG:01000,MNG_bH_Zd:10000,MNG_READY:00010";
  attribute SOFT_HLUTNM of \rWay0_Timer[0]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \rWay1_Timer[0]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \rWay2_Timer[0]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \rWay3_Timer[0]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \rWay4_Timer[0]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \rWay5_Timer[0]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \rWay6_Timer[0]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \rWay7_Timer[0]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \rWorkingWay[7]_i_4\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \rbH_ZdCounter[1]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \rbH_ZdCounter[2]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \rbH_ZdCounter[3]_i_2\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \rbH_ZdCounter[3]_i_4\ : label is "soft_lutpair174";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
  rCMDBlocking <= \^rcmdblocking\;
  \rMNG_cur_state_reg[0]_0\ <= \^rmng_cur_state_reg[0]_0\;
  \rMNG_cur_state_reg[3]_0\(2 downto 0) <= \^rmng_cur_state_reg[3]_0\(2 downto 0);
  \rMNG_cur_state_reg[4]_0\(1 downto 0) <= \^rmng_cur_state_reg[4]_0\(1 downto 0);
\FSM_onehot_rCurState[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54000000"
    )
        port map (
      I0 => \^rcmdblocking\,
      I1 => \FSM_onehot_rCurState_reg[1]\,
      I2 => iCMDValid,
      I3 => wModuleTriggered1,
      I4 => wModuleTriggered0,
      O => wbCMDStartSet(0)
    );
rCMDBlocking_reg: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => E(0),
      CLR => iReset,
      D => rCMDBlocking_reg_0,
      Q => \^rcmdblocking\
    );
\rMNG_cur_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => rMNG_cur_state(0),
      I1 => \rMNG_cur_state_reg[1]_0\,
      I2 => \rMNG_cur_state[1]_i_3_n_0\,
      O => \rMNG_nxt_state__0\(1)
    );
\rMNG_cur_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01000000FFFFFFFF"
    )
        port map (
      I0 => \rbH_ZdCounter_reg_n_0_[1]\,
      I1 => \rbH_ZdCounter_reg_n_0_[0]\,
      I2 => \rbH_ZdCounter_reg_n_0_[3]\,
      I3 => \rbH_ZdCounter_reg_n_0_[2]\,
      I4 => rMNG_cur_state(4),
      I5 => \^rmng_cur_state_reg[0]_0\,
      O => \rMNG_cur_state[1]_i_3_n_0\
    );
\rMNG_cur_state[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => wbCMDLast,
      I1 => \^rmng_cur_state_reg[0]_0\,
      I2 => \^rmng_cur_state_reg[3]_0\(1),
      I3 => \^rmng_cur_state_reg[3]_0\(2),
      O => \^rmng_cur_state_reg[4]_0\(0)
    );
\rMNG_cur_state[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2F22200000000"
    )
        port map (
      I0 => rMNG_cur_state(4),
      I1 => wbH_ZdDone,
      I2 => p_14_in,
      I3 => \^rmng_cur_state_reg[3]_0\(1),
      I4 => \^rmng_cur_state_reg[3]_0\(2),
      I5 => \^rmng_cur_state_reg[0]_0\,
      O => \^rmng_cur_state_reg[4]_0\(1)
    );
\rMNG_cur_state[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \rbH_ZdCounter_reg_n_0_[1]\,
      I1 => \rbH_ZdCounter_reg_n_0_[0]\,
      I2 => \rbH_ZdCounter_reg_n_0_[3]\,
      I3 => \rbH_ZdCounter_reg_n_0_[2]\,
      O => wbH_ZdDone
    );
\rMNG_cur_state[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => rMNG_cur_state(0),
      I1 => \^rmng_cur_state_reg[3]_0\(0),
      I2 => \^rmng_cur_state_reg[3]_0\(1),
      I3 => \^rmng_cur_state_reg[3]_0\(2),
      I4 => rMNG_cur_state(4),
      O => \^rmng_cur_state_reg[0]_0\
    );
\rMNG_cur_state_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => iSystemClock,
      CE => '1',
      D => '0',
      PRE => iReset,
      Q => rMNG_cur_state(0)
    );
\rMNG_cur_state_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \rMNG_nxt_state__0\(1),
      Q => \^rmng_cur_state_reg[3]_0\(0)
    );
\rMNG_cur_state_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \rMNG_cur_state_reg[2]_0\(0),
      Q => \^rmng_cur_state_reg[3]_0\(1)
    );
\rMNG_cur_state_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \^rmng_cur_state_reg[4]_0\(0),
      Q => \^rmng_cur_state_reg[3]_0\(2)
    );
\rMNG_cur_state_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \^rmng_cur_state_reg[4]_0\(1),
      Q => rMNG_cur_state(4)
    );
\rWay0_Timer[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => p_14_in,
      I1 => \^q\(0),
      I2 => \rWay0_Timer_reg[0]\(0),
      O => \rWorkingWay_reg[0]_0\(0)
    );
\rWay1_Timer[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => p_14_in,
      I1 => \^q\(1),
      I2 => \rWay1_Timer_reg[0]\(0),
      O => D(0)
    );
\rWay2_Timer[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => p_14_in,
      I1 => \^q\(2),
      I2 => \rWay2_Timer_reg[0]\(0),
      O => \rWorkingWay_reg[2]_0\(0)
    );
\rWay3_Timer[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => p_14_in,
      I1 => \^q\(3),
      I2 => \rWay3_Timer_reg[0]\(0),
      O => \rWorkingWay_reg[3]_0\(0)
    );
\rWay4_Timer[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => p_14_in,
      I1 => \^q\(4),
      I2 => \rWay4_Timer_reg[0]\(0),
      O => \rWorkingWay_reg[4]_0\(0)
    );
\rWay5_Timer[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => p_14_in,
      I1 => \^q\(5),
      I2 => \rWay5_Timer_reg[0]\(0),
      O => \rWorkingWay_reg[5]_0\(0)
    );
\rWay6_Timer[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => p_14_in,
      I1 => \^q\(6),
      I2 => \rWay6_Timer_reg[0]\(0),
      O => \rWorkingWay_reg[6]_0\(0)
    );
\rWay7_Timer[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => p_14_in,
      I1 => \^q\(7),
      I2 => \rWay7_Timer_reg[0]\(0),
      O => \rWorkingWay_reg[7]_0\(0)
    );
\rWorkingWay[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007F557F7F"
    )
        port map (
      I0 => \^rmng_cur_state_reg[0]_0\,
      I1 => \rWorkingWay[7]_i_4_n_0\,
      I2 => p_14_in,
      I3 => wbH_ZdDone,
      I4 => rMNG_cur_state(4),
      I5 => \^rmng_cur_state_reg[4]_0\(0),
      O => \rMNG_cur_state_reg[4]_1\
    );
\rWorkingWay[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^rmng_cur_state_reg[3]_0\(2),
      I1 => \^rmng_cur_state_reg[3]_0\(1),
      O => \rWorkingWay[7]_i_4_n_0\
    );
\rWorkingWay_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => \rWorkingWay_reg[7]_1\(0),
      CLR => iReset,
      D => \rWorkingWay_reg[7]_2\(0),
      Q => \^q\(0)
    );
\rWorkingWay_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => \rWorkingWay_reg[7]_1\(0),
      CLR => iReset,
      D => \rWorkingWay_reg[7]_2\(1),
      Q => \^q\(1)
    );
\rWorkingWay_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => \rWorkingWay_reg[7]_1\(0),
      CLR => iReset,
      D => \rWorkingWay_reg[7]_2\(2),
      Q => \^q\(2)
    );
\rWorkingWay_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => \rWorkingWay_reg[7]_1\(0),
      CLR => iReset,
      D => \rWorkingWay_reg[7]_2\(3),
      Q => \^q\(3)
    );
\rWorkingWay_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => \rWorkingWay_reg[7]_1\(0),
      CLR => iReset,
      D => \rWorkingWay_reg[7]_2\(4),
      Q => \^q\(4)
    );
\rWorkingWay_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => \rWorkingWay_reg[7]_1\(0),
      CLR => iReset,
      D => \rWorkingWay_reg[7]_2\(5),
      Q => \^q\(5)
    );
\rWorkingWay_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => \rWorkingWay_reg[7]_1\(0),
      CLR => iReset,
      D => \rWorkingWay_reg[7]_2\(6),
      Q => \^q\(6)
    );
\rWorkingWay_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => \rWorkingWay_reg[7]_1\(0),
      CLR => iReset,
      D => \rWorkingWay_reg[7]_2\(7),
      Q => \^q\(7)
    );
\rbH_ZdCounter[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rmng_cur_state_reg[4]_0\(1),
      I1 => \rbH_ZdCounter_reg_n_0_[0]\,
      O => \rbH_ZdCounter[0]_i_1_n_0\
    );
\rbH_ZdCounter[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^rmng_cur_state_reg[4]_0\(1),
      I1 => \rbH_ZdCounter_reg_n_0_[0]\,
      I2 => \rbH_ZdCounter_reg_n_0_[1]\,
      O => \rbH_ZdCounter[1]_i_1_n_0\
    );
\rbH_ZdCounter[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \^rmng_cur_state_reg[4]_0\(1),
      I1 => \rbH_ZdCounter_reg_n_0_[0]\,
      I2 => \rbH_ZdCounter_reg_n_0_[1]\,
      I3 => \rbH_ZdCounter_reg_n_0_[2]\,
      O => \rbH_ZdCounter[2]_i_1_n_0\
    );
\rbH_ZdCounter[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \^rmng_cur_state_reg[4]_0\(1),
      I1 => \rbH_ZdCounter_reg_n_0_[2]\,
      I2 => \rbH_ZdCounter_reg_n_0_[1]\,
      I3 => \rbH_ZdCounter_reg_n_0_[0]\,
      I4 => \rbH_ZdCounter_reg_n_0_[3]\,
      O => \rbH_ZdCounter[3]_i_2_n_0\
    );
\rbH_ZdCounter[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rMNG_cur_state(0),
      I1 => \rMNG_cur_state[1]_i_3_n_0\,
      O => \rMNG_cur_state_reg[0]_1\
    );
\rbH_ZdCounter_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => E(0),
      CLR => iReset,
      D => \rbH_ZdCounter[0]_i_1_n_0\,
      Q => \rbH_ZdCounter_reg_n_0_[0]\
    );
\rbH_ZdCounter_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => E(0),
      CLR => iReset,
      D => \rbH_ZdCounter[1]_i_1_n_0\,
      Q => \rbH_ZdCounter_reg_n_0_[1]\
    );
\rbH_ZdCounter_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => E(0),
      CLR => iReset,
      D => \rbH_ZdCounter[2]_i_1_n_0\,
      Q => \rbH_ZdCounter_reg_n_0_[2]\
    );
\rbH_ZdCounter_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => E(0),
      CLR => iReset,
      D => \rbH_ZdCounter[3]_i_2_n_0\,
      Q => \rbH_ZdCounter_reg_n_0_[3]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_v2nfc_0_2_NPCG_Toggle_way_CE_timer is
  port (
    iOpcode_5_sp_1 : out STD_LOGIC;
    rNANDPOE_reg : out STD_LOGIC;
    wbCMDStartSet : out STD_LOGIC_VECTOR ( 5 downto 0 );
    iOpcode_3_sp_1 : out STD_LOGIC;
    iOpcode_2_sp_1 : out STD_LOGIC;
    \rWay1_Timer_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rWay2_Timer_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rWay3_Timer_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rWay4_Timer_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rWay5_Timer_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rWay6_Timer_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rWay7_Timer_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rWay0_Timer_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rMNG_cur_state_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rMNG_cur_state_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rMNG_cur_state_reg[1]_0\ : out STD_LOGIC;
    \rMNG_cur_state_reg[1]_1\ : out STD_LOGIC;
    \rTargetWay1B_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \r_gFT_cur_state_reg[1]\ : out STD_LOGIC;
    iOpcode_1_sp_1 : out STD_LOGIC;
    \r_pTF_cur_state_reg[1]\ : out STD_LOGIC;
    wCMDValid_bCMD : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_rCurState_reg[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_rCurState_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \iOpcode[1]_0\ : out STD_LOGIC;
    oCMDReady : out STD_LOGIC;
    rCMDBlocking : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_14_in : in STD_LOGIC;
    \rWay7_Timer_reg[0]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \rWorkingWay_reg[7]\ : in STD_LOGIC;
    \rbH_ZdCounter_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rCMDBlocking_reg : in STD_LOGIC;
    \rMNG_cur_state_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rMNG_cur_state_reg[2]_0\ : in STD_LOGIC;
    \rMNG_cur_state_reg[2]_1\ : in STD_LOGIC;
    \rMNG_cur_state_reg[1]_2\ : in STD_LOGIC;
    \rMNG_cur_state_reg[2]_2\ : in STD_LOGIC;
    \rPM_NumOfData_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rParameter_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rPM_ReadReady_reg : in STD_LOGIC;
    iOpcode : in STD_LOGIC_VECTOR ( 5 downto 0 );
    oCMDReady_0 : in STD_LOGIC;
    wModuleTriggered1 : in STD_LOGIC;
    \FSM_onehot_rCurState_reg[1]\ : in STD_LOGIC;
    \FSM_onehot_rCurState_reg[1]_0\ : in STD_LOGIC;
    \r_N_i_cur_state_reg[1]\ : in STD_LOGIC;
    \rReadStatusOption_reg[0]\ : in STD_LOGIC;
    \rTargetWay_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rTargetWay_reg[7]_0\ : in STD_LOGIC;
    \r_pTF_cur_state_reg[2]\ : in STD_LOGIC;
    \r_pTF_cur_state_reg[2]_0\ : in STD_LOGIC;
    iTargetID : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_rCurState_reg[6]\ : in STD_LOGIC;
    \rSourceID_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rSourceID_reg[4]_0\ : in STD_LOGIC;
    \rSourceID_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rSourceID_reg[0]_0\ : in STD_LOGIC;
    \FSM_onehot_rCurState_reg[7]\ : in STD_LOGIC;
    \FSM_onehot_rCurState_reg[7]_0\ : in STD_LOGIC;
    \FSM_onehot_rCurState_reg[7]_1\ : in STD_LOGIC;
    wOpcode_bCMD : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_rCurState_reg[0]_1\ : in STD_LOGIC;
    iCMDValid : in STD_LOGIC;
    oCMDReady_1 : in STD_LOGIC;
    wbCMDReady : in STD_LOGIC;
    iSystemClock : in STD_LOGIC;
    iReset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rWay1_Timer_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rWay2_Timer_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rWay3_Timer_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rWay4_Timer_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rWay5_Timer_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rWay6_Timer_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rWay7_Timer_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sys_top_v2nfc_0_2_NPCG_Toggle_way_CE_timer : entity is "NPCG_Toggle_way_CE_timer";
end sys_top_v2nfc_0_2_NPCG_Toggle_way_CE_timer;

architecture STRUCTURE of sys_top_v2nfc_0_2_NPCG_Toggle_way_CE_timer is
  signal \blocking_CMD_manager/rMNG_nxt_state\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal iOpcode_1_sn_1 : STD_LOGIC;
  signal iOpcode_2_sn_1 : STD_LOGIC;
  signal iOpcode_3_sn_1 : STD_LOGIC;
  signal iOpcode_5_sn_1 : STD_LOGIC;
  signal oCMDHold0 : STD_LOGIC;
  signal oCMDHold1 : STD_LOGIC;
  signal oCMDHold115_out : STD_LOGIC;
  signal oCMDHold2 : STD_LOGIC;
  signal oCMDHold216_out : STD_LOGIC;
  signal oCMDHold3 : STD_LOGIC;
  signal oCMDHold4 : STD_LOGIC;
  signal oCMDHold5 : STD_LOGIC;
  signal oCMDHold519_out : STD_LOGIC;
  signal oCMDHold620_out : STD_LOGIC;
  signal oCMDHold721_in : STD_LOGIC;
  signal oCMDReady_INST_0_i_2_n_0 : STD_LOGIC;
  signal oCMDReady_INST_0_i_6_n_0 : STD_LOGIC;
  signal oCMDReady_INST_0_i_9_n_0 : STD_LOGIC;
  signal p_0_out : STD_LOGIC;
  signal \rMNG_cur_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \^rmng_cur_state_reg[1]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^rnandpoe_reg\ : STD_LOGIC;
  signal \rReadStatusOption[1]_i_5_n_0\ : STD_LOGIC;
  signal rWay0_Timer : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \rWay0_Timer[1]_i_1_n_0\ : STD_LOGIC;
  signal \rWay0_Timer[2]_i_1_n_0\ : STD_LOGIC;
  signal \rWay0_Timer[3]_i_1_n_0\ : STD_LOGIC;
  signal \rWay0_Timer[3]_i_2_n_0\ : STD_LOGIC;
  signal \^rway0_timer_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \rWay1_Timer[1]_i_1_n_0\ : STD_LOGIC;
  signal \rWay1_Timer[2]_i_1_n_0\ : STD_LOGIC;
  signal \rWay1_Timer[3]_i_1_n_0\ : STD_LOGIC;
  signal \rWay1_Timer[3]_i_2_n_0\ : STD_LOGIC;
  signal rWay1_Timer_reg : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \^rway1_timer_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \rWay2_Timer[1]_i_1_n_0\ : STD_LOGIC;
  signal \rWay2_Timer[2]_i_1_n_0\ : STD_LOGIC;
  signal \rWay2_Timer[3]_i_1_n_0\ : STD_LOGIC;
  signal \rWay2_Timer[3]_i_2_n_0\ : STD_LOGIC;
  signal rWay2_Timer_reg : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \^rway2_timer_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \rWay3_Timer[1]_i_1_n_0\ : STD_LOGIC;
  signal \rWay3_Timer[2]_i_1_n_0\ : STD_LOGIC;
  signal \rWay3_Timer[3]_i_1_n_0\ : STD_LOGIC;
  signal \rWay3_Timer[3]_i_2_n_0\ : STD_LOGIC;
  signal rWay3_Timer_reg : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \^rway3_timer_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \rWay4_Timer[1]_i_1_n_0\ : STD_LOGIC;
  signal \rWay4_Timer[2]_i_1_n_0\ : STD_LOGIC;
  signal \rWay4_Timer[3]_i_1_n_0\ : STD_LOGIC;
  signal \rWay4_Timer[3]_i_2_n_0\ : STD_LOGIC;
  signal rWay4_Timer_reg : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \^rway4_timer_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \rWay5_Timer[1]_i_1_n_0\ : STD_LOGIC;
  signal \rWay5_Timer[2]_i_1_n_0\ : STD_LOGIC;
  signal \rWay5_Timer[3]_i_1_n_0\ : STD_LOGIC;
  signal \rWay5_Timer[3]_i_2_n_0\ : STD_LOGIC;
  signal rWay5_Timer_reg : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \^rway5_timer_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \rWay6_Timer[1]_i_1_n_0\ : STD_LOGIC;
  signal \rWay6_Timer[2]_i_1_n_0\ : STD_LOGIC;
  signal \rWay6_Timer[3]_i_1_n_0\ : STD_LOGIC;
  signal \rWay6_Timer[3]_i_2_n_0\ : STD_LOGIC;
  signal rWay6_Timer_reg : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \^rway6_timer_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \rWay7_Timer[1]_i_1_n_0\ : STD_LOGIC;
  signal \rWay7_Timer[2]_i_1_n_0\ : STD_LOGIC;
  signal \rWay7_Timer[3]_i_2_n_0\ : STD_LOGIC;
  signal rWay7_Timer_reg : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \^rway7_timer_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^wcmdvalid_bcmd\ : STD_LOGIC;
  signal \^wbcmdstartset\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of oCMDReady_INST_0_i_15 : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of oCMDReady_INST_0_i_16 : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of oCMDReady_INST_0_i_7 : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of oCMDReady_INST_0_i_9 : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \rReadStatusOption[1]_i_6\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \rReadStatusOption[1]_i_7\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \rReadStatusOption[1]_i_8\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \rWay0_Timer[1]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \rWay0_Timer[2]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \rWay1_Timer[1]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \rWay1_Timer[2]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \rWay2_Timer[1]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \rWay2_Timer[2]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \rWay3_Timer[1]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \rWay3_Timer[2]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \rWay4_Timer[1]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \rWay4_Timer[2]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \rWay5_Timer[1]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \rWay5_Timer[2]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \rWay6_Timer[1]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \rWay6_Timer[2]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \rWay7_Timer[1]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \rWay7_Timer[2]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \rWorkingWay[0]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \rWorkingWay[1]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \rWorkingWay[3]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \rWorkingWay[4]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \rWorkingWay[5]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \rWorkingWay[6]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \rWorkingWay[7]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \rWorkingWay[7]_i_2\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \r_gFT_cur_state[2]_i_2\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \r_pTF_cur_state[1]_i_2\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \rbH_ZdCounter[3]_i_1\ : label is "soft_lutpair189";
begin
  iOpcode_1_sp_1 <= iOpcode_1_sn_1;
  iOpcode_2_sp_1 <= iOpcode_2_sn_1;
  iOpcode_3_sp_1 <= iOpcode_3_sn_1;
  iOpcode_5_sp_1 <= iOpcode_5_sn_1;
  \rMNG_cur_state_reg[1]\(0) <= \^rmng_cur_state_reg[1]\(0);
  rNANDPOE_reg <= \^rnandpoe_reg\;
  \rWay0_Timer_reg[0]_0\(0) <= \^rway0_timer_reg[0]_0\(0);
  \rWay1_Timer_reg[0]_0\(0) <= \^rway1_timer_reg[0]_0\(0);
  \rWay2_Timer_reg[0]_0\(0) <= \^rway2_timer_reg[0]_0\(0);
  \rWay3_Timer_reg[0]_0\(0) <= \^rway3_timer_reg[0]_0\(0);
  \rWay4_Timer_reg[0]_0\(0) <= \^rway4_timer_reg[0]_0\(0);
  \rWay5_Timer_reg[0]_0\(0) <= \^rway5_timer_reg[0]_0\(0);
  \rWay6_Timer_reg[0]_0\(0) <= \^rway6_timer_reg[0]_0\(0);
  \rWay7_Timer_reg[0]_0\(0) <= \^rway7_timer_reg[0]_0\(0);
  wCMDValid_bCMD <= \^wcmdvalid_bcmd\;
  wbCMDStartSet(5 downto 0) <= \^wbcmdstartset\(5 downto 0);
\FSM_onehot_rCurState[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \rSourceID_reg[4]_0\,
      I1 => \^wcmdvalid_bcmd\,
      I2 => iOpcode(3),
      I3 => iOpcode(4),
      I4 => oCMDReady_0,
      O => iOpcode_3_sn_1
    );
\FSM_onehot_rCurState[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \^wcmdvalid_bcmd\,
      I1 => wModuleTriggered1,
      I2 => iOpcode(0),
      I3 => oCMDReady_0,
      I4 => iOpcode(2),
      I5 => \FSM_onehot_rCurState_reg[1]\,
      O => \^wbcmdstartset\(5)
    );
\FSM_onehot_rCurState[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \^wcmdvalid_bcmd\,
      I1 => wModuleTriggered1,
      I2 => iOpcode(0),
      I3 => oCMDReady_0,
      I4 => iOpcode(1),
      I5 => \FSM_onehot_rCurState_reg[1]_0\,
      O => \^wbcmdstartset\(4)
    );
\FSM_onehot_rCurState[1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \^wcmdvalid_bcmd\,
      I1 => wModuleTriggered1,
      I2 => oCMDReady_0,
      I3 => iOpcode(2),
      I4 => iOpcode(4),
      I5 => \rTargetWay_reg[7]_0\,
      O => \^wbcmdstartset\(1)
    );
\FSM_onehot_rCurState[1]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \rSourceID_reg[0]_0\,
      I1 => iOpcode(1),
      I2 => iOpcode(2),
      I3 => oCMDReady_0,
      I4 => iOpcode(0),
      I5 => \^wcmdvalid_bcmd\,
      O => \^wbcmdstartset\(0)
    );
\FSM_onehot_rCurState[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \FSM_onehot_rCurState_reg[0]_1\,
      I1 => iOpcode(1),
      I2 => iOpcode(2),
      I3 => oCMDReady_0,
      I4 => iOpcode(0),
      I5 => \^wcmdvalid_bcmd\,
      O => \iOpcode[1]_0\
    );
\FSM_onehot_rCurState[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFFFFFFF"
    )
        port map (
      I0 => iOpcode(5),
      I1 => oCMDReady_0,
      I2 => \^wcmdvalid_bcmd\,
      I3 => iTargetID(0),
      I4 => iOpcode(2),
      I5 => \FSM_onehot_rCurState_reg[6]\,
      O => iOpcode_5_sn_1
    );
\FSM_onehot_rCurState[7]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \FSM_onehot_rCurState_reg[7]\,
      I1 => \FSM_onehot_rCurState_reg[7]_0\,
      I2 => \FSM_onehot_rCurState_reg[7]_1\,
      I3 => wOpcode_bCMD(0),
      I4 => \^wcmdvalid_bcmd\,
      I5 => wOpcode_bCMD(1),
      O => iOpcode_2_sn_1
    );
oCMDReady_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7070FF7070707070"
    )
        port map (
      I0 => iOpcode(1),
      I1 => iOpcode(2),
      I2 => oCMDReady_1,
      I3 => oCMDReady_INST_0_i_2_n_0,
      I4 => oCMDReady_0,
      I5 => wbCMDReady,
      O => oCMDReady
    );
oCMDReady_INST_0_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => rWay3_Timer_reg(2),
      I1 => rWay3_Timer_reg(3),
      I2 => rWay3_Timer_reg(1),
      I3 => \^rway3_timer_reg[0]_0\(0),
      O => oCMDHold5
    );
oCMDReady_INST_0_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => rWay4_Timer_reg(2),
      I1 => rWay4_Timer_reg(3),
      I2 => rWay4_Timer_reg(1),
      I3 => \^rway4_timer_reg[0]_0\(0),
      O => oCMDHold4
    );
oCMDReady_INST_0_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AAAAAAA"
    )
        port map (
      I0 => Q(1),
      I1 => \^rway1_timer_reg[0]_0\(0),
      I2 => rWay1_Timer_reg(1),
      I3 => rWay1_Timer_reg(3),
      I4 => rWay1_Timer_reg(2),
      O => oCMDHold620_out
    );
oCMDReady_INST_0_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AAAAAAA"
    )
        port map (
      I0 => Q(2),
      I1 => \^rway2_timer_reg[0]_0\(0),
      I2 => rWay2_Timer_reg(1),
      I3 => rWay2_Timer_reg(3),
      I4 => rWay2_Timer_reg(2),
      O => oCMDHold519_out
    );
oCMDReady_INST_0_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => rWay6_Timer_reg(2),
      I1 => rWay6_Timer_reg(3),
      I2 => rWay6_Timer_reg(1),
      I3 => \^rway6_timer_reg[0]_0\(0),
      O => oCMDHold2
    );
oCMDReady_INST_0_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => rWay5_Timer_reg(2),
      I1 => rWay5_Timer_reg(3),
      I2 => rWay5_Timer_reg(1),
      I3 => \^rway5_timer_reg[0]_0\(0),
      O => oCMDHold3
    );
oCMDReady_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010101"
    )
        port map (
      I0 => rCMDBlocking,
      I1 => oCMDReady_INST_0_i_6_n_0,
      I2 => oCMDHold0,
      I3 => Q(0),
      I4 => oCMDHold721_in,
      I5 => oCMDReady_INST_0_i_9_n_0,
      O => oCMDReady_INST_0_i_2_n_0
    );
oCMDReady_INST_0_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => Q(3),
      I1 => oCMDHold5,
      I2 => Q(4),
      I3 => oCMDHold4,
      I4 => oCMDHold620_out,
      I5 => oCMDHold519_out,
      O => oCMDReady_INST_0_i_6_n_0
    );
oCMDReady_INST_0_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AAAAAAA"
    )
        port map (
      I0 => Q(7),
      I1 => \^rway7_timer_reg[0]_0\(0),
      I2 => rWay7_Timer_reg(1),
      I3 => rWay7_Timer_reg(3),
      I4 => rWay7_Timer_reg(2),
      O => oCMDHold0
    );
oCMDReady_INST_0_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => rWay0_Timer(2),
      I1 => rWay0_Timer(3),
      I2 => rWay0_Timer(1),
      I3 => \^rway0_timer_reg[0]_0\(0),
      O => oCMDHold721_in
    );
oCMDReady_INST_0_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => oCMDHold2,
      I1 => Q(6),
      I2 => oCMDHold3,
      I3 => Q(5),
      O => oCMDReady_INST_0_i_9_n_0
    );
rCMDBlocking_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blocking_CMD_manager/rMNG_nxt_state\(1),
      O => \rMNG_cur_state_reg[1]_0\
    );
\rMNG_cur_state[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAAA"
    )
        port map (
      I0 => \rMNG_cur_state_reg[1]_2\,
      I1 => \rMNG_cur_state[2]_i_2_n_0\,
      I2 => \rMNG_cur_state_reg[2]_1\,
      I3 => \rMNG_cur_state_reg[2]_0\,
      I4 => \rMNG_cur_state_reg[2]\(0),
      O => \rMNG_cur_state_reg[1]_1\
    );
\rMNG_cur_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE000000"
    )
        port map (
      I0 => \rMNG_cur_state[2]_i_2_n_0\,
      I1 => \rMNG_cur_state_reg[2]_1\,
      I2 => \rMNG_cur_state_reg[2]_0\,
      I3 => \rMNG_cur_state_reg[2]\(0),
      I4 => \rMNG_cur_state_reg[2]_2\,
      O => \^rmng_cur_state_reg[1]\(0)
    );
\rMNG_cur_state[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF7FFFF"
    )
        port map (
      I0 => iOpcode_5_sn_1,
      I1 => \^rnandpoe_reg\,
      I2 => \^wbcmdstartset\(0),
      I3 => iOpcode_3_sn_1,
      I4 => iOpcode_2_sn_1,
      O => \rMNG_cur_state[2]_i_2_n_0\
    );
\rReadStatusOption[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \rReadStatusOption_reg[0]\,
      I1 => oCMDReady_0,
      I2 => iOpcode(2),
      I3 => iOpcode(1),
      I4 => iOpcode(0),
      I5 => \^wcmdvalid_bcmd\,
      O => \^wbcmdstartset\(2)
    );
\rReadStatusOption[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => oCMDReady_0,
      I1 => iCMDValid,
      I2 => \rReadStatusOption[1]_i_5_n_0\,
      I3 => oCMDReady_INST_0_i_6_n_0,
      I4 => rCMDBlocking,
      O => \^wcmdvalid_bcmd\
    );
\rReadStatusOption[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => Q(7),
      I1 => oCMDHold1,
      I2 => Q(0),
      I3 => oCMDHold721_in,
      I4 => oCMDHold216_out,
      I5 => oCMDHold115_out,
      O => \rReadStatusOption[1]_i_5_n_0\
    );
\rReadStatusOption[1]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => rWay7_Timer_reg(2),
      I1 => rWay7_Timer_reg(3),
      I2 => rWay7_Timer_reg(1),
      I3 => \^rway7_timer_reg[0]_0\(0),
      O => oCMDHold1
    );
\rReadStatusOption[1]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AAAAAAA"
    )
        port map (
      I0 => Q(5),
      I1 => \^rway5_timer_reg[0]_0\(0),
      I2 => rWay5_Timer_reg(1),
      I3 => rWay5_Timer_reg(3),
      I4 => rWay5_Timer_reg(2),
      O => oCMDHold216_out
    );
\rReadStatusOption[1]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AAAAAAA"
    )
        port map (
      I0 => Q(6),
      I1 => \^rway6_timer_reg[0]_0\(0),
      I2 => rWay6_Timer_reg(1),
      I3 => rWay6_Timer_reg(3),
      I4 => rWay6_Timer_reg(2),
      O => oCMDHold115_out
    );
\rSourceID[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^wbcmdstartset\(0),
      I1 => \rSourceID_reg[0]\(0),
      O => \FSM_onehot_rCurState_reg[0]_0\(0)
    );
\rSourceID[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => iOpcode_3_sn_1,
      I1 => \rSourceID_reg[4]\(0),
      O => \FSM_onehot_rCurState_reg[9]\(0)
    );
\rTargetWay[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^wbcmdstartset\(1),
      I1 => \rTargetWay_reg[7]\(0),
      O => \FSM_onehot_rCurState_reg[0]\(0)
    );
\rWay0_Timer[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => p_14_in,
      I1 => \rWay7_Timer_reg[0]_1\(0),
      I2 => rWay0_Timer(1),
      I3 => \^rway0_timer_reg[0]_0\(0),
      O => \rWay0_Timer[1]_i_1_n_0\
    );
\rWay0_Timer[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07707070"
    )
        port map (
      I0 => p_14_in,
      I1 => \rWay7_Timer_reg[0]_1\(0),
      I2 => rWay0_Timer(2),
      I3 => rWay0_Timer(1),
      I4 => \^rway0_timer_reg[0]_0\(0),
      O => \rWay0_Timer[2]_i_1_n_0\
    );
\rWay0_Timer[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFFFFFFFFFFFFF"
    )
        port map (
      I0 => p_14_in,
      I1 => \rWay7_Timer_reg[0]_1\(0),
      I2 => \^rway0_timer_reg[0]_0\(0),
      I3 => rWay0_Timer(1),
      I4 => rWay0_Timer(3),
      I5 => rWay0_Timer(2),
      O => \rWay0_Timer[3]_i_1_n_0\
    );
\rWay0_Timer[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0770707070707070"
    )
        port map (
      I0 => p_14_in,
      I1 => \rWay7_Timer_reg[0]_1\(0),
      I2 => rWay0_Timer(3),
      I3 => rWay0_Timer(2),
      I4 => \^rway0_timer_reg[0]_0\(0),
      I5 => rWay0_Timer(1),
      O => \rWay0_Timer[3]_i_2_n_0\
    );
\rWay0_Timer_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => \rWay0_Timer[3]_i_1_n_0\,
      CLR => iReset,
      D => D(0),
      Q => \^rway0_timer_reg[0]_0\(0)
    );
\rWay0_Timer_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => iSystemClock,
      CE => \rWay0_Timer[3]_i_1_n_0\,
      D => \rWay0_Timer[1]_i_1_n_0\,
      PRE => iReset,
      Q => rWay0_Timer(1)
    );
\rWay0_Timer_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => iSystemClock,
      CE => \rWay0_Timer[3]_i_1_n_0\,
      D => \rWay0_Timer[2]_i_1_n_0\,
      PRE => iReset,
      Q => rWay0_Timer(2)
    );
\rWay0_Timer_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => iSystemClock,
      CE => \rWay0_Timer[3]_i_1_n_0\,
      D => \rWay0_Timer[3]_i_2_n_0\,
      PRE => iReset,
      Q => rWay0_Timer(3)
    );
\rWay1_Timer[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => p_14_in,
      I1 => \rWay7_Timer_reg[0]_1\(1),
      I2 => rWay1_Timer_reg(1),
      I3 => \^rway1_timer_reg[0]_0\(0),
      O => \rWay1_Timer[1]_i_1_n_0\
    );
\rWay1_Timer[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07707070"
    )
        port map (
      I0 => p_14_in,
      I1 => \rWay7_Timer_reg[0]_1\(1),
      I2 => rWay1_Timer_reg(2),
      I3 => rWay1_Timer_reg(1),
      I4 => \^rway1_timer_reg[0]_0\(0),
      O => \rWay1_Timer[2]_i_1_n_0\
    );
\rWay1_Timer[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFFFFFFFFFFFFF"
    )
        port map (
      I0 => p_14_in,
      I1 => \rWay7_Timer_reg[0]_1\(1),
      I2 => \^rway1_timer_reg[0]_0\(0),
      I3 => rWay1_Timer_reg(1),
      I4 => rWay1_Timer_reg(3),
      I5 => rWay1_Timer_reg(2),
      O => \rWay1_Timer[3]_i_1_n_0\
    );
\rWay1_Timer[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0770707070707070"
    )
        port map (
      I0 => p_14_in,
      I1 => \rWay7_Timer_reg[0]_1\(1),
      I2 => rWay1_Timer_reg(3),
      I3 => rWay1_Timer_reg(2),
      I4 => \^rway1_timer_reg[0]_0\(0),
      I5 => rWay1_Timer_reg(1),
      O => \rWay1_Timer[3]_i_2_n_0\
    );
\rWay1_Timer_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => \rWay1_Timer[3]_i_1_n_0\,
      CLR => iReset,
      D => \rWay1_Timer_reg[0]_1\(0),
      Q => \^rway1_timer_reg[0]_0\(0)
    );
\rWay1_Timer_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => iSystemClock,
      CE => \rWay1_Timer[3]_i_1_n_0\,
      D => \rWay1_Timer[1]_i_1_n_0\,
      PRE => iReset,
      Q => rWay1_Timer_reg(1)
    );
\rWay1_Timer_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => iSystemClock,
      CE => \rWay1_Timer[3]_i_1_n_0\,
      D => \rWay1_Timer[2]_i_1_n_0\,
      PRE => iReset,
      Q => rWay1_Timer_reg(2)
    );
\rWay1_Timer_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => iSystemClock,
      CE => \rWay1_Timer[3]_i_1_n_0\,
      D => \rWay1_Timer[3]_i_2_n_0\,
      PRE => iReset,
      Q => rWay1_Timer_reg(3)
    );
\rWay2_Timer[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => p_14_in,
      I1 => \rWay7_Timer_reg[0]_1\(2),
      I2 => rWay2_Timer_reg(1),
      I3 => \^rway2_timer_reg[0]_0\(0),
      O => \rWay2_Timer[1]_i_1_n_0\
    );
\rWay2_Timer[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07707070"
    )
        port map (
      I0 => p_14_in,
      I1 => \rWay7_Timer_reg[0]_1\(2),
      I2 => rWay2_Timer_reg(2),
      I3 => rWay2_Timer_reg(1),
      I4 => \^rway2_timer_reg[0]_0\(0),
      O => \rWay2_Timer[2]_i_1_n_0\
    );
\rWay2_Timer[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFFFFFFFFFFFFF"
    )
        port map (
      I0 => p_14_in,
      I1 => \rWay7_Timer_reg[0]_1\(2),
      I2 => \^rway2_timer_reg[0]_0\(0),
      I3 => rWay2_Timer_reg(1),
      I4 => rWay2_Timer_reg(3),
      I5 => rWay2_Timer_reg(2),
      O => \rWay2_Timer[3]_i_1_n_0\
    );
\rWay2_Timer[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0770707070707070"
    )
        port map (
      I0 => p_14_in,
      I1 => \rWay7_Timer_reg[0]_1\(2),
      I2 => rWay2_Timer_reg(3),
      I3 => rWay2_Timer_reg(2),
      I4 => \^rway2_timer_reg[0]_0\(0),
      I5 => rWay2_Timer_reg(1),
      O => \rWay2_Timer[3]_i_2_n_0\
    );
\rWay2_Timer_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => \rWay2_Timer[3]_i_1_n_0\,
      CLR => iReset,
      D => \rWay2_Timer_reg[0]_1\(0),
      Q => \^rway2_timer_reg[0]_0\(0)
    );
\rWay2_Timer_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => iSystemClock,
      CE => \rWay2_Timer[3]_i_1_n_0\,
      D => \rWay2_Timer[1]_i_1_n_0\,
      PRE => iReset,
      Q => rWay2_Timer_reg(1)
    );
\rWay2_Timer_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => iSystemClock,
      CE => \rWay2_Timer[3]_i_1_n_0\,
      D => \rWay2_Timer[2]_i_1_n_0\,
      PRE => iReset,
      Q => rWay2_Timer_reg(2)
    );
\rWay2_Timer_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => iSystemClock,
      CE => \rWay2_Timer[3]_i_1_n_0\,
      D => \rWay2_Timer[3]_i_2_n_0\,
      PRE => iReset,
      Q => rWay2_Timer_reg(3)
    );
\rWay3_Timer[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => p_14_in,
      I1 => \rWay7_Timer_reg[0]_1\(3),
      I2 => rWay3_Timer_reg(1),
      I3 => \^rway3_timer_reg[0]_0\(0),
      O => \rWay3_Timer[1]_i_1_n_0\
    );
\rWay3_Timer[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07707070"
    )
        port map (
      I0 => p_14_in,
      I1 => \rWay7_Timer_reg[0]_1\(3),
      I2 => rWay3_Timer_reg(2),
      I3 => rWay3_Timer_reg(1),
      I4 => \^rway3_timer_reg[0]_0\(0),
      O => \rWay3_Timer[2]_i_1_n_0\
    );
\rWay3_Timer[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFFFFFFFFFFFFF"
    )
        port map (
      I0 => p_14_in,
      I1 => \rWay7_Timer_reg[0]_1\(3),
      I2 => \^rway3_timer_reg[0]_0\(0),
      I3 => rWay3_Timer_reg(1),
      I4 => rWay3_Timer_reg(3),
      I5 => rWay3_Timer_reg(2),
      O => \rWay3_Timer[3]_i_1_n_0\
    );
\rWay3_Timer[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0770707070707070"
    )
        port map (
      I0 => p_14_in,
      I1 => \rWay7_Timer_reg[0]_1\(3),
      I2 => rWay3_Timer_reg(3),
      I3 => rWay3_Timer_reg(2),
      I4 => \^rway3_timer_reg[0]_0\(0),
      I5 => rWay3_Timer_reg(1),
      O => \rWay3_Timer[3]_i_2_n_0\
    );
\rWay3_Timer_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => \rWay3_Timer[3]_i_1_n_0\,
      CLR => iReset,
      D => \rWay3_Timer_reg[0]_1\(0),
      Q => \^rway3_timer_reg[0]_0\(0)
    );
\rWay3_Timer_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => iSystemClock,
      CE => \rWay3_Timer[3]_i_1_n_0\,
      D => \rWay3_Timer[1]_i_1_n_0\,
      PRE => iReset,
      Q => rWay3_Timer_reg(1)
    );
\rWay3_Timer_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => iSystemClock,
      CE => \rWay3_Timer[3]_i_1_n_0\,
      D => \rWay3_Timer[2]_i_1_n_0\,
      PRE => iReset,
      Q => rWay3_Timer_reg(2)
    );
\rWay3_Timer_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => iSystemClock,
      CE => \rWay3_Timer[3]_i_1_n_0\,
      D => \rWay3_Timer[3]_i_2_n_0\,
      PRE => iReset,
      Q => rWay3_Timer_reg(3)
    );
\rWay4_Timer[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => p_14_in,
      I1 => \rWay7_Timer_reg[0]_1\(4),
      I2 => rWay4_Timer_reg(1),
      I3 => \^rway4_timer_reg[0]_0\(0),
      O => \rWay4_Timer[1]_i_1_n_0\
    );
\rWay4_Timer[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07707070"
    )
        port map (
      I0 => p_14_in,
      I1 => \rWay7_Timer_reg[0]_1\(4),
      I2 => rWay4_Timer_reg(2),
      I3 => rWay4_Timer_reg(1),
      I4 => \^rway4_timer_reg[0]_0\(0),
      O => \rWay4_Timer[2]_i_1_n_0\
    );
\rWay4_Timer[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFFFFFFFFFFFFF"
    )
        port map (
      I0 => p_14_in,
      I1 => \rWay7_Timer_reg[0]_1\(4),
      I2 => \^rway4_timer_reg[0]_0\(0),
      I3 => rWay4_Timer_reg(1),
      I4 => rWay4_Timer_reg(3),
      I5 => rWay4_Timer_reg(2),
      O => \rWay4_Timer[3]_i_1_n_0\
    );
\rWay4_Timer[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0770707070707070"
    )
        port map (
      I0 => p_14_in,
      I1 => \rWay7_Timer_reg[0]_1\(4),
      I2 => rWay4_Timer_reg(3),
      I3 => rWay4_Timer_reg(2),
      I4 => \^rway4_timer_reg[0]_0\(0),
      I5 => rWay4_Timer_reg(1),
      O => \rWay4_Timer[3]_i_2_n_0\
    );
\rWay4_Timer_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => \rWay4_Timer[3]_i_1_n_0\,
      CLR => iReset,
      D => \rWay4_Timer_reg[0]_1\(0),
      Q => \^rway4_timer_reg[0]_0\(0)
    );
\rWay4_Timer_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => iSystemClock,
      CE => \rWay4_Timer[3]_i_1_n_0\,
      D => \rWay4_Timer[1]_i_1_n_0\,
      PRE => iReset,
      Q => rWay4_Timer_reg(1)
    );
\rWay4_Timer_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => iSystemClock,
      CE => \rWay4_Timer[3]_i_1_n_0\,
      D => \rWay4_Timer[2]_i_1_n_0\,
      PRE => iReset,
      Q => rWay4_Timer_reg(2)
    );
\rWay4_Timer_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => iSystemClock,
      CE => \rWay4_Timer[3]_i_1_n_0\,
      D => \rWay4_Timer[3]_i_2_n_0\,
      PRE => iReset,
      Q => rWay4_Timer_reg(3)
    );
\rWay5_Timer[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => p_14_in,
      I1 => \rWay7_Timer_reg[0]_1\(5),
      I2 => rWay5_Timer_reg(1),
      I3 => \^rway5_timer_reg[0]_0\(0),
      O => \rWay5_Timer[1]_i_1_n_0\
    );
\rWay5_Timer[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07707070"
    )
        port map (
      I0 => p_14_in,
      I1 => \rWay7_Timer_reg[0]_1\(5),
      I2 => rWay5_Timer_reg(2),
      I3 => rWay5_Timer_reg(1),
      I4 => \^rway5_timer_reg[0]_0\(0),
      O => \rWay5_Timer[2]_i_1_n_0\
    );
\rWay5_Timer[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFFFFFFFFFFFFF"
    )
        port map (
      I0 => p_14_in,
      I1 => \rWay7_Timer_reg[0]_1\(5),
      I2 => \^rway5_timer_reg[0]_0\(0),
      I3 => rWay5_Timer_reg(1),
      I4 => rWay5_Timer_reg(3),
      I5 => rWay5_Timer_reg(2),
      O => \rWay5_Timer[3]_i_1_n_0\
    );
\rWay5_Timer[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0770707070707070"
    )
        port map (
      I0 => p_14_in,
      I1 => \rWay7_Timer_reg[0]_1\(5),
      I2 => rWay5_Timer_reg(3),
      I3 => rWay5_Timer_reg(2),
      I4 => \^rway5_timer_reg[0]_0\(0),
      I5 => rWay5_Timer_reg(1),
      O => \rWay5_Timer[3]_i_2_n_0\
    );
\rWay5_Timer_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => \rWay5_Timer[3]_i_1_n_0\,
      CLR => iReset,
      D => \rWay5_Timer_reg[0]_1\(0),
      Q => \^rway5_timer_reg[0]_0\(0)
    );
\rWay5_Timer_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => iSystemClock,
      CE => \rWay5_Timer[3]_i_1_n_0\,
      D => \rWay5_Timer[1]_i_1_n_0\,
      PRE => iReset,
      Q => rWay5_Timer_reg(1)
    );
\rWay5_Timer_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => iSystemClock,
      CE => \rWay5_Timer[3]_i_1_n_0\,
      D => \rWay5_Timer[2]_i_1_n_0\,
      PRE => iReset,
      Q => rWay5_Timer_reg(2)
    );
\rWay5_Timer_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => iSystemClock,
      CE => \rWay5_Timer[3]_i_1_n_0\,
      D => \rWay5_Timer[3]_i_2_n_0\,
      PRE => iReset,
      Q => rWay5_Timer_reg(3)
    );
\rWay6_Timer[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => p_14_in,
      I1 => \rWay7_Timer_reg[0]_1\(6),
      I2 => rWay6_Timer_reg(1),
      I3 => \^rway6_timer_reg[0]_0\(0),
      O => \rWay6_Timer[1]_i_1_n_0\
    );
\rWay6_Timer[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07707070"
    )
        port map (
      I0 => p_14_in,
      I1 => \rWay7_Timer_reg[0]_1\(6),
      I2 => rWay6_Timer_reg(2),
      I3 => rWay6_Timer_reg(1),
      I4 => \^rway6_timer_reg[0]_0\(0),
      O => \rWay6_Timer[2]_i_1_n_0\
    );
\rWay6_Timer[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFFFFFFFFFFFFF"
    )
        port map (
      I0 => p_14_in,
      I1 => \rWay7_Timer_reg[0]_1\(6),
      I2 => \^rway6_timer_reg[0]_0\(0),
      I3 => rWay6_Timer_reg(1),
      I4 => rWay6_Timer_reg(3),
      I5 => rWay6_Timer_reg(2),
      O => \rWay6_Timer[3]_i_1_n_0\
    );
\rWay6_Timer[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0770707070707070"
    )
        port map (
      I0 => p_14_in,
      I1 => \rWay7_Timer_reg[0]_1\(6),
      I2 => rWay6_Timer_reg(3),
      I3 => rWay6_Timer_reg(2),
      I4 => \^rway6_timer_reg[0]_0\(0),
      I5 => rWay6_Timer_reg(1),
      O => \rWay6_Timer[3]_i_2_n_0\
    );
\rWay6_Timer_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => \rWay6_Timer[3]_i_1_n_0\,
      CLR => iReset,
      D => \rWay6_Timer_reg[0]_1\(0),
      Q => \^rway6_timer_reg[0]_0\(0)
    );
\rWay6_Timer_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => iSystemClock,
      CE => \rWay6_Timer[3]_i_1_n_0\,
      D => \rWay6_Timer[1]_i_1_n_0\,
      PRE => iReset,
      Q => rWay6_Timer_reg(1)
    );
\rWay6_Timer_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => iSystemClock,
      CE => \rWay6_Timer[3]_i_1_n_0\,
      D => \rWay6_Timer[2]_i_1_n_0\,
      PRE => iReset,
      Q => rWay6_Timer_reg(2)
    );
\rWay6_Timer_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => iSystemClock,
      CE => \rWay6_Timer[3]_i_1_n_0\,
      D => \rWay6_Timer[3]_i_2_n_0\,
      PRE => iReset,
      Q => rWay6_Timer_reg(3)
    );
\rWay7_Timer[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => p_14_in,
      I1 => \rWay7_Timer_reg[0]_1\(7),
      I2 => rWay7_Timer_reg(1),
      I3 => \^rway7_timer_reg[0]_0\(0),
      O => \rWay7_Timer[1]_i_1_n_0\
    );
\rWay7_Timer[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07707070"
    )
        port map (
      I0 => p_14_in,
      I1 => \rWay7_Timer_reg[0]_1\(7),
      I2 => rWay7_Timer_reg(2),
      I3 => rWay7_Timer_reg(1),
      I4 => \^rway7_timer_reg[0]_0\(0),
      O => \rWay7_Timer[2]_i_1_n_0\
    );
\rWay7_Timer[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFFFFFFFFFFFFF"
    )
        port map (
      I0 => p_14_in,
      I1 => \rWay7_Timer_reg[0]_1\(7),
      I2 => \^rway7_timer_reg[0]_0\(0),
      I3 => rWay7_Timer_reg(1),
      I4 => rWay7_Timer_reg(3),
      I5 => rWay7_Timer_reg(2),
      O => p_0_out
    );
\rWay7_Timer[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0770707070707070"
    )
        port map (
      I0 => p_14_in,
      I1 => \rWay7_Timer_reg[0]_1\(7),
      I2 => rWay7_Timer_reg(3),
      I3 => rWay7_Timer_reg(2),
      I4 => \^rway7_timer_reg[0]_0\(0),
      I5 => rWay7_Timer_reg(1),
      O => \rWay7_Timer[3]_i_2_n_0\
    );
\rWay7_Timer_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => p_0_out,
      CLR => iReset,
      D => \rWay7_Timer_reg[0]_2\(0),
      Q => \^rway7_timer_reg[0]_0\(0)
    );
\rWay7_Timer_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => iSystemClock,
      CE => p_0_out,
      D => \rWay7_Timer[1]_i_1_n_0\,
      PRE => iReset,
      Q => rWay7_Timer_reg(1)
    );
\rWay7_Timer_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => iSystemClock,
      CE => p_0_out,
      D => \rWay7_Timer[2]_i_1_n_0\,
      PRE => iReset,
      Q => rWay7_Timer_reg(2)
    );
\rWay7_Timer_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => iSystemClock,
      CE => p_0_out,
      D => \rWay7_Timer[3]_i_2_n_0\,
      PRE => iReset,
      Q => rWay7_Timer_reg(3)
    );
\rWorkingWay[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rmng_cur_state_reg[1]\(0),
      I1 => Q(0),
      O => \rTargetWay1B_reg[7]\(0)
    );
\rWorkingWay[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rmng_cur_state_reg[1]\(0),
      I1 => Q(1),
      O => \rTargetWay1B_reg[7]\(1)
    );
\rWorkingWay[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rmng_cur_state_reg[1]\(0),
      I1 => Q(2),
      O => \rTargetWay1B_reg[7]\(2)
    );
\rWorkingWay[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rmng_cur_state_reg[1]\(0),
      I1 => Q(3),
      O => \rTargetWay1B_reg[7]\(3)
    );
\rWorkingWay[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rmng_cur_state_reg[1]\(0),
      I1 => Q(4),
      O => \rTargetWay1B_reg[7]\(4)
    );
\rWorkingWay[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rmng_cur_state_reg[1]\(0),
      I1 => Q(5),
      O => \rTargetWay1B_reg[7]\(5)
    );
\rWorkingWay[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rmng_cur_state_reg[1]\(0),
      I1 => Q(6),
      O => \rTargetWay1B_reg[7]\(6)
    );
\rWorkingWay[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \rWorkingWay_reg[7]\,
      I1 => \^rmng_cur_state_reg[1]\(0),
      I2 => \blocking_CMD_manager/rMNG_nxt_state\(1),
      O => \rMNG_cur_state_reg[4]\(0)
    );
\rWorkingWay[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rmng_cur_state_reg[1]\(0),
      I1 => Q(7),
      O => \rTargetWay1B_reg[7]\(7)
    );
\r_N_i_cur_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \r_N_i_cur_state_reg[1]\,
      I1 => iOpcode(4),
      I2 => iOpcode(1),
      I3 => oCMDReady_0,
      I4 => wModuleTriggered1,
      I5 => \^wcmdvalid_bcmd\,
      O => \^wbcmdstartset\(3)
    );
\r_gFT_cur_state[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => iOpcode_1_sn_1,
      I1 => \rPM_NumOfData_reg[1]\(0),
      O => \r_gFT_cur_state_reg[1]\
    );
\r_pTF_cur_state[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => iOpcode_1_sn_1,
      I1 => \rParameter_reg[0]\(0),
      O => \r_pTF_cur_state_reg[1]\
    );
\r_pTF_cur_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFFFFFFFF"
    )
        port map (
      I0 => rPM_ReadReady_reg,
      I1 => iOpcode(1),
      I2 => iOpcode(2),
      I3 => oCMDReady_0,
      I4 => \^wcmdvalid_bcmd\,
      I5 => iOpcode(0),
      O => iOpcode_1_sn_1
    );
\r_sFT_cur_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFBFF"
    )
        port map (
      I0 => oCMDReady_0,
      I1 => iOpcode(5),
      I2 => iOpcode(4),
      I3 => \^wcmdvalid_bcmd\,
      I4 => \r_pTF_cur_state_reg[2]\,
      I5 => \r_pTF_cur_state_reg[2]_0\,
      O => \^rnandpoe_reg\
    );
\rbH_ZdCounter[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0116"
    )
        port map (
      I0 => \^rmng_cur_state_reg[1]\(0),
      I1 => \blocking_CMD_manager/rMNG_nxt_state\(1),
      I2 => \rbH_ZdCounter_reg[3]\(1),
      I3 => \rbH_ZdCounter_reg[3]\(0),
      O => E(0)
    );
\rbH_ZdCounter[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAAAE"
    )
        port map (
      I0 => rCMDBlocking_reg,
      I1 => \rMNG_cur_state_reg[2]\(0),
      I2 => \rMNG_cur_state_reg[2]_0\,
      I3 => \rMNG_cur_state_reg[2]_1\,
      I4 => \rMNG_cur_state[2]_i_2_n_0\,
      I5 => \rMNG_cur_state_reg[1]_2\,
      O => \blocking_CMD_manager/rMNG_nxt_state\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_v2nfc_0_2_NPM_Toggle_DO_tADL_DDR100 is
  port (
    rReady_reg_0 : out STD_LOGIC;
    rLastStep_reg_0 : out STD_LOGIC;
    wDO_PO_AddressLatchEnable : out STD_LOGIC_VECTOR ( 0 to 0 );
    wDO_DQSOutEnable : out STD_LOGIC;
    wDO_DQOutEnable : out STD_LOGIC;
    \FSM_onehot_rDTO_cur_state_reg[8]_0\ : out STD_LOGIC;
    wCALStart : out STD_LOGIC;
    \rPO_DQ_reg[24]_0\ : out STD_LOGIC;
    \rPO_DQ_reg[25]_0\ : out STD_LOGIC;
    \rPO_DQ_reg[26]_0\ : out STD_LOGIC;
    \rPO_DQ_reg[27]_0\ : out STD_LOGIC;
    \rPO_DQ_reg[28]_0\ : out STD_LOGIC;
    \rPO_DQ_reg[29]_0\ : out STD_LOGIC;
    \rPO_DQ_reg[30]_0\ : out STD_LOGIC;
    \rPO_DQ_reg[31]_0\ : out STD_LOGIC;
    wPM_WriteReady_PCG_PM : out STD_LOGIC;
    \rPCommand_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rPO_DQStrobe_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    wPO_DQ_PM_PHY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \rPO_ChipEnable_reg[15]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \rPO_WriteEnable_reg[3]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    iSystemClock : in STD_LOGIC;
    iReset : in STD_LOGIC;
    wPM_PCommandOption_PCG_PM : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rPM_CAData_reg[7]\ : in STD_LOGIC;
    \rPM_CAData_reg[7]_0\ : in STD_LOGIC;
    wPM_Ready_PCG_PM : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rPM_CAData_reg[7]_1\ : in STD_LOGIC;
    wMNC_N_init_PM_PCommand : in STD_LOGIC_VECTOR ( 0 to 0 );
    wPM_WriteData_PCG_PM : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wPM_WriteLast_PCG_PM : in STD_LOGIC;
    wPM_WriteValid_PCG_PM : in STD_LOGIC;
    wPM_PCommand_PCG_PM : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_rDTO_cur_state_reg[2]_0\ : in STD_LOGIC;
    wPM_TargetWay_PCG_PM : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wTM_PO_DQStrobe : in STD_LOGIC_VECTOR ( 0 to 0 );
    Inst_DQSOSERDES : in STD_LOGIC;
    \DQOSERDESBits[7].Inst_DQOSERDES\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \rPO_DQ_reg[31]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sys_top_v2nfc_0_2_NPM_Toggle_DO_tADL_DDR100 : entity is "NPM_Toggle_DO_tADL_DDR100";
end sys_top_v2nfc_0_2_NPM_Toggle_DO_tADL_DDR100;

architecture STRUCTURE of sys_top_v2nfc_0_2_NPM_Toggle_DO_tADL_DDR100 is
  signal \FSM_onehot_rDTO_cur_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rDTO_cur_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rDTO_cur_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rDTO_cur_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rDTO_cur_state[4]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rDTO_cur_state[4]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rDTO_cur_state[5]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rDTO_cur_state[6]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rDTO_cur_state[6]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rDTO_cur_state[7]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rDTO_cur_state[8]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rDTO_cur_state[8]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rDTO_cur_state[9]_i_1_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_rdto_cur_state_reg[8]_0\ : STD_LOGIC;
  signal \FSM_onehot_rDTO_cur_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_rDTO_cur_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_rDTO_cur_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_rDTO_cur_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_onehot_rDTO_cur_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \FSM_onehot_rDTO_cur_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_rDTO_cur_state_reg_n_0_[6]\ : STD_LOGIC;
  signal \FSM_onehot_rDTO_cur_state_reg_n_0_[7]\ : STD_LOGIC;
  signal \FSM_onehot_rDTO_cur_state_reg_n_0_[8]\ : STD_LOGIC;
  signal \FSM_onehot_rDTO_cur_state_reg_n_0_[9]\ : STD_LOGIC;
  signal rDQOutEnable : STD_LOGIC;
  signal rDQSOutEnable : STD_LOGIC;
  signal rDTOSubCounter : STD_LOGIC;
  signal \rDTOSubCounter[0]_i_1_n_0\ : STD_LOGIC;
  signal \rDTOSubCounter[1]_i_1_n_0\ : STD_LOGIC;
  signal \rDTOSubCounter[2]_i_1_n_0\ : STD_LOGIC;
  signal \rDTOSubCounter[3]_i_1_n_0\ : STD_LOGIC;
  signal \rDTOSubCounter[4]_i_2_n_0\ : STD_LOGIC;
  signal \rDTOSubCounter[4]_i_3_n_0\ : STD_LOGIC;
  signal \rDTOSubCounter[4]_i_4_n_0\ : STD_LOGIC;
  signal \rDTOSubCounter[4]_i_5_n_0\ : STD_LOGIC;
  signal \rDTOSubCounter[4]_i_6_n_0\ : STD_LOGIC;
  signal \rDTOSubCounter[4]_i_7_n_0\ : STD_LOGIC;
  signal \rDTOSubCounter_reg_n_0_[0]\ : STD_LOGIC;
  signal \rDTOSubCounter_reg_n_0_[1]\ : STD_LOGIC;
  signal \rDTOSubCounter_reg_n_0_[2]\ : STD_LOGIC;
  signal \rDTOSubCounter_reg_n_0_[3]\ : STD_LOGIC;
  signal \rDTOSubCounter_reg_n_0_[4]\ : STD_LOGIC;
  signal rLastStep : STD_LOGIC;
  signal rOption : STD_LOGIC;
  signal rOption_reg_n_0 : STD_LOGIC;
  signal rPO_AddressLatchEnable : STD_LOGIC_VECTOR ( 3 to 3 );
  signal rPO_ChipEnable : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal rPO_DQ : STD_LOGIC_VECTOR ( 31 downto 15 );
  signal \rPO_DQStrobe[4]_i_1_n_0\ : STD_LOGIC;
  signal \rPO_DQStrobe[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \rPO_DQStrobe[6]_i_1_n_0\ : STD_LOGIC;
  signal \rPO_DQStrobe[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \^rpo_dqstrobe_reg[7]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \rPO_DQ[0]_i_1_n_0\ : STD_LOGIC;
  signal \rPO_DQ[10]_i_1_n_0\ : STD_LOGIC;
  signal \rPO_DQ[11]_i_1_n_0\ : STD_LOGIC;
  signal \rPO_DQ[12]_i_1_n_0\ : STD_LOGIC;
  signal \rPO_DQ[13]_i_1_n_0\ : STD_LOGIC;
  signal \rPO_DQ[14]_i_1_n_0\ : STD_LOGIC;
  signal \rPO_DQ[15]_i_2_n_0\ : STD_LOGIC;
  signal \rPO_DQ[1]_i_1_n_0\ : STD_LOGIC;
  signal \rPO_DQ[2]_i_1_n_0\ : STD_LOGIC;
  signal \rPO_DQ[31]_i_3_n_0\ : STD_LOGIC;
  signal \rPO_DQ[31]_i_4_n_0\ : STD_LOGIC;
  signal \rPO_DQ[31]_i_5_n_0\ : STD_LOGIC;
  signal \rPO_DQ[31]_i_6_n_0\ : STD_LOGIC;
  signal \rPO_DQ[31]_i_7_n_0\ : STD_LOGIC;
  signal \rPO_DQ[31]_i_8_n_0\ : STD_LOGIC;
  signal \rPO_DQ[31]_i_9_n_0\ : STD_LOGIC;
  signal \rPO_DQ[3]_i_1_n_0\ : STD_LOGIC;
  signal \rPO_DQ[4]_i_1_n_0\ : STD_LOGIC;
  signal \rPO_DQ[5]_i_1_n_0\ : STD_LOGIC;
  signal \rPO_DQ[6]_i_1_n_0\ : STD_LOGIC;
  signal \rPO_DQ[7]_i_1_n_0\ : STD_LOGIC;
  signal \rPO_DQ[8]_i_1_n_0\ : STD_LOGIC;
  signal \rPO_DQ[9]_i_1_n_0\ : STD_LOGIC;
  signal rPO_WriteEnable : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rReady : STD_LOGIC;
  signal \rReady_i_1__0_n_0\ : STD_LOGIC;
  signal \^rready_reg_0\ : STD_LOGIC;
  signal rSFTStrobe : STD_LOGIC;
  signal rSFTStrobe_i_1_n_0 : STD_LOGIC;
  signal rSFTStrobe_reg_n_0 : STD_LOGIC;
  signal rStageFlag : STD_LOGIC;
  signal rStageFlag_i_3_n_0 : STD_LOGIC;
  signal rStageFlag_i_4_n_0 : STD_LOGIC;
  signal rStageFlag_i_6_n_0 : STD_LOGIC;
  signal rStageFlag_reg_n_0 : STD_LOGIC;
  signal wDO_PO_DQ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal wDO_PO_DQStrobe : STD_LOGIC_VECTOR ( 6 downto 4 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DQOSERDESBits[0].Inst_DQOSERDES_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \DQOSERDESBits[0].Inst_DQOSERDES_i_2\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \DQOSERDESBits[0].Inst_DQOSERDES_i_3\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \DQOSERDESBits[0].Inst_DQOSERDES_i_4\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \DQOSERDESBits[1].Inst_DQOSERDES_i_1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \DQOSERDESBits[1].Inst_DQOSERDES_i_2\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \DQOSERDESBits[1].Inst_DQOSERDES_i_3\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \DQOSERDESBits[1].Inst_DQOSERDES_i_4\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \DQOSERDESBits[2].Inst_DQOSERDES_i_1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \DQOSERDESBits[2].Inst_DQOSERDES_i_2\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \DQOSERDESBits[2].Inst_DQOSERDES_i_3\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \DQOSERDESBits[2].Inst_DQOSERDES_i_4\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \DQOSERDESBits[3].Inst_DQOSERDES_i_1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \DQOSERDESBits[3].Inst_DQOSERDES_i_2\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \DQOSERDESBits[3].Inst_DQOSERDES_i_3\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \DQOSERDESBits[3].Inst_DQOSERDES_i_4\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \DQOSERDESBits[4].Inst_DQOSERDES_i_1\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \DQOSERDESBits[4].Inst_DQOSERDES_i_2\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \DQOSERDESBits[4].Inst_DQOSERDES_i_3\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \DQOSERDESBits[4].Inst_DQOSERDES_i_4\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \DQOSERDESBits[5].Inst_DQOSERDES_i_1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \DQOSERDESBits[5].Inst_DQOSERDES_i_2\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \DQOSERDESBits[5].Inst_DQOSERDES_i_3\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \DQOSERDESBits[5].Inst_DQOSERDES_i_4\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \DQOSERDESBits[6].Inst_DQOSERDES_i_1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \DQOSERDESBits[6].Inst_DQOSERDES_i_2\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \DQOSERDESBits[6].Inst_DQOSERDES_i_3\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \DQOSERDESBits[6].Inst_DQOSERDES_i_4\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \DQOSERDESBits[7].Inst_DQOSERDES_i_1\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \DQOSERDESBits[7].Inst_DQOSERDES_i_2\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \DQOSERDESBits[7].Inst_DQOSERDES_i_3\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \DQOSERDESBits[7].Inst_DQOSERDES_i_4\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \FSM_onehot_rDTO_cur_state[1]_i_1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \FSM_onehot_rDTO_cur_state[2]_i_1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \FSM_onehot_rDTO_cur_state[3]_i_1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \FSM_onehot_rDTO_cur_state[4]_i_1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \FSM_onehot_rDTO_cur_state[4]_i_2\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \FSM_onehot_rDTO_cur_state[4]_i_3\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \FSM_onehot_rDTO_cur_state[8]_i_2\ : label is "soft_lutpair346";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rDTO_cur_state_reg[0]\ : label is "DTO_DQS01:0000000100,DTO_DQLST:0010000000,DTO_READY:0000000010,DTO_PAUSE:0000100000,DTO_WPRAM:0000010000,DTO_WPSA2:1000000000,DTO_RESET:0000000001,DTO_DQOUT:0001000000,DTO_DQS02:0000001000,DTO_WPSAM:0100000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rDTO_cur_state_reg[1]\ : label is "DTO_DQS01:0000000100,DTO_DQLST:0010000000,DTO_READY:0000000010,DTO_PAUSE:0000100000,DTO_WPRAM:0000010000,DTO_WPSA2:1000000000,DTO_RESET:0000000001,DTO_DQOUT:0001000000,DTO_DQS02:0000001000,DTO_WPSAM:0100000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rDTO_cur_state_reg[2]\ : label is "DTO_DQS01:0000000100,DTO_DQLST:0010000000,DTO_READY:0000000010,DTO_PAUSE:0000100000,DTO_WPRAM:0000010000,DTO_WPSA2:1000000000,DTO_RESET:0000000001,DTO_DQOUT:0001000000,DTO_DQS02:0000001000,DTO_WPSAM:0100000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rDTO_cur_state_reg[3]\ : label is "DTO_DQS01:0000000100,DTO_DQLST:0010000000,DTO_READY:0000000010,DTO_PAUSE:0000100000,DTO_WPRAM:0000010000,DTO_WPSA2:1000000000,DTO_RESET:0000000001,DTO_DQOUT:0001000000,DTO_DQS02:0000001000,DTO_WPSAM:0100000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rDTO_cur_state_reg[4]\ : label is "DTO_DQS01:0000000100,DTO_DQLST:0010000000,DTO_READY:0000000010,DTO_PAUSE:0000100000,DTO_WPRAM:0000010000,DTO_WPSA2:1000000000,DTO_RESET:0000000001,DTO_DQOUT:0001000000,DTO_DQS02:0000001000,DTO_WPSAM:0100000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rDTO_cur_state_reg[5]\ : label is "DTO_DQS01:0000000100,DTO_DQLST:0010000000,DTO_READY:0000000010,DTO_PAUSE:0000100000,DTO_WPRAM:0000010000,DTO_WPSA2:1000000000,DTO_RESET:0000000001,DTO_DQOUT:0001000000,DTO_DQS02:0000001000,DTO_WPSAM:0100000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rDTO_cur_state_reg[6]\ : label is "DTO_DQS01:0000000100,DTO_DQLST:0010000000,DTO_READY:0000000010,DTO_PAUSE:0000100000,DTO_WPRAM:0000010000,DTO_WPSA2:1000000000,DTO_RESET:0000000001,DTO_DQOUT:0001000000,DTO_DQS02:0000001000,DTO_WPSAM:0100000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rDTO_cur_state_reg[7]\ : label is "DTO_DQS01:0000000100,DTO_DQLST:0010000000,DTO_READY:0000000010,DTO_PAUSE:0000100000,DTO_WPRAM:0000010000,DTO_WPSA2:1000000000,DTO_RESET:0000000001,DTO_DQOUT:0001000000,DTO_DQS02:0000001000,DTO_WPSAM:0100000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rDTO_cur_state_reg[8]\ : label is "DTO_DQS01:0000000100,DTO_DQLST:0010000000,DTO_READY:0000000010,DTO_PAUSE:0000100000,DTO_WPRAM:0000010000,DTO_WPSA2:1000000000,DTO_RESET:0000000001,DTO_DQOUT:0001000000,DTO_DQS02:0000001000,DTO_WPSAM:0100000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rDTO_cur_state_reg[9]\ : label is "DTO_DQS01:0000000100,DTO_DQLST:0010000000,DTO_READY:0000000010,DTO_PAUSE:0000100000,DTO_WPRAM:0000010000,DTO_WPSA2:1000000000,DTO_RESET:0000000001,DTO_DQOUT:0001000000,DTO_DQS02:0000001000,DTO_WPSAM:0100000000";
  attribute SOFT_HLUTNM of \rDQSOutEnable_i_1__1\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \rDTOSubCounter[0]_i_1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \rDTOSubCounter[1]_i_1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \rDTOSubCounter[2]_i_1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \rDTOSubCounter[3]_i_1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \rDTOSubCounter[4]_i_3\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \rDTOSubCounter[4]_i_4\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \rDTOSubCounter[4]_i_6\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \rDTOSubCounter[4]_i_7\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \rLastStep_i_1__0\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of rOption_i_2 : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \rPO_AddressLatchEnable[3]_i_1__1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \rPO_ChipEnable[10]_i_1__2\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \rPO_ChipEnable[11]_i_1__2\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \rPO_ChipEnable[12]_i_1__2\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \rPO_ChipEnable[13]_i_1__2\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \rPO_ChipEnable[14]_i_1__2\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \rPO_ChipEnable[15]_i_1__2\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \rPO_ChipEnable[8]_i_1__2\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \rPO_DQStrobe[5]_i_1__0\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \rPO_DQStrobe[7]_i_1__0\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \rPO_DQ[10]_i_1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \rPO_DQ[11]_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \rPO_DQ[12]_i_1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \rPO_DQ[13]_i_1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \rPO_DQ[14]_i_1\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \rPO_DQ[15]_i_2\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \rPO_DQ[16]_i_2\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \rPO_DQ[17]_i_2\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \rPO_DQ[18]_i_2\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \rPO_DQ[19]_i_2\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \rPO_DQ[20]_i_2\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \rPO_DQ[21]_i_2\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \rPO_DQ[22]_i_2\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \rPO_DQ[23]_i_3\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \rPO_DQ[31]_i_6\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \rPO_DQ[31]_i_7\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \rPO_DQ[31]_i_8\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \rPO_DQ[31]_i_9\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \rPO_DQ[8]_i_1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \rPO_DQ[9]_i_1\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \rPO_WriteEnable[2]_i_1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \rPO_WriteEnable[3]_i_1__0\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of rSFTStrobe_i_1 : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of rStageFlag_i_2 : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of rStageFlag_i_3 : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of rStageFlag_i_5 : label is "soft_lutpair348";
begin
  \FSM_onehot_rDTO_cur_state_reg[8]_0\ <= \^fsm_onehot_rdto_cur_state_reg[8]_0\;
  \rPO_DQStrobe_reg[7]_0\(0) <= \^rpo_dqstrobe_reg[7]_0\(0);
  rReady_reg_0 <= \^rready_reg_0\;
\DQOSERDESBits[0].Inst_DQOSERDES_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => wDO_PO_DQ(24),
      I1 => Q(1),
      I2 => Q(2),
      I3 => \DQOSERDESBits[7].Inst_DQOSERDES\(0),
      O => wPO_DQ_PM_PHY(24)
    );
\DQOSERDESBits[0].Inst_DQOSERDES_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => wDO_PO_DQ(16),
      I1 => Q(1),
      I2 => Q(2),
      I3 => \DQOSERDESBits[7].Inst_DQOSERDES\(0),
      O => wPO_DQ_PM_PHY(16)
    );
\DQOSERDESBits[0].Inst_DQOSERDES_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => wDO_PO_DQ(8),
      I1 => Q(1),
      I2 => Q(2),
      I3 => \DQOSERDESBits[7].Inst_DQOSERDES\(0),
      O => wPO_DQ_PM_PHY(8)
    );
\DQOSERDESBits[0].Inst_DQOSERDES_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => wDO_PO_DQ(0),
      I1 => Q(1),
      I2 => Q(2),
      I3 => \DQOSERDESBits[7].Inst_DQOSERDES\(0),
      O => wPO_DQ_PM_PHY(0)
    );
\DQOSERDESBits[1].Inst_DQOSERDES_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => wDO_PO_DQ(25),
      I1 => Q(1),
      I2 => Q(2),
      I3 => \DQOSERDESBits[7].Inst_DQOSERDES\(1),
      O => wPO_DQ_PM_PHY(25)
    );
\DQOSERDESBits[1].Inst_DQOSERDES_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => wDO_PO_DQ(17),
      I1 => Q(1),
      I2 => Q(2),
      I3 => \DQOSERDESBits[7].Inst_DQOSERDES\(1),
      O => wPO_DQ_PM_PHY(17)
    );
\DQOSERDESBits[1].Inst_DQOSERDES_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => wDO_PO_DQ(9),
      I1 => Q(1),
      I2 => Q(2),
      I3 => \DQOSERDESBits[7].Inst_DQOSERDES\(1),
      O => wPO_DQ_PM_PHY(9)
    );
\DQOSERDESBits[1].Inst_DQOSERDES_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => wDO_PO_DQ(1),
      I1 => Q(1),
      I2 => Q(2),
      I3 => \DQOSERDESBits[7].Inst_DQOSERDES\(1),
      O => wPO_DQ_PM_PHY(1)
    );
\DQOSERDESBits[2].Inst_DQOSERDES_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => wDO_PO_DQ(26),
      I1 => Q(1),
      I2 => Q(2),
      I3 => \DQOSERDESBits[7].Inst_DQOSERDES\(2),
      O => wPO_DQ_PM_PHY(26)
    );
\DQOSERDESBits[2].Inst_DQOSERDES_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => wDO_PO_DQ(18),
      I1 => Q(1),
      I2 => Q(2),
      I3 => \DQOSERDESBits[7].Inst_DQOSERDES\(2),
      O => wPO_DQ_PM_PHY(18)
    );
\DQOSERDESBits[2].Inst_DQOSERDES_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => wDO_PO_DQ(10),
      I1 => Q(1),
      I2 => Q(2),
      I3 => \DQOSERDESBits[7].Inst_DQOSERDES\(2),
      O => wPO_DQ_PM_PHY(10)
    );
\DQOSERDESBits[2].Inst_DQOSERDES_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => wDO_PO_DQ(2),
      I1 => Q(1),
      I2 => Q(2),
      I3 => \DQOSERDESBits[7].Inst_DQOSERDES\(2),
      O => wPO_DQ_PM_PHY(2)
    );
\DQOSERDESBits[3].Inst_DQOSERDES_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => wDO_PO_DQ(27),
      I1 => Q(1),
      I2 => Q(2),
      I3 => \DQOSERDESBits[7].Inst_DQOSERDES\(3),
      O => wPO_DQ_PM_PHY(27)
    );
\DQOSERDESBits[3].Inst_DQOSERDES_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => wDO_PO_DQ(19),
      I1 => Q(1),
      I2 => Q(2),
      I3 => \DQOSERDESBits[7].Inst_DQOSERDES\(3),
      O => wPO_DQ_PM_PHY(19)
    );
\DQOSERDESBits[3].Inst_DQOSERDES_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => wDO_PO_DQ(11),
      I1 => Q(1),
      I2 => Q(2),
      I3 => \DQOSERDESBits[7].Inst_DQOSERDES\(3),
      O => wPO_DQ_PM_PHY(11)
    );
\DQOSERDESBits[3].Inst_DQOSERDES_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => wDO_PO_DQ(3),
      I1 => Q(1),
      I2 => Q(2),
      I3 => \DQOSERDESBits[7].Inst_DQOSERDES\(3),
      O => wPO_DQ_PM_PHY(3)
    );
\DQOSERDESBits[4].Inst_DQOSERDES_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => wDO_PO_DQ(28),
      I1 => Q(1),
      I2 => Q(2),
      I3 => \DQOSERDESBits[7].Inst_DQOSERDES\(4),
      O => wPO_DQ_PM_PHY(28)
    );
\DQOSERDESBits[4].Inst_DQOSERDES_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => wDO_PO_DQ(20),
      I1 => Q(1),
      I2 => Q(2),
      I3 => \DQOSERDESBits[7].Inst_DQOSERDES\(4),
      O => wPO_DQ_PM_PHY(20)
    );
\DQOSERDESBits[4].Inst_DQOSERDES_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => wDO_PO_DQ(12),
      I1 => Q(1),
      I2 => Q(2),
      I3 => \DQOSERDESBits[7].Inst_DQOSERDES\(4),
      O => wPO_DQ_PM_PHY(12)
    );
\DQOSERDESBits[4].Inst_DQOSERDES_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => wDO_PO_DQ(4),
      I1 => Q(1),
      I2 => Q(2),
      I3 => \DQOSERDESBits[7].Inst_DQOSERDES\(4),
      O => wPO_DQ_PM_PHY(4)
    );
\DQOSERDESBits[5].Inst_DQOSERDES_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => wDO_PO_DQ(29),
      I1 => Q(1),
      I2 => Q(2),
      I3 => \DQOSERDESBits[7].Inst_DQOSERDES\(5),
      O => wPO_DQ_PM_PHY(29)
    );
\DQOSERDESBits[5].Inst_DQOSERDES_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => wDO_PO_DQ(21),
      I1 => Q(1),
      I2 => Q(2),
      I3 => \DQOSERDESBits[7].Inst_DQOSERDES\(5),
      O => wPO_DQ_PM_PHY(21)
    );
\DQOSERDESBits[5].Inst_DQOSERDES_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => wDO_PO_DQ(13),
      I1 => Q(1),
      I2 => Q(2),
      I3 => \DQOSERDESBits[7].Inst_DQOSERDES\(5),
      O => wPO_DQ_PM_PHY(13)
    );
\DQOSERDESBits[5].Inst_DQOSERDES_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => wDO_PO_DQ(5),
      I1 => Q(1),
      I2 => Q(2),
      I3 => \DQOSERDESBits[7].Inst_DQOSERDES\(5),
      O => wPO_DQ_PM_PHY(5)
    );
\DQOSERDESBits[6].Inst_DQOSERDES_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => wDO_PO_DQ(30),
      I1 => Q(1),
      I2 => Q(2),
      I3 => \DQOSERDESBits[7].Inst_DQOSERDES\(6),
      O => wPO_DQ_PM_PHY(30)
    );
\DQOSERDESBits[6].Inst_DQOSERDES_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => wDO_PO_DQ(22),
      I1 => Q(1),
      I2 => Q(2),
      I3 => \DQOSERDESBits[7].Inst_DQOSERDES\(6),
      O => wPO_DQ_PM_PHY(22)
    );
\DQOSERDESBits[6].Inst_DQOSERDES_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => wDO_PO_DQ(14),
      I1 => Q(1),
      I2 => Q(2),
      I3 => \DQOSERDESBits[7].Inst_DQOSERDES\(6),
      O => wPO_DQ_PM_PHY(14)
    );
\DQOSERDESBits[6].Inst_DQOSERDES_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => wDO_PO_DQ(6),
      I1 => Q(1),
      I2 => Q(2),
      I3 => \DQOSERDESBits[7].Inst_DQOSERDES\(6),
      O => wPO_DQ_PM_PHY(6)
    );
\DQOSERDESBits[7].Inst_DQOSERDES_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => wDO_PO_DQ(31),
      I1 => Q(1),
      I2 => Q(2),
      I3 => \DQOSERDESBits[7].Inst_DQOSERDES\(7),
      O => wPO_DQ_PM_PHY(31)
    );
\DQOSERDESBits[7].Inst_DQOSERDES_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => wDO_PO_DQ(23),
      I1 => Q(1),
      I2 => Q(2),
      I3 => \DQOSERDESBits[7].Inst_DQOSERDES\(7),
      O => wPO_DQ_PM_PHY(23)
    );
\DQOSERDESBits[7].Inst_DQOSERDES_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => wDO_PO_DQ(15),
      I1 => Q(1),
      I2 => Q(2),
      I3 => \DQOSERDESBits[7].Inst_DQOSERDES\(7),
      O => wPO_DQ_PM_PHY(15)
    );
\DQOSERDESBits[7].Inst_DQOSERDES_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => wDO_PO_DQ(7),
      I1 => Q(1),
      I2 => Q(2),
      I3 => \DQOSERDESBits[7].Inst_DQOSERDES\(7),
      O => wPO_DQ_PM_PHY(7)
    );
\FSM_onehot_rDTO_cur_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7770"
    )
        port map (
      I0 => wPM_PCommand_PCG_PM(0),
      I1 => \FSM_onehot_rDTO_cur_state_reg[2]_0\,
      I2 => \FSM_onehot_rDTO_cur_state_reg_n_0_[9]\,
      I3 => \FSM_onehot_rDTO_cur_state_reg_n_0_[1]\,
      I4 => \FSM_onehot_rDTO_cur_state_reg_n_0_[0]\,
      O => \FSM_onehot_rDTO_cur_state[1]_i_1_n_0\
    );
\FSM_onehot_rDTO_cur_state[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => \FSM_onehot_rDTO_cur_state_reg_n_0_[1]\,
      I1 => \FSM_onehot_rDTO_cur_state_reg_n_0_[9]\,
      I2 => \FSM_onehot_rDTO_cur_state_reg[2]_0\,
      I3 => wPM_PCommand_PCG_PM(0),
      O => \FSM_onehot_rDTO_cur_state[2]_i_1_n_0\
    );
\FSM_onehot_rDTO_cur_state[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \FSM_onehot_rDTO_cur_state_reg_n_0_[3]\,
      I1 => \FSM_onehot_rDTO_cur_state[4]_i_2_n_0\,
      I2 => \FSM_onehot_rDTO_cur_state_reg_n_0_[2]\,
      O => \FSM_onehot_rDTO_cur_state[3]_i_1_n_0\
    );
\FSM_onehot_rDTO_cur_state[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \FSM_onehot_rDTO_cur_state[4]_i_2_n_0\,
      I1 => \FSM_onehot_rDTO_cur_state_reg_n_0_[3]\,
      I2 => \FSM_onehot_rDTO_cur_state_reg_n_0_[4]\,
      I3 => \FSM_onehot_rDTO_cur_state[4]_i_3_n_0\,
      O => \FSM_onehot_rDTO_cur_state[4]_i_1_n_0\
    );
\FSM_onehot_rDTO_cur_state[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDFFF"
    )
        port map (
      I0 => \rDTOSubCounter_reg_n_0_[4]\,
      I1 => \rDTOSubCounter_reg_n_0_[1]\,
      I2 => \rDTOSubCounter_reg_n_0_[0]\,
      I3 => \rDTOSubCounter_reg_n_0_[3]\,
      I4 => \rDTOSubCounter_reg_n_0_[2]\,
      O => \FSM_onehot_rDTO_cur_state[4]_i_2_n_0\
    );
\FSM_onehot_rDTO_cur_state[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \rDTOSubCounter_reg_n_0_[4]\,
      I1 => \rDTOSubCounter_reg_n_0_[2]\,
      I2 => \rDTOSubCounter_reg_n_0_[3]\,
      I3 => \rDTOSubCounter_reg_n_0_[1]\,
      I4 => \rDTOSubCounter_reg_n_0_[0]\,
      O => \FSM_onehot_rDTO_cur_state[4]_i_3_n_0\
    );
\FSM_onehot_rDTO_cur_state[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFF4"
    )
        port map (
      I0 => rStageFlag_reg_n_0,
      I1 => \FSM_onehot_rDTO_cur_state_reg_n_0_[6]\,
      I2 => \FSM_onehot_rDTO_cur_state_reg_n_0_[5]\,
      I3 => \FSM_onehot_rDTO_cur_state[6]_i_2_n_0\,
      I4 => wPM_WriteValid_PCG_PM,
      O => \FSM_onehot_rDTO_cur_state[5]_i_1_n_0\
    );
\FSM_onehot_rDTO_cur_state[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFFC0C0EAEEC0C0"
    )
        port map (
      I0 => \FSM_onehot_rDTO_cur_state[6]_i_2_n_0\,
      I1 => \FSM_onehot_rDTO_cur_state_reg_n_0_[6]\,
      I2 => rStageFlag_reg_n_0,
      I3 => wPM_WriteLast_PCG_PM,
      I4 => wPM_WriteValid_PCG_PM,
      I5 => \FSM_onehot_rDTO_cur_state_reg_n_0_[5]\,
      O => \FSM_onehot_rDTO_cur_state[6]_i_1_n_0\
    );
\FSM_onehot_rDTO_cur_state[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \rDTOSubCounter_reg_n_0_[0]\,
      I1 => \rDTOSubCounter_reg_n_0_[1]\,
      I2 => \rDTOSubCounter_reg_n_0_[4]\,
      I3 => \FSM_onehot_rDTO_cur_state_reg_n_0_[4]\,
      I4 => \rDTOSubCounter_reg_n_0_[3]\,
      I5 => \rDTOSubCounter_reg_n_0_[2]\,
      O => \FSM_onehot_rDTO_cur_state[6]_i_2_n_0\
    );
\FSM_onehot_rDTO_cur_state[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE000C000E000"
    )
        port map (
      I0 => \FSM_onehot_rDTO_cur_state_reg_n_0_[6]\,
      I1 => \FSM_onehot_rDTO_cur_state_reg_n_0_[5]\,
      I2 => wPM_WriteLast_PCG_PM,
      I3 => wPM_WriteValid_PCG_PM,
      I4 => rStageFlag_reg_n_0,
      I5 => \FSM_onehot_rDTO_cur_state_reg_n_0_[7]\,
      O => \FSM_onehot_rDTO_cur_state[7]_i_1_n_0\
    );
\FSM_onehot_rDTO_cur_state[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => rStageFlag_reg_n_0,
      I1 => \FSM_onehot_rDTO_cur_state_reg_n_0_[7]\,
      I2 => \FSM_onehot_rDTO_cur_state_reg_n_0_[8]\,
      I3 => \FSM_onehot_rDTO_cur_state[8]_i_2_n_0\,
      O => \FSM_onehot_rDTO_cur_state[8]_i_1_n_0\
    );
\FSM_onehot_rDTO_cur_state[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
        port map (
      I0 => \rDTOSubCounter_reg_n_0_[2]\,
      I1 => \rDTOSubCounter_reg_n_0_[4]\,
      I2 => \rDTOSubCounter_reg_n_0_[3]\,
      I3 => \rDTOSubCounter_reg_n_0_[1]\,
      I4 => \rDTOSubCounter_reg_n_0_[0]\,
      O => \FSM_onehot_rDTO_cur_state[8]_i_2_n_0\
    );
\FSM_onehot_rDTO_cur_state[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_onehot_rDTO_cur_state_reg_n_0_[8]\,
      I1 => \rDTOSubCounter_reg_n_0_[0]\,
      I2 => \rDTOSubCounter_reg_n_0_[1]\,
      I3 => \rDTOSubCounter_reg_n_0_[3]\,
      I4 => \rDTOSubCounter_reg_n_0_[4]\,
      I5 => \rDTOSubCounter_reg_n_0_[2]\,
      O => \FSM_onehot_rDTO_cur_state[9]_i_1_n_0\
    );
\FSM_onehot_rDTO_cur_state_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => iSystemClock,
      CE => '1',
      D => '0',
      PRE => iReset,
      Q => \FSM_onehot_rDTO_cur_state_reg_n_0_[0]\
    );
\FSM_onehot_rDTO_cur_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \FSM_onehot_rDTO_cur_state[1]_i_1_n_0\,
      Q => \FSM_onehot_rDTO_cur_state_reg_n_0_[1]\
    );
\FSM_onehot_rDTO_cur_state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \FSM_onehot_rDTO_cur_state[2]_i_1_n_0\,
      Q => \FSM_onehot_rDTO_cur_state_reg_n_0_[2]\
    );
\FSM_onehot_rDTO_cur_state_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \FSM_onehot_rDTO_cur_state[3]_i_1_n_0\,
      Q => \FSM_onehot_rDTO_cur_state_reg_n_0_[3]\
    );
\FSM_onehot_rDTO_cur_state_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \FSM_onehot_rDTO_cur_state[4]_i_1_n_0\,
      Q => \FSM_onehot_rDTO_cur_state_reg_n_0_[4]\
    );
\FSM_onehot_rDTO_cur_state_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \FSM_onehot_rDTO_cur_state[5]_i_1_n_0\,
      Q => \FSM_onehot_rDTO_cur_state_reg_n_0_[5]\
    );
\FSM_onehot_rDTO_cur_state_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \FSM_onehot_rDTO_cur_state[6]_i_1_n_0\,
      Q => \FSM_onehot_rDTO_cur_state_reg_n_0_[6]\
    );
\FSM_onehot_rDTO_cur_state_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \FSM_onehot_rDTO_cur_state[7]_i_1_n_0\,
      Q => \FSM_onehot_rDTO_cur_state_reg_n_0_[7]\
    );
\FSM_onehot_rDTO_cur_state_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \FSM_onehot_rDTO_cur_state[8]_i_1_n_0\,
      Q => \FSM_onehot_rDTO_cur_state_reg_n_0_[8]\
    );
\FSM_onehot_rDTO_cur_state_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \FSM_onehot_rDTO_cur_state[9]_i_1_n_0\,
      Q => \FSM_onehot_rDTO_cur_state_reg_n_0_[9]\
    );
Inst_DQSOSERDES_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000051404040"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => \^rpo_dqstrobe_reg[7]_0\(0),
      I3 => Q(0),
      I4 => wTM_PO_DQStrobe(0),
      I5 => Q(3),
      O => \rPCommand_reg[3]\(3)
    );
Inst_DQSOSERDES_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0203020002000200"
    )
        port map (
      I0 => wDO_PO_DQStrobe(6),
      I1 => Q(2),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(0),
      I5 => wTM_PO_DQStrobe(0),
      O => \rPCommand_reg[3]\(2)
    );
Inst_DQSOSERDES_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0020"
    )
        port map (
      I0 => wDO_PO_DQStrobe(5),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(3),
      I4 => Inst_DQSOSERDES,
      O => \rPCommand_reg[3]\(1)
    );
Inst_DQSOSERDES_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0020"
    )
        port map (
      I0 => wDO_PO_DQStrobe(4),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(3),
      I4 => Inst_DQSOSERDES,
      O => \rPCommand_reg[3]\(0)
    );
oWriteReady_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => \rDTOSubCounter_reg_n_0_[0]\,
      I1 => \rDTOSubCounter_reg_n_0_[1]\,
      I2 => \rDTOSubCounter_reg_n_0_[3]\,
      I3 => \rDTOSubCounter_reg_n_0_[2]\,
      I4 => \rDTOSubCounter_reg_n_0_[4]\,
      I5 => rStageFlag_reg_n_0,
      O => wPM_WriteReady_PCG_PM
    );
\rDQOutEnable_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF0000BBAB"
    )
        port map (
      I0 => \rDTOSubCounter[4]_i_4_n_0\,
      I1 => \FSM_onehot_rDTO_cur_state_reg_n_0_[8]\,
      I2 => \FSM_onehot_rDTO_cur_state_reg_n_0_[7]\,
      I3 => rStageFlag_reg_n_0,
      I4 => \FSM_onehot_rDTO_cur_state[1]_i_1_n_0\,
      I5 => \FSM_onehot_rDTO_cur_state[3]_i_1_n_0\,
      O => rDQOutEnable
    );
rDQOutEnable_reg: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rReady,
      CLR => iReset,
      D => rDQOutEnable,
      Q => wDO_DQOutEnable
    );
\rDQSOutEnable_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D08"
    )
        port map (
      I0 => \FSM_onehot_rDTO_cur_state[2]_i_1_n_0\,
      I1 => wPM_PCommandOption_PCG_PM(0),
      I2 => \FSM_onehot_rDTO_cur_state[1]_i_1_n_0\,
      I3 => rOption_reg_n_0,
      O => rDQSOutEnable
    );
rDQSOutEnable_reg: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rReady,
      CLR => iReset,
      D => rDQSOutEnable,
      Q => wDO_DQSOutEnable
    );
\rDTOSubCounter[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rDTOSubCounter[4]_i_6_n_0\,
      I1 => \rDTOSubCounter_reg_n_0_[0]\,
      O => \rDTOSubCounter[0]_i_1_n_0\
    );
\rDTOSubCounter[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \rDTOSubCounter_reg_n_0_[1]\,
      I1 => \rDTOSubCounter_reg_n_0_[0]\,
      I2 => \rDTOSubCounter[4]_i_6_n_0\,
      O => \rDTOSubCounter[1]_i_1_n_0\
    );
\rDTOSubCounter[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \rDTOSubCounter[4]_i_6_n_0\,
      I1 => \rDTOSubCounter_reg_n_0_[0]\,
      I2 => \rDTOSubCounter_reg_n_0_[1]\,
      I3 => \rDTOSubCounter_reg_n_0_[2]\,
      O => \rDTOSubCounter[2]_i_1_n_0\
    );
\rDTOSubCounter[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F800000"
    )
        port map (
      I0 => \rDTOSubCounter_reg_n_0_[0]\,
      I1 => \rDTOSubCounter_reg_n_0_[1]\,
      I2 => \rDTOSubCounter_reg_n_0_[2]\,
      I3 => \rDTOSubCounter_reg_n_0_[3]\,
      I4 => \rDTOSubCounter[4]_i_6_n_0\,
      O => \rDTOSubCounter[3]_i_1_n_0\
    );
\rDTOSubCounter[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAABA"
    )
        port map (
      I0 => rStageFlag_i_4_n_0,
      I1 => \rPO_DQStrobe[4]_i_1_n_0\,
      I2 => \rDTOSubCounter[4]_i_3_n_0\,
      I3 => \rDTOSubCounter[4]_i_4_n_0\,
      I4 => \rDTOSubCounter[4]_i_5_n_0\,
      O => rDTOSubCounter
    );
\rDTOSubCounter[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \rDTOSubCounter[4]_i_6_n_0\,
      I1 => \rDTOSubCounter_reg_n_0_[1]\,
      I2 => \rDTOSubCounter_reg_n_0_[0]\,
      I3 => \rDTOSubCounter_reg_n_0_[2]\,
      I4 => \rDTOSubCounter_reg_n_0_[3]\,
      I5 => \rDTOSubCounter_reg_n_0_[4]\,
      O => \rDTOSubCounter[4]_i_2_n_0\
    );
\rDTOSubCounter[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => rStageFlag_reg_n_0,
      I1 => \FSM_onehot_rDTO_cur_state_reg_n_0_[7]\,
      I2 => \FSM_onehot_rDTO_cur_state_reg_n_0_[8]\,
      O => \rDTOSubCounter[4]_i_3_n_0\
    );
\rDTOSubCounter[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \FSM_onehot_rDTO_cur_state[5]_i_1_n_0\,
      I1 => \FSM_onehot_rDTO_cur_state[4]_i_1_n_0\,
      I2 => \FSM_onehot_rDTO_cur_state[6]_i_1_n_0\,
      O => \rDTOSubCounter[4]_i_4_n_0\
    );
\rDTOSubCounter[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => \rDTOSubCounter_reg_n_0_[2]\,
      I1 => \rDTOSubCounter_reg_n_0_[4]\,
      I2 => \rDTOSubCounter_reg_n_0_[3]\,
      I3 => \rDTOSubCounter[4]_i_7_n_0\,
      I4 => \FSM_onehot_rDTO_cur_state_reg_n_0_[8]\,
      I5 => \FSM_onehot_rDTO_cur_state[7]_i_1_n_0\,
      O => \rDTOSubCounter[4]_i_5_n_0\
    );
\rDTOSubCounter[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF4"
    )
        port map (
      I0 => rStageFlag_reg_n_0,
      I1 => \FSM_onehot_rDTO_cur_state_reg_n_0_[7]\,
      I2 => \FSM_onehot_rDTO_cur_state_reg_n_0_[8]\,
      I3 => \rDTOSubCounter[4]_i_4_n_0\,
      I4 => \FSM_onehot_rDTO_cur_state[3]_i_1_n_0\,
      O => \rDTOSubCounter[4]_i_6_n_0\
    );
\rDTOSubCounter[4]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \rDTOSubCounter_reg_n_0_[1]\,
      I1 => \rDTOSubCounter_reg_n_0_[0]\,
      O => \rDTOSubCounter[4]_i_7_n_0\
    );
\rDTOSubCounter_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rDTOSubCounter,
      CLR => iReset,
      D => \rDTOSubCounter[0]_i_1_n_0\,
      Q => \rDTOSubCounter_reg_n_0_[0]\
    );
\rDTOSubCounter_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rDTOSubCounter,
      CLR => iReset,
      D => \rDTOSubCounter[1]_i_1_n_0\,
      Q => \rDTOSubCounter_reg_n_0_[1]\
    );
\rDTOSubCounter_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rDTOSubCounter,
      CLR => iReset,
      D => \rDTOSubCounter[2]_i_1_n_0\,
      Q => \rDTOSubCounter_reg_n_0_[2]\
    );
\rDTOSubCounter_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rDTOSubCounter,
      CLR => iReset,
      D => \rDTOSubCounter[3]_i_1_n_0\,
      Q => \rDTOSubCounter_reg_n_0_[3]\
    );
\rDTOSubCounter_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rDTOSubCounter,
      CLR => iReset,
      D => \rDTOSubCounter[4]_i_2_n_0\,
      Q => \rDTOSubCounter_reg_n_0_[4]\
    );
\rLastStep_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88A8"
    )
        port map (
      I0 => \rDTOSubCounter[4]_i_5_n_0\,
      I1 => \FSM_onehot_rDTO_cur_state_reg_n_0_[8]\,
      I2 => \FSM_onehot_rDTO_cur_state_reg_n_0_[7]\,
      I3 => rStageFlag_reg_n_0,
      O => rLastStep
    );
rLastStep_reg: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rReady,
      CLR => iReset,
      D => rLastStep,
      Q => rLastStep_reg_0
    );
\rOption_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010100"
    )
        port map (
      I0 => \rDTOSubCounter[4]_i_4_n_0\,
      I1 => rStageFlag_i_3_n_0,
      I2 => \FSM_onehot_rDTO_cur_state[3]_i_1_n_0\,
      I3 => \FSM_onehot_rDTO_cur_state[2]_i_1_n_0\,
      I4 => \FSM_onehot_rDTO_cur_state[1]_i_1_n_0\,
      O => rSFTStrobe
    );
rOption_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_rDTO_cur_state[2]_i_1_n_0\,
      I1 => wPM_PCommandOption_PCG_PM(0),
      O => rOption
    );
rOption_reg: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rSFTStrobe,
      CLR => iReset,
      D => rOption,
      Q => rOption_reg_n_0
    );
\rPO_AddressLatchEnable[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEAEAAA"
    )
        port map (
      I0 => \FSM_onehot_rDTO_cur_state[3]_i_1_n_0\,
      I1 => wPM_PCommand_PCG_PM(0),
      I2 => \FSM_onehot_rDTO_cur_state_reg[2]_0\,
      I3 => \FSM_onehot_rDTO_cur_state_reg_n_0_[9]\,
      I4 => \FSM_onehot_rDTO_cur_state_reg_n_0_[1]\,
      O => rPO_AddressLatchEnable(3)
    );
\rPO_AddressLatchEnable_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rReady,
      CLR => iReset,
      D => rPO_AddressLatchEnable(3),
      Q => wDO_PO_AddressLatchEnable(0)
    );
\rPO_ChipEnable[10]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_rDTO_cur_state[2]_i_1_n_0\,
      I1 => wPM_TargetWay_PCG_PM(2),
      O => rPO_ChipEnable(10)
    );
\rPO_ChipEnable[11]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_rDTO_cur_state[2]_i_1_n_0\,
      I1 => wPM_TargetWay_PCG_PM(3),
      O => rPO_ChipEnable(11)
    );
\rPO_ChipEnable[12]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_rDTO_cur_state[2]_i_1_n_0\,
      I1 => wPM_TargetWay_PCG_PM(4),
      O => rPO_ChipEnable(12)
    );
\rPO_ChipEnable[13]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_rDTO_cur_state[2]_i_1_n_0\,
      I1 => wPM_TargetWay_PCG_PM(5),
      O => rPO_ChipEnable(13)
    );
\rPO_ChipEnable[14]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_rDTO_cur_state[2]_i_1_n_0\,
      I1 => wPM_TargetWay_PCG_PM(6),
      O => rPO_ChipEnable(14)
    );
\rPO_ChipEnable[15]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_rDTO_cur_state[2]_i_1_n_0\,
      I1 => wPM_TargetWay_PCG_PM(7),
      O => rPO_ChipEnable(15)
    );
\rPO_ChipEnable[8]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_rDTO_cur_state[2]_i_1_n_0\,
      I1 => wPM_TargetWay_PCG_PM(0),
      O => rPO_ChipEnable(8)
    );
\rPO_ChipEnable[9]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_rDTO_cur_state[2]_i_1_n_0\,
      I1 => wPM_TargetWay_PCG_PM(1),
      O => rPO_ChipEnable(9)
    );
\rPO_ChipEnable_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rSFTStrobe,
      CLR => iReset,
      D => rPO_ChipEnable(10),
      Q => \rPO_ChipEnable_reg[15]_0\(2)
    );
\rPO_ChipEnable_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rSFTStrobe,
      CLR => iReset,
      D => rPO_ChipEnable(11),
      Q => \rPO_ChipEnable_reg[15]_0\(3)
    );
\rPO_ChipEnable_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rSFTStrobe,
      CLR => iReset,
      D => rPO_ChipEnable(12),
      Q => \rPO_ChipEnable_reg[15]_0\(4)
    );
\rPO_ChipEnable_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rSFTStrobe,
      CLR => iReset,
      D => rPO_ChipEnable(13),
      Q => \rPO_ChipEnable_reg[15]_0\(5)
    );
\rPO_ChipEnable_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rSFTStrobe,
      CLR => iReset,
      D => rPO_ChipEnable(14),
      Q => \rPO_ChipEnable_reg[15]_0\(6)
    );
\rPO_ChipEnable_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rSFTStrobe,
      CLR => iReset,
      D => rPO_ChipEnable(15),
      Q => \rPO_ChipEnable_reg[15]_0\(7)
    );
\rPO_ChipEnable_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rSFTStrobe,
      CLR => iReset,
      D => rPO_ChipEnable(8),
      Q => \rPO_ChipEnable_reg[15]_0\(0)
    );
\rPO_ChipEnable_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rSFTStrobe,
      CLR => iReset,
      D => rPO_ChipEnable(9),
      Q => \rPO_ChipEnable_reg[15]_0\(1)
    );
\rPO_DQStrobe[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \FSM_onehot_rDTO_cur_state[3]_i_1_n_0\,
      I1 => \FSM_onehot_rDTO_cur_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_rDTO_cur_state_reg_n_0_[1]\,
      I3 => \FSM_onehot_rDTO_cur_state_reg_n_0_[9]\,
      O => \rPO_DQStrobe[4]_i_1_n_0\
    );
\rPO_DQStrobe[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C4"
    )
        port map (
      I0 => rSFTStrobe_reg_n_0,
      I1 => \rPO_DQStrobe[6]_i_1_n_0\,
      I2 => \rPO_DQStrobe[4]_i_1_n_0\,
      O => \rPO_DQStrobe[5]_i_1__0_n_0\
    );
\rPO_DQStrobe[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFEFEFEFF"
    )
        port map (
      I0 => \FSM_onehot_rDTO_cur_state[3]_i_1_n_0\,
      I1 => \FSM_onehot_rDTO_cur_state[2]_i_1_n_0\,
      I2 => \FSM_onehot_rDTO_cur_state[6]_i_1_n_0\,
      I3 => \rDTOSubCounter[4]_i_3_n_0\,
      I4 => \FSM_onehot_rDTO_cur_state[5]_i_1_n_0\,
      I5 => \FSM_onehot_rDTO_cur_state[4]_i_1_n_0\,
      O => \rPO_DQStrobe[6]_i_1_n_0\
    );
\rPO_DQStrobe[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => rSFTStrobe_reg_n_0,
      I1 => \rPO_DQStrobe[6]_i_1_n_0\,
      I2 => \rPO_DQStrobe[4]_i_1_n_0\,
      O => \rPO_DQStrobe[7]_i_1__0_n_0\
    );
\rPO_DQStrobe_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => iSystemClock,
      CE => rReady,
      D => \rPO_DQStrobe[4]_i_1_n_0\,
      PRE => iReset,
      Q => wDO_PO_DQStrobe(4)
    );
\rPO_DQStrobe_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => iSystemClock,
      CE => rReady,
      D => \rPO_DQStrobe[5]_i_1__0_n_0\,
      PRE => iReset,
      Q => wDO_PO_DQStrobe(5)
    );
\rPO_DQStrobe_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => iSystemClock,
      CE => rReady,
      D => \rPO_DQStrobe[6]_i_1_n_0\,
      PRE => iReset,
      Q => wDO_PO_DQStrobe(6)
    );
\rPO_DQStrobe_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => iSystemClock,
      CE => rReady,
      D => \rPO_DQStrobe[7]_i_1__0_n_0\,
      PRE => iReset,
      Q => \^rpo_dqstrobe_reg[7]_0\(0)
    );
\rPO_DQ[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF888888F8F88888"
    )
        port map (
      I0 => wDO_PO_DQ(24),
      I1 => \FSM_onehot_rDTO_cur_state[5]_i_1_n_0\,
      I2 => wPM_WriteData_PCG_PM(0),
      I3 => wDO_PO_DQ(16),
      I4 => \^fsm_onehot_rdto_cur_state_reg[8]_0\,
      I5 => rStageFlag_reg_n_0,
      O => \rPO_DQ[0]_i_1_n_0\
    );
\rPO_DQ[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CECCCA00"
    )
        port map (
      I0 => wPM_WriteData_PCG_PM(10),
      I1 => wDO_PO_DQ(26),
      I2 => rStageFlag_reg_n_0,
      I3 => \^fsm_onehot_rdto_cur_state_reg[8]_0\,
      I4 => \FSM_onehot_rDTO_cur_state[5]_i_1_n_0\,
      O => \rPO_DQ[10]_i_1_n_0\
    );
\rPO_DQ[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CECCCA00"
    )
        port map (
      I0 => wPM_WriteData_PCG_PM(11),
      I1 => wDO_PO_DQ(27),
      I2 => rStageFlag_reg_n_0,
      I3 => \^fsm_onehot_rdto_cur_state_reg[8]_0\,
      I4 => \FSM_onehot_rDTO_cur_state[5]_i_1_n_0\,
      O => \rPO_DQ[11]_i_1_n_0\
    );
\rPO_DQ[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CECCCA00"
    )
        port map (
      I0 => wPM_WriteData_PCG_PM(12),
      I1 => wDO_PO_DQ(28),
      I2 => rStageFlag_reg_n_0,
      I3 => \^fsm_onehot_rdto_cur_state_reg[8]_0\,
      I4 => \FSM_onehot_rDTO_cur_state[5]_i_1_n_0\,
      O => \rPO_DQ[12]_i_1_n_0\
    );
\rPO_DQ[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CECCCA00"
    )
        port map (
      I0 => wPM_WriteData_PCG_PM(13),
      I1 => wDO_PO_DQ(29),
      I2 => rStageFlag_reg_n_0,
      I3 => \^fsm_onehot_rdto_cur_state_reg[8]_0\,
      I4 => \FSM_onehot_rDTO_cur_state[5]_i_1_n_0\,
      O => \rPO_DQ[13]_i_1_n_0\
    );
\rPO_DQ[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CECCCA00"
    )
        port map (
      I0 => wPM_WriteData_PCG_PM(14),
      I1 => wDO_PO_DQ(30),
      I2 => rStageFlag_reg_n_0,
      I3 => \^fsm_onehot_rdto_cur_state_reg[8]_0\,
      I4 => \FSM_onehot_rDTO_cur_state[5]_i_1_n_0\,
      O => \rPO_DQ[14]_i_1_n_0\
    );
\rPO_DQ[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rPO_DQ[31]_i_4_n_0\,
      I1 => \rPO_DQ[31]_i_3_n_0\,
      O => rPO_DQ(15)
    );
\rPO_DQ[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CECCCA00"
    )
        port map (
      I0 => wPM_WriteData_PCG_PM(15),
      I1 => wDO_PO_DQ(31),
      I2 => rStageFlag_reg_n_0,
      I3 => \^fsm_onehot_rdto_cur_state_reg[8]_0\,
      I4 => \FSM_onehot_rDTO_cur_state[5]_i_1_n_0\,
      O => \rPO_DQ[15]_i_2_n_0\
    );
\rPO_DQ[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wDO_PO_DQ(24),
      I1 => \FSM_onehot_rDTO_cur_state[5]_i_1_n_0\,
      O => \rPO_DQ_reg[24]_0\
    );
\rPO_DQ[17]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wDO_PO_DQ(25),
      I1 => \FSM_onehot_rDTO_cur_state[5]_i_1_n_0\,
      O => \rPO_DQ_reg[25]_0\
    );
\rPO_DQ[18]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wDO_PO_DQ(26),
      I1 => \FSM_onehot_rDTO_cur_state[5]_i_1_n_0\,
      O => \rPO_DQ_reg[26]_0\
    );
\rPO_DQ[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wDO_PO_DQ(27),
      I1 => \FSM_onehot_rDTO_cur_state[5]_i_1_n_0\,
      O => \rPO_DQ_reg[27]_0\
    );
\rPO_DQ[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF888888F8F88888"
    )
        port map (
      I0 => wDO_PO_DQ(25),
      I1 => \FSM_onehot_rDTO_cur_state[5]_i_1_n_0\,
      I2 => wPM_WriteData_PCG_PM(1),
      I3 => wDO_PO_DQ(17),
      I4 => \^fsm_onehot_rdto_cur_state_reg[8]_0\,
      I5 => rStageFlag_reg_n_0,
      O => \rPO_DQ[1]_i_1_n_0\
    );
\rPO_DQ[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wDO_PO_DQ(28),
      I1 => \FSM_onehot_rDTO_cur_state[5]_i_1_n_0\,
      O => \rPO_DQ_reg[28]_0\
    );
\rPO_DQ[21]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wDO_PO_DQ(29),
      I1 => \FSM_onehot_rDTO_cur_state[5]_i_1_n_0\,
      O => \rPO_DQ_reg[29]_0\
    );
\rPO_DQ[22]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wDO_PO_DQ(30),
      I1 => \FSM_onehot_rDTO_cur_state[5]_i_1_n_0\,
      O => \rPO_DQ_reg[30]_0\
    );
\rPO_DQ[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => rStageFlag_reg_n_0,
      I1 => \rPO_DQ[31]_i_3_n_0\,
      I2 => \rPO_DQ[31]_i_4_n_0\,
      O => rPO_DQ(23)
    );
\rPO_DQ[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wDO_PO_DQ(31),
      I1 => \FSM_onehot_rDTO_cur_state[5]_i_1_n_0\,
      O => \rPO_DQ_reg[31]_0\
    );
\rPO_DQ[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF888888F8F88888"
    )
        port map (
      I0 => wDO_PO_DQ(26),
      I1 => \FSM_onehot_rDTO_cur_state[5]_i_1_n_0\,
      I2 => wPM_WriteData_PCG_PM(2),
      I3 => wDO_PO_DQ(18),
      I4 => \^fsm_onehot_rdto_cur_state_reg[8]_0\,
      I5 => rStageFlag_reg_n_0,
      O => \rPO_DQ[2]_i_1_n_0\
    );
\rPO_DQ[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"34"
    )
        port map (
      I0 => rStageFlag_reg_n_0,
      I1 => \rPO_DQ[31]_i_3_n_0\,
      I2 => \rPO_DQ[31]_i_4_n_0\,
      O => rPO_DQ(31)
    );
\rPO_DQ[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010004"
    )
        port map (
      I0 => \rPO_DQStrobe[4]_i_1_n_0\,
      I1 => \rDTOSubCounter[4]_i_5_n_0\,
      I2 => \rDTOSubCounter[4]_i_3_n_0\,
      I3 => \FSM_onehot_rDTO_cur_state[4]_i_1_n_0\,
      I4 => \FSM_onehot_rDTO_cur_state[5]_i_1_n_0\,
      I5 => \FSM_onehot_rDTO_cur_state[6]_i_1_n_0\,
      O => \rPO_DQ[31]_i_3_n_0\
    );
\rPO_DQ[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888A88888FFFF"
    )
        port map (
      I0 => rStageFlag_i_6_n_0,
      I1 => \rPO_DQ[31]_i_5_n_0\,
      I2 => \FSM_onehot_rDTO_cur_state[5]_i_1_n_0\,
      I3 => \FSM_onehot_rDTO_cur_state[4]_i_1_n_0\,
      I4 => \rPO_DQStrobe[4]_i_1_n_0\,
      I5 => \rPO_DQ[31]_i_6_n_0\,
      O => \rPO_DQ[31]_i_4_n_0\
    );
\rPO_DQ[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAFF2AAAAA00"
    )
        port map (
      I0 => \rPO_DQ[31]_i_7_n_0\,
      I1 => wPM_PCommand_PCG_PM(0),
      I2 => \FSM_onehot_rDTO_cur_state_reg[2]_0\,
      I3 => \rPO_DQ[31]_i_8_n_0\,
      I4 => \FSM_onehot_rDTO_cur_state_reg_n_0_[0]\,
      I5 => \rPO_DQ[31]_i_9_n_0\,
      O => \rPO_DQ[31]_i_5_n_0\
    );
\rPO_DQ[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBAB"
    )
        port map (
      I0 => \rDTOSubCounter[4]_i_4_n_0\,
      I1 => \FSM_onehot_rDTO_cur_state_reg_n_0_[8]\,
      I2 => \FSM_onehot_rDTO_cur_state_reg_n_0_[7]\,
      I3 => rStageFlag_reg_n_0,
      O => \rPO_DQ[31]_i_6_n_0\
    );
\rPO_DQ[31]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \FSM_onehot_rDTO_cur_state[5]_i_1_n_0\,
      I1 => \FSM_onehot_rDTO_cur_state[4]_i_1_n_0\,
      I2 => \FSM_onehot_rDTO_cur_state[3]_i_1_n_0\,
      O => \rPO_DQ[31]_i_7_n_0\
    );
\rPO_DQ[31]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_rDTO_cur_state_reg_n_0_[9]\,
      I1 => \FSM_onehot_rDTO_cur_state_reg_n_0_[1]\,
      O => \rPO_DQ[31]_i_8_n_0\
    );
\rPO_DQ[31]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => \FSM_onehot_rDTO_cur_state[5]_i_1_n_0\,
      I1 => \FSM_onehot_rDTO_cur_state[4]_i_1_n_0\,
      I2 => \FSM_onehot_rDTO_cur_state[3]_i_1_n_0\,
      O => \rPO_DQ[31]_i_9_n_0\
    );
\rPO_DQ[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF888888F8F88888"
    )
        port map (
      I0 => wDO_PO_DQ(27),
      I1 => \FSM_onehot_rDTO_cur_state[5]_i_1_n_0\,
      I2 => wPM_WriteData_PCG_PM(3),
      I3 => wDO_PO_DQ(19),
      I4 => \^fsm_onehot_rdto_cur_state_reg[8]_0\,
      I5 => rStageFlag_reg_n_0,
      O => \rPO_DQ[3]_i_1_n_0\
    );
\rPO_DQ[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF888888F8F88888"
    )
        port map (
      I0 => wDO_PO_DQ(28),
      I1 => \FSM_onehot_rDTO_cur_state[5]_i_1_n_0\,
      I2 => wPM_WriteData_PCG_PM(4),
      I3 => wDO_PO_DQ(20),
      I4 => \^fsm_onehot_rdto_cur_state_reg[8]_0\,
      I5 => rStageFlag_reg_n_0,
      O => \rPO_DQ[4]_i_1_n_0\
    );
\rPO_DQ[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF888888F8F88888"
    )
        port map (
      I0 => wDO_PO_DQ(29),
      I1 => \FSM_onehot_rDTO_cur_state[5]_i_1_n_0\,
      I2 => wPM_WriteData_PCG_PM(5),
      I3 => wDO_PO_DQ(21),
      I4 => \^fsm_onehot_rdto_cur_state_reg[8]_0\,
      I5 => rStageFlag_reg_n_0,
      O => \rPO_DQ[5]_i_1_n_0\
    );
\rPO_DQ[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF888888F8F88888"
    )
        port map (
      I0 => wDO_PO_DQ(30),
      I1 => \FSM_onehot_rDTO_cur_state[5]_i_1_n_0\,
      I2 => wPM_WriteData_PCG_PM(6),
      I3 => wDO_PO_DQ(22),
      I4 => \^fsm_onehot_rdto_cur_state_reg[8]_0\,
      I5 => rStageFlag_reg_n_0,
      O => \rPO_DQ[6]_i_1_n_0\
    );
\rPO_DQ[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF888888F8F88888"
    )
        port map (
      I0 => wDO_PO_DQ(31),
      I1 => \FSM_onehot_rDTO_cur_state[5]_i_1_n_0\,
      I2 => wPM_WriteData_PCG_PM(7),
      I3 => wDO_PO_DQ(23),
      I4 => \^fsm_onehot_rdto_cur_state_reg[8]_0\,
      I5 => rStageFlag_reg_n_0,
      O => \rPO_DQ[7]_i_1_n_0\
    );
\rPO_DQ[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CECCCA00"
    )
        port map (
      I0 => wPM_WriteData_PCG_PM(8),
      I1 => wDO_PO_DQ(24),
      I2 => rStageFlag_reg_n_0,
      I3 => \^fsm_onehot_rdto_cur_state_reg[8]_0\,
      I4 => \FSM_onehot_rDTO_cur_state[5]_i_1_n_0\,
      O => \rPO_DQ[8]_i_1_n_0\
    );
\rPO_DQ[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CECCCA00"
    )
        port map (
      I0 => wPM_WriteData_PCG_PM(9),
      I1 => wDO_PO_DQ(25),
      I2 => rStageFlag_reg_n_0,
      I3 => \^fsm_onehot_rdto_cur_state_reg[8]_0\,
      I4 => \FSM_onehot_rDTO_cur_state[5]_i_1_n_0\,
      O => \rPO_DQ[9]_i_1_n_0\
    );
\rPO_DQ_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rPO_DQ(15),
      CLR => iReset,
      D => \rPO_DQ[0]_i_1_n_0\,
      Q => wDO_PO_DQ(0)
    );
\rPO_DQ_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rPO_DQ(15),
      CLR => iReset,
      D => \rPO_DQ[10]_i_1_n_0\,
      Q => wDO_PO_DQ(10)
    );
\rPO_DQ_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rPO_DQ(15),
      CLR => iReset,
      D => \rPO_DQ[11]_i_1_n_0\,
      Q => wDO_PO_DQ(11)
    );
\rPO_DQ_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rPO_DQ(15),
      CLR => iReset,
      D => \rPO_DQ[12]_i_1_n_0\,
      Q => wDO_PO_DQ(12)
    );
\rPO_DQ_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rPO_DQ(15),
      CLR => iReset,
      D => \rPO_DQ[13]_i_1_n_0\,
      Q => wDO_PO_DQ(13)
    );
\rPO_DQ_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rPO_DQ(15),
      CLR => iReset,
      D => \rPO_DQ[14]_i_1_n_0\,
      Q => wDO_PO_DQ(14)
    );
\rPO_DQ_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rPO_DQ(15),
      CLR => iReset,
      D => \rPO_DQ[15]_i_2_n_0\,
      Q => wDO_PO_DQ(15)
    );
\rPO_DQ_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rPO_DQ(23),
      CLR => iReset,
      D => \rPO_DQ_reg[31]_1\(0),
      Q => wDO_PO_DQ(16)
    );
\rPO_DQ_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rPO_DQ(23),
      CLR => iReset,
      D => \rPO_DQ_reg[31]_1\(1),
      Q => wDO_PO_DQ(17)
    );
\rPO_DQ_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rPO_DQ(23),
      CLR => iReset,
      D => \rPO_DQ_reg[31]_1\(2),
      Q => wDO_PO_DQ(18)
    );
\rPO_DQ_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rPO_DQ(23),
      CLR => iReset,
      D => \rPO_DQ_reg[31]_1\(3),
      Q => wDO_PO_DQ(19)
    );
\rPO_DQ_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rPO_DQ(15),
      CLR => iReset,
      D => \rPO_DQ[1]_i_1_n_0\,
      Q => wDO_PO_DQ(1)
    );
\rPO_DQ_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rPO_DQ(23),
      CLR => iReset,
      D => \rPO_DQ_reg[31]_1\(4),
      Q => wDO_PO_DQ(20)
    );
\rPO_DQ_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rPO_DQ(23),
      CLR => iReset,
      D => \rPO_DQ_reg[31]_1\(5),
      Q => wDO_PO_DQ(21)
    );
\rPO_DQ_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rPO_DQ(23),
      CLR => iReset,
      D => \rPO_DQ_reg[31]_1\(6),
      Q => wDO_PO_DQ(22)
    );
\rPO_DQ_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rPO_DQ(23),
      CLR => iReset,
      D => \rPO_DQ_reg[31]_1\(7),
      Q => wDO_PO_DQ(23)
    );
\rPO_DQ_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rPO_DQ(31),
      CLR => iReset,
      D => \rPO_DQ_reg[31]_1\(8),
      Q => wDO_PO_DQ(24)
    );
\rPO_DQ_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rPO_DQ(31),
      CLR => iReset,
      D => \rPO_DQ_reg[31]_1\(9),
      Q => wDO_PO_DQ(25)
    );
\rPO_DQ_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rPO_DQ(31),
      CLR => iReset,
      D => \rPO_DQ_reg[31]_1\(10),
      Q => wDO_PO_DQ(26)
    );
\rPO_DQ_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rPO_DQ(31),
      CLR => iReset,
      D => \rPO_DQ_reg[31]_1\(11),
      Q => wDO_PO_DQ(27)
    );
\rPO_DQ_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rPO_DQ(31),
      CLR => iReset,
      D => \rPO_DQ_reg[31]_1\(12),
      Q => wDO_PO_DQ(28)
    );
\rPO_DQ_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rPO_DQ(31),
      CLR => iReset,
      D => \rPO_DQ_reg[31]_1\(13),
      Q => wDO_PO_DQ(29)
    );
\rPO_DQ_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rPO_DQ(15),
      CLR => iReset,
      D => \rPO_DQ[2]_i_1_n_0\,
      Q => wDO_PO_DQ(2)
    );
\rPO_DQ_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rPO_DQ(31),
      CLR => iReset,
      D => \rPO_DQ_reg[31]_1\(14),
      Q => wDO_PO_DQ(30)
    );
\rPO_DQ_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rPO_DQ(31),
      CLR => iReset,
      D => \rPO_DQ_reg[31]_1\(15),
      Q => wDO_PO_DQ(31)
    );
\rPO_DQ_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rPO_DQ(15),
      CLR => iReset,
      D => \rPO_DQ[3]_i_1_n_0\,
      Q => wDO_PO_DQ(3)
    );
\rPO_DQ_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rPO_DQ(15),
      CLR => iReset,
      D => \rPO_DQ[4]_i_1_n_0\,
      Q => wDO_PO_DQ(4)
    );
\rPO_DQ_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rPO_DQ(15),
      CLR => iReset,
      D => \rPO_DQ[5]_i_1_n_0\,
      Q => wDO_PO_DQ(5)
    );
\rPO_DQ_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rPO_DQ(15),
      CLR => iReset,
      D => \rPO_DQ[6]_i_1_n_0\,
      Q => wDO_PO_DQ(6)
    );
\rPO_DQ_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rPO_DQ(15),
      CLR => iReset,
      D => \rPO_DQ[7]_i_1_n_0\,
      Q => wDO_PO_DQ(7)
    );
\rPO_DQ_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rPO_DQ(15),
      CLR => iReset,
      D => \rPO_DQ[8]_i_1_n_0\,
      Q => wDO_PO_DQ(8)
    );
\rPO_DQ_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rPO_DQ(15),
      CLR => iReset,
      D => \rPO_DQ[9]_i_1_n_0\,
      Q => wDO_PO_DQ(9)
    );
\rPO_WriteEnable[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00002202"
    )
        port map (
      I0 => \rDTOSubCounter[4]_i_5_n_0\,
      I1 => \FSM_onehot_rDTO_cur_state_reg_n_0_[8]\,
      I2 => \FSM_onehot_rDTO_cur_state_reg_n_0_[7]\,
      I3 => rStageFlag_reg_n_0,
      I4 => rOption_reg_n_0,
      I5 => \rDTOSubCounter[4]_i_4_n_0\,
      O => rPO_WriteEnable(0)
    );
\rPO_WriteEnable[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \FSM_onehot_rDTO_cur_state[5]_i_1_n_0\,
      I1 => \FSM_onehot_rDTO_cur_state[4]_i_1_n_0\,
      I2 => rOption_reg_n_0,
      O => rPO_WriteEnable(2)
    );
\rPO_WriteEnable[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rDTOSubCounter[4]_i_4_n_0\,
      I1 => rOption_reg_n_0,
      O => rPO_WriteEnable(3)
    );
\rPO_WriteEnable_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rReady,
      CLR => iReset,
      D => rPO_WriteEnable(0),
      Q => \rPO_WriteEnable_reg[3]_0\(0)
    );
\rPO_WriteEnable_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rReady,
      CLR => iReset,
      D => rPO_WriteEnable(2),
      Q => \rPO_WriteEnable_reg[3]_0\(1)
    );
\rPO_WriteEnable_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rReady,
      CLR => iReset,
      D => rPO_WriteEnable(3),
      Q => \rPO_WriteEnable_reg[3]_0\(2)
    );
\rReady_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000001"
    )
        port map (
      I0 => \FSM_onehot_rDTO_cur_state[3]_i_1_n_0\,
      I1 => \FSM_onehot_rDTO_cur_state[2]_i_1_n_0\,
      I2 => \rDTOSubCounter[4]_i_4_n_0\,
      I3 => \rDTOSubCounter[4]_i_3_n_0\,
      I4 => \rDTOSubCounter[4]_i_5_n_0\,
      O => \rReady_i_1__0_n_0\
    );
rReady_reg: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rReady,
      CLR => iReset,
      D => \rReady_i_1__0_n_0\,
      Q => \^rready_reg_0\
    );
rSFTStrobe_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_rDTO_cur_state[2]_i_1_n_0\,
      I1 => wPM_PCommandOption_PCG_PM(1),
      O => rSFTStrobe_i_1_n_0
    );
rSFTStrobe_reg: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rSFTStrobe,
      CLR => iReset,
      D => rSFTStrobe_i_1_n_0,
      Q => rSFTStrobe_reg_n_0
    );
rStageFlag_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000114"
    )
        port map (
      I0 => \FSM_onehot_rDTO_cur_state[4]_i_1_n_0\,
      I1 => \FSM_onehot_rDTO_cur_state[5]_i_1_n_0\,
      I2 => \FSM_onehot_rDTO_cur_state[6]_i_1_n_0\,
      I3 => rStageFlag_i_3_n_0,
      I4 => \rPO_DQStrobe[4]_i_1_n_0\,
      I5 => rStageFlag_i_4_n_0,
      O => rReady
    );
rStageFlag_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^fsm_onehot_rdto_cur_state_reg[8]_0\,
      I1 => rStageFlag_reg_n_0,
      I2 => rOption_reg_n_0,
      O => rStageFlag
    );
rStageFlag_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => \rDTOSubCounter[4]_i_5_n_0\,
      I1 => \FSM_onehot_rDTO_cur_state_reg_n_0_[8]\,
      I2 => \FSM_onehot_rDTO_cur_state_reg_n_0_[7]\,
      I3 => rStageFlag_reg_n_0,
      O => rStageFlag_i_3_n_0
    );
rStageFlag_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200020208"
    )
        port map (
      I0 => rStageFlag_i_6_n_0,
      I1 => \FSM_onehot_rDTO_cur_state[2]_i_1_n_0\,
      I2 => \FSM_onehot_rDTO_cur_state[5]_i_1_n_0\,
      I3 => \FSM_onehot_rDTO_cur_state[4]_i_1_n_0\,
      I4 => \FSM_onehot_rDTO_cur_state[3]_i_1_n_0\,
      I5 => \FSM_onehot_rDTO_cur_state[1]_i_1_n_0\,
      O => rStageFlag_i_4_n_0
    );
rStageFlag_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E0E000E"
    )
        port map (
      I0 => \rDTOSubCounter[4]_i_5_n_0\,
      I1 => \FSM_onehot_rDTO_cur_state[6]_i_1_n_0\,
      I2 => \FSM_onehot_rDTO_cur_state_reg_n_0_[8]\,
      I3 => \FSM_onehot_rDTO_cur_state_reg_n_0_[7]\,
      I4 => rStageFlag_reg_n_0,
      O => \^fsm_onehot_rdto_cur_state_reg[8]_0\
    );
rStageFlag_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rStageFlag_i_3_n_0,
      I1 => \FSM_onehot_rDTO_cur_state[6]_i_1_n_0\,
      O => rStageFlag_i_6_n_0
    );
rStageFlag_reg: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rReady,
      CLR => iReset,
      D => rStageFlag,
      Q => rStageFlag_reg_n_0
    );
\r_N_i_cur_state[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \^rready_reg_0\,
      I1 => \rPM_CAData_reg[7]\,
      I2 => \rPM_CAData_reg[7]_0\,
      I3 => wPM_Ready_PCG_PM(0),
      I4 => \rPM_CAData_reg[7]_1\,
      I5 => wMNC_N_init_PM_PCommand(0),
      O => wCALStart
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_v2nfc_0_2_NPM_Toggle_PHY_B_Reset is
  port (
    rReady_0 : out STD_LOGIC;
    wPBR_PO_DQStrobe : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_rCurState_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_rCurState_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_rCurState_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rReady_reg_0 : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[1]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rReady_reg_1 : out STD_LOGIC;
    \rTimer_reg[4]_0\ : out STD_LOGIC;
    wPM_Ready_PCG_PM : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_rCurState_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rTimer_reg[1]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rTimer_reg[4]_1\ : out STD_LOGIC;
    wDQSOutEnable_PM_PHY : out STD_LOGIC;
    src_arst : out STD_LOGIC;
    iSystemClock : in STD_LOGIC;
    iReset : in STD_LOGIC;
    \FSM_onehot_rCurState_reg[2]_0\ : in STD_LOGIC;
    \FSM_onehot_rCurState_reg[2]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_rCurState_reg[2]_2\ : in STD_LOGIC;
    \FSM_onehot_rCurState_reg[2]_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_rCurState_reg[2]_4\ : in STD_LOGIC;
    \FSM_onehot_rCurState_reg[2]_5\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_rCurState_reg[2]_6\ : in STD_LOGIC;
    \rPM_PCommand_reg[1]\ : in STD_LOGIC;
    \rPM_PCommand_reg[1]_0\ : in STD_LOGIC;
    \rPM_PCommand_reg[1]_1\ : in STD_LOGIC;
    \rPM_PCommand_reg[1]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_rCurState_reg[2]_7\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_rCurState_reg[2]_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_rCurState_reg[2]_9\ : in STD_LOGIC;
    \FSM_onehot_rCurState_reg[2]_10\ : in STD_LOGIC;
    \FSM_onehot_rCurState_reg[2]_11\ : in STD_LOGIC;
    \FSM_onehot_rCurState_reg[2]_12\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wPBRReady : in STD_LOGIC;
    rTIM_cur_state : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rPBR_cur_state_reg[2]_0\ : in STD_LOGIC;
    rDQSOutEnable_buffer_reg_inv : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rDQSOutEnable_buffer_reg_inv_0 : in STD_LOGIC;
    wDO_DQSOutEnable : in STD_LOGIC;
    wCAL_DQSOutEnable : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sys_top_v2nfc_0_2_NPM_Toggle_PHY_B_Reset : entity is "NPM_Toggle_PHY_B_Reset";
end sys_top_v2nfc_0_2_NPM_Toggle_PHY_B_Reset;

architecture STRUCTURE of sys_top_v2nfc_0_2_NPM_Toggle_PHY_B_Reset is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rDQSOutEnable : STD_LOGIC;
  signal rDQSOutEnable_buffer_inv_i_2_n_0 : STD_LOGIC;
  signal rPBR_cur_state : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \rPBR_cur_state[4]_i_3_n_0\ : STD_LOGIC;
  signal \rPBR_cur_state[4]_i_4_n_0\ : STD_LOGIC;
  signal \rPBR_nxt_state__0\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal rPI_BUFF_Reset_i_1_n_0 : STD_LOGIC;
  signal rPO_DQStrobe : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \^rready_0\ : STD_LOGIC;
  signal \^rready_reg_1\ : STD_LOGIC;
  signal rTimer : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \rTimer[5]_i_2_n_0\ : STD_LOGIC;
  signal \rTimer[7]_i_3_n_0\ : STD_LOGIC;
  signal \rTimer[7]_i_4_n_0\ : STD_LOGIC;
  signal \rTimer[7]_i_5_n_0\ : STD_LOGIC;
  signal \^rtimer_reg[1]_0\ : STD_LOGIC;
  signal \^rtimer_reg[4]_0\ : STD_LOGIC;
  signal wPBR_DQSOutEnable : STD_LOGIC;
  signal wPBR_PI_BUFF_Reset : STD_LOGIC;
  signal \^wpm_ready_pcg_pm\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \wWaitDone__6\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of rDQSOutEnable_buffer_inv_i_2 : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \rPBR_cur_state[2]_i_1\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \rPBR_cur_state[4]_i_2\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \rPBR_cur_state[4]_i_4\ : label is "soft_lutpair389";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \rPBR_cur_state_reg[1]\ : label is "PBR_RESET:00001,PBR_RWAIT:01000,PBR_RLOOP:10000,PBR_READY:00010,PBR_RFRST:00100";
  attribute FSM_ENCODED_STATES of \rPBR_cur_state_reg[2]\ : label is "PBR_RESET:00001,PBR_RWAIT:01000,PBR_RLOOP:10000,PBR_READY:00010,PBR_RFRST:00100";
  attribute FSM_ENCODED_STATES of \rPBR_cur_state_reg[3]\ : label is "PBR_RESET:00001,PBR_RWAIT:01000,PBR_RLOOP:10000,PBR_READY:00010,PBR_RFRST:00100";
  attribute FSM_ENCODED_STATES of \rPBR_cur_state_reg[4]\ : label is "PBR_RESET:00001,PBR_RWAIT:01000,PBR_RLOOP:10000,PBR_READY:00010,PBR_RFRST:00100";
  attribute SOFT_HLUTNM of \rTimer[0]_i_1\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \rTimer[1]_i_1\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \rTimer[2]_i_1\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \rTimer[3]_i_1\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \rTimer[5]_i_1\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \rTimer[5]_i_2\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \rTimer[6]_i_1\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \rTimer[7]_i_2\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \rTimer[7]_i_3\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \r_rST_cur_state[11]_i_13\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \r_rST_cur_state[4]_i_3\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of xpm_cdc_async_rst_inst_i_1 : label is "soft_lutpair390";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  rReady_0 <= \^rready_0\;
  rReady_reg_1 <= \^rready_reg_1\;
  \rTimer_reg[1]_0\ <= \^rtimer_reg[1]_0\;
  \rTimer_reg[4]_0\ <= \^rtimer_reg[4]_0\;
  wPM_Ready_PCG_PM(0) <= \^wpm_ready_pcg_pm\(0);
\FSM_onehot_rCurState[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F8"
    )
        port map (
      I0 => \FSM_onehot_rCurState_reg[2]_0\,
      I1 => \FSM_onehot_rCurState_reg[2]_1\(0),
      I2 => \FSM_onehot_rCurState_reg[2]_1\(1),
      I3 => \FSM_onehot_rCurState_reg[2]_2\,
      O => \FSM_onehot_rCurState_reg[1]\(0)
    );
\FSM_onehot_rCurState[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F8"
    )
        port map (
      I0 => \FSM_onehot_rCurState_reg[2]_0\,
      I1 => \FSM_onehot_rCurState_reg[2]_3\(0),
      I2 => \FSM_onehot_rCurState_reg[2]_3\(1),
      I3 => \FSM_onehot_rCurState_reg[2]_4\,
      O => \FSM_onehot_rCurState_reg[1]_0\(0)
    );
\FSM_onehot_rCurState[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F8"
    )
        port map (
      I0 => \FSM_onehot_rCurState_reg[2]_0\,
      I1 => \FSM_onehot_rCurState_reg[2]_5\(0),
      I2 => \FSM_onehot_rCurState_reg[2]_5\(1),
      I3 => \FSM_onehot_rCurState_reg[2]_6\,
      O => \FSM_onehot_rCurState_reg[1]_1\(0)
    );
\FSM_onehot_rCurState[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^rready_reg_1\,
      I1 => \FSM_onehot_rCurState_reg[2]_7\(0),
      I2 => \^rtimer_reg[4]_0\,
      I3 => \FSM_onehot_rCurState_reg[2]_7\(1),
      O => \FSM_onehot_rCurState_reg[1]_2\(0)
    );
\FSM_onehot_rCurState[2]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \^rtimer_reg[4]_0\,
      I1 => \FSM_onehot_rCurState_reg[2]_12\(1),
      I2 => wPBRReady,
      I3 => \FSM_onehot_rCurState_reg[2]_12\(0),
      O => \FSM_onehot_rCurState_reg[2]\(0)
    );
\FSM_onehot_rCurState[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \^wpm_ready_pcg_pm\(0),
      I1 => \FSM_onehot_rCurState_reg[2]_8\(0),
      I2 => \FSM_onehot_rCurState_reg[2]_9\,
      I3 => \FSM_onehot_rCurState_reg[2]_10\,
      I4 => \rPM_PCommand_reg[1]_0\,
      I5 => \FSM_onehot_rCurState_reg[2]_11\,
      O => \^rready_reg_1\
    );
\FSM_onehot_rCurState[2]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAEAA"
    )
        port map (
      I0 => \^rready_0\,
      I1 => \^rtimer_reg[1]_0\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => rTimer(5),
      I5 => rTimer(4),
      O => \^wpm_ready_pcg_pm\(0)
    );
rDQSOutEnable_buffer_inv_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5544554555545555"
    )
        port map (
      I0 => rDQSOutEnable_buffer_inv_i_2_n_0,
      I1 => rDQSOutEnable_buffer_reg_inv(2),
      I2 => rDQSOutEnable_buffer_reg_inv(0),
      I3 => rDQSOutEnable_buffer_reg_inv(1),
      I4 => rDQSOutEnable_buffer_reg_inv_0,
      I5 => wDO_DQSOutEnable,
      O => wDQSOutEnable_PM_PHY
    );
rDQSOutEnable_buffer_inv_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => wPBR_DQSOutEnable,
      I1 => rDQSOutEnable_buffer_reg_inv(1),
      I2 => wCAL_DQSOutEnable,
      I3 => rDQSOutEnable_buffer_reg_inv(2),
      O => rDQSOutEnable_buffer_inv_i_2_n_0
    );
rDQSOutEnable_reg: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rDQSOutEnable,
      CLR => iReset,
      D => '1',
      Q => wPBR_DQSOutEnable
    );
\rPBR_cur_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAEAEAFFFFFFFF"
    )
        port map (
      I0 => rTIM_cur_state(0),
      I1 => \rPBR_cur_state_reg[2]_0\,
      I2 => rPBR_cur_state(1),
      I3 => rPBR_cur_state(4),
      I4 => \^rtimer_reg[4]_0\,
      I5 => \rPBR_cur_state[4]_i_3_n_0\,
      O => \rPBR_nxt_state__0\(1)
    );
\rPBR_cur_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AA80"
    )
        port map (
      I0 => \rPBR_cur_state[4]_i_3_n_0\,
      I1 => \^rtimer_reg[4]_0\,
      I2 => rPBR_cur_state(4),
      I3 => rPBR_cur_state(1),
      I4 => \rPBR_cur_state_reg[2]_0\,
      O => \rPBR_nxt_state__0\(2)
    );
\rPBR_cur_state[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AE00"
    )
        port map (
      I0 => rPBR_cur_state(2),
      I1 => rPBR_cur_state(3),
      I2 => \wWaitDone__6\,
      I3 => \rPBR_cur_state[4]_i_3_n_0\,
      O => \rPBR_nxt_state__0\(3)
    );
\rPBR_cur_state[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2220000"
    )
        port map (
      I0 => rPBR_cur_state(4),
      I1 => \^rtimer_reg[4]_0\,
      I2 => rPBR_cur_state(3),
      I3 => \wWaitDone__6\,
      I4 => \rPBR_cur_state[4]_i_3_n_0\,
      O => \rPBR_nxt_state__0\(4)
    );
\rPBR_cur_state[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => rTimer(4),
      I1 => rTimer(5),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \rPBR_cur_state[4]_i_4_n_0\,
      O => \wWaitDone__6\
    );
\rPBR_cur_state[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => rTIM_cur_state(0),
      I1 => rPBR_cur_state(1),
      I2 => rPBR_cur_state(2),
      I3 => rPBR_cur_state(3),
      I4 => rPBR_cur_state(4),
      O => \rPBR_cur_state[4]_i_3_n_0\
    );
\rPBR_cur_state[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => rTimer(1),
      I1 => rTimer(0),
      I2 => rTimer(3),
      I3 => rTimer(2),
      O => \rPBR_cur_state[4]_i_4_n_0\
    );
\rPBR_cur_state_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \rPBR_nxt_state__0\(1),
      Q => rPBR_cur_state(1)
    );
\rPBR_cur_state_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \rPBR_nxt_state__0\(2),
      Q => rPBR_cur_state(2)
    );
\rPBR_cur_state_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \rPBR_nxt_state__0\(3),
      Q => rPBR_cur_state(3)
    );
\rPBR_cur_state_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \rPBR_nxt_state__0\(4),
      Q => rPBR_cur_state(4)
    );
rPI_BUFF_Reset_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF54440000"
    )
        port map (
      I0 => \rPBR_cur_state_reg[2]_0\,
      I1 => rPBR_cur_state(1),
      I2 => rPBR_cur_state(4),
      I3 => \^rtimer_reg[4]_0\,
      I4 => \rPBR_cur_state[4]_i_3_n_0\,
      I5 => \rPBR_nxt_state__0\(3),
      O => rPI_BUFF_Reset_i_1_n_0
    );
rPI_BUFF_Reset_reg: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rDQSOutEnable,
      CLR => iReset,
      D => rPI_BUFF_Reset_i_1_n_0,
      Q => wPBR_PI_BUFF_Reset
    );
\rPO_DQStrobe[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000002AAAAA"
    )
        port map (
      I0 => \rPBR_cur_state[4]_i_3_n_0\,
      I1 => \^rtimer_reg[4]_0\,
      I2 => rPBR_cur_state(4),
      I3 => rPBR_cur_state(1),
      I4 => \rPBR_cur_state_reg[2]_0\,
      I5 => rTIM_cur_state(0),
      O => rPO_DQStrobe(5)
    );
\rPO_DQStrobe_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rDQSOutEnable,
      CLR => iReset,
      D => rPO_DQStrobe(5),
      Q => wPBR_PO_DQStrobe(0)
    );
rReady_reg: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rDQSOutEnable,
      CLR => iReset,
      D => \rPBR_nxt_state__0\(1),
      Q => \^rready_0\
    );
\rTimer[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimer[7]_i_5_n_0\,
      I1 => rTimer(0),
      O => p_0_in(0)
    );
\rTimer[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => \rTimer[7]_i_5_n_0\,
      I1 => rTimer(0),
      I2 => rTimer(1),
      O => p_0_in(1)
    );
\rTimer[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1540"
    )
        port map (
      I0 => \rTimer[7]_i_5_n_0\,
      I1 => rTimer(0),
      I2 => rTimer(1),
      I3 => rTimer(2),
      O => p_0_in(2)
    );
\rTimer[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15554000"
    )
        port map (
      I0 => \rTimer[7]_i_5_n_0\,
      I1 => rTimer(2),
      I2 => rTimer(1),
      I3 => rTimer(0),
      I4 => rTimer(3),
      O => p_0_in(3)
    );
\rTimer[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1555555540000000"
    )
        port map (
      I0 => \rTimer[7]_i_5_n_0\,
      I1 => rTimer(3),
      I2 => rTimer(0),
      I3 => rTimer(1),
      I4 => rTimer(2),
      I5 => rTimer(4),
      O => p_0_in(4)
    );
\rTimer[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \rTimer[5]_i_2_n_0\,
      I1 => \rTimer[7]_i_5_n_0\,
      I2 => rTimer(5),
      O => p_0_in(5)
    );
\rTimer[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => rTimer(4),
      I1 => rTimer(3),
      I2 => rTimer(0),
      I3 => rTimer(1),
      I4 => rTimer(2),
      O => \rTimer[5]_i_2_n_0\
    );
\rTimer[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"21"
    )
        port map (
      I0 => \rTimer[7]_i_4_n_0\,
      I1 => \rTimer[7]_i_5_n_0\,
      I2 => \^q\(0),
      O => p_0_in(6)
    );
\rTimer[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000005000500DAFF"
    )
        port map (
      I0 => rTIM_cur_state(0),
      I1 => \rPBR_cur_state_reg[2]_0\,
      I2 => \rTimer[7]_i_3_n_0\,
      I3 => \rPBR_cur_state[4]_i_3_n_0\,
      I4 => \rPBR_nxt_state__0\(4),
      I5 => \rPBR_nxt_state__0\(3),
      O => rDQSOutEnable
    );
\rTimer[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B04"
    )
        port map (
      I0 => \rTimer[7]_i_4_n_0\,
      I1 => \^q\(0),
      I2 => \rTimer[7]_i_5_n_0\,
      I3 => \^q\(1),
      O => p_0_in(7)
    );
\rTimer[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^rtimer_reg[4]_0\,
      I1 => rPBR_cur_state(4),
      I2 => rPBR_cur_state(1),
      O => \rTimer[7]_i_3_n_0\
    );
\rTimer[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => rTimer(2),
      I1 => rTimer(1),
      I2 => rTimer(0),
      I3 => rTimer(3),
      I4 => rTimer(4),
      I5 => rTimer(5),
      O => \rTimer[7]_i_4_n_0\
    );
\rTimer[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rPBR_nxt_state__0\(4),
      I1 => \rPBR_nxt_state__0\(3),
      O => \rTimer[7]_i_5_n_0\
    );
\rTimer_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rDQSOutEnable,
      CLR => iReset,
      D => p_0_in(0),
      Q => rTimer(0)
    );
\rTimer_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rDQSOutEnable,
      CLR => iReset,
      D => p_0_in(1),
      Q => rTimer(1)
    );
\rTimer_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rDQSOutEnable,
      CLR => iReset,
      D => p_0_in(2),
      Q => rTimer(2)
    );
\rTimer_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rDQSOutEnable,
      CLR => iReset,
      D => p_0_in(3),
      Q => rTimer(3)
    );
\rTimer_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rDQSOutEnable,
      CLR => iReset,
      D => p_0_in(4),
      Q => rTimer(4)
    );
\rTimer_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rDQSOutEnable,
      CLR => iReset,
      D => p_0_in(5),
      Q => rTimer(5)
    );
\rTimer_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rDQSOutEnable,
      CLR => iReset,
      D => p_0_in(6),
      Q => \^q\(0)
    );
\rTimer_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rDQSOutEnable,
      CLR => iReset,
      D => p_0_in(7),
      Q => \^q\(1)
    );
\r_rST_cur_state[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \rPM_PCommand_reg[1]\,
      I1 => \rPM_PCommand_reg[1]_0\,
      I2 => \rPM_PCommand_reg[1]_1\,
      I3 => \rPM_PCommand_reg[1]_2\(0),
      I4 => \FSM_onehot_rCurState_reg[2]_2\,
      O => rReady_reg_0
    );
\r_rST_cur_state[11]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rTimer(4),
      I1 => rTimer(5),
      O => \rTimer_reg[4]_1\
    );
\r_rST_cur_state[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => rTimer(4),
      I1 => rTimer(5),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^rtimer_reg[1]_0\,
      O => \^rtimer_reg[4]_0\
    );
\r_rST_cur_state[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => rTimer(1),
      I1 => rTimer(0),
      I2 => rTimer(3),
      I3 => rTimer(2),
      O => \^rtimer_reg[1]_0\
    );
xpm_cdc_async_rst_inst_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rDQSOutEnable_buffer_reg_inv(2),
      I1 => wPBR_PI_BUFF_Reset,
      O => src_arst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_v2nfc_0_2_NPM_Toggle_PIR is
  port (
    rReady : out STD_LOGIC;
    wSCC_PI_reset_Last : out STD_LOGIC;
    \rTimer_reg[7]_0\ : out STD_LOGIC;
    rReady_reg_0 : out STD_LOGIC;
    \rTimer_reg[8]_0\ : out STD_LOGIC;
    \rTimer_reg[2]_0\ : out STD_LOGIC;
    rReady_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    iSystemClock : in STD_LOGIC;
    iReset : in STD_LOGIC;
    \rMNG_cur_state[3]_i_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_rCurState_reg[7]\ : in STD_LOGIC;
    \FSM_onehot_rCurState_reg[7]_0\ : in STD_LOGIC;
    \FSM_onehot_rCurState_reg[7]_1\ : in STD_LOGIC;
    \FSM_onehot_rCurState_reg[7]_2\ : in STD_LOGIC;
    \FSM_onehot_rCurState_reg[7]_3\ : in STD_LOGIC;
    rTIM_cur_state : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rPIR_cur_state_reg[2]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wPM_NANDPowerOnEvent_PCG_PM : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sys_top_v2nfc_0_2_NPM_Toggle_PIR : entity is "NPM_Toggle_PIR";
end sys_top_v2nfc_0_2_NPM_Toggle_PIR;

architecture STRUCTURE of sys_top_v2nfc_0_2_NPM_Toggle_PIR is
  signal \FSM_onehot_rCurState[2]_i_3__0__0_n_0\ : STD_LOGIC;
  signal rPIR_cur_state : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal \rPIR_cur_state[4]_i_3_n_0\ : STD_LOGIC;
  signal \rPIR_cur_state[5]_i_2_n_0\ : STD_LOGIC;
  signal \rPIR_nxt_state__0\ : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal rPI_Reset : STD_LOGIC;
  signal rPI_Reset_i_1_n_0 : STD_LOGIC;
  signal \^rready\ : STD_LOGIC;
  signal rTimer : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \rTimer[9]_i_3_n_0\ : STD_LOGIC;
  signal \rTimer[9]_i_4_n_0\ : STD_LOGIC;
  signal \^rtimer_reg[2]_0\ : STD_LOGIC;
  signal \^rtimer_reg[7]_0\ : STD_LOGIC;
  signal \^rtimer_reg[8]_0\ : STD_LOGIC;
  signal \rTimer_reg_n_0_[0]\ : STD_LOGIC;
  signal \rTimer_reg_n_0_[1]\ : STD_LOGIC;
  signal \rTimer_reg_n_0_[2]\ : STD_LOGIC;
  signal \rTimer_reg_n_0_[3]\ : STD_LOGIC;
  signal \rTimer_reg_n_0_[4]\ : STD_LOGIC;
  signal \rTimer_reg_n_0_[5]\ : STD_LOGIC;
  signal \rTimer_reg_n_0_[6]\ : STD_LOGIC;
  signal \rTimer_reg_n_0_[7]\ : STD_LOGIC;
  signal \rTimer_reg_n_0_[8]\ : STD_LOGIC;
  signal \rTimer_reg_n_0_[9]\ : STD_LOGIC;
  signal wPIR_PI_Reset : STD_LOGIC;
  signal \wResetDone__8\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rPIR_cur_state[3]_i_1\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \rPIR_cur_state[4]_i_1\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \rPIR_cur_state[4]_i_2\ : label is "soft_lutpair394";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \rPIR_cur_state_reg[1]\ : label is "PIR_RESET:000001,PIR_RLOOP:001000,PIR_RDRDF:010000,PIR_RDRDL:100000,PIR_READY:000010,PIR_RFRST:000100";
  attribute FSM_ENCODED_STATES of \rPIR_cur_state_reg[2]\ : label is "PIR_RESET:000001,PIR_RLOOP:001000,PIR_RDRDF:010000,PIR_RDRDL:100000,PIR_READY:000010,PIR_RFRST:000100";
  attribute FSM_ENCODED_STATES of \rPIR_cur_state_reg[3]\ : label is "PIR_RESET:000001,PIR_RLOOP:001000,PIR_RDRDF:010000,PIR_RDRDL:100000,PIR_READY:000010,PIR_RFRST:000100";
  attribute FSM_ENCODED_STATES of \rPIR_cur_state_reg[4]\ : label is "PIR_RESET:000001,PIR_RLOOP:001000,PIR_RDRDF:010000,PIR_RDRDL:100000,PIR_READY:000010,PIR_RFRST:000100";
  attribute FSM_ENCODED_STATES of \rPIR_cur_state_reg[5]\ : label is "PIR_RESET:000001,PIR_RLOOP:001000,PIR_RDRDF:010000,PIR_RDRDL:100000,PIR_READY:000010,PIR_RFRST:000100";
  attribute SOFT_HLUTNM of rPI_Reset_i_1 : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \rTimer[0]_i_1__1\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \rTimer[1]_i_1__1\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \rTimer[2]_i_1__1\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \rTimer[3]_i_1__1\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \rTimer[5]_i_1__0\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \rTimer[6]_i_1__0\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \rTimer[7]_i_2__0\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \rTimer[9]_i_4\ : label is "soft_lutpair397";
begin
  rReady <= \^rready\;
  \rTimer_reg[2]_0\ <= \^rtimer_reg[2]_0\;
  \rTimer_reg[7]_0\ <= \^rtimer_reg[7]_0\;
  \rTimer_reg[8]_0\ <= \^rtimer_reg[8]_0\;
\FSM_onehot_rCurState[2]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \rTimer_reg_n_0_[8]\,
      I1 => \rTimer_reg_n_0_[9]\,
      I2 => \FSM_onehot_rCurState[2]_i_3__0__0_n_0\,
      I3 => \rTimer_reg_n_0_[6]\,
      I4 => \rTimer_reg_n_0_[7]\,
      I5 => \^rtimer_reg[2]_0\,
      O => \^rtimer_reg[8]_0\
    );
\FSM_onehot_rCurState[2]_i_3__0__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rTimer_reg_n_0_[4]\,
      I1 => \rTimer_reg_n_0_[5]\,
      O => \FSM_onehot_rCurState[2]_i_3__0__0_n_0\
    );
\FSM_onehot_rCurState[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \FSM_onehot_rCurState_reg[7]\,
      I1 => \FSM_onehot_rCurState_reg[7]_0\,
      I2 => \FSM_onehot_rCurState_reg[7]_1\,
      I3 => \FSM_onehot_rCurState_reg[7]_2\,
      I4 => \FSM_onehot_rCurState_reg[7]_3\,
      O => rReady_reg_0
    );
\rMNG_cur_state[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \rMNG_cur_state[3]_i_6\(0),
      I1 => \rTimer_reg_n_0_[2]\,
      I2 => \rTimer_reg_n_0_[0]\,
      I3 => \rTimer_reg_n_0_[1]\,
      I4 => \rTimer_reg_n_0_[3]\,
      I5 => \^rtimer_reg[7]_0\,
      O => wSCC_PI_reset_Last
    );
\rPIR_cur_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAEAEAFFFFFFFF"
    )
        port map (
      I0 => rTIM_cur_state(0),
      I1 => \rPIR_cur_state_reg[2]_0\,
      I2 => rPIR_cur_state(1),
      I3 => rPIR_cur_state(5),
      I4 => \^rtimer_reg[8]_0\,
      I5 => \rPIR_cur_state[5]_i_2_n_0\,
      O => \rPIR_nxt_state__0\(1)
    );
\rPIR_cur_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AA80"
    )
        port map (
      I0 => \rPIR_cur_state[5]_i_2_n_0\,
      I1 => \^rtimer_reg[8]_0\,
      I2 => rPIR_cur_state(5),
      I3 => rPIR_cur_state(1),
      I4 => \rPIR_cur_state_reg[2]_0\,
      O => \rPIR_nxt_state__0\(2)
    );
\rPIR_cur_state[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AE00"
    )
        port map (
      I0 => rPIR_cur_state(2),
      I1 => rPIR_cur_state(3),
      I2 => \wResetDone__8\,
      I3 => \rPIR_cur_state[5]_i_2_n_0\,
      O => \rPIR_nxt_state__0\(3)
    );
\rPIR_cur_state[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rPIR_cur_state(3),
      I1 => \rPIR_cur_state[5]_i_2_n_0\,
      I2 => \wResetDone__8\,
      O => \rPIR_nxt_state__0\(4)
    );
\rPIR_cur_state[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \rPIR_cur_state[4]_i_3_n_0\,
      I1 => \rTimer_reg_n_0_[3]\,
      I2 => \rTimer_reg_n_0_[2]\,
      I3 => \rTimer_reg_n_0_[0]\,
      I4 => \rTimer_reg_n_0_[1]\,
      O => \wResetDone__8\
    );
\rPIR_cur_state[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \rTimer_reg_n_0_[4]\,
      I1 => \rTimer_reg_n_0_[5]\,
      I2 => \rTimer_reg_n_0_[6]\,
      I3 => \rTimer_reg_n_0_[7]\,
      I4 => \rTimer_reg_n_0_[9]\,
      I5 => \rTimer_reg_n_0_[8]\,
      O => \rPIR_cur_state[4]_i_3_n_0\
    );
\rPIR_cur_state[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AE00"
    )
        port map (
      I0 => rPIR_cur_state(4),
      I1 => rPIR_cur_state(5),
      I2 => \^rtimer_reg[8]_0\,
      I3 => \rPIR_cur_state[5]_i_2_n_0\,
      O => \rPIR_nxt_state__0\(5)
    );
\rPIR_cur_state[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010116"
    )
        port map (
      I0 => rTIM_cur_state(0),
      I1 => rPIR_cur_state(1),
      I2 => rPIR_cur_state(2),
      I3 => rPIR_cur_state(3),
      I4 => rPIR_cur_state(4),
      I5 => rPIR_cur_state(5),
      O => \rPIR_cur_state[5]_i_2_n_0\
    );
\rPIR_cur_state_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \rPIR_nxt_state__0\(1),
      Q => rPIR_cur_state(1)
    );
\rPIR_cur_state_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \rPIR_nxt_state__0\(2),
      Q => rPIR_cur_state(2)
    );
\rPIR_cur_state_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \rPIR_nxt_state__0\(3),
      Q => rPIR_cur_state(3)
    );
\rPIR_cur_state_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \rPIR_nxt_state__0\(4),
      Q => rPIR_cur_state(4)
    );
\rPIR_cur_state_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \rPIR_nxt_state__0\(5),
      Q => rPIR_cur_state(5)
    );
rPI_Reset_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rPIR_nxt_state__0\(2),
      I1 => \rPIR_nxt_state__0\(3),
      O => rPI_Reset_i_1_n_0
    );
rPI_Reset_reg: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rPI_Reset,
      CLR => iReset,
      D => rPI_Reset_i_1_n_0,
      Q => wPIR_PI_Reset
    );
\rReadyBusyCDCBuf0[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => wPIR_PI_Reset,
      I1 => Q(0),
      I2 => wPM_NANDPowerOnEvent_PCG_PM,
      O => SR(0)
    );
rReady_reg: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rPI_Reset,
      CLR => iReset,
      D => \rPIR_nxt_state__0\(1),
      Q => \^rready\
    );
\rTimer[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rTimer[9]_i_4_n_0\,
      I1 => \rTimer_reg_n_0_[0]\,
      O => rTimer(0)
    );
\rTimer[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \rTimer[9]_i_4_n_0\,
      I1 => \rTimer_reg_n_0_[0]\,
      I2 => \rTimer_reg_n_0_[1]\,
      O => rTimer(1)
    );
\rTimer[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \rTimer[9]_i_4_n_0\,
      I1 => \rTimer_reg_n_0_[1]\,
      I2 => \rTimer_reg_n_0_[0]\,
      I3 => \rTimer_reg_n_0_[2]\,
      O => rTimer(2)
    );
\rTimer[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \rTimer[9]_i_4_n_0\,
      I1 => \rTimer_reg_n_0_[2]\,
      I2 => \rTimer_reg_n_0_[0]\,
      I3 => \rTimer_reg_n_0_[1]\,
      I4 => \rTimer_reg_n_0_[3]\,
      O => rTimer(3)
    );
\rTimer[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \rTimer[9]_i_4_n_0\,
      I1 => \rTimer_reg_n_0_[3]\,
      I2 => \rTimer_reg_n_0_[1]\,
      I3 => \rTimer_reg_n_0_[0]\,
      I4 => \rTimer_reg_n_0_[2]\,
      I5 => \rTimer_reg_n_0_[4]\,
      O => rTimer(4)
    );
\rTimer[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A20"
    )
        port map (
      I0 => \rTimer[9]_i_4_n_0\,
      I1 => \^rtimer_reg[2]_0\,
      I2 => \rTimer_reg_n_0_[4]\,
      I3 => \rTimer_reg_n_0_[5]\,
      O => rTimer(5)
    );
\rTimer[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA2A0080"
    )
        port map (
      I0 => \rTimer[9]_i_4_n_0\,
      I1 => \rTimer_reg_n_0_[5]\,
      I2 => \rTimer_reg_n_0_[4]\,
      I3 => \^rtimer_reg[2]_0\,
      I4 => \rTimer_reg_n_0_[6]\,
      O => rTimer(6)
    );
\rTimer[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AAAAAA08000000"
    )
        port map (
      I0 => \rTimer[9]_i_4_n_0\,
      I1 => \rTimer_reg_n_0_[6]\,
      I2 => \^rtimer_reg[2]_0\,
      I3 => \rTimer_reg_n_0_[4]\,
      I4 => \rTimer_reg_n_0_[5]\,
      I5 => \rTimer_reg_n_0_[7]\,
      O => rTimer(7)
    );
\rTimer[7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \rTimer_reg_n_0_[2]\,
      I1 => \rTimer_reg_n_0_[0]\,
      I2 => \rTimer_reg_n_0_[1]\,
      I3 => \rTimer_reg_n_0_[3]\,
      O => \^rtimer_reg[2]_0\
    );
\rTimer[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DF002000"
    )
        port map (
      I0 => \rTimer_reg_n_0_[6]\,
      I1 => \rTimer[9]_i_3_n_0\,
      I2 => \rTimer_reg_n_0_[7]\,
      I3 => \rTimer[9]_i_4_n_0\,
      I4 => \rTimer_reg_n_0_[8]\,
      O => rTimer(8)
    );
\rTimer[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => \rPIR_nxt_state__0\(1),
      I1 => \rPIR_nxt_state__0\(4),
      I2 => \rPIR_nxt_state__0\(3),
      I3 => \rPIR_nxt_state__0\(2),
      I4 => \rPIR_nxt_state__0\(5),
      O => rPI_Reset
    );
\rTimer[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFF000020000000"
    )
        port map (
      I0 => \rTimer_reg_n_0_[7]\,
      I1 => \rTimer[9]_i_3_n_0\,
      I2 => \rTimer_reg_n_0_[6]\,
      I3 => \rTimer_reg_n_0_[8]\,
      I4 => \rTimer[9]_i_4_n_0\,
      I5 => \rTimer_reg_n_0_[9]\,
      O => rTimer(9)
    );
\rTimer[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \rTimer_reg_n_0_[2]\,
      I1 => \rTimer_reg_n_0_[0]\,
      I2 => \rTimer_reg_n_0_[1]\,
      I3 => \rTimer_reg_n_0_[3]\,
      I4 => \rTimer_reg_n_0_[4]\,
      I5 => \rTimer_reg_n_0_[5]\,
      O => \rTimer[9]_i_3_n_0\
    );
\rTimer[9]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rPIR_nxt_state__0\(3),
      I1 => \rPIR_nxt_state__0\(5),
      O => \rTimer[9]_i_4_n_0\
    );
\rTimer_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rPI_Reset,
      CLR => iReset,
      D => rTimer(0),
      Q => \rTimer_reg_n_0_[0]\
    );
\rTimer_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rPI_Reset,
      CLR => iReset,
      D => rTimer(1),
      Q => \rTimer_reg_n_0_[1]\
    );
\rTimer_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rPI_Reset,
      CLR => iReset,
      D => rTimer(2),
      Q => \rTimer_reg_n_0_[2]\
    );
\rTimer_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rPI_Reset,
      CLR => iReset,
      D => rTimer(3),
      Q => \rTimer_reg_n_0_[3]\
    );
\rTimer_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rPI_Reset,
      CLR => iReset,
      D => rTimer(4),
      Q => \rTimer_reg_n_0_[4]\
    );
\rTimer_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rPI_Reset,
      CLR => iReset,
      D => rTimer(5),
      Q => \rTimer_reg_n_0_[5]\
    );
\rTimer_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rPI_Reset,
      CLR => iReset,
      D => rTimer(6),
      Q => \rTimer_reg_n_0_[6]\
    );
\rTimer_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rPI_Reset,
      CLR => iReset,
      D => rTimer(7),
      Q => \rTimer_reg_n_0_[7]\
    );
\rTimer_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rPI_Reset,
      CLR => iReset,
      D => rTimer(8),
      Q => \rTimer_reg_n_0_[8]\
    );
\rTimer_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rPI_Reset,
      CLR => iReset,
      D => rTimer(9),
      Q => \rTimer_reg_n_0_[9]\
    );
\r_N_i_cur_state[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^rready\,
      I1 => \rTimer_reg_n_0_[2]\,
      I2 => \rTimer_reg_n_0_[0]\,
      I3 => \rTimer_reg_n_0_[1]\,
      I4 => \rTimer_reg_n_0_[3]\,
      I5 => \^rtimer_reg[7]_0\,
      O => rReady_reg_1(0)
    );
\r_N_i_cur_state[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \rTimer_reg_n_0_[7]\,
      I1 => \rTimer_reg_n_0_[6]\,
      I2 => \rTimer_reg_n_0_[4]\,
      I3 => \rTimer_reg_n_0_[5]\,
      I4 => \rTimer_reg_n_0_[9]\,
      I5 => \rTimer_reg_n_0_[8]\,
      O => \^rtimer_reg[7]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_v2nfc_0_2_NPM_Toggle_POR is
  port (
    wSCC_PO_reset_Last : out STD_LOGIC;
    \rTimer_reg[1]_0\ : out STD_LOGIC;
    \rTimer_reg[1]_1\ : out STD_LOGIC;
    wbCMDLast_SCC : out STD_LOGIC;
    \rTimer_reg[1]_2\ : out STD_LOGIC;
    \wPBR_Start0__0\ : out STD_LOGIC;
    \rTimer_reg[1]_3\ : out STD_LOGIC;
    rReady_reg_0 : out STD_LOGIC;
    wPO_Reset_PM_PHY : out STD_LOGIC;
    iSystemClock : in STD_LOGIC;
    iReset : in STD_LOGIC;
    \rMNG_cur_state[1]_i_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_rCurState_reg[12]\ : in STD_LOGIC;
    \rMNG_cur_state[1]_i_4_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_rDTO_cur_state_reg[2]\ : in STD_LOGIC;
    \rMNG_cur_state[1]_i_4_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_rDTO_cur_state_reg[2]_0\ : in STD_LOGIC;
    rTIM_cur_state : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rPOR_cur_state_reg[2]_0\ : in STD_LOGIC;
    \FSM_onehot_rDTO_cur_state_reg[2]_1\ : in STD_LOGIC;
    wPM_LastStep_PCG_PM : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_rDTO_cur_state_reg[2]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wPM_NANDPowerOnEvent_PCG_PM : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sys_top_v2nfc_0_2_NPM_Toggle_POR : entity is "NPM_Toggle_POR";
end sys_top_v2nfc_0_2_NPM_Toggle_POR;

architecture STRUCTURE of sys_top_v2nfc_0_2_NPM_Toggle_POR is
  signal rPOR_cur_state : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \rPOR_nxt_state__0\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal rPO_Reset_i_1_n_0 : STD_LOGIC;
  signal rReady : STD_LOGIC;
  signal \rReady_i_1__1_n_0\ : STD_LOGIC;
  signal rTimer : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \rTimer[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \rTimer[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \rTimer[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \rTimer[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \^rtimer_reg[1]_2\ : STD_LOGIC;
  signal \^rtimer_reg[1]_3\ : STD_LOGIC;
  signal wPOR_PO_Reset : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_rCurState[2]_i_2__1__0\ : label is "soft_lutpair398";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \rPOR_cur_state_reg[1]\ : label is "POR_RESET:0001,POR_RLOOP:1000,POR_READY:0010,POR_RFRST:0100";
  attribute FSM_ENCODED_STATES of \rPOR_cur_state_reg[2]\ : label is "POR_RESET:0001,POR_RLOOP:1000,POR_READY:0010,POR_RFRST:0100";
  attribute FSM_ENCODED_STATES of \rPOR_cur_state_reg[3]\ : label is "POR_RESET:0001,POR_RLOOP:1000,POR_READY:0010,POR_RFRST:0100";
  attribute SOFT_HLUTNM of rPO_Reset_i_1 : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \rReady_i_1__1\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \rTimer[0]_i_1__0\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \rTimer[1]_i_1__0\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \rTimer[2]_i_1__0\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \rTimer[3]_i_1__0\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \rWay0_Timer[3]_i_4\ : label is "soft_lutpair398";
begin
  \rTimer_reg[1]_2\ <= \^rtimer_reg[1]_2\;
  \rTimer_reg[1]_3\ <= \^rtimer_reg[1]_3\;
\FSM_onehot_rCurState[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555FFDFFFFF"
    )
        port map (
      I0 => \FSM_onehot_rCurState_reg[12]\,
      I1 => rTimer(1),
      I2 => rTimer(0),
      I3 => rTimer(2),
      I4 => rTimer(3),
      I5 => rReady,
      O => \rTimer_reg[1]_1\
    );
\FSM_onehot_rCurState[2]_i_2__1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => rTimer(1),
      I1 => rTimer(0),
      I2 => rTimer(2),
      I3 => rTimer(3),
      O => \^rtimer_reg[1]_2\
    );
Inst_DQSOSERDES_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => wPOR_PO_Reset,
      I1 => Q(0),
      I2 => wPM_NANDPowerOnEvent_PCG_PM,
      O => wPO_Reset_PM_PHY
    );
\rCAData[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FBFFFFFFFFFF"
    )
        port map (
      I0 => rTimer(1),
      I1 => rTimer(0),
      I2 => rTimer(2),
      I3 => rTimer(3),
      I4 => rReady,
      I5 => \FSM_onehot_rCurState_reg[12]\,
      O => \rTimer_reg[1]_0\
    );
\rLCH_cur_state[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \^rtimer_reg[1]_3\,
      I1 => \FSM_onehot_rDTO_cur_state_reg[2]\,
      I2 => \FSM_onehot_rDTO_cur_state_reg[2]_1\,
      I3 => \FSM_onehot_rDTO_cur_state_reg[2]_0\,
      I4 => wPM_LastStep_PCG_PM(0),
      I5 => \FSM_onehot_rDTO_cur_state_reg[2]_2\,
      O => \wPBR_Start0__0\
    );
\rLCH_cur_state[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAABAAAAA"
    )
        port map (
      I0 => wPM_LastStep_PCG_PM(2),
      I1 => rTimer(1),
      I2 => rTimer(0),
      I3 => rTimer(2),
      I4 => rTimer(3),
      I5 => wPM_LastStep_PCG_PM(1),
      O => \^rtimer_reg[1]_3\
    );
\rMNG_cur_state[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^rtimer_reg[1]_2\,
      I1 => \rMNG_cur_state[1]_i_4\(0),
      I2 => \rMNG_cur_state[1]_i_4_0\(0),
      I3 => \FSM_onehot_rDTO_cur_state_reg[2]\,
      I4 => \rMNG_cur_state[1]_i_4_1\(0),
      I5 => \FSM_onehot_rDTO_cur_state_reg[2]_0\,
      O => wbCMDLast_SCC
    );
\rPOR_cur_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFEFBFEEBFEEB"
    )
        port map (
      I0 => rTIM_cur_state(0),
      I1 => rPOR_cur_state(2),
      I2 => rPOR_cur_state(1),
      I3 => rPOR_cur_state(3),
      I4 => \^rtimer_reg[1]_2\,
      I5 => \rPOR_cur_state_reg[2]_0\,
      O => \rPOR_nxt_state__0\(1)
    );
\rPOR_cur_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000540"
    )
        port map (
      I0 => rTIM_cur_state(0),
      I1 => \^rtimer_reg[1]_2\,
      I2 => rPOR_cur_state(3),
      I3 => rPOR_cur_state(1),
      I4 => rPOR_cur_state(2),
      I5 => \rPOR_cur_state_reg[2]_0\,
      O => \rPOR_nxt_state__0\(2)
    );
\rPOR_cur_state[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000212"
    )
        port map (
      I0 => rPOR_cur_state(2),
      I1 => rPOR_cur_state(1),
      I2 => rPOR_cur_state(3),
      I3 => \^rtimer_reg[1]_2\,
      I4 => rTIM_cur_state(0),
      O => \rPOR_nxt_state__0\(3)
    );
\rPOR_cur_state_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \rPOR_nxt_state__0\(1),
      Q => rPOR_cur_state(1)
    );
\rPOR_cur_state_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \rPOR_nxt_state__0\(2),
      Q => rPOR_cur_state(2)
    );
\rPOR_cur_state_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \rPOR_nxt_state__0\(3),
      Q => rPOR_cur_state(3)
    );
rPO_Reset_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rPOR_nxt_state__0\(3),
      I1 => \rPOR_nxt_state__0\(2),
      O => rPO_Reset_i_1_n_0
    );
rPO_Reset_reg: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => rPO_Reset_i_1_n_0,
      Q => wPOR_PO_Reset
    );
\rReady_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rPOR_nxt_state__0\(2),
      I1 => \rPOR_nxt_state__0\(3),
      O => \rReady_i_1__1_n_0\
    );
rReady_reg: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \rReady_i_1__1_n_0\,
      Q => rReady
    );
\rTimer[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rPOR_nxt_state__0\(3),
      I1 => rTimer(0),
      O => \rTimer[0]_i_1__0_n_0\
    );
\rTimer[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \rPOR_nxt_state__0\(3),
      I1 => rTimer(0),
      I2 => rTimer(1),
      O => \rTimer[1]_i_1__0_n_0\
    );
\rTimer[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \rPOR_nxt_state__0\(3),
      I1 => rTimer(1),
      I2 => rTimer(0),
      I3 => rTimer(2),
      O => \rTimer[2]_i_1__0_n_0\
    );
\rTimer[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \rPOR_nxt_state__0\(3),
      I1 => rTimer(2),
      I2 => rTimer(0),
      I3 => rTimer(1),
      I4 => rTimer(3),
      O => \rTimer[3]_i_1__0_n_0\
    );
\rTimer_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \rTimer[0]_i_1__0_n_0\,
      Q => rTimer(0)
    );
\rTimer_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \rTimer[1]_i_1__0_n_0\,
      Q => rTimer(1)
    );
\rTimer_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \rTimer[2]_i_1__0_n_0\,
      Q => rTimer(2)
    );
\rTimer_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \rTimer[3]_i_1__0_n_0\,
      Q => rTimer(3)
    );
\rWay0_Timer[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \rMNG_cur_state[1]_i_4\(0),
      I1 => rTimer(3),
      I2 => rTimer(2),
      I3 => rTimer(0),
      I4 => rTimer(1),
      O => wSCC_PO_reset_Last
    );
\r_gFT_cur_state[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAEAA"
    )
        port map (
      I0 => rReady,
      I1 => rTimer(3),
      I2 => rTimer(2),
      I3 => rTimer(0),
      I4 => rTimer(1),
      O => rReady_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_v2nfc_0_2_NPM_Toggle_TIMER is
  port (
    rReady_reg_0 : out STD_LOGIC;
    wTM_PO_DQStrobe : out STD_LOGIC_VECTOR ( 0 to 0 );
    wTM_PO_ReadEnable : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rTIM_cur_state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rMNG_cur_state_reg[2]\ : out STD_LOGIC;
    wbCMDLast : out STD_LOGIC;
    \rPM_PCommand_reg[0]\ : out STD_LOGIC;
    \rPM_PCommand_reg[1]\ : out STD_LOGIC;
    \r_gFT_cur_state_reg[2]\ : out STD_LOGIC;
    \rPM_PCommand_reg[3]\ : out STD_LOGIC;
    rReady_reg_1 : out STD_LOGIC;
    \rNumOfCommand_reg[7]_0\ : out STD_LOGIC;
    \rPM_PCommand_reg[3]_0\ : out STD_LOGIC;
    \rPM_PCommand_reg[0]_0\ : out STD_LOGIC;
    \rPM_PCommand_reg[0]_1\ : out STD_LOGIC;
    rReady_reg_2 : out STD_LOGIC;
    \rPM_PCommand_reg[2]\ : out STD_LOGIC;
    \rPM_PCommand_reg[3]_1\ : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rReady_reg_3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rOpcode_reg[1]\ : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rNumOfCommand_reg[1]_0\ : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[9]\ : out STD_LOGIC;
    rReady_reg_4 : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rTIM_cur_state_reg[0]_1\ : out STD_LOGIC;
    \rTIM_cur_state_reg[2]_0\ : out STD_LOGIC;
    \rPCommand_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rPO_AddressLatchEnable_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rPCommand_reg[2]\ : out STD_LOGIC;
    \rPO_ReadEnable_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rTimer_reg[12]_0\ : out STD_LOGIC;
    \rPCommand_reg[2]_0\ : out STD_LOGIC;
    rDQSOutEnable_reg_0 : out STD_LOGIC;
    \rPO_ChipEnable_reg[15]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    iSystemClock : in STD_LOGIC;
    iReset : in STD_LOGIC;
    rDQSOutEnable_reg_1 : in STD_LOGIC;
    wbCMDLast_SCC : in STD_LOGIC;
    \rbH_ZdCounter[3]_i_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_gFT_cur_state_reg[3]\ : in STD_LOGIC;
    \r_gFT_cur_state_reg[3]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rPM_CAData_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rPM_PCommand_reg[1]_0\ : in STD_LOGIC;
    \FSM_onehot_rCurState_reg[12]\ : in STD_LOGIC;
    \rPM_PCommand_reg[1]_1\ : in STD_LOGIC;
    \rPM_PCommand_reg[3]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    wPBRReady : in STD_LOGIC;
    wPM_LastStep_PCG_PM : in STD_LOGIC_VECTOR ( 2 downto 0 );
    wPM_Ready_PCG_PM : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rPM_PCommandOption_reg[2]\ : in STD_LOGIC;
    \rPM_PCommandOption_reg[2]_0\ : in STD_LOGIC;
    \rPM_PCommand[3]_i_4__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_rCurState_reg[12]_0\ : in STD_LOGIC;
    \FSM_onehot_rCurState_reg[12]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_rCurState_reg[12]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_rCurState_reg[12]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_rCurState_reg[12]_4\ : in STD_LOGIC;
    \FSM_onehot_rCurState_reg[12]_5\ : in STD_LOGIC;
    \FSM_onehot_rCurState_reg[10]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_rCurState_reg[10]_0\ : in STD_LOGIC;
    \rMNG_cur_state[3]_i_2_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rCAData[6]_i_4__0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rUsePresetC : in STD_LOGIC;
    rReady_0 : in STD_LOGIC;
    \FSM_onehot_rCurState_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rMNG_cur_state_reg[3]\ : in STD_LOGIC;
    \rMNG_cur_state_reg[3]_0\ : in STD_LOGIC;
    \rMNG_cur_state_reg[3]_1\ : in STD_LOGIC;
    \rMNG_cur_state[3]_i_2_1\ : in STD_LOGIC;
    wSCC_PO_reset_Last : in STD_LOGIC;
    \rTIM_cur_state_reg[2]_1\ : in STD_LOGIC;
    wPM_PCommandOption_PCG_PM : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rPO_WriteEnable_reg[3]_0\ : in STD_LOGIC;
    \rPO_DQStrobe_reg[7]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \rPO_DQStrobe_reg[7]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wPBR_PO_DQStrobe : in STD_LOGIC_VECTOR ( 0 to 0 );
    wCAL_PO_CommandLatchEnable : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rPO_AddressLatchEnable_reg[3]_1\ : in STD_LOGIC;
    wDO_PO_AddressLatchEnable : in STD_LOGIC_VECTOR ( 0 to 0 );
    wCAL_PO_AddressLatchEnable : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rPO_ReadEnable_reg[3]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wDI_DQSOutEnable : in STD_LOGIC;
    \rNumOfCommand_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \rPO_ChipEnable_reg[15]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sys_top_v2nfc_0_2_NPM_Toggle_TIMER : entity is "NPM_Toggle_TIMER";
end sys_top_v2nfc_0_2_NPM_Toggle_TIMER;

architecture STRUCTURE of sys_top_v2nfc_0_2_NPM_Toggle_TIMER is
  signal \FSM_onehot_rCurState[12]_i_2_n_0\ : STD_LOGIC;
  signal \Inst_NPCG_Toggle_Top/wBNC_P_read_AW30h_Last\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \rMNG_cur_state[3]_i_3_n_0\ : STD_LOGIC;
  signal \rMNG_cur_state[3]_i_8_n_0\ : STD_LOGIC;
  signal rNumOfCommand : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^rnumofcommand_reg[1]_0\ : STD_LOGIC;
  signal \^rnumofcommand_reg[7]_0\ : STD_LOGIC;
  signal \^ropcode_reg[1]\ : STD_LOGIC;
  signal \^rpcommand_reg[1]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^rpcommand_reg[2]\ : STD_LOGIC;
  signal \^rpm_pcommand_reg[3]\ : STD_LOGIC;
  signal \rPO_AddressLatchEnable[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \^rpo_addresslatchenable_reg[3]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rPO_CommandLatchEnable : STD_LOGIC;
  signal \rPO_CommandLatchEnable[3]_i_1_n_0\ : STD_LOGIC;
  signal \rPO_DQStrobe[7]_i_1_n_0\ : STD_LOGIC;
  signal \rPO_DQStrobe[7]_i_2_n_0\ : STD_LOGIC;
  signal \rPO_ReadEnable[3]_i_1_n_0\ : STD_LOGIC;
  signal \^rpo_readenable_reg[3]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \rPO_WriteEnable[3]_i_1_n_0\ : STD_LOGIC;
  signal \^rready_reg_0\ : STD_LOGIC;
  signal \^rready_reg_4\ : STD_LOGIC;
  signal rTIM_cur_state : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \^rtim_cur_state_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^rtim_cur_state_reg[0]_1\ : STD_LOGIC;
  signal \^rtim_cur_state_reg[2]_0\ : STD_LOGIC;
  signal \rTIM_nxt_state__0\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal rTimer : STD_LOGIC;
  signal \rTimer[10]_i_2_n_0\ : STD_LOGIC;
  signal \rTimer[14]_i_2_n_0\ : STD_LOGIC;
  signal \rTimer[15]_i_3_n_0\ : STD_LOGIC;
  signal \rTimer[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \rTimer[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \rTimer_reg_n_0_[0]\ : STD_LOGIC;
  signal \rTimer_reg_n_0_[10]\ : STD_LOGIC;
  signal \rTimer_reg_n_0_[11]\ : STD_LOGIC;
  signal \rTimer_reg_n_0_[12]\ : STD_LOGIC;
  signal \rTimer_reg_n_0_[13]\ : STD_LOGIC;
  signal \rTimer_reg_n_0_[14]\ : STD_LOGIC;
  signal \rTimer_reg_n_0_[15]\ : STD_LOGIC;
  signal \rTimer_reg_n_0_[1]\ : STD_LOGIC;
  signal \rTimer_reg_n_0_[2]\ : STD_LOGIC;
  signal \rTimer_reg_n_0_[3]\ : STD_LOGIC;
  signal \rTimer_reg_n_0_[4]\ : STD_LOGIC;
  signal \rTimer_reg_n_0_[5]\ : STD_LOGIC;
  signal \rTimer_reg_n_0_[6]\ : STD_LOGIC;
  signal \rTimer_reg_n_0_[7]\ : STD_LOGIC;
  signal \rTimer_reg_n_0_[8]\ : STD_LOGIC;
  signal \rTimer_reg_n_0_[9]\ : STD_LOGIC;
  signal \r_gFT_cur_state[10]_i_10_n_0\ : STD_LOGIC;
  signal \r_gFT_cur_state[10]_i_11_n_0\ : STD_LOGIC;
  signal \r_gFT_cur_state[10]_i_12_n_0\ : STD_LOGIC;
  signal \r_gFT_cur_state[10]_i_14_n_0\ : STD_LOGIC;
  signal \r_gFT_cur_state[10]_i_15_n_0\ : STD_LOGIC;
  signal \r_gFT_cur_state[10]_i_16_n_0\ : STD_LOGIC;
  signal \r_gFT_cur_state[10]_i_17_n_0\ : STD_LOGIC;
  signal \r_rST_cur_state[11]_i_14_n_0\ : STD_LOGIC;
  signal wTM_DQSOutEnable : STD_LOGIC;
  signal wTM_PO_AddressLatchEnable : STD_LOGIC_VECTOR ( 3 to 3 );
  signal wTM_PO_CommandLatchEnable : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \^wtm_po_dqstrobe\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^wtm_po_readenable\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal wTM_PO_WriteEnable : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \^wbcmdlast\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rMNG_cur_state[3]_i_5\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \rPM_NumOfData[2]_i_2\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \rPM_PCommandOption[0]_i_2\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \rPM_PCommandOption[0]_i_3\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \rPM_PCommand[3]_i_12__0\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \rTIM_cur_state[1]_i_2\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \rTIM_cur_state[3]_i_1\ : label is "soft_lutpair406";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \rTIM_cur_state_reg[0]\ : label is "TIM_RESET:0001,TIM_TLOOP:1000,TIM_READY:0010,TIM_T10ns:0100";
  attribute FSM_ENCODED_STATES of \rTIM_cur_state_reg[1]\ : label is "TIM_RESET:0001,TIM_TLOOP:1000,TIM_READY:0010,TIM_T10ns:0100";
  attribute FSM_ENCODED_STATES of \rTIM_cur_state_reg[2]\ : label is "TIM_RESET:0001,TIM_TLOOP:1000,TIM_READY:0010,TIM_T10ns:0100";
  attribute FSM_ENCODED_STATES of \rTIM_cur_state_reg[3]\ : label is "TIM_RESET:0001,TIM_TLOOP:1000,TIM_READY:0010,TIM_T10ns:0100";
  attribute SOFT_HLUTNM of \rTimer[0]_i_1__2\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \rTimer[10]_i_1\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \rTimer[11]_i_1\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \rTimer[12]_i_1\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \rTimer[13]_i_1\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \rTimer[15]_i_2\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \rTimer[15]_i_3\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \rTimer[1]_i_1__2\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \rTimer[2]_i_1__2\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \rTimer[3]_i_1__2\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \rTimer[5]_i_1__1\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \rTimer[6]_i_1__1\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \rTimer[7]_i_1__1\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \rTimer[8]_i_1__0\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \r_gFT_cur_state[10]_i_5\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \r_gFT_cur_state[9]_i_2\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \r_rST_cur_state[3]_i_3\ : label is "soft_lutpair411";
begin
  \rNumOfCommand_reg[1]_0\ <= \^rnumofcommand_reg[1]_0\;
  \rNumOfCommand_reg[7]_0\ <= \^rnumofcommand_reg[7]_0\;
  \rOpcode_reg[1]\ <= \^ropcode_reg[1]\;
  \rPCommand_reg[1]\(0) <= \^rpcommand_reg[1]\(0);
  \rPCommand_reg[2]\ <= \^rpcommand_reg[2]\;
  \rPM_PCommand_reg[3]\ <= \^rpm_pcommand_reg[3]\;
  \rPO_AddressLatchEnable_reg[3]_0\(0) <= \^rpo_addresslatchenable_reg[3]_0\(0);
  \rPO_ReadEnable_reg[3]_0\(0) <= \^rpo_readenable_reg[3]_0\(0);
  rReady_reg_0 <= \^rready_reg_0\;
  rReady_reg_4 <= \^rready_reg_4\;
  \rTIM_cur_state_reg[0]_0\(0) <= \^rtim_cur_state_reg[0]_0\(0);
  \rTIM_cur_state_reg[0]_1\ <= \^rtim_cur_state_reg[0]_1\;
  \rTIM_cur_state_reg[2]_0\ <= \^rtim_cur_state_reg[2]_0\;
  wTM_PO_DQStrobe(0) <= \^wtm_po_dqstrobe\(0);
  wTM_PO_ReadEnable(0) <= \^wtm_po_readenable\(0);
  wbCMDLast <= \^wbcmdlast\;
\FSM_onehot_rCurState[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0CAEAE0C0C0C0C"
    )
        port map (
      I0 => wPM_LastStep_PCG_PM(1),
      I1 => \FSM_onehot_rCurState_reg[12]_1\(1),
      I2 => \^rnumofcommand_reg[7]_0\,
      I3 => \^ropcode_reg[1]\,
      I4 => \FSM_onehot_rCurState_reg[10]\(0),
      I5 => \FSM_onehot_rCurState_reg[12]_1\(0),
      O => rReady_reg_3(0)
    );
\FSM_onehot_rCurState[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^rnumofcommand_reg[7]_0\,
      I1 => \FSM_onehot_rCurState_reg[10]\(1),
      I2 => \FSM_onehot_rCurState_reg[10]_0\,
      O => \^ropcode_reg[1]\
    );
\FSM_onehot_rCurState[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \^rnumofcommand_reg[7]_0\,
      I1 => \rMNG_cur_state[3]_i_2_0\(1),
      I2 => wPM_LastStep_PCG_PM(1),
      I3 => \rMNG_cur_state[3]_i_2_0\(0),
      O => \FSM_onehot_rCurState_reg[11]\(0)
    );
\FSM_onehot_rCurState[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFB00FB00FB00"
    )
        port map (
      I0 => \FSM_onehot_rCurState[12]_i_2_n_0\,
      I1 => \FSM_onehot_rCurState_reg[12]\,
      I2 => \FSM_onehot_rCurState_reg[12]_0\,
      I3 => \FSM_onehot_rCurState_reg[12]_1\(2),
      I4 => \FSM_onehot_rCurState_reg[12]_2\(0),
      I5 => \FSM_onehot_rCurState_reg[12]_3\(0),
      O => rReady_reg_3(1)
    );
\FSM_onehot_rCurState[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"575757FF"
    )
        port map (
      I0 => \FSM_onehot_rCurState_reg[12]_4\,
      I1 => \^rready_reg_0\,
      I2 => \^rnumofcommand_reg[7]_0\,
      I3 => wPM_LastStep_PCG_PM(0),
      I4 => \FSM_onehot_rCurState_reg[12]_5\,
      O => \FSM_onehot_rCurState[12]_i_2_n_0\
    );
\FSM_onehot_rCurState[1]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \^rnumofcommand_reg[7]_0\,
      I1 => \FSM_onehot_rCurState_reg[1]_0\(0),
      I2 => wPM_LastStep_PCG_PM(1),
      I3 => \FSM_onehot_rCurState_reg[1]_0\(1),
      O => \FSM_onehot_rCurState_reg[1]\(0)
    );
\FSM_onehot_rCurState[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \^rnumofcommand_reg[7]_0\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => wPM_LastStep_PCG_PM(1),
      O => \FSM_onehot_rCurState_reg[5]\(0)
    );
Inst_ALEOSERDES_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8FF0800F80008"
    )
        port map (
      I0 => \rPO_AddressLatchEnable_reg[3]_1\,
      I1 => wTM_PO_AddressLatchEnable(3),
      I2 => \rPO_DQStrobe_reg[7]_0\(2),
      I3 => \rPO_DQStrobe_reg[7]_0\(3),
      I4 => wDO_PO_AddressLatchEnable(0),
      I5 => wCAL_PO_AddressLatchEnable(0),
      O => \^rpo_addresslatchenable_reg[3]_0\(0)
    );
Inst_CLEOSERDES_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF004000000040"
    )
        port map (
      I0 => \rPO_DQStrobe_reg[7]_0\(1),
      I1 => \rPO_DQStrobe_reg[7]_0\(0),
      I2 => wTM_PO_CommandLatchEnable(3),
      I3 => \rPO_DQStrobe_reg[7]_0\(2),
      I4 => \rPO_DQStrobe_reg[7]_0\(3),
      I5 => wCAL_PO_CommandLatchEnable(0),
      O => \^rpcommand_reg[1]\(0)
    );
Inst_DQSOSERDES_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF100000001000"
    )
        port map (
      I0 => \rPO_DQStrobe_reg[7]_0\(2),
      I1 => \rPO_DQStrobe_reg[7]_0\(3),
      I2 => \rPO_DQStrobe_reg[7]_0\(0),
      I3 => \^wtm_po_dqstrobe\(0),
      I4 => \rPO_DQStrobe_reg[7]_0\(4),
      I5 => wPBR_PO_DQStrobe(0),
      O => \rPCommand_reg[2]_0\
    );
Inst_REOSERDES_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => \^wtm_po_readenable\(0),
      I1 => \rPO_DQStrobe_reg[7]_0\(0),
      I2 => \rPO_DQStrobe_reg[7]_0\(1),
      I3 => \rPO_ReadEnable_reg[3]_1\(0),
      O => \^rpo_readenable_reg[3]_0\(0)
    );
\rCAData[6]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA8AAAAAAA"
    )
        port map (
      I0 => \rCAData[6]_i_4__0\(1),
      I1 => \^rready_reg_4\,
      I2 => \FSM_onehot_rCurState_reg[12]_4\,
      I3 => \FSM_onehot_rCurState_reg[12]\,
      I4 => \rPM_PCommand_reg[1]_0\,
      I5 => rUsePresetC,
      O => \FSM_onehot_rCurState_reg[9]\
    );
\rCAData[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777F777F777FFFFF"
    )
        port map (
      I0 => \rPM_PCommandOption_reg[2]\,
      I1 => wPM_Ready_PCG_PM(0),
      I2 => \^rready_reg_0\,
      I3 => \^rnumofcommand_reg[7]_0\,
      I4 => rReady_0,
      I5 => wPM_LastStep_PCG_PM(2),
      O => \^rready_reg_4\
    );
rDQSOutEnable_buffer_inv_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => wTM_DQSOutEnable,
      I1 => \rPO_DQStrobe_reg[7]_0\(0),
      I2 => \rPO_DQStrobe_reg[7]_0\(1),
      I3 => wDI_DQSOutEnable,
      O => rDQSOutEnable_reg_0
    );
rDQSOutEnable_reg: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rPO_CommandLatchEnable,
      CLR => iReset,
      D => rDQSOutEnable_reg_1,
      Q => wTM_DQSOutEnable
    );
\rMNG_cur_state[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => \^wbcmdlast\,
      I1 => wbCMDLast_SCC,
      I2 => \rbH_ZdCounter[3]_i_3\(0),
      I3 => \rbH_ZdCounter[3]_i_3\(1),
      O => \rMNG_cur_state_reg[2]\
    );
\rMNG_cur_state[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \rMNG_cur_state[3]_i_3_n_0\,
      I1 => \rMNG_cur_state_reg[3]\,
      I2 => \Inst_NPCG_Toggle_Top/wBNC_P_read_AW30h_Last\,
      I3 => \rMNG_cur_state_reg[3]_0\,
      I4 => \rMNG_cur_state_reg[3]_1\,
      I5 => \rMNG_cur_state[3]_i_8_n_0\,
      O => \^wbcmdlast\
    );
\rMNG_cur_state[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000E000000"
    )
        port map (
      I0 => \rMNG_cur_state[3]_i_2_0\(2),
      I1 => \FSM_onehot_rCurState_reg[12]_1\(1),
      I2 => \r_gFT_cur_state[10]_i_10_n_0\,
      I3 => \r_gFT_cur_state[10]_i_11_n_0\,
      I4 => \r_gFT_cur_state[10]_i_12_n_0\,
      I5 => \^rnumofcommand_reg[1]_0\,
      O => \rMNG_cur_state[3]_i_3_n_0\
    );
\rMNG_cur_state[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \^rnumofcommand_reg[1]_0\,
      I1 => \r_gFT_cur_state[10]_i_12_n_0\,
      I2 => \r_gFT_cur_state[10]_i_11_n_0\,
      I3 => \r_gFT_cur_state[10]_i_10_n_0\,
      I4 => \rCAData[6]_i_4__0\(0),
      O => \Inst_NPCG_Toggle_Top/wBNC_P_read_AW30h_Last\
    );
\rMNG_cur_state[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00002000"
    )
        port map (
      I0 => \rMNG_cur_state[3]_i_2_1\,
      I1 => \r_gFT_cur_state[10]_i_10_n_0\,
      I2 => \r_gFT_cur_state[10]_i_11_n_0\,
      I3 => \r_gFT_cur_state[10]_i_12_n_0\,
      I4 => \^rnumofcommand_reg[1]_0\,
      I5 => wSCC_PO_reset_Last,
      O => \rMNG_cur_state[3]_i_8_n_0\
    );
\rNumOfCommand[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F7DD"
    )
        port map (
      I0 => \^rtim_cur_state_reg[0]_1\,
      I1 => \^rtim_cur_state_reg[2]_0\,
      I2 => \rTIM_cur_state_reg[2]_1\,
      I3 => \^rtim_cur_state_reg[0]_0\(0),
      I4 => \rTIM_nxt_state__0\(3),
      O => rPO_CommandLatchEnable
    );
\rNumOfCommand_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rPO_CommandLatchEnable,
      CLR => iReset,
      D => \rNumOfCommand_reg[15]_0\(0),
      Q => rNumOfCommand(0)
    );
\rNumOfCommand_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rPO_CommandLatchEnable,
      CLR => iReset,
      D => \rNumOfCommand_reg[15]_0\(10),
      Q => rNumOfCommand(10)
    );
\rNumOfCommand_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rPO_CommandLatchEnable,
      CLR => iReset,
      D => \rNumOfCommand_reg[15]_0\(11),
      Q => rNumOfCommand(11)
    );
\rNumOfCommand_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rPO_CommandLatchEnable,
      CLR => iReset,
      D => \rNumOfCommand_reg[15]_0\(12),
      Q => rNumOfCommand(12)
    );
\rNumOfCommand_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rPO_CommandLatchEnable,
      CLR => iReset,
      D => \rNumOfCommand_reg[15]_0\(13),
      Q => rNumOfCommand(13)
    );
\rNumOfCommand_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rPO_CommandLatchEnable,
      CLR => iReset,
      D => \rNumOfCommand_reg[15]_0\(14),
      Q => rNumOfCommand(14)
    );
\rNumOfCommand_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rPO_CommandLatchEnable,
      CLR => iReset,
      D => \rNumOfCommand_reg[15]_0\(15),
      Q => rNumOfCommand(15)
    );
\rNumOfCommand_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rPO_CommandLatchEnable,
      CLR => iReset,
      D => \rNumOfCommand_reg[15]_0\(1),
      Q => rNumOfCommand(1)
    );
\rNumOfCommand_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rPO_CommandLatchEnable,
      CLR => iReset,
      D => \rNumOfCommand_reg[15]_0\(2),
      Q => rNumOfCommand(2)
    );
\rNumOfCommand_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rPO_CommandLatchEnable,
      CLR => iReset,
      D => \rNumOfCommand_reg[15]_0\(3),
      Q => rNumOfCommand(3)
    );
\rNumOfCommand_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rPO_CommandLatchEnable,
      CLR => iReset,
      D => \rNumOfCommand_reg[15]_0\(4),
      Q => rNumOfCommand(4)
    );
\rNumOfCommand_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rPO_CommandLatchEnable,
      CLR => iReset,
      D => \rNumOfCommand_reg[15]_0\(5),
      Q => rNumOfCommand(5)
    );
\rNumOfCommand_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rPO_CommandLatchEnable,
      CLR => iReset,
      D => \rNumOfCommand_reg[15]_0\(6),
      Q => rNumOfCommand(6)
    );
\rNumOfCommand_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rPO_CommandLatchEnable,
      CLR => iReset,
      D => \rNumOfCommand_reg[15]_0\(7),
      Q => rNumOfCommand(7)
    );
\rNumOfCommand_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rPO_CommandLatchEnable,
      CLR => iReset,
      D => \rNumOfCommand_reg[15]_0\(8),
      Q => rNumOfCommand(8)
    );
\rNumOfCommand_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rPO_CommandLatchEnable,
      CLR => iReset,
      D => \rNumOfCommand_reg[15]_0\(9),
      Q => rNumOfCommand(9)
    );
\rPM_CAData[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^rpm_pcommand_reg[3]\,
      I1 => \rPM_CAData_reg[1]\(0),
      O => \r_gFT_cur_state_reg[2]\
    );
\rPM_NumOfData[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_gFT_cur_state_reg[3]\,
      I1 => \r_gFT_cur_state_reg[3]_0\(1),
      O => \rPM_PCommand_reg[1]\
    );
\rPM_PCommandOption[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => wPBRReady,
      I1 => \rPM_PCommand_reg[3]_2\(0),
      I2 => wPM_LastStep_PCG_PM(1),
      O => \rPM_PCommand_reg[0]_0\
    );
\rPM_PCommandOption[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_gFT_cur_state_reg[3]\,
      I1 => \rPM_PCommand[3]_i_4__0\(1),
      O => \rPM_PCommand_reg[2]\
    );
\rPM_PCommand[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF777FFFFFFFFF"
    )
        port map (
      I0 => wPM_Ready_PCG_PM(1),
      I1 => \rPM_PCommandOption_reg[2]\,
      I2 => \^rnumofcommand_reg[7]_0\,
      I3 => \^rready_reg_0\,
      I4 => \rPM_PCommandOption_reg[2]_0\,
      I5 => \rPM_PCommand[3]_i_4__0\(0),
      O => rReady_reg_2
    );
\rPM_PCommand[3]_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_gFT_cur_state_reg[3]\,
      I1 => \rPM_PCommand[3]_i_4__0\(2),
      O => \rPM_PCommand_reg[3]_1\
    );
\rPO_AddressLatchEnable[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \^rpo_addresslatchenable_reg[3]_0\(0),
      I1 => \^rtim_cur_state_reg[0]_1\,
      I2 => \^rtim_cur_state_reg[2]_0\,
      I3 => \rTIM_cur_state_reg[2]_1\,
      I4 => wPM_PCommandOption_PCG_PM(1),
      O => \rPO_AddressLatchEnable[3]_i_1__0_n_0\
    );
\rPO_AddressLatchEnable_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rPO_CommandLatchEnable,
      CLR => iReset,
      D => \rPO_AddressLatchEnable[3]_i_1__0_n_0\,
      Q => wTM_PO_AddressLatchEnable(3)
    );
\rPO_ChipEnable_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rPO_CommandLatchEnable,
      CLR => iReset,
      D => \rPO_ChipEnable_reg[15]_1\(2),
      Q => \rPO_ChipEnable_reg[15]_0\(2)
    );
\rPO_ChipEnable_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rPO_CommandLatchEnable,
      CLR => iReset,
      D => \rPO_ChipEnable_reg[15]_1\(3),
      Q => \rPO_ChipEnable_reg[15]_0\(3)
    );
\rPO_ChipEnable_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rPO_CommandLatchEnable,
      CLR => iReset,
      D => \rPO_ChipEnable_reg[15]_1\(4),
      Q => \rPO_ChipEnable_reg[15]_0\(4)
    );
\rPO_ChipEnable_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rPO_CommandLatchEnable,
      CLR => iReset,
      D => \rPO_ChipEnable_reg[15]_1\(5),
      Q => \rPO_ChipEnable_reg[15]_0\(5)
    );
\rPO_ChipEnable_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rPO_CommandLatchEnable,
      CLR => iReset,
      D => \rPO_ChipEnable_reg[15]_1\(6),
      Q => \rPO_ChipEnable_reg[15]_0\(6)
    );
\rPO_ChipEnable_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rPO_CommandLatchEnable,
      CLR => iReset,
      D => \rPO_ChipEnable_reg[15]_1\(7),
      Q => \rPO_ChipEnable_reg[15]_0\(7)
    );
\rPO_ChipEnable_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rPO_CommandLatchEnable,
      CLR => iReset,
      D => \rPO_ChipEnable_reg[15]_1\(0),
      Q => \rPO_ChipEnable_reg[15]_0\(0)
    );
\rPO_ChipEnable_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rPO_CommandLatchEnable,
      CLR => iReset,
      D => \rPO_ChipEnable_reg[15]_1\(1),
      Q => \rPO_ChipEnable_reg[15]_0\(1)
    );
\rPO_CommandLatchEnable[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \^rpcommand_reg[1]\(0),
      I1 => \^rtim_cur_state_reg[0]_1\,
      I2 => \^rtim_cur_state_reg[2]_0\,
      I3 => \rTIM_cur_state_reg[2]_1\,
      I4 => wPM_PCommandOption_PCG_PM(1),
      O => \rPO_CommandLatchEnable[3]_i_1_n_0\
    );
\rPO_CommandLatchEnable_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rPO_CommandLatchEnable,
      CLR => iReset,
      D => \rPO_CommandLatchEnable[3]_i_1_n_0\,
      Q => wTM_PO_CommandLatchEnable(3)
    );
\rPO_DQStrobe[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \rPO_DQStrobe[7]_i_2_n_0\,
      I1 => wPM_PCommandOption_PCG_PM(0),
      I2 => \rPO_DQStrobe_reg[7]_0\(4),
      I3 => \rTIM_cur_state_reg[2]_1\,
      I4 => \^rtim_cur_state_reg[2]_0\,
      I5 => \^rtim_cur_state_reg[0]_1\,
      O => \rPO_DQStrobe[7]_i_1_n_0\
    );
\rPO_DQStrobe[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F088"
    )
        port map (
      I0 => \^wtm_po_dqstrobe\(0),
      I1 => \rPO_DQStrobe_reg[7]_0\(0),
      I2 => \rPO_DQStrobe_reg[7]_1\(0),
      I3 => \rPO_DQStrobe_reg[7]_0\(2),
      I4 => \rPO_DQStrobe_reg[7]_0\(3),
      O => \rPO_DQStrobe[7]_i_2_n_0\
    );
\rPO_DQStrobe_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rPO_CommandLatchEnable,
      CLR => iReset,
      D => \rPO_DQStrobe[7]_i_1_n_0\,
      Q => \^wtm_po_dqstrobe\(0)
    );
\rPO_ReadEnable[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \^rpo_readenable_reg[3]_0\(0),
      I1 => \^rtim_cur_state_reg[0]_1\,
      I2 => \^rtim_cur_state_reg[2]_0\,
      I3 => \rTIM_cur_state_reg[2]_1\,
      I4 => wPM_PCommandOption_PCG_PM(1),
      O => \rPO_ReadEnable[3]_i_1_n_0\
    );
\rPO_ReadEnable_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rPO_CommandLatchEnable,
      CLR => iReset,
      D => \rPO_ReadEnable[3]_i_1_n_0\,
      Q => \^wtm_po_readenable\(0)
    );
\rPO_WriteEnable[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E0000000000000"
    )
        port map (
      I0 => \rPO_WriteEnable_reg[3]_0\,
      I1 => \^rpcommand_reg[2]\,
      I2 => wPM_PCommandOption_PCG_PM(1),
      I3 => \rTIM_cur_state_reg[2]_1\,
      I4 => \^rtim_cur_state_reg[2]_0\,
      I5 => \^rtim_cur_state_reg[0]_1\,
      O => \rPO_WriteEnable[3]_i_1_n_0\
    );
\rPO_WriteEnable[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \rPO_DQStrobe_reg[7]_0\(2),
      I1 => \rPO_DQStrobe_reg[7]_0\(3),
      I2 => wTM_PO_WriteEnable(3),
      I3 => \rPO_DQStrobe_reg[7]_0\(1),
      I4 => \rPO_DQStrobe_reg[7]_0\(0),
      O => \^rpcommand_reg[2]\
    );
\rPO_WriteEnable_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rPO_CommandLatchEnable,
      CLR => iReset,
      D => \rPO_WriteEnable[3]_i_1_n_0\,
      Q => wTM_PO_WriteEnable(3)
    );
rReady_reg: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rTimer,
      CLR => iReset,
      D => \rTIM_nxt_state__0\(1),
      Q => \^rready_reg_0\
    );
\rTIM_cur_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAFF"
    )
        port map (
      I0 => \^rtim_cur_state_reg[0]_0\(0),
      I1 => \rTIM_cur_state_reg[2]_1\,
      I2 => \^rtim_cur_state_reg[2]_0\,
      I3 => \^rtim_cur_state_reg[0]_1\,
      O => \rTIM_nxt_state__0\(1)
    );
\rTIM_cur_state[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => \^rnumofcommand_reg[7]_0\,
      I1 => rTIM_cur_state(2),
      I2 => rTIM_cur_state(3),
      I3 => rTIM_cur_state(1),
      O => \^rtim_cur_state_reg[2]_0\
    );
\rTIM_cur_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAA8880"
    )
        port map (
      I0 => \^rtim_cur_state_reg[0]_1\,
      I1 => \^rnumofcommand_reg[7]_0\,
      I2 => rTIM_cur_state(2),
      I3 => rTIM_cur_state(3),
      I4 => rTIM_cur_state(1),
      I5 => \rTIM_cur_state_reg[2]_1\,
      O => \rTIM_nxt_state__0\(2)
    );
\rTIM_cur_state[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => \^rtim_cur_state_reg[0]_1\,
      I1 => rTIM_cur_state(2),
      I2 => rTIM_cur_state(3),
      I3 => \^rnumofcommand_reg[7]_0\,
      O => \rTIM_nxt_state__0\(3)
    );
\rTIM_cur_state[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0116"
    )
        port map (
      I0 => \^rtim_cur_state_reg[0]_0\(0),
      I1 => rTIM_cur_state(1),
      I2 => rTIM_cur_state(2),
      I3 => rTIM_cur_state(3),
      O => \^rtim_cur_state_reg[0]_1\
    );
\rTIM_cur_state_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => iSystemClock,
      CE => '1',
      D => '0',
      PRE => iReset,
      Q => \^rtim_cur_state_reg[0]_0\(0)
    );
\rTIM_cur_state_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \rTIM_nxt_state__0\(1),
      Q => rTIM_cur_state(1)
    );
\rTIM_cur_state_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \rTIM_nxt_state__0\(2),
      Q => rTIM_cur_state(2)
    );
\rTIM_cur_state_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \rTIM_nxt_state__0\(3),
      Q => rTIM_cur_state(3)
    );
\rTimer[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rTIM_nxt_state__0\(3),
      I1 => \rTimer_reg_n_0_[0]\,
      O => p_0_in(0)
    );
\rTimer[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"84"
    )
        port map (
      I0 => \rTimer[10]_i_2_n_0\,
      I1 => \rTIM_nxt_state__0\(3),
      I2 => \rTimer_reg_n_0_[10]\,
      O => p_0_in(10)
    );
\rTimer[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFFFFF"
    )
        port map (
      I0 => \rTimer_reg_n_0_[6]\,
      I1 => \rTimer[9]_i_2__0_n_0\,
      I2 => \rTimer_reg_n_0_[7]\,
      I3 => \rTimer_reg_n_0_[8]\,
      I4 => \rTimer_reg_n_0_[9]\,
      O => \rTimer[10]_i_2_n_0\
    );
\rTimer[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"84"
    )
        port map (
      I0 => \rTimer[14]_i_2_n_0\,
      I1 => \rTIM_nxt_state__0\(3),
      I2 => \rTimer_reg_n_0_[11]\,
      O => p_0_in(11)
    );
\rTimer[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B040"
    )
        port map (
      I0 => \rTimer[14]_i_2_n_0\,
      I1 => \rTimer_reg_n_0_[11]\,
      I2 => \rTIM_nxt_state__0\(3),
      I3 => \rTimer_reg_n_0_[12]\,
      O => p_0_in(12)
    );
\rTimer[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7000800"
    )
        port map (
      I0 => \rTimer_reg_n_0_[12]\,
      I1 => \rTimer_reg_n_0_[11]\,
      I2 => \rTimer[14]_i_2_n_0\,
      I3 => \rTIM_nxt_state__0\(3),
      I4 => \rTimer_reg_n_0_[13]\,
      O => p_0_in(13)
    );
\rTimer[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF000040000000"
    )
        port map (
      I0 => \rTimer[14]_i_2_n_0\,
      I1 => \rTimer_reg_n_0_[11]\,
      I2 => \rTimer_reg_n_0_[12]\,
      I3 => \rTimer_reg_n_0_[13]\,
      I4 => \rTIM_nxt_state__0\(3),
      I5 => \rTimer_reg_n_0_[14]\,
      O => p_0_in(14)
    );
\rTimer[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFFFFFFFFFF"
    )
        port map (
      I0 => \rTimer_reg_n_0_[9]\,
      I1 => \rTimer_reg_n_0_[8]\,
      I2 => \rTimer_reg_n_0_[7]\,
      I3 => \rTimer[9]_i_2__0_n_0\,
      I4 => \rTimer_reg_n_0_[6]\,
      I5 => \rTimer_reg_n_0_[10]\,
      O => \rTimer[14]_i_2_n_0\
    );
\rTimer[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51665555"
    )
        port map (
      I0 => \rTIM_nxt_state__0\(3),
      I1 => \^rtim_cur_state_reg[0]_0\(0),
      I2 => \rTIM_cur_state_reg[2]_1\,
      I3 => \^rtim_cur_state_reg[2]_0\,
      I4 => \^rtim_cur_state_reg[0]_1\,
      O => rTimer
    );
\rTimer[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B040"
    )
        port map (
      I0 => \rTimer[15]_i_3_n_0\,
      I1 => \rTimer_reg_n_0_[14]\,
      I2 => \rTIM_nxt_state__0\(3),
      I3 => \rTimer_reg_n_0_[15]\,
      O => p_0_in(15)
    );
\rTimer[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFFF"
    )
        port map (
      I0 => \rTimer[14]_i_2_n_0\,
      I1 => \rTimer_reg_n_0_[11]\,
      I2 => \rTimer_reg_n_0_[12]\,
      I3 => \rTimer_reg_n_0_[13]\,
      O => \rTimer[15]_i_3_n_0\
    );
\rTimer[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \rTIM_nxt_state__0\(3),
      I1 => \rTimer_reg_n_0_[0]\,
      I2 => \rTimer_reg_n_0_[1]\,
      O => p_0_in(1)
    );
\rTimer[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \rTIM_nxt_state__0\(3),
      I1 => \rTimer_reg_n_0_[0]\,
      I2 => \rTimer_reg_n_0_[1]\,
      I3 => \rTimer_reg_n_0_[2]\,
      O => p_0_in(2)
    );
\rTimer[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \rTIM_nxt_state__0\(3),
      I1 => \rTimer_reg_n_0_[2]\,
      I2 => \rTimer_reg_n_0_[1]\,
      I3 => \rTimer_reg_n_0_[0]\,
      I4 => \rTimer_reg_n_0_[3]\,
      O => p_0_in(3)
    );
\rTimer[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \rTIM_nxt_state__0\(3),
      I1 => \rTimer_reg_n_0_[3]\,
      I2 => \rTimer_reg_n_0_[0]\,
      I3 => \rTimer_reg_n_0_[1]\,
      I4 => \rTimer_reg_n_0_[2]\,
      I5 => \rTimer_reg_n_0_[4]\,
      O => p_0_in(4)
    );
\rTimer[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \rTIM_nxt_state__0\(3),
      I1 => \rTimer[5]_i_2__0_n_0\,
      I2 => \rTimer_reg_n_0_[5]\,
      O => p_0_in(5)
    );
\rTimer[5]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \rTimer_reg_n_0_[4]\,
      I1 => \rTimer_reg_n_0_[3]\,
      I2 => \rTimer_reg_n_0_[0]\,
      I3 => \rTimer_reg_n_0_[1]\,
      I4 => \rTimer_reg_n_0_[2]\,
      O => \rTimer[5]_i_2__0_n_0\
    );
\rTimer[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \rTIM_nxt_state__0\(3),
      I1 => \rTimer[9]_i_2__0_n_0\,
      I2 => \rTimer_reg_n_0_[6]\,
      O => p_0_in(6)
    );
\rTimer[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A208"
    )
        port map (
      I0 => \rTIM_nxt_state__0\(3),
      I1 => \rTimer_reg_n_0_[6]\,
      I2 => \rTimer[9]_i_2__0_n_0\,
      I3 => \rTimer_reg_n_0_[7]\,
      O => p_0_in(7)
    );
\rTimer[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DF002000"
    )
        port map (
      I0 => \rTimer_reg_n_0_[6]\,
      I1 => \rTimer[9]_i_2__0_n_0\,
      I2 => \rTimer_reg_n_0_[7]\,
      I3 => \rTIM_nxt_state__0\(3),
      I4 => \rTimer_reg_n_0_[8]\,
      O => p_0_in(8)
    );
\rTimer[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF000008000000"
    )
        port map (
      I0 => \rTimer_reg_n_0_[8]\,
      I1 => \rTimer_reg_n_0_[7]\,
      I2 => \rTimer[9]_i_2__0_n_0\,
      I3 => \rTimer_reg_n_0_[6]\,
      I4 => \rTIM_nxt_state__0\(3),
      I5 => \rTimer_reg_n_0_[9]\,
      O => p_0_in(9)
    );
\rTimer[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \rTimer_reg_n_0_[2]\,
      I1 => \rTimer_reg_n_0_[1]\,
      I2 => \rTimer_reg_n_0_[0]\,
      I3 => \rTimer_reg_n_0_[3]\,
      I4 => \rTimer_reg_n_0_[4]\,
      I5 => \rTimer_reg_n_0_[5]\,
      O => \rTimer[9]_i_2__0_n_0\
    );
\rTimer_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rTimer,
      CLR => iReset,
      D => p_0_in(0),
      Q => \rTimer_reg_n_0_[0]\
    );
\rTimer_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rTimer,
      CLR => iReset,
      D => p_0_in(10),
      Q => \rTimer_reg_n_0_[10]\
    );
\rTimer_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rTimer,
      CLR => iReset,
      D => p_0_in(11),
      Q => \rTimer_reg_n_0_[11]\
    );
\rTimer_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rTimer,
      CLR => iReset,
      D => p_0_in(12),
      Q => \rTimer_reg_n_0_[12]\
    );
\rTimer_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rTimer,
      CLR => iReset,
      D => p_0_in(13),
      Q => \rTimer_reg_n_0_[13]\
    );
\rTimer_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rTimer,
      CLR => iReset,
      D => p_0_in(14),
      Q => \rTimer_reg_n_0_[14]\
    );
\rTimer_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rTimer,
      CLR => iReset,
      D => p_0_in(15),
      Q => \rTimer_reg_n_0_[15]\
    );
\rTimer_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rTimer,
      CLR => iReset,
      D => p_0_in(1),
      Q => \rTimer_reg_n_0_[1]\
    );
\rTimer_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rTimer,
      CLR => iReset,
      D => p_0_in(2),
      Q => \rTimer_reg_n_0_[2]\
    );
\rTimer_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rTimer,
      CLR => iReset,
      D => p_0_in(3),
      Q => \rTimer_reg_n_0_[3]\
    );
\rTimer_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rTimer,
      CLR => iReset,
      D => p_0_in(4),
      Q => \rTimer_reg_n_0_[4]\
    );
\rTimer_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rTimer,
      CLR => iReset,
      D => p_0_in(5),
      Q => \rTimer_reg_n_0_[5]\
    );
\rTimer_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rTimer,
      CLR => iReset,
      D => p_0_in(6),
      Q => \rTimer_reg_n_0_[6]\
    );
\rTimer_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rTimer,
      CLR => iReset,
      D => p_0_in(7),
      Q => \rTimer_reg_n_0_[7]\
    );
\rTimer_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rTimer,
      CLR => iReset,
      D => p_0_in(8),
      Q => \rTimer_reg_n_0_[8]\
    );
\rTimer_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rTimer,
      CLR => iReset,
      D => p_0_in(9),
      Q => \rTimer_reg_n_0_[9]\
    );
\r_gFT_cur_state[10]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \r_gFT_cur_state[10]_i_14_n_0\,
      I1 => rNumOfCommand(7),
      I2 => \rTimer_reg_n_0_[7]\,
      I3 => rNumOfCommand(6),
      I4 => \rTimer_reg_n_0_[6]\,
      I5 => \r_gFT_cur_state[10]_i_15_n_0\,
      O => \r_gFT_cur_state[10]_i_10_n_0\
    );
\r_gFT_cur_state[10]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0006000000000006"
    )
        port map (
      I0 => rTIM_cur_state(2),
      I1 => rTIM_cur_state(3),
      I2 => rTIM_cur_state(1),
      I3 => \^rtim_cur_state_reg[0]_0\(0),
      I4 => rNumOfCommand(15),
      I5 => \rTimer_reg_n_0_[15]\,
      O => \r_gFT_cur_state[10]_i_11_n_0\
    );
\r_gFT_cur_state[10]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \rTimer_reg_n_0_[12]\,
      I1 => rNumOfCommand(12),
      I2 => \rTimer_reg_n_0_[13]\,
      I3 => rNumOfCommand(13),
      I4 => rNumOfCommand(14),
      I5 => \rTimer_reg_n_0_[14]\,
      O => \r_gFT_cur_state[10]_i_12_n_0\
    );
\r_gFT_cur_state[10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \r_gFT_cur_state[10]_i_16_n_0\,
      I1 => rNumOfCommand(1),
      I2 => \rTimer_reg_n_0_[1]\,
      I3 => rNumOfCommand(0),
      I4 => \rTimer_reg_n_0_[0]\,
      I5 => \r_gFT_cur_state[10]_i_17_n_0\,
      O => \^rnumofcommand_reg[1]_0\
    );
\r_gFT_cur_state[10]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => rNumOfCommand(10),
      I1 => \rTimer_reg_n_0_[10]\,
      I2 => rNumOfCommand(9),
      I3 => \rTimer_reg_n_0_[9]\,
      O => \r_gFT_cur_state[10]_i_14_n_0\
    );
\r_gFT_cur_state[10]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => rNumOfCommand(11),
      I1 => \rTimer_reg_n_0_[11]\,
      I2 => rNumOfCommand(8),
      I3 => \rTimer_reg_n_0_[8]\,
      O => \r_gFT_cur_state[10]_i_15_n_0\
    );
\r_gFT_cur_state[10]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => rNumOfCommand(4),
      I1 => \rTimer_reg_n_0_[4]\,
      I2 => rNumOfCommand(3),
      I3 => \rTimer_reg_n_0_[3]\,
      O => \r_gFT_cur_state[10]_i_16_n_0\
    );
\r_gFT_cur_state[10]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => rNumOfCommand(5),
      I1 => \rTimer_reg_n_0_[5]\,
      I2 => rNumOfCommand(2),
      I3 => \rTimer_reg_n_0_[2]\,
      O => \r_gFT_cur_state[10]_i_17_n_0\
    );
\r_gFT_cur_state[10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \r_gFT_cur_state[10]_i_10_n_0\,
      I1 => \r_gFT_cur_state[10]_i_11_n_0\,
      I2 => \r_gFT_cur_state[10]_i_12_n_0\,
      I3 => \^rnumofcommand_reg[1]_0\,
      O => \^rnumofcommand_reg[7]_0\
    );
\r_gFT_cur_state[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_gFT_cur_state_reg[3]\,
      I1 => \r_gFT_cur_state_reg[3]_0\(2),
      O => \^rpm_pcommand_reg[3]\
    );
\r_gFT_cur_state[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_gFT_cur_state_reg[3]\,
      I1 => \r_gFT_cur_state_reg[3]_0\(0),
      O => \rPM_PCommand_reg[0]\
    );
\r_rST_cur_state[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7FFFFFFFFFFF"
    )
        port map (
      I0 => \rPM_PCommand_reg[3]_2\(0),
      I1 => \rPM_PCommand_reg[1]_0\,
      I2 => \FSM_onehot_rCurState_reg[12]\,
      I3 => \^rnumofcommand_reg[7]_0\,
      I4 => \^rready_reg_0\,
      I5 => \rPM_PCommand_reg[1]_1\,
      O => \rPM_PCommand_reg[0]_1\
    );
\r_rST_cur_state[11]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => rNumOfCommand(7),
      I1 => \rTimer_reg_n_0_[7]\,
      I2 => rNumOfCommand(6),
      I3 => \rTimer_reg_n_0_[6]\,
      O => \r_rST_cur_state[11]_i_14_n_0\
    );
\r_rST_cur_state[11]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \r_gFT_cur_state[10]_i_12_n_0\,
      I1 => \r_gFT_cur_state[10]_i_11_n_0\,
      I2 => \r_gFT_cur_state[10]_i_15_n_0\,
      I3 => \r_rST_cur_state[11]_i_14_n_0\,
      I4 => \r_gFT_cur_state[10]_i_14_n_0\,
      O => \rTimer_reg[12]_0\
    );
\r_rST_cur_state[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777FFFFFFFFFFFFF"
    )
        port map (
      I0 => \rPM_PCommand_reg[1]_0\,
      I1 => \FSM_onehot_rCurState_reg[12]\,
      I2 => \^rnumofcommand_reg[7]_0\,
      I3 => \^rready_reg_0\,
      I4 => \rPM_PCommand_reg[1]_1\,
      I5 => \rPM_PCommand_reg[3]_2\(2),
      O => rReady_reg_1
    );
\r_rST_cur_state[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => wPBRReady,
      I1 => \rPM_PCommand_reg[3]_2\(1),
      I2 => wPM_LastStep_PCG_PM(2),
      O => \rPM_PCommand_reg[3]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_v2nfc_0_2_NPhy_Toggle_Physical_Output_DDR100 is
  port (
    iDQSToNAND : out STD_LOGIC;
    iDQSOutEnable : out STD_LOGIC;
    iREToNAND : out STD_LOGIC;
    iWEToNAND : out STD_LOGIC;
    iALEToNAND : out STD_LOGIC;
    iCLEToNAND : out STD_LOGIC;
    iDQToNAND : out STD_LOGIC_VECTOR ( 7 downto 0 );
    iDQOutEnable : out STD_LOGIC_VECTOR ( 7 downto 0 );
    iCEToNAND : out STD_LOGIC_VECTOR ( 7 downto 0 );
    iOutputStrobeClock : in STD_LOGIC;
    iSystemClock : in STD_LOGIC;
    wPO_Reset_PM_PHY : in STD_LOGIC;
    Inst_DQSIOBUFDS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    iOutputDrivingClock : in STD_LOGIC;
    O_NAND_RE_P : in STD_LOGIC_VECTOR ( 2 downto 0 );
    O_NAND_WE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    O_NAND_ALE : in STD_LOGIC_VECTOR ( 0 to 0 );
    O_NAND_CLE : in STD_LOGIC_VECTOR ( 0 to 0 );
    wPO_DQ_PM_PHY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \O_NAND_CE[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \O_NAND_CE[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \O_NAND_CE[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \O_NAND_CE[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \O_NAND_CE[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \O_NAND_CE[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \O_NAND_CE[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \O_NAND_CE[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wDQSOutEnable_PM_PHY : in STD_LOGIC;
    wDQOutEnable_PM_PHY : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sys_top_v2nfc_0_2_NPhy_Toggle_Physical_Output_DDR100 : entity is "NPhy_Toggle_Physical_Output_DDR100";
end sys_top_v2nfc_0_2_NPhy_Toggle_Physical_Output_DDR100;

architecture STRUCTURE of sys_top_v2nfc_0_2_NPhy_Toggle_Physical_Output_DDR100 is
  signal rDQOutEnable_buffer_reg_inv_n_0 : STD_LOGIC;
  signal rDQOut_IOBUF_T : STD_LOGIC;
  signal rDQSOutEnable_buffer_reg_inv_n_0 : STD_LOGIC;
  signal rDQSOut_IOBUF_T : STD_LOGIC;
  signal \NLW_CEOSERDESBits[0].Inst_CEOSERDES_T_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_CEOSERDESBits[1].Inst_CEOSERDES_T_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_CEOSERDESBits[2].Inst_CEOSERDES_T_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_CEOSERDESBits[3].Inst_CEOSERDES_T_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_CEOSERDESBits[4].Inst_CEOSERDES_T_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_CEOSERDESBits[5].Inst_CEOSERDES_T_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_CEOSERDESBits[6].Inst_CEOSERDES_T_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_CEOSERDESBits[7].Inst_CEOSERDES_T_OUT_UNCONNECTED\ : STD_LOGIC;
  signal NLW_Inst_ALEOSERDES_T_OUT_UNCONNECTED : STD_LOGIC;
  signal NLW_Inst_CLEOSERDES_T_OUT_UNCONNECTED : STD_LOGIC;
  signal NLW_Inst_REOSERDES_T_OUT_UNCONNECTED : STD_LOGIC;
  signal NLW_Inst_WEOSERDES_T_OUT_UNCONNECTED : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \CEOSERDESBits[0].Inst_CEOSERDES\ : label is "PRIMITIVE";
  attribute box_type of \CEOSERDESBits[1].Inst_CEOSERDES\ : label is "PRIMITIVE";
  attribute box_type of \CEOSERDESBits[2].Inst_CEOSERDES\ : label is "PRIMITIVE";
  attribute box_type of \CEOSERDESBits[3].Inst_CEOSERDES\ : label is "PRIMITIVE";
  attribute box_type of \CEOSERDESBits[4].Inst_CEOSERDES\ : label is "PRIMITIVE";
  attribute box_type of \CEOSERDESBits[5].Inst_CEOSERDES\ : label is "PRIMITIVE";
  attribute box_type of \CEOSERDESBits[6].Inst_CEOSERDES\ : label is "PRIMITIVE";
  attribute box_type of \CEOSERDESBits[7].Inst_CEOSERDES\ : label is "PRIMITIVE";
  attribute box_type of \DQOSERDESBits[0].Inst_DQOSERDES\ : label is "PRIMITIVE";
  attribute box_type of \DQOSERDESBits[1].Inst_DQOSERDES\ : label is "PRIMITIVE";
  attribute box_type of \DQOSERDESBits[2].Inst_DQOSERDES\ : label is "PRIMITIVE";
  attribute box_type of \DQOSERDESBits[3].Inst_DQOSERDES\ : label is "PRIMITIVE";
  attribute box_type of \DQOSERDESBits[4].Inst_DQOSERDES\ : label is "PRIMITIVE";
  attribute box_type of \DQOSERDESBits[5].Inst_DQOSERDES\ : label is "PRIMITIVE";
  attribute box_type of \DQOSERDESBits[6].Inst_DQOSERDES\ : label is "PRIMITIVE";
  attribute box_type of \DQOSERDESBits[7].Inst_DQOSERDES\ : label is "PRIMITIVE";
  attribute box_type of Inst_ALEOSERDES : label is "PRIMITIVE";
  attribute box_type of Inst_CLEOSERDES : label is "PRIMITIVE";
  attribute box_type of Inst_DQSOSERDES : label is "PRIMITIVE";
  attribute box_type of Inst_REOSERDES : label is "PRIMITIVE";
  attribute box_type of Inst_WEOSERDES : label is "PRIMITIVE";
begin
\CEOSERDESBits[0].Inst_CEOSERDES\: unisim.vcomponents.OSERDESE3
    generic map(
      DATA_WIDTH => 4,
      INIT => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_RST_INVERTED => '0',
      ODDR_MODE => "FALSE",
      OSERDES_D_BYPASS => "FALSE",
      OSERDES_T_BYPASS => "FALSE",
      SIM_DEVICE => "ULTRASCALE_PLUS",
      SIM_VERSION => 2.000000
    )
        port map (
      CLK => iOutputDrivingClock,
      CLKDIV => iSystemClock,
      D(7) => \O_NAND_CE[0]\(0),
      D(6) => \O_NAND_CE[0]\(0),
      D(5) => \O_NAND_CE[0]\(0),
      D(4) => \O_NAND_CE[0]\(0),
      D(3) => \O_NAND_CE[0]\(0),
      D(2) => \O_NAND_CE[0]\(0),
      D(1) => \O_NAND_CE[0]\(0),
      D(0) => \O_NAND_CE[0]\(0),
      OQ => iCEToNAND(0),
      RST => wPO_Reset_PM_PHY,
      T => '0',
      T_OUT => \NLW_CEOSERDESBits[0].Inst_CEOSERDES_T_OUT_UNCONNECTED\
    );
\CEOSERDESBits[1].Inst_CEOSERDES\: unisim.vcomponents.OSERDESE3
    generic map(
      DATA_WIDTH => 4,
      INIT => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_RST_INVERTED => '0',
      ODDR_MODE => "FALSE",
      OSERDES_D_BYPASS => "FALSE",
      OSERDES_T_BYPASS => "FALSE",
      SIM_DEVICE => "ULTRASCALE_PLUS",
      SIM_VERSION => 2.000000
    )
        port map (
      CLK => iOutputDrivingClock,
      CLKDIV => iSystemClock,
      D(7) => \O_NAND_CE[1]\(0),
      D(6) => \O_NAND_CE[1]\(0),
      D(5) => \O_NAND_CE[1]\(0),
      D(4) => \O_NAND_CE[1]\(0),
      D(3) => \O_NAND_CE[1]\(0),
      D(2) => \O_NAND_CE[1]\(0),
      D(1) => \O_NAND_CE[1]\(0),
      D(0) => \O_NAND_CE[1]\(0),
      OQ => iCEToNAND(1),
      RST => wPO_Reset_PM_PHY,
      T => '0',
      T_OUT => \NLW_CEOSERDESBits[1].Inst_CEOSERDES_T_OUT_UNCONNECTED\
    );
\CEOSERDESBits[2].Inst_CEOSERDES\: unisim.vcomponents.OSERDESE3
    generic map(
      DATA_WIDTH => 4,
      INIT => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_RST_INVERTED => '0',
      ODDR_MODE => "FALSE",
      OSERDES_D_BYPASS => "FALSE",
      OSERDES_T_BYPASS => "FALSE",
      SIM_DEVICE => "ULTRASCALE_PLUS",
      SIM_VERSION => 2.000000
    )
        port map (
      CLK => iOutputDrivingClock,
      CLKDIV => iSystemClock,
      D(7) => \O_NAND_CE[2]\(0),
      D(6) => \O_NAND_CE[2]\(0),
      D(5) => \O_NAND_CE[2]\(0),
      D(4) => \O_NAND_CE[2]\(0),
      D(3) => \O_NAND_CE[2]\(0),
      D(2) => \O_NAND_CE[2]\(0),
      D(1) => \O_NAND_CE[2]\(0),
      D(0) => \O_NAND_CE[2]\(0),
      OQ => iCEToNAND(2),
      RST => wPO_Reset_PM_PHY,
      T => '0',
      T_OUT => \NLW_CEOSERDESBits[2].Inst_CEOSERDES_T_OUT_UNCONNECTED\
    );
\CEOSERDESBits[3].Inst_CEOSERDES\: unisim.vcomponents.OSERDESE3
    generic map(
      DATA_WIDTH => 4,
      INIT => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_RST_INVERTED => '0',
      ODDR_MODE => "FALSE",
      OSERDES_D_BYPASS => "FALSE",
      OSERDES_T_BYPASS => "FALSE",
      SIM_DEVICE => "ULTRASCALE_PLUS",
      SIM_VERSION => 2.000000
    )
        port map (
      CLK => iOutputDrivingClock,
      CLKDIV => iSystemClock,
      D(7) => \O_NAND_CE[3]\(0),
      D(6) => \O_NAND_CE[3]\(0),
      D(5) => \O_NAND_CE[3]\(0),
      D(4) => \O_NAND_CE[3]\(0),
      D(3) => \O_NAND_CE[3]\(0),
      D(2) => \O_NAND_CE[3]\(0),
      D(1) => \O_NAND_CE[3]\(0),
      D(0) => \O_NAND_CE[3]\(0),
      OQ => iCEToNAND(3),
      RST => wPO_Reset_PM_PHY,
      T => '0',
      T_OUT => \NLW_CEOSERDESBits[3].Inst_CEOSERDES_T_OUT_UNCONNECTED\
    );
\CEOSERDESBits[4].Inst_CEOSERDES\: unisim.vcomponents.OSERDESE3
    generic map(
      DATA_WIDTH => 4,
      INIT => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_RST_INVERTED => '0',
      ODDR_MODE => "FALSE",
      OSERDES_D_BYPASS => "FALSE",
      OSERDES_T_BYPASS => "FALSE",
      SIM_DEVICE => "ULTRASCALE_PLUS",
      SIM_VERSION => 2.000000
    )
        port map (
      CLK => iOutputDrivingClock,
      CLKDIV => iSystemClock,
      D(7) => \O_NAND_CE[4]\(0),
      D(6) => \O_NAND_CE[4]\(0),
      D(5) => \O_NAND_CE[4]\(0),
      D(4) => \O_NAND_CE[4]\(0),
      D(3) => \O_NAND_CE[4]\(0),
      D(2) => \O_NAND_CE[4]\(0),
      D(1) => \O_NAND_CE[4]\(0),
      D(0) => \O_NAND_CE[4]\(0),
      OQ => iCEToNAND(4),
      RST => wPO_Reset_PM_PHY,
      T => '0',
      T_OUT => \NLW_CEOSERDESBits[4].Inst_CEOSERDES_T_OUT_UNCONNECTED\
    );
\CEOSERDESBits[5].Inst_CEOSERDES\: unisim.vcomponents.OSERDESE3
    generic map(
      DATA_WIDTH => 4,
      INIT => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_RST_INVERTED => '0',
      ODDR_MODE => "FALSE",
      OSERDES_D_BYPASS => "FALSE",
      OSERDES_T_BYPASS => "FALSE",
      SIM_DEVICE => "ULTRASCALE_PLUS",
      SIM_VERSION => 2.000000
    )
        port map (
      CLK => iOutputDrivingClock,
      CLKDIV => iSystemClock,
      D(7) => \O_NAND_CE[5]\(0),
      D(6) => \O_NAND_CE[5]\(0),
      D(5) => \O_NAND_CE[5]\(0),
      D(4) => \O_NAND_CE[5]\(0),
      D(3) => \O_NAND_CE[5]\(0),
      D(2) => \O_NAND_CE[5]\(0),
      D(1) => \O_NAND_CE[5]\(0),
      D(0) => \O_NAND_CE[5]\(0),
      OQ => iCEToNAND(5),
      RST => wPO_Reset_PM_PHY,
      T => '0',
      T_OUT => \NLW_CEOSERDESBits[5].Inst_CEOSERDES_T_OUT_UNCONNECTED\
    );
\CEOSERDESBits[6].Inst_CEOSERDES\: unisim.vcomponents.OSERDESE3
    generic map(
      DATA_WIDTH => 4,
      INIT => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_RST_INVERTED => '0',
      ODDR_MODE => "FALSE",
      OSERDES_D_BYPASS => "FALSE",
      OSERDES_T_BYPASS => "FALSE",
      SIM_DEVICE => "ULTRASCALE_PLUS",
      SIM_VERSION => 2.000000
    )
        port map (
      CLK => iOutputDrivingClock,
      CLKDIV => iSystemClock,
      D(7) => \O_NAND_CE[6]\(0),
      D(6) => \O_NAND_CE[6]\(0),
      D(5) => \O_NAND_CE[6]\(0),
      D(4) => \O_NAND_CE[6]\(0),
      D(3) => \O_NAND_CE[6]\(0),
      D(2) => \O_NAND_CE[6]\(0),
      D(1) => \O_NAND_CE[6]\(0),
      D(0) => \O_NAND_CE[6]\(0),
      OQ => iCEToNAND(6),
      RST => wPO_Reset_PM_PHY,
      T => '0',
      T_OUT => \NLW_CEOSERDESBits[6].Inst_CEOSERDES_T_OUT_UNCONNECTED\
    );
\CEOSERDESBits[7].Inst_CEOSERDES\: unisim.vcomponents.OSERDESE3
    generic map(
      DATA_WIDTH => 4,
      INIT => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_RST_INVERTED => '0',
      ODDR_MODE => "FALSE",
      OSERDES_D_BYPASS => "FALSE",
      OSERDES_T_BYPASS => "FALSE",
      SIM_DEVICE => "ULTRASCALE_PLUS",
      SIM_VERSION => 2.000000
    )
        port map (
      CLK => iOutputDrivingClock,
      CLKDIV => iSystemClock,
      D(7) => \O_NAND_CE[7]\(0),
      D(6) => \O_NAND_CE[7]\(0),
      D(5) => \O_NAND_CE[7]\(0),
      D(4) => \O_NAND_CE[7]\(0),
      D(3) => \O_NAND_CE[7]\(0),
      D(2) => \O_NAND_CE[7]\(0),
      D(1) => \O_NAND_CE[7]\(0),
      D(0) => \O_NAND_CE[7]\(0),
      OQ => iCEToNAND(7),
      RST => wPO_Reset_PM_PHY,
      T => '0',
      T_OUT => \NLW_CEOSERDESBits[7].Inst_CEOSERDES_T_OUT_UNCONNECTED\
    );
\DQOSERDESBits[0].Inst_DQOSERDES\: unisim.vcomponents.OSERDESE3
    generic map(
      DATA_WIDTH => 4,
      INIT => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_RST_INVERTED => '0',
      ODDR_MODE => "FALSE",
      OSERDES_D_BYPASS => "FALSE",
      OSERDES_T_BYPASS => "FALSE",
      SIM_DEVICE => "ULTRASCALE_PLUS",
      SIM_VERSION => 2.000000
    )
        port map (
      CLK => iOutputDrivingClock,
      CLKDIV => iSystemClock,
      D(7) => wPO_DQ_PM_PHY(24),
      D(6) => wPO_DQ_PM_PHY(24),
      D(5) => wPO_DQ_PM_PHY(16),
      D(4) => wPO_DQ_PM_PHY(16),
      D(3) => wPO_DQ_PM_PHY(8),
      D(2) => wPO_DQ_PM_PHY(8),
      D(1) => wPO_DQ_PM_PHY(0),
      D(0) => wPO_DQ_PM_PHY(0),
      OQ => iDQToNAND(0),
      RST => wPO_Reset_PM_PHY,
      T => rDQOut_IOBUF_T,
      T_OUT => iDQOutEnable(0)
    );
\DQOSERDESBits[1].Inst_DQOSERDES\: unisim.vcomponents.OSERDESE3
    generic map(
      DATA_WIDTH => 4,
      INIT => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_RST_INVERTED => '0',
      ODDR_MODE => "FALSE",
      OSERDES_D_BYPASS => "FALSE",
      OSERDES_T_BYPASS => "FALSE",
      SIM_DEVICE => "ULTRASCALE_PLUS",
      SIM_VERSION => 2.000000
    )
        port map (
      CLK => iOutputDrivingClock,
      CLKDIV => iSystemClock,
      D(7) => wPO_DQ_PM_PHY(25),
      D(6) => wPO_DQ_PM_PHY(25),
      D(5) => wPO_DQ_PM_PHY(17),
      D(4) => wPO_DQ_PM_PHY(17),
      D(3) => wPO_DQ_PM_PHY(9),
      D(2) => wPO_DQ_PM_PHY(9),
      D(1) => wPO_DQ_PM_PHY(1),
      D(0) => wPO_DQ_PM_PHY(1),
      OQ => iDQToNAND(1),
      RST => wPO_Reset_PM_PHY,
      T => rDQOut_IOBUF_T,
      T_OUT => iDQOutEnable(1)
    );
\DQOSERDESBits[2].Inst_DQOSERDES\: unisim.vcomponents.OSERDESE3
    generic map(
      DATA_WIDTH => 4,
      INIT => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_RST_INVERTED => '0',
      ODDR_MODE => "FALSE",
      OSERDES_D_BYPASS => "FALSE",
      OSERDES_T_BYPASS => "FALSE",
      SIM_DEVICE => "ULTRASCALE_PLUS",
      SIM_VERSION => 2.000000
    )
        port map (
      CLK => iOutputDrivingClock,
      CLKDIV => iSystemClock,
      D(7) => wPO_DQ_PM_PHY(26),
      D(6) => wPO_DQ_PM_PHY(26),
      D(5) => wPO_DQ_PM_PHY(18),
      D(4) => wPO_DQ_PM_PHY(18),
      D(3) => wPO_DQ_PM_PHY(10),
      D(2) => wPO_DQ_PM_PHY(10),
      D(1) => wPO_DQ_PM_PHY(2),
      D(0) => wPO_DQ_PM_PHY(2),
      OQ => iDQToNAND(2),
      RST => wPO_Reset_PM_PHY,
      T => rDQOut_IOBUF_T,
      T_OUT => iDQOutEnable(2)
    );
\DQOSERDESBits[3].Inst_DQOSERDES\: unisim.vcomponents.OSERDESE3
    generic map(
      DATA_WIDTH => 4,
      INIT => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_RST_INVERTED => '0',
      ODDR_MODE => "FALSE",
      OSERDES_D_BYPASS => "FALSE",
      OSERDES_T_BYPASS => "FALSE",
      SIM_DEVICE => "ULTRASCALE_PLUS",
      SIM_VERSION => 2.000000
    )
        port map (
      CLK => iOutputDrivingClock,
      CLKDIV => iSystemClock,
      D(7) => wPO_DQ_PM_PHY(27),
      D(6) => wPO_DQ_PM_PHY(27),
      D(5) => wPO_DQ_PM_PHY(19),
      D(4) => wPO_DQ_PM_PHY(19),
      D(3) => wPO_DQ_PM_PHY(11),
      D(2) => wPO_DQ_PM_PHY(11),
      D(1) => wPO_DQ_PM_PHY(3),
      D(0) => wPO_DQ_PM_PHY(3),
      OQ => iDQToNAND(3),
      RST => wPO_Reset_PM_PHY,
      T => rDQOut_IOBUF_T,
      T_OUT => iDQOutEnable(3)
    );
\DQOSERDESBits[4].Inst_DQOSERDES\: unisim.vcomponents.OSERDESE3
    generic map(
      DATA_WIDTH => 4,
      INIT => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_RST_INVERTED => '0',
      ODDR_MODE => "FALSE",
      OSERDES_D_BYPASS => "FALSE",
      OSERDES_T_BYPASS => "FALSE",
      SIM_DEVICE => "ULTRASCALE_PLUS",
      SIM_VERSION => 2.000000
    )
        port map (
      CLK => iOutputDrivingClock,
      CLKDIV => iSystemClock,
      D(7) => wPO_DQ_PM_PHY(28),
      D(6) => wPO_DQ_PM_PHY(28),
      D(5) => wPO_DQ_PM_PHY(20),
      D(4) => wPO_DQ_PM_PHY(20),
      D(3) => wPO_DQ_PM_PHY(12),
      D(2) => wPO_DQ_PM_PHY(12),
      D(1) => wPO_DQ_PM_PHY(4),
      D(0) => wPO_DQ_PM_PHY(4),
      OQ => iDQToNAND(4),
      RST => wPO_Reset_PM_PHY,
      T => rDQOut_IOBUF_T,
      T_OUT => iDQOutEnable(4)
    );
\DQOSERDESBits[5].Inst_DQOSERDES\: unisim.vcomponents.OSERDESE3
    generic map(
      DATA_WIDTH => 4,
      INIT => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_RST_INVERTED => '0',
      ODDR_MODE => "FALSE",
      OSERDES_D_BYPASS => "FALSE",
      OSERDES_T_BYPASS => "FALSE",
      SIM_DEVICE => "ULTRASCALE_PLUS",
      SIM_VERSION => 2.000000
    )
        port map (
      CLK => iOutputDrivingClock,
      CLKDIV => iSystemClock,
      D(7) => wPO_DQ_PM_PHY(29),
      D(6) => wPO_DQ_PM_PHY(29),
      D(5) => wPO_DQ_PM_PHY(21),
      D(4) => wPO_DQ_PM_PHY(21),
      D(3) => wPO_DQ_PM_PHY(13),
      D(2) => wPO_DQ_PM_PHY(13),
      D(1) => wPO_DQ_PM_PHY(5),
      D(0) => wPO_DQ_PM_PHY(5),
      OQ => iDQToNAND(5),
      RST => wPO_Reset_PM_PHY,
      T => rDQOut_IOBUF_T,
      T_OUT => iDQOutEnable(5)
    );
\DQOSERDESBits[6].Inst_DQOSERDES\: unisim.vcomponents.OSERDESE3
    generic map(
      DATA_WIDTH => 4,
      INIT => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_RST_INVERTED => '0',
      ODDR_MODE => "FALSE",
      OSERDES_D_BYPASS => "FALSE",
      OSERDES_T_BYPASS => "FALSE",
      SIM_DEVICE => "ULTRASCALE_PLUS",
      SIM_VERSION => 2.000000
    )
        port map (
      CLK => iOutputDrivingClock,
      CLKDIV => iSystemClock,
      D(7) => wPO_DQ_PM_PHY(30),
      D(6) => wPO_DQ_PM_PHY(30),
      D(5) => wPO_DQ_PM_PHY(22),
      D(4) => wPO_DQ_PM_PHY(22),
      D(3) => wPO_DQ_PM_PHY(14),
      D(2) => wPO_DQ_PM_PHY(14),
      D(1) => wPO_DQ_PM_PHY(6),
      D(0) => wPO_DQ_PM_PHY(6),
      OQ => iDQToNAND(6),
      RST => wPO_Reset_PM_PHY,
      T => rDQOut_IOBUF_T,
      T_OUT => iDQOutEnable(6)
    );
\DQOSERDESBits[7].Inst_DQOSERDES\: unisim.vcomponents.OSERDESE3
    generic map(
      DATA_WIDTH => 4,
      INIT => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_RST_INVERTED => '0',
      ODDR_MODE => "FALSE",
      OSERDES_D_BYPASS => "FALSE",
      OSERDES_T_BYPASS => "FALSE",
      SIM_DEVICE => "ULTRASCALE_PLUS",
      SIM_VERSION => 2.000000
    )
        port map (
      CLK => iOutputDrivingClock,
      CLKDIV => iSystemClock,
      D(7) => wPO_DQ_PM_PHY(31),
      D(6) => wPO_DQ_PM_PHY(31),
      D(5) => wPO_DQ_PM_PHY(23),
      D(4) => wPO_DQ_PM_PHY(23),
      D(3) => wPO_DQ_PM_PHY(15),
      D(2) => wPO_DQ_PM_PHY(15),
      D(1) => wPO_DQ_PM_PHY(7),
      D(0) => wPO_DQ_PM_PHY(7),
      OQ => iDQToNAND(7),
      RST => wPO_Reset_PM_PHY,
      T => rDQOut_IOBUF_T,
      T_OUT => iDQOutEnable(7)
    );
Inst_ALEOSERDES: unisim.vcomponents.OSERDESE3
    generic map(
      DATA_WIDTH => 4,
      INIT => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_RST_INVERTED => '0',
      ODDR_MODE => "FALSE",
      OSERDES_D_BYPASS => "FALSE",
      OSERDES_T_BYPASS => "FALSE",
      SIM_DEVICE => "ULTRASCALE_PLUS",
      SIM_VERSION => 2.000000
    )
        port map (
      CLK => iOutputDrivingClock,
      CLKDIV => iSystemClock,
      D(7) => O_NAND_ALE(0),
      D(6) => O_NAND_ALE(0),
      D(5) => O_NAND_ALE(0),
      D(4) => O_NAND_ALE(0),
      D(3) => O_NAND_ALE(0),
      D(2) => O_NAND_ALE(0),
      D(1) => O_NAND_ALE(0),
      D(0) => O_NAND_ALE(0),
      OQ => iALEToNAND,
      RST => wPO_Reset_PM_PHY,
      T => '0',
      T_OUT => NLW_Inst_ALEOSERDES_T_OUT_UNCONNECTED
    );
Inst_CLEOSERDES: unisim.vcomponents.OSERDESE3
    generic map(
      DATA_WIDTH => 4,
      INIT => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_RST_INVERTED => '0',
      ODDR_MODE => "FALSE",
      OSERDES_D_BYPASS => "FALSE",
      OSERDES_T_BYPASS => "FALSE",
      SIM_DEVICE => "ULTRASCALE_PLUS",
      SIM_VERSION => 2.000000
    )
        port map (
      CLK => iOutputDrivingClock,
      CLKDIV => iSystemClock,
      D(7) => O_NAND_CLE(0),
      D(6) => O_NAND_CLE(0),
      D(5) => O_NAND_CLE(0),
      D(4) => O_NAND_CLE(0),
      D(3) => O_NAND_CLE(0),
      D(2) => O_NAND_CLE(0),
      D(1) => O_NAND_CLE(0),
      D(0) => O_NAND_CLE(0),
      OQ => iCLEToNAND,
      RST => wPO_Reset_PM_PHY,
      T => '0',
      T_OUT => NLW_Inst_CLEOSERDES_T_OUT_UNCONNECTED
    );
Inst_DQSOSERDES: unisim.vcomponents.OSERDESE3
    generic map(
      DATA_WIDTH => 4,
      INIT => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_RST_INVERTED => '0',
      ODDR_MODE => "FALSE",
      OSERDES_D_BYPASS => "FALSE",
      OSERDES_T_BYPASS => "FALSE",
      SIM_DEVICE => "ULTRASCALE_PLUS",
      SIM_VERSION => 2.000000
    )
        port map (
      CLK => iOutputStrobeClock,
      CLKDIV => iSystemClock,
      D(7 downto 4) => Inst_DQSIOBUFDS(3 downto 0),
      D(3 downto 0) => Inst_DQSIOBUFDS(3 downto 0),
      OQ => iDQSToNAND,
      RST => wPO_Reset_PM_PHY,
      T => rDQSOut_IOBUF_T,
      T_OUT => iDQSOutEnable
    );
Inst_REOSERDES: unisim.vcomponents.OSERDESE3
    generic map(
      DATA_WIDTH => 4,
      INIT => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_RST_INVERTED => '0',
      ODDR_MODE => "FALSE",
      OSERDES_D_BYPASS => "FALSE",
      OSERDES_T_BYPASS => "FALSE",
      SIM_DEVICE => "ULTRASCALE_PLUS",
      SIM_VERSION => 2.000000
    )
        port map (
      CLK => iOutputDrivingClock,
      CLKDIV => iSystemClock,
      D(7) => O_NAND_RE_P(2),
      D(6 downto 5) => O_NAND_RE_P(2 downto 1),
      D(4) => O_NAND_RE_P(1),
      D(3) => O_NAND_RE_P(2),
      D(2) => O_NAND_RE_P(2),
      D(1) => O_NAND_RE_P(0),
      D(0) => O_NAND_RE_P(0),
      OQ => iREToNAND,
      RST => wPO_Reset_PM_PHY,
      T => '0',
      T_OUT => NLW_Inst_REOSERDES_T_OUT_UNCONNECTED
    );
Inst_WEOSERDES: unisim.vcomponents.OSERDESE3
    generic map(
      DATA_WIDTH => 4,
      INIT => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_RST_INVERTED => '0',
      ODDR_MODE => "FALSE",
      OSERDES_D_BYPASS => "FALSE",
      OSERDES_T_BYPASS => "FALSE",
      SIM_DEVICE => "ULTRASCALE_PLUS",
      SIM_VERSION => 2.000000
    )
        port map (
      CLK => iOutputDrivingClock,
      CLKDIV => iSystemClock,
      D(7) => O_NAND_WE(2),
      D(6 downto 5) => O_NAND_WE(2 downto 1),
      D(4) => O_NAND_WE(1),
      D(3) => O_NAND_WE(1),
      D(2 downto 1) => O_NAND_WE(1 downto 0),
      D(0) => O_NAND_WE(0),
      OQ => iWEToNAND,
      RST => wPO_Reset_PM_PHY,
      T => '0',
      T_OUT => NLW_Inst_WEOSERDES_T_OUT_UNCONNECTED
    );
rDQOutEnable_buffer_reg_inv: unisim.vcomponents.FDSE
     port map (
      C => iSystemClock,
      CE => '1',
      D => wDQOutEnable_PM_PHY,
      Q => rDQOutEnable_buffer_reg_inv_n_0,
      S => wPO_Reset_PM_PHY
    );
rDQOut_IOBUF_T_reg: unisim.vcomponents.FDSE
     port map (
      C => iSystemClock,
      CE => '1',
      D => rDQOutEnable_buffer_reg_inv_n_0,
      Q => rDQOut_IOBUF_T,
      S => wPO_Reset_PM_PHY
    );
rDQSOutEnable_buffer_reg_inv: unisim.vcomponents.FDSE
     port map (
      C => iSystemClock,
      CE => '1',
      D => wDQSOutEnable_PM_PHY,
      Q => rDQSOutEnable_buffer_reg_inv_n_0,
      S => wPO_Reset_PM_PHY
    );
rDQSOut_IOBUF_T_reg: unisim.vcomponents.FDSE
     port map (
      C => iSystemClock,
      CE => '1',
      D => rDQSOutEnable_buffer_reg_inv_n_0,
      Q => rDQSOut_IOBUF_T,
      S => wPO_Reset_PM_PHY
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_v2nfc_0_2_NPhy_Toggle_Pinpad is
  port (
    oDQSFromNAND : out STD_LOGIC;
    O_NAND_WE : out STD_LOGIC;
    O_NAND_RE_P : out STD_LOGIC;
    O_NAND_RE_N : out STD_LOGIC;
    O_NAND_ALE : out STD_LOGIC;
    O_NAND_CLE : out STD_LOGIC;
    O_NAND_WP : out STD_LOGIC;
    oDQFromNAND : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O_NAND_CE : out STD_LOGIC_VECTOR ( 7 downto 0 );
    oRBFromNAND : out STD_LOGIC_VECTOR ( 7 downto 0 );
    IO_NAND_DQS_P : inout STD_LOGIC;
    IO_NAND_DQS_N : inout STD_LOGIC;
    IO_NAND_DQ : inout STD_LOGIC_VECTOR ( 7 downto 0 );
    iDQSToNAND : in STD_LOGIC;
    iDQSOutEnable : in STD_LOGIC;
    iWEToNAND : in STD_LOGIC;
    iREToNAND : in STD_LOGIC;
    iALEToNAND : in STD_LOGIC;
    iCLEToNAND : in STD_LOGIC;
    iDQToNAND : in STD_LOGIC_VECTOR ( 7 downto 0 );
    iDQOutEnable : in STD_LOGIC_VECTOR ( 7 downto 0 );
    iCEToNAND : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I_NAND_RB : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sys_top_v2nfc_0_2_NPhy_Toggle_Pinpad : entity is "NPhy_Toggle_Pinpad";
end sys_top_v2nfc_0_2_NPhy_Toggle_Pinpad;

architecture STRUCTURE of sys_top_v2nfc_0_2_NPhy_Toggle_Pinpad is
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of \CEs[0].Inst_CEOBUF\ : label is "DONT_CARE";
  attribute box_type : string;
  attribute box_type of \CEs[0].Inst_CEOBUF\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \CEs[1].Inst_CEOBUF\ : label is "DONT_CARE";
  attribute box_type of \CEs[1].Inst_CEOBUF\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \CEs[2].Inst_CEOBUF\ : label is "DONT_CARE";
  attribute box_type of \CEs[2].Inst_CEOBUF\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \CEs[3].Inst_CEOBUF\ : label is "DONT_CARE";
  attribute box_type of \CEs[3].Inst_CEOBUF\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \CEs[4].Inst_CEOBUF\ : label is "DONT_CARE";
  attribute box_type of \CEs[4].Inst_CEOBUF\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \CEs[5].Inst_CEOBUF\ : label is "DONT_CARE";
  attribute box_type of \CEs[5].Inst_CEOBUF\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \CEs[6].Inst_CEOBUF\ : label is "DONT_CARE";
  attribute box_type of \CEs[6].Inst_CEOBUF\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \CEs[7].Inst_CEOBUF\ : label is "DONT_CARE";
  attribute box_type of \CEs[7].Inst_CEOBUF\ : label is "PRIMITIVE";
  attribute box_type of \DQBits[0].Inst_DQIOBUF\ : label is "PRIMITIVE";
  attribute box_type of \DQBits[1].Inst_DQIOBUF\ : label is "PRIMITIVE";
  attribute box_type of \DQBits[2].Inst_DQIOBUF\ : label is "PRIMITIVE";
  attribute box_type of \DQBits[3].Inst_DQIOBUF\ : label is "PRIMITIVE";
  attribute box_type of \DQBits[4].Inst_DQIOBUF\ : label is "PRIMITIVE";
  attribute box_type of \DQBits[5].Inst_DQIOBUF\ : label is "PRIMITIVE";
  attribute box_type of \DQBits[6].Inst_DQIOBUF\ : label is "PRIMITIVE";
  attribute box_type of \DQBits[7].Inst_DQIOBUF\ : label is "PRIMITIVE";
  attribute CAPACITANCE of Inst_ALEOBUF : label is "DONT_CARE";
  attribute box_type of Inst_ALEOBUF : label is "PRIMITIVE";
  attribute CAPACITANCE of Inst_CLEOBUF : label is "DONT_CARE";
  attribute box_type of Inst_CLEOBUF : label is "PRIMITIVE";
  attribute box_type of Inst_DQSIOBUFDS : label is "PRIMITIVE";
  attribute CAPACITANCE of Inst_REOBUFDS : label is "DONT_CARE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of Inst_REOBUFDS : label is "OBUFDS";
  attribute box_type of Inst_REOBUFDS : label is "PRIMITIVE";
  attribute CAPACITANCE of Inst_WEOBUF : label is "DONT_CARE";
  attribute box_type of Inst_WEOBUF : label is "PRIMITIVE";
  attribute CAPACITANCE of Inst_WPOBUF : label is "DONT_CARE";
  attribute box_type of Inst_WPOBUF : label is "PRIMITIVE";
  attribute CAPACITANCE of \RBs[0].Inst_RBIBUF\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE : string;
  attribute IBUF_DELAY_VALUE of \RBs[0].Inst_RBIBUF\ : label is "0";
  attribute IFD_DELAY_VALUE : string;
  attribute IFD_DELAY_VALUE of \RBs[0].Inst_RBIBUF\ : label is "AUTO";
  attribute box_type of \RBs[0].Inst_RBIBUF\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \RBs[1].Inst_RBIBUF\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \RBs[1].Inst_RBIBUF\ : label is "0";
  attribute IFD_DELAY_VALUE of \RBs[1].Inst_RBIBUF\ : label is "AUTO";
  attribute box_type of \RBs[1].Inst_RBIBUF\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \RBs[2].Inst_RBIBUF\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \RBs[2].Inst_RBIBUF\ : label is "0";
  attribute IFD_DELAY_VALUE of \RBs[2].Inst_RBIBUF\ : label is "AUTO";
  attribute box_type of \RBs[2].Inst_RBIBUF\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \RBs[3].Inst_RBIBUF\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \RBs[3].Inst_RBIBUF\ : label is "0";
  attribute IFD_DELAY_VALUE of \RBs[3].Inst_RBIBUF\ : label is "AUTO";
  attribute box_type of \RBs[3].Inst_RBIBUF\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \RBs[4].Inst_RBIBUF\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \RBs[4].Inst_RBIBUF\ : label is "0";
  attribute IFD_DELAY_VALUE of \RBs[4].Inst_RBIBUF\ : label is "AUTO";
  attribute box_type of \RBs[4].Inst_RBIBUF\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \RBs[5].Inst_RBIBUF\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \RBs[5].Inst_RBIBUF\ : label is "0";
  attribute IFD_DELAY_VALUE of \RBs[5].Inst_RBIBUF\ : label is "AUTO";
  attribute box_type of \RBs[5].Inst_RBIBUF\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \RBs[6].Inst_RBIBUF\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \RBs[6].Inst_RBIBUF\ : label is "0";
  attribute IFD_DELAY_VALUE of \RBs[6].Inst_RBIBUF\ : label is "AUTO";
  attribute box_type of \RBs[6].Inst_RBIBUF\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \RBs[7].Inst_RBIBUF\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \RBs[7].Inst_RBIBUF\ : label is "0";
  attribute IFD_DELAY_VALUE of \RBs[7].Inst_RBIBUF\ : label is "AUTO";
  attribute box_type of \RBs[7].Inst_RBIBUF\ : label is "PRIMITIVE";
begin
\CEs[0].Inst_CEOBUF\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => iCEToNAND(0),
      O => O_NAND_CE(0)
    );
\CEs[1].Inst_CEOBUF\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => iCEToNAND(1),
      O => O_NAND_CE(1)
    );
\CEs[2].Inst_CEOBUF\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => iCEToNAND(2),
      O => O_NAND_CE(2)
    );
\CEs[3].Inst_CEOBUF\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => iCEToNAND(3),
      O => O_NAND_CE(3)
    );
\CEs[4].Inst_CEOBUF\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => iCEToNAND(4),
      O => O_NAND_CE(4)
    );
\CEs[5].Inst_CEOBUF\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => iCEToNAND(5),
      O => O_NAND_CE(5)
    );
\CEs[6].Inst_CEOBUF\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => iCEToNAND(6),
      O => O_NAND_CE(6)
    );
\CEs[7].Inst_CEOBUF\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => iCEToNAND(7),
      O => O_NAND_CE(7)
    );
\DQBits[0].Inst_DQIOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => iDQToNAND(0),
      IO => IO_NAND_DQ(0),
      O => oDQFromNAND(0),
      T => iDQOutEnable(0)
    );
\DQBits[1].Inst_DQIOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => iDQToNAND(1),
      IO => IO_NAND_DQ(1),
      O => oDQFromNAND(1),
      T => iDQOutEnable(1)
    );
\DQBits[2].Inst_DQIOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => iDQToNAND(2),
      IO => IO_NAND_DQ(2),
      O => oDQFromNAND(2),
      T => iDQOutEnable(2)
    );
\DQBits[3].Inst_DQIOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => iDQToNAND(3),
      IO => IO_NAND_DQ(3),
      O => oDQFromNAND(3),
      T => iDQOutEnable(3)
    );
\DQBits[4].Inst_DQIOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => iDQToNAND(4),
      IO => IO_NAND_DQ(4),
      O => oDQFromNAND(4),
      T => iDQOutEnable(4)
    );
\DQBits[5].Inst_DQIOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => iDQToNAND(5),
      IO => IO_NAND_DQ(5),
      O => oDQFromNAND(5),
      T => iDQOutEnable(5)
    );
\DQBits[6].Inst_DQIOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => iDQToNAND(6),
      IO => IO_NAND_DQ(6),
      O => oDQFromNAND(6),
      T => iDQOutEnable(6)
    );
\DQBits[7].Inst_DQIOBUF\: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => iDQToNAND(7),
      IO => IO_NAND_DQ(7),
      O => oDQFromNAND(7),
      T => iDQOutEnable(7)
    );
Inst_ALEOBUF: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => iALEToNAND,
      O => O_NAND_ALE
    );
Inst_CLEOBUF: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => iCLEToNAND,
      O => O_NAND_CLE
    );
Inst_DQSIOBUFDS: unisim.vcomponents.IOBUFDS
    generic map(
      DIFF_TERM => "FALSE",
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => iDQSToNAND,
      IO => IO_NAND_DQS_P,
      IOB => IO_NAND_DQS_N,
      O => oDQSFromNAND,
      T => iDQSOutEnable
    );
Inst_REOBUFDS: unisim.vcomponents.OBUFDS
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => iREToNAND,
      O => O_NAND_RE_P,
      OB => O_NAND_RE_N
    );
Inst_WEOBUF: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => iWEToNAND,
      O => O_NAND_WE
    );
Inst_WPOBUF: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => '1',
      O => O_NAND_WP
    );
\RBs[0].Inst_RBIBUF\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => I_NAND_RB(0),
      O => oRBFromNAND(0)
    );
\RBs[1].Inst_RBIBUF\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => I_NAND_RB(1),
      O => oRBFromNAND(1)
    );
\RBs[2].Inst_RBIBUF\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => I_NAND_RB(2),
      O => oRBFromNAND(2)
    );
\RBs[3].Inst_RBIBUF\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => I_NAND_RB(3),
      O => oRBFromNAND(3)
    );
\RBs[4].Inst_RBIBUF\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => I_NAND_RB(4),
      O => oRBFromNAND(4)
    );
\RBs[5].Inst_RBIBUF\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => I_NAND_RB(5),
      O => oRBFromNAND(5)
    );
\RBs[6].Inst_RBIBUF\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => I_NAND_RB(6),
      O => oRBFromNAND(6)
    );
\RBs[7].Inst_RBIBUF\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => I_NAND_RB(7),
      O => oRBFromNAND(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_v2nfc_0_2_xpm_cdc_async_rst is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of sys_top_v2nfc_0_2_xpm_cdc_async_rst : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of sys_top_v2nfc_0_2_xpm_cdc_async_rst : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of sys_top_v2nfc_0_2_xpm_cdc_async_rst : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of sys_top_v2nfc_0_2_xpm_cdc_async_rst : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sys_top_v2nfc_0_2_xpm_cdc_async_rst : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of sys_top_v2nfc_0_2_xpm_cdc_async_rst : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of sys_top_v2nfc_0_2_xpm_cdc_async_rst : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of sys_top_v2nfc_0_2_xpm_cdc_async_rst : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of sys_top_v2nfc_0_2_xpm_cdc_async_rst : entity is "ASYNC_RST";
end sys_top_v2nfc_0_2_xpm_cdc_async_rst;

architecture STRUCTURE of sys_top_v2nfc_0_2_xpm_cdc_async_rst is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_v2nfc_0_2_xpm_memory_base is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 8 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of sys_top_v2nfc_0_2_xpm_memory_base : entity is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of sys_top_v2nfc_0_2_xpm_memory_base : entity is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of sys_top_v2nfc_0_2_xpm_memory_base : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of sys_top_v2nfc_0_2_xpm_memory_base : entity is 9;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of sys_top_v2nfc_0_2_xpm_memory_base : entity is 9;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of sys_top_v2nfc_0_2_xpm_memory_base : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of sys_top_v2nfc_0_2_xpm_memory_base : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of sys_top_v2nfc_0_2_xpm_memory_base : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of sys_top_v2nfc_0_2_xpm_memory_base : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of sys_top_v2nfc_0_2_xpm_memory_base : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of sys_top_v2nfc_0_2_xpm_memory_base : entity is "0";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of sys_top_v2nfc_0_2_xpm_memory_base : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of sys_top_v2nfc_0_2_xpm_memory_base : entity is 0;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of sys_top_v2nfc_0_2_xpm_memory_base : entity is 144;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of sys_top_v2nfc_0_2_xpm_memory_base : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of sys_top_v2nfc_0_2_xpm_memory_base : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of sys_top_v2nfc_0_2_xpm_memory_base : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sys_top_v2nfc_0_2_xpm_memory_base : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of sys_top_v2nfc_0_2_xpm_memory_base : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of sys_top_v2nfc_0_2_xpm_memory_base : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of sys_top_v2nfc_0_2_xpm_memory_base : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of sys_top_v2nfc_0_2_xpm_memory_base : entity is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of sys_top_v2nfc_0_2_xpm_memory_base : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of sys_top_v2nfc_0_2_xpm_memory_base : entity is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of sys_top_v2nfc_0_2_xpm_memory_base : entity is 9;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of sys_top_v2nfc_0_2_xpm_memory_base : entity is 9;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of sys_top_v2nfc_0_2_xpm_memory_base : entity is 9;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of sys_top_v2nfc_0_2_xpm_memory_base : entity is 9;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of sys_top_v2nfc_0_2_xpm_memory_base : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of sys_top_v2nfc_0_2_xpm_memory_base : entity is 9;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of sys_top_v2nfc_0_2_xpm_memory_base : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of sys_top_v2nfc_0_2_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of sys_top_v2nfc_0_2_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of sys_top_v2nfc_0_2_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of sys_top_v2nfc_0_2_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of sys_top_v2nfc_0_2_xpm_memory_base : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of sys_top_v2nfc_0_2_xpm_memory_base : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of sys_top_v2nfc_0_2_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of sys_top_v2nfc_0_2_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of sys_top_v2nfc_0_2_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of sys_top_v2nfc_0_2_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of sys_top_v2nfc_0_2_xpm_memory_base : entity is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of sys_top_v2nfc_0_2_xpm_memory_base : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of sys_top_v2nfc_0_2_xpm_memory_base : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of sys_top_v2nfc_0_2_xpm_memory_base : entity is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of sys_top_v2nfc_0_2_xpm_memory_base : entity is 9;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of sys_top_v2nfc_0_2_xpm_memory_base : entity is 9;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of sys_top_v2nfc_0_2_xpm_memory_base : entity is 9;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of sys_top_v2nfc_0_2_xpm_memory_base : entity is 9;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of sys_top_v2nfc_0_2_xpm_memory_base : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of sys_top_v2nfc_0_2_xpm_memory_base : entity is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of sys_top_v2nfc_0_2_xpm_memory_base : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of sys_top_v2nfc_0_2_xpm_memory_base : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of sys_top_v2nfc_0_2_xpm_memory_base : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of sys_top_v2nfc_0_2_xpm_memory_base : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of sys_top_v2nfc_0_2_xpm_memory_base : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of sys_top_v2nfc_0_2_xpm_memory_base : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of sys_top_v2nfc_0_2_xpm_memory_base : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of sys_top_v2nfc_0_2_xpm_memory_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of sys_top_v2nfc_0_2_xpm_memory_base : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of sys_top_v2nfc_0_2_xpm_memory_base : entity is 9;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of sys_top_v2nfc_0_2_xpm_memory_base : entity is 9;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of sys_top_v2nfc_0_2_xpm_memory_base : entity is 0;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of sys_top_v2nfc_0_2_xpm_memory_base : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of sys_top_v2nfc_0_2_xpm_memory_base : entity is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of sys_top_v2nfc_0_2_xpm_memory_base : entity is 12;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of sys_top_v2nfc_0_2_xpm_memory_base : entity is 12;
end sys_top_v2nfc_0_2_xpm_memory_base;

architecture STRUCTURE of sys_top_v2nfc_0_2_xpm_memory_base is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOF_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOG_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[0]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[1]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[2]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[3]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[4]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[5]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[6]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[7]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[8]\ : label is "no";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\ : label is 144;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\ : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\ : label is 8;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.doutb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(0),
      Q => doutb(0),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(1),
      Q => doutb(1),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(2),
      Q => doutb(2),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(3),
      Q => doutb(3),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(4),
      Q => doutb(4),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(5),
      Q => doutb(5),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(6),
      Q => doutb(6),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(7),
      Q => doutb(7),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(8),
      Q => doutb(8),
      R => '0'
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(1 downto 0),
      DIB(1 downto 0) => dina(3 downto 2),
      DIC(1 downto 0) => dina(5 downto 4),
      DID(1 downto 0) => dina(7 downto 6),
      DIE(1) => '0',
      DIE(0) => dina(8),
      DIF(1 downto 0) => B"00",
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(1 downto 0),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(3 downto 2),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(5 downto 4),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(7 downto 6),
      DOE(1) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOE_UNCONNECTED\(1),
      DOE(0) => \gen_rd_b.doutb_reg0\(8),
      DOF(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOF_UNCONNECTED\(1 downto 0),
      DOG(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOG_UNCONNECTED\(1 downto 0),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \sys_top_v2nfc_0_2_xpm_memory_base__parameterized0\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \sys_top_v2nfc_0_2_xpm_memory_base__parameterized0\ : entity is 14;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \sys_top_v2nfc_0_2_xpm_memory_base__parameterized0\ : entity is 13;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \sys_top_v2nfc_0_2_xpm_memory_base__parameterized0\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \sys_top_v2nfc_0_2_xpm_memory_base__parameterized0\ : entity is 16;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \sys_top_v2nfc_0_2_xpm_memory_base__parameterized0\ : entity is 32;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \sys_top_v2nfc_0_2_xpm_memory_base__parameterized0\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \sys_top_v2nfc_0_2_xpm_memory_base__parameterized0\ : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \sys_top_v2nfc_0_2_xpm_memory_base__parameterized0\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \sys_top_v2nfc_0_2_xpm_memory_base__parameterized0\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \sys_top_v2nfc_0_2_xpm_memory_base__parameterized0\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \sys_top_v2nfc_0_2_xpm_memory_base__parameterized0\ : entity is "0";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \sys_top_v2nfc_0_2_xpm_memory_base__parameterized0\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \sys_top_v2nfc_0_2_xpm_memory_base__parameterized0\ : entity is 0;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \sys_top_v2nfc_0_2_xpm_memory_base__parameterized0\ : entity is 262144;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \sys_top_v2nfc_0_2_xpm_memory_base__parameterized0\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \sys_top_v2nfc_0_2_xpm_memory_base__parameterized0\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \sys_top_v2nfc_0_2_xpm_memory_base__parameterized0\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \sys_top_v2nfc_0_2_xpm_memory_base__parameterized0\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \sys_top_v2nfc_0_2_xpm_memory_base__parameterized0\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \sys_top_v2nfc_0_2_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \sys_top_v2nfc_0_2_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \sys_top_v2nfc_0_2_xpm_memory_base__parameterized0\ : entity is 16384;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \sys_top_v2nfc_0_2_xpm_memory_base__parameterized0\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \sys_top_v2nfc_0_2_xpm_memory_base__parameterized0\ : entity is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \sys_top_v2nfc_0_2_xpm_memory_base__parameterized0\ : entity is 16;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \sys_top_v2nfc_0_2_xpm_memory_base__parameterized0\ : entity is 16;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \sys_top_v2nfc_0_2_xpm_memory_base__parameterized0\ : entity is 32;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \sys_top_v2nfc_0_2_xpm_memory_base__parameterized0\ : entity is 16;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \sys_top_v2nfc_0_2_xpm_memory_base__parameterized0\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \sys_top_v2nfc_0_2_xpm_memory_base__parameterized0\ : entity is 16;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \sys_top_v2nfc_0_2_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \sys_top_v2nfc_0_2_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \sys_top_v2nfc_0_2_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \sys_top_v2nfc_0_2_xpm_memory_base__parameterized0\ : entity is 2;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \sys_top_v2nfc_0_2_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \sys_top_v2nfc_0_2_xpm_memory_base__parameterized0\ : entity is 2;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \sys_top_v2nfc_0_2_xpm_memory_base__parameterized0\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \sys_top_v2nfc_0_2_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \sys_top_v2nfc_0_2_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \sys_top_v2nfc_0_2_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \sys_top_v2nfc_0_2_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \sys_top_v2nfc_0_2_xpm_memory_base__parameterized0\ : entity is 14;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \sys_top_v2nfc_0_2_xpm_memory_base__parameterized0\ : entity is 13;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \sys_top_v2nfc_0_2_xpm_memory_base__parameterized0\ : entity is 14;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \sys_top_v2nfc_0_2_xpm_memory_base__parameterized0\ : entity is 13;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \sys_top_v2nfc_0_2_xpm_memory_base__parameterized0\ : entity is 16;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \sys_top_v2nfc_0_2_xpm_memory_base__parameterized0\ : entity is 16;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \sys_top_v2nfc_0_2_xpm_memory_base__parameterized0\ : entity is 16;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \sys_top_v2nfc_0_2_xpm_memory_base__parameterized0\ : entity is 32;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \sys_top_v2nfc_0_2_xpm_memory_base__parameterized0\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \sys_top_v2nfc_0_2_xpm_memory_base__parameterized0\ : entity is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \sys_top_v2nfc_0_2_xpm_memory_base__parameterized0\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \sys_top_v2nfc_0_2_xpm_memory_base__parameterized0\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \sys_top_v2nfc_0_2_xpm_memory_base__parameterized0\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \sys_top_v2nfc_0_2_xpm_memory_base__parameterized0\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \sys_top_v2nfc_0_2_xpm_memory_base__parameterized0\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \sys_top_v2nfc_0_2_xpm_memory_base__parameterized0\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \sys_top_v2nfc_0_2_xpm_memory_base__parameterized0\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \sys_top_v2nfc_0_2_xpm_memory_base__parameterized0\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \sys_top_v2nfc_0_2_xpm_memory_base__parameterized0\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \sys_top_v2nfc_0_2_xpm_memory_base__parameterized0\ : entity is 16;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \sys_top_v2nfc_0_2_xpm_memory_base__parameterized0\ : entity is 32;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \sys_top_v2nfc_0_2_xpm_memory_base__parameterized0\ : entity is 1;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \sys_top_v2nfc_0_2_xpm_memory_base__parameterized0\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \sys_top_v2nfc_0_2_xpm_memory_base__parameterized0\ : entity is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \sys_top_v2nfc_0_2_xpm_memory_base__parameterized0\ : entity is 16;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \sys_top_v2nfc_0_2_xpm_memory_base__parameterized0\ : entity is 32;
end \sys_top_v2nfc_0_2_xpm_memory_base__parameterized0\;

architecture STRUCTURE of \sys_top_v2nfc_0_2_xpm_memory_base__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_3_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_136\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_137\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_138\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_139\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_36\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_37\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_38\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_39\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_40\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_41\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_42\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_43\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_44\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_45\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_46\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_47\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_48\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_49\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_50\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_51\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_52\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_53\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_54\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_55\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_56\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_57\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_58\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_59\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_60\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_61\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_62\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_63\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_64\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_65\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_66\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_67\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_3_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_4_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_136\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_137\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_138\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_139\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_36\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_37\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_38\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_39\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_40\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_41\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_42\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_43\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_44\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_45\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_46\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_47\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_48\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_49\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_50\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_51\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_52\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_53\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_54\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_55\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_56\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_57\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_58\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_59\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_60\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_61\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_62\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_63\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_64\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_65\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_66\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_67\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_3_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_4_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_136\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_137\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_138\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_139\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_36\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_37\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_38\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_39\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_40\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_41\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_42\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_43\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_44\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_45\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_46\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_47\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_48\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_49\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_50\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_51\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_52\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_53\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_54\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_55\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_56\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_57\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_58\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_59\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_60\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_61\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_62\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_63\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_64\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_65\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_66\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_67\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_3_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_4_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_136\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_137\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_138\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_139\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_36\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_37\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_38\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_39\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_40\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_41\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_42\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_43\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_44\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_45\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_46\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_47\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_48\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_49\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_50\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_51\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_52\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_53\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_54\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_55\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_56\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_57\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_58\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_59\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_60\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_61\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_62\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_63\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_64\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_65\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_66\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_67\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_3_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_4_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_136\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_137\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_138\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_139\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_36\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_37\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_38\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_39\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_40\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_41\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_42\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_43\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_44\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_45\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_46\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_47\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_48\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_49\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_50\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_51\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_52\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_53\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_54\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_55\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_56\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_57\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_58\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_59\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_60\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_61\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_62\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_63\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_64\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_65\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_66\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_67\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_3_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_4_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_136\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_137\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_138\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_139\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_36\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_37\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_38\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_39\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_40\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_41\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_42\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_43\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_44\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_45\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_46\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_47\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_48\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_49\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_50\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_51\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_52\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_53\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_54\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_55\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_56\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_57\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_58\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_59\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_60\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_61\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_62\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_63\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_64\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_65\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_66\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_67\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_3_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_4_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_136\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_137\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_138\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_139\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_36\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_37\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_38\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_39\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_40\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_41\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_42\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_43\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_44\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_45\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_46\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_47\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_48\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_49\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_50\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_51\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_52\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_53\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_54\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_55\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_56\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_57\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_58\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_59\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_60\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_61\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_62\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_63\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_64\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_65\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_66\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_67\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_3_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_4_n_0\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ : integer;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 2047;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is "p0_d16";
  attribute \MEM.PORTA.DATA_LSB\ : integer;
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ : integer;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 15;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ : integer;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 1023;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is "p0_d32";
  attribute \MEM.PORTB.DATA_LSB\ : integer;
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ : integer;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 31;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 262144;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 2047;
  attribute ram_aspect_ratio : integer;
  attribute ram_aspect_ratio of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 2;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 15;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_2\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_3\ : label is "soft_lutpair223";
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 2048;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 4095;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is "p0_d16";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 15;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 1024;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 2047;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is "p0_d32";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 31;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 262144;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 2048;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 4095;
  attribute ram_aspect_ratio of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 2;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 0;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 15;
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_2\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_3\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_4\ : label is "soft_lutpair223";
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 4096;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 6143;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is "p0_d16";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 15;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 2048;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 3071;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is "p0_d32";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 31;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 262144;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 4096;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 6143;
  attribute ram_aspect_ratio of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 2;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 0;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 15;
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_2\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_3\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_4\ : label is "soft_lutpair224";
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 6144;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 8191;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is "p0_d16";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 15;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 3072;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 4095;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is "p0_d32";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 31;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 262144;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 6144;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 8191;
  attribute ram_aspect_ratio of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 2;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 0;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 15;
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_2\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_3\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_4\ : label is "soft_lutpair224";
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 8192;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 10239;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is "p0_d16";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 15;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 4096;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 5119;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is "p0_d32";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 31;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 262144;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 8192;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 10239;
  attribute ram_aspect_ratio of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 2;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 0;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 15;
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_2\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_3\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_4\ : label is "soft_lutpair226";
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 10240;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 12287;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is "p0_d16";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 15;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 5120;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 6143;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is "p0_d32";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 31;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 262144;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 10240;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 12287;
  attribute ram_aspect_ratio of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 2;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 0;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 15;
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_2\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_3\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_4\ : label is "soft_lutpair226";
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is 12288;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is 14335;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is "p0_d16";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is 15;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is 6144;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is 7167;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is "p0_d32";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is 31;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is 262144;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is 12288;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is 14335;
  attribute ram_aspect_ratio of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is 2;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is 0;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is 15;
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_2\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_3\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_4\ : label is "soft_lutpair229";
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is 14336;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is 16383;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is "p0_d16";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is 15;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is 7168;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is 8191;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is "p0_d32";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is 31;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is 262144;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is 14336;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is 16383;
  attribute ram_aspect_ratio of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is 2;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is 0;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is 15;
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_2\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_3\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_4\ : label is "soft_lutpair229";
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_0\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "FIRST",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 4) => addra(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(14 downto 5) => addrb(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_36\,
      CASDOUTB(30) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_37\,
      CASDOUTB(29) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_38\,
      CASDOUTB(28) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_39\,
      CASDOUTB(27) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_40\,
      CASDOUTB(26) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_41\,
      CASDOUTB(25) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_42\,
      CASDOUTB(24) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_43\,
      CASDOUTB(23) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_44\,
      CASDOUTB(22) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_45\,
      CASDOUTB(21) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_46\,
      CASDOUTB(20) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_47\,
      CASDOUTB(19) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_48\,
      CASDOUTB(18) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_49\,
      CASDOUTB(17) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_50\,
      CASDOUTB(16) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_51\,
      CASDOUTB(15) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_52\,
      CASDOUTB(14) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_53\,
      CASDOUTB(13) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_54\,
      CASDOUTB(12) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_55\,
      CASDOUTB(11) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_56\,
      CASDOUTB(10) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_57\,
      CASDOUTB(9) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_58\,
      CASDOUTB(8) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_59\,
      CASDOUTB(7) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_60\,
      CASDOUTB(6) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_61\,
      CASDOUTB(5) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_62\,
      CASDOUTB(4) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_63\,
      CASDOUTB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_64\,
      CASDOUTB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_65\,
      CASDOUTB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_66\,
      CASDOUTB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_67\,
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_136\,
      CASDOUTPB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_137\,
      CASDOUTPB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_138\,
      CASDOUTPB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_139\,
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_0\,
      CASOUTSBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_1\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 16) => B"0000000000000000",
      DINADIN(15 downto 0) => dina(15 downto 0),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_1_n_0\,
      ENBWREN => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_2_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_3_n_0\,
      WEA(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_3_n_0\,
      WEA(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_3_n_0\,
      WEA(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_3_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => ena,
      I1 => addra(11),
      I2 => addra(12),
      I3 => addra(13),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => enb,
      I1 => addrb(10),
      I2 => addrb(11),
      I3 => addrb(12),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_2_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wea(0),
      I1 => addra(11),
      I2 => addra(12),
      I3 => addra(13),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_3_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_1\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "MIDDLE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 4) => addra(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(14 downto 5) => addrb(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_36\,
      CASDINB(30) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_37\,
      CASDINB(29) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_38\,
      CASDINB(28) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_39\,
      CASDINB(27) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_40\,
      CASDINB(26) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_41\,
      CASDINB(25) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_42\,
      CASDINB(24) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_43\,
      CASDINB(23) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_44\,
      CASDINB(22) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_45\,
      CASDINB(21) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_46\,
      CASDINB(20) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_47\,
      CASDINB(19) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_48\,
      CASDINB(18) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_49\,
      CASDINB(17) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_50\,
      CASDINB(16) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_51\,
      CASDINB(15) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_52\,
      CASDINB(14) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_53\,
      CASDINB(13) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_54\,
      CASDINB(12) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_55\,
      CASDINB(11) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_56\,
      CASDINB(10) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_57\,
      CASDINB(9) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_58\,
      CASDINB(8) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_59\,
      CASDINB(7) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_60\,
      CASDINB(6) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_61\,
      CASDINB(5) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_62\,
      CASDINB(4) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_63\,
      CASDINB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_64\,
      CASDINB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_65\,
      CASDINB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_66\,
      CASDINB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_67\,
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_136\,
      CASDINPB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_137\,
      CASDINPB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_138\,
      CASDINPB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_139\,
      CASDOMUXA => '0',
      CASDOMUXB => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_1_n_0\,
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => enb,
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_36\,
      CASDOUTB(30) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_37\,
      CASDOUTB(29) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_38\,
      CASDOUTB(28) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_39\,
      CASDOUTB(27) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_40\,
      CASDOUTB(26) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_41\,
      CASDOUTB(25) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_42\,
      CASDOUTB(24) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_43\,
      CASDOUTB(23) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_44\,
      CASDOUTB(22) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_45\,
      CASDOUTB(21) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_46\,
      CASDOUTB(20) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_47\,
      CASDOUTB(19) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_48\,
      CASDOUTB(18) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_49\,
      CASDOUTB(17) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_50\,
      CASDOUTB(16) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_51\,
      CASDOUTB(15) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_52\,
      CASDOUTB(14) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_53\,
      CASDOUTB(13) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_54\,
      CASDOUTB(12) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_55\,
      CASDOUTB(11) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_56\,
      CASDOUTB(10) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_57\,
      CASDOUTB(9) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_58\,
      CASDOUTB(8) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_59\,
      CASDOUTB(7) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_60\,
      CASDOUTB(6) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_61\,
      CASDOUTB(5) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_62\,
      CASDOUTB(4) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_63\,
      CASDOUTB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_64\,
      CASDOUTB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_65\,
      CASDOUTB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_66\,
      CASDOUTB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_67\,
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_136\,
      CASDOUTPB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_137\,
      CASDOUTPB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_138\,
      CASDOUTPB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_139\,
      CASINDBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_0\,
      CASINSBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_1\,
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_0\,
      CASOUTSBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_1\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 16) => B"0000000000000000",
      DINADIN(15 downto 0) => dina(15 downto 0),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_2_n_0\,
      ENBWREN => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_3_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_4_n_0\,
      WEA(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_4_n_0\,
      WEA(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_4_n_0\,
      WEA(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_4_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => addrb(11),
      I1 => addrb(12),
      I2 => addrb(10),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => ena,
      I1 => addra(12),
      I2 => addra(13),
      I3 => addra(11),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_2_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => enb,
      I1 => addrb(11),
      I2 => addrb(12),
      I3 => addrb(10),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_3_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => wea(0),
      I1 => addra(12),
      I2 => addra(13),
      I3 => addra(11),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_4_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_2\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "MIDDLE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 4) => addra(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(14 downto 5) => addrb(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_36\,
      CASDINB(30) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_37\,
      CASDINB(29) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_38\,
      CASDINB(28) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_39\,
      CASDINB(27) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_40\,
      CASDINB(26) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_41\,
      CASDINB(25) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_42\,
      CASDINB(24) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_43\,
      CASDINB(23) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_44\,
      CASDINB(22) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_45\,
      CASDINB(21) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_46\,
      CASDINB(20) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_47\,
      CASDINB(19) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_48\,
      CASDINB(18) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_49\,
      CASDINB(17) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_50\,
      CASDINB(16) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_51\,
      CASDINB(15) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_52\,
      CASDINB(14) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_53\,
      CASDINB(13) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_54\,
      CASDINB(12) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_55\,
      CASDINB(11) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_56\,
      CASDINB(10) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_57\,
      CASDINB(9) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_58\,
      CASDINB(8) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_59\,
      CASDINB(7) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_60\,
      CASDINB(6) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_61\,
      CASDINB(5) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_62\,
      CASDINB(4) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_63\,
      CASDINB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_64\,
      CASDINB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_65\,
      CASDINB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_66\,
      CASDINB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_67\,
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_136\,
      CASDINPB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_137\,
      CASDINPB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_138\,
      CASDINPB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_139\,
      CASDOMUXA => '0',
      CASDOMUXB => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_1_n_0\,
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => enb,
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_36\,
      CASDOUTB(30) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_37\,
      CASDOUTB(29) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_38\,
      CASDOUTB(28) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_39\,
      CASDOUTB(27) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_40\,
      CASDOUTB(26) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_41\,
      CASDOUTB(25) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_42\,
      CASDOUTB(24) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_43\,
      CASDOUTB(23) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_44\,
      CASDOUTB(22) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_45\,
      CASDOUTB(21) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_46\,
      CASDOUTB(20) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_47\,
      CASDOUTB(19) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_48\,
      CASDOUTB(18) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_49\,
      CASDOUTB(17) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_50\,
      CASDOUTB(16) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_51\,
      CASDOUTB(15) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_52\,
      CASDOUTB(14) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_53\,
      CASDOUTB(13) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_54\,
      CASDOUTB(12) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_55\,
      CASDOUTB(11) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_56\,
      CASDOUTB(10) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_57\,
      CASDOUTB(9) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_58\,
      CASDOUTB(8) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_59\,
      CASDOUTB(7) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_60\,
      CASDOUTB(6) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_61\,
      CASDOUTB(5) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_62\,
      CASDOUTB(4) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_63\,
      CASDOUTB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_64\,
      CASDOUTB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_65\,
      CASDOUTB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_66\,
      CASDOUTB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_67\,
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_136\,
      CASDOUTPB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_137\,
      CASDOUTPB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_138\,
      CASDOUTPB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_139\,
      CASINDBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_0\,
      CASINSBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_n_1\,
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_0\,
      CASOUTSBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_1\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 16) => B"0000000000000000",
      DINADIN(15 downto 0) => dina(15 downto 0),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_2_n_0\,
      ENBWREN => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_3_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_4_n_0\,
      WEA(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_4_n_0\,
      WEA(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_4_n_0\,
      WEA(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_4_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => addrb(10),
      I1 => addrb(12),
      I2 => addrb(11),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => ena,
      I1 => addra(11),
      I2 => addra(13),
      I3 => addra(12),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_2_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => enb,
      I1 => addrb(10),
      I2 => addrb(12),
      I3 => addrb(11),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_3_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => wea(0),
      I1 => addra(11),
      I2 => addra(13),
      I3 => addra(12),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_4_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_3\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "MIDDLE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 4) => addra(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(14 downto 5) => addrb(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_36\,
      CASDINB(30) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_37\,
      CASDINB(29) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_38\,
      CASDINB(28) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_39\,
      CASDINB(27) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_40\,
      CASDINB(26) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_41\,
      CASDINB(25) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_42\,
      CASDINB(24) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_43\,
      CASDINB(23) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_44\,
      CASDINB(22) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_45\,
      CASDINB(21) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_46\,
      CASDINB(20) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_47\,
      CASDINB(19) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_48\,
      CASDINB(18) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_49\,
      CASDINB(17) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_50\,
      CASDINB(16) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_51\,
      CASDINB(15) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_52\,
      CASDINB(14) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_53\,
      CASDINB(13) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_54\,
      CASDINB(12) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_55\,
      CASDINB(11) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_56\,
      CASDINB(10) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_57\,
      CASDINB(9) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_58\,
      CASDINB(8) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_59\,
      CASDINB(7) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_60\,
      CASDINB(6) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_61\,
      CASDINB(5) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_62\,
      CASDINB(4) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_63\,
      CASDINB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_64\,
      CASDINB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_65\,
      CASDINB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_66\,
      CASDINB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_67\,
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_136\,
      CASDINPB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_137\,
      CASDINPB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_138\,
      CASDINPB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_139\,
      CASDOMUXA => '0',
      CASDOMUXB => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_1_n_0\,
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => enb,
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_36\,
      CASDOUTB(30) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_37\,
      CASDOUTB(29) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_38\,
      CASDOUTB(28) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_39\,
      CASDOUTB(27) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_40\,
      CASDOUTB(26) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_41\,
      CASDOUTB(25) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_42\,
      CASDOUTB(24) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_43\,
      CASDOUTB(23) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_44\,
      CASDOUTB(22) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_45\,
      CASDOUTB(21) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_46\,
      CASDOUTB(20) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_47\,
      CASDOUTB(19) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_48\,
      CASDOUTB(18) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_49\,
      CASDOUTB(17) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_50\,
      CASDOUTB(16) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_51\,
      CASDOUTB(15) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_52\,
      CASDOUTB(14) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_53\,
      CASDOUTB(13) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_54\,
      CASDOUTB(12) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_55\,
      CASDOUTB(11) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_56\,
      CASDOUTB(10) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_57\,
      CASDOUTB(9) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_58\,
      CASDOUTB(8) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_59\,
      CASDOUTB(7) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_60\,
      CASDOUTB(6) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_61\,
      CASDOUTB(5) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_62\,
      CASDOUTB(4) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_63\,
      CASDOUTB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_64\,
      CASDOUTB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_65\,
      CASDOUTB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_66\,
      CASDOUTB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_67\,
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_136\,
      CASDOUTPB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_137\,
      CASDOUTPB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_138\,
      CASDOUTPB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_139\,
      CASINDBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_0\,
      CASINSBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_1\,
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_0\,
      CASOUTSBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_1\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 16) => B"0000000000000000",
      DINADIN(15 downto 0) => dina(15 downto 0),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_2_n_0\,
      ENBWREN => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_3_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_4_n_0\,
      WEA(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_4_n_0\,
      WEA(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_4_n_0\,
      WEA(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_4_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => addrb(10),
      I1 => addrb(11),
      I2 => addrb(12),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => ena,
      I1 => addra(11),
      I2 => addra(12),
      I3 => addra(13),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_2_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => enb,
      I1 => addrb(10),
      I2 => addrb(11),
      I3 => addrb(12),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_3_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => wea(0),
      I1 => addra(11),
      I2 => addra(12),
      I3 => addra(13),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_4_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_4\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "MIDDLE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 4) => addra(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(14 downto 5) => addrb(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_36\,
      CASDINB(30) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_37\,
      CASDINB(29) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_38\,
      CASDINB(28) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_39\,
      CASDINB(27) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_40\,
      CASDINB(26) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_41\,
      CASDINB(25) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_42\,
      CASDINB(24) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_43\,
      CASDINB(23) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_44\,
      CASDINB(22) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_45\,
      CASDINB(21) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_46\,
      CASDINB(20) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_47\,
      CASDINB(19) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_48\,
      CASDINB(18) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_49\,
      CASDINB(17) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_50\,
      CASDINB(16) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_51\,
      CASDINB(15) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_52\,
      CASDINB(14) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_53\,
      CASDINB(13) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_54\,
      CASDINB(12) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_55\,
      CASDINB(11) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_56\,
      CASDINB(10) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_57\,
      CASDINB(9) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_58\,
      CASDINB(8) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_59\,
      CASDINB(7) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_60\,
      CASDINB(6) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_61\,
      CASDINB(5) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_62\,
      CASDINB(4) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_63\,
      CASDINB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_64\,
      CASDINB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_65\,
      CASDINB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_66\,
      CASDINB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_67\,
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_136\,
      CASDINPB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_137\,
      CASDINPB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_138\,
      CASDINPB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_139\,
      CASDOMUXA => '0',
      CASDOMUXB => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_1_n_0\,
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => enb,
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_36\,
      CASDOUTB(30) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_37\,
      CASDOUTB(29) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_38\,
      CASDOUTB(28) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_39\,
      CASDOUTB(27) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_40\,
      CASDOUTB(26) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_41\,
      CASDOUTB(25) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_42\,
      CASDOUTB(24) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_43\,
      CASDOUTB(23) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_44\,
      CASDOUTB(22) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_45\,
      CASDOUTB(21) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_46\,
      CASDOUTB(20) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_47\,
      CASDOUTB(19) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_48\,
      CASDOUTB(18) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_49\,
      CASDOUTB(17) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_50\,
      CASDOUTB(16) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_51\,
      CASDOUTB(15) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_52\,
      CASDOUTB(14) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_53\,
      CASDOUTB(13) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_54\,
      CASDOUTB(12) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_55\,
      CASDOUTB(11) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_56\,
      CASDOUTB(10) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_57\,
      CASDOUTB(9) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_58\,
      CASDOUTB(8) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_59\,
      CASDOUTB(7) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_60\,
      CASDOUTB(6) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_61\,
      CASDOUTB(5) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_62\,
      CASDOUTB(4) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_63\,
      CASDOUTB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_64\,
      CASDOUTB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_65\,
      CASDOUTB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_66\,
      CASDOUTB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_67\,
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_136\,
      CASDOUTPB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_137\,
      CASDOUTPB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_138\,
      CASDOUTPB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_139\,
      CASINDBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_0\,
      CASINSBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_3_n_1\,
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_0\,
      CASOUTSBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_1\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 16) => B"0000000000000000",
      DINADIN(15 downto 0) => dina(15 downto 0),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_2_n_0\,
      ENBWREN => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_3_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_4_n_0\,
      WEA(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_4_n_0\,
      WEA(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_4_n_0\,
      WEA(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_4_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => addrb(10),
      I1 => addrb(11),
      I2 => addrb(12),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => ena,
      I1 => addra(11),
      I2 => addra(12),
      I3 => addra(13),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_2_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => enb,
      I1 => addrb(10),
      I2 => addrb(11),
      I3 => addrb(12),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_3_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => wea(0),
      I1 => addra(11),
      I2 => addra(12),
      I3 => addra(13),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_4_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_5\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "MIDDLE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 4) => addra(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(14 downto 5) => addrb(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_36\,
      CASDINB(30) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_37\,
      CASDINB(29) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_38\,
      CASDINB(28) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_39\,
      CASDINB(27) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_40\,
      CASDINB(26) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_41\,
      CASDINB(25) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_42\,
      CASDINB(24) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_43\,
      CASDINB(23) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_44\,
      CASDINB(22) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_45\,
      CASDINB(21) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_46\,
      CASDINB(20) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_47\,
      CASDINB(19) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_48\,
      CASDINB(18) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_49\,
      CASDINB(17) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_50\,
      CASDINB(16) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_51\,
      CASDINB(15) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_52\,
      CASDINB(14) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_53\,
      CASDINB(13) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_54\,
      CASDINB(12) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_55\,
      CASDINB(11) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_56\,
      CASDINB(10) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_57\,
      CASDINB(9) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_58\,
      CASDINB(8) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_59\,
      CASDINB(7) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_60\,
      CASDINB(6) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_61\,
      CASDINB(5) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_62\,
      CASDINB(4) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_63\,
      CASDINB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_64\,
      CASDINB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_65\,
      CASDINB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_66\,
      CASDINB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_67\,
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_136\,
      CASDINPB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_137\,
      CASDINPB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_138\,
      CASDINPB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_139\,
      CASDOMUXA => '0',
      CASDOMUXB => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_1_n_0\,
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => enb,
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_36\,
      CASDOUTB(30) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_37\,
      CASDOUTB(29) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_38\,
      CASDOUTB(28) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_39\,
      CASDOUTB(27) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_40\,
      CASDOUTB(26) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_41\,
      CASDOUTB(25) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_42\,
      CASDOUTB(24) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_43\,
      CASDOUTB(23) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_44\,
      CASDOUTB(22) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_45\,
      CASDOUTB(21) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_46\,
      CASDOUTB(20) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_47\,
      CASDOUTB(19) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_48\,
      CASDOUTB(18) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_49\,
      CASDOUTB(17) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_50\,
      CASDOUTB(16) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_51\,
      CASDOUTB(15) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_52\,
      CASDOUTB(14) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_53\,
      CASDOUTB(13) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_54\,
      CASDOUTB(12) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_55\,
      CASDOUTB(11) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_56\,
      CASDOUTB(10) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_57\,
      CASDOUTB(9) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_58\,
      CASDOUTB(8) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_59\,
      CASDOUTB(7) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_60\,
      CASDOUTB(6) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_61\,
      CASDOUTB(5) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_62\,
      CASDOUTB(4) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_63\,
      CASDOUTB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_64\,
      CASDOUTB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_65\,
      CASDOUTB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_66\,
      CASDOUTB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_67\,
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_136\,
      CASDOUTPB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_137\,
      CASDOUTPB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_138\,
      CASDOUTPB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_139\,
      CASINDBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_0\,
      CASINSBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_1\,
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_0\,
      CASOUTSBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_1\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 16) => B"0000000000000000",
      DINADIN(15 downto 0) => dina(15 downto 0),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_2_n_0\,
      ENBWREN => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_3_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_4_n_0\,
      WEA(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_4_n_0\,
      WEA(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_4_n_0\,
      WEA(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_4_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => addrb(10),
      I1 => addrb(12),
      I2 => addrb(11),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => ena,
      I1 => addra(11),
      I2 => addra(13),
      I3 => addra(12),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_2_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => enb,
      I1 => addrb(10),
      I2 => addrb(12),
      I3 => addrb(11),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_3_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => wea(0),
      I1 => addra(11),
      I2 => addra(13),
      I3 => addra(12),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_4_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_6\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "MIDDLE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 4) => addra(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(14 downto 5) => addrb(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_36\,
      CASDINB(30) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_37\,
      CASDINB(29) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_38\,
      CASDINB(28) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_39\,
      CASDINB(27) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_40\,
      CASDINB(26) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_41\,
      CASDINB(25) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_42\,
      CASDINB(24) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_43\,
      CASDINB(23) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_44\,
      CASDINB(22) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_45\,
      CASDINB(21) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_46\,
      CASDINB(20) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_47\,
      CASDINB(19) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_48\,
      CASDINB(18) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_49\,
      CASDINB(17) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_50\,
      CASDINB(16) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_51\,
      CASDINB(15) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_52\,
      CASDINB(14) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_53\,
      CASDINB(13) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_54\,
      CASDINB(12) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_55\,
      CASDINB(11) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_56\,
      CASDINB(10) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_57\,
      CASDINB(9) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_58\,
      CASDINB(8) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_59\,
      CASDINB(7) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_60\,
      CASDINB(6) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_61\,
      CASDINB(5) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_62\,
      CASDINB(4) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_63\,
      CASDINB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_64\,
      CASDINB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_65\,
      CASDINB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_66\,
      CASDINB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_67\,
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_136\,
      CASDINPB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_137\,
      CASDINPB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_138\,
      CASDINPB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_139\,
      CASDOMUXA => '0',
      CASDOMUXB => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_1_n_0\,
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => enb,
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_36\,
      CASDOUTB(30) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_37\,
      CASDOUTB(29) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_38\,
      CASDOUTB(28) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_39\,
      CASDOUTB(27) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_40\,
      CASDOUTB(26) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_41\,
      CASDOUTB(25) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_42\,
      CASDOUTB(24) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_43\,
      CASDOUTB(23) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_44\,
      CASDOUTB(22) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_45\,
      CASDOUTB(21) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_46\,
      CASDOUTB(20) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_47\,
      CASDOUTB(19) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_48\,
      CASDOUTB(18) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_49\,
      CASDOUTB(17) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_50\,
      CASDOUTB(16) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_51\,
      CASDOUTB(15) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_52\,
      CASDOUTB(14) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_53\,
      CASDOUTB(13) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_54\,
      CASDOUTB(12) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_55\,
      CASDOUTB(11) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_56\,
      CASDOUTB(10) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_57\,
      CASDOUTB(9) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_58\,
      CASDOUTB(8) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_59\,
      CASDOUTB(7) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_60\,
      CASDOUTB(6) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_61\,
      CASDOUTB(5) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_62\,
      CASDOUTB(4) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_63\,
      CASDOUTB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_64\,
      CASDOUTB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_65\,
      CASDOUTB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_66\,
      CASDOUTB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_67\,
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_136\,
      CASDOUTPB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_137\,
      CASDOUTPB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_138\,
      CASDOUTPB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_139\,
      CASINDBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_0\,
      CASINSBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_5_n_1\,
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_0\,
      CASOUTSBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_1\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 16) => B"0000000000000000",
      DINADIN(15 downto 0) => dina(15 downto 0),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_2_n_0\,
      ENBWREN => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_3_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_4_n_0\,
      WEA(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_4_n_0\,
      WEA(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_4_n_0\,
      WEA(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_4_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => addrb(10),
      I1 => addrb(11),
      I2 => addrb(12),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => ena,
      I1 => addra(11),
      I2 => addra(12),
      I3 => addra(13),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_2_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => enb,
      I1 => addrb(10),
      I2 => addrb(11),
      I3 => addrb(12),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_3_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => wea(0),
      I1 => addra(11),
      I2 => addra(12),
      I3 => addra(13),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_4_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_7\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "LAST",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 4) => addra(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(14 downto 5) => addrb(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_36\,
      CASDINB(30) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_37\,
      CASDINB(29) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_38\,
      CASDINB(28) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_39\,
      CASDINB(27) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_40\,
      CASDINB(26) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_41\,
      CASDINB(25) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_42\,
      CASDINB(24) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_43\,
      CASDINB(23) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_44\,
      CASDINB(22) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_45\,
      CASDINB(21) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_46\,
      CASDINB(20) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_47\,
      CASDINB(19) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_48\,
      CASDINB(18) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_49\,
      CASDINB(17) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_50\,
      CASDINB(16) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_51\,
      CASDINB(15) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_52\,
      CASDINB(14) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_53\,
      CASDINB(13) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_54\,
      CASDINB(12) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_55\,
      CASDINB(11) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_56\,
      CASDINB(10) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_57\,
      CASDINB(9) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_58\,
      CASDINB(8) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_59\,
      CASDINB(7) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_60\,
      CASDINB(6) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_61\,
      CASDINB(5) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_62\,
      CASDINB(4) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_63\,
      CASDINB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_64\,
      CASDINB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_65\,
      CASDINB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_66\,
      CASDINB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_67\,
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_136\,
      CASDINPB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_137\,
      CASDINPB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_138\,
      CASDINPB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_139\,
      CASDOMUXA => '0',
      CASDOMUXB => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_1_n_0\,
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => enb,
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_0\,
      CASINSBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_1\,
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 16) => B"0000000000000000",
      DINADIN(15 downto 0) => dina(15 downto 0),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 0) => doutb(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_2_n_0\,
      ENBWREN => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_3_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_4_n_0\,
      WEA(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_4_n_0\,
      WEA(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_4_n_0\,
      WEA(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_4_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => addrb(11),
      I1 => addrb(12),
      I2 => addrb(10),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => ena,
      I1 => addra(12),
      I2 => addra(13),
      I3 => addra(11),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_2_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => enb,
      I1 => addrb(11),
      I2 => addrb(12),
      I3 => addrb(10),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_3_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => wea(0),
      I1 => addra(12),
      I2 => addra(13),
      I3 => addra(11),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_v2nfc_0_2_builtin_prim is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sys_top_v2nfc_0_2_builtin_prim : entity is "builtin_prim";
end sys_top_v2nfc_0_2_builtin_prim;

architecture STRUCTURE of sys_top_v2nfc_0_2_builtin_prim is
  signal \gf18e2_inst.sngfifo18e2_n_0\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_1\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_10\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_100\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_101\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_102\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_103\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_104\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_105\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_106\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_107\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_11\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_12\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_13\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_14\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_15\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_16\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_17\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_18\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_19\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_20\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_21\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_22\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_23\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_24\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_25\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_26\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_27\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_28\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_29\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_30\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_31\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_32\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_33\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_34\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_35\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_36\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_37\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_38\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_39\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_4\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_40\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_41\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_42\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_43\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_44\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_45\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_46\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_47\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_48\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_49\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_5\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_50\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_51\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_52\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_53\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_54\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_55\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_56\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_57\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_58\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_59\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_60\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_61\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_62\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_63\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_64\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_65\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_66\ : STD_LOGIC;
  signal \gf18e2_inst.sngfifo18e2_n_67\ : STD_LOGIC;
  signal p_6_out : STD_LOGIC;
  signal p_7_out : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \gf18e2_inst.sngfifo18e2\ : label is "PRIMITIVE";
begin
\gf18e2_inst.sngfifo18e2\: unisim.vcomponents.FIFO18E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      FIRST_WORD_FALL_THROUGH => "TRUE",
      INIT => X"000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 6,
      PROG_FULL_THRESH => 511,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 36,
      REGISTER_MODE => "UNREGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 36
    )
        port map (
      CASDIN(31 downto 0) => B"00000000000000000000000000000000",
      CASDINP(3 downto 0) => B"0000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(31) => \gf18e2_inst.sngfifo18e2_n_36\,
      CASDOUT(30) => \gf18e2_inst.sngfifo18e2_n_37\,
      CASDOUT(29) => \gf18e2_inst.sngfifo18e2_n_38\,
      CASDOUT(28) => \gf18e2_inst.sngfifo18e2_n_39\,
      CASDOUT(27) => \gf18e2_inst.sngfifo18e2_n_40\,
      CASDOUT(26) => \gf18e2_inst.sngfifo18e2_n_41\,
      CASDOUT(25) => \gf18e2_inst.sngfifo18e2_n_42\,
      CASDOUT(24) => \gf18e2_inst.sngfifo18e2_n_43\,
      CASDOUT(23) => \gf18e2_inst.sngfifo18e2_n_44\,
      CASDOUT(22) => \gf18e2_inst.sngfifo18e2_n_45\,
      CASDOUT(21) => \gf18e2_inst.sngfifo18e2_n_46\,
      CASDOUT(20) => \gf18e2_inst.sngfifo18e2_n_47\,
      CASDOUT(19) => \gf18e2_inst.sngfifo18e2_n_48\,
      CASDOUT(18) => \gf18e2_inst.sngfifo18e2_n_49\,
      CASDOUT(17) => \gf18e2_inst.sngfifo18e2_n_50\,
      CASDOUT(16) => \gf18e2_inst.sngfifo18e2_n_51\,
      CASDOUT(15) => \gf18e2_inst.sngfifo18e2_n_52\,
      CASDOUT(14) => \gf18e2_inst.sngfifo18e2_n_53\,
      CASDOUT(13) => \gf18e2_inst.sngfifo18e2_n_54\,
      CASDOUT(12) => \gf18e2_inst.sngfifo18e2_n_55\,
      CASDOUT(11) => \gf18e2_inst.sngfifo18e2_n_56\,
      CASDOUT(10) => \gf18e2_inst.sngfifo18e2_n_57\,
      CASDOUT(9) => \gf18e2_inst.sngfifo18e2_n_58\,
      CASDOUT(8) => \gf18e2_inst.sngfifo18e2_n_59\,
      CASDOUT(7) => \gf18e2_inst.sngfifo18e2_n_60\,
      CASDOUT(6) => \gf18e2_inst.sngfifo18e2_n_61\,
      CASDOUT(5) => \gf18e2_inst.sngfifo18e2_n_62\,
      CASDOUT(4) => \gf18e2_inst.sngfifo18e2_n_63\,
      CASDOUT(3) => \gf18e2_inst.sngfifo18e2_n_64\,
      CASDOUT(2) => \gf18e2_inst.sngfifo18e2_n_65\,
      CASDOUT(1) => \gf18e2_inst.sngfifo18e2_n_66\,
      CASDOUT(0) => \gf18e2_inst.sngfifo18e2_n_67\,
      CASDOUTP(3) => \gf18e2_inst.sngfifo18e2_n_100\,
      CASDOUTP(2) => \gf18e2_inst.sngfifo18e2_n_101\,
      CASDOUTP(1) => \gf18e2_inst.sngfifo18e2_n_102\,
      CASDOUTP(0) => \gf18e2_inst.sngfifo18e2_n_103\,
      CASNXTEMPTY => \gf18e2_inst.sngfifo18e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf18e2_inst.sngfifo18e2_n_1\,
      DIN(31 downto 0) => din(31 downto 0),
      DINP(3 downto 0) => B"0000",
      DOUT(31 downto 0) => dout(31 downto 0),
      DOUTP(3) => \gf18e2_inst.sngfifo18e2_n_104\,
      DOUTP(2) => \gf18e2_inst.sngfifo18e2_n_105\,
      DOUTP(1) => \gf18e2_inst.sngfifo18e2_n_106\,
      DOUTP(0) => \gf18e2_inst.sngfifo18e2_n_107\,
      EMPTY => empty,
      FULL => full,
      PROGEMPTY => \gf18e2_inst.sngfifo18e2_n_4\,
      PROGFULL => \gf18e2_inst.sngfifo18e2_n_5\,
      RDCLK => rd_clk,
      RDCOUNT(12) => \gf18e2_inst.sngfifo18e2_n_10\,
      RDCOUNT(11) => \gf18e2_inst.sngfifo18e2_n_11\,
      RDCOUNT(10) => \gf18e2_inst.sngfifo18e2_n_12\,
      RDCOUNT(9) => \gf18e2_inst.sngfifo18e2_n_13\,
      RDCOUNT(8) => \gf18e2_inst.sngfifo18e2_n_14\,
      RDCOUNT(7) => \gf18e2_inst.sngfifo18e2_n_15\,
      RDCOUNT(6) => \gf18e2_inst.sngfifo18e2_n_16\,
      RDCOUNT(5) => \gf18e2_inst.sngfifo18e2_n_17\,
      RDCOUNT(4) => \gf18e2_inst.sngfifo18e2_n_18\,
      RDCOUNT(3) => \gf18e2_inst.sngfifo18e2_n_19\,
      RDCOUNT(2) => \gf18e2_inst.sngfifo18e2_n_20\,
      RDCOUNT(1) => \gf18e2_inst.sngfifo18e2_n_21\,
      RDCOUNT(0) => \gf18e2_inst.sngfifo18e2_n_22\,
      RDEN => rd_en,
      RDERR => p_6_out,
      RDRSTBUSY => rd_rst_busy,
      REGCE => rd_en,
      RST => srst,
      RSTREG => srst,
      SLEEP => '0',
      WRCLK => wr_clk,
      WRCOUNT(12) => \gf18e2_inst.sngfifo18e2_n_23\,
      WRCOUNT(11) => \gf18e2_inst.sngfifo18e2_n_24\,
      WRCOUNT(10) => \gf18e2_inst.sngfifo18e2_n_25\,
      WRCOUNT(9) => \gf18e2_inst.sngfifo18e2_n_26\,
      WRCOUNT(8) => \gf18e2_inst.sngfifo18e2_n_27\,
      WRCOUNT(7) => \gf18e2_inst.sngfifo18e2_n_28\,
      WRCOUNT(6) => \gf18e2_inst.sngfifo18e2_n_29\,
      WRCOUNT(5) => \gf18e2_inst.sngfifo18e2_n_30\,
      WRCOUNT(4) => \gf18e2_inst.sngfifo18e2_n_31\,
      WRCOUNT(3) => \gf18e2_inst.sngfifo18e2_n_32\,
      WRCOUNT(2) => \gf18e2_inst.sngfifo18e2_n_33\,
      WRCOUNT(1) => \gf18e2_inst.sngfifo18e2_n_34\,
      WRCOUNT(0) => \gf18e2_inst.sngfifo18e2_n_35\,
      WREN => wr_en,
      WRERR => p_7_out,
      WRRSTBUSY => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_v2nfc_0_2_NPCG_Toggle_Top is
  port (
    \FSM_onehot_rCurState_reg[0]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    wMNC_N_init_PM_PCommand : out STD_LOGIC_VECTOR ( 0 to 0 );
    rUsePresetC : out STD_LOGIC;
    wPM_NANDPowerOnEvent_PCG_PM : out STD_LOGIC;
    rNANDPOE : out STD_LOGIC;
    \iOpcode[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_rCurState_reg[8]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    rCMDReady_reg : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[0]_0\ : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[0]_1\ : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[0]_2\ : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[0]_3\ : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[5]\ : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    wPM_PCommand_PCG_PM : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \rPM_PCommand_reg[3]\ : out STD_LOGIC;
    \rMNG_cur_state_reg[3]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_gFT_cur_state_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rPM_PCommand_reg[3]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_rCurState_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_rCurState_reg[2]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_rCurState_reg[2]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_N_i_cur_state_reg[5]\ : out STD_LOGIC;
    \r_rST_cur_state_reg[10]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rPM_PCommand_reg[6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rPM_PCommand_reg[3]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_rCurState_reg[12]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \rOpcode_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_rCurState_reg[13]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \FSM_onehot_rCurState_reg[9]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_rCurState_reg[8]_0\ : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[2]_3\ : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[8]_1\ : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[1]\ : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[1]_0\ : out STD_LOGIC;
    rCMDReady_reg_0 : out STD_LOGIC;
    \rPM_PCommand_reg[1]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    rCMDReady_reg_1 : out STD_LOGIC;
    \rLCH_cur_state_reg[1]\ : out STD_LOGIC;
    \rLCH_nxt_state__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_rCurState_reg[0]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wPM_NumOfData_PCG_PM : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \rTargetWay_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wPM_TargetWay_PCG_PM : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \rDQI_cur_state_reg[1]\ : out STD_LOGIC;
    \rPM_PCommand_reg[1]_0\ : out STD_LOGIC;
    \rDQI_cur_state_reg[1]_0\ : out STD_LOGIC;
    rCMDReady_reg_2 : out STD_LOGIC;
    \rREC_cur_state_reg[1]\ : out STD_LOGIC;
    \rTIM_cur_state_reg[2]\ : out STD_LOGIC;
    wPM_PCommandOption_PCG_PM : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \rTIM_cur_state_reg[2]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \rPM_PCommandOption_reg[0]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \rPM_WriteData_reg[31]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \FSM_onehot_rCurState_reg[0]_5\ : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[1]_1\ : out STD_LOGIC;
    dina : out STD_LOGIC_VECTOR ( 8 downto 0 );
    oWriteReady : out STD_LOGIC;
    wPM_WriteLast_PCG_PM : out STD_LOGIC;
    wPM_WriteValid_PCG_PM : out STD_LOGIC;
    oReadData : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wPM_ReadReady_PCG_PM : out STD_LOGIC;
    oReadValid : out STD_LOGIC;
    oReadLast : out STD_LOGIC;
    wPM_WriteData_PCG_PM : out STD_LOGIC_VECTOR ( 15 downto 0 );
    oCMDReady : out STD_LOGIC;
    iSystemClock : in STD_LOGIC;
    iReset : in STD_LOGIC;
    \FSM_onehot_rCurState_reg[7]\ : in STD_LOGIC;
    \rCAData_reg[7]\ : in STD_LOGIC;
    \rPOR_cur_state_reg[2]\ : in STD_LOGIC;
    \rMNG_cur_state[3]_i_2\ : in STD_LOGIC;
    \rMNG_cur_state[3]_i_2_0\ : in STD_LOGIC;
    \rCAData_reg[6]\ : in STD_LOGIC;
    \rCAData_reg[6]_0\ : in STD_LOGIC;
    \rNumOfCommand[3]_i_4\ : in STD_LOGIC;
    iLength : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iSourceID : in STD_LOGIC_VECTOR ( 4 downto 0 );
    iOpcode : in STD_LOGIC_VECTOR ( 5 downto 0 );
    iTargetID : in STD_LOGIC_VECTOR ( 4 downto 0 );
    p_14_in : in STD_LOGIC;
    \FSM_onehot_rCurState_reg[1]_2\ : in STD_LOGIC;
    \rPM_NumOfData_reg[5]\ : in STD_LOGIC;
    \wPBR_Start0__0\ : in STD_LOGIC;
    \rMNG_cur_state_reg[1]\ : in STD_LOGIC;
    wbCMDLast : in STD_LOGIC;
    wPM_ReadValid_PCG_PM : in STD_LOGIC;
    \r_gFT_cur_state_reg[3]\ : in STD_LOGIC;
    \FSM_onehot_rCurState[4]_i_2\ : in STD_LOGIC;
    \r_gFT_cur_state_reg[9]\ : in STD_LOGIC;
    \rPM_NumOfData_reg[2]\ : in STD_LOGIC;
    wPM_LastStep_PCG_PM : in STD_LOGIC_VECTOR ( 6 downto 0 );
    iReadReady : in STD_LOGIC;
    doutb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \rPM_CAData_reg[1]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_rCurState_reg[1]_3\ : in STD_LOGIC;
    iCMDValid : in STD_LOGIC;
    wModuleTriggered1 : in STD_LOGIC;
    \FSM_onehot_rCurState[1]_i_2\ : in STD_LOGIC;
    \FSM_onehot_rCurState_reg[2]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wCALStart : in STD_LOGIC;
    \rPM_PCommand_reg[3]_2\ : in STD_LOGIC;
    \rReadStatusOption_reg[0]\ : in STD_LOGIC;
    \rPM_PCommand_reg[3]_3\ : in STD_LOGIC;
    wPBRReady : in STD_LOGIC;
    \rPM_PCommand_reg[1]_1\ : in STD_LOGIC;
    \rPM_PCommandOption[2]_i_3\ : in STD_LOGIC;
    \rPM_PCommand_reg[1]_2\ : in STD_LOGIC;
    \rPM_PCommandOption_reg[0]_0\ : in STD_LOGIC;
    \r_rST_cur_state_reg[11]\ : in STD_LOGIC;
    \FSM_onehot_rCurState_reg[1]_4\ : in STD_LOGIC;
    \rPM_NumOfData_reg[0]\ : in STD_LOGIC;
    iWriteValid : in STD_LOGIC;
    \rPM_PCommandOption_reg[2]\ : in STD_LOGIC;
    wPM_WriteReady_PCG_PM : in STD_LOGIC;
    \rPM_PCommandOption_reg[0]_1\ : in STD_LOGIC;
    iWriteData : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \FSM_onehot_rCurState_reg[5]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_rCurState_reg[1]_5\ : in STD_LOGIC;
    \FSM_onehot_rCurState[12]_i_4\ : in STD_LOGIC;
    \FSM_onehot_rCurState_reg[1]_6\ : in STD_LOGIC;
    \FSM_onehot_rCurState_reg[6]\ : in STD_LOGIC;
    \FSM_onehot_rCurState_reg[9]_0\ : in STD_LOGIC;
    \rCAData_reg[7]_0\ : in STD_LOGIC;
    \rCAData_reg[4]\ : in STD_LOGIC;
    \rCAData_reg[7]_1\ : in STD_LOGIC;
    wPM_Ready_PCG_PM : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rCAData[4]_i_3\ : in STD_LOGIC;
    \rCAData[4]_i_3_0\ : in STD_LOGIC;
    wSCC_PI_reset_Last : in STD_LOGIC;
    rPM_ONOFF_reg : in STD_LOGIC;
    rCABufferREnable_reg : in STD_LOGIC;
    rCABufferREnable_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rCABufferREnable_reg_1 : in STD_LOGIC;
    \rLCH_cur_state_reg[2]\ : in STD_LOGIC;
    rLastStep_i_3 : in STD_LOGIC;
    rLastStep_i_3_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rDQBufferWaddrssA[13]_i_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rDQBufferWaddrssA[13]_i_3_0\ : in STD_LOGIC;
    rRECDone_i_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rPO_ChipEnable_reg[15]\ : in STD_LOGIC;
    \rPO_ChipEnable_reg[15]_0\ : in STD_LOGIC;
    \rPO_DQ_reg[31]\ : in STD_LOGIC;
    \rPO_DQ_reg[16]\ : in STD_LOGIC;
    \rPO_DQ_reg[17]\ : in STD_LOGIC;
    \rPO_DQ_reg[18]\ : in STD_LOGIC;
    \rPO_DQ_reg[19]\ : in STD_LOGIC;
    \rPO_DQ_reg[20]\ : in STD_LOGIC;
    \rPO_DQ_reg[21]\ : in STD_LOGIC;
    \rPO_DQ_reg[22]\ : in STD_LOGIC;
    \rPO_DQ_reg[23]\ : in STD_LOGIC;
    \FSM_onehot_rCurState_reg[2]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_rCurState_reg[8]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_rCurState_reg[12]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_rCurState_reg[13]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_rCurState_reg[1]_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    iAddress : in STD_LOGIC_VECTOR ( 23 downto 0 );
    oCMDReady_INST_0_i_3_0 : in STD_LOGIC;
    iWriteLast : in STD_LOGIC;
    \wDQOLoopDone__0__0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sys_top_v2nfc_0_2_NPCG_Toggle_Top : entity is "NPCG_Toggle_Top";
end sys_top_v2nfc_0_2_NPCG_Toggle_Top;

architecture STRUCTURE of sys_top_v2nfc_0_2_NPCG_Toggle_Top is
  signal \^fsm_onehot_rcurstate_reg[0]\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^fsm_onehot_rcurstate_reg[0]_0\ : STD_LOGIC;
  signal \^fsm_onehot_rcurstate_reg[0]_1\ : STD_LOGIC;
  signal \^fsm_onehot_rcurstate_reg[0]_2\ : STD_LOGIC;
  signal \^fsm_onehot_rcurstate_reg[0]_3\ : STD_LOGIC;
  signal \^fsm_onehot_rcurstate_reg[13]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^fsm_onehot_rcurstate_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_onehot_rcurstate_reg[2]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^fsm_onehot_rcurstate_reg[2]_2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^fsm_onehot_rcurstate_reg[8]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^fsm_onehot_rcurstate_reg[9]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal bCMD_BNC_B_erase_n_0 : STD_LOGIC;
  signal bCMD_BNC_B_erase_n_10 : STD_LOGIC;
  signal bCMD_BNC_B_erase_n_11 : STD_LOGIC;
  signal bCMD_BNC_B_erase_n_14 : STD_LOGIC;
  signal bCMD_BNC_B_erase_n_15 : STD_LOGIC;
  signal bCMD_BNC_B_erase_n_16 : STD_LOGIC;
  signal bCMD_BNC_B_erase_n_17 : STD_LOGIC;
  signal bCMD_BNC_B_erase_n_18 : STD_LOGIC;
  signal bCMD_BNC_B_erase_n_19 : STD_LOGIC;
  signal bCMD_BNC_B_erase_n_20 : STD_LOGIC;
  signal bCMD_BNC_B_erase_n_21 : STD_LOGIC;
  signal bCMD_BNC_B_erase_n_22 : STD_LOGIC;
  signal bCMD_BNC_B_erase_n_5 : STD_LOGIC;
  signal bCMD_BNC_B_erase_n_7 : STD_LOGIC;
  signal bCMD_BNC_B_erase_n_8 : STD_LOGIC;
  signal bCMD_BNC_B_erase_n_9 : STD_LOGIC;
  signal bCMD_BNC_P_program_n_1 : STD_LOGIC;
  signal bCMD_BNC_P_program_n_10 : STD_LOGIC;
  signal bCMD_BNC_P_program_n_11 : STD_LOGIC;
  signal bCMD_BNC_P_program_n_12 : STD_LOGIC;
  signal bCMD_BNC_P_program_n_13 : STD_LOGIC;
  signal bCMD_BNC_P_program_n_14 : STD_LOGIC;
  signal bCMD_BNC_P_program_n_15 : STD_LOGIC;
  signal bCMD_BNC_P_program_n_16 : STD_LOGIC;
  signal bCMD_BNC_P_program_n_17 : STD_LOGIC;
  signal bCMD_BNC_P_program_n_18 : STD_LOGIC;
  signal bCMD_BNC_P_program_n_19 : STD_LOGIC;
  signal bCMD_BNC_P_program_n_2 : STD_LOGIC;
  signal bCMD_BNC_P_program_n_20 : STD_LOGIC;
  signal bCMD_BNC_P_program_n_21 : STD_LOGIC;
  signal bCMD_BNC_P_program_n_22 : STD_LOGIC;
  signal bCMD_BNC_P_program_n_23 : STD_LOGIC;
  signal bCMD_BNC_P_program_n_24 : STD_LOGIC;
  signal bCMD_BNC_P_program_n_26 : STD_LOGIC;
  signal bCMD_BNC_P_program_n_37 : STD_LOGIC;
  signal bCMD_BNC_P_program_n_38 : STD_LOGIC;
  signal bCMD_BNC_P_program_n_39 : STD_LOGIC;
  signal bCMD_BNC_P_program_n_40 : STD_LOGIC;
  signal bCMD_BNC_P_program_n_41 : STD_LOGIC;
  signal bCMD_BNC_P_program_n_42 : STD_LOGIC;
  signal bCMD_BNC_P_program_n_43 : STD_LOGIC;
  signal bCMD_BNC_P_program_n_44 : STD_LOGIC;
  signal bCMD_BNC_P_program_n_45 : STD_LOGIC;
  signal bCMD_BNC_P_program_n_46 : STD_LOGIC;
  signal bCMD_BNC_P_program_n_47 : STD_LOGIC;
  signal bCMD_BNC_P_program_n_48 : STD_LOGIC;
  signal bCMD_BNC_P_program_n_49 : STD_LOGIC;
  signal bCMD_BNC_P_program_n_50 : STD_LOGIC;
  signal bCMD_BNC_P_program_n_51 : STD_LOGIC;
  signal bCMD_BNC_P_program_n_52 : STD_LOGIC;
  signal bCMD_BNC_P_program_n_53 : STD_LOGIC;
  signal bCMD_BNC_P_program_n_54 : STD_LOGIC;
  signal bCMD_BNC_P_program_n_55 : STD_LOGIC;
  signal bCMD_BNC_P_program_n_56 : STD_LOGIC;
  signal bCMD_BNC_P_program_n_57 : STD_LOGIC;
  signal bCMD_BNC_P_program_n_58 : STD_LOGIC;
  signal bCMD_BNC_P_program_n_7 : STD_LOGIC;
  signal bCMD_BNC_P_program_n_8 : STD_LOGIC;
  signal bCMD_BNC_P_program_n_9 : STD_LOGIC;
  signal bCMD_BNC_P_read_AW30h_n_1 : STD_LOGIC;
  signal bCMD_BNC_P_read_AW30h_n_10 : STD_LOGIC;
  signal bCMD_BNC_P_read_AW30h_n_15 : STD_LOGIC;
  signal bCMD_BNC_P_read_AW30h_n_16 : STD_LOGIC;
  signal bCMD_BNC_P_read_AW30h_n_17 : STD_LOGIC;
  signal bCMD_BNC_P_read_AW30h_n_18 : STD_LOGIC;
  signal bCMD_BNC_P_read_AW30h_n_19 : STD_LOGIC;
  signal bCMD_BNC_P_read_AW30h_n_20 : STD_LOGIC;
  signal bCMD_BNC_P_read_AW30h_n_21 : STD_LOGIC;
  signal bCMD_BNC_P_read_AW30h_n_22 : STD_LOGIC;
  signal bCMD_BNC_P_read_AW30h_n_23 : STD_LOGIC;
  signal bCMD_BNC_P_read_AW30h_n_24 : STD_LOGIC;
  signal bCMD_BNC_P_read_AW30h_n_30 : STD_LOGIC;
  signal bCMD_BNC_P_read_AW30h_n_31 : STD_LOGIC;
  signal bCMD_BNC_P_read_AW30h_n_6 : STD_LOGIC;
  signal bCMD_BNC_P_read_AW30h_n_7 : STD_LOGIC;
  signal bCMD_BNC_P_read_DT00h_n_16 : STD_LOGIC;
  signal bCMD_BNC_P_read_DT00h_n_17 : STD_LOGIC;
  signal bCMD_BNC_P_read_DT00h_n_18 : STD_LOGIC;
  signal bCMD_BNC_P_read_DT00h_n_19 : STD_LOGIC;
  signal bCMD_BNC_P_read_DT00h_n_20 : STD_LOGIC;
  signal bCMD_BNC_P_read_DT00h_n_21 : STD_LOGIC;
  signal bCMD_BNC_P_read_DT00h_n_22 : STD_LOGIC;
  signal bCMD_BNC_P_read_DT00h_n_23 : STD_LOGIC;
  signal bCMD_BNC_P_read_DT00h_n_24 : STD_LOGIC;
  signal bCMD_BNC_P_read_DT00h_n_25 : STD_LOGIC;
  signal bCMD_BNC_P_read_DT00h_n_26 : STD_LOGIC;
  signal bCMD_BNC_P_read_DT00h_n_27 : STD_LOGIC;
  signal bCMD_BNC_P_read_DT00h_n_28 : STD_LOGIC;
  signal bCMD_BNC_P_read_DT00h_n_29 : STD_LOGIC;
  signal bCMD_BNC_P_read_DT00h_n_30 : STD_LOGIC;
  signal bCMD_BNC_P_read_DT00h_n_31 : STD_LOGIC;
  signal bCMD_BNC_P_read_DT00h_n_32 : STD_LOGIC;
  signal bCMD_BNC_P_read_DT00h_n_33 : STD_LOGIC;
  signal bCMD_BNC_P_read_DT00h_n_34 : STD_LOGIC;
  signal bCMD_BNC_P_read_DT00h_n_35 : STD_LOGIC;
  signal bCMD_BNC_P_read_DT00h_n_36 : STD_LOGIC;
  signal bCMD_BNC_P_read_DT00h_n_37 : STD_LOGIC;
  signal bCMD_BNC_P_read_DT00h_n_38 : STD_LOGIC;
  signal bCMD_BNC_P_read_DT00h_n_39 : STD_LOGIC;
  signal bCMD_BNC_P_read_DT00h_n_40 : STD_LOGIC;
  signal bCMD_BNC_P_read_DT00h_n_41 : STD_LOGIC;
  signal bCMD_BNC_P_read_DT00h_n_45 : STD_LOGIC;
  signal bCMD_BNC_P_read_DT00h_n_46 : STD_LOGIC;
  signal bCMD_BNC_P_read_DT00h_n_47 : STD_LOGIC;
  signal bCMD_BNC_P_read_DT00h_n_48 : STD_LOGIC;
  signal bCMD_BNC_P_read_DT00h_n_49 : STD_LOGIC;
  signal bCMD_BNC_P_read_DT00h_n_7 : STD_LOGIC;
  signal bCMD_BNC_P_read_DT00h_n_8 : STD_LOGIC;
  signal bCMD_BNC_single_cmd_n_7 : STD_LOGIC;
  signal bCMD_MNC_N_init_n_10 : STD_LOGIC;
  signal bCMD_MNC_N_init_n_11 : STD_LOGIC;
  signal bCMD_MNC_N_init_n_12 : STD_LOGIC;
  signal bCMD_MNC_N_init_n_13 : STD_LOGIC;
  signal bCMD_MNC_N_init_n_14 : STD_LOGIC;
  signal bCMD_MNC_N_init_n_15 : STD_LOGIC;
  signal bCMD_MNC_N_init_n_16 : STD_LOGIC;
  signal bCMD_MNC_N_init_n_17 : STD_LOGIC;
  signal bCMD_MNC_N_init_n_18 : STD_LOGIC;
  signal bCMD_MNC_N_init_n_19 : STD_LOGIC;
  signal bCMD_MNC_N_init_n_20 : STD_LOGIC;
  signal bCMD_MNC_N_init_n_5 : STD_LOGIC;
  signal bCMD_MNC_N_init_n_8 : STD_LOGIC;
  signal bCMD_MNC_N_init_n_9 : STD_LOGIC;
  signal bCMD_MNC_getFT_n_32 : STD_LOGIC;
  signal bCMD_MNC_getFT_n_8 : STD_LOGIC;
  signal bCMD_MNC_readID_n_0 : STD_LOGIC;
  signal bCMD_MNC_readID_n_10 : STD_LOGIC;
  signal bCMD_MNC_readID_n_12 : STD_LOGIC;
  signal bCMD_MNC_readID_n_13 : STD_LOGIC;
  signal bCMD_MNC_readID_n_14 : STD_LOGIC;
  signal bCMD_MNC_readID_n_15 : STD_LOGIC;
  signal bCMD_MNC_readID_n_16 : STD_LOGIC;
  signal bCMD_MNC_readID_n_17 : STD_LOGIC;
  signal bCMD_MNC_readID_n_18 : STD_LOGIC;
  signal bCMD_MNC_readID_n_19 : STD_LOGIC;
  signal bCMD_MNC_readID_n_20 : STD_LOGIC;
  signal bCMD_MNC_readID_n_26 : STD_LOGIC;
  signal bCMD_MNC_readID_n_27 : STD_LOGIC;
  signal bCMD_MNC_readID_n_28 : STD_LOGIC;
  signal bCMD_MNC_readID_n_29 : STD_LOGIC;
  signal bCMD_MNC_readID_n_30 : STD_LOGIC;
  signal bCMD_MNC_readID_n_31 : STD_LOGIC;
  signal bCMD_MNC_readID_n_32 : STD_LOGIC;
  signal bCMD_MNC_readID_n_33 : STD_LOGIC;
  signal bCMD_MNC_readID_n_34 : STD_LOGIC;
  signal bCMD_MNC_readID_n_35 : STD_LOGIC;
  signal bCMD_MNC_readID_n_36 : STD_LOGIC;
  signal bCMD_MNC_readID_n_37 : STD_LOGIC;
  signal bCMD_MNC_readID_n_38 : STD_LOGIC;
  signal bCMD_MNC_readID_n_8 : STD_LOGIC;
  signal bCMD_MNC_readID_n_9 : STD_LOGIC;
  signal bCMD_MNC_readST_n_1 : STD_LOGIC;
  signal bCMD_MNC_readST_n_16 : STD_LOGIC;
  signal bCMD_MNC_readST_n_17 : STD_LOGIC;
  signal bCMD_MNC_readST_n_21 : STD_LOGIC;
  signal bCMD_MNC_readST_n_3 : STD_LOGIC;
  signal bCMD_MNC_readST_n_4 : STD_LOGIC;
  signal bCMD_MNC_readST_n_7 : STD_LOGIC;
  signal bCMD_MNC_readST_n_9 : STD_LOGIC;
  signal bCMD_MNC_setFT_n_2 : STD_LOGIC;
  signal bCMD_MNC_setFT_n_24 : STD_LOGIC;
  signal bCMD_MNC_setFT_n_28 : STD_LOGIC;
  signal bCMD_MNC_setFT_n_29 : STD_LOGIC;
  signal bCMD_MNC_setFT_n_32 : STD_LOGIC;
  signal bCMD_MNC_setFT_n_33 : STD_LOGIC;
  signal bCMD_MNC_setFT_n_38 : STD_LOGIC;
  signal bCMD_MNC_setFT_n_39 : STD_LOGIC;
  signal bCMD_MNC_setFT_n_40 : STD_LOGIC;
  signal bCMD_MNC_setFT_n_44 : STD_LOGIC;
  signal bCMD_MNC_setFT_n_45 : STD_LOGIC;
  signal bCMD_MNC_setFT_n_46 : STD_LOGIC;
  signal bCMD_MNC_setFT_n_47 : STD_LOGIC;
  signal bCMD_MNC_setFT_n_6 : STD_LOGIC;
  signal bCMD_MNC_setFT_n_7 : STD_LOGIC;
  signal bCMD_SCC_N_poe_n_7 : STD_LOGIC;
  signal bCMD_SCC_N_poe_n_8 : STD_LOGIC;
  signal bCMD_SCC_PI_reset_n_3 : STD_LOGIC;
  signal bCMD_SCC_PI_reset_n_4 : STD_LOGIC;
  signal bCMD_SCC_PO_reset_n_3 : STD_LOGIC;
  signal bCMD_SCC_PO_reset_n_5 : STD_LOGIC;
  signal blocking_CMD_manager_n_1 : STD_LOGIC;
  signal blocking_CMD_manager_n_10 : STD_LOGIC;
  signal blocking_CMD_manager_n_11 : STD_LOGIC;
  signal blocking_CMD_manager_n_12 : STD_LOGIC;
  signal blocking_CMD_manager_n_13 : STD_LOGIC;
  signal blocking_CMD_manager_n_14 : STD_LOGIC;
  signal blocking_CMD_manager_n_15 : STD_LOGIC;
  signal blocking_CMD_manager_n_16 : STD_LOGIC;
  signal blocking_CMD_manager_n_17 : STD_LOGIC;
  signal blocking_CMD_manager_n_23 : STD_LOGIC;
  signal blocking_CMD_manager_n_24 : STD_LOGIC;
  signal \^iopcode[3]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal oCMDReady_INST_0_i_10_n_0 : STD_LOGIC;
  signal oCMDReady_INST_0_i_1_n_0 : STD_LOGIC;
  signal oCMDReady_INST_0_i_4_n_0 : STD_LOGIC;
  signal oCMDReady_INST_0_i_5_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_1_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_1_out : STD_LOGIC_VECTOR ( 15 to 15 );
  signal rCAData : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rCMDBlocking : STD_LOGIC;
  signal \^rcmdready_reg\ : STD_LOGIC;
  signal \^rcmdready_reg_1\ : STD_LOGIC;
  signal \^rcmdready_reg_2\ : STD_LOGIC;
  signal rColAddr2B : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rMNG_cur_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \rMNG_cur_state[2]_i_3_n_0\ : STD_LOGIC;
  signal \rMNG_cur_state[2]_i_4_n_0\ : STD_LOGIC;
  signal \rMNG_nxt_state__0\ : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal \^rnandpoe\ : STD_LOGIC;
  signal rNANDPOE0 : STD_LOGIC;
  signal \rNANDPOECounter[2]_i_1_n_0\ : STD_LOGIC;
  signal rNANDPOECounter_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rOpcode0 : STD_LOGIC;
  signal rPM_NANDPowerOnEvent_i_1_n_0 : STD_LOGIC;
  signal \^rpm_pcommand_reg[3]\ : STD_LOGIC;
  signal \^rpm_pcommand_reg[3]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^rpm_pcommand_reg[3]_1\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^rpm_pcommand_reg[6]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rRowAddr3B : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \rRowAddr3B[23]_i_1_n_0\ : STD_LOGIC;
  signal rTargetWay0 : STD_LOGIC;
  signal rTargetWay0_0 : STD_LOGIC;
  signal rTargetWay1B : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rTrfLength : STD_LOGIC_VECTOR ( 13 downto 11 );
  signal \rTrfLength[0]_i_1_n_0\ : STD_LOGIC;
  signal \rTrfLength[10]_i_2_n_0\ : STD_LOGIC;
  signal \rTrfLength[15]_i_2_n_0\ : STD_LOGIC;
  signal rWay0_Timer : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rWay1_Timer_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rWay2_Timer_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rWay3_Timer_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rWay4_Timer_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rWay5_Timer_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rWay6_Timer_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rWay7_Timer_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal r_gFT_cur_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal r_pTF_cur_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal rbH_ZdCounter : STD_LOGIC;
  signal wBNC_B_erase_PM_CAData : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal wBNC_B_erase_PM_CASelect : STD_LOGIC;
  signal wBNC_B_erase_PM_TargetWay : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal wBNC_P_prog_PM_CAData : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal wBNC_P_prog_PM_NumOfData : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal wBNC_P_prog_PM_TargetWay : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wBNC_P_read_AW30h_PM_CAData : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal wBNC_P_read_AW30h_PM_PCommand : STD_LOGIC_VECTOR ( 0 to 0 );
  signal wBNC_P_read_AW30h_PM_TargetWay : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wBNC_P_read_DT00h_PM_CAData : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wBNC_P_read_DT00h_PM_TargetWay : STD_LOGIC_VECTOR ( 6 downto 2 );
  signal wBNC_single_cmd_PM_PCommand : STD_LOGIC_VECTOR ( 3 to 3 );
  signal wCMDValid_bCMD : STD_LOGIC;
  signal wMNC_N_init_PM_CAData : STD_LOGIC_VECTOR ( 7 to 7 );
  signal wMNC_N_init_PM_PCommandOption : STD_LOGIC_VECTOR ( 0 to 0 );
  signal wMNC_getFT_Last : STD_LOGIC;
  signal wMNC_getFT_PM_CAData : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wMNC_getFT_PM_NumOfData : STD_LOGIC_VECTOR ( 1 to 1 );
  signal wMNC_getFT_PM_TargetWay : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wMNC_readID_PM_TargetWay : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wMNC_readST_PM_CAData : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wMNC_readST_PM_NumOfData : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal wMNC_readST_PM_PCommandOption : STD_LOGIC_VECTOR ( 0 to 0 );
  signal wMNC_readST_PM_TargetWay : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wMNC_setFT_PM_CAData : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal wMNC_setFT_PM_NumOfData : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal wMNC_setFT_PM_PCommandOption : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal wMNC_setFT_PM_TargetWay : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal wModuleTriggered0 : STD_LOGIC;
  signal wOpcode_bCMD : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \^wpm_numofdata_pcg_pm\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^wpm_pcommandoption_pcg_pm\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^wpm_targetway_pcg_pm\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wSourceID_bCMD : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal wTGC_waySELECT : STD_LOGIC;
  signal wWorkingWay : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal way_CE_condition_timer_n_0 : STD_LOGIC;
  signal way_CE_condition_timer_n_1 : STD_LOGIC;
  signal way_CE_condition_timer_n_18 : STD_LOGIC;
  signal way_CE_condition_timer_n_21 : STD_LOGIC;
  signal way_CE_condition_timer_n_22 : STD_LOGIC;
  signal way_CE_condition_timer_n_31 : STD_LOGIC;
  signal way_CE_condition_timer_n_32 : STD_LOGIC;
  signal way_CE_condition_timer_n_33 : STD_LOGIC;
  signal way_CE_condition_timer_n_38 : STD_LOGIC;
  signal way_CE_condition_timer_n_9 : STD_LOGIC;
  signal wbCMDReady : STD_LOGIC;
  signal wbCMDReadySet : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal wbCMDStartSet : STD_LOGIC_VECTOR ( 10 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rNANDPOECounter[0]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \rNANDPOECounter[1]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \rNANDPOECounter[2]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \rNANDPOECounter[3]_i_1\ : label is "soft_lutpair195";
begin
  \FSM_onehot_rCurState_reg[0]\(6 downto 0) <= \^fsm_onehot_rcurstate_reg[0]\(6 downto 0);
  \FSM_onehot_rCurState_reg[0]_0\ <= \^fsm_onehot_rcurstate_reg[0]_0\;
  \FSM_onehot_rCurState_reg[0]_1\ <= \^fsm_onehot_rcurstate_reg[0]_1\;
  \FSM_onehot_rCurState_reg[0]_2\ <= \^fsm_onehot_rcurstate_reg[0]_2\;
  \FSM_onehot_rCurState_reg[0]_3\ <= \^fsm_onehot_rcurstate_reg[0]_3\;
  \FSM_onehot_rCurState_reg[13]\(5 downto 0) <= \^fsm_onehot_rcurstate_reg[13]\(5 downto 0);
  \FSM_onehot_rCurState_reg[1]_0\ <= \^fsm_onehot_rcurstate_reg[1]_0\;
  \FSM_onehot_rCurState_reg[2]\(1 downto 0) <= \^fsm_onehot_rcurstate_reg[2]\(1 downto 0);
  \FSM_onehot_rCurState_reg[2]_2\(1 downto 0) <= \^fsm_onehot_rcurstate_reg[2]_2\(1 downto 0);
  \FSM_onehot_rCurState_reg[8]\(5 downto 0) <= \^fsm_onehot_rcurstate_reg[8]\(5 downto 0);
  \FSM_onehot_rCurState_reg[9]\(1 downto 0) <= \^fsm_onehot_rcurstate_reg[9]\(1 downto 0);
  Q(2 downto 0) <= \^q\(2 downto 0);
  \iOpcode[3]\(0) <= \^iopcode[3]\(0);
  rCMDReady_reg <= \^rcmdready_reg\;
  rCMDReady_reg_1 <= \^rcmdready_reg_1\;
  rCMDReady_reg_2 <= \^rcmdready_reg_2\;
  rNANDPOE <= \^rnandpoe\;
  \rPM_PCommand_reg[3]\ <= \^rpm_pcommand_reg[3]\;
  \rPM_PCommand_reg[3]_0\(2 downto 0) <= \^rpm_pcommand_reg[3]_0\(2 downto 0);
  \rPM_PCommand_reg[3]_1\(2 downto 0) <= \^rpm_pcommand_reg[3]_1\(2 downto 0);
  \rPM_PCommand_reg[6]\(3 downto 0) <= \^rpm_pcommand_reg[6]\(3 downto 0);
  wPM_NumOfData_PCG_PM(10 downto 0) <= \^wpm_numofdata_pcg_pm\(10 downto 0);
  wPM_PCommandOption_PCG_PM(2 downto 0) <= \^wpm_pcommandoption_pcg_pm\(2 downto 0);
  wPM_TargetWay_PCG_PM(7 downto 0) <= \^wpm_targetway_pcg_pm\(7 downto 0);
bCMD_BNC_B_erase: entity work.sys_top_v2nfc_0_2_NPCG_Toggle_BNC_B_erase
     port map (
      CABuffer_i_12_0(3 downto 2) => wMNC_setFT_PM_CAData(7 downto 6),
      CABuffer_i_12_0(1 downto 0) => wMNC_setFT_PM_CAData(4 downto 3),
      CABuffer_i_2 => bCMD_BNC_P_read_AW30h_n_17,
      CABuffer_i_3 => bCMD_BNC_P_read_AW30h_n_18,
      CABuffer_i_4 => bCMD_BNC_P_read_DT00h_n_35,
      CABuffer_i_4_0 => bCMD_MNC_setFT_n_39,
      CABuffer_i_6 => bCMD_BNC_P_read_DT00h_n_36,
      CABuffer_i_9 => bCMD_BNC_P_read_AW30h_n_19,
      CABuffer_i_9_0 => bCMD_MNC_setFT_n_33,
      D(0) => bCMD_BNC_B_erase_n_0,
      \FSM_onehot_rCurState_reg[1]_0\ => \FSM_onehot_rCurState_reg[1]_5\,
      \FSM_onehot_rCurState_reg[3]_0\ => bCMD_BNC_B_erase_n_7,
      \FSM_onehot_rCurState_reg[5]_0\(0) => \FSM_onehot_rCurState_reg[5]_0\(0),
      \FSM_onehot_rCurState_reg[6]_0\ => bCMD_BNC_B_erase_n_8,
      \FSM_onehot_rCurState_reg[6]_1\ => way_CE_condition_timer_n_0,
      \FSM_onehot_rCurState_reg[7]_0\ => bCMD_BNC_B_erase_n_9,
      \FSM_onehot_rCurState_reg[7]_1\ => bCMD_BNC_B_erase_n_10,
      \FSM_onehot_rCurState_reg[7]_2\ => \FSM_onehot_rCurState_reg[7]\,
      \FSM_onehot_rCurState_reg[9]_0\ => bCMD_BNC_B_erase_n_14,
      \FSM_onehot_rCurState_reg[9]_1\ => bCMD_BNC_B_erase_n_16,
      \FSM_onehot_rCurState_reg[9]_2\ => bCMD_BNC_B_erase_n_17,
      Q(3) => \^q\(2),
      Q(2) => \^fsm_onehot_rcurstate_reg[0]\(1),
      Q(1 downto 0) => \^q\(1 downto 0),
      iOpcode(3 downto 2) => iOpcode(4 downto 3),
      iOpcode(1 downto 0) => iOpcode(1 downto 0),
      iOpcode_0_sp_1 => bCMD_BNC_B_erase_n_5,
      iReset => iReset,
      iSourceID(0) => iSourceID(1),
      iSystemClock => iSystemClock,
      iTargetID(3 downto 2) => iTargetID(4 downto 3),
      iTargetID(1 downto 0) => iTargetID(1 downto 0),
      \rCAData_reg[0]_0\ => bCMD_BNC_B_erase_n_11,
      \rCAData_reg[2]_0\(1 downto 0) => wBNC_B_erase_PM_CAData(2 downto 1),
      \rCAData_reg[4]_0\ => bCMD_BNC_B_erase_n_18,
      \rCAData_reg[5]_0\ => bCMD_BNC_B_erase_n_15,
      \rCAData_reg[6]_0\ => \rCAData_reg[6]\,
      \rCAData_reg[6]_1\ => \rCAData_reg[6]_0\,
      \rCAData_reg[7]_0\ => \rCAData_reg[7]\,
      rCMDReady_reg => bCMD_BNC_B_erase_n_19,
      rCMDReady_reg_0 => bCMD_BNC_B_erase_n_20,
      rCMDReady_reg_1 => bCMD_BNC_B_erase_n_21,
      rEraseResume_reg_0 => \^rnandpoe\,
      rMultiplaneSuspend_reg_0(1) => wSourceID_bCMD(2),
      rMultiplaneSuspend_reg_0(0) => wSourceID_bCMD(0),
      \rNumOfCommand[0]_i_3\ => bCMD_MNC_setFT_n_32,
      \rNumOfCommand[0]_i_3_0\ => bCMD_BNC_P_read_DT00h_n_23,
      \rNumOfCommand[1]_i_4\ => \^fsm_onehot_rcurstate_reg[0]\(2),
      \rNumOfCommand[1]_i_4_0\(0) => \^fsm_onehot_rcurstate_reg[0]\(0),
      \rNumOfCommand[1]_i_4_1\(0) => wMNC_setFT_PM_NumOfData(1),
      \rNumOfCommand[2]_i_3\ => bCMD_BNC_P_program_n_55,
      \rNumOfCommand[3]_i_3\ => bCMD_BNC_P_program_n_38,
      \rNumOfCommand[3]_i_3_0\(0) => \^fsm_onehot_rcurstate_reg[0]\(3),
      \rNumOfCommand[3]_i_3_1\ => bCMD_BNC_P_read_AW30h_n_16,
      \rNumOfCommand[3]_i_3_2\ => bCMD_MNC_readID_n_0,
      \rPO_ChipEnable[10]_i_2\ => bCMD_BNC_P_read_AW30h_n_31,
      \rPO_ChipEnable[11]_i_2\ => bCMD_BNC_P_read_AW30h_n_30,
      \rPO_ChipEnable[14]_i_2\ => bCMD_MNC_readST_n_4,
      \rPO_ChipEnable[14]_i_2_0\ => bCMD_BNC_P_read_AW30h_n_24,
      \rPO_ChipEnable[14]_i_3_0\(3) => wBNC_P_prog_PM_TargetWay(6),
      \rPO_ChipEnable[14]_i_3_0\(2 downto 1) => wBNC_P_prog_PM_TargetWay(3 downto 2),
      \rPO_ChipEnable[14]_i_3_0\(0) => wBNC_P_prog_PM_TargetWay(0),
      \rPO_ChipEnable[14]_i_3_1\(3) => wMNC_setFT_PM_TargetWay(6),
      \rPO_ChipEnable[14]_i_3_1\(2 downto 1) => wMNC_setFT_PM_TargetWay(3 downto 2),
      \rPO_ChipEnable[14]_i_3_1\(0) => wMNC_setFT_PM_TargetWay(0),
      \rRowAddress_reg[23]_0\(23 downto 0) => rRowAddr3B(23 downto 0),
      \rTargetWay_reg[0]_0\ => bCMD_BNC_B_erase_n_22,
      \rTargetWay_reg[7]_0\(3) => wBNC_B_erase_PM_TargetWay(7),
      \rTargetWay_reg[7]_0\(2 downto 1) => wBNC_B_erase_PM_TargetWay(5 downto 4),
      \rTargetWay_reg[7]_0\(0) => wBNC_B_erase_PM_TargetWay(1),
      \rTargetWay_reg[7]_1\(7 downto 0) => rTargetWay1B(7 downto 0),
      wBNC_B_erase_PM_CASelect => wBNC_B_erase_PM_CASelect,
      wBNC_P_prog_PM_CAData(3 downto 2) => wBNC_P_prog_PM_CAData(7 downto 6),
      wBNC_P_prog_PM_CAData(1 downto 0) => wBNC_P_prog_PM_CAData(4 downto 3),
      wBNC_P_prog_PM_NumOfData(0) => wBNC_P_prog_PM_NumOfData(1),
      wPM_LastStep_PCG_PM(1) => wPM_LastStep_PCG_PM(3),
      wPM_LastStep_PCG_PM(0) => wPM_LastStep_PCG_PM(0)
    );
bCMD_BNC_P_program: entity work.sys_top_v2nfc_0_2_NPCG_Toggle_BNC_P_program
     port map (
      D(14) => bCMD_BNC_P_program_n_7,
      D(13) => bCMD_BNC_P_program_n_8,
      D(12) => bCMD_BNC_P_program_n_9,
      D(11) => bCMD_BNC_P_program_n_10,
      D(10) => bCMD_BNC_P_program_n_11,
      D(9) => bCMD_BNC_P_program_n_12,
      D(8) => bCMD_BNC_P_program_n_13,
      D(7) => bCMD_BNC_P_program_n_14,
      D(6) => bCMD_BNC_P_program_n_15,
      D(5) => bCMD_BNC_P_program_n_16,
      D(4) => bCMD_BNC_P_program_n_17,
      D(3) => bCMD_BNC_P_program_n_18,
      D(2) => bCMD_BNC_P_program_n_19,
      D(1) => bCMD_BNC_P_program_n_20,
      D(0) => bCMD_BNC_P_program_n_21,
      E(0) => rOpcode0,
      \FSM_onehot_rCurState[12]_i_4\ => \FSM_onehot_rCurState[12]_i_4\,
      \FSM_onehot_rCurState_reg[12]_0\(1 downto 0) => \FSM_onehot_rCurState_reg[12]_0\(1 downto 0),
      \FSM_onehot_rCurState_reg[1]_0\ => \FSM_onehot_rCurState_reg[1]_6\,
      \FSM_onehot_rCurState_reg[3]_0\ => bCMD_BNC_P_program_n_40,
      \FSM_onehot_rCurState_reg[6]_0\ => \FSM_onehot_rCurState_reg[6]\,
      \FSM_onehot_rCurState_reg[7]_0\ => bCMD_BNC_P_program_n_37,
      \FSM_onehot_rCurState_reg[8]_0\ => bCMD_BNC_P_program_n_24,
      \FSM_onehot_rCurState_reg[8]_1\ => bCMD_BNC_P_program_n_38,
      \FSM_onehot_rCurState_reg[8]_2\ => bCMD_BNC_P_program_n_46,
      \FSM_onehot_rCurState_reg[8]_3\ => bCMD_BNC_P_program_n_48,
      \FSM_onehot_rCurState_reg[8]_4\ => bCMD_BNC_P_program_n_50,
      \FSM_onehot_rCurState_reg[8]_5\ => bCMD_BNC_P_program_n_52,
      \FSM_onehot_rCurState_reg[9]_0\ => bCMD_BNC_P_program_n_1,
      \FSM_onehot_rCurState_reg[9]_1\ => bCMD_BNC_P_program_n_2,
      \FSM_onehot_rCurState_reg[9]_10\ => bCMD_BNC_P_program_n_58,
      \FSM_onehot_rCurState_reg[9]_11\ => \^iopcode[3]\(0),
      \FSM_onehot_rCurState_reg[9]_2\ => bCMD_BNC_P_program_n_44,
      \FSM_onehot_rCurState_reg[9]_3\ => bCMD_BNC_P_program_n_45,
      \FSM_onehot_rCurState_reg[9]_4\ => bCMD_BNC_P_program_n_47,
      \FSM_onehot_rCurState_reg[9]_5\ => bCMD_BNC_P_program_n_49,
      \FSM_onehot_rCurState_reg[9]_6\ => bCMD_BNC_P_program_n_51,
      \FSM_onehot_rCurState_reg[9]_7\ => bCMD_BNC_P_program_n_55,
      \FSM_onehot_rCurState_reg[9]_8\ => bCMD_BNC_P_program_n_56,
      \FSM_onehot_rCurState_reg[9]_9\ => bCMD_BNC_P_program_n_57,
      Q(3 downto 2) => \FSM_onehot_rCurState_reg[12]\(2 downto 1),
      Q(1) => \^fsm_onehot_rcurstate_reg[0]\(0),
      Q(0) => \FSM_onehot_rCurState_reg[12]\(0),
      iLength(15 downto 0) => iLength(15 downto 0),
      iOpcode(0) => iOpcode(5),
      iReset => iReset,
      iSourceID(1 downto 0) => iSourceID(4 downto 3),
      \iSourceID[4]\(1) => bCMD_BNC_P_program_n_22,
      \iSourceID[4]\(0) => bCMD_BNC_P_program_n_23,
      iSystemClock => iSystemClock,
      iTargetID(2 downto 0) => iTargetID(2 downto 0),
      rCAData(1) => rCAData(5),
      rCAData(0) => rCAData(0),
      rCMDReady_reg => \^rcmdready_reg\,
      rCMDReady_reg_0 => bCMD_BNC_P_program_n_41,
      \rColAddress_reg[15]_0\(15 downto 0) => rColAddr2B(15 downto 0),
      \rLCH_cur_state[2]_i_5\(2) => \^q\(2),
      \rLCH_cur_state[2]_i_5\(1) => \^fsm_onehot_rcurstate_reg[0]\(1),
      \rLCH_cur_state[2]_i_5\(0) => \^q\(0),
      rNANDPOE_reg => bCMD_BNC_P_program_n_26,
      \rNumOfCommand[3]_i_4\ => \rNumOfCommand[3]_i_4\,
      \rNumOfCommand_reg[5]\ => \rPOR_cur_state_reg[2]\,
      \rNumOfCommand_reg[5]_0\ => bCMD_MNC_readID_n_8,
      \rNumOfCommand_reg[5]_1\ => bCMD_BNC_P_read_DT00h_n_27,
      \rNumOfCommand_reg[5]_2\ => bCMD_MNC_readST_n_4,
      \rNumOfData[10]_i_2\ => bCMD_BNC_P_read_DT00h_n_31,
      \rNumOfData[11]_i_2\ => bCMD_BNC_P_read_DT00h_n_49,
      \rNumOfData[11]_i_2_0\ => bCMD_BNC_P_read_DT00h_n_8,
      \rNumOfData[12]_i_2\ => bCMD_BNC_P_read_DT00h_n_32,
      \rNumOfData[13]_i_2\(1) => rTrfLength(13),
      \rNumOfData[13]_i_2\(0) => rTrfLength(11),
      \rNumOfData[14]_i_2\ => bCMD_BNC_P_read_DT00h_n_33,
      \rNumOfData[15]_i_4\ => bCMD_BNC_P_read_DT00h_n_34,
      \rNumOfData[4]_i_2\ => bCMD_BNC_P_read_DT00h_n_26,
      \rNumOfData[4]_i_2_0\ => oCMDReady_INST_0_i_3_0,
      \rNumOfData[6]_i_4\(1) => wMNC_setFT_PM_NumOfData(7),
      \rNumOfData[6]_i_4\(0) => wMNC_setFT_PM_NumOfData(5),
      \rNumOfData[8]_i_2\ => bCMD_BNC_P_read_DT00h_n_29,
      \rNumOfData[9]_i_2\ => bCMD_BNC_P_read_DT00h_n_30,
      \rOpcode_reg[1]_0\(1 downto 0) => \rOpcode_reg[1]\(1 downto 0),
      \rOpcode_reg[2]_0\(2 downto 1) => wOpcode_bCMD(2 downto 1),
      \rOpcode_reg[2]_0\(0) => bCMD_MNC_readST_n_7,
      \rPBR_cur_state[2]_i_2\(0) => wbCMDReadySet(1),
      \rPCommand_reg[2]\ => \^fsm_onehot_rcurstate_reg[0]\(2),
      \rPCommand_reg[2]_0\(1 downto 0) => \^rpm_pcommand_reg[3]_1\(1 downto 0),
      \rPCommand_reg[2]_1\ => bCMD_SCC_PO_reset_n_5,
      \rPM_NumOfData_reg[7]\ => bCMD_BNC_P_program_n_53,
      rPM_ONOFF_reg => \^rpm_pcommand_reg[3]\,
      \rPM_PCommandOption_reg[0]\ => bCMD_BNC_P_program_n_43,
      \rPM_PCommandOption_reg[2]\ => bCMD_BNC_P_program_n_39,
      \rPM_PCommand_reg[0]\ => bCMD_BNC_P_program_n_42,
      \rPO_ReadEnable[3]_i_2\ => bCMD_BNC_P_read_DT00h_n_48,
      \rPO_ReadEnable[3]_i_2_0\(1) => wMNC_setFT_PM_PCommandOption(2),
      \rPO_ReadEnable[3]_i_2_0\(0) => wMNC_setFT_PM_PCommandOption(0),
      \rPO_ReadEnable[3]_i_2_1\ => bCMD_MNC_readST_n_1,
      \rRowAddress_reg[23]_0\(23 downto 0) => rRowAddr3B(23 downto 0),
      \rSourceID_reg[2]_0\(2) => wSourceID_bCMD(2),
      \rSourceID_reg[2]_0\(1) => bCMD_BNC_B_erase_n_0,
      \rSourceID_reg[2]_0\(0) => wSourceID_bCMD(0),
      \rSourceID_reg[4]_0\ => \^rnandpoe\,
      \rTIM_cur_state[2]_i_2\ => bCMD_BNC_P_read_DT00h_n_21,
      \rTargetWay_reg[7]_0\(7 downto 0) => wBNC_P_prog_PM_TargetWay(7 downto 0),
      \rTargetWay_reg[7]_1\(7 downto 0) => rTargetWay1B(7 downto 0),
      \rTrfLength_reg[0]_0\(0) => \rTrfLength[0]_i_1_n_0\,
      \rTrfLength_reg[11]_0\ => \rTrfLength[15]_i_2_n_0\,
      \rTrfLength_reg[4]_0\ => bCMD_BNC_P_program_n_54,
      \rTrfLength_reg[6]_0\ => \rTrfLength[10]_i_2_n_0\,
      wBNC_P_prog_PM_CAData(3 downto 2) => wBNC_P_prog_PM_CAData(7 downto 6),
      wBNC_P_prog_PM_CAData(1 downto 0) => wBNC_P_prog_PM_CAData(4 downto 3),
      wBNC_P_prog_PM_NumOfData(1 downto 0) => wBNC_P_prog_PM_NumOfData(1 downto 0),
      \wPBR_Start0__0\ => \wPBR_Start0__0\,
      wPM_LastStep_PCG_PM(2 downto 1) => wPM_LastStep_PCG_PM(3 downto 2),
      wPM_LastStep_PCG_PM(0) => wPM_LastStep_PCG_PM(0),
      wPM_PCommand_PCG_PM(0) => wPM_PCommand_PCG_PM(2)
    );
bCMD_BNC_P_read_AW30h: entity work.sys_top_v2nfc_0_2_NPCG_Toggle_BNC_P_read_AW30h
     port map (
      CABuffer_i_10 => bCMD_BNC_P_read_DT00h_n_22,
      CABuffer_i_10_0(0) => \^fsm_onehot_rcurstate_reg[0]\(0),
      CABuffer_i_10_1 => \rNumOfCommand[3]_i_4\,
      CABuffer_i_7 => bCMD_MNC_setFT_n_40,
      D(1) => wSourceID_bCMD(2),
      D(0) => wSourceID_bCMD(0),
      \FSM_onehot_rCurState_reg[12]_0\ => bCMD_BNC_P_read_AW30h_n_16,
      \FSM_onehot_rCurState_reg[1]_0\ => \FSM_onehot_rCurState_reg[1]_2\,
      \FSM_onehot_rCurState_reg[7]_0\ => bCMD_BNC_P_read_AW30h_n_10,
      \FSM_onehot_rCurState_reg[7]_1\ => bCMD_BNC_P_read_AW30h_n_15,
      \FSM_onehot_rCurState_reg[7]_2\ => bCMD_BNC_P_read_AW30h_n_17,
      \FSM_onehot_rCurState_reg[7]_3\ => bCMD_BNC_P_read_AW30h_n_18,
      \FSM_onehot_rCurState_reg[7]_4\ => bCMD_BNC_P_read_AW30h_n_19,
      \FSM_onehot_rCurState_reg[7]_5\ => way_CE_condition_timer_n_9,
      \FSM_onehot_rCurState_reg[8]_0\ => \FSM_onehot_rCurState_reg[8]_0\,
      \FSM_onehot_rCurState_reg[9]_0\ => bCMD_BNC_P_read_AW30h_n_21,
      \FSM_onehot_rCurState_reg[9]_1\ => bCMD_BNC_P_read_AW30h_n_23,
      \FSM_onehot_rCurState_reg[9]_2\ => \FSM_onehot_rCurState_reg[9]_0\,
      Q(3) => wBNC_P_read_AW30h_PM_PCommand(0),
      Q(2 downto 1) => \^fsm_onehot_rcurstate_reg[9]\(1 downto 0),
      Q(0) => wbCMDReadySet(0),
      iOpcode(3 downto 0) => iOpcode(5 downto 2),
      \iOpcode[5]\ => bCMD_BNC_P_read_AW30h_n_7,
      iOpcode_2_sp_1 => bCMD_BNC_P_read_AW30h_n_6,
      iReset => iReset,
      iSourceID(1) => iSourceID(2),
      iSourceID(0) => iSourceID(0),
      iSystemClock => iSystemClock,
      iTargetID(4 downto 0) => iTargetID(4 downto 0),
      iTargetID_1_sp_1 => bCMD_BNC_P_read_AW30h_n_1,
      \rCAData[4]_i_3_0\ => \rCAData[4]_i_3\,
      \rCAData[4]_i_3_1\ => \rCAData[4]_i_3_0\,
      \rCAData_reg[4]_0\ => \rCAData_reg[4]\,
      \rCAData_reg[5]_0\(3 downto 1) => wBNC_P_read_AW30h_PM_CAData(5 downto 3),
      \rCAData_reg[5]_0\(0) => wBNC_P_read_AW30h_PM_CAData(1),
      \rCAData_reg[7]_0\ => \rCAData_reg[7]_0\,
      \rCAData_reg[7]_1\ => \rCAData_reg[7]_1\,
      \rColAddress_reg[15]_0\(15 downto 0) => rColAddr2B(15 downto 0),
      rMultiPlane_reg_0(0) => bCMD_MNC_readST_n_7,
      \rNumOfCommand[2]_i_3\ => bCMD_BNC_P_program_n_1,
      \rNumOfCommand[2]_i_3_0\ => bCMD_MNC_readST_n_4,
      \rNumOfCommand[3]_i_4\ => bCMD_BNC_P_read_DT00h_n_25,
      \rPO_ChipEnable[10]_i_3\(0) => wbCMDReadySet(1),
      \rPO_ChipEnable[14]_i_3\(2) => wBNC_P_read_DT00h_PM_TargetWay(6),
      \rPO_ChipEnable[14]_i_3\(1 downto 0) => wBNC_P_read_DT00h_PM_TargetWay(3 downto 2),
      \rPageSelect_reg[1]_0\(0) => bCMD_BNC_B_erase_n_0,
      \rPageSelect_reg[2]_0\ => \^rnandpoe\,
      \rRowAddress_reg[23]_0\(23 downto 0) => rRowAddr3B(23 downto 0),
      rSFTStrobe_i_2(0) => \^fsm_onehot_rcurstate_reg[0]\(1),
      rSFTStrobe_i_2_0 => \^fsm_onehot_rcurstate_reg[0]\(2),
      \rTargetWay_reg[2]_0\ => bCMD_BNC_P_read_AW30h_n_31,
      \rTargetWay_reg[3]_0\ => bCMD_BNC_P_read_AW30h_n_30,
      \rTargetWay_reg[6]_0\ => bCMD_BNC_P_read_AW30h_n_24,
      \rTargetWay_reg[7]_0\(4) => wBNC_P_read_AW30h_PM_TargetWay(7),
      \rTargetWay_reg[7]_0\(3 downto 2) => wBNC_P_read_AW30h_PM_TargetWay(5 downto 4),
      \rTargetWay_reg[7]_0\(1 downto 0) => wBNC_P_read_AW30h_PM_TargetWay(1 downto 0),
      \rTargetWay_reg[7]_1\(7 downto 0) => rTargetWay1B(7 downto 0),
      rUsePresetC_reg_0 => rUsePresetC,
      rUsePresetC_reg_1 => bCMD_BNC_P_read_AW30h_n_20,
      rUsePresetC_reg_2 => bCMD_BNC_P_read_AW30h_n_22,
      rUsePresetC_reg_3(1) => bCMD_BNC_P_program_n_22,
      rUsePresetC_reg_3(0) => bCMD_BNC_P_program_n_23,
      wBNC_P_read_DT00h_PM_CAData(3 downto 2) => wBNC_P_read_DT00h_PM_CAData(7 downto 6),
      wBNC_P_read_DT00h_PM_CAData(1) => wBNC_P_read_DT00h_PM_CAData(2),
      wBNC_P_read_DT00h_PM_CAData(0) => wBNC_P_read_DT00h_PM_CAData(0),
      wOpcode_bCMD(0) => wOpcode_bCMD(3),
      wPM_LastStep_PCG_PM(1) => wPM_LastStep_PCG_PM(3),
      wPM_LastStep_PCG_PM(0) => wPM_LastStep_PCG_PM(0),
      wPM_Ready_PCG_PM(0) => wPM_Ready_PCG_PM(0)
    );
bCMD_BNC_P_read_DT00h: entity work.sys_top_v2nfc_0_2_NPCG_Toggle_BNC_P_read_DT00h
     port map (
      CABuffer_i_16(3 downto 1) => wBNC_P_read_AW30h_PM_CAData(5 downto 3),
      CABuffer_i_16(0) => wBNC_P_read_AW30h_PM_CAData(1),
      CABuffer_i_5 => bCMD_BNC_B_erase_n_18,
      CABuffer_i_8 => bCMD_MNC_setFT_n_38,
      D(0) => wSourceID_bCMD(0),
      E(0) => rTargetWay0,
      \FSM_onehot_rCurState[1]_i_2__5\ => \rReadStatusOption_reg[0]\,
      \FSM_onehot_rCurState[1]_i_2__5_0\ => \^rnandpoe\,
      \FSM_onehot_rCurState_reg[0]_0\ => bCMD_BNC_P_read_DT00h_n_16,
      \FSM_onehot_rCurState_reg[0]_1\ => bCMD_BNC_P_read_DT00h_n_17,
      \FSM_onehot_rCurState_reg[0]_2\ => bCMD_BNC_P_read_DT00h_n_18,
      \FSM_onehot_rCurState_reg[0]_3\ => bCMD_BNC_P_read_DT00h_n_19,
      \FSM_onehot_rCurState_reg[0]_4\ => bCMD_BNC_P_read_DT00h_n_23,
      \FSM_onehot_rCurState_reg[0]_5\ => bCMD_BNC_P_read_DT00h_n_24,
      \FSM_onehot_rCurState_reg[0]_6\ => bCMD_BNC_P_read_DT00h_n_25,
      \FSM_onehot_rCurState_reg[0]_7\ => bCMD_BNC_P_read_DT00h_n_37,
      \FSM_onehot_rCurState_reg[0]_8\ => bCMD_BNC_P_read_DT00h_n_38,
      \FSM_onehot_rCurState_reg[0]_9\ => bCMD_BNC_P_read_DT00h_n_49,
      \FSM_onehot_rCurState_reg[11]_0\ => bCMD_BNC_P_read_DT00h_n_8,
      \FSM_onehot_rCurState_reg[12]_0\ => bCMD_BNC_P_read_DT00h_n_21,
      \FSM_onehot_rCurState_reg[12]_1\ => bCMD_BNC_P_read_DT00h_n_48,
      \FSM_onehot_rCurState_reg[13]_0\(3 downto 0) => \FSM_onehot_rCurState_reg[13]_0\(3 downto 0),
      \FSM_onehot_rCurState_reg[5]_0\ => bCMD_BNC_P_read_DT00h_n_22,
      \FSM_onehot_rCurState_reg[7]_0\ => bCMD_BNC_P_read_DT00h_n_27,
      \FSM_onehot_rCurState_reg[7]_1\ => bCMD_BNC_P_read_DT00h_n_30,
      \FSM_onehot_rCurState_reg[7]_2\ => bCMD_BNC_P_read_DT00h_n_32,
      \FSM_onehot_rCurState_reg[7]_3\ => bCMD_BNC_P_read_DT00h_n_36,
      \FSM_onehot_rCurState_reg[9]_0\(3 downto 2) => wBNC_P_read_DT00h_PM_CAData(7 downto 6),
      \FSM_onehot_rCurState_reg[9]_0\(1) => wBNC_P_read_DT00h_PM_CAData(2),
      \FSM_onehot_rCurState_reg[9]_0\(0) => wBNC_P_read_DT00h_PM_CAData(0),
      \FSM_onehot_rCurState_reg[9]_1\ => bCMD_BNC_P_read_DT00h_n_35,
      \FSM_onehot_rCurState_reg[9]_2\ => bCMD_BNC_P_read_DT00h_n_39,
      Q(6 downto 1) => \^fsm_onehot_rcurstate_reg[13]\(5 downto 0),
      Q(0) => wbCMDReadySet(1),
      iOpcode(2 downto 0) => iOpcode(5 downto 3),
      iReset => iReset,
      iSystemClock => iSystemClock,
      iTargetID(0) => iTargetID(0),
      \oReadData[31]\(0) => \^fsm_onehot_rcurstate_reg[0]\(3),
      \rCAData_reg[4]\ => bCMD_BNC_P_read_DT00h_n_20,
      \rColAddress_reg[15]_0\(15 downto 0) => rColAddr2B(15 downto 0),
      rNANDPOE_reg => bCMD_BNC_P_read_DT00h_n_7,
      \rNumOfCommand[0]_i_4\ => bCMD_BNC_P_read_AW30h_n_20,
      \rNumOfCommand[1]_i_3\ => bCMD_BNC_B_erase_n_8,
      \rNumOfCommand[1]_i_3_0\ => bCMD_BNC_P_read_AW30h_n_21,
      \rNumOfData[6]_i_2\ => bCMD_BNC_P_program_n_53,
      \rNumOfData[8]_i_3\ => \rNumOfCommand[3]_i_4\,
      rOption_i_3 => bCMD_BNC_P_program_n_43,
      \rPCommand_reg[0]\(2) => wBNC_P_read_AW30h_PM_PCommand(0),
      \rPCommand_reg[0]\(1) => \^fsm_onehot_rcurstate_reg[9]\(1),
      \rPCommand_reg[0]\(0) => wbCMDReadySet(0),
      \rPCommand_reg[1]\(0) => \^fsm_onehot_rcurstate_reg[0]\(0),
      \rPCommand_reg[1]_0\ => \^fsm_onehot_rcurstate_reg[0]\(2),
      \rPCommand_reg[1]_1\(0) => \^fsm_onehot_rcurstate_reg[0]\(1),
      \rPCommand_reg[6]\ => \^rcmdready_reg_1\,
      \rPCommand_reg[6]_0\ => bCMD_BNC_P_program_n_1,
      \rPCommand_reg[6]_1\ => bCMD_MNC_readST_n_4,
      \rPCommand_reg[6]_2\ => bCMD_MNC_readID_n_12,
      \rPO_ChipEnable[15]_i_4\(4) => wBNC_P_read_AW30h_PM_TargetWay(7),
      \rPO_ChipEnable[15]_i_4\(3 downto 2) => wBNC_P_read_AW30h_PM_TargetWay(5 downto 4),
      \rPO_ChipEnable[15]_i_4\(1 downto 0) => wBNC_P_read_AW30h_PM_TargetWay(1 downto 0),
      \rPO_ChipEnable[8]_i_2\ => bCMD_BNC_B_erase_n_22,
      \rRowAddress_reg[23]_0\(23 downto 0) => rRowAddr3B(23 downto 0),
      \rTargetWay_reg[0]_0\ => bCMD_BNC_P_read_DT00h_n_40,
      \rTargetWay_reg[1]_0\ => bCMD_BNC_P_read_DT00h_n_41,
      \rTargetWay_reg[4]_0\ => bCMD_BNC_P_read_DT00h_n_45,
      \rTargetWay_reg[5]_0\ => bCMD_BNC_P_read_DT00h_n_46,
      \rTargetWay_reg[6]_0\(2) => wBNC_P_read_DT00h_PM_TargetWay(6),
      \rTargetWay_reg[6]_0\(1 downto 0) => wBNC_P_read_DT00h_PM_TargetWay(3 downto 2),
      \rTargetWay_reg[7]_0\ => bCMD_BNC_P_read_DT00h_n_47,
      \rTargetWay_reg[7]_1\(7 downto 0) => rTargetWay1B(7 downto 0),
      \rTrfLength_reg[10]_0\ => bCMD_BNC_P_read_DT00h_n_31,
      \rTrfLength_reg[13]_0\(1) => rTrfLength(13),
      \rTrfLength_reg[13]_0\(0) => rTrfLength(11),
      \rTrfLength_reg[14]_0\ => bCMD_BNC_P_read_DT00h_n_33,
      \rTrfLength_reg[15]_0\ => bCMD_BNC_P_read_DT00h_n_34,
      \rTrfLength_reg[15]_1\(15) => bCMD_BNC_P_program_n_7,
      \rTrfLength_reg[15]_1\(14) => bCMD_BNC_P_program_n_8,
      \rTrfLength_reg[15]_1\(13) => bCMD_BNC_P_program_n_9,
      \rTrfLength_reg[15]_1\(12) => bCMD_BNC_P_program_n_10,
      \rTrfLength_reg[15]_1\(11) => bCMD_BNC_P_program_n_11,
      \rTrfLength_reg[15]_1\(10) => bCMD_BNC_P_program_n_12,
      \rTrfLength_reg[15]_1\(9) => bCMD_BNC_P_program_n_13,
      \rTrfLength_reg[15]_1\(8) => bCMD_BNC_P_program_n_14,
      \rTrfLength_reg[15]_1\(7) => bCMD_BNC_P_program_n_15,
      \rTrfLength_reg[15]_1\(6) => bCMD_BNC_P_program_n_16,
      \rTrfLength_reg[15]_1\(5) => bCMD_BNC_P_program_n_17,
      \rTrfLength_reg[15]_1\(4) => bCMD_BNC_P_program_n_18,
      \rTrfLength_reg[15]_1\(3) => bCMD_BNC_P_program_n_19,
      \rTrfLength_reg[15]_1\(2) => bCMD_BNC_P_program_n_20,
      \rTrfLength_reg[15]_1\(1) => bCMD_BNC_P_program_n_21,
      \rTrfLength_reg[15]_1\(0) => \rTrfLength[0]_i_1_n_0\,
      \rTrfLength_reg[4]_0\ => bCMD_BNC_P_read_DT00h_n_26,
      \rTrfLength_reg[7]_0\ => bCMD_BNC_P_read_DT00h_n_28,
      \rTrfLength_reg[8]_0\ => bCMD_BNC_P_read_DT00h_n_29,
      wPBRReady => wPBRReady,
      wPM_LastStep_PCG_PM(2) => wPM_LastStep_PCG_PM(6),
      wPM_LastStep_PCG_PM(1) => wPM_LastStep_PCG_PM(3),
      wPM_LastStep_PCG_PM(0) => wPM_LastStep_PCG_PM(0),
      wPM_PCommand_PCG_PM(0) => wPM_PCommand_PCG_PM(6),
      wbCMDStartSet(0) => wbCMDStartSet(1)
    );
bCMD_BNC_single_cmd: entity work.sys_top_v2nfc_0_2_NPCG_Toggle_BNC_single_cmd
     port map (
      \FSM_onehot_rCurState[4]_i_2\ => \^rnandpoe\,
      \FSM_onehot_rCurState[4]_i_2_0\ => \FSM_onehot_rCurState[4]_i_2\,
      \FSM_onehot_rCurState_reg[0]_0\ => \^fsm_onehot_rcurstate_reg[0]_1\,
      \FSM_onehot_rCurState_reg[0]_1\ => \^fsm_onehot_rcurstate_reg[0]_2\,
      \FSM_onehot_rCurState_reg[0]_2\ => \^fsm_onehot_rcurstate_reg[0]_3\,
      \FSM_onehot_rCurState_reg[0]_3\ => way_CE_condition_timer_n_38,
      \FSM_onehot_rCurState_reg[1]_0\(0) => \FSM_onehot_rCurState_reg[1]_7\(0),
      \FSM_onehot_rCurState_reg[4]_0\ => \rPM_NumOfData_reg[5]\,
      Q(3) => wBNC_single_cmd_PM_PCommand(3),
      Q(2 downto 1) => \^fsm_onehot_rcurstate_reg[2]\(1 downto 0),
      Q(0) => \^fsm_onehot_rcurstate_reg[0]\(6),
      dina(7 downto 0) => dina(7 downto 0),
      \gen_rd_b.doutb_reg_reg[1]\ => bCMD_MNC_readID_n_29,
      \gen_rd_b.doutb_reg_reg[1]_0\ => bCMD_BNC_B_erase_n_11,
      \gen_rd_b.doutb_reg_reg[1]_1\(7 downto 0) => wMNC_getFT_PM_CAData(7 downto 0),
      \gen_rd_b.doutb_reg_reg[1]_10\ => bCMD_MNC_readID_n_34,
      \gen_rd_b.doutb_reg_reg[1]_11\ => bCMD_BNC_B_erase_n_15,
      \gen_rd_b.doutb_reg_reg[1]_12\ => bCMD_MNC_readID_n_35,
      \gen_rd_b.doutb_reg_reg[1]_13\ => bCMD_BNC_B_erase_n_17,
      \gen_rd_b.doutb_reg_reg[1]_14\ => bCMD_MNC_readID_n_36,
      \gen_rd_b.doutb_reg_reg[1]_15\ => bCMD_BNC_B_erase_n_16,
      \gen_rd_b.doutb_reg_reg[1]_2\ => bCMD_MNC_readID_n_30,
      \gen_rd_b.doutb_reg_reg[1]_3\ => bCMD_BNC_P_read_DT00h_n_19,
      \gen_rd_b.doutb_reg_reg[1]_4\ => bCMD_MNC_readID_n_31,
      \gen_rd_b.doutb_reg_reg[1]_5\ => bCMD_BNC_P_read_AW30h_n_10,
      \gen_rd_b.doutb_reg_reg[1]_6\ => bCMD_MNC_readID_n_32,
      \gen_rd_b.doutb_reg_reg[1]_7\ => bCMD_BNC_B_erase_n_14,
      \gen_rd_b.doutb_reg_reg[1]_8\ => bCMD_MNC_readID_n_33,
      \gen_rd_b.doutb_reg_reg[1]_9\ => bCMD_BNC_P_read_DT00h_n_20,
      iLength(7 downto 0) => iLength(7 downto 0),
      iOpcode(2 downto 0) => iOpcode(5 downto 3),
      \iOpcode[5]\ => bCMD_BNC_single_cmd_n_7,
      iReset => iReset,
      iSystemClock => iSystemClock,
      iTargetID(0) => iTargetID(0),
      rDQSOutEnable_reg => bCMD_BNC_P_read_AW30h_n_23,
      rDQSOutEnable_reg_0 => bCMD_SCC_N_poe_n_8,
      rDQSOutEnable_reg_1 => bCMD_MNC_setFT_n_29,
      \rNumOfCommand_reg[11]\ => bCMD_MNC_readID_n_27,
      \rNumOfCommand_reg[11]_0\ => bCMD_BNC_P_program_n_48,
      \rNumOfCommand_reg[13]\ => bCMD_MNC_readID_n_28,
      \rNumOfCommand_reg[13]_0\ => bCMD_BNC_P_program_n_46,
      \rNumOfCommand_reg[1]\(0) => wbCMDReadySet(10),
      \rNumOfCommand_reg[1]_0\ => bCMD_MNC_N_init_n_12,
      \rNumOfCommand_reg[1]_1\(0) => wMNC_getFT_PM_NumOfData(1),
      \rNumOfCommand_reg[9]\ => bCMD_MNC_readID_n_26,
      \rNumOfCommand_reg[9]_0\ => bCMD_MNC_readST_n_4,
      \rNumOfCommand_reg[9]_1\ => bCMD_BNC_P_program_n_50,
      \rPO_ChipEnable_reg[10]\ => bCMD_BNC_B_erase_n_19,
      \rPO_ChipEnable_reg[10]_0\ => bCMD_MNC_N_init_n_13,
      \rPO_ChipEnable_reg[11]\ => bCMD_BNC_B_erase_n_20,
      \rPO_ChipEnable_reg[11]_0\ => bCMD_MNC_N_init_n_14,
      \rPO_ChipEnable_reg[12]\ => bCMD_MNC_N_init_n_18,
      \rPO_ChipEnable_reg[12]_0\ => bCMD_MNC_setFT_n_45,
      \rPO_ChipEnable_reg[13]\ => bCMD_MNC_N_init_n_17,
      \rPO_ChipEnable_reg[13]_0\ => bCMD_MNC_setFT_n_46,
      \rPO_ChipEnable_reg[14]\ => bCMD_BNC_B_erase_n_21,
      \rPO_ChipEnable_reg[14]_0\ => bCMD_MNC_N_init_n_15,
      \rPO_ChipEnable_reg[15]\ => \^fsm_onehot_rcurstate_reg[0]\(5),
      \rPO_ChipEnable_reg[15]_0\(7 downto 0) => wMNC_getFT_PM_TargetWay(7 downto 0),
      \rPO_ChipEnable_reg[15]_1\ => bCMD_MNC_N_init_n_16,
      \rPO_ChipEnable_reg[15]_2\ => bCMD_MNC_setFT_n_47,
      \rPO_ChipEnable_reg[8]\ => bCMD_MNC_N_init_n_20,
      \rPO_ChipEnable_reg[8]_0\ => bCMD_BNC_P_read_DT00h_n_40,
      \rPO_ChipEnable_reg[9]\ => bCMD_MNC_N_init_n_19,
      \rPO_ChipEnable_reg[9]_0\ => bCMD_MNC_setFT_n_44,
      \rTargetWay_reg[7]_0\(7 downto 0) => rTargetWay1B(7 downto 0),
      wPM_LastStep_PCG_PM(1) => wPM_LastStep_PCG_PM(3),
      wPM_LastStep_PCG_PM(0) => wPM_LastStep_PCG_PM(0),
      wPM_NumOfData_PCG_PM(0) => \^wpm_numofdata_pcg_pm\(1),
      wPM_PCommandOption_PCG_PM(0) => \^wpm_pcommandoption_pcg_pm\(1),
      wPM_TargetWay_PCG_PM(7 downto 0) => \^wpm_targetway_pcg_pm\(7 downto 0)
    );
bCMD_MNC_N_init: entity work.sys_top_v2nfc_0_2_NPCG_Toggle_MNC_N_init
     port map (
      \FSM_onehot_rCurState_reg[0]\ => \^fsm_onehot_rcurstate_reg[0]_0\,
      \FSM_onehot_rCurState_reg[5]\ => bCMD_MNC_N_init_n_9,
      Q(0) => wbCMDReadySet(10),
      iOpcode(3) => iOpcode(5),
      iOpcode(2 downto 1) => iOpcode(3 downto 2),
      iOpcode(0) => iOpcode(0),
      \iOpcode[5]\ => bCMD_MNC_N_init_n_5,
      iReset => iReset,
      iSystemClock => iSystemClock,
      rCMDReady_reg_0 => bCMD_MNC_N_init_n_11,
      \rLCH_cur_state_reg[2]\ => \^fsm_onehot_rcurstate_reg[0]\(4),
      \rLCH_cur_state_reg[2]_0\(0) => \^rpm_pcommand_reg[6]\(2),
      \rLCH_cur_state_reg[2]_1\ => bCMD_MNC_readID_n_9,
      \rNumOfCommand[1]_i_2\ => bCMD_BNC_P_read_DT00h_n_16,
      \rNumOfCommand[1]_i_2_0\(0) => wMNC_readST_PM_NumOfData(1),
      \rNumOfCommand[1]_i_2_1\ => bCMD_MNC_readID_n_16,
      \rNumOfCommand_reg[6]\ => \rPOR_cur_state_reg[2]\,
      \rNumOfCommand_reg[6]_0\ => bCMD_MNC_readID_n_19,
      \rNumOfCommand_reg[6]_1\ => bCMD_BNC_P_read_DT00h_n_18,
      rOption_i_3(2 downto 1) => \^fsm_onehot_rcurstate_reg[8]\(3 downto 2),
      rOption_i_3(0) => \^fsm_onehot_rcurstate_reg[0]\(3),
      \rPCommand_reg[3]\ => bCMD_MNC_readID_n_13,
      \rPCommand_reg[3]_0\ => bCMD_MNC_setFT_n_28,
      \rPCommand_reg[3]_1\ => \^rcmdready_reg_1\,
      \rPCommand_reg[3]_2\ => bCMD_MNC_getFT_n_32,
      \rPM_PCommandOption_reg[0]_0\ => bCMD_MNC_N_init_n_10,
      \rPM_PCommandOption_reg[0]_1\ => bCMD_MNC_N_init_n_12,
      \rPM_PCommand_reg[3]_0\ => bCMD_MNC_N_init_n_8,
      \rPO_ChipEnable[15]_i_2\(7 downto 0) => wMNC_readID_PM_TargetWay(7 downto 0),
      \rPO_ChipEnable[15]_i_2_0\(7 downto 0) => wMNC_readST_PM_TargetWay(7 downto 0),
      \rWaySelect_reg[0]_0\ => bCMD_MNC_N_init_n_20,
      \rWaySelect_reg[1]_0\ => bCMD_MNC_N_init_n_19,
      \rWaySelect_reg[2]_0\ => bCMD_MNC_N_init_n_13,
      \rWaySelect_reg[3]_0\ => bCMD_MNC_N_init_n_14,
      \rWaySelect_reg[4]_0\ => bCMD_MNC_N_init_n_18,
      \rWaySelect_reg[5]_0\ => bCMD_MNC_N_init_n_17,
      \rWaySelect_reg[6]_0\ => bCMD_MNC_N_init_n_15,
      \rWaySelect_reg[7]_0\ => bCMD_MNC_N_init_n_16,
      \rWaySelect_reg[7]_1\(7 downto 0) => rTargetWay1B(7 downto 0),
      \r_N_i_cur_state[2]_i_2\ => \^rnandpoe\,
      \r_N_i_cur_state_reg[5]_0\ => \r_N_i_cur_state_reg[5]\,
      wCALStart => wCALStart,
      wMNC_N_init_PM_CAData(0) => wMNC_N_init_PM_CAData(7),
      wMNC_N_init_PM_PCommand(0) => wMNC_N_init_PM_PCommand(0),
      wMNC_N_init_PM_PCommandOption(0) => wMNC_N_init_PM_PCommandOption(0),
      wMNC_readST_PM_PCommandOption(0) => wMNC_readST_PM_PCommandOption(0),
      wPBRReady => wPBRReady,
      wPM_LastStep_PCG_PM(0) => wPM_LastStep_PCG_PM(0),
      wPM_PCommand_PCG_PM(0) => wPM_PCommand_PCG_PM(3),
      wbCMDReadySet(0) => wbCMDReadySet(7),
      wbCMDStartSet(0) => wbCMDStartSet(7)
    );
bCMD_MNC_getFT: entity work.sys_top_v2nfc_0_2_NPCG_Toggle_MNC_getFT
     port map (
      E(0) => E(0),
      \FSM_onehot_rCurState_reg[0]\(3 downto 0) => \FSM_onehot_rCurState_reg[0]_4\(3 downto 0),
      \FSM_onehot_rCurState_reg[1]\ => \FSM_onehot_rCurState_reg[1]\,
      Q(0) => r_pTF_cur_state(1),
      dina(0) => dina(8),
      doutb(31 downto 0) => doutb(31 downto 0),
      iLength(7 downto 0) => iLength(7 downto 0),
      iOpcode(2 downto 0) => iOpcode(5 downto 3),
      \iOpcode[5]\ => bCMD_MNC_getFT_n_8,
      iReadReady => iReadReady,
      iReset => iReset,
      iSourceID(2 downto 0) => iSourceID(2 downto 0),
      iSystemClock => iSystemClock,
      iTargetID(0) => iTargetID(0),
      oReadData(31 downto 0) => oReadData(31 downto 0),
      \oReadData[0]\(0) => \^fsm_onehot_rcurstate_reg[0]\(3),
      oReadData_28_sp_1 => \^fsm_onehot_rcurstate_reg[0]\(4),
      oReadData_31_sp_1 => bCMD_BNC_P_read_DT00h_n_37,
      oReadLast => oReadLast,
      oReadValid => oReadValid,
      rCABufferREnable_reg => rCABufferREnable_reg,
      rCABufferREnable_reg_0(0) => rCABufferREnable_reg_0(0),
      rCABufferREnable_reg_1 => rCABufferREnable_reg_1,
      rCMDReady_reg_0 => \^fsm_onehot_rcurstate_reg[0]\(5),
      rCMDReady_reg_1 => rCMDReady_reg_0,
      rCMDReady_reg_2 => \^rcmdready_reg_1\,
      rCMDReady_reg_3(0) => \^wpm_pcommandoption_pcg_pm\(2),
      \rDQBufferWaddrssA[13]_i_3\(0) => \rDQBufferWaddrssA[13]_i_3\(0),
      \rDQBufferWaddrssA[13]_i_3_0\ => \^rcmdready_reg_2\,
      \rDQBufferWaddrssA[13]_i_3_1\ => \rDQBufferWaddrssA[13]_i_3_0\,
      \rDQI_cur_state_reg[1]\ => \rDQI_cur_state_reg[1]\,
      \rDQI_cur_state_reg[1]_0\ => \rDQI_cur_state_reg[1]_0\,
      \rLCH_cur_state_reg[1]\ => \rLCH_cur_state_reg[1]\,
      \rLCH_cur_state_reg[2]\ => \rLCH_cur_state_reg[2]\,
      \rLCH_cur_state_reg[2]_0\ => bCMD_MNC_N_init_n_8,
      \rLCH_cur_state_reg[2]_1\ => bCMD_MNC_setFT_n_28,
      \rLCH_cur_state_reg[2]_2\(2) => wBNC_single_cmd_PM_PCommand(3),
      \rLCH_cur_state_reg[2]_2\(1) => \^fsm_onehot_rcurstate_reg[2]\(1),
      \rLCH_cur_state_reg[2]_2\(0) => \^fsm_onehot_rcurstate_reg[0]\(6),
      rLastStep_i_3_0 => rLastStep_i_3,
      rLastStep_i_3_1(0) => rLastStep_i_3_0(0),
      \rNumOfCommand_reg[0]\ => bCMD_MNC_readST_n_17,
      \rNumOfCommand_reg[11]\ => \^fsm_onehot_rcurstate_reg[0]_2\,
      \rNumOfCommand_reg[13]\ => \^fsm_onehot_rcurstate_reg[0]_3\,
      \rNumOfCommand_reg[2]\ => bCMD_MNC_setFT_n_24,
      \rNumOfCommand_reg[2]_0\ => bCMD_MNC_readID_n_17,
      \rNumOfCommand_reg[4]\ => \rPOR_cur_state_reg[2]\,
      \rNumOfCommand_reg[4]_0\ => bCMD_MNC_readID_n_18,
      \rNumOfCommand_reg[4]_1\ => bCMD_BNC_P_program_n_54,
      \rNumOfCommand_reg[5]\ => \^rcmdready_reg\,
      \rNumOfCommand_reg[6]\ => \^fsm_onehot_rcurstate_reg[0]_0\,
      \rNumOfCommand_reg[7]\ => bCMD_MNC_readID_n_20,
      \rNumOfCommand_reg[9]\ => \^fsm_onehot_rcurstate_reg[0]_1\,
      \rPCommand_reg[1]\ => bCMD_MNC_readST_n_16,
      \rPCommand_reg[1]_0\ => bCMD_BNC_P_read_DT00h_n_38,
      \rPM_CAData_reg[1]_0\ => \rPM_CAData_reg[1]\,
      \rPM_CAData_reg[7]_0\(7 downto 0) => wMNC_getFT_PM_CAData(7 downto 0),
      \rPM_NumOfData_reg[1]_0\(0) => wMNC_getFT_PM_NumOfData(1),
      \rPM_NumOfData_reg[1]_1\ => way_CE_condition_timer_n_31,
      \rPM_NumOfData_reg[2]_0\ => \rPM_NumOfData_reg[2]\,
      rPM_ONOFF_reg => bCMD_SCC_PI_reset_n_4,
      rPM_ONOFF_reg_0 => rPM_ONOFF_reg,
      rPM_ONOFF_reg_1 => \^fsm_onehot_rcurstate_reg[1]_0\,
      rPM_ONOFF_reg_2 => bCMD_BNC_P_program_n_24,
      \rPM_PCommandOption_reg[0]_0\(3 downto 2) => \^wpm_numofdata_pcg_pm\(5 downto 4),
      \rPM_PCommandOption_reg[0]_0\(1) => \^wpm_numofdata_pcg_pm\(2),
      \rPM_PCommandOption_reg[0]_0\(0) => \^wpm_numofdata_pcg_pm\(0),
      \rPM_PCommandOption_reg[0]_1\(7 downto 0) => \rPM_PCommandOption_reg[0]\(7 downto 0),
      \rPM_PCommandOption_reg[0]_2\ => \^wpm_pcommandoption_pcg_pm\(0),
      \rPM_PCommand_reg[1]_0\ => \rPM_PCommand_reg[1]\,
      \rPM_PCommand_reg[1]_1\ => \rPM_PCommand_reg[1]_0\,
      \rPM_PCommand_reg[1]_2\ => \rPM_NumOfData_reg[5]\,
      \rPM_PCommand_reg[3]_0\(2 downto 0) => \^rpm_pcommand_reg[3]_0\(2 downto 0),
      \rPM_PCommand_reg[3]_1\ => bCMD_MNC_getFT_n_32,
      \rPM_PCommand_reg[3]_2\ => \^rpm_pcommand_reg[3]\,
      rPM_ReadReady_reg_0 => way_CE_condition_timer_n_32,
      \rPO_ChipEnable_reg[15]\ => \rPO_ChipEnable_reg[15]\,
      \rPO_ChipEnable_reg[15]_0\ => \rPO_ChipEnable_reg[15]_0\,
      \rPO_ChipEnable_reg[15]_1\ => bCMD_MNC_readID_n_14,
      \rPO_ChipEnable_reg[15]_2\ => bCMD_MNC_readST_n_4,
      \rPO_ChipEnable_reg[15]_3\ => bCMD_BNC_P_program_n_41,
      \rPO_ChipEnable_reg[15]_4\ => bCMD_SCC_N_poe_n_7,
      \rPO_ChipEnable_reg[15]_5\ => bCMD_BNC_P_read_DT00h_n_17,
      \rPO_ChipEnable_reg[15]_6\ => bCMD_MNC_N_init_n_9,
      \rPO_CommandLatchEnable_reg[3]\ => bCMD_MNC_readID_n_37,
      \rPO_ReadEnable_reg[3]\ => bCMD_BNC_P_program_n_39,
      \rParameter_reg[0]_0\ => way_CE_condition_timer_n_33,
      rRECDone_i_4(0) => rRECDone_i_4(0),
      \rREC_cur_state_reg[1]\ => \rREC_cur_state_reg[1]\,
      \rSourceID_reg[2]_0\ => \^rnandpoe\,
      \rTIM_cur_state_reg[0]\ => \rLCH_nxt_state__0\(0),
      \rTIM_cur_state_reg[2]\ => \rTIM_cur_state_reg[2]\,
      \rTIM_cur_state_reg[2]_0\(15 downto 0) => \rTIM_cur_state_reg[2]_0\(15 downto 0),
      \rTargetWay_reg[7]\(7 downto 0) => \rTargetWay_reg[7]\(7 downto 0),
      \rWaySelect_reg[7]_0\(7 downto 0) => wMNC_getFT_PM_TargetWay(7 downto 0),
      \rWaySelect_reg[7]_1\(7 downto 0) => rTargetWay1B(7 downto 0),
      \r_gFT_cur_state_reg[2]_0\(1) => \r_gFT_cur_state_reg[2]\(0),
      \r_gFT_cur_state_reg[2]_0\(0) => r_gFT_cur_state(1),
      \r_gFT_cur_state_reg[3]_0\ => \r_gFT_cur_state_reg[3]\,
      \r_gFT_cur_state_reg[9]_0\ => \r_gFT_cur_state_reg[9]\,
      \r_pTF_cur_state[2]_i_2\ => \FSM_onehot_rCurState[4]_i_2\,
      \wDQOLoopDone__0__0\ => \wDQOLoopDone__0__0\,
      wMNC_getFT_Last => wMNC_getFT_Last,
      \wPBR_Start0__0\ => \wPBR_Start0__0\,
      wPM_LastStep_PCG_PM(0) => wPM_LastStep_PCG_PM(0),
      wPM_NumOfData_PCG_PM(6 downto 2) => \^wpm_numofdata_pcg_pm\(10 downto 6),
      wPM_NumOfData_PCG_PM(1) => \^wpm_numofdata_pcg_pm\(3),
      wPM_NumOfData_PCG_PM(0) => \^wpm_numofdata_pcg_pm\(1),
      wPM_PCommandOption_PCG_PM(0) => \^wpm_pcommandoption_pcg_pm\(1),
      wPM_PCommand_PCG_PM(0) => wPM_PCommand_PCG_PM(1),
      wPM_ReadReady_PCG_PM => wPM_ReadReady_PCG_PM,
      wPM_ReadValid_PCG_PM => wPM_ReadValid_PCG_PM,
      wPM_TargetWay_PCG_PM(7 downto 0) => \^wpm_targetway_pcg_pm\(7 downto 0),
      wbCMDReadySet(4 downto 1) => wbCMDReadySet(10 downto 7),
      wbCMDReadySet(0) => wbCMDReadySet(1)
    );
bCMD_MNC_readID: entity work.sys_top_v2nfc_0_2_NPCG_Toggle_MNC_readID
     port map (
      CABuffer_i_1 => bCMD_BNC_P_read_AW30h_n_15,
      CABuffer_i_1_0 => bCMD_MNC_setFT_n_2,
      CABuffer_i_1_1 => bCMD_MNC_readST_n_21,
      CABuffer_i_2(7 downto 0) => wMNC_readST_PM_CAData(7 downto 0),
      D(15) => bCMD_BNC_P_program_n_7,
      D(14) => bCMD_BNC_P_program_n_8,
      D(13) => bCMD_BNC_P_program_n_9,
      D(12) => bCMD_BNC_P_program_n_10,
      D(11) => bCMD_BNC_P_program_n_11,
      D(10) => bCMD_BNC_P_program_n_12,
      D(9) => bCMD_BNC_P_program_n_13,
      D(8) => bCMD_BNC_P_program_n_14,
      D(7) => bCMD_BNC_P_program_n_15,
      D(6) => bCMD_BNC_P_program_n_16,
      D(5) => bCMD_BNC_P_program_n_17,
      D(4) => bCMD_BNC_P_program_n_18,
      D(3) => bCMD_BNC_P_program_n_19,
      D(2) => bCMD_BNC_P_program_n_20,
      D(1) => bCMD_BNC_P_program_n_21,
      D(0) => \rTrfLength[0]_i_1_n_0\,
      E(0) => rTargetWay0_0,
      \FSM_onehot_rCurState[1]_i_2__2\ => \^rnandpoe\,
      \FSM_onehot_rCurState_reg[0]_0\ => bCMD_MNC_readID_n_0,
      \FSM_onehot_rCurState_reg[0]_1\ => bCMD_MNC_readID_n_9,
      \FSM_onehot_rCurState_reg[0]_10\ => bCMD_MNC_readID_n_37,
      \FSM_onehot_rCurState_reg[0]_2\ => bCMD_MNC_readID_n_29,
      \FSM_onehot_rCurState_reg[0]_3\ => bCMD_MNC_readID_n_30,
      \FSM_onehot_rCurState_reg[0]_4\ => bCMD_MNC_readID_n_31,
      \FSM_onehot_rCurState_reg[0]_5\ => bCMD_MNC_readID_n_32,
      \FSM_onehot_rCurState_reg[0]_6\ => bCMD_MNC_readID_n_33,
      \FSM_onehot_rCurState_reg[0]_7\ => bCMD_MNC_readID_n_34,
      \FSM_onehot_rCurState_reg[0]_8\ => bCMD_MNC_readID_n_35,
      \FSM_onehot_rCurState_reg[0]_9\ => bCMD_MNC_readID_n_36,
      \FSM_onehot_rCurState_reg[1]_0\ => \^fsm_onehot_rcurstate_reg[1]_0\,
      \FSM_onehot_rCurState_reg[1]_1\ => \FSM_onehot_rCurState_reg[1]_4\,
      \FSM_onehot_rCurState_reg[2]_0\ => bCMD_MNC_readID_n_13,
      \FSM_onehot_rCurState_reg[5]_0\ => bCMD_MNC_readID_n_14,
      \FSM_onehot_rCurState_reg[6]_0\ => bCMD_MNC_readID_n_38,
      \FSM_onehot_rCurState_reg[8]_0\(3 downto 0) => \FSM_onehot_rCurState_reg[8]_2\(3 downto 0),
      Q(6 downto 1) => \^fsm_onehot_rcurstate_reg[8]\(5 downto 0),
      Q(0) => \^fsm_onehot_rcurstate_reg[0]\(3),
      iOpcode(3) => iOpcode(5),
      iOpcode(2) => iOpcode(3),
      iOpcode(1 downto 0) => iOpcode(1 downto 0),
      iOpcode_3_sp_1 => bCMD_MNC_readID_n_10,
      iReset => iReset,
      iReset_0 => bCMD_MNC_readID_n_8,
      iReset_1 => bCMD_MNC_readID_n_15,
      iReset_2 => bCMD_MNC_readID_n_16,
      iReset_3 => bCMD_MNC_readID_n_17,
      iReset_4 => bCMD_MNC_readID_n_19,
      iReset_5 => bCMD_MNC_readID_n_26,
      iReset_6 => bCMD_MNC_readID_n_27,
      iReset_7 => bCMD_MNC_readID_n_28,
      iSystemClock => iSystemClock,
      rCMDReady_reg => bCMD_MNC_readID_n_12,
      \rColAddress_reg[15]_0\(15 downto 0) => rColAddr2B(15 downto 0),
      \rNumOfCommand_reg[10]\ => bCMD_BNC_P_program_n_49,
      \rNumOfCommand_reg[12]\ => bCMD_BNC_P_program_n_47,
      \rNumOfCommand_reg[14]\ => bCMD_BNC_P_program_n_45,
      \rNumOfCommand_reg[15]\ => bCMD_BNC_P_program_n_2,
      \rNumOfCommand_reg[8]\ => bCMD_MNC_readST_n_3,
      \rNumOfCommand_reg[8]_0\ => bCMD_SCC_N_poe_n_8,
      \rNumOfCommand_reg[8]_1\ => bCMD_BNC_P_program_n_51,
      \rNumOfData[4]_i_2\(0) => wMNC_readST_PM_NumOfData(4),
      \rNumOfData[5]_i_2\ => bCMD_MNC_N_init_n_10,
      \rNumOfData[7]_i_2\ => bCMD_BNC_P_read_DT00h_n_28,
      \rNumOfData[7]_i_2_0\ => bCMD_BNC_P_program_n_52,
      \rPCommand_reg[0]\ => \^fsm_onehot_rcurstate_reg[0]\(4),
      \rPCommand_reg[0]_0\ => \rPM_PCommand_reg[1]_2\,
      \rPCommand_reg[3]\(0) => \^rpm_pcommand_reg[6]\(2),
      \rPCommand_reg[6]\ => \rPM_PCommand_reg[3]_2\,
      \rPM_NumOfData_reg[4]\ => bCMD_MNC_readID_n_18,
      rPM_ONOFF_reg => bCMD_MNC_readST_n_4,
      rPM_ONOFF_reg_0(0) => \^fsm_onehot_rcurstate_reg[13]\(0),
      rPM_ONOFF_reg_1 => bCMD_BNC_P_program_n_58,
      rPM_ONOFF_reg_2 => \^rcmdready_reg_1\,
      \rTargetWay_reg[7]_0\(7 downto 0) => wMNC_readID_PM_TargetWay(7 downto 0),
      \rTargetWay_reg[7]_1\(7 downto 0) => rTargetWay1B(7 downto 0),
      \rTrfLength_reg[7]_0\ => bCMD_MNC_readID_n_20,
      wMNC_N_init_PM_CAData(0) => wMNC_N_init_PM_CAData(7),
      wMNC_N_init_PM_PCommandOption(0) => wMNC_N_init_PM_PCommandOption(0),
      wPBRReady => wPBRReady,
      \wPBR_Start0__0\ => \wPBR_Start0__0\,
      wPM_LastStep_PCG_PM(2) => wPM_LastStep_PCG_PM(6),
      wPM_LastStep_PCG_PM(1) => wPM_LastStep_PCG_PM(3),
      wPM_LastStep_PCG_PM(0) => wPM_LastStep_PCG_PM(0),
      wPM_NumOfData_PCG_PM(4 downto 0) => \^wpm_numofdata_pcg_pm\(10 downto 6),
      wbCMDReadySet(1) => wbCMDReadySet(10),
      wbCMDReadySet(0) => wbCMDReadySet(7),
      wbCMDStartSet(0) => wbCMDStartSet(5)
    );
bCMD_MNC_readST: entity work.sys_top_v2nfc_0_2_NPCG_Toggle_MNC_readST
     port map (
      CABuffer_i_10 => \^fsm_onehot_rcurstate_reg[0]\(5),
      CABuffer_i_10_0(0) => \^fsm_onehot_rcurstate_reg[0]\(6),
      \FSM_onehot_rCurState_reg[8]\ => \FSM_onehot_rCurState_reg[8]_1\,
      Q(3 downto 1) => \^fsm_onehot_rcurstate_reg[8]\(5 downto 3),
      Q(0) => \^fsm_onehot_rcurstate_reg[0]\(3),
      iOpcode(5 downto 0) => iOpcode(5 downto 0),
      iOpcode_3_sp_1 => bCMD_MNC_readST_n_9,
      iReset => iReset,
      iSourceID(1 downto 0) => iSourceID(1 downto 0),
      iSystemClock => iSystemClock,
      iTargetID(0) => iTargetID(0),
      rCMDReady_reg_0 => \^fsm_onehot_rcurstate_reg[0]\(4),
      rCMDReady_reg_1 => bCMD_MNC_readST_n_1,
      rCMDReady_reg_2 => bCMD_MNC_readST_n_3,
      rCMDReady_reg_3 => bCMD_MNC_readST_n_4,
      rCMDReady_reg_4 => \^rcmdready_reg_2\,
      rCMDReady_reg_5 => bCMD_MNC_readST_n_16,
      rCMDReady_reg_6 => bCMD_MNC_readST_n_21,
      \rMNG_cur_state[3]_i_2\ => \rMNG_cur_state[3]_i_2\,
      \rMNG_cur_state[3]_i_2_0\ => \rMNG_cur_state[3]_i_2_0\,
      rMultiPlane_reg => \^rnandpoe\,
      rNANDPOE_reg(2 downto 1) => wOpcode_bCMD(2 downto 1),
      rNANDPOE_reg(0) => bCMD_MNC_readST_n_7,
      \rNumOfCommand[0]_i_2\ => bCMD_BNC_B_erase_n_10,
      \rNumOfCommand[0]_i_2_0\ => bCMD_MNC_readID_n_15,
      \rNumOfCommand[0]_i_2_1\ => bCMD_MNC_N_init_n_10,
      \rNumOfCommand_reg[3]\ => bCMD_BNC_B_erase_n_7,
      \rNumOfCommand_reg[3]_0\ => \rPOR_cur_state_reg[2]\,
      \rPM_CAData_reg[7]_0\(7 downto 0) => wMNC_readST_PM_CAData(7 downto 0),
      \rPM_NumOfData_reg[0]_0\ => bCMD_MNC_readST_n_17,
      \rPM_NumOfData_reg[4]_0\(1) => wMNC_readST_PM_NumOfData(4),
      \rPM_NumOfData_reg[4]_0\(0) => wMNC_readST_PM_NumOfData(1),
      \rPM_PCommandOption[2]_i_3_0\ => \rPM_PCommandOption[2]_i_3\,
      \rPM_PCommandOption_reg[0]_0\(0) => wMNC_readST_PM_PCommandOption(0),
      \rPM_PCommandOption_reg[0]_1\ => \rPM_PCommandOption_reg[0]_0\,
      \rPM_PCommand_reg[1]_0\ => \rPM_PCommand_reg[1]_1\,
      \rPM_PCommand_reg[1]_1\ => \rPM_PCommand_reg[1]_2\,
      \rPM_PCommand_reg[3]_0\ => \rPM_PCommand_reg[3]_2\,
      \rPM_PCommand_reg[3]_1\ => \rPM_PCommand_reg[3]_3\,
      \rPM_PCommand_reg[6]_0\(3 downto 0) => \^rpm_pcommand_reg[6]\(3 downto 0),
      \rPO_ReadEnable[3]_i_3\ => bCMD_SCC_N_poe_n_8,
      rRECDone_i_6 => bCMD_MNC_readID_n_38,
      rRECDone_i_6_0 => bCMD_MNC_N_init_n_11,
      rRECDone_i_6_1 => bCMD_BNC_P_read_DT00h_n_38,
      \rReadStatusOption_reg[0]_0\ => \rReadStatusOption_reg[0]\,
      \rRowAddress_reg[23]_0\(23 downto 0) => rRowAddr3B(23 downto 0),
      \rWaySelect_reg[7]_0\(7 downto 0) => wMNC_readST_PM_TargetWay(7 downto 0),
      \rWaySelect_reg[7]_1\(7 downto 0) => rTargetWay1B(7 downto 0),
      \r_rST_cur_state_reg[10]_0\(0) => \r_rST_cur_state_reg[10]\(0),
      \r_rST_cur_state_reg[11]_0\ => \r_rST_cur_state_reg[11]\,
      wCMDValid_bCMD => wCMDValid_bCMD,
      wPBRReady => wPBRReady,
      wPM_LastStep_PCG_PM(3) => wPM_LastStep_PCG_PM(6),
      wPM_LastStep_PCG_PM(2) => wPM_LastStep_PCG_PM(3),
      wPM_LastStep_PCG_PM(1 downto 0) => wPM_LastStep_PCG_PM(1 downto 0),
      wPM_NumOfData_PCG_PM(0) => \^wpm_numofdata_pcg_pm\(3),
      wbCMDReadySet(1) => wbCMDReadySet(10),
      wbCMDReadySet(0) => wbCMDReadySet(7),
      wbCMDStartSet(0) => wbCMDStartSet(6)
    );
bCMD_MNC_setFT: entity work.sys_top_v2nfc_0_2_NPCG_Toggle_MNC_setFT
     port map (
      CABuffer_i_10 => bCMD_BNC_P_program_n_44,
      CABuffer_i_10_0(0) => \^fsm_onehot_rcurstate_reg[0]\(3),
      CABuffer_i_22(1 downto 0) => wBNC_B_erase_PM_CAData(2 downto 1),
      CABuffer_i_22_0 => bCMD_BNC_P_program_n_57,
      CABuffer_i_24 => bCMD_BNC_P_program_n_56,
      \FSM_onehot_rCurState_reg[5]\ => \FSM_onehot_rCurState_reg[5]\,
      Q(1) => \^fsm_onehot_rcurstate_reg[0]\(1),
      Q(0) => \^q\(1),
      iLength(7 downto 0) => iLength(7 downto 0),
      iOpcode(5 downto 0) => iOpcode(5 downto 0),
      iOpcode_1_sp_1 => bCMD_MNC_setFT_n_6,
      iReset => iReset,
      iSourceID(2 downto 0) => iSourceID(2 downto 0),
      iSystemClock => iSystemClock,
      iTargetID(4 downto 0) => iTargetID(4 downto 0),
      iTargetID_0_sp_1 => bCMD_MNC_setFT_n_7,
      iWriteData(31 downto 0) => iWriteData(31 downto 0),
      iWriteLast => iWriteLast,
      iWriteValid => iWriteValid,
      oWriteReady => oWriteReady,
      rCAData(1) => rCAData(5),
      rCAData(0) => rCAData(0),
      rCMDReady_reg_0 => \^fsm_onehot_rcurstate_reg[0]\(2),
      rCMDReady_reg_1 => bCMD_MNC_setFT_n_24,
      rCMDReady_reg_2 => bCMD_MNC_setFT_n_44,
      rCMDReady_reg_3 => bCMD_MNC_setFT_n_45,
      rCMDReady_reg_4 => bCMD_MNC_setFT_n_46,
      rCMDReady_reg_5 => bCMD_MNC_setFT_n_47,
      \rLCH_cur_state_reg[2]\ => bCMD_BNC_P_program_n_37,
      \rLCH_cur_state_reg[2]_0\ => bCMD_BNC_P_read_DT00h_n_39,
      \rLCH_cur_state_reg[2]_1\ => bCMD_MNC_readST_n_4,
      \rMNG_cur_state[3]_i_2\ => \rMNG_cur_state[3]_i_2\,
      \rMNG_cur_state[3]_i_2_0\ => \rMNG_cur_state[3]_i_2_0\,
      \rNumOfCommand[2]_i_2\ => bCMD_BNC_B_erase_n_9,
      \rNumOfCommand[2]_i_2_0\ => bCMD_BNC_P_program_n_1,
      \rNumOfCommand[2]_i_2_1\ => bCMD_BNC_P_read_AW30h_n_22,
      \rNumOfCommand[2]_i_2_2\ => bCMD_BNC_P_read_DT00h_n_24,
      rOperationMode_reg_0 => \^rnandpoe\,
      \rPM_CAData_reg[0]_0\ => bCMD_MNC_setFT_n_33,
      \rPM_CAData_reg[1]_0\ => bCMD_MNC_setFT_n_38,
      \rPM_CAData_reg[2]_0\ => bCMD_MNC_setFT_n_40,
      \rPM_CAData_reg[5]_0\ => bCMD_MNC_setFT_n_39,
      \rPM_CAData_reg[7]_0\(3 downto 2) => wMNC_setFT_PM_CAData(7 downto 6),
      \rPM_CAData_reg[7]_0\(1 downto 0) => wMNC_setFT_PM_CAData(4 downto 3),
      rPM_CASelect_reg_0 => bCMD_MNC_setFT_n_2,
      \rPM_NumOfData_reg[0]_0\ => bCMD_MNC_setFT_n_32,
      \rPM_NumOfData_reg[0]_1\ => \rPM_NumOfData_reg[0]\,
      \rPM_NumOfData_reg[5]_0\ => \rPM_NumOfData_reg[5]\,
      \rPM_NumOfData_reg[7]_0\(2) => wMNC_setFT_PM_NumOfData(7),
      \rPM_NumOfData_reg[7]_0\(1) => wMNC_setFT_PM_NumOfData(5),
      \rPM_NumOfData_reg[7]_0\(0) => wMNC_setFT_PM_NumOfData(1),
      \rPM_PCommandOption_reg[0]_0\ => \rPM_PCommandOption_reg[0]_1\,
      \rPM_PCommandOption_reg[1]_0\ => bCMD_MNC_setFT_n_29,
      \rPM_PCommandOption_reg[2]_0\(1) => wMNC_setFT_PM_PCommandOption(2),
      \rPM_PCommandOption_reg[2]_0\(0) => wMNC_setFT_PM_PCommandOption(0),
      \rPM_PCommandOption_reg[2]_1\ => \rPM_PCommandOption_reg[2]\,
      \rPM_PCommand_reg[3]_0\(2 downto 0) => \^rpm_pcommand_reg[3]_1\(2 downto 0),
      \rPM_PCommand_reg[3]_1\ => bCMD_MNC_setFT_n_28,
      \rPM_WriteData_reg[31]_0\(15 downto 0) => \rPM_WriteData_reg[31]\(15 downto 0),
      \rPO_ChipEnable[12]_i_2\ => bCMD_BNC_P_read_DT00h_n_45,
      \rPO_ChipEnable[13]_i_2\ => bCMD_BNC_P_read_DT00h_n_46,
      \rPO_ChipEnable[15]_i_2\ => bCMD_BNC_P_read_DT00h_n_47,
      \rPO_ChipEnable[15]_i_4_0\(3) => wBNC_P_prog_PM_TargetWay(7),
      \rPO_ChipEnable[15]_i_4_0\(2 downto 1) => wBNC_P_prog_PM_TargetWay(5 downto 4),
      \rPO_ChipEnable[15]_i_4_0\(0) => wBNC_P_prog_PM_TargetWay(1),
      \rPO_ChipEnable[15]_i_4_1\(3) => wBNC_B_erase_PM_TargetWay(7),
      \rPO_ChipEnable[15]_i_4_1\(2 downto 1) => wBNC_B_erase_PM_TargetWay(5 downto 4),
      \rPO_ChipEnable[15]_i_4_1\(0) => wBNC_B_erase_PM_TargetWay(1),
      \rPO_ChipEnable[9]_i_2\ => bCMD_BNC_P_read_DT00h_n_41,
      \rPO_DQ_reg[16]\ => \rPO_DQ_reg[16]\,
      \rPO_DQ_reg[17]\ => \rPO_DQ_reg[17]\,
      \rPO_DQ_reg[18]\ => \rPO_DQ_reg[18]\,
      \rPO_DQ_reg[19]\ => \rPO_DQ_reg[19]\,
      \rPO_DQ_reg[20]\ => \rPO_DQ_reg[20]\,
      \rPO_DQ_reg[21]\ => \rPO_DQ_reg[21]\,
      \rPO_DQ_reg[22]\ => \rPO_DQ_reg[22]\,
      \rPO_DQ_reg[23]\ => \rPO_DQ_reg[23]\,
      \rPO_DQ_reg[31]\(0) => \^fsm_onehot_rcurstate_reg[0]\(0),
      \rPO_DQ_reg[31]_0\ => \rPO_DQ_reg[31]\,
      rSFTStrobe_i_2 => bCMD_BNC_P_program_n_40,
      \rWaySelect_reg[6]_0\(3) => wMNC_setFT_PM_TargetWay(6),
      \rWaySelect_reg[6]_0\(2 downto 1) => wMNC_setFT_PM_TargetWay(3 downto 2),
      \rWaySelect_reg[6]_0\(0) => wMNC_setFT_PM_TargetWay(0),
      \rWaySelect_reg[7]_0\(7 downto 0) => rTargetWay1B(7 downto 0),
      \r_pTF_cur_state_reg[2]_0\ => way_CE_condition_timer_n_1,
      wBNC_B_erase_PM_CASelect => wBNC_B_erase_PM_CASelect,
      wBNC_P_prog_PM_NumOfData(0) => wBNC_P_prog_PM_NumOfData(0),
      wCMDValid_bCMD => wCMDValid_bCMD,
      wPM_LastStep_PCG_PM(0) => wPM_LastStep_PCG_PM(0),
      wPM_WriteData_PCG_PM(15 downto 0) => wPM_WriteData_PCG_PM(15 downto 0),
      wPM_WriteLast_PCG_PM => wPM_WriteLast_PCG_PM,
      wPM_WriteReady_PCG_PM => wPM_WriteReady_PCG_PM,
      wPM_WriteValid_PCG_PM => wPM_WriteValid_PCG_PM
    );
bCMD_SCC_N_poe: entity work.sys_top_v2nfc_0_2_NPCG_Toggle_SCC_N_poe
     port map (
      D(0) => D(0),
      \FSM_onehot_rCurState[1]_i_2\ => \FSM_onehot_rCurState[1]_i_2\,
      \FSM_onehot_rCurState_reg[0]_0\ => bCMD_SCC_N_poe_n_7,
      \FSM_onehot_rCurState_reg[0]_1\ => bCMD_SCC_N_poe_n_8,
      \FSM_onehot_rCurState_reg[1]_0\ => \FSM_onehot_rCurState_reg[1]_3\,
      \FSM_onehot_rCurState_reg[2]_0\ => \FSM_onehot_rCurState_reg[2]_3\,
      Q(2 downto 1) => \FSM_onehot_rCurState_reg[2]_0\(1 downto 0),
      Q(0) => wbCMDReadySet(10),
      iOpcode(3 downto 1) => iOpcode(4 downto 2),
      iOpcode(0) => iOpcode(0),
      iReset => iReset,
      iSystemClock => iSystemClock,
      \rMNG_cur_state[3]_i_2\ => \rMNG_cur_state[3]_i_2_0\,
      \rMNG_cur_state[3]_i_2_0\ => \rMNG_cur_state[3]_i_2\,
      rNANDPOE0 => rNANDPOE0,
      rNANDPOE_reg => \^rnandpoe\,
      \rPCommand_reg[0]\(2 downto 1) => \^fsm_onehot_rcurstate_reg[2]\(1 downto 0),
      \rPCommand_reg[0]\(0) => \^fsm_onehot_rcurstate_reg[0]\(6),
      \rPCommand_reg[0]_0\ => bCMD_BNC_P_read_DT00h_n_21,
      \rPCommand_reg[0]_1\ => bCMD_BNC_P_program_n_42,
      \rPCommand_reg[0]_2\ => bCMD_MNC_readST_n_4,
      \rPCommand_reg[0]_3\ => bCMD_MNC_readID_n_14,
      \rPCommand_reg[0]_4\ => \^rcmdready_reg_1\,
      \rPCommand_reg[0]_5\ => \^fsm_onehot_rcurstate_reg[0]\(5),
      \rPCommand_reg[0]_6\(0) => \^rpm_pcommand_reg[3]_0\(0),
      wMNC_getFT_Last => wMNC_getFT_Last,
      wModuleTriggered0 => wModuleTriggered0,
      wPM_LastStep_PCG_PM(0) => wPM_LastStep_PCG_PM(0),
      wPM_PCommand_PCG_PM(0) => wPM_PCommand_PCG_PM(0),
      wSCC_PI_reset_Last => wSCC_PI_reset_Last,
      wbCMDStartSet(0) => wbCMDStartSet(10)
    );
bCMD_SCC_PI_reset: entity work.sys_top_v2nfc_0_2_NPCG_Toggle_SCC_PI_reset
     port map (
      \FSM_onehot_rCurState[1]_i_2__0\ => \^rnandpoe\,
      \FSM_onehot_rCurState_reg[0]_0\ => \FSM_onehot_rCurState_reg[0]_5\,
      \FSM_onehot_rCurState_reg[1]_0\ => bCMD_SCC_PI_reset_n_4,
      \FSM_onehot_rCurState_reg[1]_1\ => \FSM_onehot_rCurState_reg[1]_3\,
      \FSM_onehot_rCurState_reg[2]_0\(0) => \FSM_onehot_rCurState_reg[2]_4\(0),
      Q(2 downto 1) => \FSM_onehot_rCurState_reg[2]_1\(1 downto 0),
      Q(0) => wbCMDReadySet(9),
      iOpcode(3 downto 1) => iOpcode(5 downto 3),
      iOpcode(0) => iOpcode(1),
      \iOpcode[4]\ => bCMD_SCC_PI_reset_n_3,
      iReset => iReset,
      iSystemClock => iSystemClock,
      \rPCommand_reg[4]\(0) => wbCMDReadySet(10),
      \rPCommand_reg[4]_0\(0) => \^fsm_onehot_rcurstate_reg[0]\(6),
      \rPCommand_reg[4]_1\ => \^fsm_onehot_rcurstate_reg[0]\(5),
      rPM_ONOFF_reg => bCMD_SCC_N_poe_n_8,
      rPM_ONOFF_reg_0(1) => \^fsm_onehot_rcurstate_reg[2]_2\(0),
      rPM_ONOFF_reg_0(0) => wbCMDReadySet(8),
      \wPBR_Start0__0\ => \wPBR_Start0__0\,
      wPM_LastStep_PCG_PM(0) => wPM_LastStep_PCG_PM(4),
      wPM_PCommand_PCG_PM(0) => wPM_PCommand_PCG_PM(4),
      wbCMDStartSet(0) => wbCMDStartSet(9)
    );
bCMD_SCC_PO_reset: entity work.sys_top_v2nfc_0_2_NPCG_Toggle_SCC_PO_reset
     port map (
      \FSM_onehot_rCurState[1]_i_2__1\ => \^rnandpoe\,
      \FSM_onehot_rCurState_reg[0]_0\ => bCMD_SCC_PO_reset_n_5,
      \FSM_onehot_rCurState_reg[1]_0\ => \FSM_onehot_rCurState_reg[1]_1\,
      \FSM_onehot_rCurState_reg[1]_1\ => \FSM_onehot_rCurState_reg[1]_3\,
      \FSM_onehot_rCurState_reg[2]_0\(0) => \FSM_onehot_rCurState_reg[2]_5\(0),
      Q(2 downto 1) => \^fsm_onehot_rcurstate_reg[2]_2\(1 downto 0),
      Q(0) => wbCMDReadySet(8),
      iOpcode(3 downto 0) => iOpcode(5 downto 2),
      iOpcode_2_sp_1 => bCMD_SCC_PO_reset_n_3,
      iReset => iReset,
      iSystemClock => iSystemClock,
      \rPCommand_reg[2]\ => bCMD_MNC_readST_n_4,
      \rPCommand_reg[2]_0\ => bCMD_BNC_P_program_n_1,
      \rPCommand_reg[5]\ => \^fsm_onehot_rcurstate_reg[0]\(5),
      \rPCommand_reg[5]_0\(0) => \^fsm_onehot_rcurstate_reg[0]\(6),
      \rPOR_cur_state_reg[2]\ => \rPOR_cur_state_reg[2]\,
      \wPBR_Start0__0\ => \wPBR_Start0__0\,
      wPM_LastStep_PCG_PM(0) => wPM_LastStep_PCG_PM(5),
      wPM_PCommand_PCG_PM(0) => wPM_PCommand_PCG_PM(5),
      wbCMDReadySet(1 downto 0) => wbCMDReadySet(10 downto 9),
      wbCMDStartSet(0) => wbCMDStartSet(8)
    );
blocking_CMD_manager: entity work.sys_top_v2nfc_0_2_NPCG_Toggle_bCMD_manager
     port map (
      D(0) => blocking_CMD_manager_n_1,
      E(0) => rbH_ZdCounter,
      \FSM_onehot_rCurState_reg[1]\ => \^rnandpoe\,
      Q(7 downto 0) => wWorkingWay(7 downto 0),
      iCMDValid => iCMDValid,
      iReset => iReset,
      iSystemClock => iSystemClock,
      p_14_in => p_14_in,
      rCMDBlocking => rCMDBlocking,
      rCMDBlocking_reg_0 => way_CE_condition_timer_n_21,
      \rMNG_cur_state_reg[0]_0\ => blocking_CMD_manager_n_17,
      \rMNG_cur_state_reg[0]_1\ => blocking_CMD_manager_n_24,
      \rMNG_cur_state_reg[1]_0\ => way_CE_condition_timer_n_22,
      \rMNG_cur_state_reg[2]_0\(0) => \rMNG_nxt_state__0\(2),
      \rMNG_cur_state_reg[3]_0\(2 downto 1) => \rMNG_cur_state_reg[3]\(1 downto 0),
      \rMNG_cur_state_reg[3]_0\(0) => rMNG_cur_state(1),
      \rMNG_cur_state_reg[4]_0\(1 downto 0) => \rMNG_nxt_state__0\(4 downto 3),
      \rMNG_cur_state_reg[4]_1\ => blocking_CMD_manager_n_23,
      \rWay0_Timer_reg[0]\(0) => rWay0_Timer(0),
      \rWay1_Timer_reg[0]\(0) => rWay1_Timer_reg(0),
      \rWay2_Timer_reg[0]\(0) => rWay2_Timer_reg(0),
      \rWay3_Timer_reg[0]\(0) => rWay3_Timer_reg(0),
      \rWay4_Timer_reg[0]\(0) => rWay4_Timer_reg(0),
      \rWay5_Timer_reg[0]\(0) => rWay5_Timer_reg(0),
      \rWay6_Timer_reg[0]\(0) => rWay6_Timer_reg(0),
      \rWay7_Timer_reg[0]\(0) => rWay7_Timer_reg(0),
      \rWorkingWay_reg[0]_0\(0) => blocking_CMD_manager_n_16,
      \rWorkingWay_reg[2]_0\(0) => blocking_CMD_manager_n_10,
      \rWorkingWay_reg[3]_0\(0) => blocking_CMD_manager_n_11,
      \rWorkingWay_reg[4]_0\(0) => blocking_CMD_manager_n_12,
      \rWorkingWay_reg[5]_0\(0) => blocking_CMD_manager_n_13,
      \rWorkingWay_reg[6]_0\(0) => blocking_CMD_manager_n_14,
      \rWorkingWay_reg[7]_0\(0) => blocking_CMD_manager_n_15,
      \rWorkingWay_reg[7]_1\(0) => way_CE_condition_timer_n_18,
      \rWorkingWay_reg[7]_2\(7 downto 0) => \p_1_in__0\(7 downto 0),
      wModuleTriggered0 => wModuleTriggered0,
      wModuleTriggered1 => wModuleTriggered1,
      wbCMDLast => wbCMDLast,
      wbCMDStartSet(0) => wbCMDStartSet(10)
    );
oCMDReady_INST_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => oCMDReady_INST_0_i_4_n_0,
      I1 => oCMDReady_INST_0_i_5_n_0,
      I2 => iTargetID(0),
      I3 => iCMDValid,
      O => oCMDReady_INST_0_i_1_n_0
    );
oCMDReady_INST_0_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFFFFFFFFFF"
    )
        port map (
      I0 => wbCMDReadySet(7),
      I1 => wbCMDReadySet(8),
      I2 => oCMDReady_INST_0_i_3_0,
      I3 => \rPOR_cur_state_reg[2]\,
      I4 => wbCMDReadySet(9),
      I5 => wbCMDReadySet(10),
      O => oCMDReady_INST_0_i_10_n_0
    );
oCMDReady_INST_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \^fsm_onehot_rcurstate_reg[0]\(0),
      I1 => wbCMDReadySet(1),
      I2 => \^fsm_onehot_rcurstate_reg[0]\(2),
      I3 => \^fsm_onehot_rcurstate_reg[0]\(1),
      I4 => wbCMDReadySet(0),
      I5 => oCMDReady_INST_0_i_10_n_0,
      O => wbCMDReady
    );
oCMDReady_INST_0_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => iOpcode(5),
      I1 => iOpcode(4),
      I2 => iOpcode(3),
      I3 => iOpcode(0),
      O => oCMDReady_INST_0_i_4_n_0
    );
oCMDReady_INST_0_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => iTargetID(4),
      I1 => iTargetID(3),
      I2 => iTargetID(1),
      I3 => iTargetID(2),
      O => oCMDReady_INST_0_i_5_n_0
    );
\rColAddr2B[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => iOpcode(2),
      I1 => iOpcode(1),
      I2 => oCMDReady_INST_0_i_1_n_0,
      O => p_1_out(15)
    );
\rColAddr2B_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => p_1_out(15),
      CLR => iReset,
      D => iAddress(0),
      Q => rColAddr2B(0)
    );
\rColAddr2B_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => p_1_out(15),
      CLR => iReset,
      D => iAddress(10),
      Q => rColAddr2B(10)
    );
\rColAddr2B_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => p_1_out(15),
      CLR => iReset,
      D => iAddress(11),
      Q => rColAddr2B(11)
    );
\rColAddr2B_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => p_1_out(15),
      CLR => iReset,
      D => iAddress(12),
      Q => rColAddr2B(12)
    );
\rColAddr2B_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => p_1_out(15),
      CLR => iReset,
      D => iAddress(13),
      Q => rColAddr2B(13)
    );
\rColAddr2B_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => p_1_out(15),
      CLR => iReset,
      D => iAddress(14),
      Q => rColAddr2B(14)
    );
\rColAddr2B_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => p_1_out(15),
      CLR => iReset,
      D => iAddress(15),
      Q => rColAddr2B(15)
    );
\rColAddr2B_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => p_1_out(15),
      CLR => iReset,
      D => iAddress(1),
      Q => rColAddr2B(1)
    );
\rColAddr2B_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => p_1_out(15),
      CLR => iReset,
      D => iAddress(2),
      Q => rColAddr2B(2)
    );
\rColAddr2B_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => p_1_out(15),
      CLR => iReset,
      D => iAddress(3),
      Q => rColAddr2B(3)
    );
\rColAddr2B_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => p_1_out(15),
      CLR => iReset,
      D => iAddress(4),
      Q => rColAddr2B(4)
    );
\rColAddr2B_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => p_1_out(15),
      CLR => iReset,
      D => iAddress(5),
      Q => rColAddr2B(5)
    );
\rColAddr2B_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => p_1_out(15),
      CLR => iReset,
      D => iAddress(6),
      Q => rColAddr2B(6)
    );
\rColAddr2B_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => p_1_out(15),
      CLR => iReset,
      D => iAddress(7),
      Q => rColAddr2B(7)
    );
\rColAddr2B_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => p_1_out(15),
      CLR => iReset,
      D => iAddress(8),
      Q => rColAddr2B(8)
    );
\rColAddr2B_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => p_1_out(15),
      CLR => iReset,
      D => iAddress(9),
      Q => rColAddr2B(9)
    );
\rMNG_cur_state[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => wbCMDStartSet(10),
      I1 => wbCMDStartSet(9),
      I2 => way_CE_condition_timer_n_38,
      I3 => way_CE_condition_timer_n_32,
      O => \rMNG_cur_state[2]_i_3_n_0\
    );
\rMNG_cur_state[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wbCMDStartSet(6),
      I1 => wbCMDStartSet(5),
      I2 => wbCMDStartSet(8),
      I3 => wbCMDStartSet(7),
      O => \rMNG_cur_state[2]_i_4_n_0\
    );
\rNANDPOECounter[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rNANDPOECounter_reg(0),
      O => p_0_in(0)
    );
\rNANDPOECounter[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rNANDPOECounter_reg(0),
      I1 => rNANDPOECounter_reg(1),
      O => p_0_in(1)
    );
\rNANDPOECounter[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rNANDPOECounter_reg(1),
      I1 => rNANDPOECounter_reg(0),
      I2 => rNANDPOECounter_reg(2),
      O => \rNANDPOECounter[2]_i_1_n_0\
    );
\rNANDPOECounter[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rNANDPOECounter_reg(0),
      I1 => rNANDPOECounter_reg(1),
      I2 => rNANDPOECounter_reg(2),
      I3 => rNANDPOECounter_reg(3),
      O => p_0_in(3)
    );
\rNANDPOECounter_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rPM_NANDPowerOnEvent_i_1_n_0,
      CLR => iReset,
      D => p_0_in(0),
      Q => rNANDPOECounter_reg(0)
    );
\rNANDPOECounter_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rPM_NANDPowerOnEvent_i_1_n_0,
      CLR => iReset,
      D => p_0_in(1),
      Q => rNANDPOECounter_reg(1)
    );
\rNANDPOECounter_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rPM_NANDPowerOnEvent_i_1_n_0,
      CLR => iReset,
      D => \rNANDPOECounter[2]_i_1_n_0\,
      Q => rNANDPOECounter_reg(2)
    );
\rNANDPOECounter_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rPM_NANDPowerOnEvent_i_1_n_0,
      CLR => iReset,
      D => p_0_in(3),
      Q => rNANDPOECounter_reg(3)
    );
rNANDPOE_reg: unisim.vcomponents.FDPE
     port map (
      C => iSystemClock,
      CE => '1',
      D => rNANDPOE0,
      PRE => iReset,
      Q => \^rnandpoe\
    );
rPM_NANDPowerOnEvent_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => rNANDPOECounter_reg(1),
      I1 => rNANDPOECounter_reg(0),
      I2 => rNANDPOECounter_reg(3),
      I3 => rNANDPOECounter_reg(2),
      O => rPM_NANDPowerOnEvent_i_1_n_0
    );
rPM_NANDPowerOnEvent_reg: unisim.vcomponents.FDPE
     port map (
      C => iSystemClock,
      CE => '1',
      D => rPM_NANDPowerOnEvent_i_1_n_0,
      PRE => iReset,
      Q => wPM_NANDPowerOnEvent_PCG_PM
    );
\rRowAddr3B[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => iOpcode(1),
      I1 => iOpcode(2),
      I2 => oCMDReady_INST_0_i_1_n_0,
      O => \rRowAddr3B[23]_i_1_n_0\
    );
\rRowAddr3B_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => \rRowAddr3B[23]_i_1_n_0\,
      CLR => iReset,
      D => iAddress(0),
      Q => rRowAddr3B(0)
    );
\rRowAddr3B_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => \rRowAddr3B[23]_i_1_n_0\,
      CLR => iReset,
      D => iAddress(10),
      Q => rRowAddr3B(10)
    );
\rRowAddr3B_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => \rRowAddr3B[23]_i_1_n_0\,
      CLR => iReset,
      D => iAddress(11),
      Q => rRowAddr3B(11)
    );
\rRowAddr3B_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => \rRowAddr3B[23]_i_1_n_0\,
      CLR => iReset,
      D => iAddress(12),
      Q => rRowAddr3B(12)
    );
\rRowAddr3B_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => \rRowAddr3B[23]_i_1_n_0\,
      CLR => iReset,
      D => iAddress(13),
      Q => rRowAddr3B(13)
    );
\rRowAddr3B_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => \rRowAddr3B[23]_i_1_n_0\,
      CLR => iReset,
      D => iAddress(14),
      Q => rRowAddr3B(14)
    );
\rRowAddr3B_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => \rRowAddr3B[23]_i_1_n_0\,
      CLR => iReset,
      D => iAddress(15),
      Q => rRowAddr3B(15)
    );
\rRowAddr3B_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => \rRowAddr3B[23]_i_1_n_0\,
      CLR => iReset,
      D => iAddress(16),
      Q => rRowAddr3B(16)
    );
\rRowAddr3B_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => \rRowAddr3B[23]_i_1_n_0\,
      CLR => iReset,
      D => iAddress(17),
      Q => rRowAddr3B(17)
    );
\rRowAddr3B_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => \rRowAddr3B[23]_i_1_n_0\,
      CLR => iReset,
      D => iAddress(18),
      Q => rRowAddr3B(18)
    );
\rRowAddr3B_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => \rRowAddr3B[23]_i_1_n_0\,
      CLR => iReset,
      D => iAddress(19),
      Q => rRowAddr3B(19)
    );
\rRowAddr3B_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => \rRowAddr3B[23]_i_1_n_0\,
      CLR => iReset,
      D => iAddress(1),
      Q => rRowAddr3B(1)
    );
\rRowAddr3B_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => \rRowAddr3B[23]_i_1_n_0\,
      CLR => iReset,
      D => iAddress(20),
      Q => rRowAddr3B(20)
    );
\rRowAddr3B_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => \rRowAddr3B[23]_i_1_n_0\,
      CLR => iReset,
      D => iAddress(21),
      Q => rRowAddr3B(21)
    );
\rRowAddr3B_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => \rRowAddr3B[23]_i_1_n_0\,
      CLR => iReset,
      D => iAddress(22),
      Q => rRowAddr3B(22)
    );
\rRowAddr3B_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => \rRowAddr3B[23]_i_1_n_0\,
      CLR => iReset,
      D => iAddress(23),
      Q => rRowAddr3B(23)
    );
\rRowAddr3B_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => \rRowAddr3B[23]_i_1_n_0\,
      CLR => iReset,
      D => iAddress(2),
      Q => rRowAddr3B(2)
    );
\rRowAddr3B_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => \rRowAddr3B[23]_i_1_n_0\,
      CLR => iReset,
      D => iAddress(3),
      Q => rRowAddr3B(3)
    );
\rRowAddr3B_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => \rRowAddr3B[23]_i_1_n_0\,
      CLR => iReset,
      D => iAddress(4),
      Q => rRowAddr3B(4)
    );
\rRowAddr3B_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => \rRowAddr3B[23]_i_1_n_0\,
      CLR => iReset,
      D => iAddress(5),
      Q => rRowAddr3B(5)
    );
\rRowAddr3B_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => \rRowAddr3B[23]_i_1_n_0\,
      CLR => iReset,
      D => iAddress(6),
      Q => rRowAddr3B(6)
    );
\rRowAddr3B_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => \rRowAddr3B[23]_i_1_n_0\,
      CLR => iReset,
      D => iAddress(7),
      Q => rRowAddr3B(7)
    );
\rRowAddr3B_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => \rRowAddr3B[23]_i_1_n_0\,
      CLR => iReset,
      D => iAddress(8),
      Q => rRowAddr3B(8)
    );
\rRowAddr3B_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => \rRowAddr3B[23]_i_1_n_0\,
      CLR => iReset,
      D => iAddress(9),
      Q => rRowAddr3B(9)
    );
\rTargetWay1B[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => iOpcode(2),
      I1 => iOpcode(1),
      I2 => oCMDReady_INST_0_i_1_n_0,
      O => wTGC_waySELECT
    );
\rTargetWay1B_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => wTGC_waySELECT,
      CLR => iReset,
      D => iAddress(0),
      Q => rTargetWay1B(0)
    );
\rTargetWay1B_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => wTGC_waySELECT,
      CLR => iReset,
      D => iAddress(1),
      Q => rTargetWay1B(1)
    );
\rTargetWay1B_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => wTGC_waySELECT,
      CLR => iReset,
      D => iAddress(2),
      Q => rTargetWay1B(2)
    );
\rTargetWay1B_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => wTGC_waySELECT,
      CLR => iReset,
      D => iAddress(3),
      Q => rTargetWay1B(3)
    );
\rTargetWay1B_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => wTGC_waySELECT,
      CLR => iReset,
      D => iAddress(4),
      Q => rTargetWay1B(4)
    );
\rTargetWay1B_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => wTGC_waySELECT,
      CLR => iReset,
      D => iAddress(5),
      Q => rTargetWay1B(5)
    );
\rTargetWay1B_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => wTGC_waySELECT,
      CLR => iReset,
      D => iAddress(6),
      Q => rTargetWay1B(6)
    );
\rTargetWay1B_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => wTGC_waySELECT,
      CLR => iReset,
      D => iAddress(7),
      Q => rTargetWay1B(7)
    );
\rTrfLength[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => iLength(0),
      O => \rTrfLength[0]_i_1_n_0\
    );
\rTrfLength[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => iLength(4),
      I1 => iLength(2),
      I2 => iLength(0),
      I3 => iLength(1),
      I4 => iLength(3),
      I5 => iLength(5),
      O => \rTrfLength[10]_i_2_n_0\
    );
\rTrfLength[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => iLength(9),
      I1 => iLength(7),
      I2 => \rTrfLength[10]_i_2_n_0\,
      I3 => iLength(6),
      I4 => iLength(8),
      I5 => iLength(10),
      O => \rTrfLength[15]_i_2_n_0\
    );
way_CE_condition_timer: entity work.sys_top_v2nfc_0_2_NPCG_Toggle_way_CE_timer
     port map (
      D(0) => blocking_CMD_manager_n_16,
      E(0) => rbH_ZdCounter,
      \FSM_onehot_rCurState_reg[0]\(0) => rTargetWay0_0,
      \FSM_onehot_rCurState_reg[0]_0\(0) => rTargetWay0,
      \FSM_onehot_rCurState_reg[0]_1\ => bCMD_BNC_single_cmd_n_7,
      \FSM_onehot_rCurState_reg[1]\ => bCMD_SCC_PI_reset_n_3,
      \FSM_onehot_rCurState_reg[1]_0\ => bCMD_SCC_PO_reset_n_3,
      \FSM_onehot_rCurState_reg[6]\ => bCMD_BNC_B_erase_n_5,
      \FSM_onehot_rCurState_reg[7]\ => bCMD_BNC_P_read_AW30h_n_6,
      \FSM_onehot_rCurState_reg[7]_0\ => bCMD_BNC_P_read_AW30h_n_7,
      \FSM_onehot_rCurState_reg[7]_1\ => bCMD_BNC_P_read_AW30h_n_1,
      \FSM_onehot_rCurState_reg[9]\(0) => rOpcode0,
      Q(7 downto 0) => rTargetWay1B(7 downto 0),
      iCMDValid => iCMDValid,
      iOpcode(5 downto 0) => iOpcode(5 downto 0),
      \iOpcode[1]_0\ => way_CE_condition_timer_n_38,
      iOpcode_1_sp_1 => way_CE_condition_timer_n_32,
      iOpcode_2_sp_1 => way_CE_condition_timer_n_9,
      iOpcode_3_sp_1 => \^iopcode[3]\(0),
      iOpcode_5_sp_1 => way_CE_condition_timer_n_0,
      iReset => iReset,
      iSystemClock => iSystemClock,
      iTargetID(0) => iTargetID(2),
      oCMDReady => oCMDReady,
      oCMDReady_0 => \^rnandpoe\,
      oCMDReady_1 => oCMDReady_INST_0_i_1_n_0,
      p_14_in => p_14_in,
      rCMDBlocking => rCMDBlocking,
      rCMDBlocking_reg => blocking_CMD_manager_n_24,
      \rMNG_cur_state_reg[1]\(0) => \rMNG_nxt_state__0\(2),
      \rMNG_cur_state_reg[1]_0\ => way_CE_condition_timer_n_21,
      \rMNG_cur_state_reg[1]_1\ => way_CE_condition_timer_n_22,
      \rMNG_cur_state_reg[1]_2\ => \rMNG_cur_state_reg[1]\,
      \rMNG_cur_state_reg[2]\(0) => rMNG_cur_state(1),
      \rMNG_cur_state_reg[2]_0\ => \rMNG_cur_state[2]_i_4_n_0\,
      \rMNG_cur_state_reg[2]_1\ => \rMNG_cur_state[2]_i_3_n_0\,
      \rMNG_cur_state_reg[2]_2\ => blocking_CMD_manager_n_17,
      \rMNG_cur_state_reg[4]\(0) => way_CE_condition_timer_n_18,
      rNANDPOE_reg => way_CE_condition_timer_n_1,
      \rPM_NumOfData_reg[1]\(0) => r_gFT_cur_state(1),
      rPM_ReadReady_reg => bCMD_MNC_getFT_n_8,
      \rParameter_reg[0]\(0) => r_pTF_cur_state(1),
      \rReadStatusOption_reg[0]\ => bCMD_MNC_readST_n_9,
      \rSourceID_reg[0]\(0) => wbCMDReadySet(1),
      \rSourceID_reg[0]_0\ => bCMD_BNC_P_read_DT00h_n_7,
      \rSourceID_reg[4]\(0) => \^fsm_onehot_rcurstate_reg[0]\(0),
      \rSourceID_reg[4]_0\ => bCMD_BNC_P_program_n_26,
      \rTargetWay1B_reg[7]\(7 downto 0) => \p_1_in__0\(7 downto 0),
      \rTargetWay_reg[7]\(0) => \^fsm_onehot_rcurstate_reg[0]\(3),
      \rTargetWay_reg[7]_0\ => bCMD_MNC_readID_n_10,
      \rWay0_Timer_reg[0]_0\(0) => rWay0_Timer(0),
      \rWay1_Timer_reg[0]_0\(0) => rWay1_Timer_reg(0),
      \rWay1_Timer_reg[0]_1\(0) => blocking_CMD_manager_n_1,
      \rWay2_Timer_reg[0]_0\(0) => rWay2_Timer_reg(0),
      \rWay2_Timer_reg[0]_1\(0) => blocking_CMD_manager_n_10,
      \rWay3_Timer_reg[0]_0\(0) => rWay3_Timer_reg(0),
      \rWay3_Timer_reg[0]_1\(0) => blocking_CMD_manager_n_11,
      \rWay4_Timer_reg[0]_0\(0) => rWay4_Timer_reg(0),
      \rWay4_Timer_reg[0]_1\(0) => blocking_CMD_manager_n_12,
      \rWay5_Timer_reg[0]_0\(0) => rWay5_Timer_reg(0),
      \rWay5_Timer_reg[0]_1\(0) => blocking_CMD_manager_n_13,
      \rWay6_Timer_reg[0]_0\(0) => rWay6_Timer_reg(0),
      \rWay6_Timer_reg[0]_1\(0) => blocking_CMD_manager_n_14,
      \rWay7_Timer_reg[0]_0\(0) => rWay7_Timer_reg(0),
      \rWay7_Timer_reg[0]_1\(7 downto 0) => wWorkingWay(7 downto 0),
      \rWay7_Timer_reg[0]_2\(0) => blocking_CMD_manager_n_15,
      \rWorkingWay_reg[7]\ => blocking_CMD_manager_n_23,
      \r_N_i_cur_state_reg[1]\ => bCMD_MNC_N_init_n_5,
      \r_gFT_cur_state_reg[1]\ => way_CE_condition_timer_n_31,
      \r_pTF_cur_state_reg[1]\ => way_CE_condition_timer_n_33,
      \r_pTF_cur_state_reg[2]\ => bCMD_MNC_setFT_n_6,
      \r_pTF_cur_state_reg[2]_0\ => bCMD_MNC_setFT_n_7,
      \rbH_ZdCounter_reg[3]\(1 downto 0) => \rMNG_nxt_state__0\(4 downto 3),
      wCMDValid_bCMD => wCMDValid_bCMD,
      wModuleTriggered1 => wModuleTriggered1,
      wOpcode_bCMD(1) => wOpcode_bCMD(3),
      wOpcode_bCMD(0) => wOpcode_bCMD(1),
      wbCMDReady => wbCMDReady,
      wbCMDStartSet(5 downto 1) => wbCMDStartSet(9 downto 5),
      wbCMDStartSet(0) => wbCMDStartSet(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_v2nfc_0_2_xpm_memory_sdpram is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 8 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of sys_top_v2nfc_0_2_xpm_memory_sdpram : entity is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of sys_top_v2nfc_0_2_xpm_memory_sdpram : entity is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of sys_top_v2nfc_0_2_xpm_memory_sdpram : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of sys_top_v2nfc_0_2_xpm_memory_sdpram : entity is 9;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of sys_top_v2nfc_0_2_xpm_memory_sdpram : entity is 0;
  attribute CLOCKING_MODE : string;
  attribute CLOCKING_MODE of sys_top_v2nfc_0_2_xpm_memory_sdpram : entity is "common_clock";
  attribute ECC_MODE : string;
  attribute ECC_MODE of sys_top_v2nfc_0_2_xpm_memory_sdpram : entity is "no_ecc";
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of sys_top_v2nfc_0_2_xpm_memory_sdpram : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of sys_top_v2nfc_0_2_xpm_memory_sdpram : entity is "0";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of sys_top_v2nfc_0_2_xpm_memory_sdpram : entity is "true";
  attribute MEMORY_PRIMITIVE : string;
  attribute MEMORY_PRIMITIVE of sys_top_v2nfc_0_2_xpm_memory_sdpram : entity is "auto";
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of sys_top_v2nfc_0_2_xpm_memory_sdpram : entity is 144;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of sys_top_v2nfc_0_2_xpm_memory_sdpram : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sys_top_v2nfc_0_2_xpm_memory_sdpram : entity is "xpm_memory_sdpram";
  attribute P_CLOCKING_MODE : integer;
  attribute P_CLOCKING_MODE of sys_top_v2nfc_0_2_xpm_memory_sdpram : entity is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of sys_top_v2nfc_0_2_xpm_memory_sdpram : entity is 0;
  attribute P_MEMORY_OPTIMIZATION : integer;
  attribute P_MEMORY_OPTIMIZATION of sys_top_v2nfc_0_2_xpm_memory_sdpram : entity is 1;
  attribute P_MEMORY_PRIMITIVE : integer;
  attribute P_MEMORY_PRIMITIVE of sys_top_v2nfc_0_2_xpm_memory_sdpram : entity is 0;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of sys_top_v2nfc_0_2_xpm_memory_sdpram : entity is 0;
  attribute P_WRITE_MODE_B : integer;
  attribute P_WRITE_MODE_B of sys_top_v2nfc_0_2_xpm_memory_sdpram : entity is 0;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of sys_top_v2nfc_0_2_xpm_memory_sdpram : entity is 9;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of sys_top_v2nfc_0_2_xpm_memory_sdpram : entity is 1;
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of sys_top_v2nfc_0_2_xpm_memory_sdpram : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of sys_top_v2nfc_0_2_xpm_memory_sdpram : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of sys_top_v2nfc_0_2_xpm_memory_sdpram : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of sys_top_v2nfc_0_2_xpm_memory_sdpram : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of sys_top_v2nfc_0_2_xpm_memory_sdpram : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of sys_top_v2nfc_0_2_xpm_memory_sdpram : entity is 1;
  attribute WAKEUP_TIME : string;
  attribute WAKEUP_TIME of sys_top_v2nfc_0_2_xpm_memory_sdpram : entity is "disable_sleep";
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of sys_top_v2nfc_0_2_xpm_memory_sdpram : entity is 9;
  attribute WRITE_MODE_B : string;
  attribute WRITE_MODE_B of sys_top_v2nfc_0_2_xpm_memory_sdpram : entity is "write_first";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of sys_top_v2nfc_0_2_xpm_memory_sdpram : entity is "TRUE";
end sys_top_v2nfc_0_2_xpm_memory_sdpram;

architecture STRUCTURE of sys_top_v2nfc_0_2_xpm_memory_sdpram is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_douta_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute ADDR_WIDTH_A of xpm_memory_base_inst : label is 4;
  attribute ADDR_WIDTH_B of xpm_memory_base_inst : label is 4;
  attribute AUTO_SLEEP_TIME of xpm_memory_base_inst : label is 0;
  attribute BYTE_WRITE_WIDTH_A of xpm_memory_base_inst : label is 9;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of xpm_memory_base_inst : label is 9;
  attribute CASCADE_HEIGHT of xpm_memory_base_inst : label is 0;
  attribute CLOCKING_MODE_integer : integer;
  attribute CLOCKING_MODE_integer of xpm_memory_base_inst : label is 0;
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_memory_base_inst : label is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of xpm_memory_base_inst : label is 0;
  attribute MEMORY_INIT_FILE of xpm_memory_base_inst : label is "none";
  attribute MEMORY_INIT_PARAM of xpm_memory_base_inst : label is "0";
  attribute MEMORY_OPTIMIZATION of xpm_memory_base_inst : label is "true";
  attribute MEMORY_PRIMITIVE_integer : integer;
  attribute MEMORY_PRIMITIVE_integer of xpm_memory_base_inst : label is 0;
  attribute MEMORY_SIZE of xpm_memory_base_inst : label is 144;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of xpm_memory_base_inst : label is 1;
  attribute MESSAGE_CONTROL of xpm_memory_base_inst : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of xpm_memory_base_inst : label is 0;
  attribute P_ECC_MODE_string : string;
  attribute P_ECC_MODE_string of xpm_memory_base_inst : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of xpm_memory_base_inst : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of xpm_memory_base_inst : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of xpm_memory_base_inst : label is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of xpm_memory_base_inst : label is "yes";
  attribute P_MEMORY_PRIMITIVE_string : string;
  attribute P_MEMORY_PRIMITIVE_string of xpm_memory_base_inst : label is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of xpm_memory_base_inst : label is 9;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of xpm_memory_base_inst : label is 9;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of xpm_memory_base_inst : label is 9;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of xpm_memory_base_inst : label is 9;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of xpm_memory_base_inst : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of xpm_memory_base_inst : label is 9;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of xpm_memory_base_inst : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of xpm_memory_base_inst : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of xpm_memory_base_inst : label is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of xpm_memory_base_inst : label is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of xpm_memory_base_inst : label is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of xpm_memory_base_inst : label is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of xpm_memory_base_inst : label is 9;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of xpm_memory_base_inst : label is 9;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of xpm_memory_base_inst : label is 9;
  attribute READ_DATA_WIDTH_B of xpm_memory_base_inst : label is 9;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of xpm_memory_base_inst : label is 2;
  attribute READ_LATENCY_B of xpm_memory_base_inst : label is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of xpm_memory_base_inst : label is "0";
  attribute READ_RESET_VALUE_B of xpm_memory_base_inst : label is "0";
  attribute RST_MODE_A of xpm_memory_base_inst : label is "SYNC";
  attribute RST_MODE_B of xpm_memory_base_inst : label is "SYNC";
  attribute SIM_ASSERT_CHK of xpm_memory_base_inst : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT of xpm_memory_base_inst : label is 0;
  attribute USE_MEM_INIT of xpm_memory_base_inst : label is 1;
  attribute VERSION : integer;
  attribute VERSION of xpm_memory_base_inst : label is 0;
  attribute WAKEUP_TIME_integer : integer;
  attribute WAKEUP_TIME_integer of xpm_memory_base_inst : label is 0;
  attribute WRITE_DATA_WIDTH_A of xpm_memory_base_inst : label is 9;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of xpm_memory_base_inst : label is 9;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of xpm_memory_base_inst : label is 0;
  attribute WRITE_MODE_B_integer : integer;
  attribute WRITE_MODE_B_integer of xpm_memory_base_inst : label is 0;
  attribute XPM_MODULE of xpm_memory_base_inst : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of xpm_memory_base_inst : label is 12;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of xpm_memory_base_inst : label is 12;
begin
  dbiterrb <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_memory_base_inst: entity work.sys_top_v2nfc_0_2_xpm_memory_base
     port map (
      addra(3 downto 0) => addra(3 downto 0),
      addrb(3 downto 0) => addrb(3 downto 0),
      clka => clka,
      clkb => '0',
      dbiterra => NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED,
      dbiterrb => NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => B"000000000",
      douta(8 downto 0) => NLW_xpm_memory_base_inst_douta_UNCONNECTED(8 downto 0),
      doutb(8 downto 0) => doutb(8 downto 0),
      ena => '0',
      enb => enb,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rstb => '0',
      sbiterra => NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED,
      sbiterrb => NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED,
      sleep => sleep,
      wea(0) => wea(0),
      web(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \sys_top_v2nfc_0_2_xpm_memory_sdpram__parameterized0\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 12 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \sys_top_v2nfc_0_2_xpm_memory_sdpram__parameterized0\ : entity is 14;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \sys_top_v2nfc_0_2_xpm_memory_sdpram__parameterized0\ : entity is 13;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \sys_top_v2nfc_0_2_xpm_memory_sdpram__parameterized0\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \sys_top_v2nfc_0_2_xpm_memory_sdpram__parameterized0\ : entity is 16;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \sys_top_v2nfc_0_2_xpm_memory_sdpram__parameterized0\ : entity is 0;
  attribute CLOCKING_MODE : string;
  attribute CLOCKING_MODE of \sys_top_v2nfc_0_2_xpm_memory_sdpram__parameterized0\ : entity is "common_clock";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \sys_top_v2nfc_0_2_xpm_memory_sdpram__parameterized0\ : entity is "no_ecc";
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \sys_top_v2nfc_0_2_xpm_memory_sdpram__parameterized0\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \sys_top_v2nfc_0_2_xpm_memory_sdpram__parameterized0\ : entity is "0";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \sys_top_v2nfc_0_2_xpm_memory_sdpram__parameterized0\ : entity is "true";
  attribute MEMORY_PRIMITIVE : string;
  attribute MEMORY_PRIMITIVE of \sys_top_v2nfc_0_2_xpm_memory_sdpram__parameterized0\ : entity is "auto";
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \sys_top_v2nfc_0_2_xpm_memory_sdpram__parameterized0\ : entity is 262144;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \sys_top_v2nfc_0_2_xpm_memory_sdpram__parameterized0\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \sys_top_v2nfc_0_2_xpm_memory_sdpram__parameterized0\ : entity is "xpm_memory_sdpram";
  attribute P_CLOCKING_MODE : integer;
  attribute P_CLOCKING_MODE of \sys_top_v2nfc_0_2_xpm_memory_sdpram__parameterized0\ : entity is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \sys_top_v2nfc_0_2_xpm_memory_sdpram__parameterized0\ : entity is 0;
  attribute P_MEMORY_OPTIMIZATION : integer;
  attribute P_MEMORY_OPTIMIZATION of \sys_top_v2nfc_0_2_xpm_memory_sdpram__parameterized0\ : entity is 1;
  attribute P_MEMORY_PRIMITIVE : integer;
  attribute P_MEMORY_PRIMITIVE of \sys_top_v2nfc_0_2_xpm_memory_sdpram__parameterized0\ : entity is 0;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \sys_top_v2nfc_0_2_xpm_memory_sdpram__parameterized0\ : entity is 0;
  attribute P_WRITE_MODE_B : integer;
  attribute P_WRITE_MODE_B of \sys_top_v2nfc_0_2_xpm_memory_sdpram__parameterized0\ : entity is 1;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \sys_top_v2nfc_0_2_xpm_memory_sdpram__parameterized0\ : entity is 32;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \sys_top_v2nfc_0_2_xpm_memory_sdpram__parameterized0\ : entity is 1;
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \sys_top_v2nfc_0_2_xpm_memory_sdpram__parameterized0\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \sys_top_v2nfc_0_2_xpm_memory_sdpram__parameterized0\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \sys_top_v2nfc_0_2_xpm_memory_sdpram__parameterized0\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \sys_top_v2nfc_0_2_xpm_memory_sdpram__parameterized0\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \sys_top_v2nfc_0_2_xpm_memory_sdpram__parameterized0\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \sys_top_v2nfc_0_2_xpm_memory_sdpram__parameterized0\ : entity is 1;
  attribute WAKEUP_TIME : string;
  attribute WAKEUP_TIME of \sys_top_v2nfc_0_2_xpm_memory_sdpram__parameterized0\ : entity is "disable_sleep";
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \sys_top_v2nfc_0_2_xpm_memory_sdpram__parameterized0\ : entity is 16;
  attribute WRITE_MODE_B : string;
  attribute WRITE_MODE_B of \sys_top_v2nfc_0_2_xpm_memory_sdpram__parameterized0\ : entity is "read_first";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \sys_top_v2nfc_0_2_xpm_memory_sdpram__parameterized0\ : entity is "TRUE";
end \sys_top_v2nfc_0_2_xpm_memory_sdpram__parameterized0\;

architecture STRUCTURE of \sys_top_v2nfc_0_2_xpm_memory_sdpram__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_douta_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute ADDR_WIDTH_A of xpm_memory_base_inst : label is 14;
  attribute ADDR_WIDTH_B of xpm_memory_base_inst : label is 13;
  attribute AUTO_SLEEP_TIME of xpm_memory_base_inst : label is 0;
  attribute BYTE_WRITE_WIDTH_A of xpm_memory_base_inst : label is 16;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of xpm_memory_base_inst : label is 32;
  attribute CASCADE_HEIGHT of xpm_memory_base_inst : label is 0;
  attribute CLOCKING_MODE_integer : integer;
  attribute CLOCKING_MODE_integer of xpm_memory_base_inst : label is 0;
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_memory_base_inst : label is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE\ : boolean;
  attribute \MEM.ADDRESS_SPACE\ of xpm_memory_base_inst : label is std.standard.true;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ : integer;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ of xpm_memory_base_inst : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ of xpm_memory_base_inst : label is 15;
  attribute \MEM.ADDRESS_SPACE_END\ : integer;
  attribute \MEM.ADDRESS_SPACE_END\ of xpm_memory_base_inst : label is 16383;
  attribute \MEM.CORE_MEMORY_WIDTH\ : integer;
  attribute \MEM.CORE_MEMORY_WIDTH\ of xpm_memory_base_inst : label is 16;
  attribute MEMORY_INIT_FILE of xpm_memory_base_inst : label is "none";
  attribute MEMORY_INIT_PARAM of xpm_memory_base_inst : label is "0";
  attribute MEMORY_OPTIMIZATION of xpm_memory_base_inst : label is "true";
  attribute MEMORY_PRIMITIVE_integer : integer;
  attribute MEMORY_PRIMITIVE_integer of xpm_memory_base_inst : label is 0;
  attribute MEMORY_SIZE of xpm_memory_base_inst : label is 262144;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of xpm_memory_base_inst : label is 1;
  attribute MESSAGE_CONTROL of xpm_memory_base_inst : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of xpm_memory_base_inst : label is 0;
  attribute P_ECC_MODE_string : string;
  attribute P_ECC_MODE_string of xpm_memory_base_inst : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of xpm_memory_base_inst : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of xpm_memory_base_inst : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of xpm_memory_base_inst : label is 16384;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of xpm_memory_base_inst : label is "yes";
  attribute P_MEMORY_PRIMITIVE_string : string;
  attribute P_MEMORY_PRIMITIVE_string of xpm_memory_base_inst : label is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of xpm_memory_base_inst : label is 16;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of xpm_memory_base_inst : label is 16;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of xpm_memory_base_inst : label is 32;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of xpm_memory_base_inst : label is 16;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of xpm_memory_base_inst : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of xpm_memory_base_inst : label is 16;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of xpm_memory_base_inst : label is 2;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of xpm_memory_base_inst : label is 2;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of xpm_memory_base_inst : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of xpm_memory_base_inst : label is 1;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of xpm_memory_base_inst : label is 1;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of xpm_memory_base_inst : label is 14;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of xpm_memory_base_inst : label is 13;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of xpm_memory_base_inst : label is 14;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of xpm_memory_base_inst : label is 13;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of xpm_memory_base_inst : label is 16;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of xpm_memory_base_inst : label is 16;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of xpm_memory_base_inst : label is 16;
  attribute READ_DATA_WIDTH_B of xpm_memory_base_inst : label is 32;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of xpm_memory_base_inst : label is 2;
  attribute READ_LATENCY_B of xpm_memory_base_inst : label is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of xpm_memory_base_inst : label is "0";
  attribute READ_RESET_VALUE_B of xpm_memory_base_inst : label is "0";
  attribute RST_MODE_A of xpm_memory_base_inst : label is "SYNC";
  attribute RST_MODE_B of xpm_memory_base_inst : label is "SYNC";
  attribute SIM_ASSERT_CHK of xpm_memory_base_inst : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT of xpm_memory_base_inst : label is 0;
  attribute USE_MEM_INIT of xpm_memory_base_inst : label is 1;
  attribute VERSION : integer;
  attribute VERSION of xpm_memory_base_inst : label is 0;
  attribute WAKEUP_TIME_integer : integer;
  attribute WAKEUP_TIME_integer of xpm_memory_base_inst : label is 0;
  attribute WRITE_DATA_WIDTH_A of xpm_memory_base_inst : label is 16;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of xpm_memory_base_inst : label is 32;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of xpm_memory_base_inst : label is 1;
  attribute WRITE_MODE_B_integer : integer;
  attribute WRITE_MODE_B_integer of xpm_memory_base_inst : label is 1;
  attribute XPM_MODULE of xpm_memory_base_inst : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of xpm_memory_base_inst : label is 16;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of xpm_memory_base_inst : label is 32;
begin
  dbiterrb <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_memory_base_inst: entity work.\sys_top_v2nfc_0_2_xpm_memory_base__parameterized0\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(12 downto 0) => addrb(12 downto 0),
      clka => clka,
      clkb => '0',
      dbiterra => NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED,
      dbiterrb => NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED,
      dina(15 downto 0) => dina(15 downto 0),
      dinb(31 downto 0) => B"00000000000000000000000000000000",
      douta(15 downto 0) => NLW_xpm_memory_base_inst_douta_UNCONNECTED(15 downto 0),
      doutb(31 downto 0) => doutb(31 downto 0),
      ena => ena,
      enb => enb,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rstb => '0',
      sbiterra => NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED,
      sbiterrb => NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED,
      sleep => sleep,
      wea(0) => wea(0),
      web(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_v2nfc_0_2_builtin_extdepth is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sys_top_v2nfc_0_2_builtin_extdepth : entity is "builtin_extdepth";
end sys_top_v2nfc_0_2_builtin_extdepth;

architecture STRUCTURE of sys_top_v2nfc_0_2_builtin_extdepth is
  signal srst_qr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of srst_qr : signal is "true";
  attribute msgon : string;
  attribute msgon of srst_qr : signal is "true";
begin
\gonep.inst_prim\: entity work.sys_top_v2nfc_0_2_builtin_prim
     port map (
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      empty => empty,
      full => full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rd_rst_busy => rd_rst_busy,
      srst => srst,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
\rst_val_sym.gextw_sym[1].inst_extdi_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => srst_qr(1)
    );
\rst_val_sym.gextw_sym[1].inst_extdi_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => srst_qr(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_v2nfc_0_2_NPM_Toggle_CAL_DDR100 is
  port (
    rLastStep_reg_0 : out STD_LOGIC;
    rReady_reg_0 : out STD_LOGIC;
    wCAL_PO_AddressLatchEnable : out STD_LOGIC_VECTOR ( 0 to 0 );
    wCAL_PO_CommandLatchEnable : out STD_LOGIC_VECTOR ( 0 to 0 );
    wCAL_DQSOutEnable : out STD_LOGIC;
    rReady_reg_1 : out STD_LOGIC;
    rLastStep_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    rReady_reg_2 : out STD_LOGIC;
    \rLCH_cur_state_reg[3]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rLCH_cur_state_reg[3]_1\ : out STD_LOGIC;
    \rLCH_cur_state_reg[7]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rTIM_cur_state_reg[0]\ : out STD_LOGIC;
    \rPO_WriteEnable_reg[3]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \rPO_WriteEnable_reg[3]_1\ : out STD_LOGIC;
    wDQOutEnable_PM_PHY : out STD_LOGIC;
    \rPO_DQ_reg[31]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \rPO_ChipEnable_reg[15]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    iSystemClock : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    iReset : in STD_LOGIC;
    \FSM_onehot_rCurState_reg[1]\ : in STD_LOGIC;
    \FSM_onehot_rCurState_reg[1]_0\ : in STD_LOGIC;
    \FSM_onehot_rCurState_reg[1]_1\ : in STD_LOGIC;
    \FSM_onehot_rCurState_reg[1]_2\ : in STD_LOGIC;
    \FSM_onehot_rCurState_reg[1]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_rCurState_reg[6]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_rCurState_reg[6]_0\ : in STD_LOGIC;
    rTIM_cur_state : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rLCH_cur_state_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rCABufferREnable_reg_0 : in STD_LOGIC;
    \rCPT_cur_state_reg[2]_0\ : in STD_LOGIC;
    rDQOutEnable_buffer_reg_inv : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Inst_WEOSERDES : in STD_LOGIC;
    Inst_WEOSERDES_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    wDO_DQOutEnable : in STD_LOGIC;
    \rNumOfCommand_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rPO_ChipEnable_reg[15]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sys_top_v2nfc_0_2_NPM_Toggle_CAL_DDR100 : entity is "NPM_Toggle_CAL_DDR100";
end sys_top_v2nfc_0_2_NPM_Toggle_CAL_DDR100;

architecture STRUCTURE of sys_top_v2nfc_0_2_NPM_Toggle_CAL_DDR100 is
  signal CABuffer_n_1 : STD_LOGIC;
  signal CABuffer_n_2 : STD_LOGIC;
  signal CABuffer_n_3 : STD_LOGIC;
  signal CABuffer_n_4 : STD_LOGIC;
  signal CABuffer_n_5 : STD_LOGIC;
  signal CABuffer_n_6 : STD_LOGIC;
  signal CABuffer_n_7 : STD_LOGIC;
  signal CABuffer_n_8 : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rCABufferRAddr : STD_LOGIC;
  signal \rCABufferRAddr[0]_i_1_n_0\ : STD_LOGIC;
  signal \rCABufferRAddr[1]_i_1_n_0\ : STD_LOGIC;
  signal \rCABufferRAddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \rCABufferRAddr[3]_i_2_n_0\ : STD_LOGIC;
  signal \rCABufferRAddr_reg_n_0_[0]\ : STD_LOGIC;
  signal \rCABufferRAddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \rCABufferRAddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \rCABufferRAddr_reg_n_0_[3]\ : STD_LOGIC;
  signal rCABufferREnable : STD_LOGIC;
  signal rCABufferREnable_reg_n_0 : STD_LOGIC;
  signal rCABufferWAddr : STD_LOGIC;
  signal \rCABufferWAddr[0]_i_1_n_0\ : STD_LOGIC;
  signal \rCABufferWAddr[1]_i_1_n_0\ : STD_LOGIC;
  signal \rCABufferWAddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \rCABufferWAddr[3]_i_2_n_0\ : STD_LOGIC;
  signal \rCABufferWAddr_reg_n_0_[0]\ : STD_LOGIC;
  signal \rCABufferWAddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \rCABufferWAddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \rCABufferWAddr_reg_n_0_[3]\ : STD_LOGIC;
  signal rCABufferWEnable : STD_LOGIC;
  signal rCABufferWEnable_i_1_n_0 : STD_LOGIC;
  signal rCAData_B : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \rCAData_B_reg_n_0_[0]\ : STD_LOGIC;
  signal \rCAData_B_reg_n_0_[1]\ : STD_LOGIC;
  signal \rCAData_B_reg_n_0_[2]\ : STD_LOGIC;
  signal \rCAData_B_reg_n_0_[3]\ : STD_LOGIC;
  signal \rCAData_B_reg_n_0_[4]\ : STD_LOGIC;
  signal \rCAData_B_reg_n_0_[5]\ : STD_LOGIC;
  signal \rCAData_B_reg_n_0_[6]\ : STD_LOGIC;
  signal \rCAData_B_reg_n_0_[7]\ : STD_LOGIC;
  signal rCPT_cur_state : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \rCPT_cur_state[4]_i_3_n_0\ : STD_LOGIC;
  signal \rCPT_cur_state[4]_i_4_n_0\ : STD_LOGIC;
  signal \rCPT_nxt_state__0\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal rDQOutEnable : STD_LOGIC;
  signal rLCHCounter : STD_LOGIC;
  signal \rLCHCounter[0]_i_1_n_0\ : STD_LOGIC;
  signal \rLCHCounter[1]_i_1_n_0\ : STD_LOGIC;
  signal \rLCHCounter[2]_i_1_n_0\ : STD_LOGIC;
  signal \rLCHCounter[3]_i_2_n_0\ : STD_LOGIC;
  signal \rLCHCounter_reg_n_0_[0]\ : STD_LOGIC;
  signal \rLCHCounter_reg_n_0_[1]\ : STD_LOGIC;
  signal \rLCHCounter_reg_n_0_[2]\ : STD_LOGIC;
  signal \rLCHCounter_reg_n_0_[3]\ : STD_LOGIC;
  signal rLCHSubCounter : STD_LOGIC;
  signal \rLCHSubCounter[0]_i_1_n_0\ : STD_LOGIC;
  signal \rLCHSubCounter[1]_i_1_n_0\ : STD_LOGIC;
  signal \rLCHSubCounter[2]_i_2_n_0\ : STD_LOGIC;
  signal \rLCHSubCounter[2]_i_4_n_0\ : STD_LOGIC;
  signal \rLCHSubCounter_reg_n_0_[0]\ : STD_LOGIC;
  signal \rLCHSubCounter_reg_n_0_[1]\ : STD_LOGIC;
  signal \rLCHSubCounter_reg_n_0_[2]\ : STD_LOGIC;
  signal rLCH_cur_state : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \rLCH_cur_state[1]_i_4_n_0\ : STD_LOGIC;
  signal \rLCH_cur_state[3]_i_2_n_0\ : STD_LOGIC;
  signal \rLCH_cur_state[3]_i_3_n_0\ : STD_LOGIC;
  signal \rLCH_cur_state[4]_i_2_n_0\ : STD_LOGIC;
  signal \rLCH_cur_state[4]_i_3_n_0\ : STD_LOGIC;
  signal \rLCH_cur_state[4]_i_4_n_0\ : STD_LOGIC;
  signal \rLCH_cur_state[7]_i_2_n_0\ : STD_LOGIC;
  signal \^rlch_cur_state_reg[3]_0\ : STD_LOGIC;
  signal \^rlch_cur_state_reg[3]_1\ : STD_LOGIC;
  signal \^rlch_cur_state_reg[7]_0\ : STD_LOGIC;
  signal \rLCH_nxt_state__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal rLastStep : STD_LOGIC;
  signal rLastStep_i_10_n_0 : STD_LOGIC;
  signal rLastStep_i_12_n_0 : STD_LOGIC;
  signal rLastStep_i_13_n_0 : STD_LOGIC;
  signal rLastStep_i_4_n_0 : STD_LOGIC;
  signal rLastStep_i_5_n_0 : STD_LOGIC;
  signal rLastStep_i_6_n_0 : STD_LOGIC;
  signal rLastStep_i_7_n_0 : STD_LOGIC;
  signal \^rlaststep_reg_0\ : STD_LOGIC;
  signal rNumOfCommand : STD_LOGIC;
  signal \rNumOfCommand_reg_n_0_[0]\ : STD_LOGIC;
  signal \rNumOfCommand_reg_n_0_[1]\ : STD_LOGIC;
  signal \rNumOfCommand_reg_n_0_[2]\ : STD_LOGIC;
  signal \rNumOfCommand_reg_n_0_[3]\ : STD_LOGIC;
  signal rPO_AddressLatchEnable : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \rPO_AddressLatchEnable[3]_i_2_n_0\ : STD_LOGIC;
  signal \rPO_AddressLatchEnable[3]_i_3_n_0\ : STD_LOGIC;
  signal \rPO_AddressLatchEnable[3]_i_4_n_0\ : STD_LOGIC;
  signal rPO_CommandLatchEnable : STD_LOGIC_VECTOR ( 3 to 3 );
  signal rPO_DQ : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal rPO_WriteEnable : STD_LOGIC_VECTOR ( 3 to 3 );
  signal rReady : STD_LOGIC;
  signal rReady_i_1_n_0 : STD_LOGIC;
  signal \^rready_reg_0\ : STD_LOGIC;
  signal wCABufferRSelect : STD_LOGIC;
  signal wCAL_DQOutEnable : STD_LOGIC;
  signal wCAL_PO_WriteEnable : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \wCPTDone__6\ : STD_LOGIC;
  signal NLW_CABuffer_dbiterrb_UNCONNECTED : STD_LOGIC;
  signal NLW_CABuffer_sbiterrb_UNCONNECTED : STD_LOGIC;
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of CABuffer : label is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of CABuffer : label is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of CABuffer : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of CABuffer : label is 9;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of CABuffer : label is 0;
  attribute CLOCKING_MODE : string;
  attribute CLOCKING_MODE of CABuffer : label is "common_clock";
  attribute ECC_MODE : string;
  attribute ECC_MODE of CABuffer : label is "no_ecc";
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of CABuffer : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of CABuffer : label is "0";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of CABuffer : label is "true";
  attribute MEMORY_PRIMITIVE : string;
  attribute MEMORY_PRIMITIVE of CABuffer : label is "auto";
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of CABuffer : label is 144;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of CABuffer : label is 0;
  attribute P_CLOCKING_MODE : integer;
  attribute P_CLOCKING_MODE of CABuffer : label is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of CABuffer : label is 0;
  attribute P_MEMORY_OPTIMIZATION : integer;
  attribute P_MEMORY_OPTIMIZATION of CABuffer : label is 1;
  attribute P_MEMORY_PRIMITIVE : integer;
  attribute P_MEMORY_PRIMITIVE of CABuffer : label is 0;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of CABuffer : label is 0;
  attribute P_WRITE_MODE_B : integer;
  attribute P_WRITE_MODE_B of CABuffer : label is 0;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of CABuffer : label is 9;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of CABuffer : label is 1;
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of CABuffer : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of CABuffer : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of CABuffer : label is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of CABuffer : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of CABuffer : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of CABuffer : label is 1;
  attribute WAKEUP_TIME : string;
  attribute WAKEUP_TIME of CABuffer : label is "disable_sleep";
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of CABuffer : label is 9;
  attribute WRITE_MODE_B : string;
  attribute WRITE_MODE_B of CABuffer : label is "write_first";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of CABuffer : label is "TRUE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of Inst_WEOSERDES_i_2 : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \rCABufferRAddr[0]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \rCABufferRAddr[1]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \rCABufferRAddr[2]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \rCABufferRAddr[3]_i_2\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of rCABufferREnable_i_1 : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \rCABufferWAddr[0]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \rCABufferWAddr[1]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \rCABufferWAddr[2]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \rCABufferWAddr[3]_i_2\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of rCABufferWEnable_i_1 : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \rCAData_B[0]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \rCAData_B[1]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \rCAData_B[2]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \rCAData_B[3]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \rCAData_B[4]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \rCAData_B[5]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \rCAData_B[6]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \rCAData_B[7]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \rCPT_cur_state[4]_i_4\ : label is "soft_lutpair204";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \rCPT_cur_state_reg[1]\ : label is "CPT_RESET:00001,CPT_SLOOP:01000,CPT_WAITS:10000,CPT_READY:00010,CPT_SFRST:00100";
  attribute FSM_ENCODED_STATES of \rCPT_cur_state_reg[2]\ : label is "CPT_RESET:00001,CPT_SLOOP:01000,CPT_WAITS:10000,CPT_READY:00010,CPT_SFRST:00100";
  attribute FSM_ENCODED_STATES of \rCPT_cur_state_reg[3]\ : label is "CPT_RESET:00001,CPT_SLOOP:01000,CPT_WAITS:10000,CPT_READY:00010,CPT_SFRST:00100";
  attribute FSM_ENCODED_STATES of \rCPT_cur_state_reg[4]\ : label is "CPT_RESET:00001,CPT_SLOOP:01000,CPT_WAITS:10000,CPT_READY:00010,CPT_SFRST:00100";
  attribute SOFT_HLUTNM of \rLCHCounter[0]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \rLCHCounter[1]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \rLCHCounter[2]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \rLCHCounter[3]_i_2\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \rLCHSubCounter[0]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \rLCHSubCounter[1]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \rLCHSubCounter[2]_i_2\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \rLCHSubCounter[2]_i_4\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \rLCH_cur_state[1]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \rLCH_cur_state[1]_i_4\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \rLCH_cur_state[3]_i_3\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \rLCH_cur_state[4]_i_2\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \rLCH_cur_state[4]_i_4\ : label is "soft_lutpair203";
  attribute FSM_ENCODED_STATES of \rLCH_cur_state_reg[1]\ : label is "LCH_RESET:00000001,LCH_ST002:00100000,LCH_ST003:01000000,LCH_ST004:10000000,LCH_WDQSH:00001000,LCH_ST001:00010000,LCH_READY:00000010,LCH_PREST:00000100";
  attribute FSM_ENCODED_STATES of \rLCH_cur_state_reg[2]\ : label is "LCH_RESET:00000001,LCH_ST002:00100000,LCH_ST003:01000000,LCH_ST004:10000000,LCH_WDQSH:00001000,LCH_ST001:00010000,LCH_READY:00000010,LCH_PREST:00000100";
  attribute FSM_ENCODED_STATES of \rLCH_cur_state_reg[3]\ : label is "LCH_RESET:00000001,LCH_ST002:00100000,LCH_ST003:01000000,LCH_ST004:10000000,LCH_WDQSH:00001000,LCH_ST001:00010000,LCH_READY:00000010,LCH_PREST:00000100";
  attribute FSM_ENCODED_STATES of \rLCH_cur_state_reg[4]\ : label is "LCH_RESET:00000001,LCH_ST002:00100000,LCH_ST003:01000000,LCH_ST004:10000000,LCH_WDQSH:00001000,LCH_ST001:00010000,LCH_READY:00000010,LCH_PREST:00000100";
  attribute FSM_ENCODED_STATES of \rLCH_cur_state_reg[5]\ : label is "LCH_RESET:00000001,LCH_ST002:00100000,LCH_ST003:01000000,LCH_ST004:10000000,LCH_WDQSH:00001000,LCH_ST001:00010000,LCH_READY:00000010,LCH_PREST:00000100";
  attribute FSM_ENCODED_STATES of \rLCH_cur_state_reg[6]\ : label is "LCH_RESET:00000001,LCH_ST002:00100000,LCH_ST003:01000000,LCH_ST004:10000000,LCH_WDQSH:00001000,LCH_ST001:00010000,LCH_READY:00000010,LCH_PREST:00000100";
  attribute FSM_ENCODED_STATES of \rLCH_cur_state_reg[7]\ : label is "LCH_RESET:00000001,LCH_ST002:00100000,LCH_ST003:01000000,LCH_ST004:10000000,LCH_WDQSH:00001000,LCH_ST001:00010000,LCH_READY:00000010,LCH_PREST:00000100";
  attribute SOFT_HLUTNM of rLastStep_i_10 : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of rLastStep_i_11 : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of rLastStep_i_12 : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of rLastStep_i_2 : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \rPO_AddressLatchEnable[3]_i_2\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \rPO_AddressLatchEnable[3]_i_3\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \rPO_AddressLatchEnable[3]_i_4\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \rPO_CommandLatchEnable[3]_i_1__0\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \rPO_DQ[24]_i_1__0\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \rPO_DQ[25]_i_1__0\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \rPO_DQ[26]_i_1__0\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \rPO_DQ[27]_i_1__0\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \rPO_DQ[29]_i_1__0\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \rPO_DQ[30]_i_1__0\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \rPO_DQ[31]_i_1__0\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \rPO_WriteEnable[3]_i_1__1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \rPO_WriteEnable[3]_i_2\ : label is "soft_lutpair202";
begin
  D(0) <= \^d\(0);
  Q(0) <= \^q\(0);
  \rLCH_cur_state_reg[3]_0\ <= \^rlch_cur_state_reg[3]_0\;
  \rLCH_cur_state_reg[3]_1\ <= \^rlch_cur_state_reg[3]_1\;
  \rLCH_cur_state_reg[7]_0\ <= \^rlch_cur_state_reg[7]_0\;
  rLastStep_reg_0 <= \^rlaststep_reg_0\;
  rReady_reg_0 <= \^rready_reg_0\;
CABuffer: entity work.sys_top_v2nfc_0_2_xpm_memory_sdpram
     port map (
      addra(3) => \rCABufferWAddr_reg_n_0_[3]\,
      addra(2) => \rCABufferWAddr_reg_n_0_[2]\,
      addra(1) => \rCABufferWAddr_reg_n_0_[1]\,
      addra(0) => \rCABufferWAddr_reg_n_0_[0]\,
      addrb(3) => \rCABufferRAddr_reg_n_0_[3]\,
      addrb(2) => \rCABufferRAddr_reg_n_0_[2]\,
      addrb(1) => \rCABufferRAddr_reg_n_0_[1]\,
      addrb(0) => \rCABufferRAddr_reg_n_0_[0]\,
      clka => iSystemClock,
      clkb => iSystemClock,
      dbiterrb => NLW_CABuffer_dbiterrb_UNCONNECTED,
      dina(8 downto 0) => dina(8 downto 0),
      doutb(8) => wCABufferRSelect,
      doutb(7) => CABuffer_n_1,
      doutb(6) => CABuffer_n_2,
      doutb(5) => CABuffer_n_3,
      doutb(4) => CABuffer_n_4,
      doutb(3) => CABuffer_n_5,
      doutb(2) => CABuffer_n_6,
      doutb(1) => CABuffer_n_7,
      doutb(0) => CABuffer_n_8,
      ena => rCABufferWEnable,
      enb => rCABufferREnable_reg_n_0,
      injectdbiterra => '0',
      injectsbiterra => '0',
      regceb => '1',
      rstb => '0',
      sbiterrb => NLW_CABuffer_sbiterrb_UNCONNECTED,
      sleep => '0',
      wea(0) => rCABufferWEnable
    );
\FSM_onehot_rCurState[1]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \^rready_reg_0\,
      I1 => \FSM_onehot_rCurState_reg[1]\,
      I2 => \FSM_onehot_rCurState_reg[1]_2\,
      I3 => \FSM_onehot_rCurState_reg[1]_1\,
      I4 => \FSM_onehot_rCurState_reg[1]_0\,
      O => rReady_reg_2
    );
\FSM_onehot_rCurState[1]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFFFFFFFFFF"
    )
        port map (
      I0 => \^rready_reg_0\,
      I1 => \FSM_onehot_rCurState_reg[1]\,
      I2 => \FSM_onehot_rCurState_reg[1]_0\,
      I3 => \FSM_onehot_rCurState_reg[1]_1\,
      I4 => \FSM_onehot_rCurState_reg[1]_2\,
      I5 => \FSM_onehot_rCurState_reg[1]_3\(0),
      O => rReady_reg_1
    );
\FSM_onehot_rCurState[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^rlaststep_reg_0\,
      I1 => \FSM_onehot_rCurState_reg[6]\(0),
      I2 => \FSM_onehot_rCurState_reg[6]_0\,
      I3 => \FSM_onehot_rCurState_reg[6]\(1),
      O => rLastStep_reg_1(0)
    );
Inst_WEOSERDES_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0505030F"
    )
        port map (
      I0 => wCAL_PO_WriteEnable(3),
      I1 => rDQOutEnable_buffer_reg_inv(0),
      I2 => Inst_WEOSERDES,
      I3 => Inst_WEOSERDES_0(2),
      I4 => rDQOutEnable_buffer_reg_inv(1),
      O => \rPO_WriteEnable_reg[3]_0\(2)
    );
Inst_WEOSERDES_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0505030F"
    )
        port map (
      I0 => wCAL_PO_WriteEnable(3),
      I1 => rDQOutEnable_buffer_reg_inv(0),
      I2 => Inst_WEOSERDES,
      I3 => Inst_WEOSERDES_0(1),
      I4 => rDQOutEnable_buffer_reg_inv(1),
      O => \rPO_WriteEnable_reg[3]_0\(1)
    );
Inst_WEOSERDES_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0505030F"
    )
        port map (
      I0 => wCAL_PO_WriteEnable(3),
      I1 => rDQOutEnable_buffer_reg_inv(0),
      I2 => Inst_WEOSERDES,
      I3 => Inst_WEOSERDES_0(0),
      I4 => rDQOutEnable_buffer_reg_inv(1),
      O => \rPO_WriteEnable_reg[3]_0\(0)
    );
\rCABufferRAddr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rLCH_nxt_state__0\(6),
      I1 => \rCABufferRAddr_reg_n_0_[0]\,
      O => \rCABufferRAddr[0]_i_1_n_0\
    );
\rCABufferRAddr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \rLCH_nxt_state__0\(6),
      I1 => \rCABufferRAddr_reg_n_0_[0]\,
      I2 => \rCABufferRAddr_reg_n_0_[1]\,
      O => \rCABufferRAddr[1]_i_1_n_0\
    );
\rCABufferRAddr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \rLCH_nxt_state__0\(6),
      I1 => \rCABufferRAddr_reg_n_0_[0]\,
      I2 => \rCABufferRAddr_reg_n_0_[1]\,
      I3 => \rCABufferRAddr_reg_n_0_[2]\,
      O => \rCABufferRAddr[2]_i_1_n_0\
    );
\rCABufferRAddr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000228"
    )
        port map (
      I0 => \rLCHSubCounter[2]_i_4_n_0\,
      I1 => \rLCH_nxt_state__0\(1),
      I2 => \rLCH_cur_state_reg[2]_0\(0),
      I3 => \^d\(0),
      I4 => \rLCH_nxt_state__0\(5),
      I5 => \rLCH_nxt_state__0\(6),
      O => rCABufferRAddr
    );
\rCABufferRAddr[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \rLCH_nxt_state__0\(6),
      I1 => \rCABufferRAddr_reg_n_0_[2]\,
      I2 => \rCABufferRAddr_reg_n_0_[1]\,
      I3 => \rCABufferRAddr_reg_n_0_[0]\,
      I4 => \rCABufferRAddr_reg_n_0_[3]\,
      O => \rCABufferRAddr[3]_i_2_n_0\
    );
\rCABufferRAddr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rCABufferRAddr,
      CLR => iReset,
      D => \rCABufferRAddr[0]_i_1_n_0\,
      Q => \rCABufferRAddr_reg_n_0_[0]\
    );
\rCABufferRAddr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rCABufferRAddr,
      CLR => iReset,
      D => \rCABufferRAddr[1]_i_1_n_0\,
      Q => \rCABufferRAddr_reg_n_0_[1]\
    );
\rCABufferRAddr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rCABufferRAddr,
      CLR => iReset,
      D => \rCABufferRAddr[2]_i_1_n_0\,
      Q => \rCABufferRAddr_reg_n_0_[2]\
    );
\rCABufferRAddr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rCABufferRAddr,
      CLR => iReset,
      D => \rCABufferRAddr[3]_i_2_n_0\,
      Q => \rCABufferRAddr_reg_n_0_[3]\
    );
rCABufferREnable_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => rLastStep_i_7_n_0,
      I1 => \rLCH_nxt_state__0\(6),
      I2 => \^d\(0),
      O => rCABufferREnable
    );
rCABufferREnable_reg: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rReady,
      CLR => iReset,
      D => rCABufferREnable,
      Q => rCABufferREnable_reg_n_0
    );
\rCABufferWAddr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rCPT_nxt_state__0\(3),
      I1 => \rCABufferWAddr_reg_n_0_[0]\,
      O => \rCABufferWAddr[0]_i_1_n_0\
    );
\rCABufferWAddr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \rCPT_nxt_state__0\(3),
      I1 => \rCABufferWAddr_reg_n_0_[0]\,
      I2 => \rCABufferWAddr_reg_n_0_[1]\,
      O => \rCABufferWAddr[1]_i_1_n_0\
    );
\rCABufferWAddr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \rCPT_nxt_state__0\(3),
      I1 => \rCABufferWAddr_reg_n_0_[0]\,
      I2 => \rCABufferWAddr_reg_n_0_[1]\,
      I3 => \rCABufferWAddr_reg_n_0_[2]\,
      O => \rCABufferWAddr[2]_i_1_n_0\
    );
\rCABufferWAddr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0116"
    )
        port map (
      I0 => \rCPT_nxt_state__0\(1),
      I1 => \rCPT_nxt_state__0\(4),
      I2 => \rCPT_nxt_state__0\(3),
      I3 => \rCPT_nxt_state__0\(2),
      O => rCABufferWAddr
    );
\rCABufferWAddr[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \rCPT_nxt_state__0\(3),
      I1 => \rCABufferWAddr_reg_n_0_[2]\,
      I2 => \rCABufferWAddr_reg_n_0_[1]\,
      I3 => \rCABufferWAddr_reg_n_0_[0]\,
      I4 => \rCABufferWAddr_reg_n_0_[3]\,
      O => \rCABufferWAddr[3]_i_2_n_0\
    );
\rCABufferWAddr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rCABufferWAddr,
      CLR => iReset,
      D => \rCABufferWAddr[0]_i_1_n_0\,
      Q => \rCABufferWAddr_reg_n_0_[0]\
    );
\rCABufferWAddr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rCABufferWAddr,
      CLR => iReset,
      D => \rCABufferWAddr[1]_i_1_n_0\,
      Q => \rCABufferWAddr_reg_n_0_[1]\
    );
\rCABufferWAddr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rCABufferWAddr,
      CLR => iReset,
      D => \rCABufferWAddr[2]_i_1_n_0\,
      Q => \rCABufferWAddr_reg_n_0_[2]\
    );
\rCABufferWAddr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rCABufferWAddr,
      CLR => iReset,
      D => \rCABufferWAddr[3]_i_2_n_0\,
      Q => \rCABufferWAddr_reg_n_0_[3]\
    );
rCABufferWEnable_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rCPT_nxt_state__0\(2),
      I1 => \rCPT_nxt_state__0\(3),
      O => rCABufferWEnable_i_1_n_0
    );
rCABufferWEnable_reg: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rCABufferWAddr,
      CLR => iReset,
      D => rCABufferWEnable_i_1_n_0,
      Q => rCABufferWEnable
    );
\rCAData_B[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rLCH_nxt_state__0\(4),
      I1 => CABuffer_n_8,
      O => rCAData_B(0)
    );
\rCAData_B[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rLCH_nxt_state__0\(4),
      I1 => CABuffer_n_7,
      O => rCAData_B(1)
    );
\rCAData_B[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rLCH_nxt_state__0\(4),
      I1 => CABuffer_n_6,
      O => rCAData_B(2)
    );
\rCAData_B[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rLCH_nxt_state__0\(4),
      I1 => CABuffer_n_5,
      O => rCAData_B(3)
    );
\rCAData_B[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rLCH_nxt_state__0\(4),
      I1 => CABuffer_n_4,
      O => rCAData_B(4)
    );
\rCAData_B[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rLCH_nxt_state__0\(4),
      I1 => CABuffer_n_3,
      O => rCAData_B(5)
    );
\rCAData_B[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rLCH_nxt_state__0\(4),
      I1 => CABuffer_n_2,
      O => rCAData_B(6)
    );
\rCAData_B[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rLCH_nxt_state__0\(4),
      I1 => CABuffer_n_1,
      O => rCAData_B(7)
    );
\rCAData_B_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rLCHCounter,
      CLR => iReset,
      D => rCAData_B(0),
      Q => \rCAData_B_reg_n_0_[0]\
    );
\rCAData_B_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rLCHCounter,
      CLR => iReset,
      D => rCAData_B(1),
      Q => \rCAData_B_reg_n_0_[1]\
    );
\rCAData_B_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rLCHCounter,
      CLR => iReset,
      D => rCAData_B(2),
      Q => \rCAData_B_reg_n_0_[2]\
    );
\rCAData_B_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rLCHCounter,
      CLR => iReset,
      D => rCAData_B(3),
      Q => \rCAData_B_reg_n_0_[3]\
    );
\rCAData_B_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rLCHCounter,
      CLR => iReset,
      D => rCAData_B(4),
      Q => \rCAData_B_reg_n_0_[4]\
    );
\rCAData_B_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rLCHCounter,
      CLR => iReset,
      D => rCAData_B(5),
      Q => \rCAData_B_reg_n_0_[5]\
    );
\rCAData_B_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rLCHCounter,
      CLR => iReset,
      D => rCAData_B(6),
      Q => \rCAData_B_reg_n_0_[6]\
    );
\rCAData_B_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rLCHCounter,
      CLR => iReset,
      D => rCAData_B(7),
      Q => \rCAData_B_reg_n_0_[7]\
    );
\rCPT_cur_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEAAAAFFFFFFFF"
    )
        port map (
      I0 => rTIM_cur_state(0),
      I1 => rCPT_cur_state(1),
      I2 => rCPT_cur_state(4),
      I3 => \^rlaststep_reg_0\,
      I4 => \rCPT_cur_state_reg[2]_0\,
      I5 => \rCPT_cur_state[4]_i_3_n_0\,
      O => \rCPT_nxt_state__0\(1)
    );
\rCPT_cur_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AA80"
    )
        port map (
      I0 => \rCPT_cur_state[4]_i_3_n_0\,
      I1 => \^rlaststep_reg_0\,
      I2 => rCPT_cur_state(4),
      I3 => rCPT_cur_state(1),
      I4 => \rCPT_cur_state_reg[2]_0\,
      O => \rCPT_nxt_state__0\(2)
    );
\rCPT_cur_state[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => \rCPT_cur_state[4]_i_3_n_0\,
      I1 => rCPT_cur_state(3),
      I2 => rCPT_cur_state(2),
      I3 => \wCPTDone__6\,
      O => \rCPT_nxt_state__0\(3)
    );
\rCPT_cur_state[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF2222200000000"
    )
        port map (
      I0 => rCPT_cur_state(4),
      I1 => \^rlaststep_reg_0\,
      I2 => rCPT_cur_state(2),
      I3 => rCPT_cur_state(3),
      I4 => \wCPTDone__6\,
      I5 => \rCPT_cur_state[4]_i_3_n_0\,
      O => \rCPT_nxt_state__0\(4)
    );
\rCPT_cur_state[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \rNumOfCommand_reg_n_0_[1]\,
      I1 => \rCABufferWAddr_reg_n_0_[1]\,
      I2 => \rNumOfCommand_reg_n_0_[2]\,
      I3 => \rCABufferWAddr_reg_n_0_[2]\,
      I4 => \rCPT_cur_state[4]_i_4_n_0\,
      O => \wCPTDone__6\
    );
\rCPT_cur_state[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => rTIM_cur_state(0),
      I1 => rCPT_cur_state(1),
      I2 => rCPT_cur_state(2),
      I3 => rCPT_cur_state(3),
      I4 => rCPT_cur_state(4),
      O => \rCPT_cur_state[4]_i_3_n_0\
    );
\rCPT_cur_state[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \rCABufferWAddr_reg_n_0_[0]\,
      I1 => \rNumOfCommand_reg_n_0_[0]\,
      I2 => \rCABufferWAddr_reg_n_0_[3]\,
      I3 => \rNumOfCommand_reg_n_0_[3]\,
      O => \rCPT_cur_state[4]_i_4_n_0\
    );
\rCPT_cur_state_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \rCPT_nxt_state__0\(1),
      Q => rCPT_cur_state(1)
    );
\rCPT_cur_state_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \rCPT_nxt_state__0\(2),
      Q => rCPT_cur_state(2)
    );
\rCPT_cur_state_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \rCPT_nxt_state__0\(3),
      Q => rCPT_cur_state(3)
    );
\rCPT_cur_state_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \rCPT_nxt_state__0\(4),
      Q => rCPT_cur_state(4)
    );
rDQOutEnable_buffer_inv_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"553F"
    )
        port map (
      I0 => wCAL_DQOutEnable,
      I1 => wDO_DQOutEnable,
      I2 => rDQOutEnable_buffer_reg_inv(0),
      I3 => rDQOutEnable_buffer_reg_inv(1),
      O => wDQOutEnable_PM_PHY
    );
rDQOutEnable_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rLCH_nxt_state__0\(1),
      O => rDQOutEnable
    );
rDQOutEnable_reg: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rReady,
      CLR => iReset,
      D => rDQOutEnable,
      Q => wCAL_DQOutEnable
    );
rDQSOutEnable_reg: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rReady,
      CLR => iReset,
      D => '1',
      Q => wCAL_DQSOutEnable
    );
\rLCHCounter[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rLCH_nxt_state__0\(4),
      I1 => \rCABufferRAddr_reg_n_0_[0]\,
      O => \rLCHCounter[0]_i_1_n_0\
    );
\rLCHCounter[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rLCH_nxt_state__0\(4),
      I1 => \rCABufferRAddr_reg_n_0_[1]\,
      O => \rLCHCounter[1]_i_1_n_0\
    );
\rLCHCounter[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rLCH_nxt_state__0\(4),
      I1 => \rCABufferRAddr_reg_n_0_[2]\,
      O => \rLCHCounter[2]_i_1_n_0\
    );
\rLCHCounter[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010016"
    )
        port map (
      I0 => \^d\(0),
      I1 => \rLCH_cur_state_reg[2]_0\(0),
      I2 => \rLCH_nxt_state__0\(1),
      I3 => \rLCH_nxt_state__0\(7),
      I4 => \rLCH_nxt_state__0\(4),
      I5 => \^rlch_cur_state_reg[3]_0\,
      O => rLCHCounter
    );
\rLCHCounter[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rLCH_nxt_state__0\(4),
      I1 => \rCABufferRAddr_reg_n_0_[3]\,
      O => \rLCHCounter[3]_i_2_n_0\
    );
\rLCHCounter_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rLCHCounter,
      CLR => iReset,
      D => \rLCHCounter[0]_i_1_n_0\,
      Q => \rLCHCounter_reg_n_0_[0]\
    );
\rLCHCounter_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rLCHCounter,
      CLR => iReset,
      D => \rLCHCounter[1]_i_1_n_0\,
      Q => \rLCHCounter_reg_n_0_[1]\
    );
\rLCHCounter_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rLCHCounter,
      CLR => iReset,
      D => \rLCHCounter[2]_i_1_n_0\,
      Q => \rLCHCounter_reg_n_0_[2]\
    );
\rLCHCounter_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rLCHCounter,
      CLR => iReset,
      D => \rLCHCounter[3]_i_2_n_0\,
      Q => \rLCHCounter_reg_n_0_[3]\
    );
\rLCHSubCounter[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^d\(0),
      I1 => \rLCHSubCounter_reg_n_0_[0]\,
      O => \rLCHSubCounter[0]_i_1_n_0\
    );
\rLCHSubCounter[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^d\(0),
      I1 => \rLCHSubCounter_reg_n_0_[0]\,
      I2 => \rLCHSubCounter_reg_n_0_[1]\,
      O => \rLCHSubCounter[1]_i_1_n_0\
    );
\rLCHSubCounter[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040440"
    )
        port map (
      I0 => \^rlch_cur_state_reg[3]_0\,
      I1 => \rLCHSubCounter[2]_i_4_n_0\,
      I2 => \rLCH_nxt_state__0\(1),
      I3 => \rLCH_cur_state_reg[2]_0\(0),
      I4 => \^d\(0),
      O => rLCHSubCounter
    );
\rLCHSubCounter[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \^d\(0),
      I1 => \rLCHSubCounter_reg_n_0_[1]\,
      I2 => \rLCHSubCounter_reg_n_0_[0]\,
      I3 => \rLCHSubCounter_reg_n_0_[2]\,
      O => \rLCHSubCounter[2]_i_2_n_0\
    );
\rLCHSubCounter[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000220"
    )
        port map (
      I0 => \rLCH_cur_state[7]_i_2_n_0\,
      I1 => rLCH_cur_state(3),
      I2 => rLCH_cur_state(4),
      I3 => rLCH_cur_state(5),
      I4 => rLCH_cur_state(2),
      I5 => rLCH_cur_state(6),
      O => \^rlch_cur_state_reg[3]_0\
    );
\rLCHSubCounter[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rLCH_nxt_state__0\(4),
      I1 => \rLCH_nxt_state__0\(7),
      O => \rLCHSubCounter[2]_i_4_n_0\
    );
\rLCHSubCounter_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rLCHSubCounter,
      CLR => iReset,
      D => \rLCHSubCounter[0]_i_1_n_0\,
      Q => \rLCHSubCounter_reg_n_0_[0]\
    );
\rLCHSubCounter_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rLCHSubCounter,
      CLR => iReset,
      D => \rLCHSubCounter[1]_i_1_n_0\,
      Q => \rLCHSubCounter_reg_n_0_[1]\
    );
\rLCHSubCounter_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rLCHSubCounter,
      CLR => iReset,
      D => \rLCHSubCounter[2]_i_2_n_0\,
      Q => \rLCHSubCounter_reg_n_0_[2]\
    );
\rLCH_cur_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFA888"
    )
        port map (
      I0 => \rCPT_cur_state_reg[2]_0\,
      I1 => \^q\(0),
      I2 => \^rlaststep_reg_0\,
      I3 => rLCH_cur_state(7),
      I4 => \^rlch_cur_state_reg[3]_1\,
      O => \rLCH_nxt_state__0\(1)
    );
\rLCH_cur_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEE1"
    )
        port map (
      I0 => rLCH_cur_state(3),
      I1 => \rLCH_cur_state[4]_i_4_n_0\,
      I2 => rLCH_cur_state(7),
      I3 => \^q\(0),
      I4 => rTIM_cur_state(0),
      I5 => \rLCH_cur_state[1]_i_4_n_0\,
      O => \^rlch_cur_state_reg[3]_1\
    );
\rLCH_cur_state[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEE8"
    )
        port map (
      I0 => rLCH_cur_state(4),
      I1 => rLCH_cur_state(5),
      I2 => rLCH_cur_state(2),
      I3 => rLCH_cur_state(3),
      I4 => rLCH_cur_state(6),
      O => \rLCH_cur_state[1]_i_4_n_0\
    );
\rLCH_cur_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001010000000100"
    )
        port map (
      I0 => rTIM_cur_state(0),
      I1 => \rLCH_cur_state[4]_i_4_n_0\,
      I2 => rLCH_cur_state(3),
      I3 => \^q\(0),
      I4 => rLCH_cur_state(7),
      I5 => \^rlaststep_reg_0\,
      O => \rTIM_cur_state_reg[0]\
    );
\rLCH_cur_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000C80"
    )
        port map (
      I0 => \rLCH_cur_state[3]_i_2_n_0\,
      I1 => \rLCH_cur_state[7]_i_2_n_0\,
      I2 => rLCH_cur_state(3),
      I3 => rLCH_cur_state(2),
      I4 => rLCH_cur_state(6),
      I5 => \rLCH_cur_state[3]_i_3_n_0\,
      O => \^d\(0)
    );
\rLCH_cur_state[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \rLCHSubCounter_reg_n_0_[1]\,
      I1 => \rLCHSubCounter_reg_n_0_[0]\,
      I2 => \rLCHSubCounter_reg_n_0_[2]\,
      O => \rLCH_cur_state[3]_i_2_n_0\
    );
\rLCH_cur_state[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rLCH_cur_state(5),
      I1 => rLCH_cur_state(4),
      O => \rLCH_cur_state[3]_i_3_n_0\
    );
\rLCH_cur_state[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => \rLCH_cur_state[4]_i_2_n_0\,
      I1 => \^q\(0),
      I2 => \^rlaststep_reg_0\,
      I3 => rTIM_cur_state(0),
      I4 => rLCH_cur_state(7),
      I5 => \rLCH_cur_state[4]_i_3_n_0\,
      O => \rLCH_nxt_state__0\(4)
    );
\rLCH_cur_state[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => rLCH_cur_state(5),
      I1 => rLCH_cur_state(4),
      I2 => rLCH_cur_state(6),
      I3 => rLCH_cur_state(2),
      I4 => rLCH_cur_state(3),
      O => \rLCH_cur_state[4]_i_2_n_0\
    );
\rLCH_cur_state[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => \rLCH_cur_state[4]_i_4_n_0\,
      I1 => \rLCHSubCounter_reg_n_0_[1]\,
      I2 => \rLCHSubCounter_reg_n_0_[0]\,
      I3 => \rLCHSubCounter_reg_n_0_[2]\,
      I4 => rLCH_cur_state(3),
      I5 => \rLCH_cur_state[7]_i_2_n_0\,
      O => \rLCH_cur_state[4]_i_3_n_0\
    );
\rLCH_cur_state[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => rLCH_cur_state(2),
      I1 => rLCH_cur_state(6),
      I2 => rLCH_cur_state(4),
      I3 => rLCH_cur_state(5),
      O => \rLCH_cur_state[4]_i_4_n_0\
    );
\rLCH_cur_state[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => rLCH_cur_state(6),
      I1 => rLCH_cur_state(2),
      I2 => rLCH_cur_state(5),
      I3 => rLCH_cur_state(4),
      I4 => rLCH_cur_state(3),
      I5 => \rLCH_cur_state[7]_i_2_n_0\,
      O => \rLCH_nxt_state__0\(5)
    );
\rLCH_cur_state[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => rLCH_cur_state(6),
      I1 => rLCH_cur_state(2),
      I2 => rLCH_cur_state(4),
      I3 => rLCH_cur_state(5),
      I4 => rLCH_cur_state(3),
      I5 => \rLCH_cur_state[7]_i_2_n_0\,
      O => \rLCH_nxt_state__0\(6)
    );
\rLCH_cur_state[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => rLCH_cur_state(3),
      I1 => rLCH_cur_state(2),
      I2 => rLCH_cur_state(6),
      I3 => rLCH_cur_state(4),
      I4 => rLCH_cur_state(5),
      I5 => \rLCH_cur_state[7]_i_2_n_0\,
      O => \rLCH_nxt_state__0\(7)
    );
\rLCH_cur_state[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => rLCH_cur_state(7),
      I1 => \^q\(0),
      I2 => rTIM_cur_state(0),
      O => \rLCH_cur_state[7]_i_2_n_0\
    );
\rLCH_cur_state_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \rLCH_nxt_state__0\(1),
      Q => \^q\(0)
    );
\rLCH_cur_state_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \rLCH_cur_state_reg[2]_0\(0),
      Q => rLCH_cur_state(2)
    );
\rLCH_cur_state_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \^d\(0),
      Q => rLCH_cur_state(3)
    );
\rLCH_cur_state_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \rLCH_nxt_state__0\(4),
      Q => rLCH_cur_state(4)
    );
\rLCH_cur_state_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \rLCH_nxt_state__0\(5),
      Q => rLCH_cur_state(5)
    );
\rLCH_cur_state_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \rLCH_nxt_state__0\(6),
      Q => rLCH_cur_state(6)
    );
\rLCH_cur_state_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \rLCH_nxt_state__0\(7),
      Q => rLCH_cur_state(7)
    );
rLastStep_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0FFE000E"
    )
        port map (
      I0 => rCABufferREnable_reg_0,
      I1 => rLastStep_i_4_n_0,
      I2 => \rLCH_nxt_state__0\(7),
      I3 => \rLCH_nxt_state__0\(4),
      I4 => rLastStep_i_5_n_0,
      I5 => rLastStep_i_6_n_0,
      O => rReady
    );
rLastStep_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \rLCH_nxt_state__0\(5),
      I1 => \rLCH_nxt_state__0\(6),
      I2 => \^d\(0),
      O => rLastStep_i_10_n_0
    );
rLastStep_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rLCH_cur_state(7),
      I1 => \^rlaststep_reg_0\,
      O => \^rlch_cur_state_reg[7]_0\
    );
rLastStep_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \^d\(0),
      I1 => \rLCH_nxt_state__0\(5),
      I2 => \rLCH_nxt_state__0\(6),
      I3 => \rLCHSubCounter[2]_i_4_n_0\,
      O => rLastStep_i_12_n_0
    );
rLastStep_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \rNumOfCommand_reg_n_0_[0]\,
      I1 => \rLCHCounter_reg_n_0_[0]\,
      I2 => \rLCHCounter_reg_n_0_[3]\,
      I3 => \rNumOfCommand_reg_n_0_[3]\,
      O => rLastStep_i_13_n_0
    );
rLastStep_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rLCH_nxt_state__0\(7),
      I1 => rLastStep_i_7_n_0,
      O => rLastStep
    );
rLastStep_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000404040404"
    )
        port map (
      I0 => \rLCH_cur_state_reg[2]_0\(0),
      I1 => rLastStep_i_10_n_0,
      I2 => \^rlch_cur_state_reg[3]_1\,
      I3 => \^rlch_cur_state_reg[7]_0\,
      I4 => \^q\(0),
      I5 => \rCPT_cur_state_reg[2]_0\,
      O => rLastStep_i_4_n_0
    );
rLastStep_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000005700000000"
    )
        port map (
      I0 => \rCPT_cur_state_reg[2]_0\,
      I1 => \^q\(0),
      I2 => \^rlch_cur_state_reg[7]_0\,
      I3 => \^rlch_cur_state_reg[3]_1\,
      I4 => \rLCH_cur_state_reg[2]_0\(0),
      I5 => \rPO_AddressLatchEnable[3]_i_4_n_0\,
      O => rLastStep_i_5_n_0
    );
rLastStep_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000222A"
    )
        port map (
      I0 => rLastStep_i_12_n_0,
      I1 => \rCPT_cur_state_reg[2]_0\,
      I2 => \^q\(0),
      I3 => \^rlch_cur_state_reg[7]_0\,
      I4 => \^rlch_cur_state_reg[3]_1\,
      I5 => \rLCH_cur_state_reg[2]_0\(0),
      O => rLastStep_i_6_n_0
    );
rLastStep_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \rLCHCounter_reg_n_0_[1]\,
      I1 => \rNumOfCommand_reg_n_0_[1]\,
      I2 => \rLCHCounter_reg_n_0_[2]\,
      I3 => \rNumOfCommand_reg_n_0_[2]\,
      I4 => rLastStep_i_13_n_0,
      O => rLastStep_i_7_n_0
    );
rLastStep_reg: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rReady,
      CLR => iReset,
      D => rLastStep,
      Q => \^rlaststep_reg_0\
    );
\rNumOfCommand[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020200"
    )
        port map (
      I0 => \rLCHSubCounter[2]_i_4_n_0\,
      I1 => \^rlch_cur_state_reg[3]_0\,
      I2 => \^d\(0),
      I3 => \rLCH_nxt_state__0\(1),
      I4 => \rLCH_cur_state_reg[2]_0\(0),
      O => rNumOfCommand
    );
\rNumOfCommand_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rNumOfCommand,
      CLR => iReset,
      D => \rNumOfCommand_reg[3]_0\(0),
      Q => \rNumOfCommand_reg_n_0_[0]\
    );
\rNumOfCommand_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rNumOfCommand,
      CLR => iReset,
      D => \rNumOfCommand_reg[3]_0\(1),
      Q => \rNumOfCommand_reg_n_0_[1]\
    );
\rNumOfCommand_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rNumOfCommand,
      CLR => iReset,
      D => \rNumOfCommand_reg[3]_0\(2),
      Q => \rNumOfCommand_reg_n_0_[2]\
    );
\rNumOfCommand_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rNumOfCommand,
      CLR => iReset,
      D => \rNumOfCommand_reg[3]_0\(3),
      Q => \rNumOfCommand_reg_n_0_[3]\
    );
\rPO_AddressLatchEnable[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000003003E02"
    )
        port map (
      I0 => \rPO_AddressLatchEnable[3]_i_3_n_0\,
      I1 => \rLCH_nxt_state__0\(1),
      I2 => \rLCH_cur_state_reg[2]_0\(0),
      I3 => \rPO_AddressLatchEnable[3]_i_4_n_0\,
      I4 => \rLCH_nxt_state__0\(4),
      I5 => \rLCH_nxt_state__0\(7),
      O => rPO_AddressLatchEnable(3)
    );
\rPO_AddressLatchEnable[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => dina(8),
      I1 => \^d\(0),
      I2 => \rLCH_nxt_state__0\(4),
      I3 => wCABufferRSelect,
      O => \rPO_AddressLatchEnable[3]_i_2_n_0\
    );
\rPO_AddressLatchEnable[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^rlch_cur_state_reg[3]_0\,
      I1 => \rLCHSubCounter_reg_n_0_[2]\,
      I2 => \rLCHSubCounter_reg_n_0_[1]\,
      I3 => \rLCHSubCounter_reg_n_0_[0]\,
      I4 => \^d\(0),
      O => \rPO_AddressLatchEnable[3]_i_3_n_0\
    );
\rPO_AddressLatchEnable[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rlch_cur_state_reg[3]_0\,
      I1 => \^d\(0),
      O => \rPO_AddressLatchEnable[3]_i_4_n_0\
    );
\rPO_AddressLatchEnable_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rPO_AddressLatchEnable(3),
      CLR => iReset,
      D => \rPO_AddressLatchEnable[3]_i_2_n_0\,
      Q => wCAL_PO_AddressLatchEnable(0)
    );
\rPO_ChipEnable_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rNumOfCommand,
      CLR => iReset,
      D => \rPO_ChipEnable_reg[15]_1\(2),
      Q => \rPO_ChipEnable_reg[15]_0\(2)
    );
\rPO_ChipEnable_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rNumOfCommand,
      CLR => iReset,
      D => \rPO_ChipEnable_reg[15]_1\(3),
      Q => \rPO_ChipEnable_reg[15]_0\(3)
    );
\rPO_ChipEnable_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rNumOfCommand,
      CLR => iReset,
      D => \rPO_ChipEnable_reg[15]_1\(4),
      Q => \rPO_ChipEnable_reg[15]_0\(4)
    );
\rPO_ChipEnable_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rNumOfCommand,
      CLR => iReset,
      D => \rPO_ChipEnable_reg[15]_1\(5),
      Q => \rPO_ChipEnable_reg[15]_0\(5)
    );
\rPO_ChipEnable_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rNumOfCommand,
      CLR => iReset,
      D => \rPO_ChipEnable_reg[15]_1\(6),
      Q => \rPO_ChipEnable_reg[15]_0\(6)
    );
\rPO_ChipEnable_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rNumOfCommand,
      CLR => iReset,
      D => \rPO_ChipEnable_reg[15]_1\(7),
      Q => \rPO_ChipEnable_reg[15]_0\(7)
    );
\rPO_ChipEnable_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rNumOfCommand,
      CLR => iReset,
      D => \rPO_ChipEnable_reg[15]_1\(0),
      Q => \rPO_ChipEnable_reg[15]_0\(0)
    );
\rPO_ChipEnable_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rNumOfCommand,
      CLR => iReset,
      D => \rPO_ChipEnable_reg[15]_1\(1),
      Q => \rPO_ChipEnable_reg[15]_0\(1)
    );
\rPO_CommandLatchEnable[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4474"
    )
        port map (
      I0 => dina(8),
      I1 => \^d\(0),
      I2 => \rLCH_nxt_state__0\(4),
      I3 => wCABufferRSelect,
      O => rPO_CommandLatchEnable(3)
    );
\rPO_CommandLatchEnable_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rPO_AddressLatchEnable(3),
      CLR => iReset,
      D => rPO_CommandLatchEnable(3),
      Q => wCAL_PO_CommandLatchEnable(0)
    );
\rPO_DQ[24]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rlch_cur_state_reg[3]_0\,
      I1 => \rCAData_B_reg_n_0_[0]\,
      O => rPO_DQ(24)
    );
\rPO_DQ[25]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rlch_cur_state_reg[3]_0\,
      I1 => \rCAData_B_reg_n_0_[1]\,
      O => rPO_DQ(25)
    );
\rPO_DQ[26]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rlch_cur_state_reg[3]_0\,
      I1 => \rCAData_B_reg_n_0_[2]\,
      O => rPO_DQ(26)
    );
\rPO_DQ[27]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rlch_cur_state_reg[3]_0\,
      I1 => \rCAData_B_reg_n_0_[3]\,
      O => rPO_DQ(27)
    );
\rPO_DQ[28]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rlch_cur_state_reg[3]_0\,
      I1 => \rCAData_B_reg_n_0_[4]\,
      O => rPO_DQ(28)
    );
\rPO_DQ[29]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rlch_cur_state_reg[3]_0\,
      I1 => \rCAData_B_reg_n_0_[5]\,
      O => rPO_DQ(29)
    );
\rPO_DQ[30]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rlch_cur_state_reg[3]_0\,
      I1 => \rCAData_B_reg_n_0_[6]\,
      O => rPO_DQ(30)
    );
\rPO_DQ[31]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rlch_cur_state_reg[3]_0\,
      I1 => \rCAData_B_reg_n_0_[7]\,
      O => rPO_DQ(31)
    );
\rPO_DQ_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rReady,
      CLR => iReset,
      D => rPO_DQ(24),
      Q => \rPO_DQ_reg[31]_0\(0)
    );
\rPO_DQ_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rReady,
      CLR => iReset,
      D => rPO_DQ(25),
      Q => \rPO_DQ_reg[31]_0\(1)
    );
\rPO_DQ_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rReady,
      CLR => iReset,
      D => rPO_DQ(26),
      Q => \rPO_DQ_reg[31]_0\(2)
    );
\rPO_DQ_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rReady,
      CLR => iReset,
      D => rPO_DQ(27),
      Q => \rPO_DQ_reg[31]_0\(3)
    );
\rPO_DQ_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rReady,
      CLR => iReset,
      D => rPO_DQ(28),
      Q => \rPO_DQ_reg[31]_0\(4)
    );
\rPO_DQ_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rReady,
      CLR => iReset,
      D => rPO_DQ(29),
      Q => \rPO_DQ_reg[31]_0\(5)
    );
\rPO_DQ_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rReady,
      CLR => iReset,
      D => rPO_DQ(30),
      Q => \rPO_DQ_reg[31]_0\(6)
    );
\rPO_DQ_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rReady,
      CLR => iReset,
      D => rPO_DQ(31),
      Q => \rPO_DQ_reg[31]_0\(7)
    );
\rPO_WriteEnable[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rLCH_nxt_state__0\(4),
      I1 => \rLCH_nxt_state__0\(5),
      O => rPO_WriteEnable(3)
    );
\rPO_WriteEnable[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACA0"
    )
        port map (
      I0 => wCAL_PO_WriteEnable(3),
      I1 => Inst_WEOSERDES_0(1),
      I2 => rDQOutEnable_buffer_reg_inv(1),
      I3 => rDQOutEnable_buffer_reg_inv(0),
      O => \rPO_WriteEnable_reg[3]_1\
    );
\rPO_WriteEnable_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rReady,
      CLR => iReset,
      D => rPO_WriteEnable(3),
      Q => wCAL_PO_WriteEnable(3)
    );
rReady_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000010"
    )
        port map (
      I0 => \rLCH_cur_state_reg[2]_0\(0),
      I1 => \rLCH_nxt_state__0\(4),
      I2 => rLastStep_i_7_n_0,
      I3 => \^d\(0),
      I4 => \^rlch_cur_state_reg[3]_0\,
      I5 => \rLCH_nxt_state__0\(1),
      O => rReady_i_1_n_0
    );
rReady_reg: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rReady,
      CLR => iReset,
      D => rReady_i_1_n_0,
      Q => \^rready_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_v2nfc_0_2_NPM_Toggle_DI_DDR100 is
  port (
    doutb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rDQIDone_reg_0 : out STD_LOGIC;
    rDQODone_reg_0 : out STD_LOGIC;
    rRECDone_reg_0 : out STD_LOGIC;
    rReady_reg_0 : out STD_LOGIC;
    wPM_ReadValid_PCG_PM : out STD_LOGIC;
    wDI_DQSOutEnable : out STD_LOGIC;
    rReady_reg_1 : out STD_LOGIC;
    rReady_reg_2 : out STD_LOGIC;
    rLastStep_reg : out STD_LOGIC;
    rDQIDone_reg_1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rPCommand_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rPCommand_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rPCommand_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rPCommand_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rPCommand_reg[0]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rPCommand_reg[0]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rPCommand_reg[0]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rDQIDone_reg_2 : out STD_LOGIC;
    \r_rST_cur_state_reg[10]\ : out STD_LOGIC;
    rDQIDone_reg_3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_rCurState_reg[7]\ : out STD_LOGIC;
    rReady_reg_3 : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[13]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_rCurState_reg[9]\ : out STD_LOGIC;
    rReady_reg_4 : out STD_LOGIC;
    rUsePresetC_reg : out STD_LOGIC;
    \rREC_cur_state_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rDQI_cur_state_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wDQOLoopDone__0__0\ : out STD_LOGIC;
    rReady_reg_5 : out STD_LOGIC;
    \rDQI_cur_state_reg[2]_0\ : out STD_LOGIC;
    rd_en : out STD_LOGIC;
    \rPO_ReadEnable_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rPO_ReadEnable_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    wPI_BUFF_WE_PM_PHY : out STD_LOGIC;
    iSystemClock : in STD_LOGIC;
    iReset : in STD_LOGIC;
    rTIM_cur_state : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_rCurState_reg[9]_0\ : in STD_LOGIC;
    \FSM_onehot_rCurState_reg[9]_1\ : in STD_LOGIC;
    \FSM_onehot_rCurState_reg[9]_2\ : in STD_LOGIC;
    \FSM_onehot_rCurState_reg[9]_3\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    rPM_ONOFF_reg : in STD_LOGIC;
    rPM_ONOFF_reg_0 : in STD_LOGIC;
    \FSM_onehot_rCurState_reg[12]\ : in STD_LOGIC;
    rPM_ONOFF_reg_1 : in STD_LOGIC;
    rPM_ONOFF_reg_2 : in STD_LOGIC;
    \CEOSERDESBits[7].Inst_CEOSERDES\ : in STD_LOGIC;
    rIN_FIFO_WE_Latch_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \CEOSERDESBits[7].Inst_CEOSERDES_0\ : in STD_LOGIC;
    \CEOSERDESBits[7].Inst_CEOSERDES_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \r_rST_cur_state_reg[11]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rPM_PCommandOption[2]_i_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wPBRReady : in STD_LOGIC;
    \FSM_onehot_rCurState_reg[8]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rCAData[7]_i_10__0\ : in STD_LOGIC;
    \FSM_onehot_rCurState_reg[13]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rCAData_reg[7]\ : in STD_LOGIC;
    \rCAData_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_rCurState_reg[9]_4\ : in STD_LOGIC;
    \rCAData_reg[7]_1\ : in STD_LOGIC;
    rUsePresetC : in STD_LOGIC;
    \rCAData[0]_i_3\ : in STD_LOGIC;
    \rDQBufferWaddrssA_reg[13]_0\ : in STD_LOGIC;
    \rDQBufferWaddrssA_reg[13]_1\ : in STD_LOGIC;
    \rDQO_cur_state_reg[2]_0\ : in STD_LOGIC;
    wPM_PCommandOption_PCG_PM : in STD_LOGIC_VECTOR ( 0 to 0 );
    rDQSOutEnable_reg_0 : in STD_LOGIC;
    wPM_NumOfData_PCG_PM : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \rNumOfData_reg[13]_0\ : in STD_LOGIC;
    \rNumOfData_reg[11]_0\ : in STD_LOGIC;
    \rNumOfData_reg[9]_0\ : in STD_LOGIC;
    \rNumOfData_reg[6]_0\ : in STD_LOGIC;
    \rNumOfData_reg[5]_0\ : in STD_LOGIC;
    wPM_TargetWay_PCG_PM : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rRECDone_i_2_0 : in STD_LOGIC;
    rRECDone_i_2_1 : in STD_LOGIC;
    rRECDone_i_2_2 : in STD_LOGIC;
    rRECDone_i_2_3 : in STD_LOGIC;
    wPM_ReadReady_PCG_PM : in STD_LOGIC;
    empty : in STD_LOGIC;
    \CEOSERDESBits[7].Inst_CEOSERDES_i_1_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \CEOSERDESBits[7].Inst_CEOSERDES_i_1_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \CEOSERDESBits[0].Inst_CEOSERDES_i_1_0\ : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dout : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wTM_PO_ReadEnable : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rPI_ValidFlag_b_1_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sys_top_v2nfc_0_2_NPM_Toggle_DI_DDR100 : entity is "NPM_Toggle_DI_DDR100";
end sys_top_v2nfc_0_2_NPM_Toggle_DI_DDR100;

architecture STRUCTURE of sys_top_v2nfc_0_2_NPM_Toggle_DI_DDR100 is
  signal \CEOSERDESBits[0].Inst_CEOSERDES_i_3_n_0\ : STD_LOGIC;
  signal \CEOSERDESBits[1].Inst_CEOSERDES_i_2_n_0\ : STD_LOGIC;
  signal \CEOSERDESBits[2].Inst_CEOSERDES_i_2_n_0\ : STD_LOGIC;
  signal \CEOSERDESBits[3].Inst_CEOSERDES_i_2_n_0\ : STD_LOGIC;
  signal \CEOSERDESBits[4].Inst_CEOSERDES_i_2_n_0\ : STD_LOGIC;
  signal \CEOSERDESBits[5].Inst_CEOSERDES_i_2_n_0\ : STD_LOGIC;
  signal \CEOSERDESBits[6].Inst_CEOSERDES_i_2_n_0\ : STD_LOGIC;
  signal \CEOSERDESBits[7].Inst_CEOSERDES_i_2_n_0\ : STD_LOGIC;
  signal PM_DI_DQ_Buffer_i_17_n_0 : STD_LOGIC;
  signal PM_DI_DQ_Buffer_i_18_n_0 : STD_LOGIC;
  signal PM_DI_DQ_Buffer_i_19_n_0 : STD_LOGIC;
  signal PM_DI_DQ_Buffer_i_20_n_0 : STD_LOGIC;
  signal PM_DI_DQ_Buffer_i_21_n_0 : STD_LOGIC;
  signal PM_DI_DQ_Buffer_i_22_n_0 : STD_LOGIC;
  signal PM_DI_DQ_Buffer_i_23_n_0 : STD_LOGIC;
  signal PM_DI_DQ_Buffer_i_24_n_0 : STD_LOGIC;
  signal PM_DI_DQ_Buffer_i_25_n_0 : STD_LOGIC;
  signal PM_DI_DQ_Buffer_i_26_n_0 : STD_LOGIC;
  signal PM_DI_DQ_Buffer_i_27_n_0 : STD_LOGIC;
  signal PM_DI_DQ_Buffer_i_28_n_0 : STD_LOGIC;
  signal PM_DI_DQ_Buffer_i_29_n_0 : STD_LOGIC;
  signal PM_DI_DQ_Buffer_i_30_n_0 : STD_LOGIC;
  signal PM_DI_DQ_Buffer_i_31_n_0 : STD_LOGIC;
  signal PM_DI_DQ_Buffer_i_32_n_0 : STD_LOGIC;
  signal PM_DI_DQ_Buffer_i_33_n_0 : STD_LOGIC;
  signal PM_DI_DQ_Buffer_i_34_n_0 : STD_LOGIC;
  signal PM_DI_DQ_Buffer_i_35_n_0 : STD_LOGIC;
  signal PM_DI_DQ_Buffer_i_36_n_0 : STD_LOGIC;
  signal PM_DI_DQ_Buffer_i_37_n_0 : STD_LOGIC;
  signal PM_DI_DQ_Buffer_i_38_n_0 : STD_LOGIC;
  signal PM_DI_DQ_Buffer_i_39_n_0 : STD_LOGIC;
  signal PM_DI_DQ_Buffer_i_40_n_0 : STD_LOGIC;
  signal PM_DI_DQ_Buffer_i_41_n_0 : STD_LOGIC;
  signal PM_DI_DQ_Buffer_i_42_n_0 : STD_LOGIC;
  signal PM_DI_DQ_Buffer_i_43_n_0 : STD_LOGIC;
  signal PM_DI_DQ_Buffer_i_44_n_0 : STD_LOGIC;
  signal PM_DI_DQ_Buffer_i_45_n_0 : STD_LOGIC;
  signal PM_DI_DQ_Buffer_i_46_n_0 : STD_LOGIC;
  signal PM_DI_DQ_Buffer_i_47_n_0 : STD_LOGIC;
  signal PM_DI_DQ_Buffer_i_49_n_0 : STD_LOGIC;
  signal PM_DI_DQ_Buffer_i_50_n_0 : STD_LOGIC;
  signal PM_DI_DQ_Buffer_i_51_n_0 : STD_LOGIC;
  signal PM_DI_DQ_Buffer_i_52_n_0 : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 16 downto 1 );
  signal \i__i_1_n_0\ : STD_LOGIC;
  signal \i__i_2_n_0\ : STD_LOGIC;
  signal oReadLast_INST_0_i_2_n_0 : STD_LOGIC;
  signal oReadLast_INST_0_i_3_n_0 : STD_LOGIC;
  signal oReadLast_INST_0_i_4_n_0 : STD_LOGIC;
  signal oReadLast_INST_0_i_5_n_0 : STD_LOGIC;
  signal oReadLast_INST_0_i_6_n_0 : STD_LOGIC;
  signal oReadLast_INST_0_i_7_n_0 : STD_LOGIC;
  signal oReadLast_INST_0_i_8_n_0 : STD_LOGIC;
  signal \p_0_in__0__0\ : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal \p_0_in__12\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal p_1_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_3_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rDQBufferDoneAddress : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal rDQBufferDoneAddressReg1_reg_c_n_0 : STD_LOGIC;
  signal \rDQBufferDoneAddressReg2_reg[0]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c_n_0\ : STD_LOGIC;
  signal \rDQBufferDoneAddressReg2_reg[10]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c_n_0\ : STD_LOGIC;
  signal \rDQBufferDoneAddressReg2_reg[11]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c_n_0\ : STD_LOGIC;
  signal \rDQBufferDoneAddressReg2_reg[12]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c_n_0\ : STD_LOGIC;
  signal \rDQBufferDoneAddressReg2_reg[13]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c_n_0\ : STD_LOGIC;
  signal \rDQBufferDoneAddressReg2_reg[1]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c_n_0\ : STD_LOGIC;
  signal \rDQBufferDoneAddressReg2_reg[2]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c_n_0\ : STD_LOGIC;
  signal \rDQBufferDoneAddressReg2_reg[3]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c_n_0\ : STD_LOGIC;
  signal \rDQBufferDoneAddressReg2_reg[4]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c_n_0\ : STD_LOGIC;
  signal \rDQBufferDoneAddressReg2_reg[5]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c_n_0\ : STD_LOGIC;
  signal \rDQBufferDoneAddressReg2_reg[6]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c_n_0\ : STD_LOGIC;
  signal \rDQBufferDoneAddressReg2_reg[7]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c_n_0\ : STD_LOGIC;
  signal \rDQBufferDoneAddressReg2_reg[8]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c_n_0\ : STD_LOGIC;
  signal \rDQBufferDoneAddressReg2_reg[9]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c_n_0\ : STD_LOGIC;
  signal rDQBufferDoneAddressReg2_reg_c_n_0 : STD_LOGIC;
  signal \rDQBufferDoneAddressReg3_reg[0]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c_n_0\ : STD_LOGIC;
  signal \rDQBufferDoneAddressReg3_reg[10]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c_n_0\ : STD_LOGIC;
  signal \rDQBufferDoneAddressReg3_reg[11]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c_n_0\ : STD_LOGIC;
  signal \rDQBufferDoneAddressReg3_reg[12]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c_n_0\ : STD_LOGIC;
  signal \rDQBufferDoneAddressReg3_reg[13]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c_n_0\ : STD_LOGIC;
  signal \rDQBufferDoneAddressReg3_reg[1]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c_n_0\ : STD_LOGIC;
  signal \rDQBufferDoneAddressReg3_reg[2]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c_n_0\ : STD_LOGIC;
  signal \rDQBufferDoneAddressReg3_reg[3]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c_n_0\ : STD_LOGIC;
  signal \rDQBufferDoneAddressReg3_reg[4]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c_n_0\ : STD_LOGIC;
  signal \rDQBufferDoneAddressReg3_reg[5]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c_n_0\ : STD_LOGIC;
  signal \rDQBufferDoneAddressReg3_reg[6]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c_n_0\ : STD_LOGIC;
  signal \rDQBufferDoneAddressReg3_reg[7]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c_n_0\ : STD_LOGIC;
  signal \rDQBufferDoneAddressReg3_reg[8]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c_n_0\ : STD_LOGIC;
  signal \rDQBufferDoneAddressReg3_reg[9]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c_n_0\ : STD_LOGIC;
  signal rDQBufferDoneAddressReg3_reg_c_n_0 : STD_LOGIC;
  signal \rDQBufferDoneAddressReg3_reg_gate__0_n_0\ : STD_LOGIC;
  signal \rDQBufferDoneAddressReg3_reg_gate__10_n_0\ : STD_LOGIC;
  signal \rDQBufferDoneAddressReg3_reg_gate__11_n_0\ : STD_LOGIC;
  signal \rDQBufferDoneAddressReg3_reg_gate__12_n_0\ : STD_LOGIC;
  signal \rDQBufferDoneAddressReg3_reg_gate__1_n_0\ : STD_LOGIC;
  signal \rDQBufferDoneAddressReg3_reg_gate__2_n_0\ : STD_LOGIC;
  signal \rDQBufferDoneAddressReg3_reg_gate__3_n_0\ : STD_LOGIC;
  signal \rDQBufferDoneAddressReg3_reg_gate__4_n_0\ : STD_LOGIC;
  signal \rDQBufferDoneAddressReg3_reg_gate__5_n_0\ : STD_LOGIC;
  signal \rDQBufferDoneAddressReg3_reg_gate__6_n_0\ : STD_LOGIC;
  signal \rDQBufferDoneAddressReg3_reg_gate__7_n_0\ : STD_LOGIC;
  signal \rDQBufferDoneAddressReg3_reg_gate__8_n_0\ : STD_LOGIC;
  signal \rDQBufferDoneAddressReg3_reg_gate__9_n_0\ : STD_LOGIC;
  signal rDQBufferDoneAddressReg3_reg_gate_n_0 : STD_LOGIC;
  signal rDQBufferRaddressB_new : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \rDQBufferRaddressB_new[10]_i_2_n_0\ : STD_LOGIC;
  signal \rDQBufferRaddressB_new[12]_i_4_n_0\ : STD_LOGIC;
  signal \rDQBufferRaddressB_new[5]_i_2_n_0\ : STD_LOGIC;
  signal \rDQBufferRaddressB_new[9]_i_2_n_0\ : STD_LOGIC;
  signal \rDQBufferRaddressB_new_reg_n_0_[0]\ : STD_LOGIC;
  signal \rDQBufferRaddressB_new_reg_n_0_[10]\ : STD_LOGIC;
  signal \rDQBufferRaddressB_new_reg_n_0_[11]\ : STD_LOGIC;
  signal \rDQBufferRaddressB_new_reg_n_0_[12]\ : STD_LOGIC;
  signal \rDQBufferRaddressB_new_reg_n_0_[1]\ : STD_LOGIC;
  signal \rDQBufferRaddressB_new_reg_n_0_[2]\ : STD_LOGIC;
  signal \rDQBufferRaddressB_new_reg_n_0_[3]\ : STD_LOGIC;
  signal \rDQBufferRaddressB_new_reg_n_0_[4]\ : STD_LOGIC;
  signal \rDQBufferRaddressB_new_reg_n_0_[5]\ : STD_LOGIC;
  signal \rDQBufferRaddressB_new_reg_n_0_[6]\ : STD_LOGIC;
  signal \rDQBufferRaddressB_new_reg_n_0_[7]\ : STD_LOGIC;
  signal \rDQBufferRaddressB_new_reg_n_0_[8]\ : STD_LOGIC;
  signal \rDQBufferRaddressB_new_reg_n_0_[9]\ : STD_LOGIC;
  signal rDQBufferRaddressB_old : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \rDQBufferRaddressB_old_reg_n_0_[0]\ : STD_LOGIC;
  signal \rDQBufferRaddressB_old_reg_n_0_[10]\ : STD_LOGIC;
  signal \rDQBufferRaddressB_old_reg_n_0_[11]\ : STD_LOGIC;
  signal \rDQBufferRaddressB_old_reg_n_0_[12]\ : STD_LOGIC;
  signal \rDQBufferRaddressB_old_reg_n_0_[1]\ : STD_LOGIC;
  signal \rDQBufferRaddressB_old_reg_n_0_[2]\ : STD_LOGIC;
  signal \rDQBufferRaddressB_old_reg_n_0_[3]\ : STD_LOGIC;
  signal \rDQBufferRaddressB_old_reg_n_0_[4]\ : STD_LOGIC;
  signal \rDQBufferRaddressB_old_reg_n_0_[5]\ : STD_LOGIC;
  signal \rDQBufferRaddressB_old_reg_n_0_[6]\ : STD_LOGIC;
  signal \rDQBufferRaddressB_old_reg_n_0_[7]\ : STD_LOGIC;
  signal \rDQBufferRaddressB_old_reg_n_0_[8]\ : STD_LOGIC;
  signal \rDQBufferRaddressB_old_reg_n_0_[9]\ : STD_LOGIC;
  signal rDQBufferWaddrssA : STD_LOGIC;
  signal \rDQBufferWaddrssA[0]_i_1_n_0\ : STD_LOGIC;
  signal \rDQBufferWaddrssA[10]_i_1_n_0\ : STD_LOGIC;
  signal \rDQBufferWaddrssA[10]_i_2_n_0\ : STD_LOGIC;
  signal \rDQBufferWaddrssA[11]_i_1_n_0\ : STD_LOGIC;
  signal \rDQBufferWaddrssA[12]_i_1_n_0\ : STD_LOGIC;
  signal \rDQBufferWaddrssA[13]_i_2_n_0\ : STD_LOGIC;
  signal \rDQBufferWaddrssA[13]_i_3_n_0\ : STD_LOGIC;
  signal \rDQBufferWaddrssA[13]_i_4_n_0\ : STD_LOGIC;
  signal \rDQBufferWaddrssA[13]_i_6_n_0\ : STD_LOGIC;
  signal \rDQBufferWaddrssA[13]_i_8_n_0\ : STD_LOGIC;
  signal \rDQBufferWaddrssA[1]_i_1_n_0\ : STD_LOGIC;
  signal \rDQBufferWaddrssA[2]_i_1_n_0\ : STD_LOGIC;
  signal \rDQBufferWaddrssA[3]_i_1_n_0\ : STD_LOGIC;
  signal \rDQBufferWaddrssA[4]_i_1_n_0\ : STD_LOGIC;
  signal \rDQBufferWaddrssA[5]_i_1_n_0\ : STD_LOGIC;
  signal \rDQBufferWaddrssA[5]_i_2_n_0\ : STD_LOGIC;
  signal \rDQBufferWaddrssA[6]_i_1_n_0\ : STD_LOGIC;
  signal \rDQBufferWaddrssA[7]_i_1_n_0\ : STD_LOGIC;
  signal \rDQBufferWaddrssA[8]_i_1_n_0\ : STD_LOGIC;
  signal \rDQBufferWaddrssA[9]_i_1_n_0\ : STD_LOGIC;
  signal \rDQBufferWaddrssA[9]_i_2_n_0\ : STD_LOGIC;
  signal \rDQBufferWaddrssA_reg_n_0_[0]\ : STD_LOGIC;
  signal \rDQBufferWaddrssA_reg_n_0_[10]\ : STD_LOGIC;
  signal \rDQBufferWaddrssA_reg_n_0_[11]\ : STD_LOGIC;
  signal \rDQBufferWaddrssA_reg_n_0_[12]\ : STD_LOGIC;
  signal \rDQBufferWaddrssA_reg_n_0_[13]\ : STD_LOGIC;
  signal \rDQBufferWaddrssA_reg_n_0_[1]\ : STD_LOGIC;
  signal \rDQBufferWaddrssA_reg_n_0_[2]\ : STD_LOGIC;
  signal \rDQBufferWaddrssA_reg_n_0_[3]\ : STD_LOGIC;
  signal \rDQBufferWaddrssA_reg_n_0_[4]\ : STD_LOGIC;
  signal \rDQBufferWaddrssA_reg_n_0_[5]\ : STD_LOGIC;
  signal \rDQBufferWaddrssA_reg_n_0_[6]\ : STD_LOGIC;
  signal \rDQBufferWaddrssA_reg_n_0_[7]\ : STD_LOGIC;
  signal \rDQBufferWaddrssA_reg_n_0_[8]\ : STD_LOGIC;
  signal \rDQBufferWaddrssA_reg_n_0_[9]\ : STD_LOGIC;
  signal rDQBufferWenableA : STD_LOGIC;
  signal rDQBufferWenableA_reg_n_0 : STD_LOGIC;
  signal rDQICounter : STD_LOGIC;
  signal \rDQICounter0_carry__0_n_1\ : STD_LOGIC;
  signal \rDQICounter0_carry__0_n_10\ : STD_LOGIC;
  signal \rDQICounter0_carry__0_n_11\ : STD_LOGIC;
  signal \rDQICounter0_carry__0_n_12\ : STD_LOGIC;
  signal \rDQICounter0_carry__0_n_13\ : STD_LOGIC;
  signal \rDQICounter0_carry__0_n_14\ : STD_LOGIC;
  signal \rDQICounter0_carry__0_n_15\ : STD_LOGIC;
  signal \rDQICounter0_carry__0_n_2\ : STD_LOGIC;
  signal \rDQICounter0_carry__0_n_3\ : STD_LOGIC;
  signal \rDQICounter0_carry__0_n_4\ : STD_LOGIC;
  signal \rDQICounter0_carry__0_n_5\ : STD_LOGIC;
  signal \rDQICounter0_carry__0_n_6\ : STD_LOGIC;
  signal \rDQICounter0_carry__0_n_7\ : STD_LOGIC;
  signal \rDQICounter0_carry__0_n_8\ : STD_LOGIC;
  signal \rDQICounter0_carry__0_n_9\ : STD_LOGIC;
  signal rDQICounter0_carry_n_0 : STD_LOGIC;
  signal rDQICounter0_carry_n_1 : STD_LOGIC;
  signal rDQICounter0_carry_n_10 : STD_LOGIC;
  signal rDQICounter0_carry_n_11 : STD_LOGIC;
  signal rDQICounter0_carry_n_12 : STD_LOGIC;
  signal rDQICounter0_carry_n_13 : STD_LOGIC;
  signal rDQICounter0_carry_n_14 : STD_LOGIC;
  signal rDQICounter0_carry_n_15 : STD_LOGIC;
  signal rDQICounter0_carry_n_2 : STD_LOGIC;
  signal rDQICounter0_carry_n_3 : STD_LOGIC;
  signal rDQICounter0_carry_n_4 : STD_LOGIC;
  signal rDQICounter0_carry_n_5 : STD_LOGIC;
  signal rDQICounter0_carry_n_6 : STD_LOGIC;
  signal rDQICounter0_carry_n_7 : STD_LOGIC;
  signal rDQICounter0_carry_n_8 : STD_LOGIC;
  signal rDQICounter0_carry_n_9 : STD_LOGIC;
  signal \rDQICounter[10]_i_1_n_0\ : STD_LOGIC;
  signal \rDQICounter[11]_i_1_n_0\ : STD_LOGIC;
  signal \rDQICounter[12]_i_1_n_0\ : STD_LOGIC;
  signal \rDQICounter[13]_i_1_n_0\ : STD_LOGIC;
  signal \rDQICounter[14]_i_1_n_0\ : STD_LOGIC;
  signal \rDQICounter[15]_i_1_n_0\ : STD_LOGIC;
  signal \rDQICounter[16]_i_1_n_0\ : STD_LOGIC;
  signal \rDQICounter[17]_i_2_n_0\ : STD_LOGIC;
  signal \rDQICounter[1]_i_1_n_0\ : STD_LOGIC;
  signal \rDQICounter[2]_i_1_n_0\ : STD_LOGIC;
  signal \rDQICounter[3]_i_1_n_0\ : STD_LOGIC;
  signal \rDQICounter[4]_i_1_n_0\ : STD_LOGIC;
  signal \rDQICounter[5]_i_1_n_0\ : STD_LOGIC;
  signal \rDQICounter[6]_i_1_n_0\ : STD_LOGIC;
  signal \rDQICounter[7]_i_1_n_0\ : STD_LOGIC;
  signal \rDQICounter[8]_i_1_n_0\ : STD_LOGIC;
  signal \rDQICounter[9]_i_1_n_0\ : STD_LOGIC;
  signal \rDQICounter_reg_n_0_[1]\ : STD_LOGIC;
  signal \^rdqidone_reg_0\ : STD_LOGIC;
  signal \^rdqidone_reg_1\ : STD_LOGIC;
  signal rDQI_cur_state : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal \rDQI_cur_state[3]_i_10_n_0\ : STD_LOGIC;
  signal \rDQI_cur_state[3]_i_11_n_0\ : STD_LOGIC;
  signal \rDQI_cur_state[3]_i_12_n_0\ : STD_LOGIC;
  signal \rDQI_cur_state[3]_i_13_n_0\ : STD_LOGIC;
  signal \rDQI_cur_state[3]_i_3_n_0\ : STD_LOGIC;
  signal \rDQI_cur_state[3]_i_4_n_0\ : STD_LOGIC;
  signal \rDQI_cur_state[3]_i_5_n_0\ : STD_LOGIC;
  signal \rDQI_cur_state[3]_i_6_n_0\ : STD_LOGIC;
  signal \rDQI_cur_state[3]_i_7_n_0\ : STD_LOGIC;
  signal \rDQI_cur_state[3]_i_8_n_0\ : STD_LOGIC;
  signal \rDQI_cur_state[3]_i_9_n_0\ : STD_LOGIC;
  signal \rDQI_cur_state[4]_i_2_n_0\ : STD_LOGIC;
  signal \rDQI_cur_state[4]_i_3_n_0\ : STD_LOGIC;
  signal \rDQI_cur_state[5]_i_10_n_0\ : STD_LOGIC;
  signal \rDQI_cur_state[5]_i_11_n_0\ : STD_LOGIC;
  signal \rDQI_cur_state[5]_i_12_n_0\ : STD_LOGIC;
  signal \rDQI_cur_state[5]_i_2_n_0\ : STD_LOGIC;
  signal \rDQI_cur_state[5]_i_4_n_0\ : STD_LOGIC;
  signal \rDQI_cur_state[5]_i_5_n_0\ : STD_LOGIC;
  signal \rDQI_cur_state[5]_i_6_n_0\ : STD_LOGIC;
  signal \rDQI_cur_state[5]_i_7_n_0\ : STD_LOGIC;
  signal \rDQI_cur_state[5]_i_8_n_0\ : STD_LOGIC;
  signal \rDQI_cur_state[5]_i_9_n_0\ : STD_LOGIC;
  signal \rDQI_cur_state[6]_i_3_n_0\ : STD_LOGIC;
  signal \rDQI_cur_state[6]_i_4_n_0\ : STD_LOGIC;
  signal \rDQI_cur_state[7]_i_10_n_0\ : STD_LOGIC;
  signal \rDQI_cur_state[7]_i_11_n_0\ : STD_LOGIC;
  signal \rDQI_cur_state[7]_i_12_n_0\ : STD_LOGIC;
  signal \rDQI_cur_state[7]_i_13_n_0\ : STD_LOGIC;
  signal \rDQI_cur_state[7]_i_14_n_0\ : STD_LOGIC;
  signal \rDQI_cur_state[7]_i_15_n_0\ : STD_LOGIC;
  signal \rDQI_cur_state[7]_i_16_n_0\ : STD_LOGIC;
  signal \rDQI_cur_state[7]_i_2_n_0\ : STD_LOGIC;
  signal \rDQI_cur_state[7]_i_3_n_0\ : STD_LOGIC;
  signal \rDQI_cur_state[7]_i_4_n_0\ : STD_LOGIC;
  signal \rDQI_cur_state[7]_i_5_n_0\ : STD_LOGIC;
  signal \rDQI_cur_state[7]_i_6_n_0\ : STD_LOGIC;
  signal \rDQI_cur_state[7]_i_7_n_0\ : STD_LOGIC;
  signal \rDQI_cur_state[7]_i_8_n_0\ : STD_LOGIC;
  signal \rDQI_cur_state[7]_i_9_n_0\ : STD_LOGIC;
  signal \^rdqi_cur_state_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \rDQI_nxt_state__0\ : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal rDQI_nxt_state_i_1_n_0 : STD_LOGIC;
  signal rDQI_nxt_state_i_2_n_0 : STD_LOGIC;
  signal rDQI_nxt_state_i_3_n_0 : STD_LOGIC;
  signal rDQI_nxt_state_i_4_n_0 : STD_LOGIC;
  signal rDQI_nxt_state_n_0 : STD_LOGIC;
  signal rDQOCounter : STD_LOGIC;
  signal \rDQOCounter[10]_i_1_n_0\ : STD_LOGIC;
  signal \rDQOCounter[11]_i_1_n_0\ : STD_LOGIC;
  signal \rDQOCounter[12]_i_1_n_0\ : STD_LOGIC;
  signal \rDQOCounter[13]_i_1_n_0\ : STD_LOGIC;
  signal \rDQOCounter[14]_i_1_n_0\ : STD_LOGIC;
  signal \rDQOCounter[2]_i_1_n_0\ : STD_LOGIC;
  signal \rDQOCounter[3]_i_1_n_0\ : STD_LOGIC;
  signal \rDQOCounter[4]_i_1_n_0\ : STD_LOGIC;
  signal \rDQOCounter[5]_i_1_n_0\ : STD_LOGIC;
  signal \rDQOCounter[6]_i_1_n_0\ : STD_LOGIC;
  signal \rDQOCounter[7]_i_1_n_0\ : STD_LOGIC;
  signal \rDQOCounter[8]_i_1_n_0\ : STD_LOGIC;
  signal \rDQOCounter[9]_i_1_n_0\ : STD_LOGIC;
  signal \rDQOCounter_reg_n_0_[10]\ : STD_LOGIC;
  signal \rDQOCounter_reg_n_0_[11]\ : STD_LOGIC;
  signal \rDQOCounter_reg_n_0_[12]\ : STD_LOGIC;
  signal \rDQOCounter_reg_n_0_[13]\ : STD_LOGIC;
  signal \rDQOCounter_reg_n_0_[14]\ : STD_LOGIC;
  signal \rDQOCounter_reg_n_0_[2]\ : STD_LOGIC;
  signal \rDQOCounter_reg_n_0_[3]\ : STD_LOGIC;
  signal \rDQOCounter_reg_n_0_[4]\ : STD_LOGIC;
  signal \rDQOCounter_reg_n_0_[5]\ : STD_LOGIC;
  signal \rDQOCounter_reg_n_0_[6]\ : STD_LOGIC;
  signal \rDQOCounter_reg_n_0_[7]\ : STD_LOGIC;
  signal \rDQOCounter_reg_n_0_[8]\ : STD_LOGIC;
  signal \rDQOCounter_reg_n_0_[9]\ : STD_LOGIC;
  signal \^rdqodone_reg_0\ : STD_LOGIC;
  signal rDQO_cur_state : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \rDQO_cur_state[4]_i_2_n_0\ : STD_LOGIC;
  signal \rDQO_cur_state[6]_i_2_n_0\ : STD_LOGIC;
  signal rDQO_nxt_state : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \rDQO_nxt_state__0\ : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \rDQO_nxt_state_inferred__2/i__n_0\ : STD_LOGIC;
  signal rDQSOutEnable : STD_LOGIC;
  signal rDQSOutEnable_i_2_n_0 : STD_LOGIC;
  signal rDQSOutEnable_i_3_n_0 : STD_LOGIC;
  signal \rNumOfData[0]_i_1_n_0\ : STD_LOGIC;
  signal \rNumOfData[10]_i_1_n_0\ : STD_LOGIC;
  signal \rNumOfData[11]_i_1_n_0\ : STD_LOGIC;
  signal \rNumOfData[12]_i_1_n_0\ : STD_LOGIC;
  signal \rNumOfData[13]_i_1_n_0\ : STD_LOGIC;
  signal \rNumOfData[14]_i_1_n_0\ : STD_LOGIC;
  signal \rNumOfData[15]_i_2_n_0\ : STD_LOGIC;
  signal \rNumOfData[15]_i_3_n_0\ : STD_LOGIC;
  signal \rNumOfData[1]_i_1_n_0\ : STD_LOGIC;
  signal \rNumOfData[2]_i_1_n_0\ : STD_LOGIC;
  signal \rNumOfData[3]_i_1_n_0\ : STD_LOGIC;
  signal \rNumOfData[4]_i_1_n_0\ : STD_LOGIC;
  signal \rNumOfData[5]_i_1_n_0\ : STD_LOGIC;
  signal \rNumOfData[6]_i_1_n_0\ : STD_LOGIC;
  signal \rNumOfData[7]_i_1_n_0\ : STD_LOGIC;
  signal \rNumOfData[8]_i_1_n_0\ : STD_LOGIC;
  signal \rNumOfData[9]_i_1_n_0\ : STD_LOGIC;
  signal \rNumOfData_reg_n_0_[0]\ : STD_LOGIC;
  signal \rNumOfData_reg_n_0_[10]\ : STD_LOGIC;
  signal \rNumOfData_reg_n_0_[11]\ : STD_LOGIC;
  signal \rNumOfData_reg_n_0_[12]\ : STD_LOGIC;
  signal \rNumOfData_reg_n_0_[13]\ : STD_LOGIC;
  signal \rNumOfData_reg_n_0_[14]\ : STD_LOGIC;
  signal \rNumOfData_reg_n_0_[15]\ : STD_LOGIC;
  signal \rNumOfData_reg_n_0_[1]\ : STD_LOGIC;
  signal \rNumOfData_reg_n_0_[2]\ : STD_LOGIC;
  signal \rNumOfData_reg_n_0_[3]\ : STD_LOGIC;
  signal \rNumOfData_reg_n_0_[4]\ : STD_LOGIC;
  signal \rNumOfData_reg_n_0_[5]\ : STD_LOGIC;
  signal \rNumOfData_reg_n_0_[6]\ : STD_LOGIC;
  signal \rNumOfData_reg_n_0_[7]\ : STD_LOGIC;
  signal \rNumOfData_reg_n_0_[8]\ : STD_LOGIC;
  signal \rNumOfData_reg_n_0_[9]\ : STD_LOGIC;
  signal rOption : STD_LOGIC;
  signal rOption_i_1_n_0 : STD_LOGIC;
  signal rOption_reg_n_0 : STD_LOGIC;
  signal rPI_BUFF_OutSel : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of rPI_BUFF_OutSel : signal is std.standard.true;
  signal \rPI_BUFF_OutSel[1]_i_2_n_0\ : STD_LOGIC;
  signal \rPI_BUFF_OutSel[1]_i_3_n_0\ : STD_LOGIC;
  signal \rPI_BUFF_OutSel__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rPI_BUFF_RE : STD_LOGIC;
  attribute DONT_TOUCH of rPI_BUFF_RE : signal is std.standard.true;
  signal \rPI_BUFF_RE__0\ : STD_LOGIC;
  signal rPI_BUFF_WE : STD_LOGIC;
  attribute DONT_TOUCH of rPI_BUFF_WE : signal is std.standard.true;
  signal \rPI_BUFF_WE__0\ : STD_LOGIC;
  signal rPI_BUFF_WE_i_2_n_0 : STD_LOGIC;
  signal rPI_ValidFlag : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH of rPI_ValidFlag : signal is std.standard.true;
  signal rPI_ValidFlag_b_1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH of rPI_ValidFlag_b_1 : signal is std.standard.true;
  signal rPI_ValidFlag_b_2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH of rPI_ValidFlag_b_2 : signal is std.standard.true;
  signal rPI_ValidFlag_b_3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH of rPI_ValidFlag_b_3 : signal is std.standard.true;
  signal rPI_ValidFlag_b_4 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH of rPI_ValidFlag_b_4 : signal is std.standard.true;
  signal \rPO_ChipEnable[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \rPO_ChipEnable[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \rPO_ChipEnable[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \rPO_ChipEnable[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \rPO_ChipEnable[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \rPO_ChipEnable[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \rPO_ChipEnable[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \rPO_ChipEnable[9]_i_1__0_n_0\ : STD_LOGIC;
  signal rPO_ReadEnable : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \rPO_ReadEnable[0]_i_2_n_0\ : STD_LOGIC;
  signal rRECCounter : STD_LOGIC;
  signal \rRECCounter0_carry__0_n_1\ : STD_LOGIC;
  signal \rRECCounter0_carry__0_n_2\ : STD_LOGIC;
  signal \rRECCounter0_carry__0_n_3\ : STD_LOGIC;
  signal \rRECCounter0_carry__0_n_4\ : STD_LOGIC;
  signal \rRECCounter0_carry__0_n_5\ : STD_LOGIC;
  signal \rRECCounter0_carry__0_n_6\ : STD_LOGIC;
  signal \rRECCounter0_carry__0_n_7\ : STD_LOGIC;
  signal rRECCounter0_carry_n_0 : STD_LOGIC;
  signal rRECCounter0_carry_n_1 : STD_LOGIC;
  signal rRECCounter0_carry_n_2 : STD_LOGIC;
  signal rRECCounter0_carry_n_3 : STD_LOGIC;
  signal rRECCounter0_carry_n_4 : STD_LOGIC;
  signal rRECCounter0_carry_n_5 : STD_LOGIC;
  signal rRECCounter0_carry_n_6 : STD_LOGIC;
  signal rRECCounter0_carry_n_7 : STD_LOGIC;
  signal \rRECCounter[10]_i_1_n_0\ : STD_LOGIC;
  signal \rRECCounter[11]_i_1_n_0\ : STD_LOGIC;
  signal \rRECCounter[12]_i_1_n_0\ : STD_LOGIC;
  signal \rRECCounter[13]_i_1_n_0\ : STD_LOGIC;
  signal \rRECCounter[14]_i_1_n_0\ : STD_LOGIC;
  signal \rRECCounter[15]_i_1_n_0\ : STD_LOGIC;
  signal \rRECCounter[16]_i_1_n_0\ : STD_LOGIC;
  signal \rRECCounter[17]_i_2_n_0\ : STD_LOGIC;
  signal \rRECCounter[1]_i_1_n_0\ : STD_LOGIC;
  signal \rRECCounter[2]_i_1_n_0\ : STD_LOGIC;
  signal \rRECCounter[3]_i_1_n_0\ : STD_LOGIC;
  signal \rRECCounter[4]_i_1_n_0\ : STD_LOGIC;
  signal \rRECCounter[5]_i_1_n_0\ : STD_LOGIC;
  signal \rRECCounter[6]_i_1_n_0\ : STD_LOGIC;
  signal \rRECCounter[7]_i_1_n_0\ : STD_LOGIC;
  signal \rRECCounter[8]_i_1_n_0\ : STD_LOGIC;
  signal \rRECCounter[9]_i_1_n_0\ : STD_LOGIC;
  signal \rRECCounter_reg_n_0_[10]\ : STD_LOGIC;
  signal \rRECCounter_reg_n_0_[11]\ : STD_LOGIC;
  signal \rRECCounter_reg_n_0_[12]\ : STD_LOGIC;
  signal \rRECCounter_reg_n_0_[13]\ : STD_LOGIC;
  signal \rRECCounter_reg_n_0_[14]\ : STD_LOGIC;
  signal \rRECCounter_reg_n_0_[15]\ : STD_LOGIC;
  signal \rRECCounter_reg_n_0_[16]\ : STD_LOGIC;
  signal \rRECCounter_reg_n_0_[17]\ : STD_LOGIC;
  signal \rRECCounter_reg_n_0_[1]\ : STD_LOGIC;
  signal \rRECCounter_reg_n_0_[2]\ : STD_LOGIC;
  signal \rRECCounter_reg_n_0_[3]\ : STD_LOGIC;
  signal \rRECCounter_reg_n_0_[4]\ : STD_LOGIC;
  signal \rRECCounter_reg_n_0_[5]\ : STD_LOGIC;
  signal \rRECCounter_reg_n_0_[6]\ : STD_LOGIC;
  signal \rRECCounter_reg_n_0_[7]\ : STD_LOGIC;
  signal \rRECCounter_reg_n_0_[8]\ : STD_LOGIC;
  signal \rRECCounter_reg_n_0_[9]\ : STD_LOGIC;
  signal rRECDone_i_2_n_0 : STD_LOGIC;
  signal rRECDone_i_3_n_0 : STD_LOGIC;
  signal rRECDone_i_4_n_0 : STD_LOGIC;
  signal rRECDone_i_5_n_0 : STD_LOGIC;
  signal rRECDone_i_6_n_0 : STD_LOGIC;
  signal rRECDone_i_7_n_0 : STD_LOGIC;
  signal rRECDone_i_8_n_0 : STD_LOGIC;
  signal \^rrecdone_reg_0\ : STD_LOGIC;
  signal rRECSubCounter : STD_LOGIC;
  signal \rRECSubCounter[0]_i_1_n_0\ : STD_LOGIC;
  signal \rRECSubCounter[1]_i_1_n_0\ : STD_LOGIC;
  signal \rRECSubCounter[2]_i_1_n_0\ : STD_LOGIC;
  signal \rRECSubCounter[3]_i_1_n_0\ : STD_LOGIC;
  signal \rRECSubCounter[4]_i_2_n_0\ : STD_LOGIC;
  signal \rRECSubCounter[4]_i_3_n_0\ : STD_LOGIC;
  signal \rRECSubCounter[4]_i_4_n_0\ : STD_LOGIC;
  signal \rRECSubCounter_reg_n_0_[0]\ : STD_LOGIC;
  signal \rRECSubCounter_reg_n_0_[1]\ : STD_LOGIC;
  signal \rRECSubCounter_reg_n_0_[2]\ : STD_LOGIC;
  signal \rRECSubCounter_reg_n_0_[3]\ : STD_LOGIC;
  signal \rRECSubCounter_reg_n_0_[4]\ : STD_LOGIC;
  signal rREC_cur_state : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \rREC_cur_state[3]_i_2_n_0\ : STD_LOGIC;
  signal \^rrec_cur_state_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \rREC_nxt_state__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal rREC_nxt_state_i_1_n_0 : STD_LOGIC;
  signal rREC_nxt_state_i_2_n_0 : STD_LOGIC;
  signal rREC_nxt_state_i_3_n_0 : STD_LOGIC;
  signal rREC_nxt_state_i_4_n_0 : STD_LOGIC;
  signal rREC_nxt_state_n_0 : STD_LOGIC;
  signal rReadValid : STD_LOGIC;
  signal rReadValid_i_1_n_0 : STD_LOGIC;
  signal rReady : STD_LOGIC;
  signal \^rready_reg_0\ : STD_LOGIC;
  signal \^rready_reg_2\ : STD_LOGIC;
  signal rUpperPI_DQ : STD_LOGIC;
  attribute DONT_TOUCH of rUpperPI_DQ : signal is std.standard.true;
  signal \rUpperPI_DQ__0\ : STD_LOGIC;
  signal rUpperPI_DQ_i_3_n_0 : STD_LOGIC;
  signal rUpperPI_DQ_i_4_n_0 : STD_LOGIC;
  signal rUpperPI_DQ_i_5_n_0 : STD_LOGIC;
  signal rUpperPI_DQ_i_6_n_0 : STD_LOGIC;
  signal rUpperPI_DQ_i_7_n_0 : STD_LOGIC;
  signal rUpperPI_DQ_i_8_n_0 : STD_LOGIC;
  signal wDI_PO_ChipEnable : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal wDI_PO_ReadEnable : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \wDQBufferRaddressB_01__0\ : STD_LOGIC;
  signal wDQBufferValid : STD_LOGIC;
  signal wDQBufferW_DATA_A : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \wDQILoopDone__30\ : STD_LOGIC;
  signal \wDQIOStart__15\ : STD_LOGIC;
  signal \^wdqoloopdone__0__0\ : STD_LOGIC;
  signal \wJOB_9BorMore__13\ : STD_LOGIC;
  signal wRELoopDone : STD_LOGIC;
  signal wRELoopDone_carry_i_10_n_0 : STD_LOGIC;
  signal wRELoopDone_carry_i_19_n_0 : STD_LOGIC;
  signal wRELoopDone_carry_i_1_n_0 : STD_LOGIC;
  signal wRELoopDone_carry_i_2_n_0 : STD_LOGIC;
  signal wRELoopDone_carry_i_3_n_0 : STD_LOGIC;
  signal wRELoopDone_carry_i_4_n_0 : STD_LOGIC;
  signal wRELoopDone_carry_i_5_n_0 : STD_LOGIC;
  signal wRELoopDone_carry_i_6_n_0 : STD_LOGIC;
  signal wRELoopDone_carry_i_7_n_0 : STD_LOGIC;
  signal wRELoopDone_carry_n_3 : STD_LOGIC;
  signal wRELoopDone_carry_n_4 : STD_LOGIC;
  signal wRELoopDone_carry_n_5 : STD_LOGIC;
  signal wRELoopDone_carry_n_6 : STD_LOGIC;
  signal wRELoopDone_carry_n_7 : STD_LOGIC;
  signal \wSResult0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \wSResult0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \wSResult0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \wSResult0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \wSResult0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \wSResult0_carry__0_n_4\ : STD_LOGIC;
  signal \wSResult0_carry__0_n_5\ : STD_LOGIC;
  signal \wSResult0_carry__0_n_6\ : STD_LOGIC;
  signal \wSResult0_carry__0_n_7\ : STD_LOGIC;
  signal wSResult0_carry_i_1_n_0 : STD_LOGIC;
  signal wSResult0_carry_i_2_n_0 : STD_LOGIC;
  signal wSResult0_carry_i_3_n_0 : STD_LOGIC;
  signal wSResult0_carry_i_4_n_0 : STD_LOGIC;
  signal wSResult0_carry_i_5_n_0 : STD_LOGIC;
  signal wSResult0_carry_i_6_n_0 : STD_LOGIC;
  signal wSResult0_carry_i_7_n_0 : STD_LOGIC;
  signal wSResult0_carry_i_8_n_0 : STD_LOGIC;
  signal wSResult0_carry_n_0 : STD_LOGIC;
  signal wSResult0_carry_n_1 : STD_LOGIC;
  signal wSResult0_carry_n_2 : STD_LOGIC;
  signal wSResult0_carry_n_3 : STD_LOGIC;
  signal wSResult0_carry_n_4 : STD_LOGIC;
  signal wSResult0_carry_n_5 : STD_LOGIC;
  signal wSResult0_carry_n_6 : STD_LOGIC;
  signal wSResult0_carry_n_7 : STD_LOGIC;
  signal \wtRPREDone__3\ : STD_LOGIC;
  signal \wtRPSTDone__1\ : STD_LOGIC;
  signal NLW_PM_DI_DQ_Buffer_dbiterrb_UNCONNECTED : STD_LOGIC;
  signal NLW_PM_DI_DQ_Buffer_sbiterrb_UNCONNECTED : STD_LOGIC;
  signal \NLW_rDQICounter0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_rRECCounter0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_wRELoopDone_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal NLW_wRELoopDone_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_wSResult0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_wSResult0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_wSResult0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of Inst_REOSERDES_i_2 : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of Inst_REOSERDES_i_3 : label is "soft_lutpair279";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of PM_DI_DQ_Buffer : label is 14;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of PM_DI_DQ_Buffer : label is 13;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of PM_DI_DQ_Buffer : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of PM_DI_DQ_Buffer : label is 16;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of PM_DI_DQ_Buffer : label is 0;
  attribute CLOCKING_MODE : string;
  attribute CLOCKING_MODE of PM_DI_DQ_Buffer : label is "common_clock";
  attribute ECC_MODE : string;
  attribute ECC_MODE of PM_DI_DQ_Buffer : label is "no_ecc";
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of PM_DI_DQ_Buffer : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of PM_DI_DQ_Buffer : label is "0";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of PM_DI_DQ_Buffer : label is "true";
  attribute MEMORY_PRIMITIVE : string;
  attribute MEMORY_PRIMITIVE of PM_DI_DQ_Buffer : label is "auto";
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of PM_DI_DQ_Buffer : label is 262144;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of PM_DI_DQ_Buffer : label is 0;
  attribute P_CLOCKING_MODE : integer;
  attribute P_CLOCKING_MODE of PM_DI_DQ_Buffer : label is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of PM_DI_DQ_Buffer : label is 0;
  attribute P_MEMORY_OPTIMIZATION : integer;
  attribute P_MEMORY_OPTIMIZATION of PM_DI_DQ_Buffer : label is 1;
  attribute P_MEMORY_PRIMITIVE : integer;
  attribute P_MEMORY_PRIMITIVE of PM_DI_DQ_Buffer : label is 0;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of PM_DI_DQ_Buffer : label is 0;
  attribute P_WRITE_MODE_B : integer;
  attribute P_WRITE_MODE_B of PM_DI_DQ_Buffer : label is 1;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of PM_DI_DQ_Buffer : label is 32;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of PM_DI_DQ_Buffer : label is 1;
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of PM_DI_DQ_Buffer : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of PM_DI_DQ_Buffer : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of PM_DI_DQ_Buffer : label is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of PM_DI_DQ_Buffer : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of PM_DI_DQ_Buffer : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of PM_DI_DQ_Buffer : label is 1;
  attribute WAKEUP_TIME : string;
  attribute WAKEUP_TIME of PM_DI_DQ_Buffer : label is "disable_sleep";
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of PM_DI_DQ_Buffer : label is 16;
  attribute WRITE_MODE_B : string;
  attribute WRITE_MODE_B of PM_DI_DQ_Buffer : label is "read_first";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of PM_DI_DQ_Buffer : label is "TRUE";
  attribute SOFT_HLUTNM of PM_DI_DQ_Buffer_i_17 : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of PM_DI_DQ_Buffer_i_18 : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of PM_DI_DQ_Buffer_i_19 : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of PM_DI_DQ_Buffer_i_20 : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of PM_DI_DQ_Buffer_i_21 : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of PM_DI_DQ_Buffer_i_22 : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of PM_DI_DQ_Buffer_i_23 : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of PM_DI_DQ_Buffer_i_24 : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of PM_DI_DQ_Buffer_i_25 : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of PM_DI_DQ_Buffer_i_26 : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of PM_DI_DQ_Buffer_i_27 : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of PM_DI_DQ_Buffer_i_28 : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of PM_DI_DQ_Buffer_i_29 : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \i__i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \i__i_2\ : label is "soft_lutpair280";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \rDQBufferDoneAddressReg2_reg[0]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c\ : label is "\inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rDQBufferDoneAddressReg2_reg ";
  attribute srl_name : string;
  attribute srl_name of \rDQBufferDoneAddressReg2_reg[0]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c\ : label is "\inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rDQBufferDoneAddressReg2_reg[0]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c ";
  attribute srl_bus_name of \rDQBufferDoneAddressReg2_reg[10]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c\ : label is "\inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rDQBufferDoneAddressReg2_reg ";
  attribute srl_name of \rDQBufferDoneAddressReg2_reg[10]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c\ : label is "\inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rDQBufferDoneAddressReg2_reg[10]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c ";
  attribute srl_bus_name of \rDQBufferDoneAddressReg2_reg[11]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c\ : label is "\inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rDQBufferDoneAddressReg2_reg ";
  attribute srl_name of \rDQBufferDoneAddressReg2_reg[11]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c\ : label is "\inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rDQBufferDoneAddressReg2_reg[11]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c ";
  attribute srl_bus_name of \rDQBufferDoneAddressReg2_reg[12]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c\ : label is "\inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rDQBufferDoneAddressReg2_reg ";
  attribute srl_name of \rDQBufferDoneAddressReg2_reg[12]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c\ : label is "\inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rDQBufferDoneAddressReg2_reg[12]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c ";
  attribute srl_bus_name of \rDQBufferDoneAddressReg2_reg[13]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c\ : label is "\inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rDQBufferDoneAddressReg2_reg ";
  attribute srl_name of \rDQBufferDoneAddressReg2_reg[13]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c\ : label is "\inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rDQBufferDoneAddressReg2_reg[13]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c ";
  attribute srl_bus_name of \rDQBufferDoneAddressReg2_reg[1]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c\ : label is "\inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rDQBufferDoneAddressReg2_reg ";
  attribute srl_name of \rDQBufferDoneAddressReg2_reg[1]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c\ : label is "\inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rDQBufferDoneAddressReg2_reg[1]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c ";
  attribute srl_bus_name of \rDQBufferDoneAddressReg2_reg[2]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c\ : label is "\inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rDQBufferDoneAddressReg2_reg ";
  attribute srl_name of \rDQBufferDoneAddressReg2_reg[2]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c\ : label is "\inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rDQBufferDoneAddressReg2_reg[2]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c ";
  attribute srl_bus_name of \rDQBufferDoneAddressReg2_reg[3]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c\ : label is "\inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rDQBufferDoneAddressReg2_reg ";
  attribute srl_name of \rDQBufferDoneAddressReg2_reg[3]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c\ : label is "\inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rDQBufferDoneAddressReg2_reg[3]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c ";
  attribute srl_bus_name of \rDQBufferDoneAddressReg2_reg[4]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c\ : label is "\inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rDQBufferDoneAddressReg2_reg ";
  attribute srl_name of \rDQBufferDoneAddressReg2_reg[4]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c\ : label is "\inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rDQBufferDoneAddressReg2_reg[4]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c ";
  attribute srl_bus_name of \rDQBufferDoneAddressReg2_reg[5]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c\ : label is "\inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rDQBufferDoneAddressReg2_reg ";
  attribute srl_name of \rDQBufferDoneAddressReg2_reg[5]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c\ : label is "\inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rDQBufferDoneAddressReg2_reg[5]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c ";
  attribute srl_bus_name of \rDQBufferDoneAddressReg2_reg[6]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c\ : label is "\inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rDQBufferDoneAddressReg2_reg ";
  attribute srl_name of \rDQBufferDoneAddressReg2_reg[6]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c\ : label is "\inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rDQBufferDoneAddressReg2_reg[6]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c ";
  attribute srl_bus_name of \rDQBufferDoneAddressReg2_reg[7]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c\ : label is "\inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rDQBufferDoneAddressReg2_reg ";
  attribute srl_name of \rDQBufferDoneAddressReg2_reg[7]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c\ : label is "\inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rDQBufferDoneAddressReg2_reg[7]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c ";
  attribute srl_bus_name of \rDQBufferDoneAddressReg2_reg[8]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c\ : label is "\inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rDQBufferDoneAddressReg2_reg ";
  attribute srl_name of \rDQBufferDoneAddressReg2_reg[8]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c\ : label is "\inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rDQBufferDoneAddressReg2_reg[8]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c ";
  attribute srl_bus_name of \rDQBufferDoneAddressReg2_reg[9]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c\ : label is "\inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rDQBufferDoneAddressReg2_reg ";
  attribute srl_name of \rDQBufferDoneAddressReg2_reg[9]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c\ : label is "\inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rDQBufferDoneAddressReg2_reg[9]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c ";
  attribute SOFT_HLUTNM of rDQBufferDoneAddressReg3_reg_gate : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \rDQBufferDoneAddressReg3_reg_gate__0\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \rDQBufferDoneAddressReg3_reg_gate__1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \rDQBufferDoneAddressReg3_reg_gate__10\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \rDQBufferDoneAddressReg3_reg_gate__11\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \rDQBufferDoneAddressReg3_reg_gate__12\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \rDQBufferDoneAddressReg3_reg_gate__2\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \rDQBufferDoneAddressReg3_reg_gate__3\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \rDQBufferDoneAddressReg3_reg_gate__4\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \rDQBufferDoneAddressReg3_reg_gate__5\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \rDQBufferDoneAddressReg3_reg_gate__6\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \rDQBufferDoneAddressReg3_reg_gate__7\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \rDQBufferDoneAddressReg3_reg_gate__8\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \rDQBufferDoneAddressReg3_reg_gate__9\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \rDQBufferRaddressB_new[0]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \rDQBufferRaddressB_new[10]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \rDQBufferRaddressB_new[11]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \rDQBufferRaddressB_new[12]_i_2\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \rDQBufferRaddressB_new[1]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \rDQBufferRaddressB_new[2]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \rDQBufferRaddressB_new[3]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \rDQBufferRaddressB_new[5]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \rDQBufferRaddressB_new[6]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \rDQBufferRaddressB_new[7]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \rDQBufferRaddressB_new[8]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \rDQBufferRaddressB_old[0]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \rDQBufferRaddressB_old[10]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \rDQBufferRaddressB_old[11]_i_1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \rDQBufferRaddressB_old[12]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \rDQBufferRaddressB_old[1]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \rDQBufferRaddressB_old[2]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \rDQBufferRaddressB_old[3]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \rDQBufferRaddressB_old[4]_i_1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \rDQBufferRaddressB_old[5]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \rDQBufferRaddressB_old[6]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \rDQBufferRaddressB_old[7]_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \rDQBufferRaddressB_old[9]_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \rDQBufferWaddrssA[0]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \rDQBufferWaddrssA[10]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \rDQBufferWaddrssA[11]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \rDQBufferWaddrssA[12]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \rDQBufferWaddrssA[13]_i_2\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \rDQBufferWaddrssA[13]_i_6\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \rDQBufferWaddrssA[1]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \rDQBufferWaddrssA[2]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \rDQBufferWaddrssA[3]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \rDQBufferWaddrssA[5]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \rDQBufferWaddrssA[6]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \rDQBufferWaddrssA[7]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \rDQBufferWaddrssA[8]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of rDQBufferWenableA_i_1 : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \rDQICounter[10]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \rDQICounter[11]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \rDQICounter[12]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \rDQICounter[13]_i_1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \rDQICounter[14]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \rDQICounter[15]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \rDQICounter[16]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \rDQICounter[17]_i_2\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \rDQICounter[1]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \rDQICounter[4]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \rDQICounter[5]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \rDQICounter[6]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \rDQICounter[7]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \rDQICounter[8]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \rDQICounter[9]_i_1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \rDQI_cur_state[3]_i_10\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \rDQI_cur_state[3]_i_11\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \rDQI_cur_state[3]_i_12\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \rDQI_cur_state[3]_i_13\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \rDQI_cur_state[3]_i_9\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \rDQI_cur_state[4]_i_2\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \rDQI_cur_state[5]_i_10\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \rDQI_cur_state[5]_i_11\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \rDQI_cur_state[5]_i_12\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \rDQI_cur_state[5]_i_2\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \rDQI_cur_state[5]_i_5\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \rDQI_cur_state[5]_i_6\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \rDQI_cur_state[5]_i_9\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \rDQI_cur_state[6]_i_2\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \rDQI_cur_state[7]_i_11\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \rDQI_cur_state[7]_i_12\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \rDQI_cur_state[7]_i_13\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \rDQI_cur_state[7]_i_14\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \rDQI_cur_state[7]_i_15\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \rDQI_cur_state[7]_i_16\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \rDQI_cur_state[7]_i_4\ : label is "soft_lutpair243";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \rDQI_cur_state_reg[1]\ : label is "DQI_WTVIN:000000100,DQI_INm1Z:010000000,DQI_READY:000000010,DQI_INm21:001000000,DQI_INm43:000010000,DQI_INm32:000100000,DQI_RESET:000000001,DQI_IFIFO:000001000,DQI_WAITS:100000000";
  attribute FSM_ENCODED_STATES of \rDQI_cur_state_reg[2]\ : label is "DQI_WTVIN:000000100,DQI_INm1Z:010000000,DQI_READY:000000010,DQI_INm21:001000000,DQI_INm43:000010000,DQI_INm32:000100000,DQI_RESET:000000001,DQI_IFIFO:000001000,DQI_WAITS:100000000";
  attribute FSM_ENCODED_STATES of \rDQI_cur_state_reg[3]\ : label is "DQI_WTVIN:000000100,DQI_INm1Z:010000000,DQI_READY:000000010,DQI_INm21:001000000,DQI_INm43:000010000,DQI_INm32:000100000,DQI_RESET:000000001,DQI_IFIFO:000001000,DQI_WAITS:100000000";
  attribute FSM_ENCODED_STATES of \rDQI_cur_state_reg[4]\ : label is "DQI_WTVIN:000000100,DQI_INm1Z:010000000,DQI_READY:000000010,DQI_INm21:001000000,DQI_INm43:000010000,DQI_INm32:000100000,DQI_RESET:000000001,DQI_IFIFO:000001000,DQI_WAITS:100000000";
  attribute FSM_ENCODED_STATES of \rDQI_cur_state_reg[5]\ : label is "DQI_WTVIN:000000100,DQI_INm1Z:010000000,DQI_READY:000000010,DQI_INm21:001000000,DQI_INm43:000010000,DQI_INm32:000100000,DQI_RESET:000000001,DQI_IFIFO:000001000,DQI_WAITS:100000000";
  attribute FSM_ENCODED_STATES of \rDQI_cur_state_reg[6]\ : label is "DQI_WTVIN:000000100,DQI_INm1Z:010000000,DQI_READY:000000010,DQI_INm21:001000000,DQI_INm43:000010000,DQI_INm32:000100000,DQI_RESET:000000001,DQI_IFIFO:000001000,DQI_WAITS:100000000";
  attribute FSM_ENCODED_STATES of \rDQI_cur_state_reg[7]\ : label is "DQI_WTVIN:000000100,DQI_INm1Z:010000000,DQI_READY:000000010,DQI_INm21:001000000,DQI_INm43:000010000,DQI_INm32:000100000,DQI_RESET:000000001,DQI_IFIFO:000001000,DQI_WAITS:100000000";
  attribute FSM_ENCODED_STATES of \rDQI_cur_state_reg[8]\ : label is "DQI_WTVIN:000000100,DQI_INm1Z:010000000,DQI_READY:000000010,DQI_INm21:001000000,DQI_INm43:000010000,DQI_INm32:000100000,DQI_RESET:000000001,DQI_IFIFO:000001000,DQI_WAITS:100000000";
  attribute SOFT_HLUTNM of rDQI_nxt_state_i_1 : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of rDQI_nxt_state_i_2 : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of rDQI_nxt_state_i_3 : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of rDQI_nxt_state_i_4 : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \rDQOCounter[10]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \rDQOCounter[11]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \rDQOCounter[12]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \rDQOCounter[13]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \rDQOCounter[14]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \rDQOCounter[2]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \rDQOCounter[3]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \rDQOCounter[4]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \rDQOCounter[5]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \rDQOCounter[6]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \rDQOCounter[7]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \rDQOCounter[8]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \rDQOCounter[9]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \rDQO_cur_state[3]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \rDQO_cur_state[4]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \rDQO_cur_state[4]_i_2\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \rDQO_cur_state[6]_i_2\ : label is "soft_lutpair251";
  attribute FSM_ENCODED_STATES of \rDQO_cur_state_reg[1]\ : label is "DQO_RESET:0000001,DQO_WTVIN:0000100,DQO_P_BUS:0100000,DQO_OLOOP:0010000,DQO_P_PHY:0001000,DQO_WAITS:1000000,DQO_READY:0000010";
  attribute FSM_ENCODED_STATES of \rDQO_cur_state_reg[2]\ : label is "DQO_RESET:0000001,DQO_WTVIN:0000100,DQO_P_BUS:0100000,DQO_OLOOP:0010000,DQO_P_PHY:0001000,DQO_WAITS:1000000,DQO_READY:0000010";
  attribute FSM_ENCODED_STATES of \rDQO_cur_state_reg[3]\ : label is "DQO_RESET:0000001,DQO_WTVIN:0000100,DQO_P_BUS:0100000,DQO_OLOOP:0010000,DQO_P_PHY:0001000,DQO_WAITS:1000000,DQO_READY:0000010";
  attribute FSM_ENCODED_STATES of \rDQO_cur_state_reg[4]\ : label is "DQO_RESET:0000001,DQO_WTVIN:0000100,DQO_P_BUS:0100000,DQO_OLOOP:0010000,DQO_P_PHY:0001000,DQO_WAITS:1000000,DQO_READY:0000010";
  attribute FSM_ENCODED_STATES of \rDQO_cur_state_reg[5]\ : label is "DQO_RESET:0000001,DQO_WTVIN:0000100,DQO_P_BUS:0100000,DQO_OLOOP:0010000,DQO_P_PHY:0001000,DQO_WAITS:1000000,DQO_READY:0000010";
  attribute FSM_ENCODED_STATES of \rDQO_cur_state_reg[6]\ : label is "DQO_RESET:0000001,DQO_WTVIN:0000100,DQO_P_BUS:0100000,DQO_OLOOP:0010000,DQO_P_PHY:0001000,DQO_WAITS:1000000,DQO_READY:0000010";
  attribute SOFT_HLUTNM of rDQSOutEnable_i_3 : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \rNumOfData[0]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \rNumOfData[10]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \rNumOfData[11]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \rNumOfData[12]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \rNumOfData[13]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \rNumOfData[14]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \rNumOfData[15]_i_2\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \rNumOfData[1]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \rNumOfData[2]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \rNumOfData[3]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \rNumOfData[4]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \rNumOfData[5]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \rNumOfData[6]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \rNumOfData[7]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \rNumOfData[8]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \rNumOfData[9]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of rOption_i_1 : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \rPI_BUFF_OutSel[2]_i_1\ : label is "soft_lutpair276";
  attribute DONT_TOUCH of \rPI_BUFF_OutSel_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \rPI_BUFF_OutSel_reg[0]\ : label is "yes";
  attribute DONT_TOUCH of \rPI_BUFF_OutSel_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rPI_BUFF_OutSel_reg[1]\ : label is "yes";
  attribute DONT_TOUCH of \rPI_BUFF_OutSel_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rPI_BUFF_OutSel_reg[2]\ : label is "yes";
  attribute DONT_TOUCH of rPI_BUFF_RE_reg : label is std.standard.true;
  attribute KEEP of rPI_BUFF_RE_reg : label is "yes";
  attribute SOFT_HLUTNM of rPI_BUFF_WE_i_2 : label is "soft_lutpair252";
  attribute DONT_TOUCH of rPI_BUFF_WE_reg : label is std.standard.true;
  attribute KEEP of rPI_BUFF_WE_reg : label is "yes";
  attribute DONT_TOUCH of \rPI_ValidFlag_b_1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rPI_ValidFlag_b_1_reg[0]\ : label is "yes";
  attribute DONT_TOUCH of \rPI_ValidFlag_b_1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rPI_ValidFlag_b_1_reg[1]\ : label is "yes";
  attribute DONT_TOUCH of \rPI_ValidFlag_b_1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rPI_ValidFlag_b_1_reg[2]\ : label is "yes";
  attribute DONT_TOUCH of \rPI_ValidFlag_b_1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \rPI_ValidFlag_b_1_reg[3]\ : label is "yes";
  attribute DONT_TOUCH of \rPI_ValidFlag_b_2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rPI_ValidFlag_b_2_reg[0]\ : label is "yes";
  attribute DONT_TOUCH of \rPI_ValidFlag_b_2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rPI_ValidFlag_b_2_reg[1]\ : label is "yes";
  attribute DONT_TOUCH of \rPI_ValidFlag_b_2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rPI_ValidFlag_b_2_reg[2]\ : label is "yes";
  attribute DONT_TOUCH of \rPI_ValidFlag_b_2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \rPI_ValidFlag_b_2_reg[3]\ : label is "yes";
  attribute DONT_TOUCH of \rPI_ValidFlag_b_3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rPI_ValidFlag_b_3_reg[0]\ : label is "yes";
  attribute DONT_TOUCH of \rPI_ValidFlag_b_3_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rPI_ValidFlag_b_3_reg[1]\ : label is "yes";
  attribute DONT_TOUCH of \rPI_ValidFlag_b_3_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rPI_ValidFlag_b_3_reg[2]\ : label is "yes";
  attribute DONT_TOUCH of \rPI_ValidFlag_b_3_reg[3]\ : label is std.standard.true;
  attribute KEEP of \rPI_ValidFlag_b_3_reg[3]\ : label is "yes";
  attribute DONT_TOUCH of \rPI_ValidFlag_b_4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rPI_ValidFlag_b_4_reg[0]\ : label is "yes";
  attribute DONT_TOUCH of \rPI_ValidFlag_b_4_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rPI_ValidFlag_b_4_reg[1]\ : label is "yes";
  attribute DONT_TOUCH of \rPI_ValidFlag_b_4_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rPI_ValidFlag_b_4_reg[2]\ : label is "yes";
  attribute DONT_TOUCH of \rPI_ValidFlag_b_4_reg[3]\ : label is std.standard.true;
  attribute KEEP of \rPI_ValidFlag_b_4_reg[3]\ : label is "yes";
  attribute DONT_TOUCH of \rPI_ValidFlag_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rPI_ValidFlag_reg[0]\ : label is "yes";
  attribute DONT_TOUCH of \rPI_ValidFlag_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rPI_ValidFlag_reg[1]\ : label is "yes";
  attribute DONT_TOUCH of \rPI_ValidFlag_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rPI_ValidFlag_reg[2]\ : label is "yes";
  attribute DONT_TOUCH of \rPI_ValidFlag_reg[3]\ : label is std.standard.true;
  attribute KEEP of \rPI_ValidFlag_reg[3]\ : label is "yes";
  attribute SOFT_HLUTNM of \rPO_ChipEnable[10]_i_1__0\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \rPO_ChipEnable[11]_i_1__0\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \rPO_ChipEnable[12]_i_1__0\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \rPO_ChipEnable[13]_i_1__0\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \rPO_ChipEnable[14]_i_1__0\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \rPO_ChipEnable[15]_i_1__0\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \rPO_ChipEnable[9]_i_1__0\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \rPO_ReadEnable[0]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \rPO_ReadEnable[2]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \rPO_ReadEnable[3]_i_1__0\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \rRECCounter[10]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \rRECCounter[11]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \rRECCounter[12]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \rRECCounter[13]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \rRECCounter[14]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \rRECCounter[15]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \rRECCounter[16]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \rRECCounter[17]_i_2\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \rRECCounter[1]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \rRECCounter[2]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \rRECCounter[3]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \rRECCounter[4]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \rRECCounter[5]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \rRECCounter[6]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \rRECCounter[7]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \rRECCounter[8]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \rRECCounter[9]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of rRECDone_i_5 : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of rRECDone_i_8 : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \rRECSubCounter[0]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \rRECSubCounter[1]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \rRECSubCounter[2]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \rRECSubCounter[3]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \rRECSubCounter[4]_i_4\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \rREC_cur_state[3]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \rREC_cur_state[3]_i_2\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \rREC_cur_state[4]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \rREC_cur_state[5]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \rREC_cur_state[5]_i_2\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \rREC_cur_state[6]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \rREC_cur_state[7]_i_2\ : label is "soft_lutpair254";
  attribute FSM_ENCODED_STATES of \rREC_cur_state_reg[1]\ : label is "REC_RESET:00000001,REC_RESTU:00000100,REC_RPRAM:00001000,REC_RE808:00010000,REC_RELST:00100000,REC_RPSAM:01000000,REC_WAITS:10000000,REC_READY:00000010";
  attribute FSM_ENCODED_STATES of \rREC_cur_state_reg[2]\ : label is "REC_RESET:00000001,REC_RESTU:00000100,REC_RPRAM:00001000,REC_RE808:00010000,REC_RELST:00100000,REC_RPSAM:01000000,REC_WAITS:10000000,REC_READY:00000010";
  attribute FSM_ENCODED_STATES of \rREC_cur_state_reg[3]\ : label is "REC_RESET:00000001,REC_RESTU:00000100,REC_RPRAM:00001000,REC_RE808:00010000,REC_RELST:00100000,REC_RPSAM:01000000,REC_WAITS:10000000,REC_READY:00000010";
  attribute FSM_ENCODED_STATES of \rREC_cur_state_reg[4]\ : label is "REC_RESET:00000001,REC_RESTU:00000100,REC_RPRAM:00001000,REC_RE808:00010000,REC_RELST:00100000,REC_RPSAM:01000000,REC_WAITS:10000000,REC_READY:00000010";
  attribute FSM_ENCODED_STATES of \rREC_cur_state_reg[5]\ : label is "REC_RESET:00000001,REC_RESTU:00000100,REC_RPRAM:00001000,REC_RE808:00010000,REC_RELST:00100000,REC_RPSAM:01000000,REC_WAITS:10000000,REC_READY:00000010";
  attribute FSM_ENCODED_STATES of \rREC_cur_state_reg[6]\ : label is "REC_RESET:00000001,REC_RESTU:00000100,REC_RPRAM:00001000,REC_RE808:00010000,REC_RELST:00100000,REC_RPSAM:01000000,REC_WAITS:10000000,REC_READY:00000010";
  attribute FSM_ENCODED_STATES of \rREC_cur_state_reg[7]\ : label is "REC_RESET:00000001,REC_RESTU:00000100,REC_RPRAM:00001000,REC_RE808:00010000,REC_RELST:00100000,REC_RPSAM:01000000,REC_WAITS:10000000,REC_READY:00000010";
  attribute SOFT_HLUTNM of rREC_nxt_state_i_1 : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of rREC_nxt_state_i_2 : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of rREC_nxt_state_i_3 : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of rREC_nxt_state_i_4 : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of rReadValid_i_1 : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of rUpperPI_DQ_i_3 : label is "soft_lutpair276";
  attribute DONT_TOUCH of rUpperPI_DQ_reg : label is std.standard.true;
  attribute KEEP of rUpperPI_DQ_reg : label is "yes";
  attribute SOFT_HLUTNM of \r_rST_cur_state[10]_i_6\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \r_rST_cur_state[11]_i_2\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of wRELoopDone_carry_i_10 : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of wRELoopDone_carry_i_11 : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of wRELoopDone_carry_i_12 : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of wRELoopDone_carry_i_13 : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of wRELoopDone_carry_i_14 : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of wRELoopDone_carry_i_15 : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of wRELoopDone_carry_i_16 : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of wRELoopDone_carry_i_17 : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of wRELoopDone_carry_i_18 : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of wRELoopDone_carry_i_20 : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of wRELoopDone_carry_i_21 : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of wRELoopDone_carry_i_7 : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of wRELoopDone_carry_i_8 : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of wRELoopDone_carry_i_9 : label is "soft_lutpair297";
begin
  rDQIDone_reg_0 <= \^rdqidone_reg_0\;
  rDQIDone_reg_1 <= \^rdqidone_reg_1\;
  \rDQI_cur_state_reg[1]_0\(0) <= \^rdqi_cur_state_reg[1]_0\(0);
  rDQODone_reg_0 <= \^rdqodone_reg_0\;
  rRECDone_reg_0 <= \^rrecdone_reg_0\;
  \rREC_cur_state_reg[1]_0\(0) <= \^rrec_cur_state_reg[1]_0\(0);
  rReady_reg_0 <= \^rready_reg_0\;
  rReady_reg_2 <= \^rready_reg_2\;
  \wDQOLoopDone__0__0\ <= \^wdqoloopdone__0__0\;
\CEOSERDESBits[0].Inst_CEOSERDES_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF01FF01FFFFFF01"
    )
        port map (
      I0 => \CEOSERDESBits[7].Inst_CEOSERDES\,
      I1 => rIN_FIFO_WE_Latch_reg(0),
      I2 => rIN_FIFO_WE_Latch_reg(1),
      I3 => \CEOSERDESBits[0].Inst_CEOSERDES_i_3_n_0\,
      I4 => \CEOSERDESBits[7].Inst_CEOSERDES_0\,
      I5 => \CEOSERDESBits[7].Inst_CEOSERDES_1\(0),
      O => D(0)
    );
\CEOSERDESBits[0].Inst_CEOSERDES_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF22220F0F2222"
    )
        port map (
      I0 => rIN_FIFO_WE_Latch_reg(1),
      I1 => wDI_PO_ChipEnable(8),
      I2 => \CEOSERDESBits[7].Inst_CEOSERDES_i_1_0\(0),
      I3 => \CEOSERDESBits[7].Inst_CEOSERDES_i_1_1\(0),
      I4 => \CEOSERDESBits[0].Inst_CEOSERDES_i_1_0\,
      I5 => rIN_FIFO_WE_Latch_reg(2),
      O => \CEOSERDESBits[0].Inst_CEOSERDES_i_3_n_0\
    );
\CEOSERDESBits[1].Inst_CEOSERDES_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF01FF01FFFFFF01"
    )
        port map (
      I0 => \CEOSERDESBits[7].Inst_CEOSERDES\,
      I1 => rIN_FIFO_WE_Latch_reg(0),
      I2 => rIN_FIFO_WE_Latch_reg(1),
      I3 => \CEOSERDESBits[1].Inst_CEOSERDES_i_2_n_0\,
      I4 => \CEOSERDESBits[7].Inst_CEOSERDES_0\,
      I5 => \CEOSERDESBits[7].Inst_CEOSERDES_1\(1),
      O => \rPCommand_reg[0]\(0)
    );
\CEOSERDESBits[1].Inst_CEOSERDES_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF22220F0F2222"
    )
        port map (
      I0 => rIN_FIFO_WE_Latch_reg(1),
      I1 => wDI_PO_ChipEnable(9),
      I2 => \CEOSERDESBits[7].Inst_CEOSERDES_i_1_0\(1),
      I3 => \CEOSERDESBits[7].Inst_CEOSERDES_i_1_1\(1),
      I4 => \CEOSERDESBits[0].Inst_CEOSERDES_i_1_0\,
      I5 => rIN_FIFO_WE_Latch_reg(2),
      O => \CEOSERDESBits[1].Inst_CEOSERDES_i_2_n_0\
    );
\CEOSERDESBits[2].Inst_CEOSERDES_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF01FF01FFFFFF01"
    )
        port map (
      I0 => \CEOSERDESBits[7].Inst_CEOSERDES\,
      I1 => rIN_FIFO_WE_Latch_reg(0),
      I2 => rIN_FIFO_WE_Latch_reg(1),
      I3 => \CEOSERDESBits[2].Inst_CEOSERDES_i_2_n_0\,
      I4 => \CEOSERDESBits[7].Inst_CEOSERDES_0\,
      I5 => \CEOSERDESBits[7].Inst_CEOSERDES_1\(2),
      O => \rPCommand_reg[0]_0\(0)
    );
\CEOSERDESBits[2].Inst_CEOSERDES_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF22220F0F2222"
    )
        port map (
      I0 => rIN_FIFO_WE_Latch_reg(1),
      I1 => wDI_PO_ChipEnable(10),
      I2 => \CEOSERDESBits[7].Inst_CEOSERDES_i_1_0\(2),
      I3 => \CEOSERDESBits[7].Inst_CEOSERDES_i_1_1\(2),
      I4 => \CEOSERDESBits[0].Inst_CEOSERDES_i_1_0\,
      I5 => rIN_FIFO_WE_Latch_reg(2),
      O => \CEOSERDESBits[2].Inst_CEOSERDES_i_2_n_0\
    );
\CEOSERDESBits[3].Inst_CEOSERDES_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF01FF01FFFFFF01"
    )
        port map (
      I0 => \CEOSERDESBits[7].Inst_CEOSERDES\,
      I1 => rIN_FIFO_WE_Latch_reg(0),
      I2 => rIN_FIFO_WE_Latch_reg(1),
      I3 => \CEOSERDESBits[3].Inst_CEOSERDES_i_2_n_0\,
      I4 => \CEOSERDESBits[7].Inst_CEOSERDES_0\,
      I5 => \CEOSERDESBits[7].Inst_CEOSERDES_1\(3),
      O => \rPCommand_reg[0]_1\(0)
    );
\CEOSERDESBits[3].Inst_CEOSERDES_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF22220F0F2222"
    )
        port map (
      I0 => rIN_FIFO_WE_Latch_reg(1),
      I1 => wDI_PO_ChipEnable(11),
      I2 => \CEOSERDESBits[7].Inst_CEOSERDES_i_1_0\(3),
      I3 => \CEOSERDESBits[7].Inst_CEOSERDES_i_1_1\(3),
      I4 => \CEOSERDESBits[0].Inst_CEOSERDES_i_1_0\,
      I5 => rIN_FIFO_WE_Latch_reg(2),
      O => \CEOSERDESBits[3].Inst_CEOSERDES_i_2_n_0\
    );
\CEOSERDESBits[4].Inst_CEOSERDES_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF01FF01FFFFFF01"
    )
        port map (
      I0 => \CEOSERDESBits[7].Inst_CEOSERDES\,
      I1 => rIN_FIFO_WE_Latch_reg(0),
      I2 => rIN_FIFO_WE_Latch_reg(1),
      I3 => \CEOSERDESBits[4].Inst_CEOSERDES_i_2_n_0\,
      I4 => \CEOSERDESBits[7].Inst_CEOSERDES_0\,
      I5 => \CEOSERDESBits[7].Inst_CEOSERDES_1\(4),
      O => \rPCommand_reg[0]_2\(0)
    );
\CEOSERDESBits[4].Inst_CEOSERDES_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF22220F0F2222"
    )
        port map (
      I0 => rIN_FIFO_WE_Latch_reg(1),
      I1 => wDI_PO_ChipEnable(12),
      I2 => \CEOSERDESBits[7].Inst_CEOSERDES_i_1_0\(4),
      I3 => \CEOSERDESBits[7].Inst_CEOSERDES_i_1_1\(4),
      I4 => \CEOSERDESBits[0].Inst_CEOSERDES_i_1_0\,
      I5 => rIN_FIFO_WE_Latch_reg(2),
      O => \CEOSERDESBits[4].Inst_CEOSERDES_i_2_n_0\
    );
\CEOSERDESBits[5].Inst_CEOSERDES_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF01FF01FFFFFF01"
    )
        port map (
      I0 => \CEOSERDESBits[7].Inst_CEOSERDES\,
      I1 => rIN_FIFO_WE_Latch_reg(0),
      I2 => rIN_FIFO_WE_Latch_reg(1),
      I3 => \CEOSERDESBits[5].Inst_CEOSERDES_i_2_n_0\,
      I4 => \CEOSERDESBits[7].Inst_CEOSERDES_0\,
      I5 => \CEOSERDESBits[7].Inst_CEOSERDES_1\(5),
      O => \rPCommand_reg[0]_3\(0)
    );
\CEOSERDESBits[5].Inst_CEOSERDES_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF22220F0F2222"
    )
        port map (
      I0 => rIN_FIFO_WE_Latch_reg(1),
      I1 => wDI_PO_ChipEnable(13),
      I2 => \CEOSERDESBits[7].Inst_CEOSERDES_i_1_0\(5),
      I3 => \CEOSERDESBits[7].Inst_CEOSERDES_i_1_1\(5),
      I4 => \CEOSERDESBits[0].Inst_CEOSERDES_i_1_0\,
      I5 => rIN_FIFO_WE_Latch_reg(2),
      O => \CEOSERDESBits[5].Inst_CEOSERDES_i_2_n_0\
    );
\CEOSERDESBits[6].Inst_CEOSERDES_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF01FF01FFFFFF01"
    )
        port map (
      I0 => \CEOSERDESBits[7].Inst_CEOSERDES\,
      I1 => rIN_FIFO_WE_Latch_reg(0),
      I2 => rIN_FIFO_WE_Latch_reg(1),
      I3 => \CEOSERDESBits[6].Inst_CEOSERDES_i_2_n_0\,
      I4 => \CEOSERDESBits[7].Inst_CEOSERDES_0\,
      I5 => \CEOSERDESBits[7].Inst_CEOSERDES_1\(6),
      O => \rPCommand_reg[0]_4\(0)
    );
\CEOSERDESBits[6].Inst_CEOSERDES_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF22220F0F2222"
    )
        port map (
      I0 => rIN_FIFO_WE_Latch_reg(1),
      I1 => wDI_PO_ChipEnable(14),
      I2 => \CEOSERDESBits[7].Inst_CEOSERDES_i_1_0\(6),
      I3 => \CEOSERDESBits[7].Inst_CEOSERDES_i_1_1\(6),
      I4 => \CEOSERDESBits[0].Inst_CEOSERDES_i_1_0\,
      I5 => rIN_FIFO_WE_Latch_reg(2),
      O => \CEOSERDESBits[6].Inst_CEOSERDES_i_2_n_0\
    );
\CEOSERDESBits[7].Inst_CEOSERDES_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF01FF01FFFFFF01"
    )
        port map (
      I0 => \CEOSERDESBits[7].Inst_CEOSERDES\,
      I1 => rIN_FIFO_WE_Latch_reg(0),
      I2 => rIN_FIFO_WE_Latch_reg(1),
      I3 => \CEOSERDESBits[7].Inst_CEOSERDES_i_2_n_0\,
      I4 => \CEOSERDESBits[7].Inst_CEOSERDES_0\,
      I5 => \CEOSERDESBits[7].Inst_CEOSERDES_1\(7),
      O => \rPCommand_reg[0]_5\(0)
    );
\CEOSERDESBits[7].Inst_CEOSERDES_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF22220F0F2222"
    )
        port map (
      I0 => rIN_FIFO_WE_Latch_reg(1),
      I1 => wDI_PO_ChipEnable(15),
      I2 => \CEOSERDESBits[7].Inst_CEOSERDES_i_1_0\(7),
      I3 => \CEOSERDESBits[7].Inst_CEOSERDES_i_1_1\(7),
      I4 => \CEOSERDESBits[0].Inst_CEOSERDES_i_1_0\,
      I5 => rIN_FIFO_WE_Latch_reg(2),
      O => \CEOSERDESBits[7].Inst_CEOSERDES_i_2_n_0\
    );
\FSM_onehot_rCurState[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F007F007F00"
    )
        port map (
      I0 => \^rdqidone_reg_0\,
      I1 => \^rdqodone_reg_0\,
      I2 => \^rrecdone_reg_0\,
      I3 => \FSM_onehot_rCurState_reg[13]_0\(1),
      I4 => \FSM_onehot_rCurState_reg[12]\,
      I5 => \FSM_onehot_rCurState_reg[13]_0\(0),
      O => \FSM_onehot_rCurState_reg[13]\(0)
    );
\FSM_onehot_rCurState[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F222222222222222"
    )
        port map (
      I0 => \FSM_onehot_rCurState_reg[13]_0\(2),
      I1 => \FSM_onehot_rCurState_reg[12]\,
      I2 => \^rdqidone_reg_0\,
      I3 => \^rdqodone_reg_0\,
      I4 => \^rrecdone_reg_0\,
      I5 => \FSM_onehot_rCurState_reg[13]_0\(1),
      O => \FSM_onehot_rCurState_reg[13]\(1)
    );
\FSM_onehot_rCurState[1]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => Q(0),
      I1 => \^rready_reg_2\,
      I2 => \FSM_onehot_rCurState_reg[9]_0\,
      I3 => \FSM_onehot_rCurState_reg[9]_1\,
      I4 => \FSM_onehot_rCurState_reg[9]_2\,
      I5 => \FSM_onehot_rCurState_reg[9]_3\,
      O => \FSM_onehot_rCurState_reg[7]\
    );
\FSM_onehot_rCurState[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFFFFFF88888888"
    )
        port map (
      I0 => \FSM_onehot_rCurState_reg[12]\,
      I1 => \FSM_onehot_rCurState_reg[8]\(0),
      I2 => \^rdqidone_reg_0\,
      I3 => \^rdqodone_reg_0\,
      I4 => \^rrecdone_reg_0\,
      I5 => \FSM_onehot_rCurState_reg[8]\(1),
      O => rDQIDone_reg_3(0)
    );
\FSM_onehot_rCurState[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111111111FFFFFFF"
    )
        port map (
      I0 => \FSM_onehot_rCurState_reg[12]\,
      I1 => \rCAData[7]_i_10__0\,
      I2 => \^rdqidone_reg_0\,
      I3 => \^rdqodone_reg_0\,
      I4 => \^rrecdone_reg_0\,
      I5 => \^rready_reg_0\,
      O => \^rready_reg_2\
    );
\FSM_onehot_rCurState[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80008000FFFF8000"
    )
        port map (
      I0 => \^rdqidone_reg_0\,
      I1 => \^rdqodone_reg_0\,
      I2 => \^rrecdone_reg_0\,
      I3 => \FSM_onehot_rCurState_reg[8]\(1),
      I4 => \FSM_onehot_rCurState_reg[8]\(2),
      I5 => \FSM_onehot_rCurState_reg[12]\,
      O => rDQIDone_reg_3(1)
    );
\FSM_onehot_rCurState[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => \FSM_onehot_rCurState_reg[9]_4\,
      I1 => \FSM_onehot_rCurState_reg[9]_2\,
      I2 => \FSM_onehot_rCurState_reg[9]_3\,
      I3 => \FSM_onehot_rCurState_reg[9]_1\,
      I4 => \FSM_onehot_rCurState_reg[9]_0\,
      O => rReady_reg_4
    );
Inst_DQINFIFO_ALT_16x512_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => rIN_FIFO_WE_Latch_reg(1),
      I1 => rPI_BUFF_RE,
      I2 => empty,
      I3 => rIN_FIFO_WE_Latch_reg(3),
      O => rd_en
    );
Inst_REOSERDES_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => wDI_PO_ReadEnable(2),
      I1 => wTM_PO_ReadEnable(0),
      I2 => rIN_FIFO_WE_Latch_reg(0),
      I3 => rIN_FIFO_WE_Latch_reg(1),
      O => \rPO_ReadEnable_reg[2]_0\(1)
    );
Inst_REOSERDES_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => wDI_PO_ReadEnable(0),
      I1 => wTM_PO_ReadEnable(0),
      I2 => rIN_FIFO_WE_Latch_reg(0),
      I3 => rIN_FIFO_WE_Latch_reg(1),
      O => \rPO_ReadEnable_reg[2]_0\(0)
    );
PM_DI_DQ_Buffer: entity work.\sys_top_v2nfc_0_2_xpm_memory_sdpram__parameterized0\
     port map (
      addra(13) => \rDQBufferWaddrssA_reg_n_0_[13]\,
      addra(12) => \rDQBufferWaddrssA_reg_n_0_[12]\,
      addra(11) => \rDQBufferWaddrssA_reg_n_0_[11]\,
      addra(10) => \rDQBufferWaddrssA_reg_n_0_[10]\,
      addra(9) => \rDQBufferWaddrssA_reg_n_0_[9]\,
      addra(8) => \rDQBufferWaddrssA_reg_n_0_[8]\,
      addra(7) => \rDQBufferWaddrssA_reg_n_0_[7]\,
      addra(6) => \rDQBufferWaddrssA_reg_n_0_[6]\,
      addra(5) => \rDQBufferWaddrssA_reg_n_0_[5]\,
      addra(4) => \rDQBufferWaddrssA_reg_n_0_[4]\,
      addra(3) => \rDQBufferWaddrssA_reg_n_0_[3]\,
      addra(2) => \rDQBufferWaddrssA_reg_n_0_[2]\,
      addra(1) => \rDQBufferWaddrssA_reg_n_0_[1]\,
      addra(0) => \rDQBufferWaddrssA_reg_n_0_[0]\,
      addrb(12) => PM_DI_DQ_Buffer_i_17_n_0,
      addrb(11) => PM_DI_DQ_Buffer_i_18_n_0,
      addrb(10) => PM_DI_DQ_Buffer_i_19_n_0,
      addrb(9) => PM_DI_DQ_Buffer_i_20_n_0,
      addrb(8) => PM_DI_DQ_Buffer_i_21_n_0,
      addrb(7) => PM_DI_DQ_Buffer_i_22_n_0,
      addrb(6) => PM_DI_DQ_Buffer_i_23_n_0,
      addrb(5) => PM_DI_DQ_Buffer_i_24_n_0,
      addrb(4) => PM_DI_DQ_Buffer_i_25_n_0,
      addrb(3) => PM_DI_DQ_Buffer_i_26_n_0,
      addrb(2) => PM_DI_DQ_Buffer_i_27_n_0,
      addrb(1) => PM_DI_DQ_Buffer_i_28_n_0,
      addrb(0) => PM_DI_DQ_Buffer_i_29_n_0,
      clka => iSystemClock,
      clkb => iSystemClock,
      dbiterrb => NLW_PM_DI_DQ_Buffer_dbiterrb_UNCONNECTED,
      dina(15 downto 0) => wDQBufferW_DATA_A(15 downto 0),
      doutb(31 downto 0) => doutb(31 downto 0),
      ena => rDQBufferWenableA_reg_n_0,
      enb => wDQBufferValid,
      injectdbiterra => '0',
      injectsbiterra => '0',
      regceb => '1',
      rstb => '0',
      sbiterrb => NLW_PM_DI_DQ_Buffer_sbiterrb_UNCONNECTED,
      sleep => '0',
      wea(0) => rDQBufferWenableA_reg_n_0
    );
PM_DI_DQ_Buffer_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => PM_DI_DQ_Buffer_i_30_n_0,
      I1 => PM_DI_DQ_Buffer_i_31_n_0,
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_bram_7\(15),
      I3 => PM_DI_DQ_Buffer_i_32_n_0,
      I4 => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_0\(15),
      O => wDQBufferW_DATA_A(15)
    );
PM_DI_DQ_Buffer_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => PM_DI_DQ_Buffer_i_41_n_0,
      I1 => PM_DI_DQ_Buffer_i_31_n_0,
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_bram_7\(6),
      I3 => PM_DI_DQ_Buffer_i_32_n_0,
      I4 => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_0\(6),
      O => wDQBufferW_DATA_A(6)
    );
PM_DI_DQ_Buffer_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => PM_DI_DQ_Buffer_i_42_n_0,
      I1 => PM_DI_DQ_Buffer_i_31_n_0,
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_bram_7\(5),
      I3 => PM_DI_DQ_Buffer_i_32_n_0,
      I4 => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_0\(5),
      O => wDQBufferW_DATA_A(5)
    );
PM_DI_DQ_Buffer_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => PM_DI_DQ_Buffer_i_43_n_0,
      I1 => PM_DI_DQ_Buffer_i_31_n_0,
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_bram_7\(4),
      I3 => PM_DI_DQ_Buffer_i_32_n_0,
      I4 => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_0\(4),
      O => wDQBufferW_DATA_A(4)
    );
PM_DI_DQ_Buffer_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => PM_DI_DQ_Buffer_i_44_n_0,
      I1 => PM_DI_DQ_Buffer_i_31_n_0,
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_bram_7\(3),
      I3 => PM_DI_DQ_Buffer_i_32_n_0,
      I4 => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_0\(3),
      O => wDQBufferW_DATA_A(3)
    );
PM_DI_DQ_Buffer_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => PM_DI_DQ_Buffer_i_45_n_0,
      I1 => PM_DI_DQ_Buffer_i_31_n_0,
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_bram_7\(2),
      I3 => PM_DI_DQ_Buffer_i_32_n_0,
      I4 => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_0\(2),
      O => wDQBufferW_DATA_A(2)
    );
PM_DI_DQ_Buffer_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => PM_DI_DQ_Buffer_i_46_n_0,
      I1 => PM_DI_DQ_Buffer_i_31_n_0,
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_bram_7\(1),
      I3 => PM_DI_DQ_Buffer_i_32_n_0,
      I4 => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_0\(1),
      O => wDQBufferW_DATA_A(1)
    );
PM_DI_DQ_Buffer_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => PM_DI_DQ_Buffer_i_47_n_0,
      I1 => PM_DI_DQ_Buffer_i_31_n_0,
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_bram_7\(0),
      I3 => PM_DI_DQ_Buffer_i_32_n_0,
      I4 => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_0\(0),
      O => wDQBufferW_DATA_A(0)
    );
PM_DI_DQ_Buffer_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rDQBufferRaddressB_new_reg_n_0_[12]\,
      I1 => \wDQBufferRaddressB_01__0\,
      I2 => \rDQBufferRaddressB_old_reg_n_0_[12]\,
      O => PM_DI_DQ_Buffer_i_17_n_0
    );
PM_DI_DQ_Buffer_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rDQBufferRaddressB_new_reg_n_0_[11]\,
      I1 => \wDQBufferRaddressB_01__0\,
      I2 => \rDQBufferRaddressB_old_reg_n_0_[11]\,
      O => PM_DI_DQ_Buffer_i_18_n_0
    );
PM_DI_DQ_Buffer_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rDQBufferRaddressB_new_reg_n_0_[10]\,
      I1 => \wDQBufferRaddressB_01__0\,
      I2 => \rDQBufferRaddressB_old_reg_n_0_[10]\,
      O => PM_DI_DQ_Buffer_i_19_n_0
    );
PM_DI_DQ_Buffer_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => PM_DI_DQ_Buffer_i_33_n_0,
      I1 => PM_DI_DQ_Buffer_i_31_n_0,
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_bram_7\(14),
      I3 => PM_DI_DQ_Buffer_i_32_n_0,
      I4 => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_0\(14),
      O => wDQBufferW_DATA_A(14)
    );
PM_DI_DQ_Buffer_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rDQBufferRaddressB_new_reg_n_0_[9]\,
      I1 => \wDQBufferRaddressB_01__0\,
      I2 => \rDQBufferRaddressB_old_reg_n_0_[9]\,
      O => PM_DI_DQ_Buffer_i_20_n_0
    );
PM_DI_DQ_Buffer_i_21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rDQBufferRaddressB_new_reg_n_0_[8]\,
      I1 => \wDQBufferRaddressB_01__0\,
      I2 => \rDQBufferRaddressB_old_reg_n_0_[8]\,
      O => PM_DI_DQ_Buffer_i_21_n_0
    );
PM_DI_DQ_Buffer_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rDQBufferRaddressB_new_reg_n_0_[7]\,
      I1 => \wDQBufferRaddressB_01__0\,
      I2 => \rDQBufferRaddressB_old_reg_n_0_[7]\,
      O => PM_DI_DQ_Buffer_i_22_n_0
    );
PM_DI_DQ_Buffer_i_23: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rDQBufferRaddressB_new_reg_n_0_[6]\,
      I1 => \wDQBufferRaddressB_01__0\,
      I2 => \rDQBufferRaddressB_old_reg_n_0_[6]\,
      O => PM_DI_DQ_Buffer_i_23_n_0
    );
PM_DI_DQ_Buffer_i_24: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rDQBufferRaddressB_new_reg_n_0_[5]\,
      I1 => \wDQBufferRaddressB_01__0\,
      I2 => \rDQBufferRaddressB_old_reg_n_0_[5]\,
      O => PM_DI_DQ_Buffer_i_24_n_0
    );
PM_DI_DQ_Buffer_i_25: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rDQBufferRaddressB_new_reg_n_0_[4]\,
      I1 => \wDQBufferRaddressB_01__0\,
      I2 => \rDQBufferRaddressB_old_reg_n_0_[4]\,
      O => PM_DI_DQ_Buffer_i_25_n_0
    );
PM_DI_DQ_Buffer_i_26: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rDQBufferRaddressB_new_reg_n_0_[3]\,
      I1 => \wDQBufferRaddressB_01__0\,
      I2 => \rDQBufferRaddressB_old_reg_n_0_[3]\,
      O => PM_DI_DQ_Buffer_i_26_n_0
    );
PM_DI_DQ_Buffer_i_27: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rDQBufferRaddressB_new_reg_n_0_[2]\,
      I1 => \wDQBufferRaddressB_01__0\,
      I2 => \rDQBufferRaddressB_old_reg_n_0_[2]\,
      O => PM_DI_DQ_Buffer_i_27_n_0
    );
PM_DI_DQ_Buffer_i_28: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rDQBufferRaddressB_new_reg_n_0_[1]\,
      I1 => \wDQBufferRaddressB_01__0\,
      I2 => \rDQBufferRaddressB_old_reg_n_0_[1]\,
      O => PM_DI_DQ_Buffer_i_28_n_0
    );
PM_DI_DQ_Buffer_i_29: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rDQBufferRaddressB_new_reg_n_0_[0]\,
      I1 => \wDQBufferRaddressB_01__0\,
      I2 => \rDQBufferRaddressB_old_reg_n_0_[0]\,
      O => PM_DI_DQ_Buffer_i_29_n_0
    );
PM_DI_DQ_Buffer_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => PM_DI_DQ_Buffer_i_34_n_0,
      I1 => PM_DI_DQ_Buffer_i_31_n_0,
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_bram_7\(13),
      I3 => PM_DI_DQ_Buffer_i_32_n_0,
      I4 => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_0\(13),
      O => wDQBufferW_DATA_A(13)
    );
PM_DI_DQ_Buffer_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => PM_DI_DQ_Buffer_i_49_n_0,
      I1 => dout(3),
      I2 => PM_DI_DQ_Buffer_i_50_n_0,
      I3 => \out\(15),
      I4 => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_1\(15),
      I5 => PM_DI_DQ_Buffer_i_51_n_0,
      O => PM_DI_DQ_Buffer_i_30_n_0
    );
PM_DI_DQ_Buffer_i_31: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18000000"
    )
        port map (
      I0 => rUpperPI_DQ,
      I1 => rPI_BUFF_OutSel(0),
      I2 => rPI_BUFF_OutSel(1),
      I3 => rPI_BUFF_OutSel(2),
      I4 => rIN_FIFO_WE_Latch_reg(1),
      O => PM_DI_DQ_Buffer_i_31_n_0
    );
PM_DI_DQ_Buffer_i_32: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04004000"
    )
        port map (
      I0 => rPI_BUFF_OutSel(1),
      I1 => rPI_BUFF_OutSel(2),
      I2 => rUpperPI_DQ,
      I3 => rIN_FIFO_WE_Latch_reg(1),
      I4 => rPI_BUFF_OutSel(0),
      O => PM_DI_DQ_Buffer_i_32_n_0
    );
PM_DI_DQ_Buffer_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => PM_DI_DQ_Buffer_i_49_n_0,
      I1 => dout(2),
      I2 => PM_DI_DQ_Buffer_i_50_n_0,
      I3 => \out\(14),
      I4 => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_1\(14),
      I5 => PM_DI_DQ_Buffer_i_51_n_0,
      O => PM_DI_DQ_Buffer_i_33_n_0
    );
PM_DI_DQ_Buffer_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => PM_DI_DQ_Buffer_i_49_n_0,
      I1 => dout(1),
      I2 => PM_DI_DQ_Buffer_i_50_n_0,
      I3 => \out\(13),
      I4 => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_1\(13),
      I5 => PM_DI_DQ_Buffer_i_51_n_0,
      O => PM_DI_DQ_Buffer_i_34_n_0
    );
PM_DI_DQ_Buffer_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => PM_DI_DQ_Buffer_i_49_n_0,
      I1 => dout(0),
      I2 => PM_DI_DQ_Buffer_i_50_n_0,
      I3 => \out\(12),
      I4 => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_1\(12),
      I5 => PM_DI_DQ_Buffer_i_51_n_0,
      O => PM_DI_DQ_Buffer_i_35_n_0
    );
PM_DI_DQ_Buffer_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => PM_DI_DQ_Buffer_i_49_n_0,
      I1 => dout(7),
      I2 => PM_DI_DQ_Buffer_i_50_n_0,
      I3 => \out\(11),
      I4 => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_1\(11),
      I5 => PM_DI_DQ_Buffer_i_51_n_0,
      O => PM_DI_DQ_Buffer_i_36_n_0
    );
PM_DI_DQ_Buffer_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => PM_DI_DQ_Buffer_i_49_n_0,
      I1 => dout(6),
      I2 => PM_DI_DQ_Buffer_i_50_n_0,
      I3 => \out\(10),
      I4 => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_1\(10),
      I5 => PM_DI_DQ_Buffer_i_51_n_0,
      O => PM_DI_DQ_Buffer_i_37_n_0
    );
PM_DI_DQ_Buffer_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => PM_DI_DQ_Buffer_i_49_n_0,
      I1 => dout(5),
      I2 => PM_DI_DQ_Buffer_i_50_n_0,
      I3 => \out\(9),
      I4 => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_1\(9),
      I5 => PM_DI_DQ_Buffer_i_51_n_0,
      O => PM_DI_DQ_Buffer_i_38_n_0
    );
PM_DI_DQ_Buffer_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => PM_DI_DQ_Buffer_i_49_n_0,
      I1 => dout(4),
      I2 => PM_DI_DQ_Buffer_i_50_n_0,
      I3 => \out\(8),
      I4 => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_1\(8),
      I5 => PM_DI_DQ_Buffer_i_51_n_0,
      O => PM_DI_DQ_Buffer_i_39_n_0
    );
PM_DI_DQ_Buffer_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => PM_DI_DQ_Buffer_i_35_n_0,
      I1 => PM_DI_DQ_Buffer_i_31_n_0,
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_bram_7\(12),
      I3 => PM_DI_DQ_Buffer_i_32_n_0,
      I4 => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_0\(12),
      O => wDQBufferW_DATA_A(12)
    );
PM_DI_DQ_Buffer_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => PM_DI_DQ_Buffer_i_49_n_0,
      I1 => dout(11),
      I2 => PM_DI_DQ_Buffer_i_50_n_0,
      I3 => \out\(7),
      I4 => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_1\(7),
      I5 => PM_DI_DQ_Buffer_i_51_n_0,
      O => PM_DI_DQ_Buffer_i_40_n_0
    );
PM_DI_DQ_Buffer_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => PM_DI_DQ_Buffer_i_49_n_0,
      I1 => dout(10),
      I2 => PM_DI_DQ_Buffer_i_50_n_0,
      I3 => \out\(6),
      I4 => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_1\(6),
      I5 => PM_DI_DQ_Buffer_i_51_n_0,
      O => PM_DI_DQ_Buffer_i_41_n_0
    );
PM_DI_DQ_Buffer_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => PM_DI_DQ_Buffer_i_49_n_0,
      I1 => dout(9),
      I2 => PM_DI_DQ_Buffer_i_50_n_0,
      I3 => \out\(5),
      I4 => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_1\(5),
      I5 => PM_DI_DQ_Buffer_i_51_n_0,
      O => PM_DI_DQ_Buffer_i_42_n_0
    );
PM_DI_DQ_Buffer_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => PM_DI_DQ_Buffer_i_49_n_0,
      I1 => dout(8),
      I2 => PM_DI_DQ_Buffer_i_50_n_0,
      I3 => \out\(4),
      I4 => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_1\(4),
      I5 => PM_DI_DQ_Buffer_i_51_n_0,
      O => PM_DI_DQ_Buffer_i_43_n_0
    );
PM_DI_DQ_Buffer_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => PM_DI_DQ_Buffer_i_49_n_0,
      I1 => dout(15),
      I2 => PM_DI_DQ_Buffer_i_50_n_0,
      I3 => \out\(3),
      I4 => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_1\(3),
      I5 => PM_DI_DQ_Buffer_i_51_n_0,
      O => PM_DI_DQ_Buffer_i_44_n_0
    );
PM_DI_DQ_Buffer_i_45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => PM_DI_DQ_Buffer_i_49_n_0,
      I1 => dout(14),
      I2 => PM_DI_DQ_Buffer_i_50_n_0,
      I3 => \out\(2),
      I4 => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_1\(2),
      I5 => PM_DI_DQ_Buffer_i_51_n_0,
      O => PM_DI_DQ_Buffer_i_45_n_0
    );
PM_DI_DQ_Buffer_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => PM_DI_DQ_Buffer_i_49_n_0,
      I1 => dout(13),
      I2 => PM_DI_DQ_Buffer_i_50_n_0,
      I3 => \out\(1),
      I4 => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_1\(1),
      I5 => PM_DI_DQ_Buffer_i_51_n_0,
      O => PM_DI_DQ_Buffer_i_46_n_0
    );
PM_DI_DQ_Buffer_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => PM_DI_DQ_Buffer_i_49_n_0,
      I1 => dout(12),
      I2 => PM_DI_DQ_Buffer_i_50_n_0,
      I3 => \out\(0),
      I4 => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_1\(0),
      I5 => PM_DI_DQ_Buffer_i_51_n_0,
      O => PM_DI_DQ_Buffer_i_47_n_0
    );
PM_DI_DQ_Buffer_i_48: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0100"
    )
        port map (
      I0 => rDQO_cur_state(2),
      I1 => rDQO_cur_state(1),
      I2 => rTIM_cur_state(0),
      I3 => PM_DI_DQ_Buffer_i_52_n_0,
      I4 => wPM_ReadReady_PCG_PM,
      O => \wDQBufferRaddressB_01__0\
    );
PM_DI_DQ_Buffer_i_49: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => rPI_BUFF_OutSel(2),
      I1 => rIN_FIFO_WE_Latch_reg(1),
      I2 => rUpperPI_DQ,
      O => PM_DI_DQ_Buffer_i_49_n_0
    );
PM_DI_DQ_Buffer_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => PM_DI_DQ_Buffer_i_36_n_0,
      I1 => PM_DI_DQ_Buffer_i_31_n_0,
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_bram_7\(11),
      I3 => PM_DI_DQ_Buffer_i_32_n_0,
      I4 => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_0\(11),
      O => wDQBufferW_DATA_A(11)
    );
PM_DI_DQ_Buffer_i_50: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => rUpperPI_DQ,
      I1 => rPI_BUFF_OutSel(0),
      I2 => rIN_FIFO_WE_Latch_reg(1),
      I3 => rPI_BUFF_OutSel(1),
      I4 => rPI_BUFF_OutSel(2),
      O => PM_DI_DQ_Buffer_i_50_n_0
    );
PM_DI_DQ_Buffer_i_51: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08008000"
    )
        port map (
      I0 => rPI_BUFF_OutSel(1),
      I1 => rPI_BUFF_OutSel(2),
      I2 => rUpperPI_DQ,
      I3 => rIN_FIFO_WE_Latch_reg(1),
      I4 => rPI_BUFF_OutSel(0),
      O => PM_DI_DQ_Buffer_i_51_n_0
    );
PM_DI_DQ_Buffer_i_52: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => rDQO_cur_state(6),
      I1 => rDQO_cur_state(3),
      I2 => rDQO_cur_state(4),
      I3 => rDQO_cur_state(5),
      O => PM_DI_DQ_Buffer_i_52_n_0
    );
PM_DI_DQ_Buffer_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => PM_DI_DQ_Buffer_i_37_n_0,
      I1 => PM_DI_DQ_Buffer_i_31_n_0,
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_bram_7\(10),
      I3 => PM_DI_DQ_Buffer_i_32_n_0,
      I4 => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_0\(10),
      O => wDQBufferW_DATA_A(10)
    );
PM_DI_DQ_Buffer_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => PM_DI_DQ_Buffer_i_38_n_0,
      I1 => PM_DI_DQ_Buffer_i_31_n_0,
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_bram_7\(9),
      I3 => PM_DI_DQ_Buffer_i_32_n_0,
      I4 => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_0\(9),
      O => wDQBufferW_DATA_A(9)
    );
PM_DI_DQ_Buffer_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => PM_DI_DQ_Buffer_i_39_n_0,
      I1 => PM_DI_DQ_Buffer_i_31_n_0,
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_bram_7\(8),
      I3 => PM_DI_DQ_Buffer_i_32_n_0,
      I4 => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_0\(8),
      O => wDQBufferW_DATA_A(8)
    );
PM_DI_DQ_Buffer_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => PM_DI_DQ_Buffer_i_40_n_0,
      I1 => PM_DI_DQ_Buffer_i_31_n_0,
      I2 => \gen_wr_a.gen_word_narrow.mem_reg_bram_7\(7),
      I3 => PM_DI_DQ_Buffer_i_32_n_0,
      I4 => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_0\(7),
      O => wDQBufferW_DATA_A(7)
    );
\i__i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0116"
    )
        port map (
      I0 => rDQO_cur_state(3),
      I1 => rDQO_cur_state(4),
      I2 => rDQO_cur_state(5),
      I3 => rDQO_cur_state(6),
      O => \i__i_1_n_0\
    );
\i__i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEE8"
    )
        port map (
      I0 => rDQO_cur_state(3),
      I1 => rDQO_cur_state(4),
      I2 => rDQO_cur_state(5),
      I3 => rDQO_cur_state(6),
      O => \i__i_2_n_0\
    );
oReadLast_INST_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => oReadLast_INST_0_i_2_n_0,
      I1 => oReadLast_INST_0_i_3_n_0,
      I2 => oReadLast_INST_0_i_4_n_0,
      I3 => oReadLast_INST_0_i_5_n_0,
      I4 => oReadLast_INST_0_i_6_n_0,
      O => \^wdqoloopdone__0__0\
    );
oReadLast_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656AFFFFFFFF656A"
    )
        port map (
      I0 => \rDQOCounter_reg_n_0_[12]\,
      I1 => \rNumOfData_reg_n_0_[10]\,
      I2 => rOption_reg_n_0,
      I3 => \rNumOfData_reg_n_0_[12]\,
      I4 => \rDQOCounter_reg_n_0_[11]\,
      I5 => \p_0_in__0__0\(10),
      O => oReadLast_INST_0_i_2_n_0
    );
oReadLast_INST_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656AFFFFFFFF656A"
    )
        port map (
      I0 => \rDQOCounter_reg_n_0_[9]\,
      I1 => \rNumOfData_reg_n_0_[7]\,
      I2 => rOption_reg_n_0,
      I3 => \rNumOfData_reg_n_0_[9]\,
      I4 => \rDQOCounter_reg_n_0_[8]\,
      I5 => \p_0_in__0__0\(7),
      O => oReadLast_INST_0_i_3_n_0
    );
oReadLast_INST_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF656A656AFFFF"
    )
        port map (
      I0 => \rDQOCounter_reg_n_0_[13]\,
      I1 => \rNumOfData_reg_n_0_[11]\,
      I2 => rOption_reg_n_0,
      I3 => \rNumOfData_reg_n_0_[13]\,
      I4 => \rDQOCounter_reg_n_0_[10]\,
      I5 => wRELoopDone_carry_i_10_n_0,
      O => oReadLast_INST_0_i_4_n_0
    );
oReadLast_INST_0_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000505010010505"
    )
        port map (
      I0 => \rNumOfData_reg_n_0_[15]\,
      I1 => \rNumOfData_reg_n_0_[13]\,
      I2 => \rDQOCounter_reg_n_0_[14]\,
      I3 => \rNumOfData_reg_n_0_[12]\,
      I4 => rOption_reg_n_0,
      I5 => \rNumOfData_reg_n_0_[14]\,
      O => oReadLast_INST_0_i_5_n_0
    );
oReadLast_INST_0_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => oReadLast_INST_0_i_7_n_0,
      I1 => \rDQOCounter_reg_n_0_[3]\,
      I2 => \p_0_in__0__0\(2),
      I3 => \rDQOCounter_reg_n_0_[2]\,
      I4 => \p_0_in__12\(1),
      I5 => oReadLast_INST_0_i_8_n_0,
      O => oReadLast_INST_0_i_6_n_0
    );
oReadLast_INST_0_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656AFFFFFFFF656A"
    )
        port map (
      I0 => \rDQOCounter_reg_n_0_[6]\,
      I1 => \rNumOfData_reg_n_0_[4]\,
      I2 => rOption_reg_n_0,
      I3 => \rNumOfData_reg_n_0_[6]\,
      I4 => \rDQOCounter_reg_n_0_[5]\,
      I5 => \p_0_in__0__0\(4),
      O => oReadLast_INST_0_i_7_n_0
    );
oReadLast_INST_0_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656AFFFFFFFF656A"
    )
        port map (
      I0 => \rDQOCounter_reg_n_0_[7]\,
      I1 => \rNumOfData_reg_n_0_[5]\,
      I2 => rOption_reg_n_0,
      I3 => \rNumOfData_reg_n_0_[7]\,
      I4 => \rDQOCounter_reg_n_0_[4]\,
      I5 => \p_0_in__0__0\(3),
      O => oReadLast_INST_0_i_8_n_0
    );
\rCAData[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111FFFFFFFFFFFFF"
    )
        port map (
      I0 => \^rready_reg_0\,
      I1 => \^rdqidone_reg_1\,
      I2 => \rCAData[7]_i_10__0\,
      I3 => \FSM_onehot_rCurState_reg[12]\,
      I4 => \FSM_onehot_rCurState_reg[9]_0\,
      I5 => \FSM_onehot_rCurState_reg[9]_1\,
      O => rReady_reg_3
    );
\rCAData[7]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000054000000"
    )
        port map (
      I0 => rUsePresetC,
      I1 => \^rdqidone_reg_1\,
      I2 => \^rready_reg_0\,
      I3 => \FSM_onehot_rCurState_reg[9]_1\,
      I4 => \FSM_onehot_rCurState_reg[9]_0\,
      I5 => \rCAData[0]_i_3\,
      O => rUsePresetC_reg
    );
\rCAData[7]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAEAAAAAA"
    )
        port map (
      I0 => \rCAData_reg[7]\,
      I1 => \rCAData_reg[7]_0\(0),
      I2 => \FSM_onehot_rCurState_reg[9]_4\,
      I3 => \FSM_onehot_rCurState_reg[9]_2\,
      I4 => \FSM_onehot_rCurState_reg[9]_3\,
      I5 => \rCAData_reg[7]_1\,
      O => \FSM_onehot_rCurState_reg[9]\
    );
\rCAData[7]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF00000000"
    )
        port map (
      I0 => \^rready_reg_2\,
      I1 => \FSM_onehot_rCurState_reg[9]_0\,
      I2 => \FSM_onehot_rCurState_reg[9]_1\,
      I3 => \FSM_onehot_rCurState_reg[9]_2\,
      I4 => \FSM_onehot_rCurState_reg[9]_3\,
      I5 => Q(0),
      O => rReady_reg_1
    );
rDQBufferDoneAddressReg1_reg_c: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => '1',
      Q => rDQBufferDoneAddressReg1_reg_c_n_0
    );
\rDQBufferDoneAddressReg2_reg[0]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => iSystemClock,
      D => \rDQBufferWaddrssA_reg_n_0_[0]\,
      Q => \rDQBufferDoneAddressReg2_reg[0]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c_n_0\
    );
\rDQBufferDoneAddressReg2_reg[10]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => iSystemClock,
      D => \rDQBufferWaddrssA_reg_n_0_[10]\,
      Q => \rDQBufferDoneAddressReg2_reg[10]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c_n_0\
    );
\rDQBufferDoneAddressReg2_reg[11]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => iSystemClock,
      D => \rDQBufferWaddrssA_reg_n_0_[11]\,
      Q => \rDQBufferDoneAddressReg2_reg[11]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c_n_0\
    );
\rDQBufferDoneAddressReg2_reg[12]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => iSystemClock,
      D => \rDQBufferWaddrssA_reg_n_0_[12]\,
      Q => \rDQBufferDoneAddressReg2_reg[12]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c_n_0\
    );
\rDQBufferDoneAddressReg2_reg[13]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => iSystemClock,
      D => \rDQBufferWaddrssA_reg_n_0_[13]\,
      Q => \rDQBufferDoneAddressReg2_reg[13]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c_n_0\
    );
\rDQBufferDoneAddressReg2_reg[1]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => iSystemClock,
      D => \rDQBufferWaddrssA_reg_n_0_[1]\,
      Q => \rDQBufferDoneAddressReg2_reg[1]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c_n_0\
    );
\rDQBufferDoneAddressReg2_reg[2]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => iSystemClock,
      D => \rDQBufferWaddrssA_reg_n_0_[2]\,
      Q => \rDQBufferDoneAddressReg2_reg[2]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c_n_0\
    );
\rDQBufferDoneAddressReg2_reg[3]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => iSystemClock,
      D => \rDQBufferWaddrssA_reg_n_0_[3]\,
      Q => \rDQBufferDoneAddressReg2_reg[3]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c_n_0\
    );
\rDQBufferDoneAddressReg2_reg[4]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => iSystemClock,
      D => \rDQBufferWaddrssA_reg_n_0_[4]\,
      Q => \rDQBufferDoneAddressReg2_reg[4]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c_n_0\
    );
\rDQBufferDoneAddressReg2_reg[5]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => iSystemClock,
      D => \rDQBufferWaddrssA_reg_n_0_[5]\,
      Q => \rDQBufferDoneAddressReg2_reg[5]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c_n_0\
    );
\rDQBufferDoneAddressReg2_reg[6]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => iSystemClock,
      D => \rDQBufferWaddrssA_reg_n_0_[6]\,
      Q => \rDQBufferDoneAddressReg2_reg[6]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c_n_0\
    );
\rDQBufferDoneAddressReg2_reg[7]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => iSystemClock,
      D => \rDQBufferWaddrssA_reg_n_0_[7]\,
      Q => \rDQBufferDoneAddressReg2_reg[7]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c_n_0\
    );
\rDQBufferDoneAddressReg2_reg[8]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => iSystemClock,
      D => \rDQBufferWaddrssA_reg_n_0_[8]\,
      Q => \rDQBufferDoneAddressReg2_reg[8]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c_n_0\
    );
\rDQBufferDoneAddressReg2_reg[9]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => iSystemClock,
      D => \rDQBufferWaddrssA_reg_n_0_[9]\,
      Q => \rDQBufferDoneAddressReg2_reg[9]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c_n_0\
    );
rDQBufferDoneAddressReg2_reg_c: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => rDQBufferDoneAddressReg1_reg_c_n_0,
      Q => rDQBufferDoneAddressReg2_reg_c_n_0
    );
\rDQBufferDoneAddressReg3_reg[0]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => '1',
      D => \rDQBufferDoneAddressReg2_reg[0]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c_n_0\,
      Q => \rDQBufferDoneAddressReg3_reg[0]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c_n_0\,
      R => '0'
    );
\rDQBufferDoneAddressReg3_reg[10]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => '1',
      D => \rDQBufferDoneAddressReg2_reg[10]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c_n_0\,
      Q => \rDQBufferDoneAddressReg3_reg[10]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c_n_0\,
      R => '0'
    );
\rDQBufferDoneAddressReg3_reg[11]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => '1',
      D => \rDQBufferDoneAddressReg2_reg[11]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c_n_0\,
      Q => \rDQBufferDoneAddressReg3_reg[11]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c_n_0\,
      R => '0'
    );
\rDQBufferDoneAddressReg3_reg[12]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => '1',
      D => \rDQBufferDoneAddressReg2_reg[12]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c_n_0\,
      Q => \rDQBufferDoneAddressReg3_reg[12]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c_n_0\,
      R => '0'
    );
\rDQBufferDoneAddressReg3_reg[13]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => '1',
      D => \rDQBufferDoneAddressReg2_reg[13]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c_n_0\,
      Q => \rDQBufferDoneAddressReg3_reg[13]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c_n_0\,
      R => '0'
    );
\rDQBufferDoneAddressReg3_reg[1]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => '1',
      D => \rDQBufferDoneAddressReg2_reg[1]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c_n_0\,
      Q => \rDQBufferDoneAddressReg3_reg[1]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c_n_0\,
      R => '0'
    );
\rDQBufferDoneAddressReg3_reg[2]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => '1',
      D => \rDQBufferDoneAddressReg2_reg[2]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c_n_0\,
      Q => \rDQBufferDoneAddressReg3_reg[2]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c_n_0\,
      R => '0'
    );
\rDQBufferDoneAddressReg3_reg[3]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => '1',
      D => \rDQBufferDoneAddressReg2_reg[3]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c_n_0\,
      Q => \rDQBufferDoneAddressReg3_reg[3]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c_n_0\,
      R => '0'
    );
\rDQBufferDoneAddressReg3_reg[4]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => '1',
      D => \rDQBufferDoneAddressReg2_reg[4]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c_n_0\,
      Q => \rDQBufferDoneAddressReg3_reg[4]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c_n_0\,
      R => '0'
    );
\rDQBufferDoneAddressReg3_reg[5]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => '1',
      D => \rDQBufferDoneAddressReg2_reg[5]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c_n_0\,
      Q => \rDQBufferDoneAddressReg3_reg[5]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c_n_0\,
      R => '0'
    );
\rDQBufferDoneAddressReg3_reg[6]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => '1',
      D => \rDQBufferDoneAddressReg2_reg[6]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c_n_0\,
      Q => \rDQBufferDoneAddressReg3_reg[6]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c_n_0\,
      R => '0'
    );
\rDQBufferDoneAddressReg3_reg[7]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => '1',
      D => \rDQBufferDoneAddressReg2_reg[7]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c_n_0\,
      Q => \rDQBufferDoneAddressReg3_reg[7]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c_n_0\,
      R => '0'
    );
\rDQBufferDoneAddressReg3_reg[8]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => '1',
      D => \rDQBufferDoneAddressReg2_reg[8]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c_n_0\,
      Q => \rDQBufferDoneAddressReg3_reg[8]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c_n_0\,
      R => '0'
    );
\rDQBufferDoneAddressReg3_reg[9]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => '1',
      D => \rDQBufferDoneAddressReg2_reg[9]_srl2_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg2_reg_c_n_0\,
      Q => \rDQBufferDoneAddressReg3_reg[9]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c_n_0\,
      R => '0'
    );
rDQBufferDoneAddressReg3_reg_c: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => rDQBufferDoneAddressReg2_reg_c_n_0,
      Q => rDQBufferDoneAddressReg3_reg_c_n_0
    );
rDQBufferDoneAddressReg3_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rDQBufferDoneAddressReg3_reg[13]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c_n_0\,
      I1 => rDQBufferDoneAddressReg3_reg_c_n_0,
      O => rDQBufferDoneAddressReg3_reg_gate_n_0
    );
\rDQBufferDoneAddressReg3_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rDQBufferDoneAddressReg3_reg[12]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c_n_0\,
      I1 => rDQBufferDoneAddressReg3_reg_c_n_0,
      O => \rDQBufferDoneAddressReg3_reg_gate__0_n_0\
    );
\rDQBufferDoneAddressReg3_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rDQBufferDoneAddressReg3_reg[11]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c_n_0\,
      I1 => rDQBufferDoneAddressReg3_reg_c_n_0,
      O => \rDQBufferDoneAddressReg3_reg_gate__1_n_0\
    );
\rDQBufferDoneAddressReg3_reg_gate__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rDQBufferDoneAddressReg3_reg[2]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c_n_0\,
      I1 => rDQBufferDoneAddressReg3_reg_c_n_0,
      O => \rDQBufferDoneAddressReg3_reg_gate__10_n_0\
    );
\rDQBufferDoneAddressReg3_reg_gate__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rDQBufferDoneAddressReg3_reg[1]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c_n_0\,
      I1 => rDQBufferDoneAddressReg3_reg_c_n_0,
      O => \rDQBufferDoneAddressReg3_reg_gate__11_n_0\
    );
\rDQBufferDoneAddressReg3_reg_gate__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rDQBufferDoneAddressReg3_reg[0]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c_n_0\,
      I1 => rDQBufferDoneAddressReg3_reg_c_n_0,
      O => \rDQBufferDoneAddressReg3_reg_gate__12_n_0\
    );
\rDQBufferDoneAddressReg3_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rDQBufferDoneAddressReg3_reg[10]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c_n_0\,
      I1 => rDQBufferDoneAddressReg3_reg_c_n_0,
      O => \rDQBufferDoneAddressReg3_reg_gate__2_n_0\
    );
\rDQBufferDoneAddressReg3_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rDQBufferDoneAddressReg3_reg[9]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c_n_0\,
      I1 => rDQBufferDoneAddressReg3_reg_c_n_0,
      O => \rDQBufferDoneAddressReg3_reg_gate__3_n_0\
    );
\rDQBufferDoneAddressReg3_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rDQBufferDoneAddressReg3_reg[8]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c_n_0\,
      I1 => rDQBufferDoneAddressReg3_reg_c_n_0,
      O => \rDQBufferDoneAddressReg3_reg_gate__4_n_0\
    );
\rDQBufferDoneAddressReg3_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rDQBufferDoneAddressReg3_reg[7]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c_n_0\,
      I1 => rDQBufferDoneAddressReg3_reg_c_n_0,
      O => \rDQBufferDoneAddressReg3_reg_gate__5_n_0\
    );
\rDQBufferDoneAddressReg3_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rDQBufferDoneAddressReg3_reg[6]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c_n_0\,
      I1 => rDQBufferDoneAddressReg3_reg_c_n_0,
      O => \rDQBufferDoneAddressReg3_reg_gate__6_n_0\
    );
\rDQBufferDoneAddressReg3_reg_gate__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rDQBufferDoneAddressReg3_reg[5]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c_n_0\,
      I1 => rDQBufferDoneAddressReg3_reg_c_n_0,
      O => \rDQBufferDoneAddressReg3_reg_gate__7_n_0\
    );
\rDQBufferDoneAddressReg3_reg_gate__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rDQBufferDoneAddressReg3_reg[4]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c_n_0\,
      I1 => rDQBufferDoneAddressReg3_reg_c_n_0,
      O => \rDQBufferDoneAddressReg3_reg_gate__8_n_0\
    );
\rDQBufferDoneAddressReg3_reg_gate__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rDQBufferDoneAddressReg3_reg[3]_inst_Inst_NPM_Toggle_Top_Inst_NPM_Toggle_DI_rDQBufferDoneAddressReg3_reg_c_n_0\,
      I1 => rDQBufferDoneAddressReg3_reg_c_n_0,
      O => \rDQBufferDoneAddressReg3_reg_gate__9_n_0\
    );
\rDQBufferDoneAddress_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \rDQBufferDoneAddressReg3_reg_gate__12_n_0\,
      Q => rDQBufferDoneAddress(0)
    );
\rDQBufferDoneAddress_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \rDQBufferDoneAddressReg3_reg_gate__2_n_0\,
      Q => rDQBufferDoneAddress(10)
    );
\rDQBufferDoneAddress_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \rDQBufferDoneAddressReg3_reg_gate__1_n_0\,
      Q => rDQBufferDoneAddress(11)
    );
\rDQBufferDoneAddress_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \rDQBufferDoneAddressReg3_reg_gate__0_n_0\,
      Q => rDQBufferDoneAddress(12)
    );
\rDQBufferDoneAddress_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => rDQBufferDoneAddressReg3_reg_gate_n_0,
      Q => rDQBufferDoneAddress(13)
    );
\rDQBufferDoneAddress_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \rDQBufferDoneAddressReg3_reg_gate__11_n_0\,
      Q => rDQBufferDoneAddress(1)
    );
\rDQBufferDoneAddress_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \rDQBufferDoneAddressReg3_reg_gate__10_n_0\,
      Q => rDQBufferDoneAddress(2)
    );
\rDQBufferDoneAddress_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \rDQBufferDoneAddressReg3_reg_gate__9_n_0\,
      Q => rDQBufferDoneAddress(3)
    );
\rDQBufferDoneAddress_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \rDQBufferDoneAddressReg3_reg_gate__8_n_0\,
      Q => rDQBufferDoneAddress(4)
    );
\rDQBufferDoneAddress_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \rDQBufferDoneAddressReg3_reg_gate__7_n_0\,
      Q => rDQBufferDoneAddress(5)
    );
\rDQBufferDoneAddress_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \rDQBufferDoneAddressReg3_reg_gate__6_n_0\,
      Q => rDQBufferDoneAddress(6)
    );
\rDQBufferDoneAddress_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \rDQBufferDoneAddressReg3_reg_gate__5_n_0\,
      Q => rDQBufferDoneAddress(7)
    );
\rDQBufferDoneAddress_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \rDQBufferDoneAddressReg3_reg_gate__4_n_0\,
      Q => rDQBufferDoneAddress(8)
    );
\rDQBufferDoneAddress_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \rDQBufferDoneAddressReg3_reg_gate__3_n_0\,
      Q => rDQBufferDoneAddress(9)
    );
\rDQBufferRaddressB_new[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rDQO_nxt_state(4),
      I1 => \rDQBufferRaddressB_new_reg_n_0_[0]\,
      O => rDQBufferRaddressB_new(0)
    );
\rDQBufferRaddressB_new[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => rDQO_nxt_state(4),
      I1 => \rDQBufferRaddressB_new[10]_i_2_n_0\,
      I2 => \rDQBufferRaddressB_new_reg_n_0_[10]\,
      O => rDQBufferRaddressB_new(10)
    );
\rDQBufferRaddressB_new[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => \rDQBufferRaddressB_new_reg_n_0_[9]\,
      I1 => \rDQBufferRaddressB_new_reg_n_0_[6]\,
      I2 => \rDQBufferRaddressB_new[9]_i_2_n_0\,
      I3 => \rDQBufferRaddressB_new_reg_n_0_[7]\,
      I4 => \rDQBufferRaddressB_new_reg_n_0_[8]\,
      O => \rDQBufferRaddressB_new[10]_i_2_n_0\
    );
\rDQBufferRaddressB_new[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"84"
    )
        port map (
      I0 => \rDQBufferRaddressB_new[12]_i_4_n_0\,
      I1 => rDQO_nxt_state(4),
      I2 => \rDQBufferRaddressB_new_reg_n_0_[11]\,
      O => rDQBufferRaddressB_new(11)
    );
\rDQBufferRaddressB_new[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010100"
    )
        port map (
      I0 => \rDQO_nxt_state__0\(3),
      I1 => \rDQO_nxt_state__0\(6),
      I2 => \rDQO_nxt_state__0\(5),
      I3 => rDQO_nxt_state(4),
      I4 => \rDQO_nxt_state__0\(2),
      I5 => \rDQO_nxt_state__0\(1),
      O => rDQOCounter
    );
\rDQBufferRaddressB_new[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B040"
    )
        port map (
      I0 => \rDQBufferRaddressB_new[12]_i_4_n_0\,
      I1 => \rDQBufferRaddressB_new_reg_n_0_[11]\,
      I2 => rDQO_nxt_state(4),
      I3 => \rDQBufferRaddressB_new_reg_n_0_[12]\,
      O => rDQBufferRaddressB_new(12)
    );
\rDQBufferRaddressB_new[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \rDQO_nxt_state_inferred__2/i__n_0\,
      I1 => wDQBufferValid,
      I2 => \rDQO_cur_state[4]_i_2_n_0\,
      O => rDQO_nxt_state(4)
    );
\rDQBufferRaddressB_new[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \rDQBufferRaddressB_new_reg_n_0_[8]\,
      I1 => \rDQBufferRaddressB_new_reg_n_0_[7]\,
      I2 => \rDQBufferRaddressB_new[9]_i_2_n_0\,
      I3 => \rDQBufferRaddressB_new_reg_n_0_[6]\,
      I4 => \rDQBufferRaddressB_new_reg_n_0_[9]\,
      I5 => \rDQBufferRaddressB_new_reg_n_0_[10]\,
      O => \rDQBufferRaddressB_new[12]_i_4_n_0\
    );
\rDQBufferRaddressB_new[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => rDQO_nxt_state(4),
      I1 => \rDQBufferRaddressB_new_reg_n_0_[0]\,
      I2 => \rDQBufferRaddressB_new_reg_n_0_[1]\,
      O => rDQBufferRaddressB_new(1)
    );
\rDQBufferRaddressB_new[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => rDQO_nxt_state(4),
      I1 => \rDQBufferRaddressB_new_reg_n_0_[0]\,
      I2 => \rDQBufferRaddressB_new_reg_n_0_[1]\,
      I3 => \rDQBufferRaddressB_new_reg_n_0_[2]\,
      O => rDQBufferRaddressB_new(2)
    );
\rDQBufferRaddressB_new[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => rDQO_nxt_state(4),
      I1 => \rDQBufferRaddressB_new_reg_n_0_[2]\,
      I2 => \rDQBufferRaddressB_new_reg_n_0_[1]\,
      I3 => \rDQBufferRaddressB_new_reg_n_0_[0]\,
      I4 => \rDQBufferRaddressB_new_reg_n_0_[3]\,
      O => rDQBufferRaddressB_new(3)
    );
\rDQBufferRaddressB_new[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => rDQO_nxt_state(4),
      I1 => \rDQBufferRaddressB_new_reg_n_0_[3]\,
      I2 => \rDQBufferRaddressB_new_reg_n_0_[0]\,
      I3 => \rDQBufferRaddressB_new_reg_n_0_[1]\,
      I4 => \rDQBufferRaddressB_new_reg_n_0_[2]\,
      I5 => \rDQBufferRaddressB_new_reg_n_0_[4]\,
      O => rDQBufferRaddressB_new(4)
    );
\rDQBufferRaddressB_new[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => rDQO_nxt_state(4),
      I1 => \rDQBufferRaddressB_new[5]_i_2_n_0\,
      I2 => \rDQBufferRaddressB_new_reg_n_0_[5]\,
      O => rDQBufferRaddressB_new(5)
    );
\rDQBufferRaddressB_new[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \rDQBufferRaddressB_new_reg_n_0_[4]\,
      I1 => \rDQBufferRaddressB_new_reg_n_0_[3]\,
      I2 => \rDQBufferRaddressB_new_reg_n_0_[0]\,
      I3 => \rDQBufferRaddressB_new_reg_n_0_[1]\,
      I4 => \rDQBufferRaddressB_new_reg_n_0_[2]\,
      O => \rDQBufferRaddressB_new[5]_i_2_n_0\
    );
\rDQBufferRaddressB_new[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => rDQO_nxt_state(4),
      I1 => \rDQBufferRaddressB_new[9]_i_2_n_0\,
      I2 => \rDQBufferRaddressB_new_reg_n_0_[6]\,
      O => rDQBufferRaddressB_new(6)
    );
\rDQBufferRaddressB_new[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A208"
    )
        port map (
      I0 => rDQO_nxt_state(4),
      I1 => \rDQBufferRaddressB_new_reg_n_0_[6]\,
      I2 => \rDQBufferRaddressB_new[9]_i_2_n_0\,
      I3 => \rDQBufferRaddressB_new_reg_n_0_[7]\,
      O => rDQBufferRaddressB_new(7)
    );
\rDQBufferRaddressB_new[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0800"
    )
        port map (
      I0 => rDQO_nxt_state(4),
      I1 => \rDQBufferRaddressB_new_reg_n_0_[7]\,
      I2 => \rDQBufferRaddressB_new[9]_i_2_n_0\,
      I3 => \rDQBufferRaddressB_new_reg_n_0_[6]\,
      I4 => \rDQBufferRaddressB_new_reg_n_0_[8]\,
      O => rDQBufferRaddressB_new(8)
    );
\rDQBufferRaddressB_new[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AAAAAA08000000"
    )
        port map (
      I0 => rDQO_nxt_state(4),
      I1 => \rDQBufferRaddressB_new_reg_n_0_[6]\,
      I2 => \rDQBufferRaddressB_new[9]_i_2_n_0\,
      I3 => \rDQBufferRaddressB_new_reg_n_0_[7]\,
      I4 => \rDQBufferRaddressB_new_reg_n_0_[8]\,
      I5 => \rDQBufferRaddressB_new_reg_n_0_[9]\,
      O => rDQBufferRaddressB_new(9)
    );
\rDQBufferRaddressB_new[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \rDQBufferRaddressB_new_reg_n_0_[5]\,
      I1 => \rDQBufferRaddressB_new_reg_n_0_[2]\,
      I2 => \rDQBufferRaddressB_new_reg_n_0_[1]\,
      I3 => \rDQBufferRaddressB_new_reg_n_0_[0]\,
      I4 => \rDQBufferRaddressB_new_reg_n_0_[3]\,
      I5 => \rDQBufferRaddressB_new_reg_n_0_[4]\,
      O => \rDQBufferRaddressB_new[9]_i_2_n_0\
    );
\rDQBufferRaddressB_new_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rDQOCounter,
      CLR => iReset,
      D => rDQBufferRaddressB_new(0),
      Q => \rDQBufferRaddressB_new_reg_n_0_[0]\
    );
\rDQBufferRaddressB_new_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rDQOCounter,
      CLR => iReset,
      D => rDQBufferRaddressB_new(10),
      Q => \rDQBufferRaddressB_new_reg_n_0_[10]\
    );
\rDQBufferRaddressB_new_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rDQOCounter,
      CLR => iReset,
      D => rDQBufferRaddressB_new(11),
      Q => \rDQBufferRaddressB_new_reg_n_0_[11]\
    );
\rDQBufferRaddressB_new_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rDQOCounter,
      CLR => iReset,
      D => rDQBufferRaddressB_new(12),
      Q => \rDQBufferRaddressB_new_reg_n_0_[12]\
    );
\rDQBufferRaddressB_new_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rDQOCounter,
      CLR => iReset,
      D => rDQBufferRaddressB_new(1),
      Q => \rDQBufferRaddressB_new_reg_n_0_[1]\
    );
\rDQBufferRaddressB_new_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rDQOCounter,
      CLR => iReset,
      D => rDQBufferRaddressB_new(2),
      Q => \rDQBufferRaddressB_new_reg_n_0_[2]\
    );
\rDQBufferRaddressB_new_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rDQOCounter,
      CLR => iReset,
      D => rDQBufferRaddressB_new(3),
      Q => \rDQBufferRaddressB_new_reg_n_0_[3]\
    );
\rDQBufferRaddressB_new_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rDQOCounter,
      CLR => iReset,
      D => rDQBufferRaddressB_new(4),
      Q => \rDQBufferRaddressB_new_reg_n_0_[4]\
    );
\rDQBufferRaddressB_new_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rDQOCounter,
      CLR => iReset,
      D => rDQBufferRaddressB_new(5),
      Q => \rDQBufferRaddressB_new_reg_n_0_[5]\
    );
\rDQBufferRaddressB_new_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rDQOCounter,
      CLR => iReset,
      D => rDQBufferRaddressB_new(6),
      Q => \rDQBufferRaddressB_new_reg_n_0_[6]\
    );
\rDQBufferRaddressB_new_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rDQOCounter,
      CLR => iReset,
      D => rDQBufferRaddressB_new(7),
      Q => \rDQBufferRaddressB_new_reg_n_0_[7]\
    );
\rDQBufferRaddressB_new_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rDQOCounter,
      CLR => iReset,
      D => rDQBufferRaddressB_new(8),
      Q => \rDQBufferRaddressB_new_reg_n_0_[8]\
    );
\rDQBufferRaddressB_new_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rDQOCounter,
      CLR => iReset,
      D => rDQBufferRaddressB_new(9),
      Q => \rDQBufferRaddressB_new_reg_n_0_[9]\
    );
\rDQBufferRaddressB_old[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rDQO_nxt_state(4),
      I1 => \rDQBufferRaddressB_new_reg_n_0_[0]\,
      O => rDQBufferRaddressB_old(0)
    );
\rDQBufferRaddressB_old[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rDQO_nxt_state(4),
      I1 => \rDQBufferRaddressB_new_reg_n_0_[10]\,
      O => rDQBufferRaddressB_old(10)
    );
\rDQBufferRaddressB_old[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rDQO_nxt_state(4),
      I1 => \rDQBufferRaddressB_new_reg_n_0_[11]\,
      O => rDQBufferRaddressB_old(11)
    );
\rDQBufferRaddressB_old[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rDQO_nxt_state(4),
      I1 => \rDQBufferRaddressB_new_reg_n_0_[12]\,
      O => rDQBufferRaddressB_old(12)
    );
\rDQBufferRaddressB_old[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rDQO_nxt_state(4),
      I1 => \rDQBufferRaddressB_new_reg_n_0_[1]\,
      O => rDQBufferRaddressB_old(1)
    );
\rDQBufferRaddressB_old[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rDQO_nxt_state(4),
      I1 => \rDQBufferRaddressB_new_reg_n_0_[2]\,
      O => rDQBufferRaddressB_old(2)
    );
\rDQBufferRaddressB_old[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rDQO_nxt_state(4),
      I1 => \rDQBufferRaddressB_new_reg_n_0_[3]\,
      O => rDQBufferRaddressB_old(3)
    );
\rDQBufferRaddressB_old[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rDQO_nxt_state(4),
      I1 => \rDQBufferRaddressB_new_reg_n_0_[4]\,
      O => rDQBufferRaddressB_old(4)
    );
\rDQBufferRaddressB_old[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rDQO_nxt_state(4),
      I1 => \rDQBufferRaddressB_new_reg_n_0_[5]\,
      O => rDQBufferRaddressB_old(5)
    );
\rDQBufferRaddressB_old[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rDQO_nxt_state(4),
      I1 => \rDQBufferRaddressB_new_reg_n_0_[6]\,
      O => rDQBufferRaddressB_old(6)
    );
\rDQBufferRaddressB_old[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rDQO_nxt_state(4),
      I1 => \rDQBufferRaddressB_new_reg_n_0_[7]\,
      O => rDQBufferRaddressB_old(7)
    );
\rDQBufferRaddressB_old[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rDQO_nxt_state(4),
      I1 => \rDQBufferRaddressB_new_reg_n_0_[8]\,
      O => rDQBufferRaddressB_old(8)
    );
\rDQBufferRaddressB_old[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rDQO_nxt_state(4),
      I1 => \rDQBufferRaddressB_new_reg_n_0_[9]\,
      O => rDQBufferRaddressB_old(9)
    );
\rDQBufferRaddressB_old_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rDQOCounter,
      CLR => iReset,
      D => rDQBufferRaddressB_old(0),
      Q => \rDQBufferRaddressB_old_reg_n_0_[0]\
    );
\rDQBufferRaddressB_old_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rDQOCounter,
      CLR => iReset,
      D => rDQBufferRaddressB_old(10),
      Q => \rDQBufferRaddressB_old_reg_n_0_[10]\
    );
\rDQBufferRaddressB_old_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rDQOCounter,
      CLR => iReset,
      D => rDQBufferRaddressB_old(11),
      Q => \rDQBufferRaddressB_old_reg_n_0_[11]\
    );
\rDQBufferRaddressB_old_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rDQOCounter,
      CLR => iReset,
      D => rDQBufferRaddressB_old(12),
      Q => \rDQBufferRaddressB_old_reg_n_0_[12]\
    );
\rDQBufferRaddressB_old_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rDQOCounter,
      CLR => iReset,
      D => rDQBufferRaddressB_old(1),
      Q => \rDQBufferRaddressB_old_reg_n_0_[1]\
    );
\rDQBufferRaddressB_old_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rDQOCounter,
      CLR => iReset,
      D => rDQBufferRaddressB_old(2),
      Q => \rDQBufferRaddressB_old_reg_n_0_[2]\
    );
\rDQBufferRaddressB_old_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rDQOCounter,
      CLR => iReset,
      D => rDQBufferRaddressB_old(3),
      Q => \rDQBufferRaddressB_old_reg_n_0_[3]\
    );
\rDQBufferRaddressB_old_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rDQOCounter,
      CLR => iReset,
      D => rDQBufferRaddressB_old(4),
      Q => \rDQBufferRaddressB_old_reg_n_0_[4]\
    );
\rDQBufferRaddressB_old_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rDQOCounter,
      CLR => iReset,
      D => rDQBufferRaddressB_old(5),
      Q => \rDQBufferRaddressB_old_reg_n_0_[5]\
    );
\rDQBufferRaddressB_old_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rDQOCounter,
      CLR => iReset,
      D => rDQBufferRaddressB_old(6),
      Q => \rDQBufferRaddressB_old_reg_n_0_[6]\
    );
\rDQBufferRaddressB_old_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rDQOCounter,
      CLR => iReset,
      D => rDQBufferRaddressB_old(7),
      Q => \rDQBufferRaddressB_old_reg_n_0_[7]\
    );
\rDQBufferRaddressB_old_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rDQOCounter,
      CLR => iReset,
      D => rDQBufferRaddressB_old(8),
      Q => \rDQBufferRaddressB_old_reg_n_0_[8]\
    );
\rDQBufferRaddressB_old_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rDQOCounter,
      CLR => iReset,
      D => rDQBufferRaddressB_old(9),
      Q => \rDQBufferRaddressB_old_reg_n_0_[9]\
    );
\rDQBufferWaddrssA[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rDQBufferWaddrssA[13]_i_3_n_0\,
      I1 => \rDQBufferWaddrssA_reg_n_0_[0]\,
      O => \rDQBufferWaddrssA[0]_i_1_n_0\
    );
\rDQBufferWaddrssA[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \rDQBufferWaddrssA[13]_i_3_n_0\,
      I1 => \rDQBufferWaddrssA[10]_i_2_n_0\,
      I2 => \rDQBufferWaddrssA_reg_n_0_[10]\,
      O => \rDQBufferWaddrssA[10]_i_1_n_0\
    );
\rDQBufferWaddrssA[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => \rDQBufferWaddrssA_reg_n_0_[9]\,
      I1 => \rDQBufferWaddrssA_reg_n_0_[6]\,
      I2 => \rDQBufferWaddrssA[9]_i_2_n_0\,
      I3 => \rDQBufferWaddrssA_reg_n_0_[7]\,
      I4 => \rDQBufferWaddrssA_reg_n_0_[8]\,
      O => \rDQBufferWaddrssA[10]_i_2_n_0\
    );
\rDQBufferWaddrssA[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \rDQBufferWaddrssA[13]_i_3_n_0\,
      I1 => \rDQBufferWaddrssA[13]_i_4_n_0\,
      I2 => \rDQBufferWaddrssA_reg_n_0_[11]\,
      O => \rDQBufferWaddrssA[11]_i_1_n_0\
    );
\rDQBufferWaddrssA[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \rDQBufferWaddrssA[13]_i_3_n_0\,
      I1 => \rDQBufferWaddrssA[13]_i_4_n_0\,
      I2 => \rDQBufferWaddrssA_reg_n_0_[11]\,
      I3 => \rDQBufferWaddrssA_reg_n_0_[12]\,
      O => \rDQBufferWaddrssA[12]_i_1_n_0\
    );
\rDQBufferWaddrssA[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001170016"
    )
        port map (
      I0 => \rDQI_nxt_state__0\(2),
      I1 => \rDQI_nxt_state__0\(1),
      I2 => \rDQI_nxt_state__0\(3),
      I3 => \rPI_BUFF_OutSel__0\(2),
      I4 => rUpperPI_DQ_i_3_n_0,
      I5 => \rDQI_nxt_state__0\(8),
      O => rDQBufferWaddrssA
    );
\rDQBufferWaddrssA[13]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202020200020202"
    )
        port map (
      I0 => rDQI_cur_state(2),
      I1 => \rDQI_cur_state[7]_i_3_n_0\,
      I2 => \rDQI_cur_state[6]_i_4_n_0\,
      I3 => \wJOB_9BorMore__13\,
      I4 => \rDQI_cur_state[7]_i_10_n_0\,
      I5 => empty,
      O => \rDQI_cur_state_reg[2]_0\
    );
\rDQBufferWaddrssA[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \rDQBufferWaddrssA[13]_i_3_n_0\,
      I1 => \rDQBufferWaddrssA_reg_n_0_[12]\,
      I2 => \rDQBufferWaddrssA_reg_n_0_[11]\,
      I3 => \rDQBufferWaddrssA[13]_i_4_n_0\,
      I4 => \rDQBufferWaddrssA_reg_n_0_[13]\,
      O => \rDQBufferWaddrssA[13]_i_2_n_0\
    );
\rDQBufferWaddrssA[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \rDQBufferWaddrssA_reg[13]_0\,
      I1 => rDQI_nxt_state_n_0,
      I2 => rTIM_cur_state(0),
      I3 => \rDQBufferWaddrssA[13]_i_6_n_0\,
      I4 => \rDQBufferWaddrssA_reg[13]_1\,
      I5 => \rDQBufferWaddrssA[13]_i_8_n_0\,
      O => \rDQBufferWaddrssA[13]_i_3_n_0\
    );
\rDQBufferWaddrssA[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \rDQBufferWaddrssA_reg_n_0_[10]\,
      I1 => \rDQBufferWaddrssA_reg_n_0_[8]\,
      I2 => \rDQBufferWaddrssA_reg_n_0_[7]\,
      I3 => \rDQBufferWaddrssA[9]_i_2_n_0\,
      I4 => \rDQBufferWaddrssA_reg_n_0_[6]\,
      I5 => \rDQBufferWaddrssA_reg_n_0_[9]\,
      O => \rDQBufferWaddrssA[13]_i_4_n_0\
    );
\rDQBufferWaddrssA[13]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => rDQI_cur_state(8),
      I1 => \^rrecdone_reg_0\,
      I2 => \^rdqodone_reg_0\,
      I3 => \^rdqidone_reg_0\,
      O => \rDQBufferWaddrssA[13]_i_6_n_0\
    );
\rDQBufferWaddrssA[13]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => rDQI_cur_state(7),
      I1 => rDQI_cur_state(6),
      I2 => rUpperPI_DQ_i_8_n_0,
      I3 => \^rdqi_cur_state_reg[1]_0\(0),
      I4 => rDQI_cur_state(2),
      I5 => rDQI_cur_state(3),
      O => \rDQBufferWaddrssA[13]_i_8_n_0\
    );
\rDQBufferWaddrssA[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \rDQBufferWaddrssA[13]_i_3_n_0\,
      I1 => \rDQBufferWaddrssA_reg_n_0_[0]\,
      I2 => \rDQBufferWaddrssA_reg_n_0_[1]\,
      O => \rDQBufferWaddrssA[1]_i_1_n_0\
    );
\rDQBufferWaddrssA[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \rDQBufferWaddrssA[13]_i_3_n_0\,
      I1 => \rDQBufferWaddrssA_reg_n_0_[0]\,
      I2 => \rDQBufferWaddrssA_reg_n_0_[1]\,
      I3 => \rDQBufferWaddrssA_reg_n_0_[2]\,
      O => \rDQBufferWaddrssA[2]_i_1_n_0\
    );
\rDQBufferWaddrssA[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \rDQBufferWaddrssA[13]_i_3_n_0\,
      I1 => \rDQBufferWaddrssA_reg_n_0_[2]\,
      I2 => \rDQBufferWaddrssA_reg_n_0_[1]\,
      I3 => \rDQBufferWaddrssA_reg_n_0_[0]\,
      I4 => \rDQBufferWaddrssA_reg_n_0_[3]\,
      O => \rDQBufferWaddrssA[3]_i_1_n_0\
    );
\rDQBufferWaddrssA[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \rDQBufferWaddrssA[13]_i_3_n_0\,
      I1 => \rDQBufferWaddrssA_reg_n_0_[3]\,
      I2 => \rDQBufferWaddrssA_reg_n_0_[0]\,
      I3 => \rDQBufferWaddrssA_reg_n_0_[1]\,
      I4 => \rDQBufferWaddrssA_reg_n_0_[2]\,
      I5 => \rDQBufferWaddrssA_reg_n_0_[4]\,
      O => \rDQBufferWaddrssA[4]_i_1_n_0\
    );
\rDQBufferWaddrssA[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \rDQBufferWaddrssA[13]_i_3_n_0\,
      I1 => \rDQBufferWaddrssA[5]_i_2_n_0\,
      I2 => \rDQBufferWaddrssA_reg_n_0_[5]\,
      O => \rDQBufferWaddrssA[5]_i_1_n_0\
    );
\rDQBufferWaddrssA[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \rDQBufferWaddrssA_reg_n_0_[4]\,
      I1 => \rDQBufferWaddrssA_reg_n_0_[3]\,
      I2 => \rDQBufferWaddrssA_reg_n_0_[0]\,
      I3 => \rDQBufferWaddrssA_reg_n_0_[1]\,
      I4 => \rDQBufferWaddrssA_reg_n_0_[2]\,
      O => \rDQBufferWaddrssA[5]_i_2_n_0\
    );
\rDQBufferWaddrssA[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \rDQBufferWaddrssA[13]_i_3_n_0\,
      I1 => \rDQBufferWaddrssA[9]_i_2_n_0\,
      I2 => \rDQBufferWaddrssA_reg_n_0_[6]\,
      O => \rDQBufferWaddrssA[6]_i_1_n_0\
    );
\rDQBufferWaddrssA[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A208"
    )
        port map (
      I0 => \rDQBufferWaddrssA[13]_i_3_n_0\,
      I1 => \rDQBufferWaddrssA_reg_n_0_[6]\,
      I2 => \rDQBufferWaddrssA[9]_i_2_n_0\,
      I3 => \rDQBufferWaddrssA_reg_n_0_[7]\,
      O => \rDQBufferWaddrssA[7]_i_1_n_0\
    );
\rDQBufferWaddrssA[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0800"
    )
        port map (
      I0 => \rDQBufferWaddrssA[13]_i_3_n_0\,
      I1 => \rDQBufferWaddrssA_reg_n_0_[7]\,
      I2 => \rDQBufferWaddrssA[9]_i_2_n_0\,
      I3 => \rDQBufferWaddrssA_reg_n_0_[6]\,
      I4 => \rDQBufferWaddrssA_reg_n_0_[8]\,
      O => \rDQBufferWaddrssA[8]_i_1_n_0\
    );
\rDQBufferWaddrssA[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AAAAAA08000000"
    )
        port map (
      I0 => \rDQBufferWaddrssA[13]_i_3_n_0\,
      I1 => \rDQBufferWaddrssA_reg_n_0_[6]\,
      I2 => \rDQBufferWaddrssA[9]_i_2_n_0\,
      I3 => \rDQBufferWaddrssA_reg_n_0_[7]\,
      I4 => \rDQBufferWaddrssA_reg_n_0_[8]\,
      I5 => \rDQBufferWaddrssA_reg_n_0_[9]\,
      O => \rDQBufferWaddrssA[9]_i_1_n_0\
    );
\rDQBufferWaddrssA[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \rDQBufferWaddrssA_reg_n_0_[5]\,
      I1 => \rDQBufferWaddrssA_reg_n_0_[2]\,
      I2 => \rDQBufferWaddrssA_reg_n_0_[1]\,
      I3 => \rDQBufferWaddrssA_reg_n_0_[0]\,
      I4 => \rDQBufferWaddrssA_reg_n_0_[3]\,
      I5 => \rDQBufferWaddrssA_reg_n_0_[4]\,
      O => \rDQBufferWaddrssA[9]_i_2_n_0\
    );
\rDQBufferWaddrssA_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rDQBufferWaddrssA,
      CLR => iReset,
      D => \rDQBufferWaddrssA[0]_i_1_n_0\,
      Q => \rDQBufferWaddrssA_reg_n_0_[0]\
    );
\rDQBufferWaddrssA_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rDQBufferWaddrssA,
      CLR => iReset,
      D => \rDQBufferWaddrssA[10]_i_1_n_0\,
      Q => \rDQBufferWaddrssA_reg_n_0_[10]\
    );
\rDQBufferWaddrssA_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rDQBufferWaddrssA,
      CLR => iReset,
      D => \rDQBufferWaddrssA[11]_i_1_n_0\,
      Q => \rDQBufferWaddrssA_reg_n_0_[11]\
    );
\rDQBufferWaddrssA_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rDQBufferWaddrssA,
      CLR => iReset,
      D => \rDQBufferWaddrssA[12]_i_1_n_0\,
      Q => \rDQBufferWaddrssA_reg_n_0_[12]\
    );
\rDQBufferWaddrssA_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rDQBufferWaddrssA,
      CLR => iReset,
      D => \rDQBufferWaddrssA[13]_i_2_n_0\,
      Q => \rDQBufferWaddrssA_reg_n_0_[13]\
    );
\rDQBufferWaddrssA_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rDQBufferWaddrssA,
      CLR => iReset,
      D => \rDQBufferWaddrssA[1]_i_1_n_0\,
      Q => \rDQBufferWaddrssA_reg_n_0_[1]\
    );
\rDQBufferWaddrssA_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rDQBufferWaddrssA,
      CLR => iReset,
      D => \rDQBufferWaddrssA[2]_i_1_n_0\,
      Q => \rDQBufferWaddrssA_reg_n_0_[2]\
    );
\rDQBufferWaddrssA_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rDQBufferWaddrssA,
      CLR => iReset,
      D => \rDQBufferWaddrssA[3]_i_1_n_0\,
      Q => \rDQBufferWaddrssA_reg_n_0_[3]\
    );
\rDQBufferWaddrssA_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rDQBufferWaddrssA,
      CLR => iReset,
      D => \rDQBufferWaddrssA[4]_i_1_n_0\,
      Q => \rDQBufferWaddrssA_reg_n_0_[4]\
    );
\rDQBufferWaddrssA_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rDQBufferWaddrssA,
      CLR => iReset,
      D => \rDQBufferWaddrssA[5]_i_1_n_0\,
      Q => \rDQBufferWaddrssA_reg_n_0_[5]\
    );
\rDQBufferWaddrssA_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rDQBufferWaddrssA,
      CLR => iReset,
      D => \rDQBufferWaddrssA[6]_i_1_n_0\,
      Q => \rDQBufferWaddrssA_reg_n_0_[6]\
    );
\rDQBufferWaddrssA_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rDQBufferWaddrssA,
      CLR => iReset,
      D => \rDQBufferWaddrssA[7]_i_1_n_0\,
      Q => \rDQBufferWaddrssA_reg_n_0_[7]\
    );
\rDQBufferWaddrssA_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rDQBufferWaddrssA,
      CLR => iReset,
      D => \rDQBufferWaddrssA[8]_i_1_n_0\,
      Q => \rDQBufferWaddrssA_reg_n_0_[8]\
    );
\rDQBufferWaddrssA_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rDQBufferWaddrssA,
      CLR => iReset,
      D => \rDQBufferWaddrssA[9]_i_1_n_0\,
      Q => \rDQBufferWaddrssA_reg_n_0_[9]\
    );
rDQBufferWenableA_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \rPI_BUFF_OutSel__0\(1),
      I1 => \rDQI_nxt_state__0\(5),
      I2 => \rDQI_nxt_state__0\(4),
      I3 => \rDQI_nxt_state__0\(3),
      O => rDQBufferWenableA
    );
rDQBufferWenableA_reg: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => \rPI_BUFF_RE__0\,
      CLR => iReset,
      D => rDQBufferWenableA,
      Q => rDQBufferWenableA_reg_n_0
    );
rDQICounter0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => \rDQICounter_reg_n_0_[1]\,
      CI_TOP => '0',
      CO(7) => rDQICounter0_carry_n_0,
      CO(6) => rDQICounter0_carry_n_1,
      CO(5) => rDQICounter0_carry_n_2,
      CO(4) => rDQICounter0_carry_n_3,
      CO(3) => rDQICounter0_carry_n_4,
      CO(2) => rDQICounter0_carry_n_5,
      CO(1) => rDQICounter0_carry_n_6,
      CO(0) => rDQICounter0_carry_n_7,
      DI(7 downto 0) => B"00000000",
      O(7) => rDQICounter0_carry_n_8,
      O(6) => rDQICounter0_carry_n_9,
      O(5) => rDQICounter0_carry_n_10,
      O(4) => rDQICounter0_carry_n_11,
      O(3) => rDQICounter0_carry_n_12,
      O(2) => rDQICounter0_carry_n_13,
      O(1) => rDQICounter0_carry_n_14,
      O(0) => rDQICounter0_carry_n_15,
      S(7 downto 0) => p_1_in(7 downto 0)
    );
\rDQICounter0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => rDQICounter0_carry_n_0,
      CI_TOP => '0',
      CO(7) => \NLW_rDQICounter0_carry__0_CO_UNCONNECTED\(7),
      CO(6) => \rDQICounter0_carry__0_n_1\,
      CO(5) => \rDQICounter0_carry__0_n_2\,
      CO(4) => \rDQICounter0_carry__0_n_3\,
      CO(3) => \rDQICounter0_carry__0_n_4\,
      CO(2) => \rDQICounter0_carry__0_n_5\,
      CO(1) => \rDQICounter0_carry__0_n_6\,
      CO(0) => \rDQICounter0_carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \rDQICounter0_carry__0_n_8\,
      O(6) => \rDQICounter0_carry__0_n_9\,
      O(5) => \rDQICounter0_carry__0_n_10\,
      O(4) => \rDQICounter0_carry__0_n_11\,
      O(3) => \rDQICounter0_carry__0_n_12\,
      O(2) => \rDQICounter0_carry__0_n_13\,
      O(1) => \rDQICounter0_carry__0_n_14\,
      O(0) => \rDQICounter0_carry__0_n_15\,
      S(7 downto 0) => p_1_in(15 downto 8)
    );
\rDQICounter[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rDQI_nxt_state__0\(3),
      I1 => \rDQICounter0_carry__0_n_15\,
      O => \rDQICounter[10]_i_1_n_0\
    );
\rDQICounter[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rDQI_nxt_state__0\(3),
      I1 => \rDQICounter0_carry__0_n_14\,
      O => \rDQICounter[11]_i_1_n_0\
    );
\rDQICounter[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rDQI_nxt_state__0\(3),
      I1 => \rDQICounter0_carry__0_n_13\,
      O => \rDQICounter[12]_i_1_n_0\
    );
\rDQICounter[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rDQI_nxt_state__0\(3),
      I1 => \rDQICounter0_carry__0_n_12\,
      O => \rDQICounter[13]_i_1_n_0\
    );
\rDQICounter[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rDQI_nxt_state__0\(3),
      I1 => \rDQICounter0_carry__0_n_11\,
      O => \rDQICounter[14]_i_1_n_0\
    );
\rDQICounter[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rDQI_nxt_state__0\(3),
      I1 => \rDQICounter0_carry__0_n_10\,
      O => \rDQICounter[15]_i_1_n_0\
    );
\rDQICounter[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rDQI_nxt_state__0\(3),
      I1 => \rDQICounter0_carry__0_n_9\,
      O => \rDQICounter[16]_i_1_n_0\
    );
\rDQICounter[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010110"
    )
        port map (
      I0 => \rDQI_nxt_state__0\(8),
      I1 => \rPI_BUFF_OutSel__0\(2),
      I2 => \rDQI_nxt_state__0\(2),
      I3 => \rDQI_nxt_state__0\(1),
      I4 => \rDQI_nxt_state__0\(3),
      O => rDQICounter
    );
\rDQICounter[17]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rDQI_nxt_state__0\(3),
      I1 => \rDQICounter0_carry__0_n_8\,
      O => \rDQICounter[17]_i_2_n_0\
    );
\rDQICounter[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rDQI_nxt_state__0\(3),
      I1 => \rDQICounter_reg_n_0_[1]\,
      O => \rDQICounter[1]_i_1_n_0\
    );
\rDQICounter[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \rDQI_nxt_state__0\(2),
      I1 => \rDQI_nxt_state__0\(1),
      I2 => rDQICounter0_carry_n_15,
      O => \rDQICounter[2]_i_1_n_0\
    );
\rDQICounter[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rDQI_nxt_state__0\(3),
      I1 => rDQICounter0_carry_n_14,
      O => \rDQICounter[3]_i_1_n_0\
    );
\rDQICounter[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rDQI_nxt_state__0\(3),
      I1 => rDQICounter0_carry_n_13,
      O => \rDQICounter[4]_i_1_n_0\
    );
\rDQICounter[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rDQI_nxt_state__0\(3),
      I1 => rDQICounter0_carry_n_12,
      O => \rDQICounter[5]_i_1_n_0\
    );
\rDQICounter[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rDQI_nxt_state__0\(3),
      I1 => rDQICounter0_carry_n_11,
      O => \rDQICounter[6]_i_1_n_0\
    );
\rDQICounter[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rDQI_nxt_state__0\(3),
      I1 => rDQICounter0_carry_n_10,
      O => \rDQICounter[7]_i_1_n_0\
    );
\rDQICounter[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rDQI_nxt_state__0\(3),
      I1 => rDQICounter0_carry_n_9,
      O => \rDQICounter[8]_i_1_n_0\
    );
\rDQICounter[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rDQI_nxt_state__0\(3),
      I1 => rDQICounter0_carry_n_8,
      O => \rDQICounter[9]_i_1_n_0\
    );
\rDQICounter_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rDQICounter,
      CLR => iReset,
      D => \rDQICounter[10]_i_1_n_0\,
      Q => p_1_in(8)
    );
\rDQICounter_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rDQICounter,
      CLR => iReset,
      D => \rDQICounter[11]_i_1_n_0\,
      Q => p_1_in(9)
    );
\rDQICounter_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rDQICounter,
      CLR => iReset,
      D => \rDQICounter[12]_i_1_n_0\,
      Q => p_1_in(10)
    );
\rDQICounter_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rDQICounter,
      CLR => iReset,
      D => \rDQICounter[13]_i_1_n_0\,
      Q => p_1_in(11)
    );
\rDQICounter_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rDQICounter,
      CLR => iReset,
      D => \rDQICounter[14]_i_1_n_0\,
      Q => p_1_in(12)
    );
\rDQICounter_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rDQICounter,
      CLR => iReset,
      D => \rDQICounter[15]_i_1_n_0\,
      Q => p_1_in(13)
    );
\rDQICounter_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rDQICounter,
      CLR => iReset,
      D => \rDQICounter[16]_i_1_n_0\,
      Q => p_1_in(14)
    );
\rDQICounter_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rDQICounter,
      CLR => iReset,
      D => \rDQICounter[17]_i_2_n_0\,
      Q => p_1_in(15)
    );
\rDQICounter_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rDQICounter,
      CLR => iReset,
      D => \rDQICounter[1]_i_1_n_0\,
      Q => \rDQICounter_reg_n_0_[1]\
    );
\rDQICounter_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => iSystemClock,
      CE => rDQICounter,
      D => \rDQICounter[2]_i_1_n_0\,
      PRE => iReset,
      Q => p_1_in(0)
    );
\rDQICounter_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rDQICounter,
      CLR => iReset,
      D => \rDQICounter[3]_i_1_n_0\,
      Q => p_1_in(1)
    );
\rDQICounter_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rDQICounter,
      CLR => iReset,
      D => \rDQICounter[4]_i_1_n_0\,
      Q => p_1_in(2)
    );
\rDQICounter_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rDQICounter,
      CLR => iReset,
      D => \rDQICounter[5]_i_1_n_0\,
      Q => p_1_in(3)
    );
\rDQICounter_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rDQICounter,
      CLR => iReset,
      D => \rDQICounter[6]_i_1_n_0\,
      Q => p_1_in(4)
    );
\rDQICounter_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rDQICounter,
      CLR => iReset,
      D => \rDQICounter[7]_i_1_n_0\,
      Q => p_1_in(5)
    );
\rDQICounter_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rDQICounter,
      CLR => iReset,
      D => \rDQICounter[8]_i_1_n_0\,
      Q => p_1_in(6)
    );
\rDQICounter_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rDQICounter,
      CLR => iReset,
      D => \rDQICounter[9]_i_1_n_0\,
      Q => p_1_in(7)
    );
rDQIDone_reg: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => \rPI_BUFF_RE__0\,
      CLR => iReset,
      D => \rDQI_nxt_state__0\(8),
      Q => \^rdqidone_reg_0\
    );
\rDQI_cur_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDDDFDDDFDDD"
    )
        port map (
      I0 => rDQI_nxt_state_n_0,
      I1 => rTIM_cur_state(0),
      I2 => rDQI_cur_state(8),
      I3 => \^rdqidone_reg_1\,
      I4 => \rDQO_cur_state_reg[2]_0\,
      I5 => \^rdqi_cur_state_reg[1]_0\(0),
      O => \rDQI_nxt_state__0\(1)
    );
\rDQI_cur_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22F20000"
    )
        port map (
      I0 => rDQI_cur_state(2),
      I1 => \wDQIOStart__15\,
      I2 => \^rdqi_cur_state_reg[1]_0\(0),
      I3 => \rDQO_cur_state_reg[2]_0\,
      I4 => rDQI_nxt_state_n_0,
      O => \rDQI_nxt_state__0\(2)
    );
\rDQI_cur_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F222222200000000"
    )
        port map (
      I0 => rDQI_cur_state(3),
      I1 => \wDQILoopDone__30\,
      I2 => rDQI_cur_state(2),
      I3 => \wJOB_9BorMore__13\,
      I4 => \wDQIOStart__15\,
      I5 => rDQI_nxt_state_n_0,
      O => \rDQI_nxt_state__0\(3)
    );
\rDQI_cur_state[3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => p_1_in(12),
      I1 => \rNumOfData_reg_n_0_[14]\,
      I2 => rOption_reg_n_0,
      I3 => \rNumOfData_reg_n_0_[12]\,
      O => \rDQI_cur_state[3]_i_10_n_0\
    );
\rDQI_cur_state[3]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \rNumOfData_reg_n_0_[15]\,
      I1 => rOption_reg_n_0,
      O => \rDQI_cur_state[3]_i_11_n_0\
    );
\rDQI_cur_state[3]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => \rNumOfData_reg_n_0_[5]\,
      I1 => rOption_reg_n_0,
      I2 => \rNumOfData_reg_n_0_[3]\,
      I3 => p_1_in(3),
      O => \rDQI_cur_state[3]_i_12_n_0\
    );
\rDQI_cur_state[3]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => \rNumOfData_reg_n_0_[6]\,
      I1 => rOption_reg_n_0,
      I2 => \rNumOfData_reg_n_0_[4]\,
      I3 => p_1_in(4),
      O => \rDQI_cur_state[3]_i_13_n_0\
    );
\rDQI_cur_state[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \rDQI_cur_state[3]_i_3_n_0\,
      I1 => \rDQI_cur_state[3]_i_4_n_0\,
      I2 => \rDQI_cur_state[3]_i_5_n_0\,
      I3 => \rDQI_cur_state[3]_i_6_n_0\,
      I4 => \rDQI_cur_state[3]_i_7_n_0\,
      I5 => \rDQI_cur_state[3]_i_8_n_0\,
      O => \wDQILoopDone__30\
    );
\rDQI_cur_state[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8FFFFFFFF47B8"
    )
        port map (
      I0 => \rNumOfData_reg_n_0_[10]\,
      I1 => rOption_reg_n_0,
      I2 => \rNumOfData_reg_n_0_[12]\,
      I3 => p_1_in(10),
      I4 => \p_0_in__0__0\(10),
      I5 => p_1_in(9),
      O => \rDQI_cur_state[3]_i_3_n_0\
    );
\rDQI_cur_state[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8FFFFFFFF47B8"
    )
        port map (
      I0 => \rNumOfData_reg_n_0_[7]\,
      I1 => rOption_reg_n_0,
      I2 => \rNumOfData_reg_n_0_[9]\,
      I3 => p_1_in(7),
      I4 => \p_0_in__0__0\(7),
      I5 => p_1_in(6),
      O => \rDQI_cur_state[3]_i_4_n_0\
    );
\rDQI_cur_state[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF656A656AFFFF"
    )
        port map (
      I0 => p_1_in(11),
      I1 => \rNumOfData_reg_n_0_[11]\,
      I2 => rOption_reg_n_0,
      I3 => \rNumOfData_reg_n_0_[13]\,
      I4 => p_1_in(8),
      I5 => wRELoopDone_carry_i_10_n_0,
      O => \rDQI_cur_state[3]_i_5_n_0\
    );
\rDQI_cur_state[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000820082000000"
    )
        port map (
      I0 => \rDQI_cur_state[3]_i_9_n_0\,
      I1 => \p_0_in__0__0\(14),
      I2 => p_1_in(13),
      I3 => \rDQI_cur_state[3]_i_10_n_0\,
      I4 => p_1_in(15),
      I5 => \rDQI_cur_state[3]_i_11_n_0\,
      O => \rDQI_cur_state[3]_i_6_n_0\
    );
\rDQI_cur_state[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656AFFFFFFFF656A"
    )
        port map (
      I0 => p_1_in(5),
      I1 => \rNumOfData_reg_n_0_[5]\,
      I2 => rOption_reg_n_0,
      I3 => \rNumOfData_reg_n_0_[7]\,
      I4 => p_1_in(2),
      I5 => \p_0_in__0__0\(3),
      O => \rDQI_cur_state[3]_i_7_n_0\
    );
\rDQI_cur_state[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \p_0_in__12\(1),
      I1 => p_1_in(0),
      I2 => \p_0_in__0__0\(2),
      I3 => p_1_in(1),
      I4 => \rDQI_cur_state[3]_i_12_n_0\,
      I5 => \rDQI_cur_state[3]_i_13_n_0\,
      O => \rDQI_cur_state[3]_i_8_n_0\
    );
\rDQI_cur_state[3]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => p_1_in(14),
      I1 => \rNumOfData_reg_n_0_[14]\,
      I2 => rOption_reg_n_0,
      O => \rDQI_cur_state[3]_i_9_n_0\
    );
\rDQI_cur_state[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAFFEA00000000"
    )
        port map (
      I0 => \rDQI_cur_state[4]_i_2_n_0\,
      I1 => \wDQIOStart__15\,
      I2 => \rDQI_cur_state[4]_i_3_n_0\,
      I3 => rDQI_cur_state(4),
      I4 => rUpperPI_DQ,
      I5 => rDQI_nxt_state_n_0,
      O => \rDQI_nxt_state__0\(4)
    );
\rDQI_cur_state[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8000000"
    )
        port map (
      I0 => \wJOB_9BorMore__13\,
      I1 => rOption_reg_n_0,
      I2 => \rNumOfData_reg_n_0_[1]\,
      I3 => rDQI_cur_state(3),
      I4 => \wDQILoopDone__30\,
      O => \rDQI_cur_state[4]_i_2_n_0\
    );
\rDQI_cur_state[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222200000002000"
    )
        port map (
      I0 => rDQI_cur_state(2),
      I1 => \wJOB_9BorMore__13\,
      I2 => \rNumOfData_reg_n_0_[1]\,
      I3 => \rNumOfData_reg_n_0_[2]\,
      I4 => rOption_reg_n_0,
      I5 => \rNumOfData_reg_n_0_[0]\,
      O => \rDQI_cur_state[4]_i_3_n_0\
    );
\rDQI_cur_state[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABAFFBA00000000"
    )
        port map (
      I0 => \rDQI_cur_state[5]_i_2_n_0\,
      I1 => \wJOB_9BorMore__13\,
      I2 => \rDQI_cur_state[5]_i_4_n_0\,
      I3 => rDQI_cur_state(5),
      I4 => rUpperPI_DQ,
      I5 => rDQI_nxt_state_n_0,
      O => \rDQI_nxt_state__0\(5)
    );
\rDQI_cur_state[5]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \rNumOfData_reg_n_0_[4]\,
      I1 => \rNumOfData_reg_n_0_[2]\,
      I2 => \rNumOfData_reg_n_0_[5]\,
      I3 => rOption_reg_n_0,
      I4 => \rNumOfData_reg_n_0_[3]\,
      O => \rDQI_cur_state[5]_i_10_n_0\
    );
\rDQI_cur_state[5]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => empty,
      I1 => \rDQI_cur_state[7]_i_10_n_0\,
      I2 => \wJOB_9BorMore__13\,
      O => \rDQI_cur_state[5]_i_11_n_0\
    );
\rDQI_cur_state[5]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => rDQI_cur_state(2),
      I1 => \wJOB_9BorMore__13\,
      I2 => \rNumOfData_reg_n_0_[2]\,
      I3 => rOption_reg_n_0,
      I4 => \rNumOfData_reg_n_0_[1]\,
      O => \rDQI_cur_state[5]_i_12_n_0\
    );
\rDQI_cur_state[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \rNumOfData_reg_n_0_[1]\,
      I1 => rOption_reg_n_0,
      I2 => rDQI_cur_state(3),
      I3 => \wDQILoopDone__30\,
      O => \rDQI_cur_state[5]_i_2_n_0\
    );
\rDQI_cur_state[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \rDQI_cur_state[5]_i_5_n_0\,
      I1 => \rDQI_cur_state[5]_i_6_n_0\,
      I2 => \rDQI_cur_state[5]_i_7_n_0\,
      I3 => \rDQI_cur_state[5]_i_8_n_0\,
      I4 => \rDQI_cur_state[5]_i_9_n_0\,
      I5 => \rDQI_cur_state[5]_i_10_n_0\,
      O => \wJOB_9BorMore__13\
    );
\rDQI_cur_state[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFE00FE00FE00"
    )
        port map (
      I0 => \rDQI_cur_state[5]_i_11_n_0\,
      I1 => \rDQI_cur_state[6]_i_4_n_0\,
      I2 => \rDQI_cur_state[7]_i_3_n_0\,
      I3 => \rDQI_cur_state[5]_i_12_n_0\,
      I4 => \wDQILoopDone__30\,
      I5 => rDQI_cur_state(3),
      O => \rDQI_cur_state[5]_i_4_n_0\
    );
\rDQI_cur_state[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \rNumOfData_reg_n_0_[11]\,
      I1 => \rNumOfData_reg_n_0_[9]\,
      I2 => \rNumOfData_reg_n_0_[8]\,
      I3 => rOption_reg_n_0,
      I4 => \rNumOfData_reg_n_0_[6]\,
      O => \rDQI_cur_state[5]_i_5_n_0\
    );
\rDQI_cur_state[5]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \rNumOfData_reg_n_0_[9]\,
      I1 => \rNumOfData_reg_n_0_[7]\,
      I2 => \rNumOfData_reg_n_0_[6]\,
      I3 => rOption_reg_n_0,
      I4 => \rNumOfData_reg_n_0_[4]\,
      O => \rDQI_cur_state[5]_i_6_n_0\
    );
\rDQI_cur_state[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFFAFFEA"
    )
        port map (
      I0 => \rNumOfData_reg_n_0_[14]\,
      I1 => \rNumOfData_reg_n_0_[10]\,
      I2 => rOption_reg_n_0,
      I3 => \rNumOfData_reg_n_0_[12]\,
      I4 => \rNumOfData_reg_n_0_[13]\,
      I5 => \rNumOfData_reg_n_0_[15]\,
      O => \rDQI_cur_state[5]_i_7_n_0\
    );
\rDQI_cur_state[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFCCFAFAFFCC"
    )
        port map (
      I0 => \rNumOfData_reg_n_0_[11]\,
      I1 => \rNumOfData_reg_n_0_[13]\,
      I2 => \rNumOfData_reg_n_0_[8]\,
      I3 => \rNumOfData_reg_n_0_[10]\,
      I4 => rOption_reg_n_0,
      I5 => \rNumOfData_reg_n_0_[15]\,
      O => \rDQI_cur_state[5]_i_8_n_0\
    );
\rDQI_cur_state[5]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \rNumOfData_reg_n_0_[7]\,
      I1 => \rNumOfData_reg_n_0_[5]\,
      I2 => \rNumOfData_reg_n_0_[3]\,
      I3 => rOption_reg_n_0,
      I4 => \rNumOfData_reg_n_0_[1]\,
      O => \rDQI_cur_state[5]_i_9_n_0\
    );
\rDQI_cur_state[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF88F8800000000"
    )
        port map (
      I0 => \wDQIOStart__15\,
      I1 => \rDQI_cur_state[6]_i_3_n_0\,
      I2 => rUpperPI_DQ,
      I3 => rDQI_cur_state(6),
      I4 => rDQI_cur_state(4),
      I5 => rDQI_nxt_state_n_0,
      O => \rDQI_nxt_state__0\(6)
    );
\rDQI_cur_state[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF40"
    )
        port map (
      I0 => empty,
      I1 => \rDQI_cur_state[7]_i_10_n_0\,
      I2 => \wJOB_9BorMore__13\,
      I3 => \rDQI_cur_state[6]_i_4_n_0\,
      I4 => \rDQI_cur_state[7]_i_3_n_0\,
      O => \wDQIOStart__15\
    );
\rDQI_cur_state[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000474400000000"
    )
        port map (
      I0 => \rNumOfData_reg_n_0_[0]\,
      I1 => rOption_reg_n_0,
      I2 => \rNumOfData_reg_n_0_[2]\,
      I3 => \rNumOfData_reg_n_0_[1]\,
      I4 => \wJOB_9BorMore__13\,
      I5 => rDQI_cur_state(2),
      O => \rDQI_cur_state[6]_i_3_n_0\
    );
\rDQI_cur_state[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C8000000080000"
    )
        port map (
      I0 => rPI_ValidFlag(1),
      I1 => \p_0_in__12\(1),
      I2 => wRELoopDone_carry_i_19_n_0,
      I3 => \wJOB_9BorMore__13\,
      I4 => \rDQI_cur_state[7]_i_10_n_0\,
      I5 => rPI_ValidFlag(0),
      O => \rDQI_cur_state[6]_i_4_n_0\
    );
\rDQI_cur_state[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE000000000"
    )
        port map (
      I0 => \rDQI_cur_state[7]_i_2_n_0\,
      I1 => \rDQI_cur_state[7]_i_3_n_0\,
      I2 => \rDQI_cur_state[7]_i_4_n_0\,
      I3 => \rDQI_cur_state[7]_i_5_n_0\,
      I4 => \rDQI_cur_state[7]_i_6_n_0\,
      I5 => rDQI_nxt_state_n_0,
      O => \rDQI_nxt_state__0\(7)
    );
\rDQI_cur_state[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFB"
    )
        port map (
      I0 => \rDQI_cur_state[7]_i_15_n_0\,
      I1 => \^rrec_cur_state_reg[1]_0\(0),
      I2 => rREC_cur_state(6),
      I3 => rTIM_cur_state(0),
      I4 => rREC_cur_state(7),
      I5 => \rDQI_cur_state[7]_i_16_n_0\,
      O => \rDQI_cur_state[7]_i_10_n_0\
    );
\rDQI_cur_state[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => rTIM_cur_state(0),
      I1 => rREC_cur_state(7),
      I2 => rREC_cur_state(2),
      I3 => rREC_cur_state(3),
      O => \rDQI_cur_state[7]_i_11_n_0\
    );
\rDQI_cur_state[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => rREC_cur_state(4),
      I1 => rREC_cur_state(5),
      I2 => \^rrec_cur_state_reg[1]_0\(0),
      I3 => rREC_cur_state(6),
      O => \rDQI_cur_state[7]_i_12_n_0\
    );
\rDQI_cur_state[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => rREC_cur_state(2),
      I1 => rREC_cur_state(3),
      I2 => rREC_cur_state(7),
      I3 => \^rrec_cur_state_reg[1]_0\(0),
      O => \rDQI_cur_state[7]_i_13_n_0\
    );
\rDQI_cur_state[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => rREC_cur_state(4),
      I1 => rREC_cur_state(5),
      I2 => rTIM_cur_state(0),
      I3 => rREC_cur_state(6),
      O => \rDQI_cur_state[7]_i_14_n_0\
    );
\rDQI_cur_state[7]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rREC_cur_state(5),
      I1 => rREC_cur_state(4),
      O => \rDQI_cur_state[7]_i_15_n_0\
    );
\rDQI_cur_state[7]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rREC_cur_state(3),
      I1 => rREC_cur_state(2),
      O => \rDQI_cur_state[7]_i_16_n_0\
    );
\rDQI_cur_state[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB0800000B080"
    )
        port map (
      I0 => \rDQI_cur_state[7]_i_7_n_0\,
      I1 => wRELoopDone_carry_i_19_n_0,
      I2 => \p_0_in__12\(1),
      I3 => \rDQI_cur_state[7]_i_8_n_0\,
      I4 => \wJOB_9BorMore__13\,
      I5 => \rDQI_cur_state[7]_i_9_n_0\,
      O => \rDQI_cur_state[7]_i_2_n_0\
    );
\rDQI_cur_state[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0032000000020000"
    )
        port map (
      I0 => rPI_ValidFlag(3),
      I1 => \p_0_in__12\(1),
      I2 => wRELoopDone_carry_i_19_n_0,
      I3 => \wJOB_9BorMore__13\,
      I4 => \rDQI_cur_state[7]_i_10_n_0\,
      I5 => rPI_ValidFlag(2),
      O => \rDQI_cur_state[7]_i_3_n_0\
    );
\rDQI_cur_state[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => rOption_reg_n_0,
      I1 => \rNumOfData_reg_n_0_[2]\,
      I2 => \rNumOfData_reg_n_0_[1]\,
      I3 => \wJOB_9BorMore__13\,
      I4 => rDQI_cur_state(2),
      O => \rDQI_cur_state[7]_i_4_n_0\
    );
\rDQI_cur_state[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rDQI_cur_state(7),
      I1 => rUpperPI_DQ,
      O => \rDQI_cur_state[7]_i_5_n_0\
    );
\rDQI_cur_state[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rDQI_cur_state(5),
      I1 => rUpperPI_DQ,
      O => \rDQI_cur_state[7]_i_6_n_0\
    );
\rDQI_cur_state[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE00000"
    )
        port map (
      I0 => \rDQI_cur_state[7]_i_11_n_0\,
      I1 => \rDQI_cur_state[7]_i_12_n_0\,
      I2 => \rDQI_cur_state[7]_i_13_n_0\,
      I3 => \rDQI_cur_state[7]_i_14_n_0\,
      I4 => rPI_ValidFlag(0),
      O => \rDQI_cur_state[7]_i_7_n_0\
    );
\rDQI_cur_state[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE00000"
    )
        port map (
      I0 => \rDQI_cur_state[7]_i_11_n_0\,
      I1 => \rDQI_cur_state[7]_i_12_n_0\,
      I2 => \rDQI_cur_state[7]_i_13_n_0\,
      I3 => \rDQI_cur_state[7]_i_14_n_0\,
      I4 => rPI_ValidFlag(1),
      O => \rDQI_cur_state[7]_i_8_n_0\
    );
\rDQI_cur_state[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EEE0"
    )
        port map (
      I0 => \rDQI_cur_state[7]_i_11_n_0\,
      I1 => \rDQI_cur_state[7]_i_12_n_0\,
      I2 => \rDQI_cur_state[7]_i_13_n_0\,
      I3 => \rDQI_cur_state[7]_i_14_n_0\,
      I4 => empty,
      O => \rDQI_cur_state[7]_i_9_n_0\
    );
\rDQI_cur_state[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF2222200000000"
    )
        port map (
      I0 => rDQI_cur_state(8),
      I1 => \^rdqidone_reg_1\,
      I2 => rDQI_cur_state(6),
      I3 => rDQI_cur_state(7),
      I4 => rUpperPI_DQ,
      I5 => rDQI_nxt_state_n_0,
      O => \rDQI_nxt_state__0\(8)
    );
\rDQI_cur_state_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \rDQI_nxt_state__0\(1),
      Q => \^rdqi_cur_state_reg[1]_0\(0)
    );
\rDQI_cur_state_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \rDQI_nxt_state__0\(2),
      Q => rDQI_cur_state(2)
    );
\rDQI_cur_state_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \rDQI_nxt_state__0\(3),
      Q => rDQI_cur_state(3)
    );
\rDQI_cur_state_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \rDQI_nxt_state__0\(4),
      Q => rDQI_cur_state(4)
    );
\rDQI_cur_state_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \rDQI_nxt_state__0\(5),
      Q => rDQI_cur_state(5)
    );
\rDQI_cur_state_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \rDQI_nxt_state__0\(6),
      Q => rDQI_cur_state(6)
    );
\rDQI_cur_state_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \rDQI_nxt_state__0\(7),
      Q => rDQI_cur_state(7)
    );
\rDQI_cur_state_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \rDQI_nxt_state__0\(8),
      Q => rDQI_cur_state(8)
    );
rDQI_nxt_state: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0012"
    )
        port map (
      I0 => rDQI_nxt_state_i_1_n_0,
      I1 => rDQI_nxt_state_i_2_n_0,
      I2 => rDQI_nxt_state_i_3_n_0,
      I3 => rDQI_nxt_state_i_4_n_0,
      O => rDQI_nxt_state_n_0
    );
rDQI_nxt_state_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0116"
    )
        port map (
      I0 => rTIM_cur_state(0),
      I1 => \^rdqi_cur_state_reg[1]_0\(0),
      I2 => rDQI_cur_state(2),
      I3 => rDQI_cur_state(3),
      O => rDQI_nxt_state_i_1_n_0
    );
rDQI_nxt_state_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEE8"
    )
        port map (
      I0 => rTIM_cur_state(0),
      I1 => \^rdqi_cur_state_reg[1]_0\(0),
      I2 => rDQI_cur_state(2),
      I3 => rDQI_cur_state(3),
      O => rDQI_nxt_state_i_2_n_0
    );
rDQI_nxt_state_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => rDQI_cur_state(4),
      I1 => rDQI_cur_state(5),
      I2 => rDQI_cur_state(6),
      I3 => rDQI_cur_state(7),
      I4 => rDQI_cur_state(8),
      O => rDQI_nxt_state_i_3_n_0
    );
rDQI_nxt_state_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEE8"
    )
        port map (
      I0 => rDQI_cur_state(4),
      I1 => rDQI_cur_state(5),
      I2 => rDQI_cur_state(6),
      I3 => rDQI_cur_state(7),
      I4 => rDQI_cur_state(8),
      O => rDQI_nxt_state_i_4_n_0
    );
\rDQOCounter[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \rDQBufferRaddressB_new_reg_n_0_[8]\,
      I1 => \rDQBufferRaddressB_old_reg_n_0_[8]\,
      I2 => rDQO_nxt_state(4),
      I3 => \wDQBufferRaddressB_01__0\,
      O => \rDQOCounter[10]_i_1_n_0\
    );
\rDQOCounter[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \rDQBufferRaddressB_new_reg_n_0_[9]\,
      I1 => \rDQBufferRaddressB_old_reg_n_0_[9]\,
      I2 => rDQO_nxt_state(4),
      I3 => \wDQBufferRaddressB_01__0\,
      O => \rDQOCounter[11]_i_1_n_0\
    );
\rDQOCounter[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \rDQBufferRaddressB_new_reg_n_0_[10]\,
      I1 => \rDQBufferRaddressB_old_reg_n_0_[10]\,
      I2 => rDQO_nxt_state(4),
      I3 => \wDQBufferRaddressB_01__0\,
      O => \rDQOCounter[12]_i_1_n_0\
    );
\rDQOCounter[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \rDQBufferRaddressB_new_reg_n_0_[11]\,
      I1 => \rDQBufferRaddressB_old_reg_n_0_[11]\,
      I2 => rDQO_nxt_state(4),
      I3 => \wDQBufferRaddressB_01__0\,
      O => \rDQOCounter[13]_i_1_n_0\
    );
\rDQOCounter[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \rDQBufferRaddressB_new_reg_n_0_[12]\,
      I1 => \rDQBufferRaddressB_old_reg_n_0_[12]\,
      I2 => rDQO_nxt_state(4),
      I3 => \wDQBufferRaddressB_01__0\,
      O => \rDQOCounter[14]_i_1_n_0\
    );
\rDQOCounter[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \rDQBufferRaddressB_new_reg_n_0_[0]\,
      I1 => \rDQBufferRaddressB_old_reg_n_0_[0]\,
      I2 => rDQO_nxt_state(4),
      I3 => \wDQBufferRaddressB_01__0\,
      O => \rDQOCounter[2]_i_1_n_0\
    );
\rDQOCounter[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \rDQBufferRaddressB_new_reg_n_0_[1]\,
      I1 => \rDQBufferRaddressB_old_reg_n_0_[1]\,
      I2 => rDQO_nxt_state(4),
      I3 => \wDQBufferRaddressB_01__0\,
      O => \rDQOCounter[3]_i_1_n_0\
    );
\rDQOCounter[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \rDQBufferRaddressB_new_reg_n_0_[2]\,
      I1 => \rDQBufferRaddressB_old_reg_n_0_[2]\,
      I2 => rDQO_nxt_state(4),
      I3 => \wDQBufferRaddressB_01__0\,
      O => \rDQOCounter[4]_i_1_n_0\
    );
\rDQOCounter[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \rDQBufferRaddressB_new_reg_n_0_[3]\,
      I1 => \rDQBufferRaddressB_old_reg_n_0_[3]\,
      I2 => rDQO_nxt_state(4),
      I3 => \wDQBufferRaddressB_01__0\,
      O => \rDQOCounter[5]_i_1_n_0\
    );
\rDQOCounter[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \rDQBufferRaddressB_new_reg_n_0_[4]\,
      I1 => \rDQBufferRaddressB_old_reg_n_0_[4]\,
      I2 => rDQO_nxt_state(4),
      I3 => \wDQBufferRaddressB_01__0\,
      O => \rDQOCounter[6]_i_1_n_0\
    );
\rDQOCounter[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \rDQBufferRaddressB_new_reg_n_0_[5]\,
      I1 => \rDQBufferRaddressB_old_reg_n_0_[5]\,
      I2 => rDQO_nxt_state(4),
      I3 => \wDQBufferRaddressB_01__0\,
      O => \rDQOCounter[7]_i_1_n_0\
    );
\rDQOCounter[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \rDQBufferRaddressB_new_reg_n_0_[6]\,
      I1 => \rDQBufferRaddressB_old_reg_n_0_[6]\,
      I2 => rDQO_nxt_state(4),
      I3 => \wDQBufferRaddressB_01__0\,
      O => \rDQOCounter[8]_i_1_n_0\
    );
\rDQOCounter[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \rDQBufferRaddressB_new_reg_n_0_[7]\,
      I1 => \rDQBufferRaddressB_old_reg_n_0_[7]\,
      I2 => rDQO_nxt_state(4),
      I3 => \wDQBufferRaddressB_01__0\,
      O => \rDQOCounter[9]_i_1_n_0\
    );
\rDQOCounter_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rDQOCounter,
      CLR => iReset,
      D => \rDQOCounter[10]_i_1_n_0\,
      Q => \rDQOCounter_reg_n_0_[10]\
    );
\rDQOCounter_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rDQOCounter,
      CLR => iReset,
      D => \rDQOCounter[11]_i_1_n_0\,
      Q => \rDQOCounter_reg_n_0_[11]\
    );
\rDQOCounter_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rDQOCounter,
      CLR => iReset,
      D => \rDQOCounter[12]_i_1_n_0\,
      Q => \rDQOCounter_reg_n_0_[12]\
    );
\rDQOCounter_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rDQOCounter,
      CLR => iReset,
      D => \rDQOCounter[13]_i_1_n_0\,
      Q => \rDQOCounter_reg_n_0_[13]\
    );
\rDQOCounter_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rDQOCounter,
      CLR => iReset,
      D => \rDQOCounter[14]_i_1_n_0\,
      Q => \rDQOCounter_reg_n_0_[14]\
    );
\rDQOCounter_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rDQOCounter,
      CLR => iReset,
      D => \rDQOCounter[2]_i_1_n_0\,
      Q => \rDQOCounter_reg_n_0_[2]\
    );
\rDQOCounter_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rDQOCounter,
      CLR => iReset,
      D => \rDQOCounter[3]_i_1_n_0\,
      Q => \rDQOCounter_reg_n_0_[3]\
    );
\rDQOCounter_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rDQOCounter,
      CLR => iReset,
      D => \rDQOCounter[4]_i_1_n_0\,
      Q => \rDQOCounter_reg_n_0_[4]\
    );
\rDQOCounter_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rDQOCounter,
      CLR => iReset,
      D => \rDQOCounter[5]_i_1_n_0\,
      Q => \rDQOCounter_reg_n_0_[5]\
    );
\rDQOCounter_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rDQOCounter,
      CLR => iReset,
      D => \rDQOCounter[6]_i_1_n_0\,
      Q => \rDQOCounter_reg_n_0_[6]\
    );
\rDQOCounter_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rDQOCounter,
      CLR => iReset,
      D => \rDQOCounter[7]_i_1_n_0\,
      Q => \rDQOCounter_reg_n_0_[7]\
    );
\rDQOCounter_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rDQOCounter,
      CLR => iReset,
      D => \rDQOCounter[8]_i_1_n_0\,
      Q => \rDQOCounter_reg_n_0_[8]\
    );
\rDQOCounter_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rDQOCounter,
      CLR => iReset,
      D => \rDQOCounter[9]_i_1_n_0\,
      Q => \rDQOCounter_reg_n_0_[9]\
    );
rDQODone_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010116"
    )
        port map (
      I0 => \rDQO_nxt_state__0\(1),
      I1 => \rDQO_nxt_state__0\(2),
      I2 => rDQO_nxt_state(4),
      I3 => \rDQO_nxt_state__0\(5),
      I4 => \rDQO_nxt_state__0\(6),
      I5 => \rDQO_nxt_state__0\(3),
      O => rReadValid
    );
rDQODone_reg: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rReadValid,
      CLR => iReset,
      D => \rDQO_nxt_state__0\(6),
      Q => \^rdqodone_reg_0\
    );
\rDQO_cur_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDDDFDDDFDDD"
    )
        port map (
      I0 => \rDQO_nxt_state_inferred__2/i__n_0\,
      I1 => rTIM_cur_state(0),
      I2 => rDQO_cur_state(6),
      I3 => \^rdqidone_reg_1\,
      I4 => \rDQO_cur_state_reg[2]_0\,
      I5 => rDQO_cur_state(1),
      O => \rDQO_nxt_state__0\(1)
    );
\rDQO_cur_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22F20000"
    )
        port map (
      I0 => rDQO_cur_state(2),
      I1 => \wDQIOStart__15\,
      I2 => rDQO_cur_state(1),
      I3 => \rDQO_cur_state_reg[2]_0\,
      I4 => \rDQO_nxt_state_inferred__2/i__n_0\,
      O => \rDQO_nxt_state__0\(2)
    );
\rDQO_cur_state[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2220000"
    )
        port map (
      I0 => \rDQO_cur_state[4]_i_2_n_0\,
      I1 => wDQBufferValid,
      I2 => rDQO_cur_state(2),
      I3 => \wDQIOStart__15\,
      I4 => \rDQO_nxt_state_inferred__2/i__n_0\,
      O => \rDQO_nxt_state__0\(3)
    );
\rDQO_cur_state[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => wDQBufferValid,
      I1 => \rDQO_nxt_state_inferred__2/i__n_0\,
      I2 => \rDQO_cur_state[4]_i_2_n_0\,
      O => \rDQO_nxt_state__0\(4)
    );
\rDQO_cur_state[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5400"
    )
        port map (
      I0 => \^wdqoloopdone__0__0\,
      I1 => rDQO_cur_state(4),
      I2 => rDQO_cur_state(5),
      I3 => wPM_ReadReady_PCG_PM,
      I4 => rDQO_cur_state(3),
      O => \rDQO_cur_state[4]_i_2_n_0\
    );
\rDQO_cur_state[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => wPM_ReadReady_PCG_PM,
      I1 => \rDQO_nxt_state_inferred__2/i__n_0\,
      I2 => rDQO_cur_state(4),
      I3 => rDQO_cur_state(5),
      O => \rDQO_nxt_state__0\(5)
    );
\rDQO_cur_state[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2220000"
    )
        port map (
      I0 => rDQO_cur_state(6),
      I1 => \^rdqidone_reg_1\,
      I2 => \rDQO_cur_state[6]_i_2_n_0\,
      I3 => \^wdqoloopdone__0__0\,
      I4 => \rDQO_nxt_state_inferred__2/i__n_0\,
      O => \rDQO_nxt_state__0\(6)
    );
\rDQO_cur_state[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => rDQO_cur_state(4),
      I1 => rDQO_cur_state(5),
      I2 => wPM_ReadReady_PCG_PM,
      O => \rDQO_cur_state[6]_i_2_n_0\
    );
\rDQO_cur_state_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \rDQO_nxt_state__0\(1),
      Q => rDQO_cur_state(1)
    );
\rDQO_cur_state_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \rDQO_nxt_state__0\(2),
      Q => rDQO_cur_state(2)
    );
\rDQO_cur_state_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \rDQO_nxt_state__0\(3),
      Q => rDQO_cur_state(3)
    );
\rDQO_cur_state_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \rDQO_nxt_state__0\(4),
      Q => rDQO_cur_state(4)
    );
\rDQO_cur_state_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \rDQO_nxt_state__0\(5),
      Q => rDQO_cur_state(5)
    );
\rDQO_cur_state_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \rDQO_nxt_state__0\(6),
      Q => rDQO_cur_state(6)
    );
\rDQO_nxt_state_inferred__2/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000116"
    )
        port map (
      I0 => rTIM_cur_state(0),
      I1 => rDQO_cur_state(1),
      I2 => rDQO_cur_state(2),
      I3 => \i__i_1_n_0\,
      I4 => \i__i_2_n_0\,
      O => \rDQO_nxt_state_inferred__2/i__n_0\
    );
\rDQSOutEnable_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => rDQSOutEnable_i_2_n_0,
      I1 => \^rrec_cur_state_reg[1]_0\(0),
      I2 => rDQSOutEnable_i_3_n_0,
      I3 => rTIM_cur_state(0),
      I4 => rREC_nxt_state_n_0,
      O => rDQSOutEnable
    );
rDQSOutEnable_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000000"
    )
        port map (
      I0 => \rRECSubCounter_reg_n_0_[1]\,
      I1 => \rRECSubCounter_reg_n_0_[2]\,
      I2 => \rRECSubCounter_reg_n_0_[3]\,
      I3 => \rRECSubCounter_reg_n_0_[0]\,
      I4 => \rRECSubCounter_reg_n_0_[4]\,
      I5 => rREC_cur_state(2),
      O => rDQSOutEnable_i_2_n_0
    );
rDQSOutEnable_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => rREC_cur_state(7),
      I1 => \^rrecdone_reg_0\,
      I2 => \^rdqodone_reg_0\,
      I3 => \^rdqidone_reg_0\,
      O => rDQSOutEnable_i_3_n_0
    );
rDQSOutEnable_reg: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rReady,
      CLR => iReset,
      D => rDQSOutEnable,
      Q => wDI_DQSOutEnable
    );
rIN_FIFO_WE_Latch_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => rIN_FIFO_WE_Latch_reg(3),
      I1 => rPI_BUFF_WE,
      I2 => rIN_FIFO_WE_Latch_reg(1),
      O => wPI_BUFF_WE_PM_PHY
    );
\rNumOfData[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rREC_nxt_state__0\(2),
      I1 => wPM_NumOfData_PCG_PM(0),
      O => \rNumOfData[0]_i_1_n_0\
    );
\rNumOfData[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rREC_nxt_state__0\(2),
      I1 => wPM_NumOfData_PCG_PM(7),
      O => \rNumOfData[10]_i_1_n_0\
    );
\rNumOfData[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rREC_nxt_state__0\(2),
      I1 => \rNumOfData_reg[11]_0\,
      O => \rNumOfData[11]_i_1_n_0\
    );
\rNumOfData[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rREC_nxt_state__0\(2),
      I1 => wPM_NumOfData_PCG_PM(8),
      O => \rNumOfData[12]_i_1_n_0\
    );
\rNumOfData[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rREC_nxt_state__0\(2),
      I1 => \rNumOfData_reg[13]_0\,
      O => \rNumOfData[13]_i_1_n_0\
    );
\rNumOfData[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rREC_nxt_state__0\(2),
      I1 => wPM_NumOfData_PCG_PM(9),
      O => \rNumOfData[14]_i_1_n_0\
    );
\rNumOfData[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001010000000100"
    )
        port map (
      I0 => \rRECSubCounter[4]_i_3_n_0\,
      I1 => \rREC_nxt_state__0\(4),
      I2 => \rREC_nxt_state__0\(3),
      I3 => \rREC_nxt_state__0\(1),
      I4 => \rREC_nxt_state__0\(2),
      I5 => \rNumOfData[15]_i_3_n_0\,
      O => rOption
    );
\rNumOfData[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rREC_nxt_state__0\(2),
      I1 => wPM_NumOfData_PCG_PM(10),
      O => \rNumOfData[15]_i_2_n_0\
    );
\rNumOfData[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \rRECSubCounter_reg_n_0_[0]\,
      I1 => \rRECSubCounter_reg_n_0_[3]\,
      I2 => \rRECSubCounter_reg_n_0_[4]\,
      I3 => \rRECSubCounter_reg_n_0_[2]\,
      I4 => \rRECSubCounter_reg_n_0_[1]\,
      O => \rNumOfData[15]_i_3_n_0\
    );
\rNumOfData[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rREC_nxt_state__0\(2),
      I1 => wPM_NumOfData_PCG_PM(1),
      O => \rNumOfData[1]_i_1_n_0\
    );
\rNumOfData[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rREC_nxt_state__0\(2),
      I1 => wPM_NumOfData_PCG_PM(2),
      O => \rNumOfData[2]_i_1_n_0\
    );
\rNumOfData[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rREC_nxt_state__0\(2),
      I1 => wPM_NumOfData_PCG_PM(3),
      O => \rNumOfData[3]_i_1_n_0\
    );
\rNumOfData[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rREC_nxt_state__0\(2),
      I1 => wPM_NumOfData_PCG_PM(4),
      O => \rNumOfData[4]_i_1_n_0\
    );
\rNumOfData[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rREC_nxt_state__0\(2),
      I1 => \rNumOfData_reg[5]_0\,
      O => \rNumOfData[5]_i_1_n_0\
    );
\rNumOfData[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rREC_nxt_state__0\(2),
      I1 => \rNumOfData_reg[6]_0\,
      O => \rNumOfData[6]_i_1_n_0\
    );
\rNumOfData[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rREC_nxt_state__0\(2),
      I1 => wPM_NumOfData_PCG_PM(5),
      O => \rNumOfData[7]_i_1_n_0\
    );
\rNumOfData[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rREC_nxt_state__0\(2),
      I1 => wPM_NumOfData_PCG_PM(6),
      O => \rNumOfData[8]_i_1_n_0\
    );
\rNumOfData[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rREC_nxt_state__0\(2),
      I1 => \rNumOfData_reg[9]_0\,
      O => \rNumOfData[9]_i_1_n_0\
    );
\rNumOfData_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rOption,
      CLR => iReset,
      D => \rNumOfData[0]_i_1_n_0\,
      Q => \rNumOfData_reg_n_0_[0]\
    );
\rNumOfData_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rOption,
      CLR => iReset,
      D => \rNumOfData[10]_i_1_n_0\,
      Q => \rNumOfData_reg_n_0_[10]\
    );
\rNumOfData_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rOption,
      CLR => iReset,
      D => \rNumOfData[11]_i_1_n_0\,
      Q => \rNumOfData_reg_n_0_[11]\
    );
\rNumOfData_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rOption,
      CLR => iReset,
      D => \rNumOfData[12]_i_1_n_0\,
      Q => \rNumOfData_reg_n_0_[12]\
    );
\rNumOfData_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rOption,
      CLR => iReset,
      D => \rNumOfData[13]_i_1_n_0\,
      Q => \rNumOfData_reg_n_0_[13]\
    );
\rNumOfData_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rOption,
      CLR => iReset,
      D => \rNumOfData[14]_i_1_n_0\,
      Q => \rNumOfData_reg_n_0_[14]\
    );
\rNumOfData_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rOption,
      CLR => iReset,
      D => \rNumOfData[15]_i_2_n_0\,
      Q => \rNumOfData_reg_n_0_[15]\
    );
\rNumOfData_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rOption,
      CLR => iReset,
      D => \rNumOfData[1]_i_1_n_0\,
      Q => \rNumOfData_reg_n_0_[1]\
    );
\rNumOfData_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rOption,
      CLR => iReset,
      D => \rNumOfData[2]_i_1_n_0\,
      Q => \rNumOfData_reg_n_0_[2]\
    );
\rNumOfData_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rOption,
      CLR => iReset,
      D => \rNumOfData[3]_i_1_n_0\,
      Q => \rNumOfData_reg_n_0_[3]\
    );
\rNumOfData_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rOption,
      CLR => iReset,
      D => \rNumOfData[4]_i_1_n_0\,
      Q => \rNumOfData_reg_n_0_[4]\
    );
\rNumOfData_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rOption,
      CLR => iReset,
      D => \rNumOfData[5]_i_1_n_0\,
      Q => \rNumOfData_reg_n_0_[5]\
    );
\rNumOfData_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rOption,
      CLR => iReset,
      D => \rNumOfData[6]_i_1_n_0\,
      Q => \rNumOfData_reg_n_0_[6]\
    );
\rNumOfData_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rOption,
      CLR => iReset,
      D => \rNumOfData[7]_i_1_n_0\,
      Q => \rNumOfData_reg_n_0_[7]\
    );
\rNumOfData_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rOption,
      CLR => iReset,
      D => \rNumOfData[8]_i_1_n_0\,
      Q => \rNumOfData_reg_n_0_[8]\
    );
\rNumOfData_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rOption,
      CLR => iReset,
      D => \rNumOfData[9]_i_1_n_0\,
      Q => \rNumOfData_reg_n_0_[9]\
    );
rOption_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rREC_nxt_state__0\(2),
      I1 => wPM_PCommandOption_PCG_PM(0),
      O => rOption_i_1_n_0
    );
rOption_reg: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rOption,
      CLR => iReset,
      D => rOption_i_1_n_0,
      Q => rOption_reg_n_0
    );
\rPI_BUFF_OutSel[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEAEEEAEEEA"
    )
        port map (
      I0 => \rDQI_nxt_state__0\(5),
      I1 => rDQI_nxt_state_n_0,
      I2 => \rDQI_cur_state[7]_i_6_n_0\,
      I3 => \rDQI_cur_state[7]_i_5_n_0\,
      I4 => \rDQI_cur_state[7]_i_4_n_0\,
      I5 => \wDQIOStart__15\,
      O => \rPI_BUFF_OutSel__0\(0)
    );
\rPI_BUFF_OutSel[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAA8A8A8"
    )
        port map (
      I0 => rDQI_nxt_state_n_0,
      I1 => \rPI_BUFF_OutSel[1]_i_2_n_0\,
      I2 => \rPI_BUFF_OutSel[1]_i_3_n_0\,
      I3 => \rDQI_cur_state[6]_i_3_n_0\,
      I4 => \wDQIOStart__15\,
      I5 => \rDQI_nxt_state__0\(7),
      O => \rPI_BUFF_OutSel__0\(1)
    );
\rPI_BUFF_OutSel[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rDQI_cur_state(4),
      I1 => rUpperPI_DQ,
      O => \rPI_BUFF_OutSel[1]_i_2_n_0\
    );
\rPI_BUFF_OutSel[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rDQI_cur_state(6),
      I1 => rUpperPI_DQ,
      O => \rPI_BUFF_OutSel[1]_i_3_n_0\
    );
\rPI_BUFF_OutSel[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \rDQI_nxt_state__0\(4),
      I1 => \rDQI_nxt_state__0\(5),
      I2 => \rPI_BUFF_OutSel__0\(1),
      O => \rPI_BUFF_OutSel__0\(2)
    );
\rPI_BUFF_OutSel_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => \rPI_BUFF_RE__0\,
      CLR => iReset,
      D => \rPI_BUFF_OutSel__0\(0),
      Q => rPI_BUFF_OutSel(0)
    );
\rPI_BUFF_OutSel_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => \rPI_BUFF_RE__0\,
      CLR => iReset,
      D => \rPI_BUFF_OutSel__0\(1),
      Q => rPI_BUFF_OutSel(1)
    );
\rPI_BUFF_OutSel_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => \rPI_BUFF_RE__0\,
      CLR => iReset,
      D => \rPI_BUFF_OutSel__0\(2),
      Q => rPI_BUFF_OutSel(2)
    );
rPI_BUFF_RE_reg: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => \rPI_BUFF_RE__0\,
      CLR => iReset,
      D => \rDQI_nxt_state__0\(3),
      Q => rPI_BUFF_RE
    );
rPI_BUFF_WE_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA8888FFFA8888"
    )
        port map (
      I0 => \rDQI_nxt_state__0\(2),
      I1 => rPI_BUFF_WE_i_2_n_0,
      I2 => rDQBufferWenableA,
      I3 => \rDQI_nxt_state__0\(8),
      I4 => rPI_BUFF_WE,
      I5 => \wtRPSTDone__1\,
      O => \rPI_BUFF_WE__0\
    );
rPI_BUFF_WE_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => \rRECSubCounter_reg_n_0_[2]\,
      I1 => \rRECSubCounter_reg_n_0_[1]\,
      I2 => \rRECSubCounter_reg_n_0_[4]\,
      I3 => \rRECSubCounter_reg_n_0_[0]\,
      I4 => \rRECSubCounter_reg_n_0_[3]\,
      O => rPI_BUFF_WE_i_2_n_0
    );
rPI_BUFF_WE_reg: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => \rPI_BUFF_RE__0\,
      CLR => iReset,
      D => \rPI_BUFF_WE__0\,
      Q => rPI_BUFF_WE
    );
\rPI_ValidFlag[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rPI_ValidFlag_b_3(0),
      I1 => rPI_ValidFlag_b_4(0),
      O => p_3_out(0)
    );
\rPI_ValidFlag[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rPI_ValidFlag_b_3(1),
      I1 => rPI_ValidFlag_b_4(1),
      O => p_3_out(1)
    );
\rPI_ValidFlag[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rPI_ValidFlag_b_3(2),
      I1 => rPI_ValidFlag_b_4(2),
      O => p_3_out(2)
    );
\rPI_ValidFlag[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rPI_ValidFlag_b_3(3),
      I1 => rPI_ValidFlag_b_4(3),
      O => p_3_out(3)
    );
\rPI_ValidFlag_b_1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \rPI_ValidFlag_b_1_reg[3]_0\(0),
      Q => rPI_ValidFlag_b_1(0)
    );
\rPI_ValidFlag_b_1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \rPI_ValidFlag_b_1_reg[3]_0\(1),
      Q => rPI_ValidFlag_b_1(1)
    );
\rPI_ValidFlag_b_1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \rPI_ValidFlag_b_1_reg[3]_0\(2),
      Q => rPI_ValidFlag_b_1(2)
    );
\rPI_ValidFlag_b_1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \rPI_ValidFlag_b_1_reg[3]_0\(3),
      Q => rPI_ValidFlag_b_1(3)
    );
\rPI_ValidFlag_b_2_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => rPI_ValidFlag_b_1(0),
      Q => rPI_ValidFlag_b_2(0)
    );
\rPI_ValidFlag_b_2_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => rPI_ValidFlag_b_1(1),
      Q => rPI_ValidFlag_b_2(1)
    );
\rPI_ValidFlag_b_2_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => rPI_ValidFlag_b_1(2),
      Q => rPI_ValidFlag_b_2(2)
    );
\rPI_ValidFlag_b_2_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => rPI_ValidFlag_b_1(3),
      Q => rPI_ValidFlag_b_2(3)
    );
\rPI_ValidFlag_b_3_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => rPI_ValidFlag_b_2(0),
      Q => rPI_ValidFlag_b_3(0)
    );
\rPI_ValidFlag_b_3_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => rPI_ValidFlag_b_2(1),
      Q => rPI_ValidFlag_b_3(1)
    );
\rPI_ValidFlag_b_3_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => rPI_ValidFlag_b_2(2),
      Q => rPI_ValidFlag_b_3(2)
    );
\rPI_ValidFlag_b_3_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => rPI_ValidFlag_b_2(3),
      Q => rPI_ValidFlag_b_3(3)
    );
\rPI_ValidFlag_b_4_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => rPI_ValidFlag_b_3(0),
      Q => rPI_ValidFlag_b_4(0)
    );
\rPI_ValidFlag_b_4_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => rPI_ValidFlag_b_3(1),
      Q => rPI_ValidFlag_b_4(1)
    );
\rPI_ValidFlag_b_4_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => rPI_ValidFlag_b_3(2),
      Q => rPI_ValidFlag_b_4(2)
    );
\rPI_ValidFlag_b_4_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => rPI_ValidFlag_b_3(3),
      Q => rPI_ValidFlag_b_4(3)
    );
\rPI_ValidFlag_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => p_3_out(0),
      Q => rPI_ValidFlag(0)
    );
\rPI_ValidFlag_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => p_3_out(1),
      Q => rPI_ValidFlag(1)
    );
\rPI_ValidFlag_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => p_3_out(2),
      Q => rPI_ValidFlag(2)
    );
\rPI_ValidFlag_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => p_3_out(3),
      Q => rPI_ValidFlag(3)
    );
rPM_ONOFF_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => \^rdqidone_reg_1\,
      I1 => rPM_ONOFF_reg,
      I2 => rPM_ONOFF_reg_0,
      I3 => \FSM_onehot_rCurState_reg[12]\,
      I4 => rPM_ONOFF_reg_1,
      I5 => rPM_ONOFF_reg_2,
      O => rLastStep_reg
    );
\rPM_PCommandOption[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F00FF00FF00FF00"
    )
        port map (
      I0 => \^rdqidone_reg_0\,
      I1 => \^rdqodone_reg_0\,
      I2 => \^rrecdone_reg_0\,
      I3 => \r_rST_cur_state_reg[11]\(0),
      I4 => \rPM_PCommandOption[2]_i_5\(0),
      I5 => wPBRReady,
      O => rDQIDone_reg_2
    );
\rPO_ChipEnable[10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rREC_nxt_state__0\(2),
      I1 => wPM_TargetWay_PCG_PM(2),
      O => \rPO_ChipEnable[10]_i_1__0_n_0\
    );
\rPO_ChipEnable[11]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rREC_nxt_state__0\(2),
      I1 => wPM_TargetWay_PCG_PM(3),
      O => \rPO_ChipEnable[11]_i_1__0_n_0\
    );
\rPO_ChipEnable[12]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rREC_nxt_state__0\(2),
      I1 => wPM_TargetWay_PCG_PM(4),
      O => \rPO_ChipEnable[12]_i_1__0_n_0\
    );
\rPO_ChipEnable[13]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rREC_nxt_state__0\(2),
      I1 => wPM_TargetWay_PCG_PM(5),
      O => \rPO_ChipEnable[13]_i_1__0_n_0\
    );
\rPO_ChipEnable[14]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rREC_nxt_state__0\(2),
      I1 => wPM_TargetWay_PCG_PM(6),
      O => \rPO_ChipEnable[14]_i_1__0_n_0\
    );
\rPO_ChipEnable[15]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rREC_nxt_state__0\(2),
      I1 => wPM_TargetWay_PCG_PM(7),
      O => \rPO_ChipEnable[15]_i_1__0_n_0\
    );
\rPO_ChipEnable[8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rREC_nxt_state__0\(2),
      I1 => wPM_TargetWay_PCG_PM(0),
      O => \rPO_ChipEnable[8]_i_1__0_n_0\
    );
\rPO_ChipEnable[9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rREC_nxt_state__0\(2),
      I1 => wPM_TargetWay_PCG_PM(1),
      O => \rPO_ChipEnable[9]_i_1__0_n_0\
    );
\rPO_ChipEnable_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rOption,
      CLR => iReset,
      D => \rPO_ChipEnable[10]_i_1__0_n_0\,
      Q => wDI_PO_ChipEnable(10)
    );
\rPO_ChipEnable_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rOption,
      CLR => iReset,
      D => \rPO_ChipEnable[11]_i_1__0_n_0\,
      Q => wDI_PO_ChipEnable(11)
    );
\rPO_ChipEnable_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rOption,
      CLR => iReset,
      D => \rPO_ChipEnable[12]_i_1__0_n_0\,
      Q => wDI_PO_ChipEnable(12)
    );
\rPO_ChipEnable_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rOption,
      CLR => iReset,
      D => \rPO_ChipEnable[13]_i_1__0_n_0\,
      Q => wDI_PO_ChipEnable(13)
    );
\rPO_ChipEnable_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rOption,
      CLR => iReset,
      D => \rPO_ChipEnable[14]_i_1__0_n_0\,
      Q => wDI_PO_ChipEnable(14)
    );
\rPO_ChipEnable_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rOption,
      CLR => iReset,
      D => \rPO_ChipEnable[15]_i_1__0_n_0\,
      Q => wDI_PO_ChipEnable(15)
    );
\rPO_ChipEnable_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rOption,
      CLR => iReset,
      D => \rPO_ChipEnable[8]_i_1__0_n_0\,
      Q => wDI_PO_ChipEnable(8)
    );
\rPO_ChipEnable_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rOption,
      CLR => iReset,
      D => \rPO_ChipEnable[9]_i_1__0_n_0\,
      Q => wDI_PO_ChipEnable(9)
    );
\rPO_ReadEnable[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => \rPO_ReadEnable[0]_i_2_n_0\,
      I1 => \rNumOfData_reg_n_0_[0]\,
      I2 => rOption_reg_n_0,
      I3 => \rREC_nxt_state__0\(3),
      O => rPO_ReadEnable(0)
    );
\rPO_ReadEnable[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8CCC8C8"
    )
        port map (
      I0 => rREC_cur_state(5),
      I1 => rREC_nxt_state_n_0,
      I2 => rREC_cur_state(6),
      I3 => \^rdqidone_reg_1\,
      I4 => rREC_cur_state(7),
      O => \rPO_ReadEnable[0]_i_2_n_0\
    );
\rPO_ReadEnable[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => \rRECSubCounter[4]_i_3_n_0\,
      I1 => \rNumOfData_reg_n_0_[0]\,
      I2 => rOption_reg_n_0,
      I3 => \rREC_nxt_state__0\(3),
      O => rPO_ReadEnable(2)
    );
\rPO_ReadEnable[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFA8"
    )
        port map (
      I0 => \rRECSubCounter[4]_i_3_n_0\,
      I1 => \rNumOfData_reg_n_0_[0]\,
      I2 => rOption_reg_n_0,
      I3 => \rREC_nxt_state__0\(3),
      I4 => \rREC_nxt_state__0\(4),
      O => rPO_ReadEnable(3)
    );
\rPO_ReadEnable_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rReady,
      CLR => iReset,
      D => rPO_ReadEnable(0),
      Q => wDI_PO_ReadEnable(0)
    );
\rPO_ReadEnable_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rReady,
      CLR => iReset,
      D => rPO_ReadEnable(2),
      Q => wDI_PO_ReadEnable(2)
    );
\rPO_ReadEnable_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rReady,
      CLR => iReset,
      D => rPO_ReadEnable(3),
      Q => \rPO_ReadEnable_reg[3]_0\(0)
    );
rRECCounter0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => \rRECCounter_reg_n_0_[1]\,
      CI_TOP => '0',
      CO(7) => rRECCounter0_carry_n_0,
      CO(6) => rRECCounter0_carry_n_1,
      CO(5) => rRECCounter0_carry_n_2,
      CO(4) => rRECCounter0_carry_n_3,
      CO(3) => rRECCounter0_carry_n_4,
      CO(2) => rRECCounter0_carry_n_5,
      CO(1) => rRECCounter0_carry_n_6,
      CO(0) => rRECCounter0_carry_n_7,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => data0(8 downto 1),
      S(7) => \rRECCounter_reg_n_0_[9]\,
      S(6) => \rRECCounter_reg_n_0_[8]\,
      S(5) => \rRECCounter_reg_n_0_[7]\,
      S(4) => \rRECCounter_reg_n_0_[6]\,
      S(3) => \rRECCounter_reg_n_0_[5]\,
      S(2) => \rRECCounter_reg_n_0_[4]\,
      S(1) => \rRECCounter_reg_n_0_[3]\,
      S(0) => \rRECCounter_reg_n_0_[2]\
    );
\rRECCounter0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => rRECCounter0_carry_n_0,
      CI_TOP => '0',
      CO(7) => \NLW_rRECCounter0_carry__0_CO_UNCONNECTED\(7),
      CO(6) => \rRECCounter0_carry__0_n_1\,
      CO(5) => \rRECCounter0_carry__0_n_2\,
      CO(4) => \rRECCounter0_carry__0_n_3\,
      CO(3) => \rRECCounter0_carry__0_n_4\,
      CO(2) => \rRECCounter0_carry__0_n_5\,
      CO(1) => \rRECCounter0_carry__0_n_6\,
      CO(0) => \rRECCounter0_carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => data0(16 downto 9),
      S(7) => \rRECCounter_reg_n_0_[17]\,
      S(6) => \rRECCounter_reg_n_0_[16]\,
      S(5) => \rRECCounter_reg_n_0_[15]\,
      S(4) => \rRECCounter_reg_n_0_[14]\,
      S(3) => \rRECCounter_reg_n_0_[13]\,
      S(2) => \rRECCounter_reg_n_0_[12]\,
      S(1) => \rRECCounter_reg_n_0_[11]\,
      S(0) => \rRECCounter_reg_n_0_[10]\
    );
\rRECCounter[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rREC_nxt_state__0\(4),
      I1 => data0(9),
      O => \rRECCounter[10]_i_1_n_0\
    );
\rRECCounter[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rREC_nxt_state__0\(4),
      I1 => data0(10),
      O => \rRECCounter[11]_i_1_n_0\
    );
\rRECCounter[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rREC_nxt_state__0\(4),
      I1 => data0(11),
      O => \rRECCounter[12]_i_1_n_0\
    );
\rRECCounter[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rREC_nxt_state__0\(4),
      I1 => data0(12),
      O => \rRECCounter[13]_i_1_n_0\
    );
\rRECCounter[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rREC_nxt_state__0\(4),
      I1 => data0(13),
      O => \rRECCounter[14]_i_1_n_0\
    );
\rRECCounter[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rREC_nxt_state__0\(4),
      I1 => data0(14),
      O => \rRECCounter[15]_i_1_n_0\
    );
\rRECCounter[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rREC_nxt_state__0\(4),
      I1 => data0(15),
      O => \rRECCounter[16]_i_1_n_0\
    );
\rRECCounter[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010016"
    )
        port map (
      I0 => \rREC_nxt_state__0\(2),
      I1 => \rREC_nxt_state__0\(1),
      I2 => \rREC_nxt_state__0\(3),
      I3 => \rRECSubCounter[4]_i_3_n_0\,
      I4 => \rREC_nxt_state__0\(4),
      O => rRECCounter
    );
\rRECCounter[17]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rREC_nxt_state__0\(4),
      I1 => data0(16),
      O => \rRECCounter[17]_i_2_n_0\
    );
\rRECCounter[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rREC_nxt_state__0\(4),
      I1 => \rRECCounter_reg_n_0_[1]\,
      O => \rRECCounter[1]_i_1_n_0\
    );
\rRECCounter[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rREC_nxt_state__0\(4),
      I1 => data0(1),
      O => \rRECCounter[2]_i_1_n_0\
    );
\rRECCounter[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rREC_nxt_state__0\(4),
      I1 => data0(2),
      O => \rRECCounter[3]_i_1_n_0\
    );
\rRECCounter[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rREC_nxt_state__0\(4),
      I1 => data0(3),
      O => \rRECCounter[4]_i_1_n_0\
    );
\rRECCounter[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rREC_nxt_state__0\(4),
      I1 => data0(4),
      O => \rRECCounter[5]_i_1_n_0\
    );
\rRECCounter[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rREC_nxt_state__0\(4),
      I1 => data0(5),
      O => \rRECCounter[6]_i_1_n_0\
    );
\rRECCounter[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rREC_nxt_state__0\(4),
      I1 => data0(6),
      O => \rRECCounter[7]_i_1_n_0\
    );
\rRECCounter[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rREC_nxt_state__0\(4),
      I1 => data0(7),
      O => \rRECCounter[8]_i_1_n_0\
    );
\rRECCounter[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rREC_nxt_state__0\(4),
      I1 => data0(8),
      O => \rRECCounter[9]_i_1_n_0\
    );
\rRECCounter_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rRECCounter,
      CLR => iReset,
      D => \rRECCounter[10]_i_1_n_0\,
      Q => \rRECCounter_reg_n_0_[10]\
    );
\rRECCounter_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rRECCounter,
      CLR => iReset,
      D => \rRECCounter[11]_i_1_n_0\,
      Q => \rRECCounter_reg_n_0_[11]\
    );
\rRECCounter_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rRECCounter,
      CLR => iReset,
      D => \rRECCounter[12]_i_1_n_0\,
      Q => \rRECCounter_reg_n_0_[12]\
    );
\rRECCounter_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rRECCounter,
      CLR => iReset,
      D => \rRECCounter[13]_i_1_n_0\,
      Q => \rRECCounter_reg_n_0_[13]\
    );
\rRECCounter_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rRECCounter,
      CLR => iReset,
      D => \rRECCounter[14]_i_1_n_0\,
      Q => \rRECCounter_reg_n_0_[14]\
    );
\rRECCounter_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rRECCounter,
      CLR => iReset,
      D => \rRECCounter[15]_i_1_n_0\,
      Q => \rRECCounter_reg_n_0_[15]\
    );
\rRECCounter_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rRECCounter,
      CLR => iReset,
      D => \rRECCounter[16]_i_1_n_0\,
      Q => \rRECCounter_reg_n_0_[16]\
    );
\rRECCounter_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rRECCounter,
      CLR => iReset,
      D => \rRECCounter[17]_i_2_n_0\,
      Q => \rRECCounter_reg_n_0_[17]\
    );
\rRECCounter_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rRECCounter,
      CLR => iReset,
      D => \rRECCounter[1]_i_1_n_0\,
      Q => \rRECCounter_reg_n_0_[1]\
    );
\rRECCounter_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rRECCounter,
      CLR => iReset,
      D => \rRECCounter[2]_i_1_n_0\,
      Q => \rRECCounter_reg_n_0_[2]\
    );
\rRECCounter_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rRECCounter,
      CLR => iReset,
      D => \rRECCounter[3]_i_1_n_0\,
      Q => \rRECCounter_reg_n_0_[3]\
    );
\rRECCounter_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rRECCounter,
      CLR => iReset,
      D => \rRECCounter[4]_i_1_n_0\,
      Q => \rRECCounter_reg_n_0_[4]\
    );
\rRECCounter_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rRECCounter,
      CLR => iReset,
      D => \rRECCounter[5]_i_1_n_0\,
      Q => \rRECCounter_reg_n_0_[5]\
    );
\rRECCounter_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rRECCounter,
      CLR => iReset,
      D => \rRECCounter[6]_i_1_n_0\,
      Q => \rRECCounter_reg_n_0_[6]\
    );
\rRECCounter_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rRECCounter,
      CLR => iReset,
      D => \rRECCounter[7]_i_1_n_0\,
      Q => \rRECCounter_reg_n_0_[7]\
    );
\rRECCounter_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rRECCounter,
      CLR => iReset,
      D => \rRECCounter[8]_i_1_n_0\,
      Q => \rRECCounter_reg_n_0_[8]\
    );
\rRECCounter_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rRECCounter,
      CLR => iReset,
      D => \rRECCounter[9]_i_1_n_0\,
      Q => \rRECCounter_reg_n_0_[9]\
    );
rRECDone_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAABBBBABAAABAA"
    )
        port map (
      I0 => rRECDone_i_2_n_0,
      I1 => \rREC_nxt_state__0\(4),
      I2 => \rREC_nxt_state__0\(1),
      I3 => rRECDone_i_3_n_0,
      I4 => \rRECSubCounter[4]_i_3_n_0\,
      I5 => rRECDone_i_4_n_0,
      O => rReady
    );
rRECDone_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0003000000020000"
    )
        port map (
      I0 => rRECDone_i_5_n_0,
      I1 => rRECDone_i_6_n_0,
      I2 => rRECDone_i_7_n_0,
      I3 => rTIM_cur_state(0),
      I4 => rREC_nxt_state_n_0,
      I5 => rRECDone_i_8_n_0,
      O => rRECDone_i_2_n_0
    );
rRECDone_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAA22222AAA2AAA"
    )
        port map (
      I0 => \rRECSubCounter[4]_i_4_n_0\,
      I1 => rREC_nxt_state_n_0,
      I2 => rREC_cur_state(2),
      I3 => \rREC_cur_state[3]_i_2_n_0\,
      I4 => \rDQO_cur_state_reg[2]_0\,
      I5 => \^rrec_cur_state_reg[1]_0\(0),
      O => rRECDone_i_3_n_0
    );
rRECDone_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101015655555555"
    )
        port map (
      I0 => \rREC_nxt_state__0\(3),
      I1 => rDQSOutEnable_i_2_n_0,
      I2 => rDQSOutEnable_reg_0,
      I3 => rRECDone_i_7_n_0,
      I4 => rTIM_cur_state(0),
      I5 => rREC_nxt_state_n_0,
      O => rRECDone_i_4_n_0
    );
rRECDone_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000006"
    )
        port map (
      I0 => \rREC_nxt_state__0\(5),
      I1 => \rREC_nxt_state__0\(7),
      I2 => \rREC_nxt_state__0\(6),
      I3 => \rREC_nxt_state__0\(3),
      I4 => \rREC_nxt_state__0\(4),
      O => rRECDone_i_5_n_0
    );
rRECDone_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEAAAAAAAAAAAA"
    )
        port map (
      I0 => rDQSOutEnable_i_2_n_0,
      I1 => rRECDone_i_2_0,
      I2 => rRECDone_i_2_1,
      I3 => rRECDone_i_2_2,
      I4 => rRECDone_i_2_3,
      I5 => \^rrec_cur_state_reg[1]_0\(0),
      O => rRECDone_i_6_n_0
    );
rRECDone_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00A2AAAA"
    )
        port map (
      I0 => \^rrec_cur_state_reg[1]_0\(0),
      I1 => rRECDone_i_2_0,
      I2 => rRECDone_i_2_1,
      I3 => rRECDone_i_2_2,
      I4 => rRECDone_i_2_3,
      I5 => rDQSOutEnable_i_3_n_0,
      O => rRECDone_i_7_n_0
    );
rRECDone_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \rREC_nxt_state__0\(3),
      I1 => \rRECSubCounter[4]_i_3_n_0\,
      I2 => \rREC_nxt_state__0\(4),
      O => rRECDone_i_8_n_0
    );
rRECDone_reg: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rReady,
      CLR => iReset,
      D => \rREC_nxt_state__0\(7),
      Q => \^rrecdone_reg_0\
    );
\rRECSubCounter[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rREC_nxt_state__0\(1),
      I1 => \rRECSubCounter_reg_n_0_[0]\,
      O => \rRECSubCounter[0]_i_1_n_0\
    );
\rRECSubCounter[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => \rREC_nxt_state__0\(1),
      I1 => \rRECSubCounter_reg_n_0_[0]\,
      I2 => \rRECSubCounter_reg_n_0_[1]\,
      O => \rRECSubCounter[1]_i_1_n_0\
    );
\rRECSubCounter[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1540"
    )
        port map (
      I0 => \rREC_nxt_state__0\(1),
      I1 => \rRECSubCounter_reg_n_0_[0]\,
      I2 => \rRECSubCounter_reg_n_0_[1]\,
      I3 => \rRECSubCounter_reg_n_0_[2]\,
      O => \rRECSubCounter[2]_i_1_n_0\
    );
\rRECSubCounter[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15554000"
    )
        port map (
      I0 => \rREC_nxt_state__0\(1),
      I1 => \rRECSubCounter_reg_n_0_[2]\,
      I2 => \rRECSubCounter_reg_n_0_[1]\,
      I3 => \rRECSubCounter_reg_n_0_[0]\,
      I4 => \rRECSubCounter_reg_n_0_[3]\,
      O => \rRECSubCounter[3]_i_1_n_0\
    );
\rRECSubCounter[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000011170016"
    )
        port map (
      I0 => \rREC_nxt_state__0\(1),
      I1 => \rREC_nxt_state__0\(2),
      I2 => \rREC_nxt_state__0\(3),
      I3 => \rRECSubCounter[4]_i_3_n_0\,
      I4 => \rRECSubCounter[4]_i_4_n_0\,
      I5 => \rREC_nxt_state__0\(4),
      O => rRECSubCounter
    );
\rRECSubCounter[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1555555540000000"
    )
        port map (
      I0 => \rREC_nxt_state__0\(1),
      I1 => \rRECSubCounter_reg_n_0_[3]\,
      I2 => \rRECSubCounter_reg_n_0_[0]\,
      I3 => \rRECSubCounter_reg_n_0_[1]\,
      I4 => \rRECSubCounter_reg_n_0_[2]\,
      I5 => \rRECSubCounter_reg_n_0_[4]\,
      O => \rRECSubCounter[4]_i_2_n_0\
    );
\rRECSubCounter[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rPO_ReadEnable[0]_i_2_n_0\,
      I1 => \rREC_nxt_state__0\(5),
      O => \rRECSubCounter[4]_i_3_n_0\
    );
\rRECSubCounter[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \rREC_nxt_state__0\(3),
      I1 => \rREC_nxt_state__0\(6),
      I2 => \rREC_nxt_state__0\(7),
      I3 => \rREC_nxt_state__0\(5),
      O => \rRECSubCounter[4]_i_4_n_0\
    );
\rRECSubCounter_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rRECSubCounter,
      CLR => iReset,
      D => \rRECSubCounter[0]_i_1_n_0\,
      Q => \rRECSubCounter_reg_n_0_[0]\
    );
\rRECSubCounter_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rRECSubCounter,
      CLR => iReset,
      D => \rRECSubCounter[1]_i_1_n_0\,
      Q => \rRECSubCounter_reg_n_0_[1]\
    );
\rRECSubCounter_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rRECSubCounter,
      CLR => iReset,
      D => \rRECSubCounter[2]_i_1_n_0\,
      Q => \rRECSubCounter_reg_n_0_[2]\
    );
\rRECSubCounter_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rRECSubCounter,
      CLR => iReset,
      D => \rRECSubCounter[3]_i_1_n_0\,
      Q => \rRECSubCounter_reg_n_0_[3]\
    );
\rRECSubCounter_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rRECSubCounter,
      CLR => iReset,
      D => \rRECSubCounter[4]_i_2_n_0\,
      Q => \rRECSubCounter_reg_n_0_[4]\
    );
\rREC_cur_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDDDFDDDFDDD"
    )
        port map (
      I0 => rREC_nxt_state_n_0,
      I1 => rTIM_cur_state(0),
      I2 => rREC_cur_state(7),
      I3 => \^rdqidone_reg_1\,
      I4 => \rDQO_cur_state_reg[2]_0\,
      I5 => \^rrec_cur_state_reg[1]_0\(0),
      O => \rREC_nxt_state__0\(1)
    );
\rREC_cur_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2220000"
    )
        port map (
      I0 => \^rrec_cur_state_reg[1]_0\(0),
      I1 => \rDQO_cur_state_reg[2]_0\,
      I2 => \rREC_cur_state[3]_i_2_n_0\,
      I3 => rREC_cur_state(2),
      I4 => rREC_nxt_state_n_0,
      O => \rREC_nxt_state__0\(2)
    );
\rREC_cur_state[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22F20000"
    )
        port map (
      I0 => rREC_cur_state(2),
      I1 => \rREC_cur_state[3]_i_2_n_0\,
      I2 => rREC_cur_state(3),
      I3 => \wtRPREDone__3\,
      I4 => rREC_nxt_state_n_0,
      O => \rREC_nxt_state__0\(3)
    );
\rREC_cur_state[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \rRECSubCounter_reg_n_0_[4]\,
      I1 => \rRECSubCounter_reg_n_0_[0]\,
      I2 => \rRECSubCounter_reg_n_0_[3]\,
      I3 => \rRECSubCounter_reg_n_0_[2]\,
      I4 => \rRECSubCounter_reg_n_0_[1]\,
      O => \rREC_cur_state[3]_i_2_n_0\
    );
\rREC_cur_state[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44404040"
    )
        port map (
      I0 => wRELoopDone,
      I1 => rREC_nxt_state_n_0,
      I2 => rREC_cur_state(4),
      I3 => \wtRPREDone__3\,
      I4 => rREC_cur_state(3),
      O => \rREC_nxt_state__0\(4)
    );
\rREC_cur_state[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88808080"
    )
        port map (
      I0 => wRELoopDone,
      I1 => rREC_nxt_state_n_0,
      I2 => rREC_cur_state(4),
      I3 => \wtRPREDone__3\,
      I4 => rREC_cur_state(3),
      O => \rREC_nxt_state__0\(5)
    );
\rREC_cur_state[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \rRECSubCounter_reg_n_0_[0]\,
      I1 => \rRECSubCounter_reg_n_0_[1]\,
      I2 => \rRECSubCounter_reg_n_0_[2]\,
      I3 => \rRECSubCounter_reg_n_0_[3]\,
      I4 => \rRECSubCounter_reg_n_0_[4]\,
      O => \wtRPREDone__3\
    );
\rREC_cur_state[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AE00"
    )
        port map (
      I0 => rREC_cur_state(5),
      I1 => rREC_cur_state(6),
      I2 => \wtRPSTDone__1\,
      I3 => rREC_nxt_state_n_0,
      O => \rREC_nxt_state__0\(6)
    );
\rREC_cur_state[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2220000"
    )
        port map (
      I0 => rREC_cur_state(7),
      I1 => \^rdqidone_reg_1\,
      I2 => \wtRPSTDone__1\,
      I3 => rREC_cur_state(6),
      I4 => rREC_nxt_state_n_0,
      O => \rREC_nxt_state__0\(7)
    );
\rREC_cur_state[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \rRECSubCounter_reg_n_0_[1]\,
      I1 => \rRECSubCounter_reg_n_0_[2]\,
      I2 => \rRECSubCounter_reg_n_0_[4]\,
      I3 => \rRECSubCounter_reg_n_0_[3]\,
      I4 => \rRECSubCounter_reg_n_0_[0]\,
      O => \wtRPSTDone__1\
    );
\rREC_cur_state_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \rREC_nxt_state__0\(1),
      Q => \^rrec_cur_state_reg[1]_0\(0)
    );
\rREC_cur_state_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \rREC_nxt_state__0\(2),
      Q => rREC_cur_state(2)
    );
\rREC_cur_state_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \rREC_nxt_state__0\(3),
      Q => rREC_cur_state(3)
    );
\rREC_cur_state_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \rREC_nxt_state__0\(4),
      Q => rREC_cur_state(4)
    );
\rREC_cur_state_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \rREC_nxt_state__0\(5),
      Q => rREC_cur_state(5)
    );
\rREC_cur_state_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \rREC_nxt_state__0\(6),
      Q => rREC_cur_state(6)
    );
\rREC_cur_state_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => '1',
      CLR => iReset,
      D => \rREC_nxt_state__0\(7),
      Q => rREC_cur_state(7)
    );
rREC_nxt_state: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0012"
    )
        port map (
      I0 => rREC_nxt_state_i_1_n_0,
      I1 => rREC_nxt_state_i_2_n_0,
      I2 => rREC_nxt_state_i_3_n_0,
      I3 => rREC_nxt_state_i_4_n_0,
      O => rREC_nxt_state_n_0
    );
rREC_nxt_state_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0116"
    )
        port map (
      I0 => rTIM_cur_state(0),
      I1 => \^rrec_cur_state_reg[1]_0\(0),
      I2 => rREC_cur_state(2),
      I3 => rREC_cur_state(3),
      O => rREC_nxt_state_i_1_n_0
    );
rREC_nxt_state_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEE8"
    )
        port map (
      I0 => rTIM_cur_state(0),
      I1 => \^rrec_cur_state_reg[1]_0\(0),
      I2 => rREC_cur_state(2),
      I3 => rREC_cur_state(3),
      O => rREC_nxt_state_i_2_n_0
    );
rREC_nxt_state_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0116"
    )
        port map (
      I0 => rREC_cur_state(4),
      I1 => rREC_cur_state(5),
      I2 => rREC_cur_state(6),
      I3 => rREC_cur_state(7),
      O => rREC_nxt_state_i_3_n_0
    );
rREC_nxt_state_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEE8"
    )
        port map (
      I0 => rREC_cur_state(4),
      I1 => rREC_cur_state(5),
      I2 => rREC_cur_state(6),
      I3 => rREC_cur_state(7),
      O => rREC_nxt_state_i_4_n_0
    );
rReadValid_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rDQO_nxt_state(4),
      I1 => \rDQO_nxt_state__0\(5),
      O => rReadValid_i_1_n_0
    );
rReadValid_reg: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rReadValid,
      CLR => iReset,
      D => rReadValid_i_1_n_0,
      Q => wPM_ReadValid_PCG_PM
    );
rReady_reg: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => rReady,
      CLR => iReset,
      D => \rREC_nxt_state__0\(1),
      Q => \^rready_reg_0\
    );
rUpperPI_DQ_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000050005054E"
    )
        port map (
      I0 => \rDQI_nxt_state__0\(8),
      I1 => rUpperPI_DQ_i_3_n_0,
      I2 => \rPI_BUFF_OutSel__0\(2),
      I3 => \rDQI_nxt_state__0\(3),
      I4 => \rDQI_nxt_state__0\(1),
      I5 => \rDQI_nxt_state__0\(2),
      O => \rPI_BUFF_RE__0\
    );
rUpperPI_DQ_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0AC00000"
    )
        port map (
      I0 => \rDQI_nxt_state__0\(5),
      I1 => \rDQI_nxt_state__0\(4),
      I2 => rDQI_cur_state(4),
      I3 => rDQI_cur_state(5),
      I4 => rUpperPI_DQ_i_4_n_0,
      I5 => rUpperPI_DQ_i_5_n_0,
      O => \rUpperPI_DQ__0\
    );
rUpperPI_DQ_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0116"
    )
        port map (
      I0 => \rDQI_nxt_state__0\(6),
      I1 => \rDQI_nxt_state__0\(7),
      I2 => \rDQI_nxt_state__0\(5),
      I3 => \rDQI_nxt_state__0\(4),
      O => rUpperPI_DQ_i_3_n_0
    );
rUpperPI_DQ_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => rUpperPI_DQ_i_6_n_0,
      I1 => rDQI_cur_state(8),
      I2 => rTIM_cur_state(0),
      I3 => \^rdqi_cur_state_reg[1]_0\(0),
      I4 => rDQI_cur_state(2),
      I5 => rDQI_cur_state(3),
      O => rUpperPI_DQ_i_4_n_0
    );
rUpperPI_DQ_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0880008008000000"
    )
        port map (
      I0 => rUpperPI_DQ_i_7_n_0,
      I1 => rUpperPI_DQ_i_8_n_0,
      I2 => rDQI_cur_state(6),
      I3 => rDQI_cur_state(7),
      I4 => \rDQI_nxt_state__0\(7),
      I5 => \rDQI_nxt_state__0\(6),
      O => rUpperPI_DQ_i_5_n_0
    );
rUpperPI_DQ_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rDQI_cur_state(7),
      I1 => rDQI_cur_state(6),
      O => rUpperPI_DQ_i_6_n_0
    );
rUpperPI_DQ_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => rDQI_cur_state(3),
      I1 => rDQI_cur_state(2),
      I2 => \^rdqi_cur_state_reg[1]_0\(0),
      O => rUpperPI_DQ_i_7_n_0
    );
rUpperPI_DQ_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => rTIM_cur_state(0),
      I1 => rDQI_cur_state(8),
      I2 => rDQI_cur_state(5),
      I3 => rDQI_cur_state(4),
      O => rUpperPI_DQ_i_8_n_0
    );
rUpperPI_DQ_reg: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => \rPI_BUFF_RE__0\,
      CLR => iReset,
      D => \rUpperPI_DQ__0\,
      Q => rUpperPI_DQ
    );
\r_rST_cur_state[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rdqidone_reg_0\,
      I1 => \^rdqodone_reg_0\,
      I2 => \^rrecdone_reg_0\,
      O => \^rdqidone_reg_1\
    );
\r_rST_cur_state[10]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => \^rready_reg_0\,
      I1 => \^rrecdone_reg_0\,
      I2 => \^rdqodone_reg_0\,
      I3 => \^rdqidone_reg_0\,
      O => rReady_reg_5
    );
\r_rST_cur_state[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \r_rST_cur_state_reg[11]\(0),
      I1 => \^rrecdone_reg_0\,
      I2 => \^rdqodone_reg_0\,
      I3 => \^rdqidone_reg_0\,
      O => \r_rST_cur_state_reg[10]\
    );
wRELoopDone_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 6) => NLW_wRELoopDone_carry_CO_UNCONNECTED(7 downto 6),
      CO(5) => wRELoopDone,
      CO(4) => wRELoopDone_carry_n_3,
      CO(3) => wRELoopDone_carry_n_4,
      CO(2) => wRELoopDone_carry_n_5,
      CO(1) => wRELoopDone_carry_n_6,
      CO(0) => wRELoopDone_carry_n_7,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => NLW_wRELoopDone_carry_O_UNCONNECTED(7 downto 0),
      S(7 downto 6) => B"00",
      S(5) => wRELoopDone_carry_i_1_n_0,
      S(4) => wRELoopDone_carry_i_2_n_0,
      S(3) => wRELoopDone_carry_i_3_n_0,
      S(2) => wRELoopDone_carry_i_4_n_0,
      S(1) => wRELoopDone_carry_i_5_n_0,
      S(0) => wRELoopDone_carry_i_6_n_0
    );
wRELoopDone_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000595"
    )
        port map (
      I0 => \rRECCounter_reg_n_0_[16]\,
      I1 => \rNumOfData_reg_n_0_[14]\,
      I2 => rOption_reg_n_0,
      I3 => \rNumOfData_reg_n_0_[15]\,
      I4 => \rRECCounter_reg_n_0_[17]\,
      O => wRELoopDone_carry_i_1_n_0
    );
wRELoopDone_carry_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \rNumOfData_reg_n_0_[8]\,
      I1 => rOption_reg_n_0,
      I2 => \rNumOfData_reg_n_0_[10]\,
      O => wRELoopDone_carry_i_10_n_0
    );
wRELoopDone_carry_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rNumOfData_reg_n_0_[9]\,
      I1 => rOption_reg_n_0,
      I2 => \rNumOfData_reg_n_0_[11]\,
      O => \p_0_in__0__0\(10)
    );
wRELoopDone_carry_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rNumOfData_reg_n_0_[10]\,
      I1 => rOption_reg_n_0,
      I2 => \rNumOfData_reg_n_0_[12]\,
      O => \p_0_in__0__0\(11)
    );
wRELoopDone_carry_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rNumOfData_reg_n_0_[6]\,
      I1 => rOption_reg_n_0,
      I2 => \rNumOfData_reg_n_0_[8]\,
      O => \p_0_in__0__0\(7)
    );
wRELoopDone_carry_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rNumOfData_reg_n_0_[7]\,
      I1 => rOption_reg_n_0,
      I2 => \rNumOfData_reg_n_0_[9]\,
      O => \p_0_in__0__0\(8)
    );
wRELoopDone_carry_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rNumOfData_reg_n_0_[5]\,
      I1 => rOption_reg_n_0,
      I2 => \rNumOfData_reg_n_0_[7]\,
      O => \p_0_in__0__0\(6)
    );
wRELoopDone_carry_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rNumOfData_reg_n_0_[3]\,
      I1 => rOption_reg_n_0,
      I2 => \rNumOfData_reg_n_0_[5]\,
      O => \p_0_in__0__0\(4)
    );
wRELoopDone_carry_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rNumOfData_reg_n_0_[4]\,
      I1 => rOption_reg_n_0,
      I2 => \rNumOfData_reg_n_0_[6]\,
      O => \p_0_in__0__0\(5)
    );
wRELoopDone_carry_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rNumOfData_reg_n_0_[2]\,
      I1 => rOption_reg_n_0,
      I2 => \rNumOfData_reg_n_0_[4]\,
      O => \p_0_in__0__0\(3)
    );
wRELoopDone_carry_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rNumOfData_reg_n_0_[1]\,
      I1 => rOption_reg_n_0,
      O => wRELoopDone_carry_i_19_n_0
    );
wRELoopDone_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6006000000006006"
    )
        port map (
      I0 => wRELoopDone_carry_i_7_n_0,
      I1 => \rRECCounter_reg_n_0_[13]\,
      I2 => \rRECCounter_reg_n_0_[14]\,
      I3 => \p_0_in__0__0\(13),
      I4 => \p_0_in__0__0\(14),
      I5 => \rRECCounter_reg_n_0_[15]\,
      O => wRELoopDone_carry_i_2_n_0
    );
wRELoopDone_carry_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rNumOfData_reg_n_0_[0]\,
      I1 => rOption_reg_n_0,
      I2 => \rNumOfData_reg_n_0_[2]\,
      O => \p_0_in__12\(1)
    );
wRELoopDone_carry_i_21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rNumOfData_reg_n_0_[1]\,
      I1 => rOption_reg_n_0,
      I2 => \rNumOfData_reg_n_0_[3]\,
      O => \p_0_in__0__0\(2)
    );
wRELoopDone_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6006000000006006"
    )
        port map (
      I0 => wRELoopDone_carry_i_10_n_0,
      I1 => \rRECCounter_reg_n_0_[10]\,
      I2 => \rRECCounter_reg_n_0_[11]\,
      I3 => \p_0_in__0__0\(10),
      I4 => \p_0_in__0__0\(11),
      I5 => \rRECCounter_reg_n_0_[12]\,
      O => wRELoopDone_carry_i_3_n_0
    );
wRELoopDone_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \rRECCounter_reg_n_0_[8]\,
      I1 => \p_0_in__0__0\(7),
      I2 => \rRECCounter_reg_n_0_[9]\,
      I3 => \p_0_in__0__0\(8),
      I4 => \p_0_in__0__0\(6),
      I5 => \rRECCounter_reg_n_0_[7]\,
      O => wRELoopDone_carry_i_4_n_0
    );
wRELoopDone_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \rRECCounter_reg_n_0_[5]\,
      I1 => \p_0_in__0__0\(4),
      I2 => \rRECCounter_reg_n_0_[6]\,
      I3 => \p_0_in__0__0\(5),
      I4 => \p_0_in__0__0\(3),
      I5 => \rRECCounter_reg_n_0_[4]\,
      O => wRELoopDone_carry_i_5_n_0
    );
wRELoopDone_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => wRELoopDone_carry_i_19_n_0,
      I1 => \rRECCounter_reg_n_0_[1]\,
      I2 => \rRECCounter_reg_n_0_[2]\,
      I3 => \p_0_in__12\(1),
      I4 => \p_0_in__0__0\(2),
      I5 => \rRECCounter_reg_n_0_[3]\,
      O => wRELoopDone_carry_i_6_n_0
    );
wRELoopDone_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \rNumOfData_reg_n_0_[11]\,
      I1 => rOption_reg_n_0,
      I2 => \rNumOfData_reg_n_0_[13]\,
      O => wRELoopDone_carry_i_7_n_0
    );
wRELoopDone_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rNumOfData_reg_n_0_[12]\,
      I1 => rOption_reg_n_0,
      I2 => \rNumOfData_reg_n_0_[14]\,
      O => \p_0_in__0__0\(13)
    );
wRELoopDone_carry_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rNumOfData_reg_n_0_[13]\,
      I1 => rOption_reg_n_0,
      I2 => \rNumOfData_reg_n_0_[15]\,
      O => \p_0_in__0__0\(14)
    );
wSResult0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => rDQBufferDoneAddress(0),
      CI_TOP => '0',
      CO(7) => wSResult0_carry_n_0,
      CO(6) => wSResult0_carry_n_1,
      CO(5) => wSResult0_carry_n_2,
      CO(4) => wSResult0_carry_n_3,
      CO(3) => wSResult0_carry_n_4,
      CO(2) => wSResult0_carry_n_5,
      CO(1) => wSResult0_carry_n_6,
      CO(0) => wSResult0_carry_n_7,
      DI(7 downto 0) => rDQBufferDoneAddress(8 downto 1),
      O(7 downto 0) => NLW_wSResult0_carry_O_UNCONNECTED(7 downto 0),
      S(7) => wSResult0_carry_i_1_n_0,
      S(6) => wSResult0_carry_i_2_n_0,
      S(5) => wSResult0_carry_i_3_n_0,
      S(4) => wSResult0_carry_i_4_n_0,
      S(3) => wSResult0_carry_i_5_n_0,
      S(2) => wSResult0_carry_i_6_n_0,
      S(1) => wSResult0_carry_i_7_n_0,
      S(0) => wSResult0_carry_i_8_n_0
    );
\wSResult0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => wSResult0_carry_n_0,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_wSResult0_carry__0_CO_UNCONNECTED\(7 downto 5),
      CO(4) => wDQBufferValid,
      CO(3) => \wSResult0_carry__0_n_4\,
      CO(2) => \wSResult0_carry__0_n_5\,
      CO(1) => \wSResult0_carry__0_n_6\,
      CO(0) => \wSResult0_carry__0_n_7\,
      DI(7 downto 5) => B"000",
      DI(4 downto 0) => rDQBufferDoneAddress(13 downto 9),
      O(7 downto 0) => \NLW_wSResult0_carry__0_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => B"000",
      S(4) => \wSResult0_carry__0_i_1_n_0\,
      S(3) => \wSResult0_carry__0_i_2_n_0\,
      S(2) => \wSResult0_carry__0_i_3_n_0\,
      S(1) => \wSResult0_carry__0_i_4_n_0\,
      S(0) => \wSResult0_carry__0_i_5_n_0\
    );
\wSResult0_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => rDQBufferDoneAddress(13),
      I1 => \rDQBufferRaddressB_old_reg_n_0_[12]\,
      I2 => \wDQBufferRaddressB_01__0\,
      I3 => \rDQBufferRaddressB_new_reg_n_0_[12]\,
      O => \wSResult0_carry__0_i_1_n_0\
    );
\wSResult0_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => rDQBufferDoneAddress(12),
      I1 => \rDQBufferRaddressB_old_reg_n_0_[11]\,
      I2 => \wDQBufferRaddressB_01__0\,
      I3 => \rDQBufferRaddressB_new_reg_n_0_[11]\,
      O => \wSResult0_carry__0_i_2_n_0\
    );
\wSResult0_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => rDQBufferDoneAddress(11),
      I1 => \rDQBufferRaddressB_old_reg_n_0_[10]\,
      I2 => \wDQBufferRaddressB_01__0\,
      I3 => \rDQBufferRaddressB_new_reg_n_0_[10]\,
      O => \wSResult0_carry__0_i_3_n_0\
    );
\wSResult0_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => rDQBufferDoneAddress(10),
      I1 => \rDQBufferRaddressB_old_reg_n_0_[9]\,
      I2 => \wDQBufferRaddressB_01__0\,
      I3 => \rDQBufferRaddressB_new_reg_n_0_[9]\,
      O => \wSResult0_carry__0_i_4_n_0\
    );
\wSResult0_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => rDQBufferDoneAddress(9),
      I1 => \rDQBufferRaddressB_old_reg_n_0_[8]\,
      I2 => \wDQBufferRaddressB_01__0\,
      I3 => \rDQBufferRaddressB_new_reg_n_0_[8]\,
      O => \wSResult0_carry__0_i_5_n_0\
    );
wSResult0_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => rDQBufferDoneAddress(8),
      I1 => \rDQBufferRaddressB_old_reg_n_0_[7]\,
      I2 => \wDQBufferRaddressB_01__0\,
      I3 => \rDQBufferRaddressB_new_reg_n_0_[7]\,
      O => wSResult0_carry_i_1_n_0
    );
wSResult0_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => rDQBufferDoneAddress(7),
      I1 => \rDQBufferRaddressB_old_reg_n_0_[6]\,
      I2 => \wDQBufferRaddressB_01__0\,
      I3 => \rDQBufferRaddressB_new_reg_n_0_[6]\,
      O => wSResult0_carry_i_2_n_0
    );
wSResult0_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => rDQBufferDoneAddress(6),
      I1 => \rDQBufferRaddressB_old_reg_n_0_[5]\,
      I2 => \wDQBufferRaddressB_01__0\,
      I3 => \rDQBufferRaddressB_new_reg_n_0_[5]\,
      O => wSResult0_carry_i_3_n_0
    );
wSResult0_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => rDQBufferDoneAddress(5),
      I1 => \rDQBufferRaddressB_old_reg_n_0_[4]\,
      I2 => \wDQBufferRaddressB_01__0\,
      I3 => \rDQBufferRaddressB_new_reg_n_0_[4]\,
      O => wSResult0_carry_i_4_n_0
    );
wSResult0_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => rDQBufferDoneAddress(4),
      I1 => \rDQBufferRaddressB_old_reg_n_0_[3]\,
      I2 => \wDQBufferRaddressB_01__0\,
      I3 => \rDQBufferRaddressB_new_reg_n_0_[3]\,
      O => wSResult0_carry_i_5_n_0
    );
wSResult0_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => rDQBufferDoneAddress(3),
      I1 => \rDQBufferRaddressB_old_reg_n_0_[2]\,
      I2 => \wDQBufferRaddressB_01__0\,
      I3 => \rDQBufferRaddressB_new_reg_n_0_[2]\,
      O => wSResult0_carry_i_6_n_0
    );
wSResult0_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => rDQBufferDoneAddress(2),
      I1 => \rDQBufferRaddressB_old_reg_n_0_[1]\,
      I2 => \wDQBufferRaddressB_01__0\,
      I3 => \rDQBufferRaddressB_new_reg_n_0_[1]\,
      O => wSResult0_carry_i_7_n_0
    );
wSResult0_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => rDQBufferDoneAddress(1),
      I1 => \rDQBufferRaddressB_old_reg_n_0_[0]\,
      I2 => \wDQBufferRaddressB_01__0\,
      I3 => \rDQBufferRaddressB_new_reg_n_0_[0]\,
      O => wSResult0_carry_i_8_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_v2nfc_0_2_builtin_top is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sys_top_v2nfc_0_2_builtin_top : entity is "builtin_top";
end sys_top_v2nfc_0_2_builtin_top;

architecture STRUCTURE of sys_top_v2nfc_0_2_builtin_top is
begin
\rst_val_sym.gextw_sym[1].inst_extd\: entity work.sys_top_v2nfc_0_2_builtin_extdepth
     port map (
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      empty => empty,
      full => full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rd_rst_busy => rd_rst_busy,
      srst => srst,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_v2nfc_0_2_NPM_Toggle_Top_DDR100 is
  port (
    rReady : out STD_LOGIC;
    rReady_0 : out STD_LOGIC;
    wPM_LastStep_PCG_PM : out STD_LOGIC_VECTOR ( 6 downto 0 );
    rReady_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rDQIDone_reg : out STD_LOGIC;
    rDQODone_reg : out STD_LOGIC;
    rRECDone_reg : out STD_LOGIC;
    rReady_reg_0 : out STD_LOGIC;
    wPM_ReadValid_PCG_PM : out STD_LOGIC;
    rReady_1 : out STD_LOGIC;
    rReady_reg_1 : out STD_LOGIC;
    rReady_reg_2 : out STD_LOGIC;
    \FSM_onehot_rDTO_cur_state_reg[8]\ : out STD_LOGIC;
    rLastStep_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rPCommand_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rPCommand_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rPCommand_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rPCommand_reg[0]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rPCommand_reg[0]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rPCommand_reg[0]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rPCommand_reg[0]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rMNG_cur_state_reg[2]\ : out STD_LOGIC;
    wbCMDLast : out STD_LOGIC;
    \rPM_PCommand_reg[0]\ : out STD_LOGIC;
    \rPM_PCommand_reg[1]\ : out STD_LOGIC;
    \r_gFT_cur_state_reg[2]\ : out STD_LOGIC;
    \rPM_PCommand_reg[3]\ : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_rCurState_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    wSCC_PI_reset_Last : out STD_LOGIC;
    \rTimer_reg[7]\ : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    wSCC_PO_reset_Last : out STD_LOGIC;
    wCALStart : out STD_LOGIC;
    rReady_reg_3 : out STD_LOGIC;
    \rPM_PCommand_reg[3]_0\ : out STD_LOGIC;
    rDQIDone_reg_0 : out STD_LOGIC;
    \rPM_PCommand_reg[0]_0\ : out STD_LOGIC;
    \rPM_PCommand_reg[0]_1\ : out STD_LOGIC;
    \r_rST_cur_state_reg[10]\ : out STD_LOGIC;
    rReady_reg_4 : out STD_LOGIC;
    rDQIDone_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rReady_reg_5 : out STD_LOGIC;
    rReady_reg_6 : out STD_LOGIC;
    \rPM_PCommand_reg[2]\ : out STD_LOGIC;
    \rPM_PCommand_reg[3]_1\ : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[7]\ : out STD_LOGIC;
    rReady_reg_7 : out STD_LOGIC;
    rReady_reg_8 : out STD_LOGIC;
    \rTimer_reg[1]\ : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rReady_reg_9 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rReady_reg_10 : out STD_LOGIC;
    \rOpcode_reg[1]\ : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[13]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rNumOfCommand_reg[1]\ : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[9]\ : out STD_LOGIC;
    rReady_reg_11 : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[9]_0\ : out STD_LOGIC;
    rReady_reg_12 : out STD_LOGIC;
    rUsePresetC_reg : out STD_LOGIC;
    \FSM_onehot_rCurState_reg[1]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rTIM_cur_state_reg[0]\ : out STD_LOGIC;
    \rREC_cur_state_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rDQI_cur_state_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rLCH_cur_state_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rLCH_cur_state_reg[3]_0\ : out STD_LOGIC;
    \rLCH_cur_state_reg[3]_1\ : out STD_LOGIC;
    \rLCH_cur_state_reg[7]\ : out STD_LOGIC;
    \rLCH_cur_state_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wPBR_Start0__0\ : out STD_LOGIC;
    \rTIM_cur_state_reg[2]\ : out STD_LOGIC;
    \rPCommand_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rPO_AddressLatchEnable_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rPO_ReadEnable_reg[3]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \rPO_DQ_reg[24]\ : out STD_LOGIC;
    \rPO_DQ_reg[25]\ : out STD_LOGIC;
    \rPO_DQ_reg[26]\ : out STD_LOGIC;
    \rPO_DQ_reg[27]\ : out STD_LOGIC;
    \rPO_DQ_reg[28]\ : out STD_LOGIC;
    \rPO_DQ_reg[29]\ : out STD_LOGIC;
    \rPO_DQ_reg[30]\ : out STD_LOGIC;
    \rPO_DQ_reg[31]\ : out STD_LOGIC;
    \wDQOLoopDone__0__0\ : out STD_LOGIC;
    \rTimer_reg[1]_0\ : out STD_LOGIC;
    \rTimer_reg[7]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rTimer_reg[4]\ : out STD_LOGIC;
    \rTimer_reg[2]\ : out STD_LOGIC;
    \rTimer_reg[12]\ : out STD_LOGIC;
    \rTIM_cur_state_reg[0]_0\ : out STD_LOGIC;
    wPM_WriteReady_PCG_PM : out STD_LOGIC;
    \rDQI_cur_state_reg[2]\ : out STD_LOGIC;
    rd_en : out STD_LOGIC;
    \rPCommand_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wDQSOutEnable_PM_PHY : out STD_LOGIC;
    \rPO_WriteEnable_reg[3]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    wPO_DQ_PM_PHY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wDQOutEnable_PM_PHY : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    src_arst : out STD_LOGIC;
    wPO_Reset_PM_PHY : out STD_LOGIC;
    wPI_BUFF_WE_PM_PHY : out STD_LOGIC;
    iSystemClock : in STD_LOGIC;
    iReset : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rDQSOutEnable_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rPM_ONOFF_reg_0 : in STD_LOGIC;
    \FSM_onehot_rCurState_reg[12]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_rCurState_reg[2]\ : in STD_LOGIC;
    \rCAData_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wPM_PCommandOption_PCG_PM : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rbH_ZdCounter[3]_i_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_gFT_cur_state_reg[3]\ : in STD_LOGIC;
    \r_gFT_cur_state_reg[3]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rPM_CAData_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_rCurState_reg[2]_0\ : in STD_LOGIC;
    \FSM_onehot_rCurState_reg[2]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_rCurState_reg[2]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_rCurState_reg[2]_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wMNC_N_init_PM_PCommand : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rPM_PCommand_reg[1]_0\ : in STD_LOGIC;
    \rPM_PCommand_reg[3]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wPBRReady : in STD_LOGIC;
    \r_rST_cur_state_reg[11]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_rCurState_reg[8]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \rPM_PCommandOption_reg[2]\ : in STD_LOGIC;
    \rPM_PCommand[3]_i_4__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_rCurState_reg[12]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_rCurState_reg[12]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_rCurState_reg[12]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_rCurState_reg[10]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_rCurState_reg[13]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \rCAData_reg[7]_0\ : in STD_LOGIC;
    \rCAData_reg[7]_1\ : in STD_LOGIC;
    rUsePresetC : in STD_LOGIC;
    \FSM_onehot_rCurState_reg[1]_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rMNG_cur_state_reg[3]\ : in STD_LOGIC;
    \rMNG_cur_state_reg[3]_0\ : in STD_LOGIC;
    \rMNG_cur_state_reg[3]_1\ : in STD_LOGIC;
    \rMNG_cur_state[3]_i_2\ : in STD_LOGIC;
    \rPBR_cur_state_reg[2]\ : in STD_LOGIC;
    \rLCH_cur_state_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rCABufferREnable_reg : in STD_LOGIC;
    \rCPT_cur_state_reg[2]\ : in STD_LOGIC;
    \rDQBufferWaddrssA_reg[13]\ : in STD_LOGIC;
    \rDQBufferWaddrssA_reg[13]_0\ : in STD_LOGIC;
    \rDQO_cur_state_reg[2]\ : in STD_LOGIC;
    rDQSOutEnable_reg_0 : in STD_LOGIC;
    wPM_NumOfData_PCG_PM : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \rNumOfData_reg[13]\ : in STD_LOGIC;
    \rNumOfData_reg[11]\ : in STD_LOGIC;
    \rNumOfData_reg[9]\ : in STD_LOGIC;
    \rNumOfData_reg[6]\ : in STD_LOGIC;
    \rNumOfData_reg[5]\ : in STD_LOGIC;
    wPM_TargetWay_PCG_PM : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rRECDone_i_2 : in STD_LOGIC;
    rRECDone_i_2_0 : in STD_LOGIC;
    rRECDone_i_2_1 : in STD_LOGIC;
    \rTIM_cur_state_reg[2]_0\ : in STD_LOGIC;
    wPM_WriteData_PCG_PM : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wPM_WriteLast_PCG_PM : in STD_LOGIC;
    wPM_WriteValid_PCG_PM : in STD_LOGIC;
    wPM_PCommand_PCG_PM : in STD_LOGIC_VECTOR ( 6 downto 0 );
    wPM_ReadReady_PCG_PM : in STD_LOGIC;
    \rPIR_cur_state_reg[2]\ : in STD_LOGIC;
    \rPOR_cur_state_reg[2]\ : in STD_LOGIC;
    empty : in STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dout : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wPM_NANDPowerOnEvent_PCG_PM : in STD_LOGIC;
    \rNumOfCommand_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rPO_ChipEnable_reg[15]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \rPO_DQ_reg[31]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \rPI_ValidFlag_b_1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rNumOfCommand_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \rPO_ChipEnable_reg[15]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sys_top_v2nfc_0_2_NPM_Toggle_Top_DDR100 : entity is "NPM_Toggle_Top_DDR100";
end sys_top_v2nfc_0_2_NPM_Toggle_Top_DDR100;

architecture STRUCTURE of sys_top_v2nfc_0_2_NPM_Toggle_Top_DDR100 is
  signal \CEOSERDESBits[0].Inst_CEOSERDES_i_2_n_0\ : STD_LOGIC;
  signal \CEOSERDESBits[0].Inst_CEOSERDES_i_4_n_0\ : STD_LOGIC;
  signal \CEOSERDESBits[0].Inst_CEOSERDES_i_5_n_0\ : STD_LOGIC;
  signal Inst_ALEOSERDES_i_2_n_0 : STD_LOGIC;
  signal \Inst_NPCG_Toggle_Top/wbCMDLast_SCC\ : STD_LOGIC;
  signal Inst_NPM_Toggle_CAL_n_17 : STD_LOGIC;
  signal Inst_NPM_Toggle_DI_n_39 : STD_LOGIC;
  signal Inst_NPM_Toggle_POR_n_2 : STD_LOGIC;
  signal Inst_NPM_Toggle_POR_n_6 : STD_LOGIC;
  signal Inst_NPM_Toggle_TIMER_n_31 : STD_LOGIC;
  signal Inst_NPM_Toggle_TIMER_n_34 : STD_LOGIC;
  signal Inst_NPM_Toggle_TIMER_n_35 : STD_LOGIC;
  signal rPCommand : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal rPM_ONOFF_reg_n_0 : STD_LOGIC;
  signal \^rready_0\ : STD_LOGIC;
  signal \^rready_1\ : STD_LOGIC;
  signal \^rready_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^rready_reg_0\ : STD_LOGIC;
  signal \^rready_reg_12\ : STD_LOGIC;
  signal rTIM_cur_state : STD_LOGIC_VECTOR ( 0 to 0 );
  signal wCAL_DQSOutEnable : STD_LOGIC;
  signal wCAL_PO_AddressLatchEnable : STD_LOGIC_VECTOR ( 3 to 3 );
  signal wCAL_PO_ChipEnable : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal wCAL_PO_CommandLatchEnable : STD_LOGIC_VECTOR ( 3 to 3 );
  signal wCAL_PO_DQ : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal wDI_DQSOutEnable : STD_LOGIC;
  signal wDI_PO_ReadEnable : STD_LOGIC_VECTOR ( 3 to 3 );
  signal wDO_DQOutEnable : STD_LOGIC;
  signal wDO_DQSOutEnable : STD_LOGIC;
  signal wDO_PO_AddressLatchEnable : STD_LOGIC_VECTOR ( 3 to 3 );
  signal wDO_PO_ChipEnable : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal wDO_PO_DQStrobe : STD_LOGIC_VECTOR ( 7 to 7 );
  signal wDO_PO_WriteEnable : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wPBR_PO_DQStrobe : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \^wpbr_start0__0\ : STD_LOGIC;
  signal \^wpm_laststep_pcg_pm\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal wPM_Ready_PCG_PM : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal \^wscc_po_reset_last\ : STD_LOGIC;
  signal wTM_PO_ChipEnable : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal wTM_PO_DQStrobe : STD_LOGIC_VECTOR ( 7 to 7 );
  signal wTM_PO_ReadEnable : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  rReady_0 <= \^rready_0\;
  rReady_1 <= \^rready_1\;
  rReady_reg(3 downto 0) <= \^rready_reg\(3 downto 0);
  rReady_reg_0 <= \^rready_reg_0\;
  rReady_reg_12 <= \^rready_reg_12\;
  \wPBR_Start0__0\ <= \^wpbr_start0__0\;
  wPM_LastStep_PCG_PM(6 downto 0) <= \^wpm_laststep_pcg_pm\(6 downto 0);
  wSCC_PO_reset_Last <= \^wscc_po_reset_last\;
\CEOSERDESBits[0].Inst_CEOSERDES_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rPCommand(2),
      I1 => rPCommand(3),
      O => \CEOSERDESBits[0].Inst_CEOSERDES_i_2_n_0\
    );
\CEOSERDESBits[0].Inst_CEOSERDES_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055555554"
    )
        port map (
      I0 => \CEOSERDESBits[0].Inst_CEOSERDES_i_2_n_0\,
      I1 => rPCommand(5),
      I2 => rPCommand(6),
      I3 => rPCommand(0),
      I4 => rPCommand(4),
      I5 => rPCommand(1),
      O => \CEOSERDESBits[0].Inst_CEOSERDES_i_4_n_0\
    );
\CEOSERDESBits[0].Inst_CEOSERDES_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000001"
    )
        port map (
      I0 => rPCommand(4),
      I1 => rPCommand(1),
      I2 => rPCommand(0),
      I3 => rPCommand(6),
      I4 => rPCommand(5),
      I5 => \CEOSERDESBits[0].Inst_CEOSERDES_i_2_n_0\,
      O => \CEOSERDESBits[0].Inst_CEOSERDES_i_5_n_0\
    );
Inst_ALEOSERDES_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rPCommand(0),
      I1 => rPCommand(1),
      O => Inst_ALEOSERDES_i_2_n_0
    );
Inst_NPM_Toggle_CAL: entity work.sys_top_v2nfc_0_2_NPM_Toggle_CAL_DDR100
     port map (
      D(0) => \rLCH_cur_state_reg[3]\(0),
      \FSM_onehot_rCurState_reg[1]\ => \^rready_reg\(1),
      \FSM_onehot_rCurState_reg[1]_0\ => \FSM_onehot_rCurState_reg[12]\,
      \FSM_onehot_rCurState_reg[1]_1\ => \^rready_reg\(3),
      \FSM_onehot_rCurState_reg[1]_2\ => \FSM_onehot_rCurState_reg[2]\,
      \FSM_onehot_rCurState_reg[1]_3\(0) => \rCAData_reg[7]\(1),
      \FSM_onehot_rCurState_reg[6]\(1 downto 0) => \FSM_onehot_rCurState_reg[8]\(3 downto 2),
      \FSM_onehot_rCurState_reg[6]_0\ => \^wpm_laststep_pcg_pm\(0),
      Inst_WEOSERDES => Inst_NPM_Toggle_TIMER_n_31,
      Inst_WEOSERDES_0(2 downto 1) => wDO_PO_WriteEnable(3 downto 2),
      Inst_WEOSERDES_0(0) => wDO_PO_WriteEnable(0),
      Q(0) => \rLCH_cur_state_reg[1]\(0),
      dina(8 downto 0) => dina(8 downto 0),
      iReset => iReset,
      iSystemClock => iSystemClock,
      rCABufferREnable_reg_0 => rCABufferREnable_reg,
      \rCPT_cur_state_reg[2]_0\ => \rCPT_cur_state_reg[2]\,
      rDQOutEnable_buffer_reg_inv(1 downto 0) => rPCommand(3 downto 2),
      \rLCH_cur_state_reg[2]_0\(0) => \rLCH_cur_state_reg[2]\(0),
      \rLCH_cur_state_reg[3]_0\ => \rLCH_cur_state_reg[3]_0\,
      \rLCH_cur_state_reg[3]_1\ => \rLCH_cur_state_reg[3]_1\,
      \rLCH_cur_state_reg[7]_0\ => \rLCH_cur_state_reg[7]\,
      rLastStep_reg_0 => \^wpm_laststep_pcg_pm\(3),
      rLastStep_reg_1(0) => rDQIDone_reg_1(1),
      \rNumOfCommand_reg[3]_0\(3 downto 0) => \rNumOfCommand_reg[3]\(3 downto 0),
      \rPO_ChipEnable_reg[15]_0\(7 downto 0) => wCAL_PO_ChipEnable(15 downto 8),
      \rPO_ChipEnable_reg[15]_1\(7 downto 0) => \rPO_ChipEnable_reg[15]\(7 downto 0),
      \rPO_DQ_reg[31]_0\(7 downto 0) => wCAL_PO_DQ(31 downto 24),
      \rPO_WriteEnable_reg[3]_0\(2 downto 0) => \rPO_WriteEnable_reg[3]\(2 downto 0),
      \rPO_WriteEnable_reg[3]_1\ => Inst_NPM_Toggle_CAL_n_17,
      rReady_reg_0 => \^rready_reg\(2),
      rReady_reg_1 => rReady_reg_2,
      rReady_reg_2 => rReady_reg_10,
      rTIM_cur_state(0) => rTIM_cur_state(0),
      \rTIM_cur_state_reg[0]\ => \rTIM_cur_state_reg[0]_0\,
      wCAL_DQSOutEnable => wCAL_DQSOutEnable,
      wCAL_PO_AddressLatchEnable(0) => wCAL_PO_AddressLatchEnable(3),
      wCAL_PO_CommandLatchEnable(0) => wCAL_PO_CommandLatchEnable(3),
      wDO_DQOutEnable => wDO_DQOutEnable,
      wDQOutEnable_PM_PHY => wDQOutEnable_PM_PHY
    );
Inst_NPM_Toggle_DI: entity work.sys_top_v2nfc_0_2_NPM_Toggle_DI_DDR100
     port map (
      \CEOSERDESBits[0].Inst_CEOSERDES_i_1_0\ => \CEOSERDESBits[0].Inst_CEOSERDES_i_5_n_0\,
      \CEOSERDESBits[7].Inst_CEOSERDES\ => \CEOSERDESBits[0].Inst_CEOSERDES_i_2_n_0\,
      \CEOSERDESBits[7].Inst_CEOSERDES_0\ => \CEOSERDESBits[0].Inst_CEOSERDES_i_4_n_0\,
      \CEOSERDESBits[7].Inst_CEOSERDES_1\(7 downto 0) => wTM_PO_ChipEnable(15 downto 8),
      \CEOSERDESBits[7].Inst_CEOSERDES_i_1_0\(7 downto 0) => wDO_PO_ChipEnable(15 downto 8),
      \CEOSERDESBits[7].Inst_CEOSERDES_i_1_1\(7 downto 0) => wCAL_PO_ChipEnable(15 downto 8),
      D(0) => D(0),
      \FSM_onehot_rCurState_reg[12]\ => \^wpm_laststep_pcg_pm\(0),
      \FSM_onehot_rCurState_reg[13]\(1 downto 0) => \FSM_onehot_rCurState_reg[13]\(3 downto 2),
      \FSM_onehot_rCurState_reg[13]_0\(2 downto 0) => \FSM_onehot_rCurState_reg[13]_0\(5 downto 3),
      \FSM_onehot_rCurState_reg[7]\ => \FSM_onehot_rCurState_reg[7]\,
      \FSM_onehot_rCurState_reg[8]\(2 downto 0) => \FSM_onehot_rCurState_reg[8]\(5 downto 3),
      \FSM_onehot_rCurState_reg[9]\ => \FSM_onehot_rCurState_reg[9]\,
      \FSM_onehot_rCurState_reg[9]_0\ => \^rready_reg\(2),
      \FSM_onehot_rCurState_reg[9]_1\ => \^rready_reg\(1),
      \FSM_onehot_rCurState_reg[9]_2\ => \^rready_reg\(3),
      \FSM_onehot_rCurState_reg[9]_3\ => \FSM_onehot_rCurState_reg[12]\,
      \FSM_onehot_rCurState_reg[9]_4\ => \FSM_onehot_rCurState_reg[2]\,
      Q(0) => Q(2),
      dout(15 downto 0) => dout(15 downto 0),
      doutb(31 downto 0) => doutb(31 downto 0),
      empty => empty,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_7\(15 downto 0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_7\(15 downto 0),
      \gen_wr_a.gen_word_narrow.mem_reg_bram_7_0\(15 downto 0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_0\(15 downto 0),
      \gen_wr_a.gen_word_narrow.mem_reg_bram_7_1\(15 downto 0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_1\(15 downto 0),
      iReset => iReset,
      iSystemClock => iSystemClock,
      \out\(15 downto 0) => \out\(15 downto 0),
      \rCAData[0]_i_3\ => \^rready_reg_12\,
      \rCAData[7]_i_10__0\ => \^rready_1\,
      \rCAData_reg[7]\ => \rCAData_reg[7]_0\,
      \rCAData_reg[7]_0\(0) => \rCAData_reg[7]\(1),
      \rCAData_reg[7]_1\ => \rCAData_reg[7]_1\,
      \rDQBufferWaddrssA_reg[13]_0\ => \rDQBufferWaddrssA_reg[13]\,
      \rDQBufferWaddrssA_reg[13]_1\ => \rDQBufferWaddrssA_reg[13]_0\,
      rDQIDone_reg_0 => rDQIDone_reg,
      rDQIDone_reg_1 => \^wpm_laststep_pcg_pm\(1),
      rDQIDone_reg_2 => rDQIDone_reg_0,
      rDQIDone_reg_3(1 downto 0) => rDQIDone_reg_1(3 downto 2),
      \rDQI_cur_state_reg[1]_0\(0) => \rDQI_cur_state_reg[1]\(0),
      \rDQI_cur_state_reg[2]_0\ => \rDQI_cur_state_reg[2]\,
      rDQODone_reg_0 => rDQODone_reg,
      \rDQO_cur_state_reg[2]_0\ => \rDQO_cur_state_reg[2]\,
      rDQSOutEnable_reg_0 => rDQSOutEnable_reg_0,
      rIN_FIFO_WE_Latch_reg(3) => rPCommand(6),
      rIN_FIFO_WE_Latch_reg(2) => rPCommand(3),
      rIN_FIFO_WE_Latch_reg(1 downto 0) => rPCommand(1 downto 0),
      rLastStep_reg => rLastStep_reg,
      \rNumOfData_reg[11]_0\ => \rNumOfData_reg[11]\,
      \rNumOfData_reg[13]_0\ => \rNumOfData_reg[13]\,
      \rNumOfData_reg[5]_0\ => \rNumOfData_reg[5]\,
      \rNumOfData_reg[6]_0\ => \rNumOfData_reg[6]\,
      \rNumOfData_reg[9]_0\ => \rNumOfData_reg[9]\,
      \rPCommand_reg[0]\(0) => \rPCommand_reg[0]_0\(0),
      \rPCommand_reg[0]_0\(0) => \rPCommand_reg[0]_1\(0),
      \rPCommand_reg[0]_1\(0) => \rPCommand_reg[0]_2\(0),
      \rPCommand_reg[0]_2\(0) => \rPCommand_reg[0]_3\(0),
      \rPCommand_reg[0]_3\(0) => \rPCommand_reg[0]_4\(0),
      \rPCommand_reg[0]_4\(0) => \rPCommand_reg[0]_5\(0),
      \rPCommand_reg[0]_5\(0) => \rPCommand_reg[0]_6\(0),
      \rPI_ValidFlag_b_1_reg[3]_0\(3 downto 0) => \rPI_ValidFlag_b_1_reg[3]\(3 downto 0),
      rPM_ONOFF_reg => \^wpm_laststep_pcg_pm\(4),
      rPM_ONOFF_reg_0 => \^wpm_laststep_pcg_pm\(2),
      rPM_ONOFF_reg_1 => Inst_NPM_Toggle_POR_n_6,
      rPM_ONOFF_reg_2 => rPM_ONOFF_reg_n_0,
      \rPM_PCommandOption[2]_i_5\(0) => \rPM_PCommand_reg[3]_2\(0),
      \rPO_ReadEnable_reg[2]_0\(1 downto 0) => \rPO_ReadEnable_reg[3]\(1 downto 0),
      \rPO_ReadEnable_reg[3]_0\(0) => wDI_PO_ReadEnable(3),
      rRECDone_i_2_0 => rRECDone_i_2,
      rRECDone_i_2_1 => rRECDone_i_2_0,
      rRECDone_i_2_2 => rRECDone_i_2_1,
      rRECDone_i_2_3 => \^wpbr_start0__0\,
      rRECDone_reg_0 => rRECDone_reg,
      \rREC_cur_state_reg[1]_0\(0) => \rREC_cur_state_reg[1]\(0),
      rReady_reg_0 => \^rready_reg_0\,
      rReady_reg_1 => rReady_reg_1,
      rReady_reg_2 => Inst_NPM_Toggle_DI_n_39,
      rReady_reg_3 => rReady_reg_8,
      rReady_reg_4 => rReady_reg_11,
      rReady_reg_5 => \^rready_reg\(0),
      rTIM_cur_state(0) => rTIM_cur_state(0),
      rUsePresetC => rUsePresetC,
      rUsePresetC_reg => rUsePresetC_reg,
      \r_rST_cur_state_reg[10]\ => \r_rST_cur_state_reg[10]\,
      \r_rST_cur_state_reg[11]\(0) => \r_rST_cur_state_reg[11]\(0),
      rd_en => rd_en,
      wDI_DQSOutEnable => wDI_DQSOutEnable,
      \wDQOLoopDone__0__0\ => \wDQOLoopDone__0__0\,
      wPBRReady => wPBRReady,
      wPI_BUFF_WE_PM_PHY => wPI_BUFF_WE_PM_PHY,
      wPM_NumOfData_PCG_PM(10 downto 0) => wPM_NumOfData_PCG_PM(10 downto 0),
      wPM_PCommandOption_PCG_PM(0) => wPM_PCommandOption_PCG_PM(0),
      wPM_ReadReady_PCG_PM => wPM_ReadReady_PCG_PM,
      wPM_ReadValid_PCG_PM => wPM_ReadValid_PCG_PM,
      wPM_TargetWay_PCG_PM(7 downto 0) => wPM_TargetWay_PCG_PM(7 downto 0),
      wTM_PO_ReadEnable(0) => wTM_PO_ReadEnable(3)
    );
Inst_NPM_Toggle_DO: entity work.sys_top_v2nfc_0_2_NPM_Toggle_DO_tADL_DDR100
     port map (
      \DQOSERDESBits[7].Inst_DQOSERDES\(7 downto 0) => wCAL_PO_DQ(31 downto 24),
      \FSM_onehot_rDTO_cur_state_reg[2]_0\ => \^wpbr_start0__0\,
      \FSM_onehot_rDTO_cur_state_reg[8]_0\ => \FSM_onehot_rDTO_cur_state_reg[8]\,
      Inst_DQSOSERDES => Inst_NPM_Toggle_TIMER_n_34,
      Q(3) => rPCommand(6),
      Q(2 downto 1) => rPCommand(3 downto 2),
      Q(0) => rPCommand(0),
      iReset => iReset,
      iSystemClock => iSystemClock,
      rLastStep_reg_0 => \^wpm_laststep_pcg_pm\(2),
      \rPCommand_reg[3]\(3 downto 0) => \rPCommand_reg[3]_0\(3 downto 0),
      \rPM_CAData_reg[7]\ => \^rready_reg\(2),
      \rPM_CAData_reg[7]_0\ => \FSM_onehot_rCurState_reg[2]\,
      \rPM_CAData_reg[7]_1\ => \^rready_reg\(3),
      \rPO_ChipEnable_reg[15]_0\(7 downto 0) => wDO_PO_ChipEnable(15 downto 8),
      \rPO_DQStrobe_reg[7]_0\(0) => wDO_PO_DQStrobe(7),
      \rPO_DQ_reg[24]_0\ => \rPO_DQ_reg[24]\,
      \rPO_DQ_reg[25]_0\ => \rPO_DQ_reg[25]\,
      \rPO_DQ_reg[26]_0\ => \rPO_DQ_reg[26]\,
      \rPO_DQ_reg[27]_0\ => \rPO_DQ_reg[27]\,
      \rPO_DQ_reg[28]_0\ => \rPO_DQ_reg[28]\,
      \rPO_DQ_reg[29]_0\ => \rPO_DQ_reg[29]\,
      \rPO_DQ_reg[30]_0\ => \rPO_DQ_reg[30]\,
      \rPO_DQ_reg[31]_0\ => \rPO_DQ_reg[31]\,
      \rPO_DQ_reg[31]_1\(15 downto 0) => \rPO_DQ_reg[31]_0\(15 downto 0),
      \rPO_WriteEnable_reg[3]_0\(2 downto 1) => wDO_PO_WriteEnable(3 downto 2),
      \rPO_WriteEnable_reg[3]_0\(0) => wDO_PO_WriteEnable(0),
      rReady_reg_0 => \^rready_reg\(1),
      wCALStart => wCALStart,
      wDO_DQOutEnable => wDO_DQOutEnable,
      wDO_DQSOutEnable => wDO_DQSOutEnable,
      wDO_PO_AddressLatchEnable(0) => wDO_PO_AddressLatchEnable(3),
      wMNC_N_init_PM_PCommand(0) => wMNC_N_init_PM_PCommand(0),
      wPM_PCommandOption_PCG_PM(1 downto 0) => wPM_PCommandOption_PCG_PM(1 downto 0),
      wPM_PCommand_PCG_PM(0) => wPM_PCommand_PCG_PM(2),
      wPM_Ready_PCG_PM(0) => wPM_Ready_PCG_PM(4),
      wPM_TargetWay_PCG_PM(7 downto 0) => wPM_TargetWay_PCG_PM(7 downto 0),
      wPM_WriteData_PCG_PM(15 downto 0) => wPM_WriteData_PCG_PM(15 downto 0),
      wPM_WriteLast_PCG_PM => wPM_WriteLast_PCG_PM,
      wPM_WriteReady_PCG_PM => wPM_WriteReady_PCG_PM,
      wPM_WriteValid_PCG_PM => wPM_WriteValid_PCG_PM,
      wPO_DQ_PM_PHY(31 downto 0) => wPO_DQ_PM_PHY(31 downto 0),
      wTM_PO_DQStrobe(0) => wTM_PO_DQStrobe(7)
    );
Inst_NPM_Toggle_PHY_B_Reset: entity work.sys_top_v2nfc_0_2_NPM_Toggle_PHY_B_Reset
     port map (
      \FSM_onehot_rCurState_reg[1]\(0) => \FSM_onehot_rCurState_reg[1]\(0),
      \FSM_onehot_rCurState_reg[1]_0\(0) => \FSM_onehot_rCurState_reg[1]_0\(0),
      \FSM_onehot_rCurState_reg[1]_1\(0) => \FSM_onehot_rCurState_reg[1]_1\(0),
      \FSM_onehot_rCurState_reg[1]_2\(0) => rDQIDone_reg_1(0),
      \FSM_onehot_rCurState_reg[2]\(0) => \FSM_onehot_rCurState_reg[13]\(0),
      \FSM_onehot_rCurState_reg[2]_0\ => \FSM_onehot_rCurState_reg[2]_0\,
      \FSM_onehot_rCurState_reg[2]_1\(1 downto 0) => \FSM_onehot_rCurState_reg[2]_1\(1 downto 0),
      \FSM_onehot_rCurState_reg[2]_10\ => \FSM_onehot_rCurState_reg[2]\,
      \FSM_onehot_rCurState_reg[2]_11\ => \^rready_reg\(2),
      \FSM_onehot_rCurState_reg[2]_12\(1 downto 0) => \FSM_onehot_rCurState_reg[13]_0\(1 downto 0),
      \FSM_onehot_rCurState_reg[2]_2\ => \^wpm_laststep_pcg_pm\(0),
      \FSM_onehot_rCurState_reg[2]_3\(1 downto 0) => \FSM_onehot_rCurState_reg[2]_2\(1 downto 0),
      \FSM_onehot_rCurState_reg[2]_4\ => \^wpm_laststep_pcg_pm\(4),
      \FSM_onehot_rCurState_reg[2]_5\(1 downto 0) => \FSM_onehot_rCurState_reg[2]_3\(1 downto 0),
      \FSM_onehot_rCurState_reg[2]_6\ => \^wpm_laststep_pcg_pm\(5),
      \FSM_onehot_rCurState_reg[2]_7\(1 downto 0) => \FSM_onehot_rCurState_reg[8]\(1 downto 0),
      \FSM_onehot_rCurState_reg[2]_8\(0) => wPM_Ready_PCG_PM(4),
      \FSM_onehot_rCurState_reg[2]_9\ => \^rready_reg\(3),
      Q(1 downto 0) => \rTimer_reg[7]_0\(1 downto 0),
      iReset => iReset,
      iSystemClock => iSystemClock,
      rDQSOutEnable_buffer_reg_inv(2) => rPCommand(6),
      rDQSOutEnable_buffer_reg_inv(1 downto 0) => rPCommand(3 downto 2),
      rDQSOutEnable_buffer_reg_inv_0 => Inst_NPM_Toggle_TIMER_n_35,
      \rPBR_cur_state_reg[2]_0\ => \rPBR_cur_state_reg[2]\,
      \rPM_PCommand_reg[1]\ => \rPM_PCommand_reg[1]_0\,
      \rPM_PCommand_reg[1]_0\ => \^rready_reg\(1),
      \rPM_PCommand_reg[1]_1\ => \^rready_reg\(0),
      \rPM_PCommand_reg[1]_2\(0) => \rPM_PCommand_reg[3]_2\(1),
      rReady_0 => \^rready_0\,
      rReady_reg_0 => rReady_reg_4,
      rReady_reg_1 => rReady_reg_5,
      rTIM_cur_state(0) => rTIM_cur_state(0),
      \rTimer_reg[1]_0\ => \rTimer_reg[1]_0\,
      \rTimer_reg[4]_0\ => \^wpm_laststep_pcg_pm\(6),
      \rTimer_reg[4]_1\ => \rTimer_reg[4]\,
      src_arst => src_arst,
      wCAL_DQSOutEnable => wCAL_DQSOutEnable,
      wDO_DQSOutEnable => wDO_DQSOutEnable,
      wDQSOutEnable_PM_PHY => wDQSOutEnable_PM_PHY,
      wPBRReady => wPBRReady,
      wPBR_PO_DQStrobe(0) => wPBR_PO_DQStrobe(5),
      wPM_Ready_PCG_PM(0) => wPM_Ready_PCG_PM(6)
    );
Inst_NPM_Toggle_PIR: entity work.sys_top_v2nfc_0_2_NPM_Toggle_PIR
     port map (
      \FSM_onehot_rCurState_reg[7]\ => \FSM_onehot_rCurState_reg[12]\,
      \FSM_onehot_rCurState_reg[7]_0\ => \^rready_reg\(3),
      \FSM_onehot_rCurState_reg[7]_1\ => \^rready_reg\(1),
      \FSM_onehot_rCurState_reg[7]_2\ => \^rready_reg\(2),
      \FSM_onehot_rCurState_reg[7]_3\ => Inst_NPM_Toggle_DI_n_39,
      Q(0) => rPCommand(4),
      SR(0) => SR(0),
      iReset => iReset,
      iSystemClock => iSystemClock,
      \rMNG_cur_state[3]_i_6\(0) => \FSM_onehot_rCurState_reg[2]_2\(1),
      \rPIR_cur_state_reg[2]_0\ => \rPIR_cur_state_reg[2]\,
      rReady => rReady,
      rReady_reg_0 => rReady_reg_7,
      rReady_reg_1(0) => wPM_Ready_PCG_PM(4),
      rTIM_cur_state(0) => rTIM_cur_state(0),
      \rTimer_reg[2]_0\ => \rTimer_reg[2]\,
      \rTimer_reg[7]_0\ => \rTimer_reg[7]\,
      \rTimer_reg[8]_0\ => \^wpm_laststep_pcg_pm\(4),
      wPM_NANDPowerOnEvent_PCG_PM => wPM_NANDPowerOnEvent_PCG_PM,
      wSCC_PI_reset_Last => wSCC_PI_reset_Last
    );
Inst_NPM_Toggle_POR: entity work.sys_top_v2nfc_0_2_NPM_Toggle_POR
     port map (
      \FSM_onehot_rCurState_reg[12]\ => \FSM_onehot_rCurState_reg[12]\,
      \FSM_onehot_rDTO_cur_state_reg[2]\ => \^wpm_laststep_pcg_pm\(0),
      \FSM_onehot_rDTO_cur_state_reg[2]_0\ => \^wpm_laststep_pcg_pm\(4),
      \FSM_onehot_rDTO_cur_state_reg[2]_1\ => \^wpm_laststep_pcg_pm\(2),
      \FSM_onehot_rDTO_cur_state_reg[2]_2\ => rPM_ONOFF_reg_n_0,
      Q(0) => rPCommand(5),
      iReset => iReset,
      iSystemClock => iSystemClock,
      \rMNG_cur_state[1]_i_4\(0) => \FSM_onehot_rCurState_reg[2]_3\(1),
      \rMNG_cur_state[1]_i_4_0\(0) => \FSM_onehot_rCurState_reg[2]_1\(1),
      \rMNG_cur_state[1]_i_4_1\(0) => \FSM_onehot_rCurState_reg[2]_2\(1),
      \rPOR_cur_state_reg[2]_0\ => \rPOR_cur_state_reg[2]\,
      rReady_reg_0 => \^rready_reg\(3),
      rTIM_cur_state(0) => rTIM_cur_state(0),
      \rTimer_reg[1]_0\ => \rTimer_reg[1]\,
      \rTimer_reg[1]_1\ => Inst_NPM_Toggle_POR_n_2,
      \rTimer_reg[1]_2\ => \^wpm_laststep_pcg_pm\(5),
      \rTimer_reg[1]_3\ => Inst_NPM_Toggle_POR_n_6,
      \wPBR_Start0__0\ => \^wpbr_start0__0\,
      wPM_LastStep_PCG_PM(2) => \^wpm_laststep_pcg_pm\(6),
      wPM_LastStep_PCG_PM(1) => \^wpm_laststep_pcg_pm\(3),
      wPM_LastStep_PCG_PM(0) => \^wpm_laststep_pcg_pm\(1),
      wPM_NANDPowerOnEvent_PCG_PM => wPM_NANDPowerOnEvent_PCG_PM,
      wPO_Reset_PM_PHY => wPO_Reset_PM_PHY,
      wSCC_PO_reset_Last => \^wscc_po_reset_last\,
      wbCMDLast_SCC => \Inst_NPCG_Toggle_Top/wbCMDLast_SCC\
    );
Inst_NPM_Toggle_TIMER: entity work.sys_top_v2nfc_0_2_NPM_Toggle_TIMER
     port map (
      \FSM_onehot_rCurState_reg[10]\(1 downto 0) => \FSM_onehot_rCurState_reg[10]\(1 downto 0),
      \FSM_onehot_rCurState_reg[10]_0\ => \^wpm_laststep_pcg_pm\(2),
      \FSM_onehot_rCurState_reg[11]\(0) => \FSM_onehot_rCurState_reg[13]\(1),
      \FSM_onehot_rCurState_reg[12]\ => \^rready_reg\(1),
      \FSM_onehot_rCurState_reg[12]_0\ => Inst_NPM_Toggle_POR_n_2,
      \FSM_onehot_rCurState_reg[12]_1\(2 downto 0) => \FSM_onehot_rCurState_reg[12]_0\(2 downto 0),
      \FSM_onehot_rCurState_reg[12]_2\(0) => \FSM_onehot_rCurState_reg[12]_1\(0),
      \FSM_onehot_rCurState_reg[12]_3\(0) => \FSM_onehot_rCurState_reg[12]_2\(0),
      \FSM_onehot_rCurState_reg[12]_4\ => \^rready_reg\(2),
      \FSM_onehot_rCurState_reg[12]_5\ => \^rready_reg_0\,
      \FSM_onehot_rCurState_reg[1]\(0) => \FSM_onehot_rCurState_reg[1]_2\(0),
      \FSM_onehot_rCurState_reg[1]_0\(1 downto 0) => \FSM_onehot_rCurState_reg[1]_3\(1 downto 0),
      \FSM_onehot_rCurState_reg[5]\(0) => \FSM_onehot_rCurState_reg[5]\(0),
      \FSM_onehot_rCurState_reg[9]\ => \FSM_onehot_rCurState_reg[9]_0\,
      Q(1 downto 0) => Q(1 downto 0),
      iReset => iReset,
      iSystemClock => iSystemClock,
      \rCAData[6]_i_4__0\(1 downto 0) => \rCAData_reg[7]\(1 downto 0),
      rDQSOutEnable_reg_0 => Inst_NPM_Toggle_TIMER_n_35,
      rDQSOutEnable_reg_1 => rDQSOutEnable_reg,
      \rMNG_cur_state[3]_i_2_0\(2) => \FSM_onehot_rCurState_reg[13]_0\(5),
      \rMNG_cur_state[3]_i_2_0\(1 downto 0) => \FSM_onehot_rCurState_reg[13]_0\(3 downto 2),
      \rMNG_cur_state[3]_i_2_1\ => \rMNG_cur_state[3]_i_2\,
      \rMNG_cur_state_reg[2]\ => \rMNG_cur_state_reg[2]\,
      \rMNG_cur_state_reg[3]\ => \rMNG_cur_state_reg[3]\,
      \rMNG_cur_state_reg[3]_0\ => \rMNG_cur_state_reg[3]_0\,
      \rMNG_cur_state_reg[3]_1\ => \rMNG_cur_state_reg[3]_1\,
      \rNumOfCommand_reg[15]_0\(15 downto 0) => \rNumOfCommand_reg[15]\(15 downto 0),
      \rNumOfCommand_reg[1]_0\ => \rNumOfCommand_reg[1]\,
      \rNumOfCommand_reg[7]_0\ => \^wpm_laststep_pcg_pm\(0),
      \rOpcode_reg[1]\ => \rOpcode_reg[1]\,
      \rPCommand_reg[1]\(0) => \rPCommand_reg[1]_0\(0),
      \rPCommand_reg[2]\ => Inst_NPM_Toggle_TIMER_n_31,
      \rPCommand_reg[2]_0\ => Inst_NPM_Toggle_TIMER_n_34,
      \rPM_CAData_reg[1]\(0) => \rPM_CAData_reg[1]\(0),
      \rPM_PCommandOption_reg[2]\ => \^rready_reg\(3),
      \rPM_PCommandOption_reg[2]_0\ => \rPM_PCommandOption_reg[2]\,
      \rPM_PCommand[3]_i_4__0\(2 downto 0) => \rPM_PCommand[3]_i_4__0\(2 downto 0),
      \rPM_PCommand_reg[0]\ => \rPM_PCommand_reg[0]\,
      \rPM_PCommand_reg[0]_0\ => \rPM_PCommand_reg[0]_0\,
      \rPM_PCommand_reg[0]_1\ => \rPM_PCommand_reg[0]_1\,
      \rPM_PCommand_reg[1]\ => \rPM_PCommand_reg[1]\,
      \rPM_PCommand_reg[1]_0\ => \^rready_reg\(0),
      \rPM_PCommand_reg[1]_1\ => \rPM_PCommand_reg[1]_0\,
      \rPM_PCommand_reg[2]\ => \rPM_PCommand_reg[2]\,
      \rPM_PCommand_reg[3]\ => \rPM_PCommand_reg[3]\,
      \rPM_PCommand_reg[3]_0\ => \rPM_PCommand_reg[3]_0\,
      \rPM_PCommand_reg[3]_1\ => \rPM_PCommand_reg[3]_1\,
      \rPM_PCommand_reg[3]_2\(2 downto 1) => \rPM_PCommand_reg[3]_2\(3 downto 2),
      \rPM_PCommand_reg[3]_2\(0) => \rPM_PCommand_reg[3]_2\(0),
      \rPO_AddressLatchEnable_reg[3]_0\(0) => \rPO_AddressLatchEnable_reg[3]\(0),
      \rPO_AddressLatchEnable_reg[3]_1\ => Inst_ALEOSERDES_i_2_n_0,
      \rPO_ChipEnable_reg[15]_0\(7 downto 0) => wTM_PO_ChipEnable(15 downto 8),
      \rPO_ChipEnable_reg[15]_1\(7 downto 0) => \rPO_ChipEnable_reg[15]_0\(7 downto 0),
      \rPO_DQStrobe_reg[7]_0\(4) => rPCommand(6),
      \rPO_DQStrobe_reg[7]_0\(3 downto 0) => rPCommand(3 downto 0),
      \rPO_DQStrobe_reg[7]_1\(0) => wDO_PO_DQStrobe(7),
      \rPO_ReadEnable_reg[3]_0\(0) => \rPO_ReadEnable_reg[3]\(2),
      \rPO_ReadEnable_reg[3]_1\(0) => wDI_PO_ReadEnable(3),
      \rPO_WriteEnable_reg[3]_0\ => Inst_NPM_Toggle_CAL_n_17,
      rReady_0 => \^rready_0\,
      rReady_reg_0 => \^rready_1\,
      rReady_reg_1 => rReady_reg_3,
      rReady_reg_2 => rReady_reg_6,
      rReady_reg_3(1 downto 0) => rReady_reg_9(1 downto 0),
      rReady_reg_4 => \^rready_reg_12\,
      \rTIM_cur_state_reg[0]_0\(0) => rTIM_cur_state(0),
      \rTIM_cur_state_reg[0]_1\ => \rTIM_cur_state_reg[0]\,
      \rTIM_cur_state_reg[2]_0\ => \rTIM_cur_state_reg[2]\,
      \rTIM_cur_state_reg[2]_1\ => \rTIM_cur_state_reg[2]_0\,
      \rTimer_reg[12]_0\ => \rTimer_reg[12]\,
      rUsePresetC => rUsePresetC,
      \r_gFT_cur_state_reg[2]\ => \r_gFT_cur_state_reg[2]\,
      \r_gFT_cur_state_reg[3]\ => \r_gFT_cur_state_reg[3]\,
      \r_gFT_cur_state_reg[3]_0\(2 downto 0) => \r_gFT_cur_state_reg[3]_0\(2 downto 0),
      \rbH_ZdCounter[3]_i_3\(1 downto 0) => \rbH_ZdCounter[3]_i_3\(1 downto 0),
      wCAL_PO_AddressLatchEnable(0) => wCAL_PO_AddressLatchEnable(3),
      wCAL_PO_CommandLatchEnable(0) => wCAL_PO_CommandLatchEnable(3),
      wDI_DQSOutEnable => wDI_DQSOutEnable,
      wDO_PO_AddressLatchEnable(0) => wDO_PO_AddressLatchEnable(3),
      wPBRReady => wPBRReady,
      wPBR_PO_DQStrobe(0) => wPBR_PO_DQStrobe(5),
      wPM_LastStep_PCG_PM(2) => \^wpm_laststep_pcg_pm\(6),
      wPM_LastStep_PCG_PM(1) => \^wpm_laststep_pcg_pm\(3),
      wPM_LastStep_PCG_PM(0) => \^wpm_laststep_pcg_pm\(1),
      wPM_PCommandOption_PCG_PM(1 downto 0) => wPM_PCommandOption_PCG_PM(2 downto 1),
      wPM_Ready_PCG_PM(1) => wPM_Ready_PCG_PM(6),
      wPM_Ready_PCG_PM(0) => wPM_Ready_PCG_PM(4),
      wSCC_PO_reset_Last => \^wscc_po_reset_last\,
      wTM_PO_DQStrobe(0) => wTM_PO_DQStrobe(7),
      wTM_PO_ReadEnable(0) => wTM_PO_ReadEnable(3),
      wbCMDLast => wbCMDLast,
      wbCMDLast_SCC => \Inst_NPCG_Toggle_Top/wbCMDLast_SCC\
    );
\rPCommand_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => E(0),
      CLR => iReset,
      D => wPM_PCommand_PCG_PM(0),
      Q => rPCommand(0)
    );
\rPCommand_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => E(0),
      CLR => iReset,
      D => wPM_PCommand_PCG_PM(1),
      Q => rPCommand(1)
    );
\rPCommand_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => E(0),
      CLR => iReset,
      D => wPM_PCommand_PCG_PM(2),
      Q => rPCommand(2)
    );
\rPCommand_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => E(0),
      CLR => iReset,
      D => wPM_PCommand_PCG_PM(3),
      Q => rPCommand(3)
    );
\rPCommand_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => E(0),
      CLR => iReset,
      D => wPM_PCommand_PCG_PM(4),
      Q => rPCommand(4)
    );
\rPCommand_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => E(0),
      CLR => iReset,
      D => wPM_PCommand_PCG_PM(5),
      Q => rPCommand(5)
    );
\rPCommand_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => E(0),
      CLR => iReset,
      D => wPM_PCommand_PCG_PM(6),
      Q => rPCommand(6)
    );
rPM_ONOFF_reg: unisim.vcomponents.FDCE
     port map (
      C => iSystemClock,
      CE => E(0),
      CLR => iReset,
      D => rPM_ONOFF_reg_0,
      Q => rPM_ONOFF_reg_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_v2nfc_0_2_fifo_generator_v13_2_4_builtin is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sys_top_v2nfc_0_2_fifo_generator_v13_2_4_builtin : entity is "fifo_generator_v13_2_4_builtin";
end sys_top_v2nfc_0_2_fifo_generator_v13_2_4_builtin;

architecture STRUCTURE of sys_top_v2nfc_0_2_fifo_generator_v13_2_4_builtin is
begin
\v8_fifo.fblk\: entity work.sys_top_v2nfc_0_2_builtin_top
     port map (
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      empty => empty,
      full => full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rd_rst_busy => rd_rst_busy,
      srst => srst,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_v2nfc_0_2_fifo_generator_top is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sys_top_v2nfc_0_2_fifo_generator_top : entity is "fifo_generator_top";
end sys_top_v2nfc_0_2_fifo_generator_top;

architecture STRUCTURE of sys_top_v2nfc_0_2_fifo_generator_top is
begin
\gbi.bi\: entity work.sys_top_v2nfc_0_2_fifo_generator_v13_2_4_builtin
     port map (
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      empty => empty,
      full => full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rd_rst_busy => rd_rst_busy,
      srst => srst,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_v2nfc_0_2_fifo_generator_v13_2_4_synth is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sys_top_v2nfc_0_2_fifo_generator_v13_2_4_synth : entity is "fifo_generator_v13_2_4_synth";
end sys_top_v2nfc_0_2_fifo_generator_v13_2_4_synth;

architecture STRUCTURE of sys_top_v2nfc_0_2_fifo_generator_v13_2_4_synth is
begin
\gconvfifo.rf\: entity work.sys_top_v2nfc_0_2_fifo_generator_top
     port map (
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      empty => empty,
      full => full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rd_rst_busy => rd_rst_busy,
      srst => srst,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_v2nfc_0_2_fifo_generator_v13_2_4 is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 8 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 9;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 32;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 32;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is "zynquplus";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 6;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 4;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is "512x72";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is "512x72";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 6;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 7;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 511;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 510;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 9;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 512;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 100;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 9;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 9;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 512;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 100;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 9;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 : entity is "fifo_generator_v13_2_4";
end sys_top_v2nfc_0_2_fifo_generator_v13_2_4;

architecture STRUCTURE of sys_top_v2nfc_0_2_fifo_generator_v13_2_4 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const1>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const1>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const1>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const1>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const1>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const1>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(8) <= \<const0>\;
  data_count(7) <= \<const0>\;
  data_count(6) <= \<const0>\;
  data_count(5) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(8) <= \<const0>\;
  rd_data_count(7) <= \<const0>\;
  rd_data_count(6) <= \<const0>\;
  rd_data_count(5) <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(8) <= \<const0>\;
  wr_data_count(7) <= \<const0>\;
  wr_data_count(6) <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst_fifo_gen: entity work.sys_top_v2nfc_0_2_fifo_generator_v13_2_4_synth
     port map (
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      empty => empty,
      full => full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rd_rst_busy => rd_rst_busy,
      srst => srst,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_v2nfc_0_2_IN_FIFO_ALT_16x512 is
  port (
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of sys_top_v2nfc_0_2_IN_FIFO_ALT_16x512 : entity is "IN_FIFO_ALT_16x512,fifo_generator_v13_2_4,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of sys_top_v2nfc_0_2_IN_FIFO_ALT_16x512 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sys_top_v2nfc_0_2_IN_FIFO_ALT_16x512 : entity is "IN_FIFO_ALT_16x512";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of sys_top_v2nfc_0_2_IN_FIFO_ALT_16x512 : entity is "fifo_generator_v13_2_4,Vivado 2019.1";
end sys_top_v2nfc_0_2_IN_FIFO_ALT_16x512;

architecture STRUCTURE of sys_top_v2nfc_0_2_IN_FIFO_ALT_16x512 is
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 9;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 32;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 32;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynquplus";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 6;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 4;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 6;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 7;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 511;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 510;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 9;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 512;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 100;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 9;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 9;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 512;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 100;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 9;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute X_INTERFACE_INFO of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute X_INTERFACE_INFO of rd_clk : signal is "xilinx.com:signal:clock:1.0 read_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of rd_clk : signal is "XIL_INTERFACENAME read_clk, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute X_INTERFACE_INFO of wr_clk : signal is "xilinx.com:signal:clock:1.0 write_clk CLK";
  attribute X_INTERFACE_PARAMETER of wr_clk : signal is "XIL_INTERFACENAME write_clk, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
  attribute X_INTERFACE_INFO of din : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA";
  attribute X_INTERFACE_INFO of dout : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA";
begin
U0: entity work.sys_top_v2nfc_0_2_fifo_generator_v13_2_4
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => '0',
      data_count(8 downto 0) => NLW_U0_data_count_UNCONNECTED(8 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(8 downto 0) => B"000000000",
      prog_empty_thresh_assert(8 downto 0) => B"000000000",
      prog_empty_thresh_negate(8 downto 0) => B"000000000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(8 downto 0) => B"000000000",
      prog_full_thresh_assert(8 downto 0) => B"000000000",
      prog_full_thresh_negate(8 downto 0) => B"000000000",
      rd_clk => rd_clk,
      rd_data_count(8 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(8 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => rd_rst_busy,
      rst => '0',
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => srst,
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(8 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(8 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_v2nfc_0_2_NPhy_Toggle_Physical_Input_DDR100 is
  port (
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    empty : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \out\ : out STD_LOGIC;
    \rNm2_Buffer_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \rNm3_Buffer_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \rNm4_Buffer_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rNm2_ValidFlag_reg_0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    iSystemClock : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    src_arst : in STD_LOGIC;
    iDelayRefClock : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    oDQSFromNAND : in STD_LOGIC;
    iDQSIDelayTapLoad : in STD_LOGIC_VECTOR ( 1 downto 0 );
    iDQSIDelayTap : in STD_LOGIC_VECTOR ( 8 downto 0 );
    oDQFromNAND : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wPI_BUFF_WE_PM_PHY : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sys_top_v2nfc_0_2_NPhy_Toggle_Physical_Input_DDR100 : entity is "NPhy_Toggle_Physical_Input_DDR100";
end sys_top_v2nfc_0_2_NPhy_Toggle_Physical_Input_DDR100;

architecture STRUCTURE of sys_top_v2nfc_0_2_NPhy_Toggle_Physical_Input_DDR100 is
  signal \^d\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal EN_VTC0 : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rBufferReset : STD_LOGIC;
  signal rIN_FIFO_WE_Latch : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of rIN_FIFO_WE_Latch : signal is std.standard.true;
  signal rIN_FIFO_WE_Latch_Feedback : STD_LOGIC;
  attribute DONT_TOUCH of rIN_FIFO_WE_Latch_Feedback : signal is std.standard.true;
  signal rIn_Counter : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute DONT_TOUCH of rIn_Counter : signal is std.standard.true;
  signal \rIn_Counter[7]_i_2_n_0\ : STD_LOGIC;
  signal rIn_Counter_Sync : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute DONT_TOUCH of rIn_Counter_Sync : signal is std.standard.true;
  signal \rIn_Counter_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \rIn_Counter_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \rIn_Counter_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \rIn_Counter_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \rIn_Counter_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \rIn_Counter_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \rIn_Counter_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \rIn_Counter_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \rIn_Counter_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \rIn_Counter_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \rIn_Counter_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \rIn_Counter_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \rIn_Counter_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \rIn_Counter_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \rIn_Counter_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal rNm2_Buffer : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute DONT_TOUCH of rNm2_Buffer : signal is std.standard.true;
  signal \^rnm2_validflag_reg_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rNm3_Buffer : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute DONT_TOUCH of rNm3_Buffer : signal is std.standard.true;
  signal rNm4_Buffer : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute DONT_TOUCH of rNm4_Buffer : signal is std.standard.true;
  signal wDelayedDQS : STD_LOGIC;
  signal wDelayedDQSClock : STD_LOGIC;
  signal wPIDelayReady_PM_PHY : STD_LOGIC;
  signal NLW_Inst_DQINFIFO_ALT_16x512_full_UNCONNECTED : STD_LOGIC;
  signal NLW_Inst_DQINFIFO_ALT_16x512_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_Inst_DQINFIFO_ALT_16x512_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_Inst_DQINFIFO_ALT_16x512_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_Inst_DQSIDELAY_CASC_IN_UNCONNECTED : STD_LOGIC;
  signal NLW_Inst_DQSIDELAY_CASC_OUT_UNCONNECTED : STD_LOGIC;
  signal NLW_Inst_DQSIDELAY_CASC_RETURN_UNCONNECTED : STD_LOGIC;
  signal NLW_Inst_DQSIDELAY_CNTVALUEOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_rIn_Counter_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \DQIDDRBits[0].Inst_DQIDDR\ : label is "MLO";
  attribute box_type : string;
  attribute box_type of \DQIDDRBits[0].Inst_DQIDDR\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \DQIDDRBits[1].Inst_DQIDDR\ : label is "MLO";
  attribute box_type of \DQIDDRBits[1].Inst_DQIDDR\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \DQIDDRBits[2].Inst_DQIDDR\ : label is "MLO";
  attribute box_type of \DQIDDRBits[2].Inst_DQIDDR\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \DQIDDRBits[3].Inst_DQIDDR\ : label is "MLO";
  attribute box_type of \DQIDDRBits[3].Inst_DQIDDR\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \DQIDDRBits[4].Inst_DQIDDR\ : label is "MLO";
  attribute box_type of \DQIDDRBits[4].Inst_DQIDDR\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \DQIDDRBits[5].Inst_DQIDDR\ : label is "MLO";
  attribute box_type of \DQIDDRBits[5].Inst_DQIDDR\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \DQIDDRBits[6].Inst_DQIDDR\ : label is "MLO";
  attribute box_type of \DQIDDRBits[6].Inst_DQIDDR\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \DQIDDRBits[7].Inst_DQIDDR\ : label is "MLO";
  attribute box_type of \DQIDDRBits[7].Inst_DQIDDR\ : label is "PRIMITIVE";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of Inst_DQINFIFO_ALT_16x512 : label is "IN_FIFO_ALT_16x512,fifo_generator_v13_2_4,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of Inst_DQINFIFO_ALT_16x512 : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of Inst_DQINFIFO_ALT_16x512 : label is "fifo_generator_v13_2_4,Vivado 2019.1";
  attribute OPT_MODIFIED of Inst_DQSCLOCK_BUFG : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of Inst_DQSCLOCK_BUFG : label is "BUFG";
  attribute box_type of Inst_DQSCLOCK_BUFG : label is "PRIMITIVE";
  attribute box_type of Inst_DQSIDELAY : label is "PRIMITIVE";
  attribute box_type of Inst_DQSIDELAYCTRL : label is "PRIMITIVE";
  attribute DONT_TOUCH of rIN_FIFO_WE_Latch_Feedback_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rIN_FIFO_WE_Latch_Feedback_reg : label is "yes";
  attribute DONT_TOUCH of rIN_FIFO_WE_Latch_reg : label is std.standard.true;
  attribute KEEP of rIN_FIFO_WE_Latch_reg : label is "yes";
  attribute DONT_TOUCH of \rIn_Counter_Sync_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rIn_Counter_Sync_reg[0]\ : label is "yes";
  attribute DONT_TOUCH of \rIn_Counter_Sync_reg[10]\ : label is std.standard.true;
  attribute KEEP of \rIn_Counter_Sync_reg[10]\ : label is "yes";
  attribute DONT_TOUCH of \rIn_Counter_Sync_reg[11]\ : label is std.standard.true;
  attribute KEEP of \rIn_Counter_Sync_reg[11]\ : label is "yes";
  attribute DONT_TOUCH of \rIn_Counter_Sync_reg[12]\ : label is std.standard.true;
  attribute KEEP of \rIn_Counter_Sync_reg[12]\ : label is "yes";
  attribute DONT_TOUCH of \rIn_Counter_Sync_reg[13]\ : label is std.standard.true;
  attribute KEEP of \rIn_Counter_Sync_reg[13]\ : label is "yes";
  attribute DONT_TOUCH of \rIn_Counter_Sync_reg[14]\ : label is std.standard.true;
  attribute KEEP of \rIn_Counter_Sync_reg[14]\ : label is "yes";
  attribute DONT_TOUCH of \rIn_Counter_Sync_reg[15]\ : label is std.standard.true;
  attribute KEEP of \rIn_Counter_Sync_reg[15]\ : label is "yes";
  attribute DONT_TOUCH of \rIn_Counter_Sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rIn_Counter_Sync_reg[1]\ : label is "yes";
  attribute DONT_TOUCH of \rIn_Counter_Sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rIn_Counter_Sync_reg[2]\ : label is "yes";
  attribute DONT_TOUCH of \rIn_Counter_Sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \rIn_Counter_Sync_reg[3]\ : label is "yes";
  attribute DONT_TOUCH of \rIn_Counter_Sync_reg[4]\ : label is std.standard.true;
  attribute KEEP of \rIn_Counter_Sync_reg[4]\ : label is "yes";
  attribute DONT_TOUCH of \rIn_Counter_Sync_reg[5]\ : label is std.standard.true;
  attribute KEEP of \rIn_Counter_Sync_reg[5]\ : label is "yes";
  attribute DONT_TOUCH of \rIn_Counter_Sync_reg[6]\ : label is std.standard.true;
  attribute KEEP of \rIn_Counter_Sync_reg[6]\ : label is "yes";
  attribute DONT_TOUCH of \rIn_Counter_Sync_reg[7]\ : label is std.standard.true;
  attribute KEEP of \rIn_Counter_Sync_reg[7]\ : label is "yes";
  attribute DONT_TOUCH of \rIn_Counter_Sync_reg[8]\ : label is std.standard.true;
  attribute KEEP of \rIn_Counter_Sync_reg[8]\ : label is "yes";
  attribute DONT_TOUCH of \rIn_Counter_Sync_reg[9]\ : label is std.standard.true;
  attribute KEEP of \rIn_Counter_Sync_reg[9]\ : label is "yes";
  attribute DONT_TOUCH of \rIn_Counter_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rIn_Counter_reg[0]\ : label is "yes";
  attribute DONT_TOUCH of \rIn_Counter_reg[10]\ : label is std.standard.true;
  attribute KEEP of \rIn_Counter_reg[10]\ : label is "yes";
  attribute DONT_TOUCH of \rIn_Counter_reg[11]\ : label is std.standard.true;
  attribute KEEP of \rIn_Counter_reg[11]\ : label is "yes";
  attribute DONT_TOUCH of \rIn_Counter_reg[12]\ : label is std.standard.true;
  attribute KEEP of \rIn_Counter_reg[12]\ : label is "yes";
  attribute DONT_TOUCH of \rIn_Counter_reg[13]\ : label is std.standard.true;
  attribute KEEP of \rIn_Counter_reg[13]\ : label is "yes";
  attribute DONT_TOUCH of \rIn_Counter_reg[14]\ : label is std.standard.true;
  attribute KEEP of \rIn_Counter_reg[14]\ : label is "yes";
  attribute DONT_TOUCH of \rIn_Counter_reg[15]\ : label is std.standard.true;
  attribute KEEP of \rIn_Counter_reg[15]\ : label is "yes";
  attribute DONT_TOUCH of \rIn_Counter_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rIn_Counter_reg[1]\ : label is "yes";
  attribute DONT_TOUCH of \rIn_Counter_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rIn_Counter_reg[2]\ : label is "yes";
  attribute DONT_TOUCH of \rIn_Counter_reg[3]\ : label is std.standard.true;
  attribute KEEP of \rIn_Counter_reg[3]\ : label is "yes";
  attribute DONT_TOUCH of \rIn_Counter_reg[4]\ : label is std.standard.true;
  attribute KEEP of \rIn_Counter_reg[4]\ : label is "yes";
  attribute DONT_TOUCH of \rIn_Counter_reg[5]\ : label is std.standard.true;
  attribute KEEP of \rIn_Counter_reg[5]\ : label is "yes";
  attribute DONT_TOUCH of \rIn_Counter_reg[6]\ : label is std.standard.true;
  attribute KEEP of \rIn_Counter_reg[6]\ : label is "yes";
  attribute DONT_TOUCH of \rIn_Counter_reg[7]\ : label is std.standard.true;
  attribute KEEP of \rIn_Counter_reg[7]\ : label is "yes";
  attribute DONT_TOUCH of \rIn_Counter_reg[8]\ : label is std.standard.true;
  attribute KEEP of \rIn_Counter_reg[8]\ : label is "yes";
  attribute DONT_TOUCH of \rIn_Counter_reg[9]\ : label is std.standard.true;
  attribute KEEP of \rIn_Counter_reg[9]\ : label is "yes";
  attribute DONT_TOUCH of \rNm2_Buffer_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rNm2_Buffer_reg[0]\ : label is "yes";
  attribute DONT_TOUCH of \rNm2_Buffer_reg[10]\ : label is std.standard.true;
  attribute KEEP of \rNm2_Buffer_reg[10]\ : label is "yes";
  attribute DONT_TOUCH of \rNm2_Buffer_reg[11]\ : label is std.standard.true;
  attribute KEEP of \rNm2_Buffer_reg[11]\ : label is "yes";
  attribute DONT_TOUCH of \rNm2_Buffer_reg[12]\ : label is std.standard.true;
  attribute KEEP of \rNm2_Buffer_reg[12]\ : label is "yes";
  attribute DONT_TOUCH of \rNm2_Buffer_reg[13]\ : label is std.standard.true;
  attribute KEEP of \rNm2_Buffer_reg[13]\ : label is "yes";
  attribute DONT_TOUCH of \rNm2_Buffer_reg[14]\ : label is std.standard.true;
  attribute KEEP of \rNm2_Buffer_reg[14]\ : label is "yes";
  attribute DONT_TOUCH of \rNm2_Buffer_reg[15]\ : label is std.standard.true;
  attribute KEEP of \rNm2_Buffer_reg[15]\ : label is "yes";
  attribute DONT_TOUCH of \rNm2_Buffer_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rNm2_Buffer_reg[1]\ : label is "yes";
  attribute DONT_TOUCH of \rNm2_Buffer_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rNm2_Buffer_reg[2]\ : label is "yes";
  attribute DONT_TOUCH of \rNm2_Buffer_reg[3]\ : label is std.standard.true;
  attribute KEEP of \rNm2_Buffer_reg[3]\ : label is "yes";
  attribute DONT_TOUCH of \rNm2_Buffer_reg[4]\ : label is std.standard.true;
  attribute KEEP of \rNm2_Buffer_reg[4]\ : label is "yes";
  attribute DONT_TOUCH of \rNm2_Buffer_reg[5]\ : label is std.standard.true;
  attribute KEEP of \rNm2_Buffer_reg[5]\ : label is "yes";
  attribute DONT_TOUCH of \rNm2_Buffer_reg[6]\ : label is std.standard.true;
  attribute KEEP of \rNm2_Buffer_reg[6]\ : label is "yes";
  attribute DONT_TOUCH of \rNm2_Buffer_reg[7]\ : label is std.standard.true;
  attribute KEEP of \rNm2_Buffer_reg[7]\ : label is "yes";
  attribute DONT_TOUCH of \rNm2_Buffer_reg[8]\ : label is std.standard.true;
  attribute KEEP of \rNm2_Buffer_reg[8]\ : label is "yes";
  attribute DONT_TOUCH of \rNm2_Buffer_reg[9]\ : label is std.standard.true;
  attribute KEEP of \rNm2_Buffer_reg[9]\ : label is "yes";
  attribute DONT_TOUCH of \rNm3_Buffer_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rNm3_Buffer_reg[0]\ : label is "yes";
  attribute DONT_TOUCH of \rNm3_Buffer_reg[10]\ : label is std.standard.true;
  attribute KEEP of \rNm3_Buffer_reg[10]\ : label is "yes";
  attribute DONT_TOUCH of \rNm3_Buffer_reg[11]\ : label is std.standard.true;
  attribute KEEP of \rNm3_Buffer_reg[11]\ : label is "yes";
  attribute DONT_TOUCH of \rNm3_Buffer_reg[12]\ : label is std.standard.true;
  attribute KEEP of \rNm3_Buffer_reg[12]\ : label is "yes";
  attribute DONT_TOUCH of \rNm3_Buffer_reg[13]\ : label is std.standard.true;
  attribute KEEP of \rNm3_Buffer_reg[13]\ : label is "yes";
  attribute DONT_TOUCH of \rNm3_Buffer_reg[14]\ : label is std.standard.true;
  attribute KEEP of \rNm3_Buffer_reg[14]\ : label is "yes";
  attribute DONT_TOUCH of \rNm3_Buffer_reg[15]\ : label is std.standard.true;
  attribute KEEP of \rNm3_Buffer_reg[15]\ : label is "yes";
  attribute DONT_TOUCH of \rNm3_Buffer_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rNm3_Buffer_reg[1]\ : label is "yes";
  attribute DONT_TOUCH of \rNm3_Buffer_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rNm3_Buffer_reg[2]\ : label is "yes";
  attribute DONT_TOUCH of \rNm3_Buffer_reg[3]\ : label is std.standard.true;
  attribute KEEP of \rNm3_Buffer_reg[3]\ : label is "yes";
  attribute DONT_TOUCH of \rNm3_Buffer_reg[4]\ : label is std.standard.true;
  attribute KEEP of \rNm3_Buffer_reg[4]\ : label is "yes";
  attribute DONT_TOUCH of \rNm3_Buffer_reg[5]\ : label is std.standard.true;
  attribute KEEP of \rNm3_Buffer_reg[5]\ : label is "yes";
  attribute DONT_TOUCH of \rNm3_Buffer_reg[6]\ : label is std.standard.true;
  attribute KEEP of \rNm3_Buffer_reg[6]\ : label is "yes";
  attribute DONT_TOUCH of \rNm3_Buffer_reg[7]\ : label is std.standard.true;
  attribute KEEP of \rNm3_Buffer_reg[7]\ : label is "yes";
  attribute DONT_TOUCH of \rNm3_Buffer_reg[8]\ : label is std.standard.true;
  attribute KEEP of \rNm3_Buffer_reg[8]\ : label is "yes";
  attribute DONT_TOUCH of \rNm3_Buffer_reg[9]\ : label is std.standard.true;
  attribute KEEP of \rNm3_Buffer_reg[9]\ : label is "yes";
  attribute DONT_TOUCH of \rNm4_Buffer_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rNm4_Buffer_reg[0]\ : label is "yes";
  attribute DONT_TOUCH of \rNm4_Buffer_reg[10]\ : label is std.standard.true;
  attribute KEEP of \rNm4_Buffer_reg[10]\ : label is "yes";
  attribute DONT_TOUCH of \rNm4_Buffer_reg[11]\ : label is std.standard.true;
  attribute KEEP of \rNm4_Buffer_reg[11]\ : label is "yes";
  attribute DONT_TOUCH of \rNm4_Buffer_reg[12]\ : label is std.standard.true;
  attribute KEEP of \rNm4_Buffer_reg[12]\ : label is "yes";
  attribute DONT_TOUCH of \rNm4_Buffer_reg[13]\ : label is std.standard.true;
  attribute KEEP of \rNm4_Buffer_reg[13]\ : label is "yes";
  attribute DONT_TOUCH of \rNm4_Buffer_reg[14]\ : label is std.standard.true;
  attribute KEEP of \rNm4_Buffer_reg[14]\ : label is "yes";
  attribute DONT_TOUCH of \rNm4_Buffer_reg[15]\ : label is std.standard.true;
  attribute KEEP of \rNm4_Buffer_reg[15]\ : label is "yes";
  attribute DONT_TOUCH of \rNm4_Buffer_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rNm4_Buffer_reg[1]\ : label is "yes";
  attribute DONT_TOUCH of \rNm4_Buffer_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rNm4_Buffer_reg[2]\ : label is "yes";
  attribute DONT_TOUCH of \rNm4_Buffer_reg[3]\ : label is std.standard.true;
  attribute KEEP of \rNm4_Buffer_reg[3]\ : label is "yes";
  attribute DONT_TOUCH of \rNm4_Buffer_reg[4]\ : label is std.standard.true;
  attribute KEEP of \rNm4_Buffer_reg[4]\ : label is "yes";
  attribute DONT_TOUCH of \rNm4_Buffer_reg[5]\ : label is std.standard.true;
  attribute KEEP of \rNm4_Buffer_reg[5]\ : label is "yes";
  attribute DONT_TOUCH of \rNm4_Buffer_reg[6]\ : label is std.standard.true;
  attribute KEEP of \rNm4_Buffer_reg[6]\ : label is "yes";
  attribute DONT_TOUCH of \rNm4_Buffer_reg[7]\ : label is std.standard.true;
  attribute KEEP of \rNm4_Buffer_reg[7]\ : label is "yes";
  attribute DONT_TOUCH of \rNm4_Buffer_reg[8]\ : label is std.standard.true;
  attribute KEEP of \rNm4_Buffer_reg[8]\ : label is "yes";
  attribute DONT_TOUCH of \rNm4_Buffer_reg[9]\ : label is std.standard.true;
  attribute KEEP of \rNm4_Buffer_reg[9]\ : label is "yes";
  attribute DEF_VAL : string;
  attribute DEF_VAL of xpm_cdc_async_rst_inst : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of xpm_cdc_async_rst_inst : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of xpm_cdc_async_rst_inst : label is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of xpm_cdc_async_rst_inst : label is "1'b1";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of xpm_cdc_async_rst_inst : label is 1;
  attribute VERSION : integer;
  attribute VERSION of xpm_cdc_async_rst_inst : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of xpm_cdc_async_rst_inst : label is "ASYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of xpm_cdc_async_rst_inst : label is "TRUE";
begin
  D(15 downto 0) <= \^d\(15 downto 0);
  \out\ <= rIN_FIFO_WE_Latch;
  \rNm2_Buffer_reg[15]_0\(15 downto 0) <= rNm2_Buffer(15 downto 0);
  rNm2_ValidFlag_reg_0(2 downto 0) <= \^rnm2_validflag_reg_0\(2 downto 0);
  \rNm3_Buffer_reg[15]_0\(15 downto 0) <= rNm3_Buffer(15 downto 0);
  \rNm4_Buffer_reg[15]_0\(15 downto 0) <= rNm4_Buffer(15 downto 0);
\DQIDDRBits[0].Inst_DQIDDR\: unisim.vcomponents.IDDRE1
    generic map(
      DDR_CLK_EDGE => "OPPOSITE_EDGE",
      IS_CB_INVERTED => '1',
      IS_C_INVERTED => '0'
    )
        port map (
      C => wDelayedDQSClock,
      CB => wDelayedDQSClock,
      D => oDQFromNAND(0),
      Q1 => \^d\(0),
      Q2 => \^d\(8),
      R => '0'
    );
\DQIDDRBits[1].Inst_DQIDDR\: unisim.vcomponents.IDDRE1
    generic map(
      DDR_CLK_EDGE => "OPPOSITE_EDGE",
      IS_CB_INVERTED => '1',
      IS_C_INVERTED => '0'
    )
        port map (
      C => wDelayedDQSClock,
      CB => wDelayedDQSClock,
      D => oDQFromNAND(1),
      Q1 => \^d\(1),
      Q2 => \^d\(9),
      R => '0'
    );
\DQIDDRBits[2].Inst_DQIDDR\: unisim.vcomponents.IDDRE1
    generic map(
      DDR_CLK_EDGE => "OPPOSITE_EDGE",
      IS_CB_INVERTED => '1',
      IS_C_INVERTED => '0'
    )
        port map (
      C => wDelayedDQSClock,
      CB => wDelayedDQSClock,
      D => oDQFromNAND(2),
      Q1 => \^d\(2),
      Q2 => \^d\(10),
      R => '0'
    );
\DQIDDRBits[3].Inst_DQIDDR\: unisim.vcomponents.IDDRE1
    generic map(
      DDR_CLK_EDGE => "OPPOSITE_EDGE",
      IS_CB_INVERTED => '1',
      IS_C_INVERTED => '0'
    )
        port map (
      C => wDelayedDQSClock,
      CB => wDelayedDQSClock,
      D => oDQFromNAND(3),
      Q1 => \^d\(3),
      Q2 => \^d\(11),
      R => '0'
    );
\DQIDDRBits[4].Inst_DQIDDR\: unisim.vcomponents.IDDRE1
    generic map(
      DDR_CLK_EDGE => "OPPOSITE_EDGE",
      IS_CB_INVERTED => '1',
      IS_C_INVERTED => '0'
    )
        port map (
      C => wDelayedDQSClock,
      CB => wDelayedDQSClock,
      D => oDQFromNAND(4),
      Q1 => \^d\(4),
      Q2 => \^d\(12),
      R => '0'
    );
\DQIDDRBits[5].Inst_DQIDDR\: unisim.vcomponents.IDDRE1
    generic map(
      DDR_CLK_EDGE => "OPPOSITE_EDGE",
      IS_CB_INVERTED => '1',
      IS_C_INVERTED => '0'
    )
        port map (
      C => wDelayedDQSClock,
      CB => wDelayedDQSClock,
      D => oDQFromNAND(5),
      Q1 => \^d\(5),
      Q2 => \^d\(13),
      R => '0'
    );
\DQIDDRBits[6].Inst_DQIDDR\: unisim.vcomponents.IDDRE1
    generic map(
      DDR_CLK_EDGE => "OPPOSITE_EDGE",
      IS_CB_INVERTED => '1',
      IS_C_INVERTED => '0'
    )
        port map (
      C => wDelayedDQSClock,
      CB => wDelayedDQSClock,
      D => oDQFromNAND(6),
      Q1 => \^d\(6),
      Q2 => \^d\(14),
      R => '0'
    );
\DQIDDRBits[7].Inst_DQIDDR\: unisim.vcomponents.IDDRE1
    generic map(
      DDR_CLK_EDGE => "OPPOSITE_EDGE",
      IS_CB_INVERTED => '1',
      IS_C_INVERTED => '0'
    )
        port map (
      C => wDelayedDQSClock,
      CB => wDelayedDQSClock,
      D => oDQFromNAND(7),
      Q1 => \^d\(7),
      Q2 => \^d\(15),
      R => '0'
    );
Inst_DQINFIFO_ALT_16x512: entity work.sys_top_v2nfc_0_2_IN_FIFO_ALT_16x512
     port map (
      din(31 downto 16) => B"0000000000000000",
      din(15 downto 12) => \^d\(3 downto 0),
      din(11 downto 8) => \^d\(7 downto 4),
      din(7 downto 4) => \^d\(11 downto 8),
      din(3 downto 0) => \^d\(15 downto 12),
      dout(31 downto 16) => NLW_Inst_DQINFIFO_ALT_16x512_dout_UNCONNECTED(31 downto 16),
      dout(15 downto 0) => dout(15 downto 0),
      empty => empty,
      full => NLW_Inst_DQINFIFO_ALT_16x512_full_UNCONNECTED,
      rd_clk => iSystemClock,
      rd_en => rd_en,
      rd_rst_busy => NLW_Inst_DQINFIFO_ALT_16x512_rd_rst_busy_UNCONNECTED,
      srst => rBufferReset,
      wr_clk => wDelayedDQSClock,
      wr_en => rIN_FIFO_WE_Latch,
      wr_rst_busy => NLW_Inst_DQINFIFO_ALT_16x512_wr_rst_busy_UNCONNECTED
    );
Inst_DQSCLOCK_BUFG: unisim.vcomponents.BUFGCE
    generic map(
      CE_TYPE => "ASYNC",
      SIM_DEVICE => "ULTRASCALE_PLUS"
    )
        port map (
      CE => '1',
      I => wDelayedDQS,
      O => wDelayedDQSClock
    );
Inst_DQSIDELAY: unisim.vcomponents.IDELAYE3
    generic map(
      CASCADE => "NONE",
      DELAY_FORMAT => "TIME",
      DELAY_SRC => "IDATAIN",
      DELAY_TYPE => "VAR_LOAD",
      DELAY_VALUE => 1100,
      IS_CLK_INVERTED => '0',
      IS_RST_INVERTED => '0',
      LOOPBACK => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIM_DEVICE => "ULTRASCALE_PLUS",
      SIM_VERSION => 2.000000,
      UPDATE_MODE => "ASYNC"
    )
        port map (
      CASC_IN => NLW_Inst_DQSIDELAY_CASC_IN_UNCONNECTED,
      CASC_OUT => NLW_Inst_DQSIDELAY_CASC_OUT_UNCONNECTED,
      CASC_RETURN => NLW_Inst_DQSIDELAY_CASC_RETURN_UNCONNECTED,
      CE => '0',
      CLK => iSystemClock,
      CNTVALUEIN(8 downto 0) => iDQSIDelayTap(8 downto 0),
      CNTVALUEOUT(8 downto 0) => NLW_Inst_DQSIDELAY_CNTVALUEOUT_UNCONNECTED(8 downto 0),
      DATAIN => '0',
      DATAOUT => wDelayedDQS,
      EN_VTC => EN_VTC0,
      IDATAIN => oDQSFromNAND,
      INC => '0',
      LOAD => iDQSIDelayTapLoad(0),
      RST => SR(0)
    );
Inst_DQSIDELAYCTRL: unisim.vcomponents.IDELAYCTRL
    generic map(
      SIM_DEVICE => "ULTRASCALE"
    )
        port map (
      RDY => wPIDelayReady_PM_PHY,
      REFCLK => iDelayRefClock,
      RST => SR(0)
    );
Inst_DQSIDELAY_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => iDQSIDelayTapLoad(1),
      O => EN_VTC0
    );
rIN_FIFO_WE_Latch_Feedback_reg: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => '1',
      D => rIN_FIFO_WE_Latch,
      Q => rIN_FIFO_WE_Latch_Feedback,
      R => src_arst
    );
rIN_FIFO_WE_Latch_reg: unisim.vcomponents.FDRE
     port map (
      C => wDelayedDQSClock,
      CE => '1',
      D => wPI_BUFF_WE_PM_PHY,
      Q => rIN_FIFO_WE_Latch,
      R => rBufferReset
    );
\rIn_Counter[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rIn_Counter(0),
      O => \rIn_Counter[7]_i_2_n_0\
    );
\rIn_Counter_Sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => '1',
      D => rIn_Counter(0),
      Q => rIn_Counter_Sync(0),
      R => '0'
    );
\rIn_Counter_Sync_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => '1',
      D => rIn_Counter(10),
      Q => rIn_Counter_Sync(10),
      R => '0'
    );
\rIn_Counter_Sync_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => '1',
      D => rIn_Counter(11),
      Q => rIn_Counter_Sync(11),
      R => '0'
    );
\rIn_Counter_Sync_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => '1',
      D => rIn_Counter(12),
      Q => rIn_Counter_Sync(12),
      R => '0'
    );
\rIn_Counter_Sync_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => '1',
      D => rIn_Counter(13),
      Q => rIn_Counter_Sync(13),
      R => '0'
    );
\rIn_Counter_Sync_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => '1',
      D => rIn_Counter(14),
      Q => rIn_Counter_Sync(14),
      R => '0'
    );
\rIn_Counter_Sync_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => '1',
      D => rIn_Counter(15),
      Q => rIn_Counter_Sync(15),
      R => '0'
    );
\rIn_Counter_Sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => '1',
      D => rIn_Counter(1),
      Q => rIn_Counter_Sync(1),
      R => '0'
    );
\rIn_Counter_Sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => '1',
      D => rIn_Counter(2),
      Q => rIn_Counter_Sync(2),
      R => '0'
    );
\rIn_Counter_Sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => '1',
      D => rIn_Counter(3),
      Q => rIn_Counter_Sync(3),
      R => '0'
    );
\rIn_Counter_Sync_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => '1',
      D => rIn_Counter(4),
      Q => rIn_Counter_Sync(4),
      R => '0'
    );
\rIn_Counter_Sync_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => '1',
      D => rIn_Counter(5),
      Q => rIn_Counter_Sync(5),
      R => '0'
    );
\rIn_Counter_Sync_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => '1',
      D => rIn_Counter(6),
      Q => rIn_Counter_Sync(6),
      R => '0'
    );
\rIn_Counter_Sync_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => '1',
      D => rIn_Counter(7),
      Q => rIn_Counter_Sync(7),
      R => '0'
    );
\rIn_Counter_Sync_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => '1',
      D => rIn_Counter(8),
      Q => rIn_Counter_Sync(8),
      R => '0'
    );
\rIn_Counter_Sync_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => '1',
      D => rIn_Counter(9),
      Q => rIn_Counter_Sync(9),
      R => '0'
    );
\rIn_Counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wDelayedDQSClock,
      CE => '1',
      D => p_1_in(0),
      Q => rIn_Counter(0),
      R => rBufferReset
    );
\rIn_Counter_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => wDelayedDQSClock,
      CE => '1',
      D => p_1_in(10),
      Q => rIn_Counter(10),
      R => rBufferReset
    );
\rIn_Counter_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => wDelayedDQSClock,
      CE => '1',
      D => p_1_in(11),
      Q => rIn_Counter(11),
      R => rBufferReset
    );
\rIn_Counter_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => wDelayedDQSClock,
      CE => '1',
      D => p_1_in(12),
      Q => rIn_Counter(12),
      R => rBufferReset
    );
\rIn_Counter_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => wDelayedDQSClock,
      CE => '1',
      D => p_1_in(13),
      Q => rIn_Counter(13),
      R => rBufferReset
    );
\rIn_Counter_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => wDelayedDQSClock,
      CE => '1',
      D => p_1_in(14),
      Q => rIn_Counter(14),
      R => rBufferReset
    );
\rIn_Counter_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => wDelayedDQSClock,
      CE => '1',
      D => p_1_in(15),
      Q => rIn_Counter(15),
      R => rBufferReset
    );
\rIn_Counter_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \rIn_Counter_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_rIn_Counter_reg[15]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \rIn_Counter_reg[15]_i_1_n_1\,
      CO(5) => \rIn_Counter_reg[15]_i_1_n_2\,
      CO(4) => \rIn_Counter_reg[15]_i_1_n_3\,
      CO(3) => \rIn_Counter_reg[15]_i_1_n_4\,
      CO(2) => \rIn_Counter_reg[15]_i_1_n_5\,
      CO(1) => \rIn_Counter_reg[15]_i_1_n_6\,
      CO(0) => \rIn_Counter_reg[15]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => p_1_in(15 downto 8),
      S(7 downto 0) => rIn_Counter(15 downto 8)
    );
\rIn_Counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wDelayedDQSClock,
      CE => '1',
      D => p_1_in(1),
      Q => rIn_Counter(1),
      R => rBufferReset
    );
\rIn_Counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wDelayedDQSClock,
      CE => '1',
      D => p_1_in(2),
      Q => rIn_Counter(2),
      R => rBufferReset
    );
\rIn_Counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wDelayedDQSClock,
      CE => '1',
      D => p_1_in(3),
      Q => rIn_Counter(3),
      R => rBufferReset
    );
\rIn_Counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wDelayedDQSClock,
      CE => '1',
      D => p_1_in(4),
      Q => rIn_Counter(4),
      R => rBufferReset
    );
\rIn_Counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => wDelayedDQSClock,
      CE => '1',
      D => p_1_in(5),
      Q => rIn_Counter(5),
      R => rBufferReset
    );
\rIn_Counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => wDelayedDQSClock,
      CE => '1',
      D => p_1_in(6),
      Q => rIn_Counter(6),
      R => rBufferReset
    );
\rIn_Counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => wDelayedDQSClock,
      CE => '1',
      D => p_1_in(7),
      Q => rIn_Counter(7),
      R => rBufferReset
    );
\rIn_Counter_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \rIn_Counter_reg[7]_i_1_n_0\,
      CO(6) => \rIn_Counter_reg[7]_i_1_n_1\,
      CO(5) => \rIn_Counter_reg[7]_i_1_n_2\,
      CO(4) => \rIn_Counter_reg[7]_i_1_n_3\,
      CO(3) => \rIn_Counter_reg[7]_i_1_n_4\,
      CO(2) => \rIn_Counter_reg[7]_i_1_n_5\,
      CO(1) => \rIn_Counter_reg[7]_i_1_n_6\,
      CO(0) => \rIn_Counter_reg[7]_i_1_n_7\,
      DI(7 downto 1) => B"0000000",
      DI(0) => rIn_Counter(0),
      O(7 downto 0) => p_1_in(7 downto 0),
      S(7 downto 1) => rIn_Counter(7 downto 1),
      S(0) => \rIn_Counter[7]_i_2_n_0\
    );
\rIn_Counter_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => wDelayedDQSClock,
      CE => '1',
      D => p_1_in(8),
      Q => rIn_Counter(8),
      R => rBufferReset
    );
\rIn_Counter_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => wDelayedDQSClock,
      CE => '1',
      D => p_1_in(9),
      Q => rIn_Counter(9),
      R => rBufferReset
    );
\rNm2_Buffer_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wDelayedDQSClock,
      CE => '1',
      D => \^d\(0),
      Q => rNm2_Buffer(0),
      R => rBufferReset
    );
\rNm2_Buffer_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => wDelayedDQSClock,
      CE => '1',
      D => \^d\(10),
      Q => rNm2_Buffer(10),
      R => rBufferReset
    );
\rNm2_Buffer_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => wDelayedDQSClock,
      CE => '1',
      D => \^d\(11),
      Q => rNm2_Buffer(11),
      R => rBufferReset
    );
\rNm2_Buffer_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => wDelayedDQSClock,
      CE => '1',
      D => \^d\(12),
      Q => rNm2_Buffer(12),
      R => rBufferReset
    );
\rNm2_Buffer_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => wDelayedDQSClock,
      CE => '1',
      D => \^d\(13),
      Q => rNm2_Buffer(13),
      R => rBufferReset
    );
\rNm2_Buffer_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => wDelayedDQSClock,
      CE => '1',
      D => \^d\(14),
      Q => rNm2_Buffer(14),
      R => rBufferReset
    );
\rNm2_Buffer_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => wDelayedDQSClock,
      CE => '1',
      D => \^d\(15),
      Q => rNm2_Buffer(15),
      R => rBufferReset
    );
\rNm2_Buffer_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wDelayedDQSClock,
      CE => '1',
      D => \^d\(1),
      Q => rNm2_Buffer(1),
      R => rBufferReset
    );
\rNm2_Buffer_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wDelayedDQSClock,
      CE => '1',
      D => \^d\(2),
      Q => rNm2_Buffer(2),
      R => rBufferReset
    );
\rNm2_Buffer_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wDelayedDQSClock,
      CE => '1',
      D => \^d\(3),
      Q => rNm2_Buffer(3),
      R => rBufferReset
    );
\rNm2_Buffer_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wDelayedDQSClock,
      CE => '1',
      D => \^d\(4),
      Q => rNm2_Buffer(4),
      R => rBufferReset
    );
\rNm2_Buffer_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => wDelayedDQSClock,
      CE => '1',
      D => \^d\(5),
      Q => rNm2_Buffer(5),
      R => rBufferReset
    );
\rNm2_Buffer_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => wDelayedDQSClock,
      CE => '1',
      D => \^d\(6),
      Q => rNm2_Buffer(6),
      R => rBufferReset
    );
\rNm2_Buffer_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => wDelayedDQSClock,
      CE => '1',
      D => \^d\(7),
      Q => rNm2_Buffer(7),
      R => rBufferReset
    );
\rNm2_Buffer_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => wDelayedDQSClock,
      CE => '1',
      D => \^d\(8),
      Q => rNm2_Buffer(8),
      R => rBufferReset
    );
\rNm2_Buffer_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => wDelayedDQSClock,
      CE => '1',
      D => \^d\(9),
      Q => rNm2_Buffer(9),
      R => rBufferReset
    );
rNm2_ValidFlag_reg: unisim.vcomponents.FDRE
     port map (
      C => wDelayedDQSClock,
      CE => '1',
      D => rIN_FIFO_WE_Latch,
      Q => \^rnm2_validflag_reg_0\(2),
      R => rBufferReset
    );
\rNm3_Buffer_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wDelayedDQSClock,
      CE => '1',
      D => rNm2_Buffer(0),
      Q => rNm3_Buffer(0),
      R => rBufferReset
    );
\rNm3_Buffer_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => wDelayedDQSClock,
      CE => '1',
      D => rNm2_Buffer(10),
      Q => rNm3_Buffer(10),
      R => rBufferReset
    );
\rNm3_Buffer_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => wDelayedDQSClock,
      CE => '1',
      D => rNm2_Buffer(11),
      Q => rNm3_Buffer(11),
      R => rBufferReset
    );
\rNm3_Buffer_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => wDelayedDQSClock,
      CE => '1',
      D => rNm2_Buffer(12),
      Q => rNm3_Buffer(12),
      R => rBufferReset
    );
\rNm3_Buffer_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => wDelayedDQSClock,
      CE => '1',
      D => rNm2_Buffer(13),
      Q => rNm3_Buffer(13),
      R => rBufferReset
    );
\rNm3_Buffer_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => wDelayedDQSClock,
      CE => '1',
      D => rNm2_Buffer(14),
      Q => rNm3_Buffer(14),
      R => rBufferReset
    );
\rNm3_Buffer_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => wDelayedDQSClock,
      CE => '1',
      D => rNm2_Buffer(15),
      Q => rNm3_Buffer(15),
      R => rBufferReset
    );
\rNm3_Buffer_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wDelayedDQSClock,
      CE => '1',
      D => rNm2_Buffer(1),
      Q => rNm3_Buffer(1),
      R => rBufferReset
    );
\rNm3_Buffer_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wDelayedDQSClock,
      CE => '1',
      D => rNm2_Buffer(2),
      Q => rNm3_Buffer(2),
      R => rBufferReset
    );
\rNm3_Buffer_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wDelayedDQSClock,
      CE => '1',
      D => rNm2_Buffer(3),
      Q => rNm3_Buffer(3),
      R => rBufferReset
    );
\rNm3_Buffer_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wDelayedDQSClock,
      CE => '1',
      D => rNm2_Buffer(4),
      Q => rNm3_Buffer(4),
      R => rBufferReset
    );
\rNm3_Buffer_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => wDelayedDQSClock,
      CE => '1',
      D => rNm2_Buffer(5),
      Q => rNm3_Buffer(5),
      R => rBufferReset
    );
\rNm3_Buffer_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => wDelayedDQSClock,
      CE => '1',
      D => rNm2_Buffer(6),
      Q => rNm3_Buffer(6),
      R => rBufferReset
    );
\rNm3_Buffer_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => wDelayedDQSClock,
      CE => '1',
      D => rNm2_Buffer(7),
      Q => rNm3_Buffer(7),
      R => rBufferReset
    );
\rNm3_Buffer_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => wDelayedDQSClock,
      CE => '1',
      D => rNm2_Buffer(8),
      Q => rNm3_Buffer(8),
      R => rBufferReset
    );
\rNm3_Buffer_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => wDelayedDQSClock,
      CE => '1',
      D => rNm2_Buffer(9),
      Q => rNm3_Buffer(9),
      R => rBufferReset
    );
rNm3_ValidFlag_reg: unisim.vcomponents.FDRE
     port map (
      C => wDelayedDQSClock,
      CE => '1',
      D => \^rnm2_validflag_reg_0\(2),
      Q => \^rnm2_validflag_reg_0\(1),
      R => rBufferReset
    );
\rNm4_Buffer_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wDelayedDQSClock,
      CE => '1',
      D => rNm3_Buffer(0),
      Q => rNm4_Buffer(0),
      R => rBufferReset
    );
\rNm4_Buffer_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => wDelayedDQSClock,
      CE => '1',
      D => rNm3_Buffer(10),
      Q => rNm4_Buffer(10),
      R => rBufferReset
    );
\rNm4_Buffer_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => wDelayedDQSClock,
      CE => '1',
      D => rNm3_Buffer(11),
      Q => rNm4_Buffer(11),
      R => rBufferReset
    );
\rNm4_Buffer_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => wDelayedDQSClock,
      CE => '1',
      D => rNm3_Buffer(12),
      Q => rNm4_Buffer(12),
      R => rBufferReset
    );
\rNm4_Buffer_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => wDelayedDQSClock,
      CE => '1',
      D => rNm3_Buffer(13),
      Q => rNm4_Buffer(13),
      R => rBufferReset
    );
\rNm4_Buffer_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => wDelayedDQSClock,
      CE => '1',
      D => rNm3_Buffer(14),
      Q => rNm4_Buffer(14),
      R => rBufferReset
    );
\rNm4_Buffer_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => wDelayedDQSClock,
      CE => '1',
      D => rNm3_Buffer(15),
      Q => rNm4_Buffer(15),
      R => rBufferReset
    );
\rNm4_Buffer_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wDelayedDQSClock,
      CE => '1',
      D => rNm3_Buffer(1),
      Q => rNm4_Buffer(1),
      R => rBufferReset
    );
\rNm4_Buffer_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wDelayedDQSClock,
      CE => '1',
      D => rNm3_Buffer(2),
      Q => rNm4_Buffer(2),
      R => rBufferReset
    );
\rNm4_Buffer_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wDelayedDQSClock,
      CE => '1',
      D => rNm3_Buffer(3),
      Q => rNm4_Buffer(3),
      R => rBufferReset
    );
\rNm4_Buffer_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wDelayedDQSClock,
      CE => '1',
      D => rNm3_Buffer(4),
      Q => rNm4_Buffer(4),
      R => rBufferReset
    );
\rNm4_Buffer_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => wDelayedDQSClock,
      CE => '1',
      D => rNm3_Buffer(5),
      Q => rNm4_Buffer(5),
      R => rBufferReset
    );
\rNm4_Buffer_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => wDelayedDQSClock,
      CE => '1',
      D => rNm3_Buffer(6),
      Q => rNm4_Buffer(6),
      R => rBufferReset
    );
\rNm4_Buffer_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => wDelayedDQSClock,
      CE => '1',
      D => rNm3_Buffer(7),
      Q => rNm4_Buffer(7),
      R => rBufferReset
    );
\rNm4_Buffer_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => wDelayedDQSClock,
      CE => '1',
      D => rNm3_Buffer(8),
      Q => rNm4_Buffer(8),
      R => rBufferReset
    );
\rNm4_Buffer_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => wDelayedDQSClock,
      CE => '1',
      D => rNm3_Buffer(9),
      Q => rNm4_Buffer(9),
      R => rBufferReset
    );
rNm4_ValidFlag_reg: unisim.vcomponents.FDRE
     port map (
      C => wDelayedDQSClock,
      CE => '1',
      D => \^rnm2_validflag_reg_0\(1),
      Q => \^rnm2_validflag_reg_0\(0),
      R => rBufferReset
    );
xpm_cdc_async_rst_inst: entity work.sys_top_v2nfc_0_2_xpm_cdc_async_rst
     port map (
      dest_arst => rBufferReset,
      dest_clk => wDelayedDQSClock,
      src_arst => src_arst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_v2nfc_0_2_NPhy_Toggle_Top_DDR100 is
  port (
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    empty : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rIN_FIFO_WE_Latch_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rNm2_Buffer_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \rNm3_Buffer_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O_NAND_WE : out STD_LOGIC;
    O_NAND_RE_P : out STD_LOGIC;
    O_NAND_RE_N : out STD_LOGIC;
    O_NAND_ALE : out STD_LOGIC;
    O_NAND_CLE : out STD_LOGIC;
    O_NAND_WP : out STD_LOGIC;
    O_NAND_CE : out STD_LOGIC_VECTOR ( 7 downto 0 );
    oReadyBusy : out STD_LOGIC_VECTOR ( 7 downto 0 );
    IO_NAND_DQS_P : inout STD_LOGIC;
    IO_NAND_DQS_N : inout STD_LOGIC;
    IO_NAND_DQ : inout STD_LOGIC_VECTOR ( 7 downto 0 );
    iSystemClock : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    src_arst : in STD_LOGIC;
    iDelayRefClock : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    iDQSIDelayTapLoad : in STD_LOGIC_VECTOR ( 1 downto 0 );
    iDQSIDelayTap : in STD_LOGIC_VECTOR ( 8 downto 0 );
    iOutputStrobeClock : in STD_LOGIC;
    wPO_Reset_PM_PHY : in STD_LOGIC;
    Inst_DQSIOBUFDS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    iOutputDrivingClock : in STD_LOGIC;
    O_NAND_RE_P_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    O_NAND_WE_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    O_NAND_ALE_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    O_NAND_CLE_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    wPO_DQ_PM_PHY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \O_NAND_CE[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \O_NAND_CE[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \O_NAND_CE[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \O_NAND_CE[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \O_NAND_CE[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \O_NAND_CE[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \O_NAND_CE[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \O_NAND_CE[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wPI_BUFF_WE_PM_PHY : in STD_LOGIC;
    wDQSOutEnable_PM_PHY : in STD_LOGIC;
    wDQOutEnable_PM_PHY : in STD_LOGIC;
    I_NAND_RB : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sys_top_v2nfc_0_2_NPhy_Toggle_Top_DDR100 : entity is "NPhy_Toggle_Top_DDR100";
end sys_top_v2nfc_0_2_NPhy_Toggle_Top_DDR100;

architecture STRUCTURE of sys_top_v2nfc_0_2_NPhy_Toggle_Top_DDR100 is
  signal rReadyBusyCDCBuf1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wALEToNAND : STD_LOGIC;
  signal wCEToNAND : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wCLEToNAND : STD_LOGIC;
  signal wDQFromNAND : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wDQOutEnableToPinpad : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wDQSFromNAND : STD_LOGIC;
  signal wDQSOutEnableToPinpad : STD_LOGIC;
  signal wDQSToNAND : STD_LOGIC;
  signal wDQToNAND : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wREToNAND : STD_LOGIC;
  signal wReadyBusyFromNAND : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wWEToNAND : STD_LOGIC;
begin
Inst_NPhy_Toggle_Physical_Input: entity work.sys_top_v2nfc_0_2_NPhy_Toggle_Physical_Input_DDR100
     port map (
      D(15 downto 0) => D(15 downto 0),
      SR(0) => SR(0),
      dout(15 downto 0) => dout(15 downto 0),
      empty => empty,
      iDQSIDelayTap(8 downto 0) => iDQSIDelayTap(8 downto 0),
      iDQSIDelayTapLoad(1 downto 0) => iDQSIDelayTapLoad(1 downto 0),
      iDelayRefClock => iDelayRefClock,
      iSystemClock => iSystemClock,
      oDQFromNAND(7 downto 0) => wDQFromNAND(7 downto 0),
      oDQSFromNAND => wDQSFromNAND,
      \out\ => rIN_FIFO_WE_Latch_reg(3),
      \rNm2_Buffer_reg[15]_0\(15 downto 0) => \rNm2_Buffer_reg[15]\(15 downto 0),
      rNm2_ValidFlag_reg_0(2 downto 0) => rIN_FIFO_WE_Latch_reg(2 downto 0),
      \rNm3_Buffer_reg[15]_0\(15 downto 0) => \rNm3_Buffer_reg[15]\(15 downto 0),
      \rNm4_Buffer_reg[15]_0\(15 downto 0) => \out\(15 downto 0),
      rd_en => rd_en,
      src_arst => src_arst,
      wPI_BUFF_WE_PM_PHY => wPI_BUFF_WE_PM_PHY
    );
Inst_NPhy_Toggle_Physical_Output: entity work.sys_top_v2nfc_0_2_NPhy_Toggle_Physical_Output_DDR100
     port map (
      Inst_DQSIOBUFDS(3 downto 0) => Inst_DQSIOBUFDS(3 downto 0),
      O_NAND_ALE(0) => O_NAND_ALE_0(0),
      \O_NAND_CE[0]\(0) => \O_NAND_CE[0]\(0),
      \O_NAND_CE[1]\(0) => \O_NAND_CE[1]\(0),
      \O_NAND_CE[2]\(0) => \O_NAND_CE[2]\(0),
      \O_NAND_CE[3]\(0) => \O_NAND_CE[3]\(0),
      \O_NAND_CE[4]\(0) => \O_NAND_CE[4]\(0),
      \O_NAND_CE[5]\(0) => \O_NAND_CE[5]\(0),
      \O_NAND_CE[6]\(0) => \O_NAND_CE[6]\(0),
      \O_NAND_CE[7]\(0) => \O_NAND_CE[7]\(0),
      O_NAND_CLE(0) => O_NAND_CLE_0(0),
      O_NAND_RE_P(2 downto 0) => O_NAND_RE_P_0(2 downto 0),
      O_NAND_WE(2 downto 0) => O_NAND_WE_0(2 downto 0),
      iALEToNAND => wALEToNAND,
      iCEToNAND(7 downto 0) => wCEToNAND(7 downto 0),
      iCLEToNAND => wCLEToNAND,
      iDQOutEnable(7 downto 0) => wDQOutEnableToPinpad(7 downto 0),
      iDQSOutEnable => wDQSOutEnableToPinpad,
      iDQSToNAND => wDQSToNAND,
      iDQToNAND(7 downto 0) => wDQToNAND(7 downto 0),
      iOutputDrivingClock => iOutputDrivingClock,
      iOutputStrobeClock => iOutputStrobeClock,
      iREToNAND => wREToNAND,
      iSystemClock => iSystemClock,
      iWEToNAND => wWEToNAND,
      wDQOutEnable_PM_PHY => wDQOutEnable_PM_PHY,
      wDQSOutEnable_PM_PHY => wDQSOutEnable_PM_PHY,
      wPO_DQ_PM_PHY(31 downto 0) => wPO_DQ_PM_PHY(31 downto 0),
      wPO_Reset_PM_PHY => wPO_Reset_PM_PHY
    );
Inst_NPhy_Toggle_Pinpad: entity work.sys_top_v2nfc_0_2_NPhy_Toggle_Pinpad
     port map (
      IO_NAND_DQ(7 downto 0) => IO_NAND_DQ(7 downto 0),
      IO_NAND_DQS_N => IO_NAND_DQS_N,
      IO_NAND_DQS_P => IO_NAND_DQS_P,
      I_NAND_RB(7 downto 0) => I_NAND_RB(7 downto 0),
      O_NAND_ALE => O_NAND_ALE,
      O_NAND_CE(7 downto 0) => O_NAND_CE(7 downto 0),
      O_NAND_CLE => O_NAND_CLE,
      O_NAND_RE_N => O_NAND_RE_N,
      O_NAND_RE_P => O_NAND_RE_P,
      O_NAND_WE => O_NAND_WE,
      O_NAND_WP => O_NAND_WP,
      iALEToNAND => wALEToNAND,
      iCEToNAND(7 downto 0) => wCEToNAND(7 downto 0),
      iCLEToNAND => wCLEToNAND,
      iDQOutEnable(7 downto 0) => wDQOutEnableToPinpad(7 downto 0),
      iDQSOutEnable => wDQSOutEnableToPinpad,
      iDQSToNAND => wDQSToNAND,
      iDQToNAND(7 downto 0) => wDQToNAND(7 downto 0),
      iREToNAND => wREToNAND,
      iWEToNAND => wWEToNAND,
      oDQFromNAND(7 downto 0) => wDQFromNAND(7 downto 0),
      oDQSFromNAND => wDQSFromNAND,
      oRBFromNAND(7 downto 0) => wReadyBusyFromNAND(7 downto 0)
    );
\rReadyBusyCDCBuf0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => '1',
      D => rReadyBusyCDCBuf1(0),
      Q => oReadyBusy(0),
      R => SR(0)
    );
\rReadyBusyCDCBuf0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => '1',
      D => rReadyBusyCDCBuf1(1),
      Q => oReadyBusy(1),
      R => SR(0)
    );
\rReadyBusyCDCBuf0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => '1',
      D => rReadyBusyCDCBuf1(2),
      Q => oReadyBusy(2),
      R => SR(0)
    );
\rReadyBusyCDCBuf0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => '1',
      D => rReadyBusyCDCBuf1(3),
      Q => oReadyBusy(3),
      R => SR(0)
    );
\rReadyBusyCDCBuf0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => '1',
      D => rReadyBusyCDCBuf1(4),
      Q => oReadyBusy(4),
      R => SR(0)
    );
\rReadyBusyCDCBuf0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => '1',
      D => rReadyBusyCDCBuf1(5),
      Q => oReadyBusy(5),
      R => SR(0)
    );
\rReadyBusyCDCBuf0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => '1',
      D => rReadyBusyCDCBuf1(6),
      Q => oReadyBusy(6),
      R => SR(0)
    );
\rReadyBusyCDCBuf0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => '1',
      D => rReadyBusyCDCBuf1(7),
      Q => oReadyBusy(7),
      R => SR(0)
    );
\rReadyBusyCDCBuf1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => '1',
      D => wReadyBusyFromNAND(0),
      Q => rReadyBusyCDCBuf1(0),
      R => SR(0)
    );
\rReadyBusyCDCBuf1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => '1',
      D => wReadyBusyFromNAND(1),
      Q => rReadyBusyCDCBuf1(1),
      R => SR(0)
    );
\rReadyBusyCDCBuf1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => '1',
      D => wReadyBusyFromNAND(2),
      Q => rReadyBusyCDCBuf1(2),
      R => SR(0)
    );
\rReadyBusyCDCBuf1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => '1',
      D => wReadyBusyFromNAND(3),
      Q => rReadyBusyCDCBuf1(3),
      R => SR(0)
    );
\rReadyBusyCDCBuf1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => '1',
      D => wReadyBusyFromNAND(4),
      Q => rReadyBusyCDCBuf1(4),
      R => SR(0)
    );
\rReadyBusyCDCBuf1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => '1',
      D => wReadyBusyFromNAND(5),
      Q => rReadyBusyCDCBuf1(5),
      R => SR(0)
    );
\rReadyBusyCDCBuf1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => '1',
      D => wReadyBusyFromNAND(6),
      Q => rReadyBusyCDCBuf1(6),
      R => SR(0)
    );
\rReadyBusyCDCBuf1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => iSystemClock,
      CE => '1',
      D => wReadyBusyFromNAND(7),
      Q => rReadyBusyCDCBuf1(7),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_v2nfc_0_2_NFC_Toggle_Top_DDR100 is
  port (
    oWriteReady : out STD_LOGIC;
    oReadData : out STD_LOGIC_VECTOR ( 31 downto 0 );
    oReadValid : out STD_LOGIC;
    oReadLast : out STD_LOGIC;
    oCMDReady : out STD_LOGIC;
    O_NAND_WE : out STD_LOGIC;
    O_NAND_RE_P : out STD_LOGIC;
    O_NAND_RE_N : out STD_LOGIC;
    O_NAND_ALE : out STD_LOGIC;
    O_NAND_CLE : out STD_LOGIC;
    O_NAND_WP : out STD_LOGIC;
    O_NAND_CE : out STD_LOGIC_VECTOR ( 7 downto 0 );
    oReadyBusy : out STD_LOGIC_VECTOR ( 7 downto 0 );
    IO_NAND_DQS_P : inout STD_LOGIC;
    IO_NAND_DQS_N : inout STD_LOGIC;
    IO_NAND_DQ : inout STD_LOGIC_VECTOR ( 7 downto 0 );
    iSystemClock : in STD_LOGIC;
    iReset : in STD_LOGIC;
    iLength : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iSourceID : in STD_LOGIC_VECTOR ( 4 downto 0 );
    iOpcode : in STD_LOGIC_VECTOR ( 5 downto 0 );
    iTargetID : in STD_LOGIC_VECTOR ( 4 downto 0 );
    iCMDValid : in STD_LOGIC;
    iReadReady : in STD_LOGIC;
    iWriteValid : in STD_LOGIC;
    iWriteData : in STD_LOGIC_VECTOR ( 31 downto 0 );
    iWriteLast : in STD_LOGIC;
    iAddress : in STD_LOGIC_VECTOR ( 23 downto 0 );
    iDelayRefClock : in STD_LOGIC;
    iDQSIDelayTapLoad : in STD_LOGIC_VECTOR ( 1 downto 0 );
    iDQSIDelayTap : in STD_LOGIC_VECTOR ( 8 downto 0 );
    iOutputStrobeClock : in STD_LOGIC;
    iOutputDrivingClock : in STD_LOGIC;
    I_NAND_RB : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sys_top_v2nfc_0_2_NFC_Toggle_Top_DDR100 : entity is "NFC_Toggle_Top_DDR100";
end sys_top_v2nfc_0_2_NFC_Toggle_Top_DDR100;

architecture STRUCTURE of sys_top_v2nfc_0_2_NFC_Toggle_Top_DDR100 is
  signal CABuffer_i_55_n_0 : STD_LOGIC;
  signal \FSM_onehot_rCurState[12]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rCurState[1]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rCurState[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rCurState[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rCurState[7]_i_3__0_n_0\ : STD_LOGIC;
  signal Inst_NPCG_Toggle_Top_n_113 : STD_LOGIC;
  signal Inst_NPCG_Toggle_Top_n_114 : STD_LOGIC;
  signal Inst_NPCG_Toggle_Top_n_115 : STD_LOGIC;
  signal Inst_NPCG_Toggle_Top_n_116 : STD_LOGIC;
  signal Inst_NPCG_Toggle_Top_n_117 : STD_LOGIC;
  signal Inst_NPCG_Toggle_Top_n_118 : STD_LOGIC;
  signal Inst_NPCG_Toggle_Top_n_122 : STD_LOGIC;
  signal Inst_NPCG_Toggle_Top_n_123 : STD_LOGIC;
  signal Inst_NPCG_Toggle_Top_n_124 : STD_LOGIC;
  signal Inst_NPCG_Toggle_Top_n_125 : STD_LOGIC;
  signal Inst_NPCG_Toggle_Top_n_126 : STD_LOGIC;
  signal Inst_NPCG_Toggle_Top_n_127 : STD_LOGIC;
  signal Inst_NPCG_Toggle_Top_n_128 : STD_LOGIC;
  signal Inst_NPCG_Toggle_Top_n_129 : STD_LOGIC;
  signal Inst_NPCG_Toggle_Top_n_13 : STD_LOGIC;
  signal Inst_NPCG_Toggle_Top_n_130 : STD_LOGIC;
  signal Inst_NPCG_Toggle_Top_n_131 : STD_LOGIC;
  signal Inst_NPCG_Toggle_Top_n_132 : STD_LOGIC;
  signal Inst_NPCG_Toggle_Top_n_133 : STD_LOGIC;
  signal Inst_NPCG_Toggle_Top_n_134 : STD_LOGIC;
  signal Inst_NPCG_Toggle_Top_n_135 : STD_LOGIC;
  signal Inst_NPCG_Toggle_Top_n_136 : STD_LOGIC;
  signal Inst_NPCG_Toggle_Top_n_137 : STD_LOGIC;
  signal Inst_NPCG_Toggle_Top_n_138 : STD_LOGIC;
  signal Inst_NPCG_Toggle_Top_n_139 : STD_LOGIC;
  signal Inst_NPCG_Toggle_Top_n_140 : STD_LOGIC;
  signal Inst_NPCG_Toggle_Top_n_141 : STD_LOGIC;
  signal Inst_NPCG_Toggle_Top_n_142 : STD_LOGIC;
  signal Inst_NPCG_Toggle_Top_n_143 : STD_LOGIC;
  signal Inst_NPCG_Toggle_Top_n_144 : STD_LOGIC;
  signal Inst_NPCG_Toggle_Top_n_145 : STD_LOGIC;
  signal Inst_NPCG_Toggle_Top_n_146 : STD_LOGIC;
  signal Inst_NPCG_Toggle_Top_n_147 : STD_LOGIC;
  signal Inst_NPCG_Toggle_Top_n_148 : STD_LOGIC;
  signal Inst_NPCG_Toggle_Top_n_149 : STD_LOGIC;
  signal Inst_NPCG_Toggle_Top_n_15 : STD_LOGIC;
  signal Inst_NPCG_Toggle_Top_n_150 : STD_LOGIC;
  signal Inst_NPCG_Toggle_Top_n_151 : STD_LOGIC;
  signal Inst_NPCG_Toggle_Top_n_152 : STD_LOGIC;
  signal Inst_NPCG_Toggle_Top_n_153 : STD_LOGIC;
  signal Inst_NPCG_Toggle_Top_n_154 : STD_LOGIC;
  signal Inst_NPCG_Toggle_Top_n_155 : STD_LOGIC;
  signal Inst_NPCG_Toggle_Top_n_156 : STD_LOGIC;
  signal Inst_NPCG_Toggle_Top_n_157 : STD_LOGIC;
  signal Inst_NPCG_Toggle_Top_n_158 : STD_LOGIC;
  signal Inst_NPCG_Toggle_Top_n_159 : STD_LOGIC;
  signal Inst_NPCG_Toggle_Top_n_160 : STD_LOGIC;
  signal Inst_NPCG_Toggle_Top_n_161 : STD_LOGIC;
  signal Inst_NPCG_Toggle_Top_n_162 : STD_LOGIC;
  signal Inst_NPCG_Toggle_Top_n_163 : STD_LOGIC;
  signal Inst_NPCG_Toggle_Top_n_18 : STD_LOGIC;
  signal Inst_NPCG_Toggle_Top_n_21 : STD_LOGIC;
  signal Inst_NPCG_Toggle_Top_n_22 : STD_LOGIC;
  signal Inst_NPCG_Toggle_Top_n_23 : STD_LOGIC;
  signal Inst_NPCG_Toggle_Top_n_24 : STD_LOGIC;
  signal Inst_NPCG_Toggle_Top_n_25 : STD_LOGIC;
  signal Inst_NPCG_Toggle_Top_n_26 : STD_LOGIC;
  signal Inst_NPCG_Toggle_Top_n_36 : STD_LOGIC;
  signal Inst_NPCG_Toggle_Top_n_43 : STD_LOGIC;
  signal Inst_NPCG_Toggle_Top_n_45 : STD_LOGIC;
  signal Inst_NPCG_Toggle_Top_n_47 : STD_LOGIC;
  signal Inst_NPCG_Toggle_Top_n_49 : STD_LOGIC;
  signal Inst_NPCG_Toggle_Top_n_54 : STD_LOGIC;
  signal Inst_NPCG_Toggle_Top_n_58 : STD_LOGIC;
  signal Inst_NPCG_Toggle_Top_n_60 : STD_LOGIC;
  signal Inst_NPCG_Toggle_Top_n_62 : STD_LOGIC;
  signal Inst_NPCG_Toggle_Top_n_63 : STD_LOGIC;
  signal Inst_NPCG_Toggle_Top_n_66 : STD_LOGIC;
  signal Inst_NPCG_Toggle_Top_n_70 : STD_LOGIC;
  signal Inst_NPCG_Toggle_Top_n_71 : STD_LOGIC;
  signal Inst_NPCG_Toggle_Top_n_72 : STD_LOGIC;
  signal Inst_NPCG_Toggle_Top_n_73 : STD_LOGIC;
  signal Inst_NPCG_Toggle_Top_n_74 : STD_LOGIC;
  signal Inst_NPCG_Toggle_Top_n_75 : STD_LOGIC;
  signal Inst_NPCG_Toggle_Top_n_76 : STD_LOGIC;
  signal Inst_NPCG_Toggle_Top_n_77 : STD_LOGIC;
  signal Inst_NPCG_Toggle_Top_n_79 : STD_LOGIC;
  signal Inst_NPCG_Toggle_Top_n_80 : STD_LOGIC;
  signal Inst_NPCG_Toggle_Top_n_82 : STD_LOGIC;
  signal Inst_NPCG_Toggle_Top_n_83 : STD_LOGIC;
  signal Inst_NPCG_Toggle_Top_n_84 : STD_LOGIC;
  signal Inst_NPCG_Toggle_Top_n_85 : STD_LOGIC;
  signal \Inst_NPM_Toggle_CAL/rLCH_cur_state\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \Inst_NPM_Toggle_CAL/rLCH_nxt_state__0\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \Inst_NPM_Toggle_CAL/rPO_ChipEnable\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \Inst_NPM_Toggle_DI/rDQI_cur_state\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \Inst_NPM_Toggle_DI/rREC_cur_state\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \Inst_NPM_Toggle_DI/wDQOLoopDone__0__0\ : STD_LOGIC;
  signal \Inst_NPM_Toggle_PHY_B_Reset/rReady\ : STD_LOGIC;
  signal \Inst_NPM_Toggle_PHY_B_Reset/rTimer\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \Inst_NPM_Toggle_PIR/rReady\ : STD_LOGIC;
  signal \Inst_NPM_Toggle_TIMER/rReady\ : STD_LOGIC;
  signal Inst_NPM_Toggle_Top_n_100 : STD_LOGIC;
  signal Inst_NPM_Toggle_Top_n_101 : STD_LOGIC;
  signal Inst_NPM_Toggle_Top_n_102 : STD_LOGIC;
  signal Inst_NPM_Toggle_Top_n_103 : STD_LOGIC;
  signal Inst_NPM_Toggle_Top_n_104 : STD_LOGIC;
  signal Inst_NPM_Toggle_Top_n_105 : STD_LOGIC;
  signal Inst_NPM_Toggle_Top_n_106 : STD_LOGIC;
  signal Inst_NPM_Toggle_Top_n_107 : STD_LOGIC;
  signal Inst_NPM_Toggle_Top_n_108 : STD_LOGIC;
  signal Inst_NPM_Toggle_Top_n_109 : STD_LOGIC;
  signal Inst_NPM_Toggle_Top_n_110 : STD_LOGIC;
  signal Inst_NPM_Toggle_Top_n_111 : STD_LOGIC;
  signal Inst_NPM_Toggle_Top_n_115 : STD_LOGIC;
  signal Inst_NPM_Toggle_Top_n_116 : STD_LOGIC;
  signal Inst_NPM_Toggle_Top_n_117 : STD_LOGIC;
  signal Inst_NPM_Toggle_Top_n_120 : STD_LOGIC;
  signal Inst_NPM_Toggle_Top_n_126 : STD_LOGIC;
  signal Inst_NPM_Toggle_Top_n_127 : STD_LOGIC;
  signal Inst_NPM_Toggle_Top_n_128 : STD_LOGIC;
  signal Inst_NPM_Toggle_Top_n_129 : STD_LOGIC;
  signal Inst_NPM_Toggle_Top_n_130 : STD_LOGIC;
  signal Inst_NPM_Toggle_Top_n_131 : STD_LOGIC;
  signal Inst_NPM_Toggle_Top_n_132 : STD_LOGIC;
  signal Inst_NPM_Toggle_Top_n_133 : STD_LOGIC;
  signal Inst_NPM_Toggle_Top_n_135 : STD_LOGIC;
  signal Inst_NPM_Toggle_Top_n_138 : STD_LOGIC;
  signal Inst_NPM_Toggle_Top_n_139 : STD_LOGIC;
  signal Inst_NPM_Toggle_Top_n_140 : STD_LOGIC;
  signal Inst_NPM_Toggle_Top_n_141 : STD_LOGIC;
  signal Inst_NPM_Toggle_Top_n_143 : STD_LOGIC;
  signal Inst_NPM_Toggle_Top_n_144 : STD_LOGIC;
  signal Inst_NPM_Toggle_Top_n_150 : STD_LOGIC;
  signal Inst_NPM_Toggle_Top_n_151 : STD_LOGIC;
  signal Inst_NPM_Toggle_Top_n_152 : STD_LOGIC;
  signal Inst_NPM_Toggle_Top_n_45 : STD_LOGIC;
  signal Inst_NPM_Toggle_Top_n_46 : STD_LOGIC;
  signal Inst_NPM_Toggle_Top_n_47 : STD_LOGIC;
  signal Inst_NPM_Toggle_Top_n_48 : STD_LOGIC;
  signal Inst_NPM_Toggle_Top_n_51 : STD_LOGIC;
  signal Inst_NPM_Toggle_Top_n_52 : STD_LOGIC;
  signal Inst_NPM_Toggle_Top_n_53 : STD_LOGIC;
  signal Inst_NPM_Toggle_Top_n_54 : STD_LOGIC;
  signal Inst_NPM_Toggle_Top_n_55 : STD_LOGIC;
  signal Inst_NPM_Toggle_Top_n_56 : STD_LOGIC;
  signal Inst_NPM_Toggle_Top_n_57 : STD_LOGIC;
  signal Inst_NPM_Toggle_Top_n_58 : STD_LOGIC;
  signal Inst_NPM_Toggle_Top_n_59 : STD_LOGIC;
  signal Inst_NPM_Toggle_Top_n_60 : STD_LOGIC;
  signal Inst_NPM_Toggle_Top_n_61 : STD_LOGIC;
  signal Inst_NPM_Toggle_Top_n_62 : STD_LOGIC;
  signal Inst_NPM_Toggle_Top_n_63 : STD_LOGIC;
  signal Inst_NPM_Toggle_Top_n_65 : STD_LOGIC;
  signal Inst_NPM_Toggle_Top_n_66 : STD_LOGIC;
  signal Inst_NPM_Toggle_Top_n_67 : STD_LOGIC;
  signal Inst_NPM_Toggle_Top_n_68 : STD_LOGIC;
  signal Inst_NPM_Toggle_Top_n_72 : STD_LOGIC;
  signal Inst_NPM_Toggle_Top_n_73 : STD_LOGIC;
  signal Inst_NPM_Toggle_Top_n_76 : STD_LOGIC;
  signal Inst_NPM_Toggle_Top_n_77 : STD_LOGIC;
  signal Inst_NPM_Toggle_Top_n_78 : STD_LOGIC;
  signal Inst_NPM_Toggle_Top_n_79 : STD_LOGIC;
  signal Inst_NPM_Toggle_Top_n_80 : STD_LOGIC;
  signal Inst_NPM_Toggle_Top_n_81 : STD_LOGIC;
  signal Inst_NPM_Toggle_Top_n_82 : STD_LOGIC;
  signal Inst_NPM_Toggle_Top_n_83 : STD_LOGIC;
  signal Inst_NPM_Toggle_Top_n_84 : STD_LOGIC;
  signal Inst_NPM_Toggle_Top_n_85 : STD_LOGIC;
  signal Inst_NPM_Toggle_Top_n_86 : STD_LOGIC;
  signal Inst_NPM_Toggle_Top_n_87 : STD_LOGIC;
  signal Inst_NPM_Toggle_Top_n_88 : STD_LOGIC;
  signal Inst_NPM_Toggle_Top_n_89 : STD_LOGIC;
  signal Inst_NPM_Toggle_Top_n_90 : STD_LOGIC;
  signal Inst_NPM_Toggle_Top_n_91 : STD_LOGIC;
  signal Inst_NPM_Toggle_Top_n_92 : STD_LOGIC;
  signal Inst_NPM_Toggle_Top_n_93 : STD_LOGIC;
  signal Inst_NPM_Toggle_Top_n_94 : STD_LOGIC;
  signal Inst_NPM_Toggle_Top_n_95 : STD_LOGIC;
  signal Inst_NPM_Toggle_Top_n_96 : STD_LOGIC;
  signal Inst_NPM_Toggle_Top_n_97 : STD_LOGIC;
  signal Inst_NPM_Toggle_Top_n_98 : STD_LOGIC;
  signal Inst_NPM_Toggle_Top_n_99 : STD_LOGIC;
  signal \Inst_NPhy_Toggle_Physical_Input/p_11_out\ : STD_LOGIC;
  signal \Inst_NPhy_Toggle_Physical_Input/p_13_out\ : STD_LOGIC;
  signal \Inst_NPhy_Toggle_Physical_Input/p_15_out\ : STD_LOGIC;
  signal \Inst_NPhy_Toggle_Physical_Input/p_1_in\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Inst_NPhy_Toggle_Physical_Input/p_1_out\ : STD_LOGIC;
  signal \Inst_NPhy_Toggle_Physical_Input/p_3_in\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Inst_NPhy_Toggle_Physical_Input/p_3_out\ : STD_LOGIC;
  signal \Inst_NPhy_Toggle_Physical_Input/p_5_in\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Inst_NPhy_Toggle_Physical_Input/p_5_out\ : STD_LOGIC;
  signal \Inst_NPhy_Toggle_Physical_Input/p_7_out\ : STD_LOGIC;
  signal \Inst_NPhy_Toggle_Physical_Input/p_9_in\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \Inst_NPhy_Toggle_Physical_Input/p_9_out\ : STD_LOGIC;
  signal Inst_NPhy_Toggle_Top_n_45 : STD_LOGIC;
  signal Inst_NPhy_Toggle_Top_n_46 : STD_LOGIC;
  signal Inst_NPhy_Toggle_Top_n_47 : STD_LOGIC;
  signal Inst_NPhy_Toggle_Top_n_48 : STD_LOGIC;
  signal Inst_NPhy_Toggle_Top_n_49 : STD_LOGIC;
  signal Inst_NPhy_Toggle_Top_n_50 : STD_LOGIC;
  signal Inst_NPhy_Toggle_Top_n_51 : STD_LOGIC;
  signal Inst_NPhy_Toggle_Top_n_52 : STD_LOGIC;
  signal Inst_NPhy_Toggle_Top_n_61 : STD_LOGIC;
  signal Inst_NPhy_Toggle_Top_n_62 : STD_LOGIC;
  signal Inst_NPhy_Toggle_Top_n_63 : STD_LOGIC;
  signal Inst_NPhy_Toggle_Top_n_64 : STD_LOGIC;
  signal Inst_NPhy_Toggle_Top_n_65 : STD_LOGIC;
  signal Inst_NPhy_Toggle_Top_n_66 : STD_LOGIC;
  signal Inst_NPhy_Toggle_Top_n_67 : STD_LOGIC;
  signal Inst_NPhy_Toggle_Top_n_68 : STD_LOGIC;
  signal Inst_NPhy_Toggle_Top_n_69 : STD_LOGIC;
  signal Inst_NPhy_Toggle_Top_n_70 : STD_LOGIC;
  signal Inst_NPhy_Toggle_Top_n_71 : STD_LOGIC;
  signal Inst_NPhy_Toggle_Top_n_72 : STD_LOGIC;
  signal Inst_NPhy_Toggle_Top_n_73 : STD_LOGIC;
  signal Inst_NPhy_Toggle_Top_n_74 : STD_LOGIC;
  signal Inst_NPhy_Toggle_Top_n_75 : STD_LOGIC;
  signal Inst_NPhy_Toggle_Top_n_76 : STD_LOGIC;
  signal Inst_NPhy_Toggle_Top_n_77 : STD_LOGIC;
  signal Inst_NPhy_Toggle_Top_n_78 : STD_LOGIC;
  signal Inst_NPhy_Toggle_Top_n_79 : STD_LOGIC;
  signal Inst_NPhy_Toggle_Top_n_80 : STD_LOGIC;
  signal Inst_NPhy_Toggle_Top_n_81 : STD_LOGIC;
  signal Inst_NPhy_Toggle_Top_n_82 : STD_LOGIC;
  signal Inst_NPhy_Toggle_Top_n_83 : STD_LOGIC;
  signal Inst_NPhy_Toggle_Top_n_84 : STD_LOGIC;
  signal \bCMD_BNC_P_program/in7\ : STD_LOGIC;
  signal \bCMD_BNC_P_program/p_0_in2_in\ : STD_LOGIC;
  signal \bCMD_BNC_P_read_AW30h/rUsePresetC\ : STD_LOGIC;
  signal \bCMD_BNC_single_cmd/p_1_in\ : STD_LOGIC;
  signal \bCMD_MNC_N_init/wCALStart\ : STD_LOGIC;
  signal \bCMD_MNC_getFT/r_gFT_cur_state\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \bCMD_MNC_readST/p_0_in1_in\ : STD_LOGIC;
  signal \bCMD_MNC_readST/p_0_in2_in\ : STD_LOGIC;
  signal \bCMD_MNC_readST/p_0_in3_in\ : STD_LOGIC;
  signal \bCMD_MNC_readST/r_rST_cur_state\ : STD_LOGIC_VECTOR ( 10 to 10 );
  signal \bCMD_MNC_readST/wPBRReady\ : STD_LOGIC;
  signal \bCMD_SCC_N_poe/rNextState\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \bCMD_SCC_N_poe/wModuleTriggered1\ : STD_LOGIC;
  signal \bCMD_SCC_PI_reset/rNextState\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \blocking_CMD_manager/rMNG_cur_state\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal oCMDReady_INST_0_i_17_n_0 : STD_LOGIC;
  signal oCMDReady_INST_0_i_18_n_0 : STD_LOGIC;
  signal \rCAData[7]_i_13_n_0\ : STD_LOGIC;
  signal rNANDPOE : STD_LOGIC;
  signal rPM_ONOFF : STD_LOGIC;
  signal \rReadStatusOption[1]_i_4_n_0\ : STD_LOGIC;
  signal \r_N_i_cur_state[3]_i_3_n_0\ : STD_LOGIC;
  signal \r_gFT_cur_state[8]_i_2_n_0\ : STD_LOGIC;
  signal \r_gFT_cur_state[8]_i_3_n_0\ : STD_LOGIC;
  signal \r_pTF_cur_state[2]_i_4_n_0\ : STD_LOGIC;
  signal \r_rST_cur_state[10]_i_5_n_0\ : STD_LOGIC;
  signal \r_rST_cur_state[11]_i_5_n_0\ : STD_LOGIC;
  signal \r_rST_cur_state[11]_i_6_n_0\ : STD_LOGIC;
  signal \r_rST_cur_state[11]_i_8_n_0\ : STD_LOGIC;
  signal wBNC_B_erase_PM_NumOfData : STD_LOGIC_VECTOR ( 3 to 3 );
  signal wBNC_B_erase_PM_PCommand : STD_LOGIC_VECTOR ( 3 to 3 );
  signal wBNC_P_read_AW30h_PM_PCommand : STD_LOGIC_VECTOR ( 3 to 3 );
  signal wBNC_P_read_DT00h_PM_PCommand : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal wBNC_P_read_DT00h_PM_PCommandOption : STD_LOGIC_VECTOR ( 2 to 2 );
  signal wBNC_single_cmd_PM_NumOfData : STD_LOGIC_VECTOR ( 1 to 1 );
  signal wDQOutEnable_PM_PHY : STD_LOGIC;
  signal wDQSOutEnable_PM_PHY : STD_LOGIC;
  signal wMNC_N_init_PM_PCommand : STD_LOGIC_VECTOR ( 3 to 3 );
  signal wMNC_getFT_PM_PCommand : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wMNC_readID_PM_PCommand : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal wMNC_readID_PM_PCommandOption : STD_LOGIC_VECTOR ( 2 to 2 );
  signal wMNC_setFT_PM_PCommand : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \wPBR_Start0__0\ : STD_LOGIC;
  signal wPI_BUFF_Empty_PM_PHY : STD_LOGIC;
  signal wPI_BUFF_Reset_PM_PHY : STD_LOGIC;
  signal wPI_BUFF_WE_PM_PHY : STD_LOGIC;
  signal wPI_Reset_PM_PHY : STD_LOGIC;
  signal wPI_ValidFlag_PM_PHY : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wPM_CAData_PCG_PM : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wPM_CASelect_PCG_PM : STD_LOGIC;
  signal wPM_LastStep_PCG_PM : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal wPM_NANDPowerOnEvent_PCG_PM : STD_LOGIC;
  signal wPM_NumOfData_PCG_PM : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal wPM_PCommandOption_PCG_PM : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal wPM_PCommand_PCG_PM : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal wPM_ReadData_PCG_PM : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal wPM_ReadReady_PCG_PM : STD_LOGIC;
  signal wPM_ReadValid_PCG_PM : STD_LOGIC;
  signal wPM_Ready_PCG_PM : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal wPM_TargetWay_PCG_PM : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wPM_WriteData_PCG_PM : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal wPM_WriteLast_PCG_PM : STD_LOGIC;
  signal wPM_WriteReady_PCG_PM : STD_LOGIC;
  signal wPM_WriteValid_PCG_PM : STD_LOGIC;
  signal wPO_AddressLatchEnable_PM_PHY : STD_LOGIC_VECTOR ( 3 to 3 );
  signal wPO_CommandLatchEnable_PM_PHY : STD_LOGIC_VECTOR ( 3 to 3 );
  signal wPO_DQStrobe_PM_PHY : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal wPO_DQ_PM_PHY : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal wPO_ReadEnable_PM_PHY : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wPO_Reset_PM_PHY : STD_LOGIC;
  signal wSCC_N_poe_PM_PCommand : STD_LOGIC_VECTOR ( 0 to 0 );
  signal wSCC_PI_reset_Last : STD_LOGIC;
  signal wSCC_PI_reset_PM_PCommand : STD_LOGIC_VECTOR ( 4 to 4 );
  signal wSCC_PO_reset_Last : STD_LOGIC;
  signal wSCC_PO_reset_PM_PCommand : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \way_CE_condition_timer/p_14_in\ : STD_LOGIC;
  signal wbCMDLast : STD_LOGIC;
  signal wbCMDReadySet : STD_LOGIC_VECTOR ( 12 downto 2 );
  signal wbCMDStartSet : STD_LOGIC_VECTOR ( 2 to 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_rCurState[12]_i_6\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \FSM_onehot_rCurState[1]_i_5\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \rCAData[7]_i_13\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \rReadStatusOption[1]_i_4\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \r_pTF_cur_state[2]_i_4\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \r_rST_cur_state[11]_i_5\ : label is "soft_lutpair415";
begin
CABuffer_i_55: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wbCMDReadySet(4),
      I1 => wbCMDReadySet(3),
      O => CABuffer_i_55_n_0
    );
\FSM_onehot_rCurState[12]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CD"
    )
        port map (
      I0 => iTargetID(4),
      I1 => rNANDPOE,
      I2 => iTargetID(3),
      O => \FSM_onehot_rCurState[12]_i_6_n_0\
    );
\FSM_onehot_rCurState[1]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFF0008"
    )
        port map (
      I0 => iTargetID(0),
      I1 => iTargetID(2),
      I2 => iTargetID(1),
      I3 => iTargetID(4),
      I4 => rNANDPOE,
      I5 => iTargetID(3),
      O => \bCMD_SCC_N_poe/wModuleTriggered1\
    );
\FSM_onehot_rCurState[1]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => iOpcode(1),
      I1 => iOpcode(5),
      I2 => rNANDPOE,
      O => \FSM_onehot_rCurState[1]_i_5_n_0\
    );
\FSM_onehot_rCurState[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_rCurState[2]_i_3_n_0\,
      I1 => \Inst_NPM_Toggle_PHY_B_Reset/rReady\,
      I2 => wPM_LastStep_PCG_PM(6),
      I3 => wPM_LastStep_PCG_PM(4),
      I4 => \Inst_NPM_Toggle_PIR/rReady\,
      I5 => wPM_Ready_PCG_PM(5),
      O => \FSM_onehot_rCurState[2]_i_2__1_n_0\
    );
\FSM_onehot_rCurState[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => Inst_NPM_Toggle_Top_n_48,
      I1 => wPM_LastStep_PCG_PM(1),
      I2 => \Inst_NPM_Toggle_TIMER/rReady\,
      I3 => wPM_LastStep_PCG_PM(0),
      I4 => wPM_Ready_PCG_PM(3),
      I5 => wPM_Ready_PCG_PM(2),
      O => \FSM_onehot_rCurState[2]_i_3_n_0\
    );
\FSM_onehot_rCurState[7]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEE0"
    )
        port map (
      I0 => wPM_LastStep_PCG_PM(4),
      I1 => \Inst_NPM_Toggle_PIR/rReady\,
      I2 => wPM_LastStep_PCG_PM(6),
      I3 => \Inst_NPM_Toggle_PHY_B_Reset/rReady\,
      O => \FSM_onehot_rCurState[7]_i_3__0_n_0\
    );
Inst_NPCG_Toggle_Top: entity work.sys_top_v2nfc_0_2_NPCG_Toggle_Top
     port map (
      D(0) => \bCMD_SCC_N_poe/rNextState\(2),
      E(0) => rPM_ONOFF,
      \FSM_onehot_rCurState[12]_i_4\ => \FSM_onehot_rCurState[12]_i_6_n_0\,
      \FSM_onehot_rCurState[1]_i_2\ => \FSM_onehot_rCurState[1]_i_5_n_0\,
      \FSM_onehot_rCurState[4]_i_2\ => \r_pTF_cur_state[2]_i_4_n_0\,
      \FSM_onehot_rCurState_reg[0]\(6 downto 5) => wbCMDReadySet(12 downto 11),
      \FSM_onehot_rCurState_reg[0]\(4 downto 0) => wbCMDReadySet(6 downto 2),
      \FSM_onehot_rCurState_reg[0]_0\ => Inst_NPCG_Toggle_Top_n_22,
      \FSM_onehot_rCurState_reg[0]_1\ => Inst_NPCG_Toggle_Top_n_23,
      \FSM_onehot_rCurState_reg[0]_2\ => Inst_NPCG_Toggle_Top_n_24,
      \FSM_onehot_rCurState_reg[0]_3\ => Inst_NPCG_Toggle_Top_n_25,
      \FSM_onehot_rCurState_reg[0]_4\(3) => Inst_NPCG_Toggle_Top_n_82,
      \FSM_onehot_rCurState_reg[0]_4\(2) => Inst_NPCG_Toggle_Top_n_83,
      \FSM_onehot_rCurState_reg[0]_4\(1) => Inst_NPCG_Toggle_Top_n_84,
      \FSM_onehot_rCurState_reg[0]_4\(0) => Inst_NPCG_Toggle_Top_n_85,
      \FSM_onehot_rCurState_reg[0]_5\ => Inst_NPCG_Toggle_Top_n_162,
      \FSM_onehot_rCurState_reg[12]\(2) => Inst_NPCG_Toggle_Top_n_58,
      \FSM_onehot_rCurState_reg[12]\(1) => \bCMD_BNC_P_program/p_0_in2_in\,
      \FSM_onehot_rCurState_reg[12]\(0) => Inst_NPCG_Toggle_Top_n_60,
      \FSM_onehot_rCurState_reg[12]_0\(1) => Inst_NPM_Toggle_Top_n_96,
      \FSM_onehot_rCurState_reg[12]_0\(0) => Inst_NPM_Toggle_Top_n_97,
      \FSM_onehot_rCurState_reg[13]\(5) => Inst_NPCG_Toggle_Top_n_63,
      \FSM_onehot_rCurState_reg[13]\(4) => wBNC_P_read_DT00h_PM_PCommandOption(2),
      \FSM_onehot_rCurState_reg[13]\(3) => wBNC_P_read_DT00h_PM_PCommand(1),
      \FSM_onehot_rCurState_reg[13]\(2) => Inst_NPCG_Toggle_Top_n_66,
      \FSM_onehot_rCurState_reg[13]\(1) => wBNC_P_read_DT00h_PM_PCommand(3),
      \FSM_onehot_rCurState_reg[13]\(0) => wBNC_P_read_DT00h_PM_PCommand(6),
      \FSM_onehot_rCurState_reg[13]_0\(3) => Inst_NPM_Toggle_Top_n_100,
      \FSM_onehot_rCurState_reg[13]_0\(2) => Inst_NPM_Toggle_Top_n_101,
      \FSM_onehot_rCurState_reg[13]_0\(1) => Inst_NPM_Toggle_Top_n_102,
      \FSM_onehot_rCurState_reg[13]_0\(0) => Inst_NPM_Toggle_Top_n_103,
      \FSM_onehot_rCurState_reg[1]\ => Inst_NPCG_Toggle_Top_n_74,
      \FSM_onehot_rCurState_reg[1]_0\ => Inst_NPCG_Toggle_Top_n_75,
      \FSM_onehot_rCurState_reg[1]_1\ => Inst_NPCG_Toggle_Top_n_163,
      \FSM_onehot_rCurState_reg[1]_2\ => Inst_NPM_Toggle_Top_n_52,
      \FSM_onehot_rCurState_reg[1]_3\ => \FSM_onehot_rCurState[2]_i_2__1_n_0\,
      \FSM_onehot_rCurState_reg[1]_4\ => Inst_NPM_Toggle_Top_n_87,
      \FSM_onehot_rCurState_reg[1]_5\ => Inst_NPM_Toggle_Top_n_91,
      \FSM_onehot_rCurState_reg[1]_6\ => Inst_NPM_Toggle_Top_n_98,
      \FSM_onehot_rCurState_reg[1]_7\(0) => Inst_NPM_Toggle_Top_n_110,
      \FSM_onehot_rCurState_reg[2]\(1) => wBNC_single_cmd_PM_NumOfData(1),
      \FSM_onehot_rCurState_reg[2]\(0) => \bCMD_BNC_single_cmd/p_1_in\,
      \FSM_onehot_rCurState_reg[2]_0\(1) => Inst_NPCG_Toggle_Top_n_43,
      \FSM_onehot_rCurState_reg[2]_0\(0) => wSCC_N_poe_PM_PCommand(0),
      \FSM_onehot_rCurState_reg[2]_1\(1) => Inst_NPCG_Toggle_Top_n_45,
      \FSM_onehot_rCurState_reg[2]_1\(0) => wSCC_PI_reset_PM_PCommand(4),
      \FSM_onehot_rCurState_reg[2]_2\(1) => Inst_NPCG_Toggle_Top_n_47,
      \FSM_onehot_rCurState_reg[2]_2\(0) => wSCC_PO_reset_PM_PCommand(5),
      \FSM_onehot_rCurState_reg[2]_3\ => Inst_NPCG_Toggle_Top_n_72,
      \FSM_onehot_rCurState_reg[2]_4\(0) => \bCMD_SCC_PI_reset/rNextState\(2),
      \FSM_onehot_rCurState_reg[2]_5\(0) => Inst_NPM_Toggle_Top_n_73,
      \FSM_onehot_rCurState_reg[5]\ => Inst_NPCG_Toggle_Top_n_26,
      \FSM_onehot_rCurState_reg[5]_0\(0) => Inst_NPM_Toggle_Top_n_95,
      \FSM_onehot_rCurState_reg[6]\ => Inst_NPM_Toggle_Top_n_99,
      \FSM_onehot_rCurState_reg[7]\ => Inst_NPM_Toggle_Top_n_92,
      \FSM_onehot_rCurState_reg[8]\(5) => Inst_NPCG_Toggle_Top_n_15,
      \FSM_onehot_rCurState_reg[8]\(4) => wMNC_readID_PM_PCommandOption(2),
      \FSM_onehot_rCurState_reg[8]\(3) => wMNC_readID_PM_PCommand(1),
      \FSM_onehot_rCurState_reg[8]\(2) => Inst_NPCG_Toggle_Top_n_18,
      \FSM_onehot_rCurState_reg[8]\(1) => wMNC_readID_PM_PCommand(3),
      \FSM_onehot_rCurState_reg[8]\(0) => wMNC_readID_PM_PCommand(6),
      \FSM_onehot_rCurState_reg[8]_0\ => Inst_NPCG_Toggle_Top_n_71,
      \FSM_onehot_rCurState_reg[8]_1\ => Inst_NPCG_Toggle_Top_n_73,
      \FSM_onehot_rCurState_reg[8]_2\(3) => Inst_NPM_Toggle_Top_n_83,
      \FSM_onehot_rCurState_reg[8]_2\(2) => Inst_NPM_Toggle_Top_n_84,
      \FSM_onehot_rCurState_reg[8]_2\(1) => Inst_NPM_Toggle_Top_n_85,
      \FSM_onehot_rCurState_reg[8]_2\(0) => Inst_NPM_Toggle_Top_n_86,
      \FSM_onehot_rCurState_reg[9]\(1) => wBNC_P_read_AW30h_PM_PCommand(3),
      \FSM_onehot_rCurState_reg[9]\(0) => Inst_NPCG_Toggle_Top_n_70,
      \FSM_onehot_rCurState_reg[9]_0\ => Inst_NPM_Toggle_Top_n_106,
      Q(2) => wBNC_B_erase_PM_PCommand(3),
      Q(1) => Inst_NPCG_Toggle_Top_n_13,
      Q(0) => wBNC_B_erase_PM_NumOfData(3),
      dina(8) => wPM_CASelect_PCG_PM,
      dina(7 downto 0) => wPM_CAData_PCG_PM(7 downto 0),
      doutb(31 downto 0) => wPM_ReadData_PCG_PM(31 downto 0),
      iAddress(23 downto 0) => iAddress(23 downto 0),
      iCMDValid => iCMDValid,
      iLength(15 downto 0) => iLength(15 downto 0),
      iOpcode(5 downto 0) => iOpcode(5 downto 0),
      \iOpcode[3]\(0) => wbCMDStartSet(2),
      iReadReady => iReadReady,
      iReset => iReset,
      iSourceID(4 downto 0) => iSourceID(4 downto 0),
      iSystemClock => iSystemClock,
      iTargetID(4 downto 0) => iTargetID(4 downto 0),
      iWriteData(31 downto 0) => iWriteData(31 downto 0),
      iWriteLast => iWriteLast,
      iWriteValid => iWriteValid,
      oCMDReady => oCMDReady,
      oCMDReady_INST_0_i_3_0 => oCMDReady_INST_0_i_17_n_0,
      oReadData(31 downto 0) => oReadData(31 downto 0),
      oReadLast => oReadLast,
      oReadValid => oReadValid,
      oWriteReady => oWriteReady,
      p_14_in => \way_CE_condition_timer/p_14_in\,
      rCABufferREnable_reg => Inst_NPM_Toggle_Top_n_116,
      rCABufferREnable_reg_0(0) => \Inst_NPM_Toggle_CAL/rLCH_nxt_state__0\(3),
      rCABufferREnable_reg_1 => Inst_NPM_Toggle_Top_n_115,
      \rCAData[4]_i_3\ => \rCAData[7]_i_13_n_0\,
      \rCAData[4]_i_3_0\ => Inst_NPM_Toggle_Top_n_108,
      \rCAData_reg[4]\ => Inst_NPM_Toggle_Top_n_107,
      \rCAData_reg[6]\ => Inst_NPM_Toggle_Top_n_94,
      \rCAData_reg[6]_0\ => Inst_NPM_Toggle_Top_n_93,
      \rCAData_reg[7]\ => Inst_NPM_Toggle_Top_n_51,
      \rCAData_reg[7]_0\ => Inst_NPM_Toggle_Top_n_105,
      \rCAData_reg[7]_1\ => Inst_NPM_Toggle_Top_n_109,
      rCMDReady_reg => Inst_NPCG_Toggle_Top_n_21,
      rCMDReady_reg_0 => Inst_NPCG_Toggle_Top_n_76,
      rCMDReady_reg_1 => Inst_NPCG_Toggle_Top_n_79,
      rCMDReady_reg_2 => Inst_NPCG_Toggle_Top_n_116,
      \rDQBufferWaddrssA[13]_i_3\(0) => \Inst_NPM_Toggle_DI/rDQI_cur_state\(1),
      \rDQBufferWaddrssA[13]_i_3_0\ => Inst_NPM_Toggle_Top_n_143,
      \rDQI_cur_state_reg[1]\ => Inst_NPCG_Toggle_Top_n_113,
      \rDQI_cur_state_reg[1]_0\ => Inst_NPCG_Toggle_Top_n_115,
      \rLCH_cur_state_reg[1]\ => Inst_NPCG_Toggle_Top_n_80,
      \rLCH_cur_state_reg[2]\ => Inst_NPM_Toggle_Top_n_141,
      \rLCH_nxt_state__0\(0) => \Inst_NPM_Toggle_CAL/rLCH_nxt_state__0\(2),
      rLastStep_i_3 => Inst_NPM_Toggle_Top_n_117,
      rLastStep_i_3_0(0) => \Inst_NPM_Toggle_CAL/rLCH_cur_state\(1),
      \rMNG_cur_state[3]_i_2\ => Inst_NPM_Toggle_Top_n_140,
      \rMNG_cur_state[3]_i_2_0\ => Inst_NPM_Toggle_Top_n_104,
      \rMNG_cur_state_reg[1]\ => Inst_NPM_Toggle_Top_n_63,
      \rMNG_cur_state_reg[3]\(1 downto 0) => \blocking_CMD_manager/rMNG_cur_state\(3 downto 2),
      rNANDPOE => rNANDPOE,
      \rNumOfCommand[3]_i_4\ => CABuffer_i_55_n_0,
      \rOpcode_reg[1]\(1) => \bCMD_BNC_P_program/in7\,
      \rOpcode_reg[1]\(0) => Inst_NPCG_Toggle_Top_n_62,
      \rPM_CAData_reg[1]\ => Inst_NPM_Toggle_Top_n_67,
      \rPM_NumOfData_reg[0]\ => Inst_NPM_Toggle_Top_n_90,
      \rPM_NumOfData_reg[2]\ => Inst_NPM_Toggle_Top_n_66,
      \rPM_NumOfData_reg[5]\ => \r_gFT_cur_state[8]_i_2_n_0\,
      rPM_ONOFF_reg => Inst_NPM_Toggle_Top_n_54,
      \rPM_PCommandOption[2]_i_3\ => Inst_NPM_Toggle_Top_n_78,
      \rPM_PCommandOption_reg[0]\(7) => Inst_NPCG_Toggle_Top_n_138,
      \rPM_PCommandOption_reg[0]\(6) => Inst_NPCG_Toggle_Top_n_139,
      \rPM_PCommandOption_reg[0]\(5) => Inst_NPCG_Toggle_Top_n_140,
      \rPM_PCommandOption_reg[0]\(4) => Inst_NPCG_Toggle_Top_n_141,
      \rPM_PCommandOption_reg[0]\(3) => Inst_NPCG_Toggle_Top_n_142,
      \rPM_PCommandOption_reg[0]\(2) => Inst_NPCG_Toggle_Top_n_143,
      \rPM_PCommandOption_reg[0]\(1) => Inst_NPCG_Toggle_Top_n_144,
      \rPM_PCommandOption_reg[0]\(0) => Inst_NPCG_Toggle_Top_n_145,
      \rPM_PCommandOption_reg[0]_0\ => Inst_NPM_Toggle_Top_n_79,
      \rPM_PCommandOption_reg[0]_1\ => Inst_NPM_Toggle_Top_n_89,
      \rPM_PCommandOption_reg[2]\ => Inst_NPM_Toggle_Top_n_88,
      \rPM_PCommand_reg[1]\ => Inst_NPCG_Toggle_Top_n_77,
      \rPM_PCommand_reg[1]_0\ => Inst_NPCG_Toggle_Top_n_114,
      \rPM_PCommand_reg[1]_1\ => Inst_NPM_Toggle_Top_n_82,
      \rPM_PCommand_reg[1]_2\ => Inst_NPM_Toggle_Top_n_80,
      \rPM_PCommand_reg[3]\ => Inst_NPCG_Toggle_Top_n_36,
      \rPM_PCommand_reg[3]_0\(2) => wMNC_getFT_PM_PCommand(3),
      \rPM_PCommand_reg[3]_0\(1 downto 0) => wMNC_getFT_PM_PCommand(1 downto 0),
      \rPM_PCommand_reg[3]_1\(2 downto 1) => wMNC_setFT_PM_PCommand(3 downto 2),
      \rPM_PCommand_reg[3]_1\(0) => wMNC_setFT_PM_PCommand(0),
      \rPM_PCommand_reg[3]_2\ => Inst_NPM_Toggle_Top_n_76,
      \rPM_PCommand_reg[3]_3\ => Inst_NPM_Toggle_Top_n_77,
      \rPM_PCommand_reg[6]\(3) => \bCMD_MNC_readST/p_0_in3_in\,
      \rPM_PCommand_reg[6]\(2) => \bCMD_MNC_readST/p_0_in2_in\,
      \rPM_PCommand_reg[6]\(1) => \bCMD_MNC_readST/p_0_in1_in\,
      \rPM_PCommand_reg[6]\(0) => Inst_NPCG_Toggle_Top_n_54,
      \rPM_WriteData_reg[31]\(15) => Inst_NPCG_Toggle_Top_n_146,
      \rPM_WriteData_reg[31]\(14) => Inst_NPCG_Toggle_Top_n_147,
      \rPM_WriteData_reg[31]\(13) => Inst_NPCG_Toggle_Top_n_148,
      \rPM_WriteData_reg[31]\(12) => Inst_NPCG_Toggle_Top_n_149,
      \rPM_WriteData_reg[31]\(11) => Inst_NPCG_Toggle_Top_n_150,
      \rPM_WriteData_reg[31]\(10) => Inst_NPCG_Toggle_Top_n_151,
      \rPM_WriteData_reg[31]\(9) => Inst_NPCG_Toggle_Top_n_152,
      \rPM_WriteData_reg[31]\(8) => Inst_NPCG_Toggle_Top_n_153,
      \rPM_WriteData_reg[31]\(7) => Inst_NPCG_Toggle_Top_n_154,
      \rPM_WriteData_reg[31]\(6) => Inst_NPCG_Toggle_Top_n_155,
      \rPM_WriteData_reg[31]\(5) => Inst_NPCG_Toggle_Top_n_156,
      \rPM_WriteData_reg[31]\(4) => Inst_NPCG_Toggle_Top_n_157,
      \rPM_WriteData_reg[31]\(3) => Inst_NPCG_Toggle_Top_n_158,
      \rPM_WriteData_reg[31]\(2) => Inst_NPCG_Toggle_Top_n_159,
      \rPM_WriteData_reg[31]\(1) => Inst_NPCG_Toggle_Top_n_160,
      \rPM_WriteData_reg[31]\(0) => Inst_NPCG_Toggle_Top_n_161,
      \rPOR_cur_state_reg[2]\ => oCMDReady_INST_0_i_18_n_0,
      \rPO_ChipEnable_reg[15]\ => Inst_NPM_Toggle_Top_n_120,
      \rPO_ChipEnable_reg[15]_0\ => Inst_NPM_Toggle_Top_n_111,
      \rPO_DQ_reg[16]\ => Inst_NPM_Toggle_Top_n_126,
      \rPO_DQ_reg[17]\ => Inst_NPM_Toggle_Top_n_127,
      \rPO_DQ_reg[18]\ => Inst_NPM_Toggle_Top_n_128,
      \rPO_DQ_reg[19]\ => Inst_NPM_Toggle_Top_n_129,
      \rPO_DQ_reg[20]\ => Inst_NPM_Toggle_Top_n_130,
      \rPO_DQ_reg[21]\ => Inst_NPM_Toggle_Top_n_131,
      \rPO_DQ_reg[22]\ => Inst_NPM_Toggle_Top_n_132,
      \rPO_DQ_reg[23]\ => Inst_NPM_Toggle_Top_n_133,
      \rPO_DQ_reg[31]\ => Inst_NPM_Toggle_Top_n_53,
      rRECDone_i_4(0) => \Inst_NPM_Toggle_DI/rREC_cur_state\(1),
      \rREC_cur_state_reg[1]\ => Inst_NPCG_Toggle_Top_n_117,
      \rReadStatusOption_reg[0]\ => \rReadStatusOption[1]_i_4_n_0\,
      \rTIM_cur_state_reg[2]\ => Inst_NPCG_Toggle_Top_n_118,
      \rTIM_cur_state_reg[2]_0\(15) => Inst_NPCG_Toggle_Top_n_122,
      \rTIM_cur_state_reg[2]_0\(14) => Inst_NPCG_Toggle_Top_n_123,
      \rTIM_cur_state_reg[2]_0\(13) => Inst_NPCG_Toggle_Top_n_124,
      \rTIM_cur_state_reg[2]_0\(12) => Inst_NPCG_Toggle_Top_n_125,
      \rTIM_cur_state_reg[2]_0\(11) => Inst_NPCG_Toggle_Top_n_126,
      \rTIM_cur_state_reg[2]_0\(10) => Inst_NPCG_Toggle_Top_n_127,
      \rTIM_cur_state_reg[2]_0\(9) => Inst_NPCG_Toggle_Top_n_128,
      \rTIM_cur_state_reg[2]_0\(8) => Inst_NPCG_Toggle_Top_n_129,
      \rTIM_cur_state_reg[2]_0\(7) => Inst_NPCG_Toggle_Top_n_130,
      \rTIM_cur_state_reg[2]_0\(6) => Inst_NPCG_Toggle_Top_n_131,
      \rTIM_cur_state_reg[2]_0\(5) => Inst_NPCG_Toggle_Top_n_132,
      \rTIM_cur_state_reg[2]_0\(4) => Inst_NPCG_Toggle_Top_n_133,
      \rTIM_cur_state_reg[2]_0\(3) => Inst_NPCG_Toggle_Top_n_134,
      \rTIM_cur_state_reg[2]_0\(2) => Inst_NPCG_Toggle_Top_n_135,
      \rTIM_cur_state_reg[2]_0\(1) => Inst_NPCG_Toggle_Top_n_136,
      \rTIM_cur_state_reg[2]_0\(0) => Inst_NPCG_Toggle_Top_n_137,
      \rTargetWay_reg[7]\(7 downto 0) => \Inst_NPM_Toggle_CAL/rPO_ChipEnable\(15 downto 8),
      rUsePresetC => \bCMD_BNC_P_read_AW30h/rUsePresetC\,
      \r_N_i_cur_state_reg[5]\ => Inst_NPCG_Toggle_Top_n_49,
      \r_gFT_cur_state_reg[2]\(0) => \bCMD_MNC_getFT/r_gFT_cur_state\(2),
      \r_gFT_cur_state_reg[3]\ => Inst_NPM_Toggle_Top_n_68,
      \r_gFT_cur_state_reg[9]\ => Inst_NPM_Toggle_Top_n_65,
      \r_rST_cur_state_reg[10]\(0) => \bCMD_MNC_readST/r_rST_cur_state\(10),
      \r_rST_cur_state_reg[11]\ => Inst_NPM_Toggle_Top_n_81,
      wCALStart => \bCMD_MNC_N_init/wCALStart\,
      \wDQOLoopDone__0__0\ => \Inst_NPM_Toggle_DI/wDQOLoopDone__0__0\,
      wMNC_N_init_PM_PCommand(0) => wMNC_N_init_PM_PCommand(3),
      wModuleTriggered1 => \bCMD_SCC_N_poe/wModuleTriggered1\,
      wPBRReady => \bCMD_MNC_readST/wPBRReady\,
      \wPBR_Start0__0\ => \wPBR_Start0__0\,
      wPM_LastStep_PCG_PM(6 downto 0) => wPM_LastStep_PCG_PM(6 downto 0),
      wPM_NANDPowerOnEvent_PCG_PM => wPM_NANDPowerOnEvent_PCG_PM,
      wPM_NumOfData_PCG_PM(10 downto 9) => wPM_NumOfData_PCG_PM(15 downto 14),
      wPM_NumOfData_PCG_PM(8) => wPM_NumOfData_PCG_PM(12),
      wPM_NumOfData_PCG_PM(7) => wPM_NumOfData_PCG_PM(10),
      wPM_NumOfData_PCG_PM(6 downto 5) => wPM_NumOfData_PCG_PM(8 downto 7),
      wPM_NumOfData_PCG_PM(4 downto 0) => wPM_NumOfData_PCG_PM(4 downto 0),
      wPM_PCommandOption_PCG_PM(2 downto 0) => wPM_PCommandOption_PCG_PM(2 downto 0),
      wPM_PCommand_PCG_PM(6 downto 0) => wPM_PCommand_PCG_PM(6 downto 0),
      wPM_ReadReady_PCG_PM => wPM_ReadReady_PCG_PM,
      wPM_ReadValid_PCG_PM => wPM_ReadValid_PCG_PM,
      wPM_Ready_PCG_PM(0) => wPM_Ready_PCG_PM(1),
      wPM_TargetWay_PCG_PM(7 downto 0) => wPM_TargetWay_PCG_PM(7 downto 0),
      wPM_WriteData_PCG_PM(15 downto 0) => wPM_WriteData_PCG_PM(15 downto 0),
      wPM_WriteLast_PCG_PM => wPM_WriteLast_PCG_PM,
      wPM_WriteReady_PCG_PM => wPM_WriteReady_PCG_PM,
      wPM_WriteValid_PCG_PM => wPM_WriteValid_PCG_PM,
      wSCC_PI_reset_Last => wSCC_PI_reset_Last,
      wbCMDLast => wbCMDLast
    );
Inst_NPM_Toggle_Top: entity work.sys_top_v2nfc_0_2_NPM_Toggle_Top_DDR100
     port map (
      D(0) => Inst_NPM_Toggle_Top_n_55,
      E(0) => rPM_ONOFF,
      \FSM_onehot_rCurState_reg[10]\(1) => \bCMD_BNC_P_program/in7\,
      \FSM_onehot_rCurState_reg[10]\(0) => Inst_NPCG_Toggle_Top_n_62,
      \FSM_onehot_rCurState_reg[12]\ => \FSM_onehot_rCurState[7]_i_3__0_n_0\,
      \FSM_onehot_rCurState_reg[12]_0\(2) => Inst_NPCG_Toggle_Top_n_58,
      \FSM_onehot_rCurState_reg[12]_0\(1) => \bCMD_BNC_P_program/p_0_in2_in\,
      \FSM_onehot_rCurState_reg[12]_0\(0) => Inst_NPCG_Toggle_Top_n_60,
      \FSM_onehot_rCurState_reg[12]_1\(0) => wbCMDStartSet(2),
      \FSM_onehot_rCurState_reg[12]_2\(0) => wbCMDReadySet(2),
      \FSM_onehot_rCurState_reg[13]\(3) => Inst_NPM_Toggle_Top_n_100,
      \FSM_onehot_rCurState_reg[13]\(2) => Inst_NPM_Toggle_Top_n_101,
      \FSM_onehot_rCurState_reg[13]\(1) => Inst_NPM_Toggle_Top_n_102,
      \FSM_onehot_rCurState_reg[13]\(0) => Inst_NPM_Toggle_Top_n_103,
      \FSM_onehot_rCurState_reg[13]_0\(5) => Inst_NPCG_Toggle_Top_n_63,
      \FSM_onehot_rCurState_reg[13]_0\(4) => wBNC_P_read_DT00h_PM_PCommandOption(2),
      \FSM_onehot_rCurState_reg[13]_0\(3) => wBNC_P_read_DT00h_PM_PCommand(1),
      \FSM_onehot_rCurState_reg[13]_0\(2) => Inst_NPCG_Toggle_Top_n_66,
      \FSM_onehot_rCurState_reg[13]_0\(1) => wBNC_P_read_DT00h_PM_PCommand(3),
      \FSM_onehot_rCurState_reg[13]_0\(0) => wBNC_P_read_DT00h_PM_PCommand(6),
      \FSM_onehot_rCurState_reg[1]\(0) => \bCMD_SCC_N_poe/rNextState\(2),
      \FSM_onehot_rCurState_reg[1]_0\(0) => \bCMD_SCC_PI_reset/rNextState\(2),
      \FSM_onehot_rCurState_reg[1]_1\(0) => Inst_NPM_Toggle_Top_n_73,
      \FSM_onehot_rCurState_reg[1]_2\(0) => Inst_NPM_Toggle_Top_n_110,
      \FSM_onehot_rCurState_reg[1]_3\(1) => wBNC_single_cmd_PM_NumOfData(1),
      \FSM_onehot_rCurState_reg[1]_3\(0) => \bCMD_BNC_single_cmd/p_1_in\,
      \FSM_onehot_rCurState_reg[2]\ => \r_N_i_cur_state[3]_i_3_n_0\,
      \FSM_onehot_rCurState_reg[2]_0\ => \FSM_onehot_rCurState[2]_i_2__1_n_0\,
      \FSM_onehot_rCurState_reg[2]_1\(1) => Inst_NPCG_Toggle_Top_n_43,
      \FSM_onehot_rCurState_reg[2]_1\(0) => wSCC_N_poe_PM_PCommand(0),
      \FSM_onehot_rCurState_reg[2]_2\(1) => Inst_NPCG_Toggle_Top_n_45,
      \FSM_onehot_rCurState_reg[2]_2\(0) => wSCC_PI_reset_PM_PCommand(4),
      \FSM_onehot_rCurState_reg[2]_3\(1) => Inst_NPCG_Toggle_Top_n_47,
      \FSM_onehot_rCurState_reg[2]_3\(0) => wSCC_PO_reset_PM_PCommand(5),
      \FSM_onehot_rCurState_reg[5]\(0) => Inst_NPM_Toggle_Top_n_95,
      \FSM_onehot_rCurState_reg[7]\ => Inst_NPM_Toggle_Top_n_91,
      \FSM_onehot_rCurState_reg[8]\(5) => Inst_NPCG_Toggle_Top_n_15,
      \FSM_onehot_rCurState_reg[8]\(4) => wMNC_readID_PM_PCommandOption(2),
      \FSM_onehot_rCurState_reg[8]\(3) => wMNC_readID_PM_PCommand(1),
      \FSM_onehot_rCurState_reg[8]\(2) => Inst_NPCG_Toggle_Top_n_18,
      \FSM_onehot_rCurState_reg[8]\(1) => wMNC_readID_PM_PCommand(3),
      \FSM_onehot_rCurState_reg[8]\(0) => wMNC_readID_PM_PCommand(6),
      \FSM_onehot_rCurState_reg[9]\ => Inst_NPM_Toggle_Top_n_105,
      \FSM_onehot_rCurState_reg[9]_0\ => Inst_NPM_Toggle_Top_n_107,
      \FSM_onehot_rDTO_cur_state_reg[8]\ => Inst_NPM_Toggle_Top_n_53,
      Q(2) => wBNC_B_erase_PM_PCommand(3),
      Q(1) => Inst_NPCG_Toggle_Top_n_13,
      Q(0) => wBNC_B_erase_PM_NumOfData(3),
      SR(0) => wPI_Reset_PM_PHY,
      dina(8) => wPM_CASelect_PCG_PM,
      dina(7 downto 0) => wPM_CAData_PCG_PM(7 downto 0),
      dout(15 downto 12) => \Inst_NPhy_Toggle_Physical_Input/p_9_in\(3 downto 0),
      dout(11 downto 8) => \Inst_NPhy_Toggle_Physical_Input/p_9_in\(7 downto 4),
      dout(7 downto 4) => \Inst_NPhy_Toggle_Physical_Input/p_9_in\(11 downto 8),
      dout(3 downto 0) => \Inst_NPhy_Toggle_Physical_Input/p_9_in\(15 downto 12),
      doutb(31 downto 0) => wPM_ReadData_PCG_PM(31 downto 0),
      empty => wPI_BUFF_Empty_PM_PHY,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_7\(15 downto 8) => \Inst_NPhy_Toggle_Physical_Input/p_3_in\(7 downto 0),
      \gen_wr_a.gen_word_narrow.mem_reg_bram_7\(7) => Inst_NPhy_Toggle_Top_n_45,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_7\(6) => Inst_NPhy_Toggle_Top_n_46,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_7\(5) => Inst_NPhy_Toggle_Top_n_47,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_7\(4) => Inst_NPhy_Toggle_Top_n_48,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_7\(3) => Inst_NPhy_Toggle_Top_n_49,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_7\(2) => Inst_NPhy_Toggle_Top_n_50,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_7\(1) => Inst_NPhy_Toggle_Top_n_51,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_7\(0) => Inst_NPhy_Toggle_Top_n_52,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_7_0\(15 downto 8) => \Inst_NPhy_Toggle_Physical_Input/p_5_in\(7 downto 0),
      \gen_wr_a.gen_word_narrow.mem_reg_bram_7_0\(7) => Inst_NPhy_Toggle_Top_n_61,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_7_0\(6) => Inst_NPhy_Toggle_Top_n_62,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_7_0\(5) => Inst_NPhy_Toggle_Top_n_63,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_7_0\(4) => Inst_NPhy_Toggle_Top_n_64,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_7_0\(3) => Inst_NPhy_Toggle_Top_n_65,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_7_0\(2) => Inst_NPhy_Toggle_Top_n_66,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_7_0\(1) => Inst_NPhy_Toggle_Top_n_67,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_7_0\(0) => Inst_NPhy_Toggle_Top_n_68,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_7_1\(15 downto 8) => \Inst_NPhy_Toggle_Physical_Input/p_1_in\(7 downto 0),
      \gen_wr_a.gen_word_narrow.mem_reg_bram_7_1\(7) => \Inst_NPhy_Toggle_Physical_Input/p_1_out\,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_7_1\(6) => \Inst_NPhy_Toggle_Physical_Input/p_3_out\,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_7_1\(5) => \Inst_NPhy_Toggle_Physical_Input/p_5_out\,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_7_1\(4) => \Inst_NPhy_Toggle_Physical_Input/p_7_out\,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_7_1\(3) => \Inst_NPhy_Toggle_Physical_Input/p_9_out\,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_7_1\(2) => \Inst_NPhy_Toggle_Physical_Input/p_11_out\,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_7_1\(1) => \Inst_NPhy_Toggle_Physical_Input/p_13_out\,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_7_1\(0) => \Inst_NPhy_Toggle_Physical_Input/p_15_out\,
      iReset => iReset,
      iSystemClock => iSystemClock,
      \out\(15) => Inst_NPhy_Toggle_Top_n_69,
      \out\(14) => Inst_NPhy_Toggle_Top_n_70,
      \out\(13) => Inst_NPhy_Toggle_Top_n_71,
      \out\(12) => Inst_NPhy_Toggle_Top_n_72,
      \out\(11) => Inst_NPhy_Toggle_Top_n_73,
      \out\(10) => Inst_NPhy_Toggle_Top_n_74,
      \out\(9) => Inst_NPhy_Toggle_Top_n_75,
      \out\(8) => Inst_NPhy_Toggle_Top_n_76,
      \out\(7) => Inst_NPhy_Toggle_Top_n_77,
      \out\(6) => Inst_NPhy_Toggle_Top_n_78,
      \out\(5) => Inst_NPhy_Toggle_Top_n_79,
      \out\(4) => Inst_NPhy_Toggle_Top_n_80,
      \out\(3) => Inst_NPhy_Toggle_Top_n_81,
      \out\(2) => Inst_NPhy_Toggle_Top_n_82,
      \out\(1) => Inst_NPhy_Toggle_Top_n_83,
      \out\(0) => Inst_NPhy_Toggle_Top_n_84,
      rCABufferREnable_reg => Inst_NPCG_Toggle_Top_n_80,
      \rCAData_reg[7]\(1) => wBNC_P_read_AW30h_PM_PCommand(3),
      \rCAData_reg[7]\(0) => Inst_NPCG_Toggle_Top_n_70,
      \rCAData_reg[7]_0\ => Inst_NPCG_Toggle_Top_n_71,
      \rCAData_reg[7]_1\ => \rCAData[7]_i_13_n_0\,
      \rCPT_cur_state_reg[2]\ => Inst_NPCG_Toggle_Top_n_36,
      \rDQBufferWaddrssA_reg[13]\ => Inst_NPCG_Toggle_Top_n_115,
      \rDQBufferWaddrssA_reg[13]_0\ => Inst_NPCG_Toggle_Top_n_113,
      rDQIDone_reg => Inst_NPM_Toggle_Top_n_45,
      rDQIDone_reg_0 => Inst_NPM_Toggle_Top_n_78,
      rDQIDone_reg_1(3) => Inst_NPM_Toggle_Top_n_83,
      rDQIDone_reg_1(2) => Inst_NPM_Toggle_Top_n_84,
      rDQIDone_reg_1(1) => Inst_NPM_Toggle_Top_n_85,
      rDQIDone_reg_1(0) => Inst_NPM_Toggle_Top_n_86,
      \rDQI_cur_state_reg[1]\(0) => \Inst_NPM_Toggle_DI/rDQI_cur_state\(1),
      \rDQI_cur_state_reg[2]\ => Inst_NPM_Toggle_Top_n_143,
      rDQODone_reg => Inst_NPM_Toggle_Top_n_46,
      \rDQO_cur_state_reg[2]\ => Inst_NPCG_Toggle_Top_n_77,
      rDQSOutEnable_reg => Inst_NPCG_Toggle_Top_n_118,
      rDQSOutEnable_reg_0 => Inst_NPCG_Toggle_Top_n_117,
      \rLCH_cur_state_reg[1]\(0) => \Inst_NPM_Toggle_CAL/rLCH_cur_state\(1),
      \rLCH_cur_state_reg[2]\(0) => \Inst_NPM_Toggle_CAL/rLCH_nxt_state__0\(2),
      \rLCH_cur_state_reg[3]\(0) => \Inst_NPM_Toggle_CAL/rLCH_nxt_state__0\(3),
      \rLCH_cur_state_reg[3]_0\ => Inst_NPM_Toggle_Top_n_115,
      \rLCH_cur_state_reg[3]_1\ => Inst_NPM_Toggle_Top_n_116,
      \rLCH_cur_state_reg[7]\ => Inst_NPM_Toggle_Top_n_117,
      rLastStep_reg => Inst_NPM_Toggle_Top_n_54,
      \rMNG_cur_state[3]_i_2\ => Inst_NPCG_Toggle_Top_n_49,
      \rMNG_cur_state_reg[2]\ => Inst_NPM_Toggle_Top_n_63,
      \rMNG_cur_state_reg[3]\ => Inst_NPCG_Toggle_Top_n_26,
      \rMNG_cur_state_reg[3]_0\ => Inst_NPCG_Toggle_Top_n_72,
      \rMNG_cur_state_reg[3]_1\ => Inst_NPCG_Toggle_Top_n_73,
      \rNumOfCommand_reg[15]\(15) => Inst_NPCG_Toggle_Top_n_122,
      \rNumOfCommand_reg[15]\(14) => Inst_NPCG_Toggle_Top_n_123,
      \rNumOfCommand_reg[15]\(13) => Inst_NPCG_Toggle_Top_n_124,
      \rNumOfCommand_reg[15]\(12) => Inst_NPCG_Toggle_Top_n_125,
      \rNumOfCommand_reg[15]\(11) => Inst_NPCG_Toggle_Top_n_126,
      \rNumOfCommand_reg[15]\(10) => Inst_NPCG_Toggle_Top_n_127,
      \rNumOfCommand_reg[15]\(9) => Inst_NPCG_Toggle_Top_n_128,
      \rNumOfCommand_reg[15]\(8) => Inst_NPCG_Toggle_Top_n_129,
      \rNumOfCommand_reg[15]\(7) => Inst_NPCG_Toggle_Top_n_130,
      \rNumOfCommand_reg[15]\(6) => Inst_NPCG_Toggle_Top_n_131,
      \rNumOfCommand_reg[15]\(5) => Inst_NPCG_Toggle_Top_n_132,
      \rNumOfCommand_reg[15]\(4) => Inst_NPCG_Toggle_Top_n_133,
      \rNumOfCommand_reg[15]\(3) => Inst_NPCG_Toggle_Top_n_134,
      \rNumOfCommand_reg[15]\(2) => Inst_NPCG_Toggle_Top_n_135,
      \rNumOfCommand_reg[15]\(1) => Inst_NPCG_Toggle_Top_n_136,
      \rNumOfCommand_reg[15]\(0) => Inst_NPCG_Toggle_Top_n_137,
      \rNumOfCommand_reg[1]\ => Inst_NPM_Toggle_Top_n_104,
      \rNumOfCommand_reg[3]\(3) => Inst_NPCG_Toggle_Top_n_82,
      \rNumOfCommand_reg[3]\(2) => Inst_NPCG_Toggle_Top_n_83,
      \rNumOfCommand_reg[3]\(1) => Inst_NPCG_Toggle_Top_n_84,
      \rNumOfCommand_reg[3]\(0) => Inst_NPCG_Toggle_Top_n_85,
      \rNumOfData_reg[11]\ => Inst_NPCG_Toggle_Top_n_24,
      \rNumOfData_reg[13]\ => Inst_NPCG_Toggle_Top_n_25,
      \rNumOfData_reg[5]\ => Inst_NPCG_Toggle_Top_n_21,
      \rNumOfData_reg[6]\ => Inst_NPCG_Toggle_Top_n_22,
      \rNumOfData_reg[9]\ => Inst_NPCG_Toggle_Top_n_23,
      \rOpcode_reg[1]\ => Inst_NPM_Toggle_Top_n_99,
      \rPBR_cur_state_reg[2]\ => Inst_NPCG_Toggle_Top_n_75,
      \rPCommand_reg[0]_0\(0) => Inst_NPM_Toggle_Top_n_56,
      \rPCommand_reg[0]_1\(0) => Inst_NPM_Toggle_Top_n_57,
      \rPCommand_reg[0]_2\(0) => Inst_NPM_Toggle_Top_n_58,
      \rPCommand_reg[0]_3\(0) => Inst_NPM_Toggle_Top_n_59,
      \rPCommand_reg[0]_4\(0) => Inst_NPM_Toggle_Top_n_60,
      \rPCommand_reg[0]_5\(0) => Inst_NPM_Toggle_Top_n_61,
      \rPCommand_reg[0]_6\(0) => Inst_NPM_Toggle_Top_n_62,
      \rPCommand_reg[1]_0\(0) => wPO_CommandLatchEnable_PM_PHY(3),
      \rPCommand_reg[3]_0\(3 downto 0) => wPO_DQStrobe_PM_PHY(7 downto 4),
      \rPIR_cur_state_reg[2]\ => Inst_NPCG_Toggle_Top_n_162,
      \rPI_ValidFlag_b_1_reg[3]\(3 downto 0) => wPI_ValidFlag_PM_PHY(3 downto 0),
      \rPM_CAData_reg[1]\(0) => \bCMD_MNC_getFT/r_gFT_cur_state\(2),
      rPM_ONOFF_reg_0 => Inst_NPCG_Toggle_Top_n_74,
      \rPM_PCommandOption_reg[2]\ => \r_gFT_cur_state[8]_i_3_n_0\,
      \rPM_PCommand[3]_i_4__0\(2 downto 1) => wMNC_setFT_PM_PCommand(3 downto 2),
      \rPM_PCommand[3]_i_4__0\(0) => wMNC_setFT_PM_PCommand(0),
      \rPM_PCommand_reg[0]\ => Inst_NPM_Toggle_Top_n_65,
      \rPM_PCommand_reg[0]_0\ => Inst_NPM_Toggle_Top_n_79,
      \rPM_PCommand_reg[0]_1\ => Inst_NPM_Toggle_Top_n_80,
      \rPM_PCommand_reg[1]\ => Inst_NPM_Toggle_Top_n_66,
      \rPM_PCommand_reg[1]_0\ => \r_rST_cur_state[10]_i_5_n_0\,
      \rPM_PCommand_reg[2]\ => Inst_NPM_Toggle_Top_n_89,
      \rPM_PCommand_reg[3]\ => Inst_NPM_Toggle_Top_n_68,
      \rPM_PCommand_reg[3]_0\ => Inst_NPM_Toggle_Top_n_77,
      \rPM_PCommand_reg[3]_1\ => Inst_NPM_Toggle_Top_n_90,
      \rPM_PCommand_reg[3]_2\(3) => \bCMD_MNC_readST/p_0_in3_in\,
      \rPM_PCommand_reg[3]_2\(2) => \bCMD_MNC_readST/p_0_in2_in\,
      \rPM_PCommand_reg[3]_2\(1) => \bCMD_MNC_readST/p_0_in1_in\,
      \rPM_PCommand_reg[3]_2\(0) => Inst_NPCG_Toggle_Top_n_54,
      \rPOR_cur_state_reg[2]\ => Inst_NPCG_Toggle_Top_n_163,
      \rPO_AddressLatchEnable_reg[3]\(0) => wPO_AddressLatchEnable_PM_PHY(3),
      \rPO_ChipEnable_reg[15]\(7 downto 0) => \Inst_NPM_Toggle_CAL/rPO_ChipEnable\(15 downto 8),
      \rPO_ChipEnable_reg[15]_0\(7) => Inst_NPCG_Toggle_Top_n_138,
      \rPO_ChipEnable_reg[15]_0\(6) => Inst_NPCG_Toggle_Top_n_139,
      \rPO_ChipEnable_reg[15]_0\(5) => Inst_NPCG_Toggle_Top_n_140,
      \rPO_ChipEnable_reg[15]_0\(4) => Inst_NPCG_Toggle_Top_n_141,
      \rPO_ChipEnable_reg[15]_0\(3) => Inst_NPCG_Toggle_Top_n_142,
      \rPO_ChipEnable_reg[15]_0\(2) => Inst_NPCG_Toggle_Top_n_143,
      \rPO_ChipEnable_reg[15]_0\(1) => Inst_NPCG_Toggle_Top_n_144,
      \rPO_ChipEnable_reg[15]_0\(0) => Inst_NPCG_Toggle_Top_n_145,
      \rPO_DQ_reg[24]\ => Inst_NPM_Toggle_Top_n_126,
      \rPO_DQ_reg[25]\ => Inst_NPM_Toggle_Top_n_127,
      \rPO_DQ_reg[26]\ => Inst_NPM_Toggle_Top_n_128,
      \rPO_DQ_reg[27]\ => Inst_NPM_Toggle_Top_n_129,
      \rPO_DQ_reg[28]\ => Inst_NPM_Toggle_Top_n_130,
      \rPO_DQ_reg[29]\ => Inst_NPM_Toggle_Top_n_131,
      \rPO_DQ_reg[30]\ => Inst_NPM_Toggle_Top_n_132,
      \rPO_DQ_reg[31]\ => Inst_NPM_Toggle_Top_n_133,
      \rPO_DQ_reg[31]_0\(15) => Inst_NPCG_Toggle_Top_n_146,
      \rPO_DQ_reg[31]_0\(14) => Inst_NPCG_Toggle_Top_n_147,
      \rPO_DQ_reg[31]_0\(13) => Inst_NPCG_Toggle_Top_n_148,
      \rPO_DQ_reg[31]_0\(12) => Inst_NPCG_Toggle_Top_n_149,
      \rPO_DQ_reg[31]_0\(11) => Inst_NPCG_Toggle_Top_n_150,
      \rPO_DQ_reg[31]_0\(10) => Inst_NPCG_Toggle_Top_n_151,
      \rPO_DQ_reg[31]_0\(9) => Inst_NPCG_Toggle_Top_n_152,
      \rPO_DQ_reg[31]_0\(8) => Inst_NPCG_Toggle_Top_n_153,
      \rPO_DQ_reg[31]_0\(7) => Inst_NPCG_Toggle_Top_n_154,
      \rPO_DQ_reg[31]_0\(6) => Inst_NPCG_Toggle_Top_n_155,
      \rPO_DQ_reg[31]_0\(5) => Inst_NPCG_Toggle_Top_n_156,
      \rPO_DQ_reg[31]_0\(4) => Inst_NPCG_Toggle_Top_n_157,
      \rPO_DQ_reg[31]_0\(3) => Inst_NPCG_Toggle_Top_n_158,
      \rPO_DQ_reg[31]_0\(2) => Inst_NPCG_Toggle_Top_n_159,
      \rPO_DQ_reg[31]_0\(1) => Inst_NPCG_Toggle_Top_n_160,
      \rPO_DQ_reg[31]_0\(0) => Inst_NPCG_Toggle_Top_n_161,
      \rPO_ReadEnable_reg[3]\(2 downto 1) => wPO_ReadEnable_PM_PHY(3 downto 2),
      \rPO_ReadEnable_reg[3]\(0) => wPO_ReadEnable_PM_PHY(0),
      \rPO_WriteEnable_reg[3]\(2) => Inst_NPM_Toggle_Top_n_150,
      \rPO_WriteEnable_reg[3]\(1) => Inst_NPM_Toggle_Top_n_151,
      \rPO_WriteEnable_reg[3]\(0) => Inst_NPM_Toggle_Top_n_152,
      rRECDone_i_2 => Inst_NPCG_Toggle_Top_n_79,
      rRECDone_i_2_0 => Inst_NPCG_Toggle_Top_n_116,
      rRECDone_i_2_1 => Inst_NPCG_Toggle_Top_n_114,
      rRECDone_reg => Inst_NPM_Toggle_Top_n_47,
      \rREC_cur_state_reg[1]\(0) => \Inst_NPM_Toggle_DI/rREC_cur_state\(1),
      rReady => \Inst_NPM_Toggle_PIR/rReady\,
      rReady_0 => \Inst_NPM_Toggle_PHY_B_Reset/rReady\,
      rReady_1 => \Inst_NPM_Toggle_TIMER/rReady\,
      rReady_reg(3) => wPM_Ready_PCG_PM(5),
      rReady_reg(2 downto 0) => wPM_Ready_PCG_PM(3 downto 1),
      rReady_reg_0 => Inst_NPM_Toggle_Top_n_48,
      rReady_reg_1 => Inst_NPM_Toggle_Top_n_51,
      rReady_reg_10 => Inst_NPM_Toggle_Top_n_98,
      rReady_reg_11 => Inst_NPM_Toggle_Top_n_106,
      rReady_reg_12 => Inst_NPM_Toggle_Top_n_108,
      rReady_reg_2 => Inst_NPM_Toggle_Top_n_52,
      rReady_reg_3 => Inst_NPM_Toggle_Top_n_76,
      rReady_reg_4 => Inst_NPM_Toggle_Top_n_82,
      rReady_reg_5 => Inst_NPM_Toggle_Top_n_87,
      rReady_reg_6 => Inst_NPM_Toggle_Top_n_88,
      rReady_reg_7 => Inst_NPM_Toggle_Top_n_92,
      rReady_reg_8 => Inst_NPM_Toggle_Top_n_93,
      rReady_reg_9(1) => Inst_NPM_Toggle_Top_n_96,
      rReady_reg_9(0) => Inst_NPM_Toggle_Top_n_97,
      \rTIM_cur_state_reg[0]\ => Inst_NPM_Toggle_Top_n_111,
      \rTIM_cur_state_reg[0]_0\ => Inst_NPM_Toggle_Top_n_141,
      \rTIM_cur_state_reg[2]\ => Inst_NPM_Toggle_Top_n_120,
      \rTIM_cur_state_reg[2]_0\ => Inst_NPCG_Toggle_Top_n_76,
      \rTimer_reg[12]\ => Inst_NPM_Toggle_Top_n_140,
      \rTimer_reg[1]\ => Inst_NPM_Toggle_Top_n_94,
      \rTimer_reg[1]_0\ => Inst_NPM_Toggle_Top_n_135,
      \rTimer_reg[2]\ => Inst_NPM_Toggle_Top_n_139,
      \rTimer_reg[4]\ => Inst_NPM_Toggle_Top_n_138,
      \rTimer_reg[7]\ => Inst_NPM_Toggle_Top_n_72,
      \rTimer_reg[7]_0\(1 downto 0) => \Inst_NPM_Toggle_PHY_B_Reset/rTimer\(7 downto 6),
      rUsePresetC => \bCMD_BNC_P_read_AW30h/rUsePresetC\,
      rUsePresetC_reg => Inst_NPM_Toggle_Top_n_109,
      \r_gFT_cur_state_reg[2]\ => Inst_NPM_Toggle_Top_n_67,
      \r_gFT_cur_state_reg[3]\ => \r_gFT_cur_state[8]_i_2_n_0\,
      \r_gFT_cur_state_reg[3]_0\(2) => wMNC_getFT_PM_PCommand(3),
      \r_gFT_cur_state_reg[3]_0\(1 downto 0) => wMNC_getFT_PM_PCommand(1 downto 0),
      \r_rST_cur_state_reg[10]\ => Inst_NPM_Toggle_Top_n_81,
      \r_rST_cur_state_reg[11]\(0) => \bCMD_MNC_readST/r_rST_cur_state\(10),
      \rbH_ZdCounter[3]_i_3\(1 downto 0) => \blocking_CMD_manager/rMNG_cur_state\(3 downto 2),
      rd_en => Inst_NPM_Toggle_Top_n_144,
      src_arst => wPI_BUFF_Reset_PM_PHY,
      wCALStart => \bCMD_MNC_N_init/wCALStart\,
      \wDQOLoopDone__0__0\ => \Inst_NPM_Toggle_DI/wDQOLoopDone__0__0\,
      wDQOutEnable_PM_PHY => wDQOutEnable_PM_PHY,
      wDQSOutEnable_PM_PHY => wDQSOutEnable_PM_PHY,
      wMNC_N_init_PM_PCommand(0) => wMNC_N_init_PM_PCommand(3),
      wPBRReady => \bCMD_MNC_readST/wPBRReady\,
      \wPBR_Start0__0\ => \wPBR_Start0__0\,
      wPI_BUFF_WE_PM_PHY => wPI_BUFF_WE_PM_PHY,
      wPM_LastStep_PCG_PM(6 downto 0) => wPM_LastStep_PCG_PM(6 downto 0),
      wPM_NANDPowerOnEvent_PCG_PM => wPM_NANDPowerOnEvent_PCG_PM,
      wPM_NumOfData_PCG_PM(10 downto 9) => wPM_NumOfData_PCG_PM(15 downto 14),
      wPM_NumOfData_PCG_PM(8) => wPM_NumOfData_PCG_PM(12),
      wPM_NumOfData_PCG_PM(7) => wPM_NumOfData_PCG_PM(10),
      wPM_NumOfData_PCG_PM(6 downto 5) => wPM_NumOfData_PCG_PM(8 downto 7),
      wPM_NumOfData_PCG_PM(4 downto 0) => wPM_NumOfData_PCG_PM(4 downto 0),
      wPM_PCommandOption_PCG_PM(2 downto 0) => wPM_PCommandOption_PCG_PM(2 downto 0),
      wPM_PCommand_PCG_PM(6 downto 0) => wPM_PCommand_PCG_PM(6 downto 0),
      wPM_ReadReady_PCG_PM => wPM_ReadReady_PCG_PM,
      wPM_ReadValid_PCG_PM => wPM_ReadValid_PCG_PM,
      wPM_TargetWay_PCG_PM(7 downto 0) => wPM_TargetWay_PCG_PM(7 downto 0),
      wPM_WriteData_PCG_PM(15 downto 0) => wPM_WriteData_PCG_PM(15 downto 0),
      wPM_WriteLast_PCG_PM => wPM_WriteLast_PCG_PM,
      wPM_WriteReady_PCG_PM => wPM_WriteReady_PCG_PM,
      wPM_WriteValid_PCG_PM => wPM_WriteValid_PCG_PM,
      wPO_DQ_PM_PHY(31 downto 0) => wPO_DQ_PM_PHY(31 downto 0),
      wPO_Reset_PM_PHY => wPO_Reset_PM_PHY,
      wSCC_PI_reset_Last => wSCC_PI_reset_Last,
      wSCC_PO_reset_Last => wSCC_PO_reset_Last,
      wbCMDLast => wbCMDLast
    );
Inst_NPhy_Toggle_Top: entity work.sys_top_v2nfc_0_2_NPhy_Toggle_Top_DDR100
     port map (
      D(15 downto 8) => \Inst_NPhy_Toggle_Physical_Input/p_1_in\(7 downto 0),
      D(7) => \Inst_NPhy_Toggle_Physical_Input/p_1_out\,
      D(6) => \Inst_NPhy_Toggle_Physical_Input/p_3_out\,
      D(5) => \Inst_NPhy_Toggle_Physical_Input/p_5_out\,
      D(4) => \Inst_NPhy_Toggle_Physical_Input/p_7_out\,
      D(3) => \Inst_NPhy_Toggle_Physical_Input/p_9_out\,
      D(2) => \Inst_NPhy_Toggle_Physical_Input/p_11_out\,
      D(1) => \Inst_NPhy_Toggle_Physical_Input/p_13_out\,
      D(0) => \Inst_NPhy_Toggle_Physical_Input/p_15_out\,
      IO_NAND_DQ(7 downto 0) => IO_NAND_DQ(7 downto 0),
      IO_NAND_DQS_N => IO_NAND_DQS_N,
      IO_NAND_DQS_P => IO_NAND_DQS_P,
      I_NAND_RB(7 downto 0) => I_NAND_RB(7 downto 0),
      Inst_DQSIOBUFDS(3 downto 0) => wPO_DQStrobe_PM_PHY(7 downto 4),
      O_NAND_ALE => O_NAND_ALE,
      O_NAND_ALE_0(0) => wPO_AddressLatchEnable_PM_PHY(3),
      O_NAND_CE(7 downto 0) => O_NAND_CE(7 downto 0),
      \O_NAND_CE[0]\(0) => Inst_NPM_Toggle_Top_n_55,
      \O_NAND_CE[1]\(0) => Inst_NPM_Toggle_Top_n_56,
      \O_NAND_CE[2]\(0) => Inst_NPM_Toggle_Top_n_57,
      \O_NAND_CE[3]\(0) => Inst_NPM_Toggle_Top_n_58,
      \O_NAND_CE[4]\(0) => Inst_NPM_Toggle_Top_n_59,
      \O_NAND_CE[5]\(0) => Inst_NPM_Toggle_Top_n_60,
      \O_NAND_CE[6]\(0) => Inst_NPM_Toggle_Top_n_61,
      \O_NAND_CE[7]\(0) => Inst_NPM_Toggle_Top_n_62,
      O_NAND_CLE => O_NAND_CLE,
      O_NAND_CLE_0(0) => wPO_CommandLatchEnable_PM_PHY(3),
      O_NAND_RE_N => O_NAND_RE_N,
      O_NAND_RE_P => O_NAND_RE_P,
      O_NAND_RE_P_0(2 downto 1) => wPO_ReadEnable_PM_PHY(3 downto 2),
      O_NAND_RE_P_0(0) => wPO_ReadEnable_PM_PHY(0),
      O_NAND_WE => O_NAND_WE,
      O_NAND_WE_0(2) => Inst_NPM_Toggle_Top_n_150,
      O_NAND_WE_0(1) => Inst_NPM_Toggle_Top_n_151,
      O_NAND_WE_0(0) => Inst_NPM_Toggle_Top_n_152,
      O_NAND_WP => O_NAND_WP,
      SR(0) => wPI_Reset_PM_PHY,
      dout(15 downto 12) => \Inst_NPhy_Toggle_Physical_Input/p_9_in\(3 downto 0),
      dout(11 downto 8) => \Inst_NPhy_Toggle_Physical_Input/p_9_in\(7 downto 4),
      dout(7 downto 4) => \Inst_NPhy_Toggle_Physical_Input/p_9_in\(11 downto 8),
      dout(3 downto 0) => \Inst_NPhy_Toggle_Physical_Input/p_9_in\(15 downto 12),
      empty => wPI_BUFF_Empty_PM_PHY,
      iDQSIDelayTap(8 downto 0) => iDQSIDelayTap(8 downto 0),
      iDQSIDelayTapLoad(1 downto 0) => iDQSIDelayTapLoad(1 downto 0),
      iDelayRefClock => iDelayRefClock,
      iOutputDrivingClock => iOutputDrivingClock,
      iOutputStrobeClock => iOutputStrobeClock,
      iSystemClock => iSystemClock,
      oReadyBusy(7 downto 0) => oReadyBusy(7 downto 0),
      \out\(15) => Inst_NPhy_Toggle_Top_n_69,
      \out\(14) => Inst_NPhy_Toggle_Top_n_70,
      \out\(13) => Inst_NPhy_Toggle_Top_n_71,
      \out\(12) => Inst_NPhy_Toggle_Top_n_72,
      \out\(11) => Inst_NPhy_Toggle_Top_n_73,
      \out\(10) => Inst_NPhy_Toggle_Top_n_74,
      \out\(9) => Inst_NPhy_Toggle_Top_n_75,
      \out\(8) => Inst_NPhy_Toggle_Top_n_76,
      \out\(7) => Inst_NPhy_Toggle_Top_n_77,
      \out\(6) => Inst_NPhy_Toggle_Top_n_78,
      \out\(5) => Inst_NPhy_Toggle_Top_n_79,
      \out\(4) => Inst_NPhy_Toggle_Top_n_80,
      \out\(3) => Inst_NPhy_Toggle_Top_n_81,
      \out\(2) => Inst_NPhy_Toggle_Top_n_82,
      \out\(1) => Inst_NPhy_Toggle_Top_n_83,
      \out\(0) => Inst_NPhy_Toggle_Top_n_84,
      rIN_FIFO_WE_Latch_reg(3 downto 0) => wPI_ValidFlag_PM_PHY(3 downto 0),
      \rNm2_Buffer_reg[15]\(15 downto 8) => \Inst_NPhy_Toggle_Physical_Input/p_3_in\(7 downto 0),
      \rNm2_Buffer_reg[15]\(7) => Inst_NPhy_Toggle_Top_n_45,
      \rNm2_Buffer_reg[15]\(6) => Inst_NPhy_Toggle_Top_n_46,
      \rNm2_Buffer_reg[15]\(5) => Inst_NPhy_Toggle_Top_n_47,
      \rNm2_Buffer_reg[15]\(4) => Inst_NPhy_Toggle_Top_n_48,
      \rNm2_Buffer_reg[15]\(3) => Inst_NPhy_Toggle_Top_n_49,
      \rNm2_Buffer_reg[15]\(2) => Inst_NPhy_Toggle_Top_n_50,
      \rNm2_Buffer_reg[15]\(1) => Inst_NPhy_Toggle_Top_n_51,
      \rNm2_Buffer_reg[15]\(0) => Inst_NPhy_Toggle_Top_n_52,
      \rNm3_Buffer_reg[15]\(15 downto 8) => \Inst_NPhy_Toggle_Physical_Input/p_5_in\(7 downto 0),
      \rNm3_Buffer_reg[15]\(7) => Inst_NPhy_Toggle_Top_n_61,
      \rNm3_Buffer_reg[15]\(6) => Inst_NPhy_Toggle_Top_n_62,
      \rNm3_Buffer_reg[15]\(5) => Inst_NPhy_Toggle_Top_n_63,
      \rNm3_Buffer_reg[15]\(4) => Inst_NPhy_Toggle_Top_n_64,
      \rNm3_Buffer_reg[15]\(3) => Inst_NPhy_Toggle_Top_n_65,
      \rNm3_Buffer_reg[15]\(2) => Inst_NPhy_Toggle_Top_n_66,
      \rNm3_Buffer_reg[15]\(1) => Inst_NPhy_Toggle_Top_n_67,
      \rNm3_Buffer_reg[15]\(0) => Inst_NPhy_Toggle_Top_n_68,
      rd_en => Inst_NPM_Toggle_Top_n_144,
      src_arst => wPI_BUFF_Reset_PM_PHY,
      wDQOutEnable_PM_PHY => wDQOutEnable_PM_PHY,
      wDQSOutEnable_PM_PHY => wDQSOutEnable_PM_PHY,
      wPI_BUFF_WE_PM_PHY => wPI_BUFF_WE_PM_PHY,
      wPO_DQ_PM_PHY(31 downto 0) => wPO_DQ_PM_PHY(31 downto 0),
      wPO_Reset_PM_PHY => wPO_Reset_PM_PHY
    );
oCMDReady_INST_0_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => wbCMDReadySet(5),
      I1 => wbCMDReadySet(6),
      O => oCMDReady_INST_0_i_17_n_0
    );
oCMDReady_INST_0_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => wbCMDReadySet(11),
      I1 => wbCMDReadySet(12),
      O => oCMDReady_INST_0_i_18_n_0
    );
\rCAData[7]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => wPM_Ready_PCG_PM(3),
      I1 => wPM_Ready_PCG_PM(2),
      O => \rCAData[7]_i_13_n_0\
    );
\rReadStatusOption[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0100"
    )
        port map (
      I0 => iTargetID(3),
      I1 => iTargetID(4),
      I2 => iTargetID(1),
      I3 => iTargetID(2),
      I4 => rNANDPOE,
      O => \rReadStatusOption[1]_i_4_n_0\
    );
\rWay0_Timer[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000002A2A2A"
    )
        port map (
      I0 => wbCMDLast,
      I1 => wPM_LastStep_PCG_PM(4),
      I2 => Inst_NPCG_Toggle_Top_n_45,
      I3 => wPM_LastStep_PCG_PM(0),
      I4 => Inst_NPCG_Toggle_Top_n_43,
      I5 => wSCC_PO_reset_Last,
      O => \way_CE_condition_timer/p_14_in\
    );
\r_N_i_cur_state[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F007F007FFFFF"
    )
        port map (
      I0 => Inst_NPM_Toggle_Top_n_45,
      I1 => Inst_NPM_Toggle_Top_n_46,
      I2 => Inst_NPM_Toggle_Top_n_47,
      I3 => Inst_NPM_Toggle_Top_n_48,
      I4 => wPM_LastStep_PCG_PM(0),
      I5 => \Inst_NPM_Toggle_TIMER/rReady\,
      O => \r_N_i_cur_state[3]_i_3_n_0\
    );
\r_gFT_cur_state[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFFABFFABFFFFFF"
    )
        port map (
      I0 => \r_gFT_cur_state[8]_i_3_n_0\,
      I1 => \Inst_NPM_Toggle_TIMER/rReady\,
      I2 => wPM_LastStep_PCG_PM(0),
      I3 => wPM_Ready_PCG_PM(5),
      I4 => wPM_LastStep_PCG_PM(6),
      I5 => \Inst_NPM_Toggle_PHY_B_Reset/rReady\,
      O => \r_gFT_cur_state[8]_i_2_n_0\
    );
\r_gFT_cur_state[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"575757FFFFFFFFFF"
    )
        port map (
      I0 => wPM_Ready_PCG_PM(2),
      I1 => Inst_NPM_Toggle_Top_n_48,
      I2 => wPM_LastStep_PCG_PM(1),
      I3 => \Inst_NPM_Toggle_PIR/rReady\,
      I4 => wPM_LastStep_PCG_PM(4),
      I5 => wPM_Ready_PCG_PM(3),
      O => \r_gFT_cur_state[8]_i_3_n_0\
    );
\r_pTF_cur_state[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF00FD"
    )
        port map (
      I0 => iTargetID(2),
      I1 => iTargetID(1),
      I2 => iTargetID(4),
      I3 => rNANDPOE,
      I4 => iTargetID(3),
      O => \r_pTF_cur_state[2]_i_4_n_0\
    );
\r_rST_cur_state[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A800A800A8000000"
    )
        port map (
      I0 => wPM_Ready_PCG_PM(5),
      I1 => wPM_LastStep_PCG_PM(6),
      I2 => \Inst_NPM_Toggle_PHY_B_Reset/rReady\,
      I3 => wPM_Ready_PCG_PM(3),
      I4 => wPM_LastStep_PCG_PM(4),
      I5 => \Inst_NPM_Toggle_PIR/rReady\,
      O => \r_rST_cur_state[10]_i_5_n_0\
    );
\r_rST_cur_state[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010111010"
    )
        port map (
      I0 => \r_rST_cur_state[11]_i_5_n_0\,
      I1 => \r_rST_cur_state[11]_i_6_n_0\,
      I2 => \Inst_NPM_Toggle_TIMER/rReady\,
      I3 => Inst_NPM_Toggle_Top_n_104,
      I4 => Inst_NPM_Toggle_Top_n_140,
      I5 => \r_rST_cur_state[11]_i_8_n_0\,
      O => \bCMD_MNC_readST/wPBRReady\
    );
\r_rST_cur_state[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"55F7"
    )
        port map (
      I0 => wPM_Ready_PCG_PM(3),
      I1 => Inst_NPM_Toggle_Top_n_72,
      I2 => Inst_NPM_Toggle_Top_n_139,
      I3 => \Inst_NPM_Toggle_PIR/rReady\,
      O => \r_rST_cur_state[11]_i_5_n_0\
    );
\r_rST_cur_state[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555FF7FFFFF"
    )
        port map (
      I0 => wPM_Ready_PCG_PM(5),
      I1 => Inst_NPM_Toggle_Top_n_138,
      I2 => \Inst_NPM_Toggle_PHY_B_Reset/rTimer\(6),
      I3 => \Inst_NPM_Toggle_PHY_B_Reset/rTimer\(7),
      I4 => Inst_NPM_Toggle_Top_n_135,
      I5 => \Inst_NPM_Toggle_PHY_B_Reset/rReady\,
      O => \r_rST_cur_state[11]_i_6_n_0\
    );
\r_rST_cur_state[11]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007FFFFF"
    )
        port map (
      I0 => Inst_NPM_Toggle_Top_n_45,
      I1 => Inst_NPM_Toggle_Top_n_46,
      I2 => Inst_NPM_Toggle_Top_n_47,
      I3 => Inst_NPM_Toggle_Top_n_48,
      I4 => wPM_Ready_PCG_PM(2),
      O => \r_rST_cur_state[11]_i_8_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sys_top_v2nfc_0_2 is
  port (
    iSystemClock : in STD_LOGIC;
    iDelayRefClock : in STD_LOGIC;
    iOutputDrivingClock : in STD_LOGIC;
    iOutputStrobeClock : in STD_LOGIC;
    iReset : in STD_LOGIC;
    iOpcode : in STD_LOGIC_VECTOR ( 5 downto 0 );
    iTargetID : in STD_LOGIC_VECTOR ( 4 downto 0 );
    iSourceID : in STD_LOGIC_VECTOR ( 4 downto 0 );
    iAddress : in STD_LOGIC_VECTOR ( 31 downto 0 );
    iLength : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iCMDValid : in STD_LOGIC;
    oCMDReady : out STD_LOGIC;
    iWriteData : in STD_LOGIC_VECTOR ( 31 downto 0 );
    iWriteLast : in STD_LOGIC;
    iWriteValid : in STD_LOGIC;
    oWriteReady : out STD_LOGIC;
    oReadData : out STD_LOGIC_VECTOR ( 31 downto 0 );
    oReadLast : out STD_LOGIC;
    oReadValid : out STD_LOGIC;
    iReadReady : in STD_LOGIC;
    oReadyBusy : out STD_LOGIC_VECTOR ( 7 downto 0 );
    IO_NAND_DQS_P : inout STD_LOGIC;
    IO_NAND_DQS_N : inout STD_LOGIC;
    IO_NAND_DQ : inout STD_LOGIC_VECTOR ( 7 downto 0 );
    O_NAND_CE : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O_NAND_WE : out STD_LOGIC;
    O_NAND_RE_P : out STD_LOGIC;
    O_NAND_RE_N : out STD_LOGIC;
    O_NAND_ALE : out STD_LOGIC;
    O_NAND_CLE : out STD_LOGIC;
    I_NAND_RB : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O_NAND_WP : out STD_LOGIC;
    iDQSIDelayTap : in STD_LOGIC_VECTOR ( 8 downto 0 );
    iDQSIDelayTapLoad : in STD_LOGIC_VECTOR ( 1 downto 0 );
    iDQ0IDelayTap : in STD_LOGIC_VECTOR ( 8 downto 0 );
    iDQ0IDelayTapLoad : in STD_LOGIC_VECTOR ( 1 downto 0 );
    iDQ1IDelayTap : in STD_LOGIC_VECTOR ( 8 downto 0 );
    iDQ1IDelayTapLoad : in STD_LOGIC_VECTOR ( 1 downto 0 );
    iDQ2IDelayTap : in STD_LOGIC_VECTOR ( 8 downto 0 );
    iDQ2IDelayTapLoad : in STD_LOGIC_VECTOR ( 1 downto 0 );
    iDQ3IDelayTap : in STD_LOGIC_VECTOR ( 8 downto 0 );
    iDQ3IDelayTapLoad : in STD_LOGIC_VECTOR ( 1 downto 0 );
    iDQ4IDelayTap : in STD_LOGIC_VECTOR ( 8 downto 0 );
    iDQ4IDelayTapLoad : in STD_LOGIC_VECTOR ( 1 downto 0 );
    iDQ5IDelayTap : in STD_LOGIC_VECTOR ( 8 downto 0 );
    iDQ5IDelayTapLoad : in STD_LOGIC_VECTOR ( 1 downto 0 );
    iDQ6IDelayTap : in STD_LOGIC_VECTOR ( 8 downto 0 );
    iDQ6IDelayTapLoad : in STD_LOGIC_VECTOR ( 1 downto 0 );
    iDQ7IDelayTap : in STD_LOGIC_VECTOR ( 8 downto 0 );
    iDQ7IDelayTapLoad : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of sys_top_v2nfc_0_2 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of sys_top_v2nfc_0_2 : entity is "sys_top_v2nfc_0_2,NFC_Toggle_Top_DDR100,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of sys_top_v2nfc_0_2 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of sys_top_v2nfc_0_2 : entity is "package_project";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of sys_top_v2nfc_0_2 : entity is "NFC_Toggle_Top_DDR100,Vivado 2019.1";
end sys_top_v2nfc_0_2;

architecture STRUCTURE of sys_top_v2nfc_0_2 is
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of IO_NAND_DQS_N : signal is "enclab:user:nand_if:1.0 nand_if NAND_DQS_N";
  attribute X_INTERFACE_INFO of IO_NAND_DQS_P : signal is "enclab:user:nand_if:1.0 nand_if NAND_DQS_P";
  attribute X_INTERFACE_INFO of O_NAND_ALE : signal is "enclab:user:nand_if:1.0 nand_if NAND_ALE";
  attribute X_INTERFACE_INFO of O_NAND_CLE : signal is "enclab:user:nand_if:1.0 nand_if NAND_CLE";
  attribute X_INTERFACE_INFO of O_NAND_RE_N : signal is "enclab:user:nand_if:1.0 nand_if NAND_RE_N";
  attribute X_INTERFACE_INFO of O_NAND_RE_P : signal is "enclab:user:nand_if:1.0 nand_if NAND_RE_P";
  attribute X_INTERFACE_INFO of O_NAND_WE : signal is "enclab:user:nand_if:1.0 nand_if NAND_WE";
  attribute X_INTERFACE_INFO of O_NAND_WP : signal is "enclab:user:nand_if:1.0 nand_if NAND_WP";
  attribute X_INTERFACE_INFO of iCMDValid : signal is "enclab:user:v2nfc_if:1.0 v2nfc_if CMDValid";
  attribute X_INTERFACE_INFO of iReadReady : signal is "enclab:user:v2nfc_if:1.0 v2nfc_if ReadReady";
  attribute X_INTERFACE_INFO of iReset : signal is "xilinx.com:signal:reset:1.0 iReset RST";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of iReset : signal is "XIL_INTERFACENAME iReset, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of iSystemClock : signal is "xilinx.com:signal:clock:1.0 iSystemClock CLK";
  attribute X_INTERFACE_PARAMETER of iSystemClock : signal is "XIL_INTERFACENAME iSystemClock, ASSOCIATED_RESET iReset, ASSOCIATED_BUSIF v2nfc_if, FREQ_HZ 49999000, PHASE 0.0, CLK_DOMAIN /pll_bank12_clk_out1, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of iWriteLast : signal is "enclab:user:v2nfc_if:1.0 v2nfc_if WriteLast";
  attribute X_INTERFACE_INFO of iWriteValid : signal is "enclab:user:v2nfc_if:1.0 v2nfc_if WriteValid";
  attribute X_INTERFACE_INFO of oCMDReady : signal is "enclab:user:v2nfc_if:1.0 v2nfc_if CMDReady";
  attribute X_INTERFACE_INFO of oReadLast : signal is "enclab:user:v2nfc_if:1.0 v2nfc_if ReadLast";
  attribute X_INTERFACE_INFO of oReadValid : signal is "enclab:user:v2nfc_if:1.0 v2nfc_if ReadValid";
  attribute X_INTERFACE_INFO of oWriteReady : signal is "enclab:user:v2nfc_if:1.0 v2nfc_if WriteReady";
  attribute X_INTERFACE_INFO of IO_NAND_DQ : signal is "enclab:user:nand_if:1.0 nand_if NAND_DQ";
  attribute X_INTERFACE_INFO of I_NAND_RB : signal is "enclab:user:nand_if:1.0 nand_if NAND_RB";
  attribute X_INTERFACE_INFO of O_NAND_CE : signal is "enclab:user:nand_if:1.0 nand_if NAND_CE";
  attribute X_INTERFACE_INFO of iAddress : signal is "enclab:user:v2nfc_if:1.0 v2nfc_if Address";
  attribute X_INTERFACE_INFO of iLength : signal is "enclab:user:v2nfc_if:1.0 v2nfc_if Length";
  attribute X_INTERFACE_INFO of iOpcode : signal is "enclab:user:v2nfc_if:1.0 v2nfc_if Opcode";
  attribute X_INTERFACE_INFO of iSourceID : signal is "enclab:user:v2nfc_if:1.0 v2nfc_if SourceID";
  attribute X_INTERFACE_INFO of iTargetID : signal is "enclab:user:v2nfc_if:1.0 v2nfc_if TargetID";
  attribute X_INTERFACE_INFO of iWriteData : signal is "enclab:user:v2nfc_if:1.0 v2nfc_if WriteData";
  attribute X_INTERFACE_INFO of oReadData : signal is "enclab:user:v2nfc_if:1.0 v2nfc_if ReadData";
begin
inst: entity work.sys_top_v2nfc_0_2_NFC_Toggle_Top_DDR100
     port map (
      IO_NAND_DQ(7 downto 0) => IO_NAND_DQ(7 downto 0),
      IO_NAND_DQS_N => IO_NAND_DQS_N,
      IO_NAND_DQS_P => IO_NAND_DQS_P,
      I_NAND_RB(7 downto 0) => I_NAND_RB(7 downto 0),
      O_NAND_ALE => O_NAND_ALE,
      O_NAND_CE(7 downto 0) => O_NAND_CE(7 downto 0),
      O_NAND_CLE => O_NAND_CLE,
      O_NAND_RE_N => O_NAND_RE_N,
      O_NAND_RE_P => O_NAND_RE_P,
      O_NAND_WE => O_NAND_WE,
      O_NAND_WP => O_NAND_WP,
      iAddress(23 downto 0) => iAddress(23 downto 0),
      iCMDValid => iCMDValid,
      iDQSIDelayTap(8 downto 0) => iDQSIDelayTap(8 downto 0),
      iDQSIDelayTapLoad(1 downto 0) => iDQSIDelayTapLoad(1 downto 0),
      iDelayRefClock => iDelayRefClock,
      iLength(15 downto 0) => iLength(15 downto 0),
      iOpcode(5 downto 0) => iOpcode(5 downto 0),
      iOutputDrivingClock => iOutputDrivingClock,
      iOutputStrobeClock => iOutputStrobeClock,
      iReadReady => iReadReady,
      iReset => iReset,
      iSourceID(4 downto 0) => iSourceID(4 downto 0),
      iSystemClock => iSystemClock,
      iTargetID(4 downto 0) => iTargetID(4 downto 0),
      iWriteData(31 downto 0) => iWriteData(31 downto 0),
      iWriteLast => iWriteLast,
      iWriteValid => iWriteValid,
      oCMDReady => oCMDReady,
      oReadData(31 downto 0) => oReadData(31 downto 0),
      oReadLast => oReadLast,
      oReadValid => oReadValid,
      oReadyBusy(7 downto 0) => oReadyBusy(7 downto 0),
      oWriteReady => oWriteReady
    );
end STRUCTURE;
