// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * lan966x-appl-pcb8290.dts - Device Tree file for PCB8290
 */
/dts-v1/;
#include "lan966x.dtsi"

/ {
	model = "Microchip LAN966X";
	compatible = "microchip,lan966x-sunrise", "microchip,lan966x";

	aliases {
		serial1 = &usart0;
		spi0 = &qspi0;
		spi1 = &spi;
	};

	gpio-restart {
		compatible = "gpio-restart";
		gpios = <&gpio 56 GPIO_ACTIVE_LOW>;
		priority = <200>;
	};
};

&aes {
	status = "disabled"; /* Reserved by secure OS */
};

&flx0 {
	atmel,flexcom-mode = <ATMEL_FLEXCOM_MODE_USART>;
	status = "okay";

	usart0: serial@200 {
		pinctrl-0 = <&fc0_b_pins>;
		pinctrl-names = "default";
		status = "okay";
	};
};

&flx3 {
	compatible = "microchip,lan966x-flexcom";
	reg = <0xe0064000 0x00000100>, <0xe2004180 0x00000008>;
	atmel,flexcom-mode = <ATMEL_FLEXCOM_MODE_SPI>;
	microchip,flx-shrd-pins = <4>;
	microchip,flx-cs = <0>;
	status = "okay";

	spi: spi@400 {
		compatible = "atmel,at91rm9200-spi";
		reg = <0x400 0x200>;
		interrupts = <GIC_SPI 51 IRQ_TYPE_LEVEL_HIGH>;
		#address-cells = <1>;
		#size-cells = <0>;
		clocks = <&clks GCK_ID_FLEXCOM3>;
		clock-names = "spi_clk";
		assigned-clocks = <&clks GCK_ID_FLEXCOM3>;
		assigned-clock-rates = <200000000>;
		pinctrl-0 = <&fc3_a_pins>, <&fc_shrd4_pins>;
		pinctrl-names = "default";
		atmel,fifo-size = <32>;
		status = "okay";

		spi@0 {
			compatible = "mchp,synce_dpll";
			reg = <0>;
			spi-max-frequency = <8000000>;
		};
	};
};

&gpio {
	udc_pins: ucd-pins {
		/* VBUS_DET B */
		pins = "GPIO_8";
		function = "usb_slave_b";
	};

	fc0_b_pins: usart-pins {
		/* SCK, RXD, TXD */
		pins = "GPIO_24", "GPIO_25", "GPIO_26";
		function = "fc0_b";
	};

	fc3_a_pins: fca3_spi-pins {
		/* SCK, RXD, TXD */
		pins = "GPIO_17", "GPIO_18", "GPIO_19";
		function = "fc3_a";
	};

	fc_shrd4_pins: fc_shrd4-pins {
		pins = "GPIO_46";
		function = "fc_shrd4";
	};

	emmc_sd_pins: emmc-sd-pins {
		/* eMMC_SD - CMD, CLK, D0, D1, D2, D3, RSTN */
		pins = "GPIO_67", "GPIO_68", "GPIO_69", "GPIO_70",
			"GPIO_71", "GPIO_72", "GPIO_77";
		function = "emmc_sd";
	};

	emmc_pins: emmc-pins {
		/* eMMC - D4, D5, D6, D7 */
		pins = "GPIO_73", "GPIO_74", "GPIO_75", "GPIO_76";
		function = "emmc";
	};
};

&gpio {
	/delete-property/ interrupts;
	/delete-property/ interrupt-controller;
	/delete-property/ #interrupt-cells;
};

&qspi0 {
	status = "okay";

	spi-flash@0 {
		compatible = "jedec,spi-nor";
		reg = <0>;
		spi-max-frequency = <104000000>;
		#address-cells = <1>;
		#size-cells = <1>;
		spi-tx-bus-width = <4>;
		spi-rx-bus-width = <4>;
		m25p,fast-read;
	};
};

&sdmmc0 {
	bus-width = <8>;
	cap-mmc-highspeed;
	cap-mmc-hw-reset;
	non-removable;
	pinctrl-0 = <&emmc_sd_pins>, <&emmc_pins>;
	pinctrl-names = "default";
	no-1-8-v;
	tx-phase = <0>; /* 180 degrees phase shift */
	status = "okay";
};

&soc {
	lan966x_switch_vtss: switch_vtss@0 {
		compatible = "mchp,lan966x-switch-vtss";
		reg = <0xe2008000 0x0000004c>;
		reg-names = "qs";

		interrupts = <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "xtr";
	};

	ifmux: switch_ifmux@0 {
		compatible = "microchip,lan966x-ifmux";
		status = "okay";
	};
};

&udc {
	pinctrl-0 = <&udc_pins>;
	pinctrl-names = "default";
	atmel,vbus-gpio = <&gpio 8 GPIO_ACTIVE_HIGH>;
	status = "okay";
};

&uio0 {
	interrupts = <GIC_SPI 19 IRQ_TYPE_LEVEL_HIGH>,
		     <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>,
		     <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>,
		     <GIC_SPI  9 IRQ_TYPE_LEVEL_HIGH>,
		     <GIC_SPI 80 IRQ_TYPE_LEVEL_HIGH>,
		     <GIC_SPI 81 IRQ_TYPE_LEVEL_HIGH>,
		     <GIC_SPI 18 IRQ_TYPE_LEVEL_HIGH>,
		     <GIC_SPI 17 IRQ_TYPE_LEVEL_HIGH>;
	interrupt-names = "master", "ptp_sync", "ptp_rdy",
			  "oam_vop", "cu_phy0", "cu_phy1",
			  "sgpio", "gpio";
};


