// Flip Flop
module D_FF (Q, d, reset, clk);
	output Q;
	input d, reset, clk;
	reg Q; // Indicate that q is stateholding
	
	always @(posedge clk or posedge reset)
	if (reset)
		Q = 0; // On reset, set to 0
	else
		Q = d; // Otherwise out = d
endmodule
