Timing Analyzer report for spi_top
Sun Dec 12 17:46:39 2021
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Metastability Summary
 16. Slow 1200mV 0C Model Fmax Summary
 17. Slow 1200mV 0C Model Setup Summary
 18. Slow 1200mV 0C Model Hold Summary
 19. Slow 1200mV 0C Model Recovery Summary
 20. Slow 1200mV 0C Model Removal Summary
 21. Slow 1200mV 0C Model Minimum Pulse Width Summary
 22. Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 0C Model Metastability Summary
 25. Fast 1200mV 0C Model Setup Summary
 26. Fast 1200mV 0C Model Hold Summary
 27. Fast 1200mV 0C Model Recovery Summary
 28. Fast 1200mV 0C Model Removal Summary
 29. Fast 1200mV 0C Model Minimum Pulse Width Summary
 30. Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 31. Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 32. Fast 1200mV 0C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1200mv 0c Model)
 37. Signal Integrity Metrics (Slow 1200mv 85c Model)
 38. Signal Integrity Metrics (Fast 1200mv 0c Model)
 39. Setup Transfers
 40. Hold Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths Summary
 44. Clock Status Summary
 45. Unconstrained Input Ports
 46. Unconstrained Output Ports
 47. Unconstrained Input Ports
 48. Unconstrained Output Ports
 49. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; spi_top                                             ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.05        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.6%      ;
;     Processor 3            ;   1.3%      ;
;     Processor 4            ;   1.1%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; spi_top.sdc   ; OK     ; Sun Dec 12 17:46:35 2021 ;
+---------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; osc                                                  ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                        ; { osc }                                                  ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 50.000 ; 20.0 MHz  ; 0.000 ; 25.000 ; 50.00      ; 5         ; 2           ;       ;        ;           ;            ; false    ; osc    ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[0] } ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                        ;
+-----------+-----------------+------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                           ; Note ;
+-----------+-----------------+------------------------------------------------------+------+
; 71.29 MHz ; 71.29 MHz       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 35.972 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.452 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; osc                                                  ; 9.934  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 24.715 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                  ;
+--------+-----------------------------------------+--------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+--------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 35.972 ; max7219:max7219_inst|spi:spi_inst|j[24] ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 13.948     ;
; 36.152 ; max7219:max7219_inst|spi:spi_inst|j[26] ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 13.768     ;
; 36.155 ; max7219:max7219_inst|spi:spi_inst|j[27] ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 13.765     ;
; 36.238 ; max7219:max7219_inst|spi:spi_inst|j[12] ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.099     ; 13.664     ;
; 36.239 ; max7219:max7219_inst|spi:spi_inst|j[15] ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.099     ; 13.663     ;
; 36.297 ; max7219:max7219_inst|spi:spi_inst|j[31] ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 13.623     ;
; 36.298 ; max7219:max7219_inst|spi:spi_inst|j[28] ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 13.622     ;
; 36.426 ; max7219:max7219_inst|spi:spi_inst|j[14] ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.099     ; 13.476     ;
; 36.484 ; max7219:max7219_inst|spi:spi_inst|j[11] ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.099     ; 13.418     ;
; 36.486 ; max7219:max7219_inst|spi:spi_inst|j[30] ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 13.434     ;
; 36.488 ; max7219:max7219_inst|spi:spi_inst|j[10] ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.099     ; 13.414     ;
; 36.490 ; max7219:max7219_inst|spi:spi_inst|j[25] ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 13.430     ;
; 36.576 ; max7219:max7219_inst|spi:spi_inst|j[13] ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.099     ; 13.326     ;
; 36.616 ; max7219:max7219_inst|spi:spi_inst|j[7]  ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.095     ; 13.290     ;
; 36.625 ; max7219:max7219_inst|spi:spi_inst|j[20] ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.083     ; 13.293     ;
; 36.627 ; max7219:max7219_inst|spi:spi_inst|j[23] ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.083     ; 13.291     ;
; 36.633 ; max7219:max7219_inst|spi:spi_inst|j[29] ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 13.287     ;
; 36.671 ; max7219:max7219_inst|spi:spi_inst|j[8]  ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.099     ; 13.231     ;
; 36.812 ; max7219:max7219_inst|spi:spi_inst|j[22] ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.083     ; 13.106     ;
; 36.821 ; max7219:max7219_inst|spi:spi_inst|j[9]  ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.099     ; 13.081     ;
; 36.960 ; max7219:max7219_inst|spi:spi_inst|j[19] ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.083     ; 12.958     ;
; 36.961 ; max7219:max7219_inst|spi:spi_inst|j[21] ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.083     ; 12.957     ;
; 36.961 ; max7219:max7219_inst|spi:spi_inst|j[18] ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.083     ; 12.957     ;
; 37.133 ; max7219:max7219_inst|spi:spi_inst|j[5]  ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.095     ; 12.773     ;
; 37.146 ; max7219:max7219_inst|spi:spi_inst|j[17] ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.083     ; 12.772     ;
; 37.295 ; max7219:max7219_inst|spi:spi_inst|j[16] ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.083     ; 12.623     ;
; 37.318 ; max7219:max7219_inst|spi:spi_inst|j[1]  ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.095     ; 12.588     ;
; 37.318 ; max7219:max7219_inst|spi:spi_inst|j[6]  ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.095     ; 12.588     ;
; 37.321 ; max7219:max7219_inst|spi:spi_inst|j[0]  ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.095     ; 12.585     ;
; 37.468 ; max7219:max7219_inst|spi:spi_inst|j[4]  ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.095     ; 12.438     ;
; 37.506 ; max7219:max7219_inst|spi:spi_inst|j[2]  ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.095     ; 12.400     ;
; 37.655 ; max7219:max7219_inst|spi:spi_inst|j[3]  ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.095     ; 12.251     ;
; 37.683 ; max7219:max7219_inst|spi:spi_inst|rd    ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.092     ; 12.226     ;
; 38.771 ; w25q32:w25q32|spi:spi_inst|i[0]         ; w25q32:w25q32|spi:spi_inst|_if.mosi        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.084     ; 11.146     ;
; 38.903 ; w25q32:w25q32|spi:spi_inst|i[2]         ; w25q32:w25q32|spi:spi_inst|_if.mosi        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.084     ; 11.014     ;
; 38.965 ; w25q32:w25q32|spi:spi_inst|i[1]         ; w25q32:w25q32|spi:spi_inst|_if.mosi        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.084     ; 10.952     ;
; 39.592 ; w25q32:w25q32|spi:spi_inst|i[3]         ; w25q32:w25q32|spi:spi_inst|_if.mosi        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.084     ; 10.325     ;
; 39.846 ; w25q32:w25q32|spi:spi_inst|j[3]         ; w25q32:w25q32|spi:spi_inst|out_data[7]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.088     ; 10.067     ;
; 39.847 ; w25q32:w25q32|spi:spi_inst|j[3]         ; w25q32:w25q32|spi:spi_inst|out_data[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.088     ; 10.066     ;
; 39.848 ; w25q32:w25q32|spi:spi_inst|j[3]         ; w25q32:w25q32|spi:spi_inst|out_data[4]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.088     ; 10.065     ;
; 39.848 ; w25q32:w25q32|spi:spi_inst|j[3]         ; w25q32:w25q32|spi:spi_inst|out_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.088     ; 10.065     ;
; 39.849 ; w25q32:w25q32|spi:spi_inst|j[3]         ; w25q32:w25q32|spi:spi_inst|out_data[6]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.088     ; 10.064     ;
; 39.850 ; w25q32:w25q32|spi:spi_inst|j[3]         ; w25q32:w25q32|spi:spi_inst|out_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.088     ; 10.063     ;
; 39.853 ; w25q32:w25q32|spi:spi_inst|j[3]         ; w25q32:w25q32|spi:spi_inst|out_data[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.088     ; 10.060     ;
; 39.855 ; w25q32:w25q32|spi:spi_inst|j[3]         ; w25q32:w25q32|spi:spi_inst|out_data[5]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.088     ; 10.058     ;
; 40.106 ; w25q32:w25q32|spi:spi_inst|j[19]        ; w25q32:w25q32|spi:spi_inst|state[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.075     ; 9.820      ;
; 40.141 ; w25q32:w25q32|spi:spi_inst|j[19]        ; w25q32:w25q32|spi:spi_inst|out_data[7]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 9.779      ;
; 40.142 ; w25q32:w25q32|spi:spi_inst|j[19]        ; w25q32:w25q32|spi:spi_inst|out_data[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 9.778      ;
; 40.143 ; w25q32:w25q32|spi:spi_inst|j[19]        ; w25q32:w25q32|spi:spi_inst|out_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 9.777      ;
; 40.143 ; w25q32:w25q32|spi:spi_inst|j[19]        ; w25q32:w25q32|spi:spi_inst|out_data[4]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 9.777      ;
; 40.144 ; w25q32:w25q32|spi:spi_inst|j[19]        ; w25q32:w25q32|spi:spi_inst|out_data[6]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 9.776      ;
; 40.145 ; w25q32:w25q32|spi:spi_inst|j[19]        ; w25q32:w25q32|spi:spi_inst|out_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 9.775      ;
; 40.148 ; w25q32:w25q32|spi:spi_inst|j[19]        ; w25q32:w25q32|spi:spi_inst|out_data[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 9.772      ;
; 40.150 ; w25q32:w25q32|spi:spi_inst|j[19]        ; w25q32:w25q32|spi:spi_inst|out_data[5]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 9.770      ;
; 40.154 ; w25q32:w25q32|spi:spi_inst|j[1]         ; w25q32:w25q32|spi:spi_inst|out_data[7]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.077     ; 9.770      ;
; 40.155 ; w25q32:w25q32|spi:spi_inst|j[1]         ; w25q32:w25q32|spi:spi_inst|out_data[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.077     ; 9.769      ;
; 40.156 ; w25q32:w25q32|spi:spi_inst|j[1]         ; w25q32:w25q32|spi:spi_inst|out_data[4]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.077     ; 9.768      ;
; 40.156 ; w25q32:w25q32|spi:spi_inst|j[1]         ; w25q32:w25q32|spi:spi_inst|out_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.077     ; 9.768      ;
; 40.157 ; w25q32:w25q32|spi:spi_inst|j[1]         ; w25q32:w25q32|spi:spi_inst|out_data[6]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.077     ; 9.767      ;
; 40.158 ; w25q32:w25q32|spi:spi_inst|j[1]         ; w25q32:w25q32|spi:spi_inst|out_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.077     ; 9.766      ;
; 40.161 ; w25q32:w25q32|spi:spi_inst|j[1]         ; w25q32:w25q32|spi:spi_inst|out_data[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.077     ; 9.763      ;
; 40.163 ; w25q32:w25q32|spi:spi_inst|j[1]         ; w25q32:w25q32|spi:spi_inst|out_data[5]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.077     ; 9.761      ;
; 40.180 ; w25q32:w25q32|spi:spi_inst|j[3]         ; w25q32:w25q32|spi:spi_inst|state[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 9.739      ;
; 40.211 ; w25q32:w25q32|spi:spi_inst|j[0]         ; w25q32:w25q32|spi:spi_inst|out_data[7]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.077     ; 9.713      ;
; 40.212 ; w25q32:w25q32|spi:spi_inst|j[0]         ; w25q32:w25q32|spi:spi_inst|out_data[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.077     ; 9.712      ;
; 40.213 ; w25q32:w25q32|spi:spi_inst|j[0]         ; w25q32:w25q32|spi:spi_inst|out_data[4]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.077     ; 9.711      ;
; 40.213 ; w25q32:w25q32|spi:spi_inst|j[0]         ; w25q32:w25q32|spi:spi_inst|out_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.077     ; 9.711      ;
; 40.214 ; w25q32:w25q32|spi:spi_inst|j[0]         ; w25q32:w25q32|spi:spi_inst|out_data[6]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.077     ; 9.710      ;
; 40.215 ; w25q32:w25q32|spi:spi_inst|j[0]         ; w25q32:w25q32|spi:spi_inst|out_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.077     ; 9.709      ;
; 40.218 ; w25q32:w25q32|spi:spi_inst|j[0]         ; w25q32:w25q32|spi:spi_inst|out_data[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.077     ; 9.706      ;
; 40.220 ; w25q32:w25q32|spi:spi_inst|j[0]         ; w25q32:w25q32|spi:spi_inst|out_data[5]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.077     ; 9.704      ;
; 40.275 ; w25q32:w25q32|spi:spi_inst|j[5]         ; w25q32:w25q32|spi:spi_inst|out_data[7]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.088     ; 9.638      ;
; 40.276 ; w25q32:w25q32|spi:spi_inst|j[5]         ; w25q32:w25q32|spi:spi_inst|out_data[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.088     ; 9.637      ;
; 40.277 ; w25q32:w25q32|spi:spi_inst|j[5]         ; w25q32:w25q32|spi:spi_inst|out_data[4]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.088     ; 9.636      ;
; 40.277 ; w25q32:w25q32|spi:spi_inst|j[5]         ; w25q32:w25q32|spi:spi_inst|out_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.088     ; 9.636      ;
; 40.278 ; w25q32:w25q32|spi:spi_inst|j[5]         ; w25q32:w25q32|spi:spi_inst|out_data[6]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.088     ; 9.635      ;
; 40.279 ; w25q32:w25q32|spi:spi_inst|j[5]         ; w25q32:w25q32|spi:spi_inst|out_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.088     ; 9.634      ;
; 40.282 ; w25q32:w25q32|spi:spi_inst|j[5]         ; w25q32:w25q32|spi:spi_inst|out_data[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.088     ; 9.631      ;
; 40.284 ; w25q32:w25q32|spi:spi_inst|j[5]         ; w25q32:w25q32|spi:spi_inst|out_data[5]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.088     ; 9.629      ;
; 40.441 ; w25q32:w25q32|spi:spi_inst|j[18]        ; w25q32:w25q32|spi:spi_inst|state[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.075     ; 9.485      ;
; 40.476 ; w25q32:w25q32|spi:spi_inst|j[18]        ; w25q32:w25q32|spi:spi_inst|out_data[7]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 9.444      ;
; 40.477 ; w25q32:w25q32|spi:spi_inst|j[18]        ; w25q32:w25q32|spi:spi_inst|out_data[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 9.443      ;
; 40.478 ; w25q32:w25q32|spi:spi_inst|j[18]        ; w25q32:w25q32|spi:spi_inst|out_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 9.442      ;
; 40.478 ; w25q32:w25q32|spi:spi_inst|j[18]        ; w25q32:w25q32|spi:spi_inst|out_data[4]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 9.442      ;
; 40.479 ; w25q32:w25q32|spi:spi_inst|j[18]        ; w25q32:w25q32|spi:spi_inst|out_data[6]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 9.441      ;
; 40.480 ; w25q32:w25q32|spi:spi_inst|j[18]        ; w25q32:w25q32|spi:spi_inst|out_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 9.440      ;
; 40.483 ; w25q32:w25q32|spi:spi_inst|j[18]        ; w25q32:w25q32|spi:spi_inst|out_data[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 9.437      ;
; 40.485 ; w25q32:w25q32|spi:spi_inst|j[18]        ; w25q32:w25q32|spi:spi_inst|out_data[5]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 9.435      ;
; 40.488 ; w25q32:w25q32|spi:spi_inst|j[1]         ; w25q32:w25q32|spi:spi_inst|state[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.071     ; 9.442      ;
; 40.523 ; w25q32:w25q32|spi:spi_inst|j[4]         ; w25q32:w25q32|spi:spi_inst|out_data[7]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.076     ; 9.402      ;
; 40.524 ; w25q32:w25q32|spi:spi_inst|j[4]         ; w25q32:w25q32|spi:spi_inst|out_data[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.076     ; 9.401      ;
; 40.525 ; w25q32:w25q32|spi:spi_inst|j[4]         ; w25q32:w25q32|spi:spi_inst|out_data[4]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.076     ; 9.400      ;
; 40.525 ; w25q32:w25q32|spi:spi_inst|j[4]         ; w25q32:w25q32|spi:spi_inst|out_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.076     ; 9.400      ;
; 40.526 ; w25q32:w25q32|spi:spi_inst|j[4]         ; w25q32:w25q32|spi:spi_inst|out_data[6]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.076     ; 9.399      ;
; 40.527 ; w25q32:w25q32|spi:spi_inst|j[4]         ; w25q32:w25q32|spi:spi_inst|out_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.076     ; 9.398      ;
; 40.530 ; w25q32:w25q32|spi:spi_inst|j[4]         ; w25q32:w25q32|spi:spi_inst|out_data[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.076     ; 9.395      ;
; 40.532 ; w25q32:w25q32|spi:spi_inst|j[4]         ; w25q32:w25q32|spi:spi_inst|out_data[5]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.076     ; 9.393      ;
; 40.560 ; w25q32:w25q32|spi:spi_inst|j[2]         ; w25q32:w25q32|spi:spi_inst|out_data[7]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.076     ; 9.365      ;
; 40.561 ; w25q32:w25q32|spi:spi_inst|j[2]         ; w25q32:w25q32|spi:spi_inst|out_data[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.076     ; 9.364      ;
; 40.562 ; w25q32:w25q32|spi:spi_inst|j[2]         ; w25q32:w25q32|spi:spi_inst|out_data[4]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.076     ; 9.363      ;
+--------+-----------------------------------------+--------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                     ;
+-------+--------------------------------------------+--------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.452 ; w25q32:w25q32|spi:spi_inst|sw_sclk         ; w25q32:w25q32|spi:spi_inst|sw_sclk         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; w25q32:w25q32|spi:spi_inst|sw_ss           ; w25q32:w25q32|spi:spi_inst|sw_ss           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; w25q32:w25q32|spi:spi_inst|rd              ; w25q32:w25q32|spi:spi_inst|rd              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; w25q32:w25q32|spi_data[2]                  ; w25q32:w25q32|spi_data[2]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; w25q32:w25q32|spi_data[0]                  ; w25q32:w25q32|spi_data[0]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; w25q32:w25q32|spi:spi_inst|out_data[7]     ; w25q32:w25q32|spi:spi_inst|out_data[7]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; w25q32:w25q32|spi:spi_inst|out_data[3]     ; w25q32:w25q32|spi:spi_inst|out_data[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; w25q32:w25q32|spi:spi_inst|out_data[4]     ; w25q32:w25q32|spi:spi_inst|out_data[4]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; w25q32:w25q32|spi:spi_inst|out_data[6]     ; w25q32:w25q32|spi:spi_inst|out_data[6]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; w25q32:w25q32|spi:spi_inst|out_data[2]     ; w25q32:w25q32|spi:spi_inst|out_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; w25q32:w25q32|spi:spi_inst|out_data[5]     ; w25q32:w25q32|spi:spi_inst|out_data[5]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; w25q32:w25q32|spi:spi_inst|j[28]           ; w25q32:w25q32|spi:spi_inst|j[28]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; w25q32:w25q32|spi:spi_inst|j[0]            ; w25q32:w25q32|spi:spi_inst|j[0]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; w25q32:w25q32|spi:spi_inst|j[1]            ; w25q32:w25q32|spi:spi_inst|j[1]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; w25q32:w25q32|spi:spi_inst|j[6]            ; w25q32:w25q32|spi:spi_inst|j[6]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; w25q32:w25q32|spi:spi_inst|j[7]            ; w25q32:w25q32|spi:spi_inst|j[7]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; w25q32:w25q32|spi:spi_inst|j[8]            ; w25q32:w25q32|spi:spi_inst|j[8]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; w25q32:w25q32|spi:spi_inst|j[9]            ; w25q32:w25q32|spi:spi_inst|j[9]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; w25q32:w25q32|spi:spi_inst|j[10]           ; w25q32:w25q32|spi:spi_inst|j[10]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; w25q32:w25q32|spi:spi_inst|j[11]           ; w25q32:w25q32|spi:spi_inst|j[11]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; w25q32:w25q32|spi:spi_inst|j[12]           ; w25q32:w25q32|spi:spi_inst|j[12]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; w25q32:w25q32|spi:spi_inst|j[13]           ; w25q32:w25q32|spi:spi_inst|j[13]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; w25q32:w25q32|spi:spi_inst|j[16]           ; w25q32:w25q32|spi:spi_inst|j[16]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; w25q32:w25q32|spi:spi_inst|j[17]           ; w25q32:w25q32|spi:spi_inst|j[17]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; w25q32:w25q32|spi:spi_inst|j[20]           ; w25q32:w25q32|spi:spi_inst|j[20]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; w25q32:w25q32|spi:spi_inst|j[21]           ; w25q32:w25q32|spi:spi_inst|j[21]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; w25q32:w25q32|spi:spi_inst|j[22]           ; w25q32:w25q32|spi:spi_inst|j[22]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; w25q32:w25q32|spi:spi_inst|j[23]           ; w25q32:w25q32|spi:spi_inst|j[23]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; w25q32:w25q32|spi:spi_inst|j[24]           ; w25q32:w25q32|spi:spi_inst|j[24]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; w25q32:w25q32|spi:spi_inst|j[25]           ; w25q32:w25q32|spi:spi_inst|j[25]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; w25q32:w25q32|spi:spi_inst|j[26]           ; w25q32:w25q32|spi:spi_inst|j[26]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; w25q32:w25q32|spi:spi_inst|j[27]           ; w25q32:w25q32|spi:spi_inst|j[27]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; w25q32:w25q32|spi:spi_inst|j[30]           ; w25q32:w25q32|spi:spi_inst|j[30]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; w25q32:w25q32|spi:spi_inst|j[31]           ; w25q32:w25q32|spi:spi_inst|j[31]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; w25q32:w25q32|spi:spi_inst|out_data[0]     ; w25q32:w25q32|spi:spi_inst|out_data[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; w25q32:w25q32|spi:spi_inst|out_data[1]     ; w25q32:w25q32|spi:spi_inst|out_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; max7219:max7219_inst|i[27]                 ; max7219:max7219_inst|i[27]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; max7219:max7219_inst|i[25]                 ; max7219:max7219_inst|i[25]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; max7219:max7219_inst|i[24]                 ; max7219:max7219_inst|i[24]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; max7219:max7219_inst|i[19]                 ; max7219:max7219_inst|i[19]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; max7219:max7219_inst|i[18]                 ; max7219:max7219_inst|i[18]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; max7219:max7219_inst|i[17]                 ; max7219:max7219_inst|i[17]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; max7219:max7219_inst|i[16]                 ; max7219:max7219_inst|i[16]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; max7219:max7219_inst|i[15]                 ; max7219:max7219_inst|i[15]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; max7219:max7219_inst|i[14]                 ; max7219:max7219_inst|i[14]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; max7219:max7219_inst|i[13]                 ; max7219:max7219_inst|i[13]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; max7219:max7219_inst|i[12]                 ; max7219:max7219_inst|i[12]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; max7219:max7219_inst|spi:spi_inst|_if.mosi ; max7219:max7219_inst|spi:spi_inst|_if.mosi ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; max7219:max7219_inst|spi:spi_inst|rd       ; max7219:max7219_inst|spi:spi_inst|rd       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; max7219:max7219_inst|spi:spi_inst|state[1] ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; w25q32:w25q32|spi_data[29]                 ; w25q32:w25q32|spi_data[29]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; w25q32:w25q32|spi:spi_inst|j[4]            ; w25q32:w25q32|spi:spi_inst|j[4]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; w25q32:w25q32|spi:spi_inst|j[14]           ; w25q32:w25q32|spi:spi_inst|j[14]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; w25q32:w25q32|spi:spi_inst|j[15]           ; w25q32:w25q32|spi:spi_inst|j[15]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; w25q32:w25q32|op[0]                        ; w25q32:w25q32|op[0]                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; max7219:max7219_inst|i[23]                 ; max7219:max7219_inst|i[23]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; max7219:max7219_inst|i[22]                 ; max7219:max7219_inst|i[22]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; max7219:max7219_inst|i[21]                 ; max7219:max7219_inst|i[21]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; max7219:max7219_inst|i[20]                 ; max7219:max7219_inst|i[20]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; max7219:max7219_inst|i[4]                  ; max7219:max7219_inst|i[4]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; max7219:max7219_inst|i[7]                  ; max7219:max7219_inst|i[7]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; max7219:max7219_inst|i[6]                  ; max7219:max7219_inst|i[6]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; max7219:max7219_inst|i[5]                  ; max7219:max7219_inst|i[5]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; max7219:max7219_inst|i[11]                 ; max7219:max7219_inst|i[11]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; max7219:max7219_inst|i[10]                 ; max7219:max7219_inst|i[10]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; max7219:max7219_inst|i[8]                  ; max7219:max7219_inst|i[8]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; max7219:max7219_inst|i[9]                  ; max7219:max7219_inst|i[9]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; max7219:max7219_inst|spi:spi_inst|sw_sclk  ; max7219:max7219_inst|spi:spi_inst|sw_sclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; max7219:max7219_inst|spi:spi_inst|sw_ss    ; max7219:max7219_inst|spi:spi_inst|sw_ss    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; max7219:max7219_inst|i[26]                 ; max7219:max7219_inst|i[26]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; max7219:max7219_inst|i[28]                 ; max7219:max7219_inst|i[28]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; max7219:max7219_inst|i[29]                 ; max7219:max7219_inst|i[29]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; max7219:max7219_inst|i[30]                 ; max7219:max7219_inst|i[30]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; max7219:max7219_inst|i[31]                 ; max7219:max7219_inst|i[31]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; max7219:max7219_inst|st[0]                 ; max7219:max7219_inst|st[0]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; w25q32:w25q32|st[0]                        ; w25q32:w25q32|st[0]                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.464 ; w25q32:w25q32|spi:spi_inst|state[1]        ; w25q32:w25q32|spi:spi_inst|state[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; w25q32:w25q32|val[1]                       ; w25q32:w25q32|val[1]                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; w25q32:w25q32|val[0]                       ; w25q32:w25q32|val[0]                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.466 ; max7219:max7219_inst|spi:spi_inst|state[0] ; max7219:max7219_inst|spi:spi_inst|state[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.510 ; w25q32:w25q32|data[7]                      ; w25q32:w25q32|data[7]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.802      ;
; 0.567 ; max7219:max7219_inst|spi:spi_inst|state[1] ; max7219:max7219_inst|spi:spi_inst|i[11]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.860      ;
; 0.568 ; max7219:max7219_inst|spi:spi_inst|state[1] ; max7219:max7219_inst|spi:spi_inst|i[7]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.861      ;
; 0.571 ; max7219:max7219_inst|spi:spi_inst|state[0] ; max7219:max7219_inst|spi:spi_inst|j[23]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.863      ;
; 0.572 ; max7219:max7219_inst|spi:spi_inst|state[0] ; max7219:max7219_inst|spi:spi_inst|sw_ss    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.864      ;
; 0.573 ; max7219:max7219_inst|spi:spi_inst|state[0] ; max7219:max7219_inst|spi:spi_inst|j[19]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.865      ;
; 0.577 ; max7219:max7219_inst|spi:spi_inst|state[0] ; max7219:max7219_inst|spi:spi_inst|j[21]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.869      ;
; 0.578 ; max7219:max7219_inst|spi:spi_inst|state[0] ; max7219:max7219_inst|spi:spi_inst|j[16]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.870      ;
; 0.579 ; max7219:max7219_inst|spi:spi_inst|state[0] ; max7219:max7219_inst|spi:spi_inst|j[17]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.871      ;
; 0.580 ; max7219:max7219_inst|spi:spi_inst|state[0] ; max7219:max7219_inst|spi:spi_inst|j[18]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.872      ;
; 0.581 ; max7219:max7219_inst|spi:spi_inst|state[0] ; max7219:max7219_inst|spi:spi_inst|j[22]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.873      ;
; 0.582 ; max7219:max7219_inst|spi:spi_inst|state[0] ; max7219:max7219_inst|spi:spi_inst|j[20]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.874      ;
; 0.659 ; w25q32:w25q32|addr_wr[9]                   ; w25q32:w25q32|spi_data[17]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.952      ;
; 0.660 ; w25q32:w25q32|addr_wr[11]                  ; w25q32:w25q32|spi_data[19]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.953      ;
; 0.684 ; w25q32:w25q32|addr_rd[14]                  ; w25q32:w25q32|addr_data[14]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.977      ;
; 0.696 ; w25q32:w25q32|mem_data[5]                  ; max7219:max7219_inst|val[1][1]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.986      ;
; 0.697 ; w25q32:w25q32|spi:spi_inst|out_data[5]     ; w25q32:w25q32|mem_data[5]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.991      ;
; 0.698 ; w25q32:w25q32|spi:spi_inst|out_data[7]     ; w25q32:w25q32|mem_data[7]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.992      ;
; 0.698 ; w25q32:w25q32|spi:spi_inst|out_data[3]     ; w25q32:w25q32|mem_data[3]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.992      ;
; 0.704 ; w25q32:w25q32|data[7]                      ; w25q32:w25q32|spi_data[7]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.998      ;
+-------+--------------------------------------------+--------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                         ;
+-----------+-----------------+------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                           ; Note ;
+-----------+-----------------+------------------------------------------------------+------+
; 74.81 MHz ; 74.81 MHz       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 36.632 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.400 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; osc                                                  ; 9.943  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 24.715 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                   ;
+--------+-----------------------------------------+--------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+--------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 36.632 ; max7219:max7219_inst|spi:spi_inst|j[24] ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.072     ; 13.298     ;
; 36.800 ; max7219:max7219_inst|spi:spi_inst|j[26] ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.072     ; 13.130     ;
; 36.822 ; max7219:max7219_inst|spi:spi_inst|j[27] ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.072     ; 13.108     ;
; 36.898 ; max7219:max7219_inst|spi:spi_inst|j[15] ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.092     ; 13.012     ;
; 36.899 ; max7219:max7219_inst|spi:spi_inst|j[12] ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.092     ; 13.011     ;
; 36.943 ; max7219:max7219_inst|spi:spi_inst|j[31] ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.072     ; 12.987     ;
; 36.946 ; max7219:max7219_inst|spi:spi_inst|j[28] ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.072     ; 12.984     ;
; 37.074 ; max7219:max7219_inst|spi:spi_inst|j[14] ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.092     ; 12.836     ;
; 37.121 ; max7219:max7219_inst|spi:spi_inst|j[30] ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.072     ; 12.809     ;
; 37.127 ; max7219:max7219_inst|spi:spi_inst|j[11] ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.092     ; 12.783     ;
; 37.129 ; max7219:max7219_inst|spi:spi_inst|j[10] ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.092     ; 12.781     ;
; 37.132 ; max7219:max7219_inst|spi:spi_inst|j[25] ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.072     ; 12.798     ;
; 37.212 ; max7219:max7219_inst|spi:spi_inst|j[13] ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.092     ; 12.698     ;
; 37.256 ; max7219:max7219_inst|spi:spi_inst|j[29] ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.072     ; 12.674     ;
; 37.277 ; max7219:max7219_inst|spi:spi_inst|j[7]  ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.086     ; 12.639     ;
; 37.287 ; max7219:max7219_inst|spi:spi_inst|j[20] ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 12.641     ;
; 37.288 ; max7219:max7219_inst|spi:spi_inst|j[23] ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 12.640     ;
; 37.301 ; max7219:max7219_inst|spi:spi_inst|j[8]  ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.092     ; 12.609     ;
; 37.439 ; max7219:max7219_inst|spi:spi_inst|j[9]  ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.092     ; 12.471     ;
; 37.461 ; max7219:max7219_inst|spi:spi_inst|j[22] ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 12.467     ;
; 37.598 ; max7219:max7219_inst|spi:spi_inst|j[18] ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 12.330     ;
; 37.598 ; max7219:max7219_inst|spi:spi_inst|j[21] ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 12.330     ;
; 37.599 ; max7219:max7219_inst|spi:spi_inst|j[19] ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 12.329     ;
; 37.772 ; max7219:max7219_inst|spi:spi_inst|j[17] ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 12.156     ;
; 37.781 ; max7219:max7219_inst|spi:spi_inst|j[5]  ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.086     ; 12.135     ;
; 37.909 ; max7219:max7219_inst|spi:spi_inst|j[16] ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 12.019     ;
; 37.954 ; max7219:max7219_inst|spi:spi_inst|j[1]  ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.086     ; 11.962     ;
; 37.955 ; max7219:max7219_inst|spi:spi_inst|j[6]  ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.086     ; 11.961     ;
; 37.957 ; max7219:max7219_inst|spi:spi_inst|j[0]  ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.086     ; 11.959     ;
; 38.093 ; max7219:max7219_inst|spi:spi_inst|j[4]  ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.086     ; 11.823     ;
; 38.130 ; max7219:max7219_inst|spi:spi_inst|j[2]  ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.086     ; 11.786     ;
; 38.267 ; max7219:max7219_inst|spi:spi_inst|rd    ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.083     ; 11.652     ;
; 38.267 ; max7219:max7219_inst|spi:spi_inst|j[3]  ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.086     ; 11.649     ;
; 39.322 ; w25q32:w25q32|spi:spi_inst|i[0]         ; w25q32:w25q32|spi:spi_inst|_if.mosi        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.076     ; 10.604     ;
; 39.428 ; w25q32:w25q32|spi:spi_inst|i[2]         ; w25q32:w25q32|spi:spi_inst|_if.mosi        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.076     ; 10.498     ;
; 39.486 ; w25q32:w25q32|spi:spi_inst|i[1]         ; w25q32:w25q32|spi:spi_inst|_if.mosi        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.076     ; 10.440     ;
; 40.097 ; w25q32:w25q32|spi:spi_inst|i[3]         ; w25q32:w25q32|spi:spi_inst|_if.mosi        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.076     ; 9.829      ;
; 40.517 ; w25q32:w25q32|spi:spi_inst|j[19]        ; w25q32:w25q32|spi:spi_inst|state[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.066     ; 9.419      ;
; 40.528 ; w25q32:w25q32|spi:spi_inst|j[19]        ; w25q32:w25q32|spi:spi_inst|out_data[7]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.075     ; 9.399      ;
; 40.529 ; w25q32:w25q32|spi:spi_inst|j[19]        ; w25q32:w25q32|spi:spi_inst|out_data[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.075     ; 9.398      ;
; 40.530 ; w25q32:w25q32|spi:spi_inst|j[19]        ; w25q32:w25q32|spi:spi_inst|out_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.075     ; 9.397      ;
; 40.530 ; w25q32:w25q32|spi:spi_inst|j[19]        ; w25q32:w25q32|spi:spi_inst|out_data[4]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.075     ; 9.397      ;
; 40.531 ; w25q32:w25q32|spi:spi_inst|j[19]        ; w25q32:w25q32|spi:spi_inst|out_data[6]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.075     ; 9.396      ;
; 40.532 ; w25q32:w25q32|spi:spi_inst|j[19]        ; w25q32:w25q32|spi:spi_inst|out_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.075     ; 9.395      ;
; 40.536 ; w25q32:w25q32|spi:spi_inst|j[19]        ; w25q32:w25q32|spi:spi_inst|out_data[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.075     ; 9.391      ;
; 40.538 ; w25q32:w25q32|spi:spi_inst|j[19]        ; w25q32:w25q32|spi:spi_inst|out_data[5]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.075     ; 9.389      ;
; 40.644 ; w25q32:w25q32|spi:spi_inst|j[3]         ; w25q32:w25q32|spi:spi_inst|out_data[7]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 9.276      ;
; 40.645 ; w25q32:w25q32|spi:spi_inst|j[3]         ; w25q32:w25q32|spi:spi_inst|out_data[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 9.275      ;
; 40.646 ; w25q32:w25q32|spi:spi_inst|j[3]         ; w25q32:w25q32|spi:spi_inst|out_data[4]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 9.274      ;
; 40.646 ; w25q32:w25q32|spi:spi_inst|j[3]         ; w25q32:w25q32|spi:spi_inst|out_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 9.274      ;
; 40.647 ; w25q32:w25q32|spi:spi_inst|j[3]         ; w25q32:w25q32|spi:spi_inst|out_data[6]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 9.273      ;
; 40.648 ; w25q32:w25q32|spi:spi_inst|j[3]         ; w25q32:w25q32|spi:spi_inst|out_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 9.272      ;
; 40.652 ; w25q32:w25q32|spi:spi_inst|j[3]         ; w25q32:w25q32|spi:spi_inst|out_data[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 9.268      ;
; 40.654 ; w25q32:w25q32|spi:spi_inst|j[3]         ; w25q32:w25q32|spi:spi_inst|out_data[5]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 9.266      ;
; 40.828 ; w25q32:w25q32|spi:spi_inst|j[18]        ; w25q32:w25q32|spi:spi_inst|state[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.066     ; 9.108      ;
; 40.839 ; w25q32:w25q32|spi:spi_inst|j[18]        ; w25q32:w25q32|spi:spi_inst|out_data[7]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.075     ; 9.088      ;
; 40.840 ; w25q32:w25q32|spi:spi_inst|j[18]        ; w25q32:w25q32|spi:spi_inst|out_data[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.075     ; 9.087      ;
; 40.841 ; w25q32:w25q32|spi:spi_inst|j[18]        ; w25q32:w25q32|spi:spi_inst|out_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.075     ; 9.086      ;
; 40.841 ; w25q32:w25q32|spi:spi_inst|j[18]        ; w25q32:w25q32|spi:spi_inst|out_data[4]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.075     ; 9.086      ;
; 40.842 ; w25q32:w25q32|spi:spi_inst|j[18]        ; w25q32:w25q32|spi:spi_inst|out_data[6]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.075     ; 9.085      ;
; 40.843 ; w25q32:w25q32|spi:spi_inst|j[18]        ; w25q32:w25q32|spi:spi_inst|out_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.075     ; 9.084      ;
; 40.847 ; w25q32:w25q32|spi:spi_inst|j[18]        ; w25q32:w25q32|spi:spi_inst|out_data[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.075     ; 9.080      ;
; 40.849 ; w25q32:w25q32|spi:spi_inst|j[18]        ; w25q32:w25q32|spi:spi_inst|out_data[5]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.075     ; 9.078      ;
; 40.860 ; w25q32:w25q32|spi:spi_inst|j[3]         ; w25q32:w25q32|spi:spi_inst|state[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 9.069      ;
; 40.908 ; w25q32:w25q32|spi:spi_inst|j[0]         ; w25q32:w25q32|spi:spi_inst|out_data[7]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.072     ; 9.022      ;
; 40.909 ; w25q32:w25q32|spi:spi_inst|j[0]         ; w25q32:w25q32|spi:spi_inst|out_data[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.072     ; 9.021      ;
; 40.910 ; w25q32:w25q32|spi:spi_inst|j[0]         ; w25q32:w25q32|spi:spi_inst|out_data[4]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.072     ; 9.020      ;
; 40.910 ; w25q32:w25q32|spi:spi_inst|j[0]         ; w25q32:w25q32|spi:spi_inst|out_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.072     ; 9.020      ;
; 40.911 ; w25q32:w25q32|spi:spi_inst|j[0]         ; w25q32:w25q32|spi:spi_inst|out_data[6]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.072     ; 9.019      ;
; 40.912 ; w25q32:w25q32|spi:spi_inst|j[0]         ; w25q32:w25q32|spi:spi_inst|out_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.072     ; 9.018      ;
; 40.916 ; w25q32:w25q32|spi:spi_inst|j[0]         ; w25q32:w25q32|spi:spi_inst|out_data[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.072     ; 9.014      ;
; 40.918 ; w25q32:w25q32|spi:spi_inst|j[0]         ; w25q32:w25q32|spi:spi_inst|out_data[5]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.072     ; 9.012      ;
; 40.925 ; w25q32:w25q32|spi:spi_inst|j[1]         ; w25q32:w25q32|spi:spi_inst|out_data[7]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.072     ; 9.005      ;
; 40.926 ; w25q32:w25q32|spi:spi_inst|j[1]         ; w25q32:w25q32|spi:spi_inst|out_data[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.072     ; 9.004      ;
; 40.927 ; w25q32:w25q32|spi:spi_inst|j[1]         ; w25q32:w25q32|spi:spi_inst|out_data[4]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.072     ; 9.003      ;
; 40.927 ; w25q32:w25q32|spi:spi_inst|j[1]         ; w25q32:w25q32|spi:spi_inst|out_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.072     ; 9.003      ;
; 40.928 ; w25q32:w25q32|spi:spi_inst|j[1]         ; w25q32:w25q32|spi:spi_inst|out_data[6]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.072     ; 9.002      ;
; 40.929 ; w25q32:w25q32|spi:spi_inst|j[1]         ; w25q32:w25q32|spi:spi_inst|out_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.072     ; 9.001      ;
; 40.933 ; w25q32:w25q32|spi:spi_inst|j[1]         ; w25q32:w25q32|spi:spi_inst|out_data[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.072     ; 8.997      ;
; 40.935 ; w25q32:w25q32|spi:spi_inst|j[1]         ; w25q32:w25q32|spi:spi_inst|out_data[5]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.072     ; 8.995      ;
; 41.021 ; w25q32:w25q32|spi:spi_inst|j[5]         ; w25q32:w25q32|spi:spi_inst|out_data[7]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 8.899      ;
; 41.022 ; w25q32:w25q32|spi:spi_inst|j[5]         ; w25q32:w25q32|spi:spi_inst|out_data[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 8.898      ;
; 41.023 ; w25q32:w25q32|spi:spi_inst|j[5]         ; w25q32:w25q32|spi:spi_inst|out_data[4]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 8.897      ;
; 41.023 ; w25q32:w25q32|spi:spi_inst|j[5]         ; w25q32:w25q32|spi:spi_inst|out_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 8.897      ;
; 41.024 ; w25q32:w25q32|spi:spi_inst|j[5]         ; w25q32:w25q32|spi:spi_inst|out_data[6]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 8.896      ;
; 41.025 ; w25q32:w25q32|spi:spi_inst|j[5]         ; w25q32:w25q32|spi:spi_inst|out_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 8.895      ;
; 41.029 ; w25q32:w25q32|spi:spi_inst|j[5]         ; w25q32:w25q32|spi:spi_inst|out_data[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 8.891      ;
; 41.031 ; w25q32:w25q32|spi:spi_inst|j[5]         ; w25q32:w25q32|spi:spi_inst|out_data[5]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 8.889      ;
; 41.031 ; w25q32:w25q32|spi:spi_inst|j[23]        ; w25q32:w25q32|spi:spi_inst|state[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 8.898      ;
; 41.042 ; w25q32:w25q32|spi:spi_inst|j[23]        ; w25q32:w25q32|spi:spi_inst|out_data[7]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 8.878      ;
; 41.043 ; w25q32:w25q32|spi:spi_inst|j[23]        ; w25q32:w25q32|spi:spi_inst|out_data[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 8.877      ;
; 41.044 ; w25q32:w25q32|spi:spi_inst|j[23]        ; w25q32:w25q32|spi:spi_inst|out_data[4]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 8.876      ;
; 41.044 ; w25q32:w25q32|spi:spi_inst|j[23]        ; w25q32:w25q32|spi:spi_inst|out_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 8.876      ;
; 41.045 ; w25q32:w25q32|spi:spi_inst|j[23]        ; w25q32:w25q32|spi:spi_inst|out_data[6]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 8.875      ;
; 41.046 ; w25q32:w25q32|spi:spi_inst|j[23]        ; w25q32:w25q32|spi:spi_inst|out_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 8.874      ;
; 41.050 ; w25q32:w25q32|spi:spi_inst|j[23]        ; w25q32:w25q32|spi:spi_inst|out_data[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 8.870      ;
; 41.052 ; w25q32:w25q32|spi:spi_inst|j[23]        ; w25q32:w25q32|spi:spi_inst|out_data[5]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 8.868      ;
; 41.141 ; w25q32:w25q32|spi:spi_inst|j[1]         ; w25q32:w25q32|spi:spi_inst|state[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.063     ; 8.798      ;
; 41.173 ; w25q32:w25q32|spi:spi_inst|j[4]         ; w25q32:w25q32|spi:spi_inst|out_data[7]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.071     ; 8.758      ;
; 41.174 ; w25q32:w25q32|spi:spi_inst|j[4]         ; w25q32:w25q32|spi:spi_inst|out_data[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.071     ; 8.757      ;
+--------+-----------------------------------------+--------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                      ;
+-------+--------------------------------------------+--------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.400 ; w25q32:w25q32|spi:spi_inst|j[28]           ; w25q32:w25q32|spi:spi_inst|j[28]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; w25q32:w25q32|spi:spi_inst|j[23]           ; w25q32:w25q32|spi:spi_inst|j[23]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; w25q32:w25q32|spi:spi_inst|j[24]           ; w25q32:w25q32|spi:spi_inst|j[24]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; w25q32:w25q32|spi:spi_inst|j[25]           ; w25q32:w25q32|spi:spi_inst|j[25]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; w25q32:w25q32|spi:spi_inst|j[26]           ; w25q32:w25q32|spi:spi_inst|j[26]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; w25q32:w25q32|spi:spi_inst|sw_sclk         ; w25q32:w25q32|spi:spi_inst|sw_sclk         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; w25q32:w25q32|spi:spi_inst|sw_ss           ; w25q32:w25q32|spi:spi_inst|sw_ss           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; w25q32:w25q32|spi:spi_inst|rd              ; w25q32:w25q32|spi:spi_inst|rd              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; w25q32:w25q32|spi_data[29]                 ; w25q32:w25q32|spi_data[29]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; w25q32:w25q32|spi_data[2]                  ; w25q32:w25q32|spi_data[2]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; w25q32:w25q32|spi_data[0]                  ; w25q32:w25q32|spi_data[0]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; w25q32:w25q32|spi:spi_inst|out_data[7]     ; w25q32:w25q32|spi:spi_inst|out_data[7]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; w25q32:w25q32|spi:spi_inst|out_data[3]     ; w25q32:w25q32|spi:spi_inst|out_data[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; w25q32:w25q32|spi:spi_inst|out_data[4]     ; w25q32:w25q32|spi:spi_inst|out_data[4]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; w25q32:w25q32|spi:spi_inst|out_data[6]     ; w25q32:w25q32|spi:spi_inst|out_data[6]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; w25q32:w25q32|spi:spi_inst|out_data[2]     ; w25q32:w25q32|spi:spi_inst|out_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; w25q32:w25q32|spi:spi_inst|out_data[5]     ; w25q32:w25q32|spi:spi_inst|out_data[5]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; w25q32:w25q32|spi:spi_inst|j[0]            ; w25q32:w25q32|spi:spi_inst|j[0]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; w25q32:w25q32|spi:spi_inst|j[1]            ; w25q32:w25q32|spi:spi_inst|j[1]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; w25q32:w25q32|spi:spi_inst|j[4]            ; w25q32:w25q32|spi:spi_inst|j[4]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; w25q32:w25q32|spi:spi_inst|j[6]            ; w25q32:w25q32|spi:spi_inst|j[6]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; w25q32:w25q32|spi:spi_inst|j[7]            ; w25q32:w25q32|spi:spi_inst|j[7]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; w25q32:w25q32|spi:spi_inst|j[8]            ; w25q32:w25q32|spi:spi_inst|j[8]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; w25q32:w25q32|spi:spi_inst|j[9]            ; w25q32:w25q32|spi:spi_inst|j[9]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; w25q32:w25q32|spi:spi_inst|j[10]           ; w25q32:w25q32|spi:spi_inst|j[10]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; w25q32:w25q32|spi:spi_inst|j[11]           ; w25q32:w25q32|spi:spi_inst|j[11]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; w25q32:w25q32|spi:spi_inst|j[12]           ; w25q32:w25q32|spi:spi_inst|j[12]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; w25q32:w25q32|spi:spi_inst|j[13]           ; w25q32:w25q32|spi:spi_inst|j[13]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; w25q32:w25q32|spi:spi_inst|j[14]           ; w25q32:w25q32|spi:spi_inst|j[14]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; w25q32:w25q32|spi:spi_inst|j[15]           ; w25q32:w25q32|spi:spi_inst|j[15]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; w25q32:w25q32|spi:spi_inst|j[16]           ; w25q32:w25q32|spi:spi_inst|j[16]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; w25q32:w25q32|spi:spi_inst|j[17]           ; w25q32:w25q32|spi:spi_inst|j[17]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; w25q32:w25q32|spi:spi_inst|j[20]           ; w25q32:w25q32|spi:spi_inst|j[20]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; w25q32:w25q32|spi:spi_inst|j[21]           ; w25q32:w25q32|spi:spi_inst|j[21]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; w25q32:w25q32|spi:spi_inst|j[22]           ; w25q32:w25q32|spi:spi_inst|j[22]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; w25q32:w25q32|spi:spi_inst|j[27]           ; w25q32:w25q32|spi:spi_inst|j[27]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; w25q32:w25q32|spi:spi_inst|j[30]           ; w25q32:w25q32|spi:spi_inst|j[30]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; w25q32:w25q32|spi:spi_inst|j[31]           ; w25q32:w25q32|spi:spi_inst|j[31]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; w25q32:w25q32|spi:spi_inst|out_data[0]     ; w25q32:w25q32|spi:spi_inst|out_data[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; w25q32:w25q32|spi:spi_inst|out_data[1]     ; w25q32:w25q32|spi:spi_inst|out_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; w25q32:w25q32|op[0]                        ; w25q32:w25q32|op[0]                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; max7219:max7219_inst|i[27]                 ; max7219:max7219_inst|i[27]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; max7219:max7219_inst|i[25]                 ; max7219:max7219_inst|i[25]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; max7219:max7219_inst|i[24]                 ; max7219:max7219_inst|i[24]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; max7219:max7219_inst|i[19]                 ; max7219:max7219_inst|i[19]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; max7219:max7219_inst|i[18]                 ; max7219:max7219_inst|i[18]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; max7219:max7219_inst|i[17]                 ; max7219:max7219_inst|i[17]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; max7219:max7219_inst|i[16]                 ; max7219:max7219_inst|i[16]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; max7219:max7219_inst|i[15]                 ; max7219:max7219_inst|i[15]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; max7219:max7219_inst|i[14]                 ; max7219:max7219_inst|i[14]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; max7219:max7219_inst|i[13]                 ; max7219:max7219_inst|i[13]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; max7219:max7219_inst|i[12]                 ; max7219:max7219_inst|i[12]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; max7219:max7219_inst|spi:spi_inst|_if.mosi ; max7219:max7219_inst|spi:spi_inst|_if.mosi ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; max7219:max7219_inst|spi:spi_inst|rd       ; max7219:max7219_inst|spi:spi_inst|rd       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; max7219:max7219_inst|spi:spi_inst|state[1] ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; max7219:max7219_inst|spi:spi_inst|sw_ss    ; max7219:max7219_inst|spi:spi_inst|sw_ss    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; max7219:max7219_inst|i[26]                 ; max7219:max7219_inst|i[26]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; max7219:max7219_inst|i[28]                 ; max7219:max7219_inst|i[28]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; max7219:max7219_inst|i[29]                 ; max7219:max7219_inst|i[29]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; max7219:max7219_inst|i[30]                 ; max7219:max7219_inst|i[30]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; max7219:max7219_inst|i[31]                 ; max7219:max7219_inst|i[31]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; max7219:max7219_inst|st[0]                 ; max7219:max7219_inst|st[0]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; w25q32:w25q32|st[0]                        ; w25q32:w25q32|st[0]                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; max7219:max7219_inst|i[23]                 ; max7219:max7219_inst|i[23]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; max7219:max7219_inst|i[22]                 ; max7219:max7219_inst|i[22]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; max7219:max7219_inst|i[21]                 ; max7219:max7219_inst|i[21]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; max7219:max7219_inst|i[20]                 ; max7219:max7219_inst|i[20]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; max7219:max7219_inst|i[4]                  ; max7219:max7219_inst|i[4]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; max7219:max7219_inst|i[7]                  ; max7219:max7219_inst|i[7]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; max7219:max7219_inst|i[6]                  ; max7219:max7219_inst|i[6]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; max7219:max7219_inst|i[5]                  ; max7219:max7219_inst|i[5]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; max7219:max7219_inst|i[11]                 ; max7219:max7219_inst|i[11]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; max7219:max7219_inst|i[10]                 ; max7219:max7219_inst|i[10]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; max7219:max7219_inst|i[8]                  ; max7219:max7219_inst|i[8]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; max7219:max7219_inst|i[9]                  ; max7219:max7219_inst|i[9]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; max7219:max7219_inst|spi:spi_inst|sw_sclk  ; max7219:max7219_inst|spi:spi_inst|sw_sclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.416 ; w25q32:w25q32|val[1]                       ; w25q32:w25q32|val[1]                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; w25q32:w25q32|val[0]                       ; w25q32:w25q32|val[0]                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; w25q32:w25q32|spi:spi_inst|state[1]        ; w25q32:w25q32|spi:spi_inst|state[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; max7219:max7219_inst|spi:spi_inst|state[0] ; max7219:max7219_inst|spi:spi_inst|state[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.470 ; w25q32:w25q32|data[7]                      ; w25q32:w25q32|data[7]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.523 ; max7219:max7219_inst|spi:spi_inst|state[0] ; max7219:max7219_inst|spi:spi_inst|j[23]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.790      ;
; 0.524 ; max7219:max7219_inst|spi:spi_inst|state[0] ; max7219:max7219_inst|spi:spi_inst|sw_ss    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.791      ;
; 0.525 ; max7219:max7219_inst|spi:spi_inst|state[0] ; max7219:max7219_inst|spi:spi_inst|j[19]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.792      ;
; 0.528 ; max7219:max7219_inst|spi:spi_inst|state[0] ; max7219:max7219_inst|spi:spi_inst|j[21]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.795      ;
; 0.530 ; max7219:max7219_inst|spi:spi_inst|state[0] ; max7219:max7219_inst|spi:spi_inst|j[16]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.797      ;
; 0.530 ; max7219:max7219_inst|spi:spi_inst|state[0] ; max7219:max7219_inst|spi:spi_inst|j[17]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.797      ;
; 0.531 ; max7219:max7219_inst|spi:spi_inst|state[0] ; max7219:max7219_inst|spi:spi_inst|j[18]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.798      ;
; 0.532 ; max7219:max7219_inst|spi:spi_inst|state[1] ; max7219:max7219_inst|spi:spi_inst|i[7]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.799      ;
; 0.532 ; max7219:max7219_inst|spi:spi_inst|state[1] ; max7219:max7219_inst|spi:spi_inst|i[11]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.799      ;
; 0.532 ; max7219:max7219_inst|spi:spi_inst|state[0] ; max7219:max7219_inst|spi:spi_inst|j[22]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.799      ;
; 0.534 ; max7219:max7219_inst|spi:spi_inst|state[0] ; max7219:max7219_inst|spi:spi_inst|j[20]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.801      ;
; 0.615 ; w25q32:w25q32|mem_data[5]                  ; max7219:max7219_inst|val[1][1]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.883      ;
; 0.618 ; w25q32:w25q32|addr_wr[9]                   ; w25q32:w25q32|spi_data[17]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.885      ;
; 0.619 ; w25q32:w25q32|addr_wr[11]                  ; w25q32:w25q32|spi_data[19]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.886      ;
; 0.625 ; w25q32:w25q32|data[7]                      ; w25q32:w25q32|spi_data[7]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.893      ;
; 0.627 ; w25q32:w25q32|addr_rd[19]                  ; w25q32:w25q32|spi_data[19]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.897      ;
; 0.637 ; w25q32:w25q32|addr_rd[14]                  ; w25q32:w25q32|addr_data[14]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.905      ;
; 0.644 ; w25q32:w25q32|spi:spi_inst|out_data[5]     ; w25q32:w25q32|mem_data[5]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.912      ;
; 0.645 ; w25q32:w25q32|spi:spi_inst|out_data[7]     ; w25q32:w25q32|mem_data[7]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.913      ;
+-------+--------------------------------------------+--------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 43.970 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.186 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; osc                                                  ; 9.594  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 24.796 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                   ;
+--------+-----------------------------------------+--------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+--------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 43.970 ; max7219:max7219_inst|spi:spi_inst|j[24] ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.037     ; 5.980      ;
; 44.035 ; max7219:max7219_inst|spi:spi_inst|j[12] ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.051     ; 5.901      ;
; 44.038 ; max7219:max7219_inst|spi:spi_inst|j[15] ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.051     ; 5.898      ;
; 44.039 ; max7219:max7219_inst|spi:spi_inst|j[27] ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.037     ; 5.911      ;
; 44.054 ; max7219:max7219_inst|spi:spi_inst|j[26] ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.037     ; 5.896      ;
; 44.110 ; max7219:max7219_inst|spi:spi_inst|j[28] ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.037     ; 5.840      ;
; 44.110 ; max7219:max7219_inst|spi:spi_inst|j[31] ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.037     ; 5.840      ;
; 44.120 ; max7219:max7219_inst|spi:spi_inst|j[14] ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.051     ; 5.816      ;
; 44.156 ; max7219:max7219_inst|spi:spi_inst|j[11] ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.051     ; 5.780      ;
; 44.163 ; max7219:max7219_inst|spi:spi_inst|j[10] ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.051     ; 5.773      ;
; 44.194 ; max7219:max7219_inst|spi:spi_inst|j[30] ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.037     ; 5.756      ;
; 44.195 ; max7219:max7219_inst|spi:spi_inst|j[25] ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.037     ; 5.755      ;
; 44.195 ; max7219:max7219_inst|spi:spi_inst|j[13] ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.051     ; 5.741      ;
; 44.226 ; max7219:max7219_inst|spi:spi_inst|j[20] ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.039     ; 5.722      ;
; 44.233 ; max7219:max7219_inst|spi:spi_inst|j[23] ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.039     ; 5.715      ;
; 44.240 ; max7219:max7219_inst|spi:spi_inst|j[8]  ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.051     ; 5.696      ;
; 44.246 ; max7219:max7219_inst|spi:spi_inst|j[7]  ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.046     ; 5.695      ;
; 44.266 ; max7219:max7219_inst|spi:spi_inst|j[29] ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.037     ; 5.684      ;
; 44.311 ; max7219:max7219_inst|spi:spi_inst|j[22] ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.039     ; 5.637      ;
; 44.315 ; max7219:max7219_inst|spi:spi_inst|j[9]  ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.051     ; 5.621      ;
; 44.383 ; max7219:max7219_inst|spi:spi_inst|j[19] ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.039     ; 5.565      ;
; 44.385 ; max7219:max7219_inst|spi:spi_inst|j[18] ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.039     ; 5.563      ;
; 44.386 ; max7219:max7219_inst|spi:spi_inst|j[21] ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.039     ; 5.562      ;
; 44.451 ; max7219:max7219_inst|spi:spi_inst|j[5]  ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.046     ; 5.490      ;
; 44.465 ; max7219:max7219_inst|spi:spi_inst|j[17] ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.039     ; 5.483      ;
; 44.529 ; max7219:max7219_inst|spi:spi_inst|j[1]  ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.046     ; 5.412      ;
; 44.529 ; max7219:max7219_inst|spi:spi_inst|j[6]  ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.046     ; 5.412      ;
; 44.536 ; max7219:max7219_inst|spi:spi_inst|j[0]  ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.046     ; 5.405      ;
; 44.538 ; max7219:max7219_inst|spi:spi_inst|j[16] ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.039     ; 5.410      ;
; 44.605 ; max7219:max7219_inst|spi:spi_inst|j[4]  ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.046     ; 5.336      ;
; 44.616 ; max7219:max7219_inst|spi:spi_inst|j[2]  ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.046     ; 5.325      ;
; 44.689 ; max7219:max7219_inst|spi:spi_inst|j[3]  ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.046     ; 5.252      ;
; 44.699 ; max7219:max7219_inst|spi:spi_inst|rd    ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 5.246      ;
; 45.037 ; w25q32:w25q32|spi:spi_inst|i[1]         ; w25q32:w25q32|spi:spi_inst|_if.mosi        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.038     ; 4.912      ;
; 45.073 ; w25q32:w25q32|spi:spi_inst|i[0]         ; w25q32:w25q32|spi:spi_inst|_if.mosi        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.038     ; 4.876      ;
; 45.140 ; w25q32:w25q32|spi:spi_inst|i[2]         ; w25q32:w25q32|spi:spi_inst|_if.mosi        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.038     ; 4.809      ;
; 45.360 ; w25q32:w25q32|spi:spi_inst|i[3]         ; w25q32:w25q32|spi:spi_inst|_if.mosi        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.038     ; 4.589      ;
; 45.517 ; w25q32:w25q32|spi:spi_inst|j[3]         ; w25q32:w25q32|spi:spi_inst|out_data[7]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.044     ; 4.426      ;
; 45.519 ; w25q32:w25q32|spi:spi_inst|j[3]         ; w25q32:w25q32|spi:spi_inst|out_data[4]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.044     ; 4.424      ;
; 45.519 ; w25q32:w25q32|spi:spi_inst|j[3]         ; w25q32:w25q32|spi:spi_inst|out_data[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.044     ; 4.424      ;
; 45.520 ; w25q32:w25q32|spi:spi_inst|j[3]         ; w25q32:w25q32|spi:spi_inst|out_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.044     ; 4.423      ;
; 45.521 ; w25q32:w25q32|spi:spi_inst|j[3]         ; w25q32:w25q32|spi:spi_inst|out_data[6]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.044     ; 4.422      ;
; 45.522 ; w25q32:w25q32|spi:spi_inst|j[3]         ; w25q32:w25q32|spi:spi_inst|out_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.044     ; 4.421      ;
; 45.527 ; w25q32:w25q32|spi:spi_inst|j[3]         ; w25q32:w25q32|spi:spi_inst|out_data[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.044     ; 4.416      ;
; 45.528 ; w25q32:w25q32|spi:spi_inst|j[3]         ; w25q32:w25q32|spi:spi_inst|out_data[5]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.044     ; 4.415      ;
; 45.580 ; w25q32:w25q32|spi:spi_inst|j[19]        ; w25q32:w25q32|spi:spi_inst|out_data[7]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.038     ; 4.369      ;
; 45.582 ; w25q32:w25q32|spi:spi_inst|j[19]        ; w25q32:w25q32|spi:spi_inst|out_data[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.038     ; 4.367      ;
; 45.582 ; w25q32:w25q32|spi:spi_inst|j[19]        ; w25q32:w25q32|spi:spi_inst|out_data[4]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.038     ; 4.367      ;
; 45.583 ; w25q32:w25q32|spi:spi_inst|j[19]        ; w25q32:w25q32|spi:spi_inst|out_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.038     ; 4.366      ;
; 45.584 ; w25q32:w25q32|spi:spi_inst|j[19]        ; w25q32:w25q32|spi:spi_inst|out_data[6]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.038     ; 4.365      ;
; 45.585 ; w25q32:w25q32|spi:spi_inst|j[19]        ; w25q32:w25q32|spi:spi_inst|out_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.038     ; 4.364      ;
; 45.590 ; w25q32:w25q32|spi:spi_inst|j[19]        ; w25q32:w25q32|spi:spi_inst|out_data[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.038     ; 4.359      ;
; 45.591 ; w25q32:w25q32|spi:spi_inst|j[19]        ; w25q32:w25q32|spi:spi_inst|out_data[5]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.038     ; 4.358      ;
; 45.630 ; w25q32:w25q32|spi:spi_inst|j[19]        ; w25q32:w25q32|spi:spi_inst|state[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.031     ; 4.326      ;
; 45.668 ; w25q32:w25q32|spi:spi_inst|j[1]         ; w25q32:w25q32|spi:spi_inst|out_data[7]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.038     ; 4.281      ;
; 45.670 ; w25q32:w25q32|spi:spi_inst|j[1]         ; w25q32:w25q32|spi:spi_inst|out_data[4]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.038     ; 4.279      ;
; 45.670 ; w25q32:w25q32|spi:spi_inst|j[1]         ; w25q32:w25q32|spi:spi_inst|out_data[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.038     ; 4.279      ;
; 45.671 ; w25q32:w25q32|spi:spi_inst|j[1]         ; w25q32:w25q32|spi:spi_inst|out_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.038     ; 4.278      ;
; 45.672 ; w25q32:w25q32|spi:spi_inst|j[1]         ; w25q32:w25q32|spi:spi_inst|out_data[6]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.038     ; 4.277      ;
; 45.673 ; w25q32:w25q32|spi:spi_inst|j[1]         ; w25q32:w25q32|spi:spi_inst|out_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.038     ; 4.276      ;
; 45.678 ; w25q32:w25q32|spi:spi_inst|j[1]         ; w25q32:w25q32|spi:spi_inst|out_data[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.038     ; 4.271      ;
; 45.679 ; w25q32:w25q32|spi:spi_inst|j[1]         ; w25q32:w25q32|spi:spi_inst|out_data[5]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.038     ; 4.270      ;
; 45.713 ; w25q32:w25q32|spi:spi_inst|j[3]         ; w25q32:w25q32|spi:spi_inst|state[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.037     ; 4.237      ;
; 45.716 ; w25q32:w25q32|spi:spi_inst|j[5]         ; w25q32:w25q32|spi:spi_inst|out_data[7]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.044     ; 4.227      ;
; 45.718 ; w25q32:w25q32|spi:spi_inst|j[5]         ; w25q32:w25q32|spi:spi_inst|out_data[4]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.044     ; 4.225      ;
; 45.718 ; w25q32:w25q32|spi:spi_inst|j[5]         ; w25q32:w25q32|spi:spi_inst|out_data[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.044     ; 4.225      ;
; 45.719 ; w25q32:w25q32|spi:spi_inst|j[5]         ; w25q32:w25q32|spi:spi_inst|out_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.044     ; 4.224      ;
; 45.720 ; w25q32:w25q32|spi:spi_inst|j[5]         ; w25q32:w25q32|spi:spi_inst|out_data[6]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.044     ; 4.223      ;
; 45.721 ; w25q32:w25q32|spi:spi_inst|j[5]         ; w25q32:w25q32|spi:spi_inst|out_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.044     ; 4.222      ;
; 45.726 ; w25q32:w25q32|spi:spi_inst|j[5]         ; w25q32:w25q32|spi:spi_inst|out_data[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.044     ; 4.217      ;
; 45.727 ; w25q32:w25q32|spi:spi_inst|j[5]         ; w25q32:w25q32|spi:spi_inst|out_data[5]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.044     ; 4.216      ;
; 45.729 ; w25q32:w25q32|spi:spi_inst|j[0]         ; w25q32:w25q32|spi:spi_inst|out_data[7]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.038     ; 4.220      ;
; 45.731 ; w25q32:w25q32|spi:spi_inst|j[0]         ; w25q32:w25q32|spi:spi_inst|out_data[4]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.038     ; 4.218      ;
; 45.731 ; w25q32:w25q32|spi:spi_inst|j[0]         ; w25q32:w25q32|spi:spi_inst|out_data[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.038     ; 4.218      ;
; 45.732 ; w25q32:w25q32|spi:spi_inst|j[0]         ; w25q32:w25q32|spi:spi_inst|out_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.038     ; 4.217      ;
; 45.733 ; w25q32:w25q32|spi:spi_inst|j[0]         ; w25q32:w25q32|spi:spi_inst|out_data[6]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.038     ; 4.216      ;
; 45.734 ; w25q32:w25q32|spi:spi_inst|j[0]         ; w25q32:w25q32|spi:spi_inst|out_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.038     ; 4.215      ;
; 45.739 ; w25q32:w25q32|spi:spi_inst|j[0]         ; w25q32:w25q32|spi:spi_inst|out_data[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.038     ; 4.210      ;
; 45.740 ; w25q32:w25q32|spi:spi_inst|j[0]         ; w25q32:w25q32|spi:spi_inst|out_data[5]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.038     ; 4.209      ;
; 45.746 ; w25q32:w25q32|spi:spi_inst|j[18]        ; w25q32:w25q32|spi:spi_inst|out_data[7]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.038     ; 4.203      ;
; 45.748 ; w25q32:w25q32|spi:spi_inst|j[18]        ; w25q32:w25q32|spi:spi_inst|out_data[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.038     ; 4.201      ;
; 45.748 ; w25q32:w25q32|spi:spi_inst|j[18]        ; w25q32:w25q32|spi:spi_inst|out_data[4]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.038     ; 4.201      ;
; 45.749 ; w25q32:w25q32|spi:spi_inst|j[18]        ; w25q32:w25q32|spi:spi_inst|out_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.038     ; 4.200      ;
; 45.750 ; w25q32:w25q32|spi:spi_inst|j[18]        ; w25q32:w25q32|spi:spi_inst|out_data[6]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.038     ; 4.199      ;
; 45.751 ; w25q32:w25q32|spi:spi_inst|j[18]        ; w25q32:w25q32|spi:spi_inst|out_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.038     ; 4.198      ;
; 45.756 ; w25q32:w25q32|spi:spi_inst|j[18]        ; w25q32:w25q32|spi:spi_inst|out_data[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.038     ; 4.193      ;
; 45.757 ; w25q32:w25q32|spi:spi_inst|j[18]        ; w25q32:w25q32|spi:spi_inst|out_data[5]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.038     ; 4.192      ;
; 45.796 ; w25q32:w25q32|spi:spi_inst|j[18]        ; w25q32:w25q32|spi:spi_inst|state[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.031     ; 4.160      ;
; 45.864 ; w25q32:w25q32|spi:spi_inst|j[23]        ; w25q32:w25q32|spi:spi_inst|out_data[7]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.044     ; 4.079      ;
; 45.864 ; w25q32:w25q32|spi:spi_inst|j[1]         ; w25q32:w25q32|spi:spi_inst|state[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.031     ; 4.092      ;
; 45.866 ; w25q32:w25q32|spi:spi_inst|j[23]        ; w25q32:w25q32|spi:spi_inst|out_data[4]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.044     ; 4.077      ;
; 45.866 ; w25q32:w25q32|spi:spi_inst|j[23]        ; w25q32:w25q32|spi:spi_inst|out_data[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.044     ; 4.077      ;
; 45.867 ; w25q32:w25q32|spi:spi_inst|j[23]        ; w25q32:w25q32|spi:spi_inst|out_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.044     ; 4.076      ;
; 45.868 ; w25q32:w25q32|spi:spi_inst|j[23]        ; w25q32:w25q32|spi:spi_inst|out_data[6]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.044     ; 4.075      ;
; 45.869 ; w25q32:w25q32|spi:spi_inst|j[23]        ; w25q32:w25q32|spi:spi_inst|out_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.044     ; 4.074      ;
; 45.871 ; w25q32:w25q32|spi:spi_inst|j[4]         ; w25q32:w25q32|spi:spi_inst|out_data[7]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.038     ; 4.078      ;
; 45.873 ; w25q32:w25q32|spi:spi_inst|j[4]         ; w25q32:w25q32|spi:spi_inst|out_data[4]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.038     ; 4.076      ;
; 45.873 ; w25q32:w25q32|spi:spi_inst|j[4]         ; w25q32:w25q32|spi:spi_inst|out_data[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.038     ; 4.076      ;
; 45.874 ; w25q32:w25q32|spi:spi_inst|j[4]         ; w25q32:w25q32|spi:spi_inst|out_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.038     ; 4.075      ;
; 45.874 ; w25q32:w25q32|spi:spi_inst|j[23]        ; w25q32:w25q32|spi:spi_inst|out_data[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.044     ; 4.069      ;
+--------+-----------------------------------------+--------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                      ;
+-------+--------------------------------------------+--------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.186 ; w25q32:w25q32|spi:spi_inst|sw_sclk         ; w25q32:w25q32|spi:spi_inst|sw_sclk         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; w25q32:w25q32|spi:spi_inst|sw_ss           ; w25q32:w25q32|spi:spi_inst|sw_ss           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; w25q32:w25q32|spi:spi_inst|rd              ; w25q32:w25q32|spi:spi_inst|rd              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; w25q32:w25q32|spi_data[29]                 ; w25q32:w25q32|spi_data[29]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; w25q32:w25q32|spi_data[2]                  ; w25q32:w25q32|spi_data[2]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; w25q32:w25q32|spi_data[0]                  ; w25q32:w25q32|spi_data[0]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; w25q32:w25q32|spi:spi_inst|j[28]           ; w25q32:w25q32|spi:spi_inst|j[28]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; w25q32:w25q32|spi:spi_inst|j[4]            ; w25q32:w25q32|spi:spi_inst|j[4]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; w25q32:w25q32|spi:spi_inst|j[9]            ; w25q32:w25q32|spi:spi_inst|j[9]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; w25q32:w25q32|spi:spi_inst|j[10]           ; w25q32:w25q32|spi:spi_inst|j[10]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; w25q32:w25q32|spi:spi_inst|j[11]           ; w25q32:w25q32|spi:spi_inst|j[11]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; w25q32:w25q32|spi:spi_inst|j[12]           ; w25q32:w25q32|spi:spi_inst|j[12]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; w25q32:w25q32|spi:spi_inst|j[13]           ; w25q32:w25q32|spi:spi_inst|j[13]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; w25q32:w25q32|spi:spi_inst|j[14]           ; w25q32:w25q32|spi:spi_inst|j[14]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; w25q32:w25q32|spi:spi_inst|j[15]           ; w25q32:w25q32|spi:spi_inst|j[15]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; w25q32:w25q32|spi:spi_inst|j[23]           ; w25q32:w25q32|spi:spi_inst|j[23]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; w25q32:w25q32|spi:spi_inst|j[24]           ; w25q32:w25q32|spi:spi_inst|j[24]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; w25q32:w25q32|spi:spi_inst|j[25]           ; w25q32:w25q32|spi:spi_inst|j[25]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; w25q32:w25q32|spi:spi_inst|j[26]           ; w25q32:w25q32|spi:spi_inst|j[26]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; w25q32:w25q32|spi:spi_inst|j[30]           ; w25q32:w25q32|spi:spi_inst|j[30]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; w25q32:w25q32|spi:spi_inst|j[31]           ; w25q32:w25q32|spi:spi_inst|j[31]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; w25q32:w25q32|op[0]                        ; w25q32:w25q32|op[0]                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; max7219:max7219_inst|spi:spi_inst|sw_sclk  ; max7219:max7219_inst|spi:spi_inst|sw_sclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; max7219:max7219_inst|spi:spi_inst|_if.mosi ; max7219:max7219_inst|spi:spi_inst|_if.mosi ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; max7219:max7219_inst|spi:spi_inst|rd       ; max7219:max7219_inst|spi:spi_inst|rd       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; max7219:max7219_inst|spi:spi_inst|state[1] ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; max7219:max7219_inst|spi:spi_inst|sw_ss    ; max7219:max7219_inst|spi:spi_inst|sw_ss    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; max7219:max7219_inst|i[26]                 ; max7219:max7219_inst|i[26]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; max7219:max7219_inst|i[28]                 ; max7219:max7219_inst|i[28]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; max7219:max7219_inst|i[29]                 ; max7219:max7219_inst|i[29]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; max7219:max7219_inst|i[30]                 ; max7219:max7219_inst|i[30]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; max7219:max7219_inst|i[31]                 ; max7219:max7219_inst|i[31]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; max7219:max7219_inst|st[0]                 ; max7219:max7219_inst|st[0]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; w25q32:w25q32|spi:spi_inst|out_data[7]     ; w25q32:w25q32|spi:spi_inst|out_data[7]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; w25q32:w25q32|spi:spi_inst|out_data[3]     ; w25q32:w25q32|spi:spi_inst|out_data[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; w25q32:w25q32|spi:spi_inst|out_data[4]     ; w25q32:w25q32|spi:spi_inst|out_data[4]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; w25q32:w25q32|spi:spi_inst|out_data[6]     ; w25q32:w25q32|spi:spi_inst|out_data[6]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; w25q32:w25q32|spi:spi_inst|out_data[2]     ; w25q32:w25q32|spi:spi_inst|out_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; w25q32:w25q32|spi:spi_inst|out_data[5]     ; w25q32:w25q32|spi:spi_inst|out_data[5]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; w25q32:w25q32|spi:spi_inst|j[0]            ; w25q32:w25q32|spi:spi_inst|j[0]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; w25q32:w25q32|spi:spi_inst|j[1]            ; w25q32:w25q32|spi:spi_inst|j[1]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; w25q32:w25q32|spi:spi_inst|j[6]            ; w25q32:w25q32|spi:spi_inst|j[6]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; w25q32:w25q32|spi:spi_inst|j[7]            ; w25q32:w25q32|spi:spi_inst|j[7]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; w25q32:w25q32|spi:spi_inst|j[8]            ; w25q32:w25q32|spi:spi_inst|j[8]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; w25q32:w25q32|spi:spi_inst|j[16]           ; w25q32:w25q32|spi:spi_inst|j[16]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; w25q32:w25q32|spi:spi_inst|j[17]           ; w25q32:w25q32|spi:spi_inst|j[17]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; w25q32:w25q32|spi:spi_inst|j[20]           ; w25q32:w25q32|spi:spi_inst|j[20]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; w25q32:w25q32|spi:spi_inst|j[21]           ; w25q32:w25q32|spi:spi_inst|j[21]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; w25q32:w25q32|spi:spi_inst|j[22]           ; w25q32:w25q32|spi:spi_inst|j[22]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; w25q32:w25q32|spi:spi_inst|j[27]           ; w25q32:w25q32|spi:spi_inst|j[27]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; w25q32:w25q32|spi:spi_inst|out_data[0]     ; w25q32:w25q32|spi:spi_inst|out_data[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; w25q32:w25q32|spi:spi_inst|out_data[1]     ; w25q32:w25q32|spi:spi_inst|out_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; w25q32:w25q32|st[0]                        ; w25q32:w25q32|st[0]                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; max7219:max7219_inst|i[27]                 ; max7219:max7219_inst|i[27]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; max7219:max7219_inst|i[25]                 ; max7219:max7219_inst|i[25]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; max7219:max7219_inst|i[24]                 ; max7219:max7219_inst|i[24]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; max7219:max7219_inst|i[23]                 ; max7219:max7219_inst|i[23]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; max7219:max7219_inst|i[22]                 ; max7219:max7219_inst|i[22]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; max7219:max7219_inst|i[21]                 ; max7219:max7219_inst|i[21]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; max7219:max7219_inst|i[20]                 ; max7219:max7219_inst|i[20]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; max7219:max7219_inst|i[19]                 ; max7219:max7219_inst|i[19]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; max7219:max7219_inst|i[18]                 ; max7219:max7219_inst|i[18]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; max7219:max7219_inst|i[17]                 ; max7219:max7219_inst|i[17]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; max7219:max7219_inst|i[16]                 ; max7219:max7219_inst|i[16]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; max7219:max7219_inst|i[15]                 ; max7219:max7219_inst|i[15]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; max7219:max7219_inst|i[14]                 ; max7219:max7219_inst|i[14]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; max7219:max7219_inst|i[13]                 ; max7219:max7219_inst|i[13]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; max7219:max7219_inst|i[12]                 ; max7219:max7219_inst|i[12]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; max7219:max7219_inst|i[4]                  ; max7219:max7219_inst|i[4]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; max7219:max7219_inst|i[7]                  ; max7219:max7219_inst|i[7]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; max7219:max7219_inst|i[6]                  ; max7219:max7219_inst|i[6]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; max7219:max7219_inst|i[5]                  ; max7219:max7219_inst|i[5]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; max7219:max7219_inst|i[11]                 ; max7219:max7219_inst|i[11]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; max7219:max7219_inst|i[10]                 ; max7219:max7219_inst|i[10]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; max7219:max7219_inst|i[8]                  ; max7219:max7219_inst|i[8]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; max7219:max7219_inst|i[9]                  ; max7219:max7219_inst|i[9]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; w25q32:w25q32|spi:spi_inst|state[1]        ; w25q32:w25q32|spi:spi_inst|state[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; max7219:max7219_inst|spi:spi_inst|state[0] ; max7219:max7219_inst|spi:spi_inst|state[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; w25q32:w25q32|val[1]                       ; w25q32:w25q32|val[1]                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; w25q32:w25q32|val[0]                       ; w25q32:w25q32|val[0]                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.205 ; w25q32:w25q32|data[7]                      ; w25q32:w25q32|data[7]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.236 ; max7219:max7219_inst|spi:spi_inst|state[0] ; max7219:max7219_inst|spi:spi_inst|j[23]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.356      ;
; 0.238 ; max7219:max7219_inst|spi:spi_inst|state[0] ; max7219:max7219_inst|spi:spi_inst|sw_ss    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.358      ;
; 0.239 ; max7219:max7219_inst|spi:spi_inst|state[0] ; max7219:max7219_inst|spi:spi_inst|j[19]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.359      ;
; 0.241 ; max7219:max7219_inst|spi:spi_inst|state[1] ; max7219:max7219_inst|spi:spi_inst|i[7]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.361      ;
; 0.241 ; max7219:max7219_inst|spi:spi_inst|state[1] ; max7219:max7219_inst|spi:spi_inst|i[11]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.361      ;
; 0.243 ; max7219:max7219_inst|spi:spi_inst|state[0] ; max7219:max7219_inst|spi:spi_inst|j[21]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.363      ;
; 0.244 ; max7219:max7219_inst|spi:spi_inst|state[0] ; max7219:max7219_inst|spi:spi_inst|j[16]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.364      ;
; 0.244 ; max7219:max7219_inst|spi:spi_inst|state[0] ; max7219:max7219_inst|spi:spi_inst|j[17]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.364      ;
; 0.245 ; max7219:max7219_inst|spi:spi_inst|state[0] ; max7219:max7219_inst|spi:spi_inst|j[18]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.365      ;
; 0.245 ; max7219:max7219_inst|spi:spi_inst|state[0] ; max7219:max7219_inst|spi:spi_inst|j[22]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.365      ;
; 0.246 ; max7219:max7219_inst|spi:spi_inst|state[0] ; max7219:max7219_inst|spi:spi_inst|j[20]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.366      ;
; 0.263 ; w25q32:w25q32|mem_data[5]                  ; max7219:max7219_inst|val[1][1]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.383      ;
; 0.265 ; w25q32:w25q32|addr_wr[9]                   ; w25q32:w25q32|spi_data[17]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.385      ;
; 0.266 ; w25q32:w25q32|spi:spi_inst|out_data[5]     ; w25q32:w25q32|mem_data[5]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.386      ;
; 0.266 ; w25q32:w25q32|addr_wr[11]                  ; w25q32:w25q32|spi_data[19]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.386      ;
; 0.267 ; w25q32:w25q32|spi:spi_inst|out_data[3]     ; w25q32:w25q32|mem_data[3]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; w25q32:w25q32|spi:spi_inst|out_data[7]     ; w25q32:w25q32|mem_data[7]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.388      ;
; 0.269 ; w25q32:w25q32|data[7]                      ; w25q32:w25q32|spi_data[7]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.390      ;
; 0.271 ; w25q32:w25q32|addr_rd[19]                  ; w25q32:w25q32|spi_data[19]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.393      ;
+-------+--------------------------------------------+--------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; 35.972 ; 0.186 ; N/A      ; N/A     ; 9.594               ;
;  osc                                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 9.594               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 35.972 ; 0.186 ; N/A      ; N/A     ; 24.715              ;
; Design-wide TNS                                       ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  osc                                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin              ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; spi_max7219.mosi ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spi_max7219.ss   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spi_max7219.sclk ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spi_w25q32.mosi  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spi_w25q32.ss    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spi_w25q32.sclk  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; spi_max7219.miso        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; osc                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; spi_w25q32.miso         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; spi_max7219.mosi ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; spi_max7219.ss   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; spi_max7219.sclk ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; spi_w25q32.mosi  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; spi_w25q32.ss    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; spi_w25q32.sclk  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; spi_max7219.mosi ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; spi_max7219.ss   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; spi_max7219.sclk ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; spi_w25q32.mosi  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; spi_w25q32.ss    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; spi_w25q32.sclk  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; spi_max7219.mosi ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; spi_max7219.ss   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; spi_max7219.sclk ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; spi_w25q32.mosi  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; spi_w25q32.ss    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; spi_w25q32.sclk  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 64984    ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 64984    ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 8     ; 8    ;
; Unconstrained Output Ports      ; 6     ; 6    ;
; Unconstrained Output Port Paths ; 6     ; 6    ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                  ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; Target                                               ; Clock                                                ; Type      ; Status      ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; osc                                                  ; osc                                                  ; Base      ; Constrained ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                              ;
+-----------------+--------------------------------------------------------------------------------------+
; Input Port      ; Comment                                                                              ;
+-----------------+--------------------------------------------------------------------------------------+
; spi_w25q32.miso ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; Output Port      ; Comment                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; spi_max7219.mosi ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_max7219.sclk ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_max7219.ss   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_w25q32.mosi  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_w25q32.sclk  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_w25q32.ss    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                              ;
+-----------------+--------------------------------------------------------------------------------------+
; Input Port      ; Comment                                                                              ;
+-----------------+--------------------------------------------------------------------------------------+
; spi_w25q32.miso ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; Output Port      ; Comment                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; spi_max7219.mosi ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_max7219.sclk ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_max7219.ss   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_w25q32.mosi  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_w25q32.sclk  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_w25q32.ss    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Sun Dec 12 17:46:31 2021
Info: Command: quartus_sta spi_top -c spi_top
Info: qsta_default_script.tcl version: #2
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'spi_top.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -multiply_by 2 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[0]} {pll_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 35.972
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    35.972               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.452
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.452               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.934
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.934               0.000 osc 
    Info (332119):    24.715               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 36.632
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    36.632               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.400
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.400               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.943
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.943               0.000 osc 
    Info (332119):    24.715               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 43.970
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    43.970               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.594
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.594               0.000 osc 
    Info (332119):    24.796               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4762 megabytes
    Info: Processing ended: Sun Dec 12 17:46:39 2021
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:05


