
DACC_SINEWAVE_EXAMPLE2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004834  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00404834  00404834  00014834  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009b8  20400000  0040483c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000124  204009b8  004051f4  000209b8  2**2
                  ALLOC
  4 .stack        00002004  20400adc  00405318  000209b8  2**0
                  ALLOC
  5 .heap         00000200  20402ae0  0040731c  000209b8  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209b8  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209e6  2**0
                  CONTENTS, READONLY
  8 .debug_info   00014af5  00000000  00000000  00020a3f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00002b36  00000000  00000000  00035534  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00004582  00000000  00000000  0003806a  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000a98  00000000  00000000  0003c5ec  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000b00  00000000  00000000  0003d084  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  000206d0  00000000  00000000  0003db84  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000b004  00000000  00000000  0005e254  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0009452b  00000000  00000000  00069258  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00002388  00000000  00000000  000fd784  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	e0 2a 40 20 19 0a 40 00 17 0a 40 00 17 0a 40 00     .*@ ..@...@...@.
  400010:	17 0a 40 00 17 0a 40 00 17 0a 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	17 0a 40 00 17 0a 40 00 00 00 00 00 17 0a 40 00     ..@...@.......@.
  40003c:	a5 10 40 00 17 0a 40 00 17 0a 40 00 17 0a 40 00     ..@...@...@...@.
  40004c:	17 0a 40 00 17 0a 40 00 17 0a 40 00 17 0a 40 00     ..@...@...@...@.
  40005c:	17 0a 40 00 17 0a 40 00 00 00 00 00 3d 07 40 00     ..@...@.....=.@.
  40006c:	51 07 40 00 65 07 40 00 17 0a 40 00 17 0a 40 00     Q.@.e.@...@...@.
  40007c:	17 0a 40 00 79 07 40 00 8d 07 40 00 17 0a 40 00     ..@.y.@...@...@.
  40008c:	17 0a 40 00 17 0a 40 00 17 0a 40 00 17 0a 40 00     ..@...@...@...@.
  40009c:	17 0a 40 00 17 0a 40 00 17 0a 40 00 17 0a 40 00     ..@...@...@...@.
  4000ac:	17 0a 40 00 17 0a 40 00 17 0a 40 00 17 0a 40 00     ..@...@...@...@.
  4000bc:	17 0a 40 00 17 0a 40 00 17 0a 40 00 17 0a 40 00     ..@...@...@...@.
  4000cc:	17 0a 40 00 17 0a 40 00 17 0a 40 00 17 0a 40 00     ..@...@...@...@.
  4000dc:	17 0a 40 00 17 0a 40 00 17 0a 40 00 17 0a 40 00     ..@...@...@...@.
  4000ec:	17 0a 40 00 17 0a 40 00 17 0a 40 00 17 0a 40 00     ..@...@...@...@.
  4000fc:	17 0a 40 00 17 0a 40 00 17 0a 40 00 17 0a 40 00     ..@...@...@...@.
  40010c:	17 0a 40 00 17 0a 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 17 0a 40 00 17 0a 40 00 17 0a 40 00     ......@...@...@.
  40012c:	17 0a 40 00 17 0a 40 00 17 0a 40 00 17 0a 40 00     ..@...@...@...@.
  40013c:	17 0a 40 00 17 0a 40 00 17 0a 40 00 17 0a 40 00     ..@...@...@...@.
  40014c:	17 0a 40 00 17 0a 40 00 17 0a 40 00 17 0a 40 00     ..@...@...@...@.
  40015c:	17 0a 40 00 17 0a 40 00 17 0a 40 00                 ..@...@...@.

00400168 <__do_global_dtors_aux>:
  400168:	b510      	push	{r4, lr}
  40016a:	4c05      	ldr	r4, [pc, #20]	; (400180 <__do_global_dtors_aux+0x18>)
  40016c:	7823      	ldrb	r3, [r4, #0]
  40016e:	b933      	cbnz	r3, 40017e <__do_global_dtors_aux+0x16>
  400170:	4b04      	ldr	r3, [pc, #16]	; (400184 <__do_global_dtors_aux+0x1c>)
  400172:	b113      	cbz	r3, 40017a <__do_global_dtors_aux+0x12>
  400174:	4804      	ldr	r0, [pc, #16]	; (400188 <__do_global_dtors_aux+0x20>)
  400176:	f3af 8000 	nop.w
  40017a:	2301      	movs	r3, #1
  40017c:	7023      	strb	r3, [r4, #0]
  40017e:	bd10      	pop	{r4, pc}
  400180:	204009b8 	.word	0x204009b8
  400184:	00000000 	.word	0x00000000
  400188:	0040483c 	.word	0x0040483c

0040018c <frame_dummy>:
  40018c:	4b0c      	ldr	r3, [pc, #48]	; (4001c0 <frame_dummy+0x34>)
  40018e:	b143      	cbz	r3, 4001a2 <frame_dummy+0x16>
  400190:	480c      	ldr	r0, [pc, #48]	; (4001c4 <frame_dummy+0x38>)
  400192:	490d      	ldr	r1, [pc, #52]	; (4001c8 <frame_dummy+0x3c>)
  400194:	b510      	push	{r4, lr}
  400196:	f3af 8000 	nop.w
  40019a:	480c      	ldr	r0, [pc, #48]	; (4001cc <frame_dummy+0x40>)
  40019c:	6803      	ldr	r3, [r0, #0]
  40019e:	b923      	cbnz	r3, 4001aa <frame_dummy+0x1e>
  4001a0:	bd10      	pop	{r4, pc}
  4001a2:	480a      	ldr	r0, [pc, #40]	; (4001cc <frame_dummy+0x40>)
  4001a4:	6803      	ldr	r3, [r0, #0]
  4001a6:	b933      	cbnz	r3, 4001b6 <frame_dummy+0x2a>
  4001a8:	4770      	bx	lr
  4001aa:	4b09      	ldr	r3, [pc, #36]	; (4001d0 <frame_dummy+0x44>)
  4001ac:	2b00      	cmp	r3, #0
  4001ae:	d0f7      	beq.n	4001a0 <frame_dummy+0x14>
  4001b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4001b4:	4718      	bx	r3
  4001b6:	4b06      	ldr	r3, [pc, #24]	; (4001d0 <frame_dummy+0x44>)
  4001b8:	2b00      	cmp	r3, #0
  4001ba:	d0f5      	beq.n	4001a8 <frame_dummy+0x1c>
  4001bc:	4718      	bx	r3
  4001be:	bf00      	nop
  4001c0:	00000000 	.word	0x00000000
  4001c4:	0040483c 	.word	0x0040483c
  4001c8:	204009bc 	.word	0x204009bc
  4001cc:	0040483c 	.word	0x0040483c
  4001d0:	00000000 	.word	0x00000000

004001d4 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4001d4:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX/2);
  4001d6:	4810      	ldr	r0, [pc, #64]	; (400218 <sysclk_init+0x44>)
  4001d8:	4b10      	ldr	r3, [pc, #64]	; (40021c <sysclk_init+0x48>)
  4001da:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4001dc:	213e      	movs	r1, #62	; 0x3e
  4001de:	2000      	movs	r0, #0
  4001e0:	4b0f      	ldr	r3, [pc, #60]	; (400220 <sysclk_init+0x4c>)
  4001e2:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  4001e4:	4c0f      	ldr	r4, [pc, #60]	; (400224 <sysclk_init+0x50>)
  4001e6:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  4001e8:	2800      	cmp	r0, #0
  4001ea:	d0fc      	beq.n	4001e6 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  4001ec:	4b0e      	ldr	r3, [pc, #56]	; (400228 <sysclk_init+0x54>)
  4001ee:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4001f0:	4a0e      	ldr	r2, [pc, #56]	; (40022c <sysclk_init+0x58>)
  4001f2:	4b0f      	ldr	r3, [pc, #60]	; (400230 <sysclk_init+0x5c>)
  4001f4:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  4001f6:	4c0f      	ldr	r4, [pc, #60]	; (400234 <sysclk_init+0x60>)
  4001f8:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  4001fa:	2800      	cmp	r0, #0
  4001fc:	d0fc      	beq.n	4001f8 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4001fe:	2002      	movs	r0, #2
  400200:	4b0d      	ldr	r3, [pc, #52]	; (400238 <sysclk_init+0x64>)
  400202:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400204:	2000      	movs	r0, #0
  400206:	4b0d      	ldr	r3, [pc, #52]	; (40023c <sysclk_init+0x68>)
  400208:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  40020a:	4b0d      	ldr	r3, [pc, #52]	; (400240 <sysclk_init+0x6c>)
  40020c:	4798      	blx	r3

	/* Set a flash wait state depending on the master clock frequency */
	system_init_flash(sysclk_get_cpu_hz() / CONFIG_SYSCLK_DIV);
  40020e:	4802      	ldr	r0, [pc, #8]	; (400218 <sysclk_init+0x44>)
  400210:	4b02      	ldr	r3, [pc, #8]	; (40021c <sysclk_init+0x48>)
  400212:	4798      	blx	r3
  400214:	bd10      	pop	{r4, pc}
  400216:	bf00      	nop
  400218:	08f0d180 	.word	0x08f0d180
  40021c:	00400bed 	.word	0x00400bed
  400220:	0040083d 	.word	0x0040083d
  400224:	00400891 	.word	0x00400891
  400228:	004008a1 	.word	0x004008a1
  40022c:	20183f01 	.word	0x20183f01
  400230:	400e0600 	.word	0x400e0600
  400234:	004008b1 	.word	0x004008b1
  400238:	004007a1 	.word	0x004007a1
  40023c:	004007d9 	.word	0x004007d9
  400240:	00400ae1 	.word	0x00400ae1

00400244 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400244:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  400248:	b980      	cbnz	r0, 40026c <_read+0x28>
  40024a:	460c      	mov	r4, r1
  40024c:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
  40024e:	2a00      	cmp	r2, #0
  400250:	dd0f      	ble.n	400272 <_read+0x2e>
  400252:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  400254:	4e08      	ldr	r6, [pc, #32]	; (400278 <_read+0x34>)
  400256:	4d09      	ldr	r5, [pc, #36]	; (40027c <_read+0x38>)
  400258:	6830      	ldr	r0, [r6, #0]
  40025a:	4621      	mov	r1, r4
  40025c:	682b      	ldr	r3, [r5, #0]
  40025e:	4798      	blx	r3
		ptr++;
  400260:	3401      	adds	r4, #1
	for (; len > 0; --len) {
  400262:	42bc      	cmp	r4, r7
  400264:	d1f8      	bne.n	400258 <_read+0x14>
		nChars++;
	}
	return nChars;
}
  400266:	4640      	mov	r0, r8
  400268:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  40026c:	f04f 38ff 	mov.w	r8, #4294967295
  400270:	e7f9      	b.n	400266 <_read+0x22>
	for (; len > 0; --len) {
  400272:	4680      	mov	r8, r0
  400274:	e7f7      	b.n	400266 <_read+0x22>
  400276:	bf00      	nop
  400278:	20400ab0 	.word	0x20400ab0
  40027c:	20400aa8 	.word	0x20400aa8

00400280 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  400280:	3801      	subs	r0, #1
  400282:	2802      	cmp	r0, #2
  400284:	d815      	bhi.n	4002b2 <_write+0x32>
{
  400286:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40028a:	460e      	mov	r6, r1
  40028c:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
  40028e:	b19a      	cbz	r2, 4002b8 <_write+0x38>
  400290:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  400292:	f8df 8038 	ldr.w	r8, [pc, #56]	; 4002cc <_write+0x4c>
  400296:	4f0c      	ldr	r7, [pc, #48]	; (4002c8 <_write+0x48>)
  400298:	f8d8 0000 	ldr.w	r0, [r8]
  40029c:	f815 1b01 	ldrb.w	r1, [r5], #1
  4002a0:	683b      	ldr	r3, [r7, #0]
  4002a2:	4798      	blx	r3
  4002a4:	2800      	cmp	r0, #0
  4002a6:	db0a      	blt.n	4002be <_write+0x3e>
  4002a8:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
  4002aa:	3c01      	subs	r4, #1
  4002ac:	d1f4      	bne.n	400298 <_write+0x18>
  4002ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  4002b2:	f04f 30ff 	mov.w	r0, #4294967295
  4002b6:	4770      	bx	lr
	for (; len != 0; --len) {
  4002b8:	4610      	mov	r0, r2
  4002ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
  4002be:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  4002c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4002c6:	bf00      	nop
  4002c8:	20400aac 	.word	0x20400aac
  4002cc:	20400ab0 	.word	0x20400ab0

004002d0 <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  4002d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  4002d2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4002d6:	4b5b      	ldr	r3, [pc, #364]	; (400444 <board_init+0x174>)
  4002d8:	605a      	str	r2, [r3, #4]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
  4002da:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4002de:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
  4002e2:	4b59      	ldr	r3, [pc, #356]	; (400448 <board_init+0x178>)
  4002e4:	2100      	movs	r1, #0
  4002e6:	f8c3 1250 	str.w	r1, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
  4002ea:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4002ee:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
  4002f2:	695a      	ldr	r2, [r3, #20]
  4002f4:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  4002f8:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb 0xF":::"memory");
  4002fa:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4002fe:	f3bf 8f6f 	isb	sy
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
  400302:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
  400306:	f3bf 8f4f 	dsb	sy
    __DSB();

    ccsidr = SCB->CCSIDR;
  40030a:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
  40030e:	f3c7 354e 	ubfx	r5, r7, #13, #15
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
  400312:	f3c7 07c9 	ubfx	r7, r7, #3, #10
  400316:	016e      	lsls	r6, r5, #5
  400318:	ea4f 7c87 	mov.w	ip, r7, lsl #30
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
  40031c:	f643 7ee0 	movw	lr, #16352	; 0x3fe0
  400320:	461c      	mov	r4, r3
  400322:	ea06 000e 	and.w	r0, r6, lr
  400326:	4662      	mov	r2, ip
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
  400328:	463b      	mov	r3, r7
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
  40032a:	ea40 0102 	orr.w	r1, r0, r2
  40032e:	f8c4 1260 	str.w	r1, [r4, #608]	; 0x260
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
  400332:	3b01      	subs	r3, #1
  400334:	f102 4240 	add.w	r2, r2, #3221225472	; 0xc0000000
  400338:	f1b3 3fff 	cmp.w	r3, #4294967295
  40033c:	d1f5      	bne.n	40032a <board_init+0x5a>
    } while(sets-- != 0U);
  40033e:	3d01      	subs	r5, #1
  400340:	3e20      	subs	r6, #32
  400342:	f1b5 3fff 	cmp.w	r5, #4294967295
  400346:	d1ec      	bne.n	400322 <board_init+0x52>
  400348:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
  40034c:	4b3e      	ldr	r3, [pc, #248]	; (400448 <board_init+0x178>)
  40034e:	695a      	ldr	r2, [r3, #20]
  400350:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  400354:	615a      	str	r2, [r3, #20]
  400356:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  40035a:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  40035e:	4a3b      	ldr	r2, [pc, #236]	; (40044c <board_init+0x17c>)
  400360:	493b      	ldr	r1, [pc, #236]	; (400450 <board_init+0x180>)
  400362:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400364:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  400368:	6051      	str	r1, [r2, #4]
  __ASM volatile ("dsb 0xF":::"memory");
  40036a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  40036e:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  400372:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  400376:	f022 0201 	bic.w	r2, r2, #1
  40037a:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  40037e:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  400382:	f022 0201 	bic.w	r2, r2, #1
  400386:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb 0xF":::"memory");
  40038a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  40038e:	f3bf 8f6f 	isb	sy
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400392:	200a      	movs	r0, #10
  400394:	4c2f      	ldr	r4, [pc, #188]	; (400454 <board_init+0x184>)
  400396:	47a0      	blx	r4
  400398:	200b      	movs	r0, #11
  40039a:	47a0      	blx	r4
  40039c:	200c      	movs	r0, #12
  40039e:	47a0      	blx	r4
  4003a0:	2010      	movs	r0, #16
  4003a2:	47a0      	blx	r4
  4003a4:	2011      	movs	r0, #17
  4003a6:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4003a8:	4b2b      	ldr	r3, [pc, #172]	; (400458 <board_init+0x188>)
  4003aa:	f44f 7280 	mov.w	r2, #256	; 0x100
  4003ae:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4003b0:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4003b4:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  4003b6:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  4003ba:	f44f 6200 	mov.w	r2, #2048	; 0x800
  4003be:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4003c0:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  4003c4:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  4003c6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4003ca:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  4003cc:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  4003ce:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  4003d2:	6f19      	ldr	r1, [r3, #112]	; 0x70
  4003d4:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  4003d8:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4003da:	6f59      	ldr	r1, [r3, #116]	; 0x74
  4003dc:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  4003e0:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  4003e2:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  4003e6:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  4003ea:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
		base->PIO_PUDR = mask;
  4003ee:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  4003f2:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  4003f4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4003f8:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  4003fa:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4003fc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400400:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400402:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  400406:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400408:	6f59      	ldr	r1, [r3, #116]	; 0x74
  40040a:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  40040e:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400410:	605a      	str	r2, [r3, #4]
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  400412:	4a12      	ldr	r2, [pc, #72]	; (40045c <board_init+0x18c>)
  400414:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
  400418:	f043 0310 	orr.w	r3, r3, #16
  40041c:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
		base->PIO_PUDR = mask;
  400420:	4b0f      	ldr	r3, [pc, #60]	; (400460 <board_init+0x190>)
  400422:	2210      	movs	r2, #16
  400424:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400426:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  40042a:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  40042c:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  40042e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  400432:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400434:	4311      	orrs	r1, r2
  400436:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  400438:	6f59      	ldr	r1, [r3, #116]	; 0x74
  40043a:	4311      	orrs	r1, r2
  40043c:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  40043e:	605a      	str	r2, [r3, #4]
  400440:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400442:	bf00      	nop
  400444:	400e1850 	.word	0x400e1850
  400448:	e000ed00 	.word	0xe000ed00
  40044c:	400e0c00 	.word	0x400e0c00
  400450:	5a00080c 	.word	0x5a00080c
  400454:	004008c1 	.word	0x004008c1
  400458:	400e1200 	.word	0x400e1200
  40045c:	40088000 	.word	0x40088000
  400460:	400e1000 	.word	0x400e1000

00400464 <dacc_reset>:
 *
 * \param p_dacc Pointer to a DACC instance. 
 */
void dacc_reset(Dacc *p_dacc)
{
	p_dacc->DACC_CR = DACC_CR_SWRST;
  400464:	2301      	movs	r3, #1
  400466:	6003      	str	r3, [r0, #0]
  400468:	4770      	bx	lr

0040046a <dacc_set_transfer_mode>:
 *
 * \return \ref DACC_RC_OK for OK.
 */
uint32_t dacc_set_transfer_mode(Dacc *p_dacc, uint32_t ul_mode)
{
	if (ul_mode) {
  40046a:	b919      	cbnz	r1, 400474 <dacc_set_transfer_mode+0xa>
		p_dacc->DACC_MR &= (~DACC_MR_WORD);
#elif (SAM4S) || (SAM4E)
		p_dacc->DACC_MR |= DACC_MR_ONE;
		p_dacc->DACC_MR &= (~DACC_MR_WORD_WORD);
#elif (SAMV70 || SAMV71 || SAME70 || SAMS70)
		p_dacc->DACC_MR = ul_mode;
  40046c:	2300      	movs	r3, #0
  40046e:	6043      	str	r3, [r0, #4]
#else
		p_dacc->DACC_MR &= (~DACC_MR_WORD_WORD);
#endif
	}
	return DACC_RC_OK;
}
  400470:	2000      	movs	r0, #0
  400472:	4770      	bx	lr
		p_dacc->DACC_MR = ul_mode;
  400474:	6041      	str	r1, [r0, #4]
  400476:	e7fb      	b.n	400470 <dacc_set_transfer_mode+0x6>

00400478 <dacc_get_interrupt_status>:
 *
 * \return The interrupt status.
 */
uint32_t dacc_get_interrupt_status(Dacc *p_dacc)
{
	return p_dacc->DACC_ISR;
  400478:	6b00      	ldr	r0, [r0, #48]	; 0x30
}
  40047a:	4770      	bx	lr

0040047c <dacc_write_conversion_data>:
 * \param ul_data The data to be transferred to analog value. 
 * \param channel The channel to convert the data ul_data
 */
void dacc_write_conversion_data(Dacc *p_dacc, uint32_t ul_data, uint32_t channel)
{
	p_dacc->DACC_CDR[channel] = ul_data;
  40047c:	3206      	adds	r2, #6
  40047e:	eb00 0282 	add.w	r2, r0, r2, lsl #2
  400482:	6051      	str	r1, [r2, #4]
  400484:	4770      	bx	lr

00400486 <dacc_enable_channel>:
 *
 * \return \ref DACC_RC_OK for OK.
 */
uint32_t dacc_enable_channel(Dacc *p_dacc, uint32_t ul_channel)
{
	if (ul_channel > MAX_CH_NB)
  400486:	2901      	cmp	r1, #1
  400488:	d901      	bls.n	40048e <dacc_enable_channel+0x8>
		return DACC_RC_INVALID_PARAM;
  40048a:	2001      	movs	r0, #1

	p_dacc->DACC_CHER = DACC_CHER_CH0 << ul_channel;
	return DACC_RC_OK;
}
  40048c:	4770      	bx	lr
	p_dacc->DACC_CHER = DACC_CHER_CH0 << ul_channel;
  40048e:	2301      	movs	r3, #1
  400490:	fa03 f101 	lsl.w	r1, r3, r1
  400494:	6101      	str	r1, [r0, #16]
	return DACC_RC_OK;
  400496:	2000      	movs	r0, #0
  400498:	4770      	bx	lr

0040049a <dacc_set_analog_control>:
 *
 * \return \ref DACC_RC_OK for OK.
 */
uint32_t dacc_set_analog_control(Dacc *p_dacc, uint32_t ul_analog_control)
{
	p_dacc->DACC_ACR = ul_analog_control;
  40049a:	f8c0 1094 	str.w	r1, [r0, #148]	; 0x94
	return DACC_RC_OK;
}
  40049e:	2000      	movs	r0, #0
  4004a0:	4770      	bx	lr

004004a2 <pio_get>:
uint32_t pio_get(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
	uint32_t ul_reg;

	if ((ul_type == PIO_OUTPUT_0) || (ul_type == PIO_OUTPUT_1)) {
  4004a2:	f021 6100 	bic.w	r1, r1, #134217728	; 0x8000000
  4004a6:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  4004aa:	d105      	bne.n	4004b8 <pio_get+0x16>
		ul_reg = p_pio->PIO_ODSR;
  4004ac:	6b83      	ldr	r3, [r0, #56]	; 0x38
	} else {
		ul_reg = p_pio->PIO_PDSR;
	}

	if ((ul_reg & ul_mask) == 0) {
  4004ae:	4213      	tst	r3, r2
		return 0;
	} else {
		return 1;
	}
}
  4004b0:	bf14      	ite	ne
  4004b2:	2001      	movne	r0, #1
  4004b4:	2000      	moveq	r0, #0
  4004b6:	4770      	bx	lr
		ul_reg = p_pio->PIO_PDSR;
  4004b8:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
  4004ba:	e7f8      	b.n	4004ae <pio_get+0xc>

004004bc <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  4004bc:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  4004be:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  4004c2:	d03a      	beq.n	40053a <pio_set_peripheral+0x7e>
  4004c4:	d813      	bhi.n	4004ee <pio_set_peripheral+0x32>
  4004c6:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  4004ca:	d025      	beq.n	400518 <pio_set_peripheral+0x5c>
  4004cc:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  4004d0:	d10a      	bne.n	4004e8 <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4004d2:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4004d4:	4313      	orrs	r3, r2
  4004d6:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4004d8:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4004da:	6f41      	ldr	r1, [r0, #116]	; 0x74
  4004dc:	400b      	ands	r3, r1
  4004de:	ea23 0302 	bic.w	r3, r3, r2
  4004e2:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  4004e4:	6042      	str	r2, [r0, #4]
  4004e6:	4770      	bx	lr
	switch (ul_type) {
  4004e8:	2900      	cmp	r1, #0
  4004ea:	d1fb      	bne.n	4004e4 <pio_set_peripheral+0x28>
  4004ec:	4770      	bx	lr
  4004ee:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  4004f2:	d021      	beq.n	400538 <pio_set_peripheral+0x7c>
  4004f4:	d809      	bhi.n	40050a <pio_set_peripheral+0x4e>
  4004f6:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  4004fa:	d1f3      	bne.n	4004e4 <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  4004fc:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4004fe:	4313      	orrs	r3, r2
  400500:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400502:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400504:	4313      	orrs	r3, r2
  400506:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400508:	e7ec      	b.n	4004e4 <pio_set_peripheral+0x28>
	switch (ul_type) {
  40050a:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  40050e:	d013      	beq.n	400538 <pio_set_peripheral+0x7c>
  400510:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400514:	d010      	beq.n	400538 <pio_set_peripheral+0x7c>
  400516:	e7e5      	b.n	4004e4 <pio_set_peripheral+0x28>
{
  400518:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  40051a:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  40051c:	6f04      	ldr	r4, [r0, #112]	; 0x70
  40051e:	43d3      	mvns	r3, r2
  400520:	4021      	ands	r1, r4
  400522:	461c      	mov	r4, r3
  400524:	4019      	ands	r1, r3
  400526:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400528:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  40052a:	6f41      	ldr	r1, [r0, #116]	; 0x74
  40052c:	400b      	ands	r3, r1
  40052e:	4023      	ands	r3, r4
  400530:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  400532:	6042      	str	r2, [r0, #4]
}
  400534:	f85d 4b04 	ldr.w	r4, [sp], #4
  400538:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  40053a:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  40053c:	6f01      	ldr	r1, [r0, #112]	; 0x70
  40053e:	400b      	ands	r3, r1
  400540:	ea23 0302 	bic.w	r3, r3, r2
  400544:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400546:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400548:	4313      	orrs	r3, r2
  40054a:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  40054c:	e7ca      	b.n	4004e4 <pio_set_peripheral+0x28>

0040054e <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  40054e:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400550:	f012 0f01 	tst.w	r2, #1
  400554:	d10d      	bne.n	400572 <pio_set_input+0x24>
		p_pio->PIO_PUDR = ul_mask;
  400556:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400558:	f012 0f0a 	tst.w	r2, #10
  40055c:	d00b      	beq.n	400576 <pio_set_input+0x28>
		p_pio->PIO_IFER = ul_mask;
  40055e:	6201      	str	r1, [r0, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  400560:	f012 0f02 	tst.w	r2, #2
  400564:	d109      	bne.n	40057a <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  400566:	f012 0f08 	tst.w	r2, #8
  40056a:	d008      	beq.n	40057e <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  40056c:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  400570:	e005      	b.n	40057e <pio_set_input+0x30>
		p_pio->PIO_PUER = ul_mask;
  400572:	6641      	str	r1, [r0, #100]	; 0x64
  400574:	e7f0      	b.n	400558 <pio_set_input+0xa>
		p_pio->PIO_IFDR = ul_mask;
  400576:	6241      	str	r1, [r0, #36]	; 0x24
  400578:	e7f2      	b.n	400560 <pio_set_input+0x12>
		p_pio->PIO_IFSCDR = ul_mask;
  40057a:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  40057e:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400580:	6001      	str	r1, [r0, #0]
  400582:	4770      	bx	lr

00400584 <pio_set_output>:
{
  400584:	b410      	push	{r4}
  400586:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  400588:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  40058a:	b94c      	cbnz	r4, 4005a0 <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  40058c:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  40058e:	b14b      	cbz	r3, 4005a4 <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  400590:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  400592:	b94a      	cbnz	r2, 4005a8 <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  400594:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  400596:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400598:	6001      	str	r1, [r0, #0]
}
  40059a:	f85d 4b04 	ldr.w	r4, [sp], #4
  40059e:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  4005a0:	6641      	str	r1, [r0, #100]	; 0x64
  4005a2:	e7f4      	b.n	40058e <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  4005a4:	6541      	str	r1, [r0, #84]	; 0x54
  4005a6:	e7f4      	b.n	400592 <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  4005a8:	6301      	str	r1, [r0, #48]	; 0x30
  4005aa:	e7f4      	b.n	400596 <pio_set_output+0x12>

004005ac <pio_configure>:
{
  4005ac:	b570      	push	{r4, r5, r6, lr}
  4005ae:	b082      	sub	sp, #8
  4005b0:	4605      	mov	r5, r0
  4005b2:	4616      	mov	r6, r2
  4005b4:	461c      	mov	r4, r3
	switch (ul_type) {
  4005b6:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  4005ba:	d014      	beq.n	4005e6 <pio_configure+0x3a>
  4005bc:	d90a      	bls.n	4005d4 <pio_configure+0x28>
  4005be:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  4005c2:	d024      	beq.n	40060e <pio_configure+0x62>
  4005c4:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  4005c8:	d021      	beq.n	40060e <pio_configure+0x62>
  4005ca:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  4005ce:	d017      	beq.n	400600 <pio_configure+0x54>
		return 0;
  4005d0:	2000      	movs	r0, #0
  4005d2:	e01a      	b.n	40060a <pio_configure+0x5e>
	switch (ul_type) {
  4005d4:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  4005d8:	d005      	beq.n	4005e6 <pio_configure+0x3a>
  4005da:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  4005de:	d002      	beq.n	4005e6 <pio_configure+0x3a>
  4005e0:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  4005e4:	d1f4      	bne.n	4005d0 <pio_configure+0x24>
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  4005e6:	4632      	mov	r2, r6
  4005e8:	4628      	mov	r0, r5
  4005ea:	4b11      	ldr	r3, [pc, #68]	; (400630 <pio_configure+0x84>)
  4005ec:	4798      	blx	r3
	if (ul_pull_up_enable) {
  4005ee:	f014 0f01 	tst.w	r4, #1
  4005f2:	d102      	bne.n	4005fa <pio_configure+0x4e>
		p_pio->PIO_PUDR = ul_mask;
  4005f4:	662e      	str	r6, [r5, #96]	; 0x60
	return 1;
  4005f6:	2001      	movs	r0, #1
  4005f8:	e007      	b.n	40060a <pio_configure+0x5e>
		p_pio->PIO_PUER = ul_mask;
  4005fa:	666e      	str	r6, [r5, #100]	; 0x64
	return 1;
  4005fc:	2001      	movs	r0, #1
  4005fe:	e004      	b.n	40060a <pio_configure+0x5e>
		pio_set_input(p_pio, ul_mask, ul_attribute);
  400600:	461a      	mov	r2, r3
  400602:	4631      	mov	r1, r6
  400604:	4b0b      	ldr	r3, [pc, #44]	; (400634 <pio_configure+0x88>)
  400606:	4798      	blx	r3
	return 1;
  400608:	2001      	movs	r0, #1
}
  40060a:	b002      	add	sp, #8
  40060c:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  40060e:	f004 0301 	and.w	r3, r4, #1
  400612:	9300      	str	r3, [sp, #0]
  400614:	f3c4 0380 	ubfx	r3, r4, #2, #1
  400618:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  40061c:	bf14      	ite	ne
  40061e:	2200      	movne	r2, #0
  400620:	2201      	moveq	r2, #1
  400622:	4631      	mov	r1, r6
  400624:	4628      	mov	r0, r5
  400626:	4c04      	ldr	r4, [pc, #16]	; (400638 <pio_configure+0x8c>)
  400628:	47a0      	blx	r4
	return 1;
  40062a:	2001      	movs	r0, #1
		break;
  40062c:	e7ed      	b.n	40060a <pio_configure+0x5e>
  40062e:	bf00      	nop
  400630:	004004bd 	.word	0x004004bd
  400634:	0040054f 	.word	0x0040054f
  400638:	00400585 	.word	0x00400585

0040063c <pio_configure_interrupt>:
	if (ul_attr & PIO_IT_AIME) {
  40063c:	f012 0f10 	tst.w	r2, #16
  400640:	d012      	beq.n	400668 <pio_configure_interrupt+0x2c>
		p_pio->PIO_AIMER = ul_mask;
  400642:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0
		if (ul_attr & PIO_IT_RE_OR_HL) {
  400646:	f012 0f20 	tst.w	r2, #32
  40064a:	d007      	beq.n	40065c <pio_configure_interrupt+0x20>
			p_pio->PIO_REHLSR = ul_mask;
  40064c:	f8c0 10d4 	str.w	r1, [r0, #212]	; 0xd4
		if (ul_attr & PIO_IT_EDGE) {
  400650:	f012 0f40 	tst.w	r2, #64	; 0x40
  400654:	d005      	beq.n	400662 <pio_configure_interrupt+0x26>
			p_pio->PIO_ESR = ul_mask;
  400656:	f8c0 10c0 	str.w	r1, [r0, #192]	; 0xc0
  40065a:	4770      	bx	lr
			p_pio->PIO_FELLSR = ul_mask;
  40065c:	f8c0 10d0 	str.w	r1, [r0, #208]	; 0xd0
  400660:	e7f6      	b.n	400650 <pio_configure_interrupt+0x14>
			p_pio->PIO_LSR = ul_mask;
  400662:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
  400666:	4770      	bx	lr
		p_pio->PIO_AIMDR = ul_mask;
  400668:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  40066c:	4770      	bx	lr

0040066e <pio_enable_interrupt>:
	p_pio->PIO_IER = ul_mask;
  40066e:	6401      	str	r1, [r0, #64]	; 0x40
  400670:	4770      	bx	lr

00400672 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400672:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400674:	4770      	bx	lr

00400676 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400676:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400678:	4770      	bx	lr
	...

0040067c <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  40067c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400680:	4604      	mov	r4, r0
  400682:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400684:	4b0e      	ldr	r3, [pc, #56]	; (4006c0 <pio_handler_process+0x44>)
  400686:	4798      	blx	r3
  400688:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  40068a:	4620      	mov	r0, r4
  40068c:	4b0d      	ldr	r3, [pc, #52]	; (4006c4 <pio_handler_process+0x48>)
  40068e:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400690:	4005      	ands	r5, r0
  400692:	d013      	beq.n	4006bc <pio_handler_process+0x40>
  400694:	4c0c      	ldr	r4, [pc, #48]	; (4006c8 <pio_handler_process+0x4c>)
  400696:	f104 0660 	add.w	r6, r4, #96	; 0x60
  40069a:	e003      	b.n	4006a4 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  40069c:	42b4      	cmp	r4, r6
  40069e:	d00d      	beq.n	4006bc <pio_handler_process+0x40>
  4006a0:	3410      	adds	r4, #16
		while (status != 0) {
  4006a2:	b15d      	cbz	r5, 4006bc <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  4006a4:	6820      	ldr	r0, [r4, #0]
  4006a6:	4540      	cmp	r0, r8
  4006a8:	d1f8      	bne.n	40069c <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4006aa:	6861      	ldr	r1, [r4, #4]
  4006ac:	4229      	tst	r1, r5
  4006ae:	d0f5      	beq.n	40069c <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4006b0:	68e3      	ldr	r3, [r4, #12]
  4006b2:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  4006b4:	6863      	ldr	r3, [r4, #4]
  4006b6:	ea25 0503 	bic.w	r5, r5, r3
  4006ba:	e7ef      	b.n	40069c <pio_handler_process+0x20>
  4006bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4006c0:	00400673 	.word	0x00400673
  4006c4:	00400677 	.word	0x00400677
  4006c8:	204009d4 	.word	0x204009d4

004006cc <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  4006cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  4006ce:	4c18      	ldr	r4, [pc, #96]	; (400730 <pio_handler_set+0x64>)
  4006d0:	6826      	ldr	r6, [r4, #0]
  4006d2:	2e06      	cmp	r6, #6
  4006d4:	d82a      	bhi.n	40072c <pio_handler_set+0x60>
  4006d6:	f04f 0c00 	mov.w	ip, #0
  4006da:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  4006dc:	4f15      	ldr	r7, [pc, #84]	; (400734 <pio_handler_set+0x68>)
  4006de:	e004      	b.n	4006ea <pio_handler_set+0x1e>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  4006e0:	3401      	adds	r4, #1
  4006e2:	b2e4      	uxtb	r4, r4
  4006e4:	46a4      	mov	ip, r4
  4006e6:	42a6      	cmp	r6, r4
  4006e8:	d309      	bcc.n	4006fe <pio_handler_set+0x32>
		pSource = &(gs_interrupt_sources[i]);
  4006ea:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  4006ec:	0125      	lsls	r5, r4, #4
  4006ee:	597d      	ldr	r5, [r7, r5]
  4006f0:	428d      	cmp	r5, r1
  4006f2:	d1f5      	bne.n	4006e0 <pio_handler_set+0x14>
  4006f4:	eb07 1504 	add.w	r5, r7, r4, lsl #4
  4006f8:	686d      	ldr	r5, [r5, #4]
  4006fa:	4295      	cmp	r5, r2
  4006fc:	d1f0      	bne.n	4006e0 <pio_handler_set+0x14>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  4006fe:	4d0d      	ldr	r5, [pc, #52]	; (400734 <pio_handler_set+0x68>)
  400700:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
  400704:	eb05 040e 	add.w	r4, r5, lr
  400708:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
  40070c:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
  40070e:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
  400710:	9906      	ldr	r1, [sp, #24]
  400712:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
  400714:	3601      	adds	r6, #1
  400716:	4566      	cmp	r6, ip
  400718:	d005      	beq.n	400726 <pio_handler_set+0x5a>
  40071a:	4611      	mov	r1, r2
		gs_ul_nb_sources++;
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  40071c:	461a      	mov	r2, r3
  40071e:	4b06      	ldr	r3, [pc, #24]	; (400738 <pio_handler_set+0x6c>)
  400720:	4798      	blx	r3

	return 0;
  400722:	2000      	movs	r0, #0
  400724:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		gs_ul_nb_sources++;
  400726:	4902      	ldr	r1, [pc, #8]	; (400730 <pio_handler_set+0x64>)
  400728:	600e      	str	r6, [r1, #0]
  40072a:	e7f6      	b.n	40071a <pio_handler_set+0x4e>
		return 1;
  40072c:	2001      	movs	r0, #1
}
  40072e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400730:	20400a44 	.word	0x20400a44
  400734:	204009d4 	.word	0x204009d4
  400738:	0040063d 	.word	0x0040063d

0040073c <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  40073c:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  40073e:	210a      	movs	r1, #10
  400740:	4801      	ldr	r0, [pc, #4]	; (400748 <PIOA_Handler+0xc>)
  400742:	4b02      	ldr	r3, [pc, #8]	; (40074c <PIOA_Handler+0x10>)
  400744:	4798      	blx	r3
  400746:	bd08      	pop	{r3, pc}
  400748:	400e0e00 	.word	0x400e0e00
  40074c:	0040067d 	.word	0x0040067d

00400750 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400750:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400752:	210b      	movs	r1, #11
  400754:	4801      	ldr	r0, [pc, #4]	; (40075c <PIOB_Handler+0xc>)
  400756:	4b02      	ldr	r3, [pc, #8]	; (400760 <PIOB_Handler+0x10>)
  400758:	4798      	blx	r3
  40075a:	bd08      	pop	{r3, pc}
  40075c:	400e1000 	.word	0x400e1000
  400760:	0040067d 	.word	0x0040067d

00400764 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400764:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400766:	210c      	movs	r1, #12
  400768:	4801      	ldr	r0, [pc, #4]	; (400770 <PIOC_Handler+0xc>)
  40076a:	4b02      	ldr	r3, [pc, #8]	; (400774 <PIOC_Handler+0x10>)
  40076c:	4798      	blx	r3
  40076e:	bd08      	pop	{r3, pc}
  400770:	400e1200 	.word	0x400e1200
  400774:	0040067d 	.word	0x0040067d

00400778 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400778:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  40077a:	2110      	movs	r1, #16
  40077c:	4801      	ldr	r0, [pc, #4]	; (400784 <PIOD_Handler+0xc>)
  40077e:	4b02      	ldr	r3, [pc, #8]	; (400788 <PIOD_Handler+0x10>)
  400780:	4798      	blx	r3
  400782:	bd08      	pop	{r3, pc}
  400784:	400e1400 	.word	0x400e1400
  400788:	0040067d 	.word	0x0040067d

0040078c <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  40078c:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  40078e:	2111      	movs	r1, #17
  400790:	4801      	ldr	r0, [pc, #4]	; (400798 <PIOE_Handler+0xc>)
  400792:	4b02      	ldr	r3, [pc, #8]	; (40079c <PIOE_Handler+0x10>)
  400794:	4798      	blx	r3
  400796:	bd08      	pop	{r3, pc}
  400798:	400e1600 	.word	0x400e1600
  40079c:	0040067d 	.word	0x0040067d

004007a0 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  4007a0:	2803      	cmp	r0, #3
  4007a2:	d011      	beq.n	4007c8 <pmc_mck_set_division+0x28>
  4007a4:	2804      	cmp	r0, #4
  4007a6:	d012      	beq.n	4007ce <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  4007a8:	2802      	cmp	r0, #2
  4007aa:	bf0c      	ite	eq
  4007ac:	f44f 7180 	moveq.w	r1, #256	; 0x100
  4007b0:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  4007b2:	4a08      	ldr	r2, [pc, #32]	; (4007d4 <pmc_mck_set_division+0x34>)
  4007b4:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4007b6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  4007ba:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  4007bc:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4007be:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4007c0:	f013 0f08 	tst.w	r3, #8
  4007c4:	d0fb      	beq.n	4007be <pmc_mck_set_division+0x1e>
}
  4007c6:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  4007c8:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  4007cc:	e7f1      	b.n	4007b2 <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  4007ce:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  4007d2:	e7ee      	b.n	4007b2 <pmc_mck_set_division+0x12>
  4007d4:	400e0600 	.word	0x400e0600

004007d8 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  4007d8:	4a17      	ldr	r2, [pc, #92]	; (400838 <pmc_switch_mck_to_pllack+0x60>)
  4007da:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4007dc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  4007e0:	4318      	orrs	r0, r3
  4007e2:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4007e4:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4007e6:	f013 0f08 	tst.w	r3, #8
  4007ea:	d10a      	bne.n	400802 <pmc_switch_mck_to_pllack+0x2a>
  4007ec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4007f0:	4911      	ldr	r1, [pc, #68]	; (400838 <pmc_switch_mck_to_pllack+0x60>)
  4007f2:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4007f4:	f012 0f08 	tst.w	r2, #8
  4007f8:	d103      	bne.n	400802 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4007fa:	3b01      	subs	r3, #1
  4007fc:	d1f9      	bne.n	4007f2 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  4007fe:	2001      	movs	r0, #1
  400800:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400802:	4a0d      	ldr	r2, [pc, #52]	; (400838 <pmc_switch_mck_to_pllack+0x60>)
  400804:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400806:	f023 0303 	bic.w	r3, r3, #3
  40080a:	f043 0302 	orr.w	r3, r3, #2
  40080e:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400810:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400812:	f013 0f08 	tst.w	r3, #8
  400816:	d10a      	bne.n	40082e <pmc_switch_mck_to_pllack+0x56>
  400818:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  40081c:	4906      	ldr	r1, [pc, #24]	; (400838 <pmc_switch_mck_to_pllack+0x60>)
  40081e:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400820:	f012 0f08 	tst.w	r2, #8
  400824:	d105      	bne.n	400832 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400826:	3b01      	subs	r3, #1
  400828:	d1f9      	bne.n	40081e <pmc_switch_mck_to_pllack+0x46>
			return 1;
  40082a:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  40082c:	4770      	bx	lr
	return 0;
  40082e:	2000      	movs	r0, #0
  400830:	4770      	bx	lr
  400832:	2000      	movs	r0, #0
  400834:	4770      	bx	lr
  400836:	bf00      	nop
  400838:	400e0600 	.word	0x400e0600

0040083c <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  40083c:	b9a0      	cbnz	r0, 400868 <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40083e:	480e      	ldr	r0, [pc, #56]	; (400878 <pmc_switch_mainck_to_xtal+0x3c>)
  400840:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400842:	0209      	lsls	r1, r1, #8
  400844:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400846:	4a0d      	ldr	r2, [pc, #52]	; (40087c <pmc_switch_mainck_to_xtal+0x40>)
  400848:	401a      	ands	r2, r3
  40084a:	4b0d      	ldr	r3, [pc, #52]	; (400880 <pmc_switch_mainck_to_xtal+0x44>)
  40084c:	4313      	orrs	r3, r2
  40084e:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400850:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400852:	4602      	mov	r2, r0
  400854:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400856:	f013 0f01 	tst.w	r3, #1
  40085a:	d0fb      	beq.n	400854 <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  40085c:	4a06      	ldr	r2, [pc, #24]	; (400878 <pmc_switch_mainck_to_xtal+0x3c>)
  40085e:	6a11      	ldr	r1, [r2, #32]
  400860:	4b08      	ldr	r3, [pc, #32]	; (400884 <pmc_switch_mainck_to_xtal+0x48>)
  400862:	430b      	orrs	r3, r1
  400864:	6213      	str	r3, [r2, #32]
  400866:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400868:	4903      	ldr	r1, [pc, #12]	; (400878 <pmc_switch_mainck_to_xtal+0x3c>)
  40086a:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  40086c:	4a06      	ldr	r2, [pc, #24]	; (400888 <pmc_switch_mainck_to_xtal+0x4c>)
  40086e:	401a      	ands	r2, r3
  400870:	4b06      	ldr	r3, [pc, #24]	; (40088c <pmc_switch_mainck_to_xtal+0x50>)
  400872:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400874:	620b      	str	r3, [r1, #32]
  400876:	4770      	bx	lr
  400878:	400e0600 	.word	0x400e0600
  40087c:	ffc8fffc 	.word	0xffc8fffc
  400880:	00370001 	.word	0x00370001
  400884:	01370000 	.word	0x01370000
  400888:	fec8fffc 	.word	0xfec8fffc
  40088c:	01370002 	.word	0x01370002

00400890 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400890:	4b02      	ldr	r3, [pc, #8]	; (40089c <pmc_osc_is_ready_mainck+0xc>)
  400892:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400894:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  400898:	4770      	bx	lr
  40089a:	bf00      	nop
  40089c:	400e0600 	.word	0x400e0600

004008a0 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  4008a0:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  4008a4:	4b01      	ldr	r3, [pc, #4]	; (4008ac <pmc_disable_pllack+0xc>)
  4008a6:	629a      	str	r2, [r3, #40]	; 0x28
  4008a8:	4770      	bx	lr
  4008aa:	bf00      	nop
  4008ac:	400e0600 	.word	0x400e0600

004008b0 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  4008b0:	4b02      	ldr	r3, [pc, #8]	; (4008bc <pmc_is_locked_pllack+0xc>)
  4008b2:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4008b4:	f000 0002 	and.w	r0, r0, #2
  4008b8:	4770      	bx	lr
  4008ba:	bf00      	nop
  4008bc:	400e0600 	.word	0x400e0600

004008c0 <pmc_enable_periph_clk>:
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
#if defined(REG_PMC_PCR) && !SAMG55
	uint32_t pcr;
	PMC->PMC_PCR = ul_id & 0x7F;
  4008c0:	f000 007f 	and.w	r0, r0, #127	; 0x7f
  4008c4:	4b05      	ldr	r3, [pc, #20]	; (4008dc <pmc_enable_periph_clk+0x1c>)
  4008c6:	f8c3 010c 	str.w	r0, [r3, #268]	; 0x10c
	pcr = PMC->PMC_PCR | PMC_PCR_EN | PMC_PCR_CMD;
  4008ca:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
  4008ce:	f042 2210 	orr.w	r2, r2, #268439552	; 0x10001000
	PMC->PMC_PCR = pcr;
  4008d2:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
#endif
	}

	return 0;
#endif /* defined(REG_PMC_PCR) && !SAMG55 */
}
  4008d6:	2000      	movs	r0, #0
  4008d8:	4770      	bx	lr
  4008da:	bf00      	nop
  4008dc:	400e0600 	.word	0x400e0600

004008e0 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  4008e0:	6943      	ldr	r3, [r0, #20]
  4008e2:	f013 0f02 	tst.w	r3, #2
  4008e6:	d002      	beq.n	4008ee <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  4008e8:	61c1      	str	r1, [r0, #28]
	return 0;
  4008ea:	2000      	movs	r0, #0
  4008ec:	4770      	bx	lr
		return 1;
  4008ee:	2001      	movs	r0, #1
}
  4008f0:	4770      	bx	lr

004008f2 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  4008f2:	6943      	ldr	r3, [r0, #20]
  4008f4:	f013 0f01 	tst.w	r3, #1
  4008f8:	d003      	beq.n	400902 <uart_read+0x10>
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  4008fa:	6983      	ldr	r3, [r0, #24]
  4008fc:	700b      	strb	r3, [r1, #0]
	return 0;
  4008fe:	2000      	movs	r0, #0
  400900:	4770      	bx	lr
		return 1;
  400902:	2001      	movs	r0, #1
}
  400904:	4770      	bx	lr

00400906 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  400906:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  400908:	010b      	lsls	r3, r1, #4
  40090a:	4293      	cmp	r3, r2
  40090c:	d914      	bls.n	400938 <usart_set_async_baudrate+0x32>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  40090e:	00c9      	lsls	r1, r1, #3
  400910:	084b      	lsrs	r3, r1, #1
  400912:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  400916:	fbb2 f2f1 	udiv	r2, r2, r1
	cd = cd_fp >> 3;
  40091a:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  40091c:	1e5c      	subs	r4, r3, #1
  40091e:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  400922:	428c      	cmp	r4, r1
  400924:	d901      	bls.n	40092a <usart_set_async_baudrate+0x24>
		return 1;
  400926:	2001      	movs	r0, #1
  400928:	e017      	b.n	40095a <usart_set_async_baudrate+0x54>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
  40092a:	6841      	ldr	r1, [r0, #4]
  40092c:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  400930:	6041      	str	r1, [r0, #4]
  400932:	e00c      	b.n	40094e <usart_set_async_baudrate+0x48>
		return 1;
  400934:	2001      	movs	r0, #1
  400936:	e010      	b.n	40095a <usart_set_async_baudrate+0x54>
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  400938:	0859      	lsrs	r1, r3, #1
  40093a:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
  40093e:	fbb2 f2f3 	udiv	r2, r2, r3
	cd = cd_fp >> 3;
  400942:	08d3      	lsrs	r3, r2, #3
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  400944:	1e5c      	subs	r4, r3, #1
  400946:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  40094a:	428c      	cmp	r4, r1
  40094c:	d8f2      	bhi.n	400934 <usart_set_async_baudrate+0x2e>
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  40094e:	0412      	lsls	r2, r2, #16
  400950:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  400954:	431a      	orrs	r2, r3
  400956:	6202      	str	r2, [r0, #32]

	return 0;
  400958:	2000      	movs	r0, #0
}
  40095a:	f85d 4b04 	ldr.w	r4, [sp], #4
  40095e:	4770      	bx	lr

00400960 <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  400960:	4b08      	ldr	r3, [pc, #32]	; (400984 <usart_reset+0x24>)
  400962:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
	p_usart->US_MR = 0;
  400966:	2300      	movs	r3, #0
  400968:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
  40096a:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
  40096c:	6283      	str	r3, [r0, #40]	; 0x28
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  40096e:	2388      	movs	r3, #136	; 0x88
  400970:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  400972:	2324      	movs	r3, #36	; 0x24
  400974:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTSTA;
  400976:	f44f 7380 	mov.w	r3, #256	; 0x100
  40097a:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RTSDIS;
  40097c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  400980:	6003      	str	r3, [r0, #0]
  400982:	4770      	bx	lr
  400984:	55534100 	.word	0x55534100

00400988 <usart_init_rs232>:
{
  400988:	b570      	push	{r4, r5, r6, lr}
  40098a:	4605      	mov	r5, r0
  40098c:	460c      	mov	r4, r1
  40098e:	4616      	mov	r6, r2
	usart_reset(p_usart);
  400990:	4b0f      	ldr	r3, [pc, #60]	; (4009d0 <usart_init_rs232+0x48>)
  400992:	4798      	blx	r3
	ul_reg_val = 0;
  400994:	2200      	movs	r2, #0
  400996:	4b0f      	ldr	r3, [pc, #60]	; (4009d4 <usart_init_rs232+0x4c>)
  400998:	601a      	str	r2, [r3, #0]
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  40099a:	b1a4      	cbz	r4, 4009c6 <usart_init_rs232+0x3e>
  40099c:	4632      	mov	r2, r6
  40099e:	6821      	ldr	r1, [r4, #0]
  4009a0:	4628      	mov	r0, r5
  4009a2:	4b0d      	ldr	r3, [pc, #52]	; (4009d8 <usart_init_rs232+0x50>)
  4009a4:	4798      	blx	r3
  4009a6:	4602      	mov	r2, r0
  4009a8:	b978      	cbnz	r0, 4009ca <usart_init_rs232+0x42>
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  4009aa:	6863      	ldr	r3, [r4, #4]
  4009ac:	68a1      	ldr	r1, [r4, #8]
  4009ae:	430b      	orrs	r3, r1
  4009b0:	6921      	ldr	r1, [r4, #16]
  4009b2:	430b      	orrs	r3, r1
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  4009b4:	68e1      	ldr	r1, [r4, #12]
  4009b6:	430b      	orrs	r3, r1
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  4009b8:	4906      	ldr	r1, [pc, #24]	; (4009d4 <usart_init_rs232+0x4c>)
  4009ba:	600b      	str	r3, [r1, #0]
	p_usart->US_MR |= ul_reg_val;
  4009bc:	6869      	ldr	r1, [r5, #4]
  4009be:	430b      	orrs	r3, r1
  4009c0:	606b      	str	r3, [r5, #4]
}
  4009c2:	4610      	mov	r0, r2
  4009c4:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
  4009c6:	2201      	movs	r2, #1
  4009c8:	e7fb      	b.n	4009c2 <usart_init_rs232+0x3a>
  4009ca:	2201      	movs	r2, #1
  4009cc:	e7f9      	b.n	4009c2 <usart_init_rs232+0x3a>
  4009ce:	bf00      	nop
  4009d0:	00400961 	.word	0x00400961
  4009d4:	20400a48 	.word	0x20400a48
  4009d8:	00400907 	.word	0x00400907

004009dc <usart_enable_tx>:
	p_usart->US_CR = US_CR_TXEN;
  4009dc:	2340      	movs	r3, #64	; 0x40
  4009de:	6003      	str	r3, [r0, #0]
  4009e0:	4770      	bx	lr

004009e2 <usart_enable_rx>:
	p_usart->US_CR = US_CR_RXEN;
  4009e2:	2310      	movs	r3, #16
  4009e4:	6003      	str	r3, [r0, #0]
  4009e6:	4770      	bx	lr

004009e8 <usart_write>:
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  4009e8:	6943      	ldr	r3, [r0, #20]
  4009ea:	f013 0f02 	tst.w	r3, #2
  4009ee:	d004      	beq.n	4009fa <usart_write+0x12>
	p_usart->US_THR = US_THR_TXCHR(c);
  4009f0:	f3c1 0108 	ubfx	r1, r1, #0, #9
  4009f4:	61c1      	str	r1, [r0, #28]
	return 0;
  4009f6:	2000      	movs	r0, #0
  4009f8:	4770      	bx	lr
		return 1;
  4009fa:	2001      	movs	r0, #1
}
  4009fc:	4770      	bx	lr

004009fe <usart_read>:
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  4009fe:	6943      	ldr	r3, [r0, #20]
  400a00:	f013 0f01 	tst.w	r3, #1
  400a04:	d005      	beq.n	400a12 <usart_read+0x14>
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  400a06:	6983      	ldr	r3, [r0, #24]
  400a08:	f3c3 0308 	ubfx	r3, r3, #0, #9
  400a0c:	600b      	str	r3, [r1, #0]
	return 0;
  400a0e:	2000      	movs	r0, #0
  400a10:	4770      	bx	lr
		return 1;
  400a12:	2001      	movs	r0, #1
}
  400a14:	4770      	bx	lr

00400a16 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  400a16:	e7fe      	b.n	400a16 <Dummy_Handler>

00400a18 <Reset_Handler>:
{
  400a18:	b500      	push	{lr}
  400a1a:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  400a1c:	4b25      	ldr	r3, [pc, #148]	; (400ab4 <Reset_Handler+0x9c>)
  400a1e:	4a26      	ldr	r2, [pc, #152]	; (400ab8 <Reset_Handler+0xa0>)
  400a20:	429a      	cmp	r2, r3
  400a22:	d010      	beq.n	400a46 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  400a24:	4b25      	ldr	r3, [pc, #148]	; (400abc <Reset_Handler+0xa4>)
  400a26:	4a23      	ldr	r2, [pc, #140]	; (400ab4 <Reset_Handler+0x9c>)
  400a28:	429a      	cmp	r2, r3
  400a2a:	d20c      	bcs.n	400a46 <Reset_Handler+0x2e>
  400a2c:	3b01      	subs	r3, #1
  400a2e:	1a9b      	subs	r3, r3, r2
  400a30:	f023 0303 	bic.w	r3, r3, #3
  400a34:	3304      	adds	r3, #4
  400a36:	4413      	add	r3, r2
  400a38:	491f      	ldr	r1, [pc, #124]	; (400ab8 <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  400a3a:	f851 0b04 	ldr.w	r0, [r1], #4
  400a3e:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  400a42:	429a      	cmp	r2, r3
  400a44:	d1f9      	bne.n	400a3a <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  400a46:	4b1e      	ldr	r3, [pc, #120]	; (400ac0 <Reset_Handler+0xa8>)
  400a48:	4a1e      	ldr	r2, [pc, #120]	; (400ac4 <Reset_Handler+0xac>)
  400a4a:	429a      	cmp	r2, r3
  400a4c:	d20a      	bcs.n	400a64 <Reset_Handler+0x4c>
  400a4e:	3b01      	subs	r3, #1
  400a50:	1a9b      	subs	r3, r3, r2
  400a52:	f023 0303 	bic.w	r3, r3, #3
  400a56:	3304      	adds	r3, #4
  400a58:	4413      	add	r3, r2
                *pDest++ = 0;
  400a5a:	2100      	movs	r1, #0
  400a5c:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  400a60:	4293      	cmp	r3, r2
  400a62:	d1fb      	bne.n	400a5c <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  400a64:	4a18      	ldr	r2, [pc, #96]	; (400ac8 <Reset_Handler+0xb0>)
  400a66:	4b19      	ldr	r3, [pc, #100]	; (400acc <Reset_Handler+0xb4>)
  400a68:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  400a6c:	6093      	str	r3, [r2, #8]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
  400a6e:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  400a72:	fab3 f383 	clz	r3, r3
  400a76:	095b      	lsrs	r3, r3, #5
  400a78:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  400a7a:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
  400a7c:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400a80:	2200      	movs	r2, #0
  400a82:	4b13      	ldr	r3, [pc, #76]	; (400ad0 <Reset_Handler+0xb8>)
  400a84:	701a      	strb	r2, [r3, #0]
	return flags;
  400a86:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  400a88:	4a12      	ldr	r2, [pc, #72]	; (400ad4 <Reset_Handler+0xbc>)
  400a8a:	6813      	ldr	r3, [r2, #0]
  400a8c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  400a90:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb 0xF":::"memory");
  400a92:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400a96:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  400a9a:	b129      	cbz	r1, 400aa8 <Reset_Handler+0x90>
		cpu_irq_enable();
  400a9c:	2201      	movs	r2, #1
  400a9e:	4b0c      	ldr	r3, [pc, #48]	; (400ad0 <Reset_Handler+0xb8>)
  400aa0:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb 0xF":::"memory");
  400aa2:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  400aa6:	b662      	cpsie	i
        __libc_init_array();
  400aa8:	4b0b      	ldr	r3, [pc, #44]	; (400ad8 <Reset_Handler+0xc0>)
  400aaa:	4798      	blx	r3
        main();
  400aac:	4b0b      	ldr	r3, [pc, #44]	; (400adc <Reset_Handler+0xc4>)
  400aae:	4798      	blx	r3
  400ab0:	e7fe      	b.n	400ab0 <Reset_Handler+0x98>
  400ab2:	bf00      	nop
  400ab4:	20400000 	.word	0x20400000
  400ab8:	0040483c 	.word	0x0040483c
  400abc:	204009b8 	.word	0x204009b8
  400ac0:	20400adc 	.word	0x20400adc
  400ac4:	204009b8 	.word	0x204009b8
  400ac8:	e000ed00 	.word	0xe000ed00
  400acc:	00400000 	.word	0x00400000
  400ad0:	20400000 	.word	0x20400000
  400ad4:	e000ed88 	.word	0xe000ed88
  400ad8:	00401379 	.word	0x00401379
  400adc:	00401135 	.word	0x00401135

00400ae0 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  400ae0:	4b3b      	ldr	r3, [pc, #236]	; (400bd0 <SystemCoreClockUpdate+0xf0>)
  400ae2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400ae4:	f003 0303 	and.w	r3, r3, #3
  400ae8:	2b01      	cmp	r3, #1
  400aea:	d01d      	beq.n	400b28 <SystemCoreClockUpdate+0x48>
  400aec:	b183      	cbz	r3, 400b10 <SystemCoreClockUpdate+0x30>
  400aee:	2b02      	cmp	r3, #2
  400af0:	d036      	beq.n	400b60 <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  400af2:	4b37      	ldr	r3, [pc, #220]	; (400bd0 <SystemCoreClockUpdate+0xf0>)
  400af4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400af6:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400afa:	2b70      	cmp	r3, #112	; 0x70
  400afc:	d05f      	beq.n	400bbe <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  400afe:	4b34      	ldr	r3, [pc, #208]	; (400bd0 <SystemCoreClockUpdate+0xf0>)
  400b00:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  400b02:	4934      	ldr	r1, [pc, #208]	; (400bd4 <SystemCoreClockUpdate+0xf4>)
  400b04:	f3c2 1202 	ubfx	r2, r2, #4, #3
  400b08:	680b      	ldr	r3, [r1, #0]
  400b0a:	40d3      	lsrs	r3, r2
  400b0c:	600b      	str	r3, [r1, #0]
  400b0e:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  400b10:	4b31      	ldr	r3, [pc, #196]	; (400bd8 <SystemCoreClockUpdate+0xf8>)
  400b12:	695b      	ldr	r3, [r3, #20]
  400b14:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  400b18:	bf14      	ite	ne
  400b1a:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  400b1e:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  400b22:	4b2c      	ldr	r3, [pc, #176]	; (400bd4 <SystemCoreClockUpdate+0xf4>)
  400b24:	601a      	str	r2, [r3, #0]
  400b26:	e7e4      	b.n	400af2 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  400b28:	4b29      	ldr	r3, [pc, #164]	; (400bd0 <SystemCoreClockUpdate+0xf0>)
  400b2a:	6a1b      	ldr	r3, [r3, #32]
  400b2c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400b30:	d003      	beq.n	400b3a <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  400b32:	4a2a      	ldr	r2, [pc, #168]	; (400bdc <SystemCoreClockUpdate+0xfc>)
  400b34:	4b27      	ldr	r3, [pc, #156]	; (400bd4 <SystemCoreClockUpdate+0xf4>)
  400b36:	601a      	str	r2, [r3, #0]
  400b38:	e7db      	b.n	400af2 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400b3a:	4a29      	ldr	r2, [pc, #164]	; (400be0 <SystemCoreClockUpdate+0x100>)
  400b3c:	4b25      	ldr	r3, [pc, #148]	; (400bd4 <SystemCoreClockUpdate+0xf4>)
  400b3e:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  400b40:	4b23      	ldr	r3, [pc, #140]	; (400bd0 <SystemCoreClockUpdate+0xf0>)
  400b42:	6a1b      	ldr	r3, [r3, #32]
  400b44:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400b48:	2b10      	cmp	r3, #16
  400b4a:	d005      	beq.n	400b58 <SystemCoreClockUpdate+0x78>
  400b4c:	2b20      	cmp	r3, #32
  400b4e:	d1d0      	bne.n	400af2 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  400b50:	4a22      	ldr	r2, [pc, #136]	; (400bdc <SystemCoreClockUpdate+0xfc>)
  400b52:	4b20      	ldr	r3, [pc, #128]	; (400bd4 <SystemCoreClockUpdate+0xf4>)
  400b54:	601a      	str	r2, [r3, #0]
          break;
  400b56:	e7cc      	b.n	400af2 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  400b58:	4a22      	ldr	r2, [pc, #136]	; (400be4 <SystemCoreClockUpdate+0x104>)
  400b5a:	4b1e      	ldr	r3, [pc, #120]	; (400bd4 <SystemCoreClockUpdate+0xf4>)
  400b5c:	601a      	str	r2, [r3, #0]
          break;
  400b5e:	e7c8      	b.n	400af2 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  400b60:	4b1b      	ldr	r3, [pc, #108]	; (400bd0 <SystemCoreClockUpdate+0xf0>)
  400b62:	6a1b      	ldr	r3, [r3, #32]
  400b64:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400b68:	d016      	beq.n	400b98 <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  400b6a:	4a1c      	ldr	r2, [pc, #112]	; (400bdc <SystemCoreClockUpdate+0xfc>)
  400b6c:	4b19      	ldr	r3, [pc, #100]	; (400bd4 <SystemCoreClockUpdate+0xf4>)
  400b6e:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  400b70:	4b17      	ldr	r3, [pc, #92]	; (400bd0 <SystemCoreClockUpdate+0xf0>)
  400b72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400b74:	f003 0303 	and.w	r3, r3, #3
  400b78:	2b02      	cmp	r3, #2
  400b7a:	d1ba      	bne.n	400af2 <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  400b7c:	4a14      	ldr	r2, [pc, #80]	; (400bd0 <SystemCoreClockUpdate+0xf0>)
  400b7e:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  400b80:	6a92      	ldr	r2, [r2, #40]	; 0x28
  400b82:	4814      	ldr	r0, [pc, #80]	; (400bd4 <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  400b84:	f3c1 410a 	ubfx	r1, r1, #16, #11
  400b88:	6803      	ldr	r3, [r0, #0]
  400b8a:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  400b8e:	b2d2      	uxtb	r2, r2
  400b90:	fbb3 f3f2 	udiv	r3, r3, r2
  400b94:	6003      	str	r3, [r0, #0]
  400b96:	e7ac      	b.n	400af2 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400b98:	4a11      	ldr	r2, [pc, #68]	; (400be0 <SystemCoreClockUpdate+0x100>)
  400b9a:	4b0e      	ldr	r3, [pc, #56]	; (400bd4 <SystemCoreClockUpdate+0xf4>)
  400b9c:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  400b9e:	4b0c      	ldr	r3, [pc, #48]	; (400bd0 <SystemCoreClockUpdate+0xf0>)
  400ba0:	6a1b      	ldr	r3, [r3, #32]
  400ba2:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400ba6:	2b10      	cmp	r3, #16
  400ba8:	d005      	beq.n	400bb6 <SystemCoreClockUpdate+0xd6>
  400baa:	2b20      	cmp	r3, #32
  400bac:	d1e0      	bne.n	400b70 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  400bae:	4a0b      	ldr	r2, [pc, #44]	; (400bdc <SystemCoreClockUpdate+0xfc>)
  400bb0:	4b08      	ldr	r3, [pc, #32]	; (400bd4 <SystemCoreClockUpdate+0xf4>)
  400bb2:	601a      	str	r2, [r3, #0]
          break;
  400bb4:	e7dc      	b.n	400b70 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  400bb6:	4a0b      	ldr	r2, [pc, #44]	; (400be4 <SystemCoreClockUpdate+0x104>)
  400bb8:	4b06      	ldr	r3, [pc, #24]	; (400bd4 <SystemCoreClockUpdate+0xf4>)
  400bba:	601a      	str	r2, [r3, #0]
          break;
  400bbc:	e7d8      	b.n	400b70 <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  400bbe:	4a05      	ldr	r2, [pc, #20]	; (400bd4 <SystemCoreClockUpdate+0xf4>)
  400bc0:	6813      	ldr	r3, [r2, #0]
  400bc2:	4909      	ldr	r1, [pc, #36]	; (400be8 <SystemCoreClockUpdate+0x108>)
  400bc4:	fba1 1303 	umull	r1, r3, r1, r3
  400bc8:	085b      	lsrs	r3, r3, #1
  400bca:	6013      	str	r3, [r2, #0]
  400bcc:	4770      	bx	lr
  400bce:	bf00      	nop
  400bd0:	400e0600 	.word	0x400e0600
  400bd4:	20400004 	.word	0x20400004
  400bd8:	400e1810 	.word	0x400e1810
  400bdc:	00b71b00 	.word	0x00b71b00
  400be0:	003d0900 	.word	0x003d0900
  400be4:	007a1200 	.word	0x007a1200
  400be8:	aaaaaaab 	.word	0xaaaaaaab

00400bec <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  400bec:	4b16      	ldr	r3, [pc, #88]	; (400c48 <system_init_flash+0x5c>)
  400bee:	4298      	cmp	r0, r3
  400bf0:	d913      	bls.n	400c1a <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  400bf2:	4b16      	ldr	r3, [pc, #88]	; (400c4c <system_init_flash+0x60>)
  400bf4:	4298      	cmp	r0, r3
  400bf6:	d915      	bls.n	400c24 <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  400bf8:	4b15      	ldr	r3, [pc, #84]	; (400c50 <system_init_flash+0x64>)
  400bfa:	4298      	cmp	r0, r3
  400bfc:	d916      	bls.n	400c2c <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  400bfe:	4b15      	ldr	r3, [pc, #84]	; (400c54 <system_init_flash+0x68>)
  400c00:	4298      	cmp	r0, r3
  400c02:	d917      	bls.n	400c34 <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  400c04:	4b14      	ldr	r3, [pc, #80]	; (400c58 <system_init_flash+0x6c>)
  400c06:	4298      	cmp	r0, r3
  400c08:	d918      	bls.n	400c3c <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  400c0a:	4b14      	ldr	r3, [pc, #80]	; (400c5c <system_init_flash+0x70>)
  400c0c:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  400c0e:	bf94      	ite	ls
  400c10:	4a13      	ldrls	r2, [pc, #76]	; (400c60 <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  400c12:	4a14      	ldrhi	r2, [pc, #80]	; (400c64 <system_init_flash+0x78>)
  400c14:	4b14      	ldr	r3, [pc, #80]	; (400c68 <system_init_flash+0x7c>)
  400c16:	601a      	str	r2, [r3, #0]
  400c18:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  400c1a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  400c1e:	4b12      	ldr	r3, [pc, #72]	; (400c68 <system_init_flash+0x7c>)
  400c20:	601a      	str	r2, [r3, #0]
  400c22:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  400c24:	4a11      	ldr	r2, [pc, #68]	; (400c6c <system_init_flash+0x80>)
  400c26:	4b10      	ldr	r3, [pc, #64]	; (400c68 <system_init_flash+0x7c>)
  400c28:	601a      	str	r2, [r3, #0]
  400c2a:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  400c2c:	4a10      	ldr	r2, [pc, #64]	; (400c70 <system_init_flash+0x84>)
  400c2e:	4b0e      	ldr	r3, [pc, #56]	; (400c68 <system_init_flash+0x7c>)
  400c30:	601a      	str	r2, [r3, #0]
  400c32:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  400c34:	4a0f      	ldr	r2, [pc, #60]	; (400c74 <system_init_flash+0x88>)
  400c36:	4b0c      	ldr	r3, [pc, #48]	; (400c68 <system_init_flash+0x7c>)
  400c38:	601a      	str	r2, [r3, #0]
  400c3a:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  400c3c:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  400c40:	4b09      	ldr	r3, [pc, #36]	; (400c68 <system_init_flash+0x7c>)
  400c42:	601a      	str	r2, [r3, #0]
  400c44:	4770      	bx	lr
  400c46:	bf00      	nop
  400c48:	015ef3bf 	.word	0x015ef3bf
  400c4c:	02bde77f 	.word	0x02bde77f
  400c50:	041cdb3f 	.word	0x041cdb3f
  400c54:	057bceff 	.word	0x057bceff
  400c58:	06dac2bf 	.word	0x06dac2bf
  400c5c:	0839b67f 	.word	0x0839b67f
  400c60:	04000500 	.word	0x04000500
  400c64:	04000600 	.word	0x04000600
  400c68:	400e0c00 	.word	0x400e0c00
  400c6c:	04000100 	.word	0x04000100
  400c70:	04000200 	.word	0x04000200
  400c74:	04000300 	.word	0x04000300

00400c78 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  400c78:	4b0a      	ldr	r3, [pc, #40]	; (400ca4 <_sbrk+0x2c>)
  400c7a:	681b      	ldr	r3, [r3, #0]
  400c7c:	b153      	cbz	r3, 400c94 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  400c7e:	4b09      	ldr	r3, [pc, #36]	; (400ca4 <_sbrk+0x2c>)
  400c80:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  400c82:	181a      	adds	r2, r3, r0
  400c84:	4908      	ldr	r1, [pc, #32]	; (400ca8 <_sbrk+0x30>)
  400c86:	4291      	cmp	r1, r2
  400c88:	db08      	blt.n	400c9c <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  400c8a:	4610      	mov	r0, r2
  400c8c:	4a05      	ldr	r2, [pc, #20]	; (400ca4 <_sbrk+0x2c>)
  400c8e:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  400c90:	4618      	mov	r0, r3
  400c92:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  400c94:	4a05      	ldr	r2, [pc, #20]	; (400cac <_sbrk+0x34>)
  400c96:	4b03      	ldr	r3, [pc, #12]	; (400ca4 <_sbrk+0x2c>)
  400c98:	601a      	str	r2, [r3, #0]
  400c9a:	e7f0      	b.n	400c7e <_sbrk+0x6>
		return (caddr_t) -1;	
  400c9c:	f04f 30ff 	mov.w	r0, #4294967295
}
  400ca0:	4770      	bx	lr
  400ca2:	bf00      	nop
  400ca4:	20400a4c 	.word	0x20400a4c
  400ca8:	2045fffc 	.word	0x2045fffc
  400cac:	20402ce0 	.word	0x20402ce0

00400cb0 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  400cb0:	f04f 30ff 	mov.w	r0, #4294967295
  400cb4:	4770      	bx	lr

00400cb6 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  400cb6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  400cba:	604b      	str	r3, [r1, #4]

	return 0;
}
  400cbc:	2000      	movs	r0, #0
  400cbe:	4770      	bx	lr

00400cc0 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  400cc0:	2001      	movs	r0, #1
  400cc2:	4770      	bx	lr

00400cc4 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  400cc4:	2000      	movs	r0, #0
  400cc6:	4770      	bx	lr

00400cc8 <but_callback1>:
/**
* @Brief Inicializa o pino do LED
*/

void but_callback1(void)
{
  400cc8:	b508      	push	{r3, lr}

	
	if(!pio_get(but_1,PIO_INPUT, but_IDX_MASK_1 )){
  400cca:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  400cce:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  400cd2:	4806      	ldr	r0, [pc, #24]	; (400cec <but_callback1+0x24>)
  400cd4:	4b06      	ldr	r3, [pc, #24]	; (400cf0 <but_callback1+0x28>)
  400cd6:	4798      	blx	r3
  400cd8:	b118      	cbz	r0, 400ce2 <but_callback1+0x1a>
		b1 = 1;		
	}
	else{
		b1 = 0;
  400cda:	2200      	movs	r2, #0
  400cdc:	4b05      	ldr	r3, [pc, #20]	; (400cf4 <but_callback1+0x2c>)
  400cde:	601a      	str	r2, [r3, #0]
  400ce0:	bd08      	pop	{r3, pc}
		b1 = 1;		
  400ce2:	2201      	movs	r2, #1
  400ce4:	4b03      	ldr	r3, [pc, #12]	; (400cf4 <but_callback1+0x2c>)
  400ce6:	601a      	str	r2, [r3, #0]
  400ce8:	bd08      	pop	{r3, pc}
  400cea:	bf00      	nop
  400cec:	400e1400 	.word	0x400e1400
  400cf0:	004004a3 	.word	0x004004a3
  400cf4:	20400a50 	.word	0x20400a50

00400cf8 <but_callback2>:
	

}

void but_callback2(void)
{
  400cf8:	b508      	push	{r3, lr}

	if(!pio_get(but_2,PIO_INPUT, but_IDX_MASK_2 )){
  400cfa:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  400cfe:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  400d02:	4806      	ldr	r0, [pc, #24]	; (400d1c <but_callback2+0x24>)
  400d04:	4b06      	ldr	r3, [pc, #24]	; (400d20 <but_callback2+0x28>)
  400d06:	4798      	blx	r3
  400d08:	b118      	cbz	r0, 400d12 <but_callback2+0x1a>
		b2 = 1;
	}
	else{
		b2 = 0;
  400d0a:	2200      	movs	r2, #0
  400d0c:	4b05      	ldr	r3, [pc, #20]	; (400d24 <but_callback2+0x2c>)
  400d0e:	601a      	str	r2, [r3, #0]
  400d10:	bd08      	pop	{r3, pc}
		b2 = 1;
  400d12:	2201      	movs	r2, #1
  400d14:	4b03      	ldr	r3, [pc, #12]	; (400d24 <but_callback2+0x2c>)
  400d16:	601a      	str	r2, [r3, #0]
  400d18:	bd08      	pop	{r3, pc}
  400d1a:	bf00      	nop
  400d1c:	400e0e00 	.word	0x400e0e00
  400d20:	004004a3 	.word	0x004004a3
  400d24:	20400a54 	.word	0x20400a54

00400d28 <but_callback3>:

}


void but_callback3(void)
{
  400d28:	b508      	push	{r3, lr}


	if(!pio_get(but_3,PIO_INPUT, but_IDX_MASK_3)){
  400d2a:	2204      	movs	r2, #4
  400d2c:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  400d30:	4805      	ldr	r0, [pc, #20]	; (400d48 <but_callback3+0x20>)
  400d32:	4b06      	ldr	r3, [pc, #24]	; (400d4c <but_callback3+0x24>)
  400d34:	4798      	blx	r3
  400d36:	b118      	cbz	r0, 400d40 <but_callback3+0x18>
		b3 = 1;
	}
	else{
		b3 = 0;
  400d38:	2200      	movs	r2, #0
  400d3a:	4b05      	ldr	r3, [pc, #20]	; (400d50 <but_callback3+0x28>)
  400d3c:	601a      	str	r2, [r3, #0]
  400d3e:	bd08      	pop	{r3, pc}
		b3 = 1;
  400d40:	2201      	movs	r2, #1
  400d42:	4b03      	ldr	r3, [pc, #12]	; (400d50 <but_callback3+0x28>)
  400d44:	601a      	str	r2, [r3, #0]
  400d46:	bd08      	pop	{r3, pc}
  400d48:	400e0e00 	.word	0x400e0e00
  400d4c:	004004a3 	.word	0x004004a3
  400d50:	20400a58 	.word	0x20400a58

00400d54 <but_callback4>:
	}

}

void but_callback4(void)
{
  400d54:	b508      	push	{r3, lr}

	if(!pio_get(but_4,PIO_INPUT, but_IDX_MASK_4)){
  400d56:	2210      	movs	r2, #16
  400d58:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  400d5c:	4805      	ldr	r0, [pc, #20]	; (400d74 <but_callback4+0x20>)
  400d5e:	4b06      	ldr	r3, [pc, #24]	; (400d78 <but_callback4+0x24>)
  400d60:	4798      	blx	r3
  400d62:	b118      	cbz	r0, 400d6c <but_callback4+0x18>
		b4 = 1;
	}
	else{
		b4 = 0;
  400d64:	2200      	movs	r2, #0
  400d66:	4b05      	ldr	r3, [pc, #20]	; (400d7c <but_callback4+0x28>)
  400d68:	601a      	str	r2, [r3, #0]
  400d6a:	bd08      	pop	{r3, pc}
		b4 = 1;
  400d6c:	2201      	movs	r2, #1
  400d6e:	4b03      	ldr	r3, [pc, #12]	; (400d7c <but_callback4+0x28>)
  400d70:	601a      	str	r2, [r3, #0]
  400d72:	bd08      	pop	{r3, pc}
  400d74:	400e0e00 	.word	0x400e0e00
  400d78:	004004a3 	.word	0x004004a3
  400d7c:	20400a5c 	.word	0x20400a5c

00400d80 <but_callback5>:
	}

}

void but_callback5(void)
{
  400d80:	b508      	push	{r3, lr}

	if(!pio_get(but_5,PIO_INPUT, but_IDX_MASK_5)){
  400d82:	2208      	movs	r2, #8
  400d84:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  400d88:	4805      	ldr	r0, [pc, #20]	; (400da0 <but_callback5+0x20>)
  400d8a:	4b06      	ldr	r3, [pc, #24]	; (400da4 <but_callback5+0x24>)
  400d8c:	4798      	blx	r3
  400d8e:	b118      	cbz	r0, 400d98 <but_callback5+0x18>
		b5 = 1;
	}
	else{
		b5 = 0;
  400d90:	2200      	movs	r2, #0
  400d92:	4b05      	ldr	r3, [pc, #20]	; (400da8 <but_callback5+0x28>)
  400d94:	601a      	str	r2, [r3, #0]
  400d96:	bd08      	pop	{r3, pc}
		b5 = 1;
  400d98:	2201      	movs	r2, #1
  400d9a:	4b03      	ldr	r3, [pc, #12]	; (400da8 <but_callback5+0x28>)
  400d9c:	601a      	str	r2, [r3, #0]
  400d9e:	bd08      	pop	{r3, pc}
  400da0:	400e0e00 	.word	0x400e0e00
  400da4:	004004a3 	.word	0x004004a3
  400da8:	20400a60 	.word	0x20400a60

00400dac <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  400dac:	b5f0      	push	{r4, r5, r6, r7, lr}
  400dae:	b083      	sub	sp, #12
  400db0:	4605      	mov	r5, r0
  400db2:	460c      	mov	r4, r1
	uint32_t val = 0;
  400db4:	2300      	movs	r3, #0
  400db6:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  400db8:	4b2a      	ldr	r3, [pc, #168]	; (400e64 <usart_serial_getchar+0xb8>)
  400dba:	4298      	cmp	r0, r3
  400dbc:	d013      	beq.n	400de6 <usart_serial_getchar+0x3a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400dbe:	4b2a      	ldr	r3, [pc, #168]	; (400e68 <usart_serial_getchar+0xbc>)
  400dc0:	4298      	cmp	r0, r3
  400dc2:	d018      	beq.n	400df6 <usart_serial_getchar+0x4a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  400dc4:	4b29      	ldr	r3, [pc, #164]	; (400e6c <usart_serial_getchar+0xc0>)
  400dc6:	4298      	cmp	r0, r3
  400dc8:	d01d      	beq.n	400e06 <usart_serial_getchar+0x5a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  400dca:	4b29      	ldr	r3, [pc, #164]	; (400e70 <usart_serial_getchar+0xc4>)
  400dcc:	429d      	cmp	r5, r3
  400dce:	d022      	beq.n	400e16 <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  400dd0:	4b28      	ldr	r3, [pc, #160]	; (400e74 <usart_serial_getchar+0xc8>)
  400dd2:	429d      	cmp	r5, r3
  400dd4:	d027      	beq.n	400e26 <usart_serial_getchar+0x7a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400dd6:	4b28      	ldr	r3, [pc, #160]	; (400e78 <usart_serial_getchar+0xcc>)
  400dd8:	429d      	cmp	r5, r3
  400dda:	d02e      	beq.n	400e3a <usart_serial_getchar+0x8e>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  400ddc:	4b27      	ldr	r3, [pc, #156]	; (400e7c <usart_serial_getchar+0xd0>)
  400dde:	429d      	cmp	r5, r3
  400de0:	d035      	beq.n	400e4e <usart_serial_getchar+0xa2>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  400de2:	b003      	add	sp, #12
  400de4:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
  400de6:	461f      	mov	r7, r3
  400de8:	4e25      	ldr	r6, [pc, #148]	; (400e80 <usart_serial_getchar+0xd4>)
  400dea:	4621      	mov	r1, r4
  400dec:	4638      	mov	r0, r7
  400dee:	47b0      	blx	r6
  400df0:	2800      	cmp	r0, #0
  400df2:	d1fa      	bne.n	400dea <usart_serial_getchar+0x3e>
  400df4:	e7e9      	b.n	400dca <usart_serial_getchar+0x1e>
		while (uart_read((Uart*)p_usart, data));
  400df6:	461f      	mov	r7, r3
  400df8:	4e21      	ldr	r6, [pc, #132]	; (400e80 <usart_serial_getchar+0xd4>)
  400dfa:	4621      	mov	r1, r4
  400dfc:	4638      	mov	r0, r7
  400dfe:	47b0      	blx	r6
  400e00:	2800      	cmp	r0, #0
  400e02:	d1fa      	bne.n	400dfa <usart_serial_getchar+0x4e>
  400e04:	e7e4      	b.n	400dd0 <usart_serial_getchar+0x24>
		while (uart_read((Uart*)p_usart, data));
  400e06:	461f      	mov	r7, r3
  400e08:	4e1d      	ldr	r6, [pc, #116]	; (400e80 <usart_serial_getchar+0xd4>)
  400e0a:	4621      	mov	r1, r4
  400e0c:	4638      	mov	r0, r7
  400e0e:	47b0      	blx	r6
  400e10:	2800      	cmp	r0, #0
  400e12:	d1fa      	bne.n	400e0a <usart_serial_getchar+0x5e>
  400e14:	e7df      	b.n	400dd6 <usart_serial_getchar+0x2a>
		while (uart_read((Uart*)p_usart, data));
  400e16:	461f      	mov	r7, r3
  400e18:	4e19      	ldr	r6, [pc, #100]	; (400e80 <usart_serial_getchar+0xd4>)
  400e1a:	4621      	mov	r1, r4
  400e1c:	4638      	mov	r0, r7
  400e1e:	47b0      	blx	r6
  400e20:	2800      	cmp	r0, #0
  400e22:	d1fa      	bne.n	400e1a <usart_serial_getchar+0x6e>
  400e24:	e7da      	b.n	400ddc <usart_serial_getchar+0x30>
		while (usart_read(p_usart, &val));
  400e26:	461e      	mov	r6, r3
  400e28:	4d16      	ldr	r5, [pc, #88]	; (400e84 <usart_serial_getchar+0xd8>)
  400e2a:	a901      	add	r1, sp, #4
  400e2c:	4630      	mov	r0, r6
  400e2e:	47a8      	blx	r5
  400e30:	2800      	cmp	r0, #0
  400e32:	d1fa      	bne.n	400e2a <usart_serial_getchar+0x7e>
		*data = (uint8_t)(val & 0xFF);
  400e34:	9b01      	ldr	r3, [sp, #4]
  400e36:	7023      	strb	r3, [r4, #0]
  400e38:	e7d3      	b.n	400de2 <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  400e3a:	461e      	mov	r6, r3
  400e3c:	4d11      	ldr	r5, [pc, #68]	; (400e84 <usart_serial_getchar+0xd8>)
  400e3e:	a901      	add	r1, sp, #4
  400e40:	4630      	mov	r0, r6
  400e42:	47a8      	blx	r5
  400e44:	2800      	cmp	r0, #0
  400e46:	d1fa      	bne.n	400e3e <usart_serial_getchar+0x92>
		*data = (uint8_t)(val & 0xFF);
  400e48:	9b01      	ldr	r3, [sp, #4]
  400e4a:	7023      	strb	r3, [r4, #0]
  400e4c:	e7c9      	b.n	400de2 <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  400e4e:	461e      	mov	r6, r3
  400e50:	4d0c      	ldr	r5, [pc, #48]	; (400e84 <usart_serial_getchar+0xd8>)
  400e52:	a901      	add	r1, sp, #4
  400e54:	4630      	mov	r0, r6
  400e56:	47a8      	blx	r5
  400e58:	2800      	cmp	r0, #0
  400e5a:	d1fa      	bne.n	400e52 <usart_serial_getchar+0xa6>
		*data = (uint8_t)(val & 0xFF);
  400e5c:	9b01      	ldr	r3, [sp, #4]
  400e5e:	7023      	strb	r3, [r4, #0]
}
  400e60:	e7bf      	b.n	400de2 <usart_serial_getchar+0x36>
  400e62:	bf00      	nop
  400e64:	400e0800 	.word	0x400e0800
  400e68:	400e0a00 	.word	0x400e0a00
  400e6c:	400e1a00 	.word	0x400e1a00
  400e70:	400e1c00 	.word	0x400e1c00
  400e74:	40024000 	.word	0x40024000
  400e78:	40028000 	.word	0x40028000
  400e7c:	4002c000 	.word	0x4002c000
  400e80:	004008f3 	.word	0x004008f3
  400e84:	004009ff 	.word	0x004009ff

00400e88 <usart_serial_putchar>:
{
  400e88:	b570      	push	{r4, r5, r6, lr}
  400e8a:	460c      	mov	r4, r1
	if (UART0 == (Uart*)p_usart) {
  400e8c:	4b2a      	ldr	r3, [pc, #168]	; (400f38 <usart_serial_putchar+0xb0>)
  400e8e:	4298      	cmp	r0, r3
  400e90:	d013      	beq.n	400eba <usart_serial_putchar+0x32>
	if (UART1 == (Uart*)p_usart) {
  400e92:	4b2a      	ldr	r3, [pc, #168]	; (400f3c <usart_serial_putchar+0xb4>)
  400e94:	4298      	cmp	r0, r3
  400e96:	d019      	beq.n	400ecc <usart_serial_putchar+0x44>
	if (UART2 == (Uart*)p_usart) {
  400e98:	4b29      	ldr	r3, [pc, #164]	; (400f40 <usart_serial_putchar+0xb8>)
  400e9a:	4298      	cmp	r0, r3
  400e9c:	d01f      	beq.n	400ede <usart_serial_putchar+0x56>
	if (UART3 == (Uart*)p_usart) {
  400e9e:	4b29      	ldr	r3, [pc, #164]	; (400f44 <usart_serial_putchar+0xbc>)
  400ea0:	4298      	cmp	r0, r3
  400ea2:	d025      	beq.n	400ef0 <usart_serial_putchar+0x68>
	if (USART0 == p_usart) {
  400ea4:	4b28      	ldr	r3, [pc, #160]	; (400f48 <usart_serial_putchar+0xc0>)
  400ea6:	4298      	cmp	r0, r3
  400ea8:	d02b      	beq.n	400f02 <usart_serial_putchar+0x7a>
	if (USART1 == p_usart) {
  400eaa:	4b28      	ldr	r3, [pc, #160]	; (400f4c <usart_serial_putchar+0xc4>)
  400eac:	4298      	cmp	r0, r3
  400eae:	d031      	beq.n	400f14 <usart_serial_putchar+0x8c>
	if (USART2 == p_usart) {
  400eb0:	4b27      	ldr	r3, [pc, #156]	; (400f50 <usart_serial_putchar+0xc8>)
  400eb2:	4298      	cmp	r0, r3
  400eb4:	d037      	beq.n	400f26 <usart_serial_putchar+0x9e>
	return 0;
  400eb6:	2000      	movs	r0, #0
}
  400eb8:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  400eba:	461e      	mov	r6, r3
  400ebc:	4d25      	ldr	r5, [pc, #148]	; (400f54 <usart_serial_putchar+0xcc>)
  400ebe:	4621      	mov	r1, r4
  400ec0:	4630      	mov	r0, r6
  400ec2:	47a8      	blx	r5
  400ec4:	2800      	cmp	r0, #0
  400ec6:	d1fa      	bne.n	400ebe <usart_serial_putchar+0x36>
		return 1;
  400ec8:	2001      	movs	r0, #1
  400eca:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  400ecc:	461e      	mov	r6, r3
  400ece:	4d21      	ldr	r5, [pc, #132]	; (400f54 <usart_serial_putchar+0xcc>)
  400ed0:	4621      	mov	r1, r4
  400ed2:	4630      	mov	r0, r6
  400ed4:	47a8      	blx	r5
  400ed6:	2800      	cmp	r0, #0
  400ed8:	d1fa      	bne.n	400ed0 <usart_serial_putchar+0x48>
		return 1;
  400eda:	2001      	movs	r0, #1
  400edc:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  400ede:	461e      	mov	r6, r3
  400ee0:	4d1c      	ldr	r5, [pc, #112]	; (400f54 <usart_serial_putchar+0xcc>)
  400ee2:	4621      	mov	r1, r4
  400ee4:	4630      	mov	r0, r6
  400ee6:	47a8      	blx	r5
  400ee8:	2800      	cmp	r0, #0
  400eea:	d1fa      	bne.n	400ee2 <usart_serial_putchar+0x5a>
		return 1;
  400eec:	2001      	movs	r0, #1
  400eee:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  400ef0:	461e      	mov	r6, r3
  400ef2:	4d18      	ldr	r5, [pc, #96]	; (400f54 <usart_serial_putchar+0xcc>)
  400ef4:	4621      	mov	r1, r4
  400ef6:	4630      	mov	r0, r6
  400ef8:	47a8      	blx	r5
  400efa:	2800      	cmp	r0, #0
  400efc:	d1fa      	bne.n	400ef4 <usart_serial_putchar+0x6c>
		return 1;
  400efe:	2001      	movs	r0, #1
  400f00:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  400f02:	461e      	mov	r6, r3
  400f04:	4d14      	ldr	r5, [pc, #80]	; (400f58 <usart_serial_putchar+0xd0>)
  400f06:	4621      	mov	r1, r4
  400f08:	4630      	mov	r0, r6
  400f0a:	47a8      	blx	r5
  400f0c:	2800      	cmp	r0, #0
  400f0e:	d1fa      	bne.n	400f06 <usart_serial_putchar+0x7e>
		return 1;
  400f10:	2001      	movs	r0, #1
  400f12:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  400f14:	461e      	mov	r6, r3
  400f16:	4d10      	ldr	r5, [pc, #64]	; (400f58 <usart_serial_putchar+0xd0>)
  400f18:	4621      	mov	r1, r4
  400f1a:	4630      	mov	r0, r6
  400f1c:	47a8      	blx	r5
  400f1e:	2800      	cmp	r0, #0
  400f20:	d1fa      	bne.n	400f18 <usart_serial_putchar+0x90>
		return 1;
  400f22:	2001      	movs	r0, #1
  400f24:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  400f26:	461e      	mov	r6, r3
  400f28:	4d0b      	ldr	r5, [pc, #44]	; (400f58 <usart_serial_putchar+0xd0>)
  400f2a:	4621      	mov	r1, r4
  400f2c:	4630      	mov	r0, r6
  400f2e:	47a8      	blx	r5
  400f30:	2800      	cmp	r0, #0
  400f32:	d1fa      	bne.n	400f2a <usart_serial_putchar+0xa2>
		return 1;
  400f34:	2001      	movs	r0, #1
  400f36:	bd70      	pop	{r4, r5, r6, pc}
  400f38:	400e0800 	.word	0x400e0800
  400f3c:	400e0a00 	.word	0x400e0a00
  400f40:	400e1a00 	.word	0x400e1a00
  400f44:	400e1c00 	.word	0x400e1c00
  400f48:	40024000 	.word	0x40024000
  400f4c:	40028000 	.word	0x40028000
  400f50:	4002c000 	.word	0x4002c000
  400f54:	004008e1 	.word	0x004008e1
  400f58:	004009e9 	.word	0x004009e9

00400f5c <but_init>:
	pio_set_output(LED_PIO, LED_IDX_MASK, estado, 0, 0);
};



void but_init(int estado){
  400f5c:	b5f0      	push	{r4, r5, r6, r7, lr}
  400f5e:	b083      	sub	sp, #12
	pmc_enable_periph_clk(but_ID_1);
  400f60:	2010      	movs	r0, #16
  400f62:	4c43      	ldr	r4, [pc, #268]	; (401070 <but_init+0x114>)
  400f64:	47a0      	blx	r4
	pmc_enable_periph_clk(but_ID_2);
  400f66:	200a      	movs	r0, #10
  400f68:	47a0      	blx	r4
	pmc_enable_periph_clk(but_ID_3);
  400f6a:	200a      	movs	r0, #10
  400f6c:	47a0      	blx	r4
	pmc_enable_periph_clk(but_ID_4);
  400f6e:	200a      	movs	r0, #10
  400f70:	47a0      	blx	r4
	pmc_enable_periph_clk(but_ID_5);
  400f72:	200a      	movs	r0, #10
  400f74:	47a0      	blx	r4

//	pio_set_input(but_1, but_IDX_MASK_1,0,0,0);
	pio_configure(but_ID_1, PIO_INPUT, but_IDX_MASK_1, PIO_PULLUP);
  400f76:	2301      	movs	r3, #1
  400f78:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  400f7c:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  400f80:	2010      	movs	r0, #16
  400f82:	4c3c      	ldr	r4, [pc, #240]	; (401074 <but_init+0x118>)
  400f84:	47a0      	blx	r4
	pio_configure(but_ID_2, PIO_INPUT, but_IDX_MASK_2, PIO_PULLUP);
  400f86:	2301      	movs	r3, #1
  400f88:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  400f8c:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  400f90:	200a      	movs	r0, #10
  400f92:	47a0      	blx	r4
	pio_configure(but_ID_3, PIO_INPUT, but_IDX_MASK_3, PIO_PULLUP);
  400f94:	2301      	movs	r3, #1
  400f96:	2204      	movs	r2, #4
  400f98:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  400f9c:	200a      	movs	r0, #10
  400f9e:	47a0      	blx	r4
	pio_configure(but_ID_4, PIO_INPUT, but_IDX_MASK_4, PIO_PULLUP);
  400fa0:	2301      	movs	r3, #1
  400fa2:	2210      	movs	r2, #16
  400fa4:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  400fa8:	200a      	movs	r0, #10
  400faa:	47a0      	blx	r4
	pio_configure(but_ID_5, PIO_INPUT, but_IDX_MASK_5, PIO_PULLUP);
  400fac:	2301      	movs	r3, #1
  400fae:	2208      	movs	r2, #8
  400fb0:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  400fb4:	200a      	movs	r0, #10
  400fb6:	47a0      	blx	r4

	
	
				  
				  
	pio_handler_set(but_1,
  400fb8:	4f2f      	ldr	r7, [pc, #188]	; (401078 <but_init+0x11c>)
  400fba:	4b30      	ldr	r3, [pc, #192]	; (40107c <but_init+0x120>)
  400fbc:	9300      	str	r3, [sp, #0]
  400fbe:	2340      	movs	r3, #64	; 0x40
  400fc0:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  400fc4:	2110      	movs	r1, #16
  400fc6:	4638      	mov	r0, r7
  400fc8:	4d2d      	ldr	r5, [pc, #180]	; (401080 <but_init+0x124>)
  400fca:	47a8      	blx	r5
                  but_ID_1,
                  but_IDX_MASK_1,
                  PIO_IT_EDGE,
                  but_callback1);
				  
	pio_handler_set(but_2,
  400fcc:	4c2d      	ldr	r4, [pc, #180]	; (401084 <but_init+0x128>)
  400fce:	4b2e      	ldr	r3, [pc, #184]	; (401088 <but_init+0x12c>)
  400fd0:	9300      	str	r3, [sp, #0]
  400fd2:	2340      	movs	r3, #64	; 0x40
  400fd4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  400fd8:	210a      	movs	r1, #10
  400fda:	4620      	mov	r0, r4
  400fdc:	47a8      	blx	r5
                  but_ID_2,
                  but_IDX_MASK_2,
                  PIO_IT_EDGE,
                  but_callback2);

	pio_handler_set(but_3,
  400fde:	4b2b      	ldr	r3, [pc, #172]	; (40108c <but_init+0x130>)
  400fe0:	9300      	str	r3, [sp, #0]
  400fe2:	2340      	movs	r3, #64	; 0x40
  400fe4:	2204      	movs	r2, #4
  400fe6:	210a      	movs	r1, #10
  400fe8:	4620      	mov	r0, r4
  400fea:	47a8      	blx	r5
                  but_ID_3,
                  but_IDX_MASK_3,
                  PIO_IT_EDGE,
                  but_callback3);
				  
	pio_handler_set(but_4,
  400fec:	4b28      	ldr	r3, [pc, #160]	; (401090 <but_init+0x134>)
  400fee:	9300      	str	r3, [sp, #0]
  400ff0:	2340      	movs	r3, #64	; 0x40
  400ff2:	2210      	movs	r2, #16
  400ff4:	210a      	movs	r1, #10
  400ff6:	4620      	mov	r0, r4
  400ff8:	47a8      	blx	r5
                  but_ID_4,
                  but_IDX_MASK_4,
                  PIO_IT_EDGE,
                  but_callback4);
	
	pio_handler_set(but_5,
  400ffa:	4b26      	ldr	r3, [pc, #152]	; (401094 <but_init+0x138>)
  400ffc:	9300      	str	r3, [sp, #0]
  400ffe:	2340      	movs	r3, #64	; 0x40
  401000:	2208      	movs	r2, #8
  401002:	210a      	movs	r1, #10
  401004:	4620      	mov	r0, r4
  401006:	47a8      	blx	r5

				  
				  

  // Ativa interrupo e limpa primeira IRQ gerada na ativacao
  pio_enable_interrupt(but_1, but_IDX_MASK_1);
  401008:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  40100c:	4638      	mov	r0, r7
  40100e:	4e22      	ldr	r6, [pc, #136]	; (401098 <but_init+0x13c>)
  401010:	47b0      	blx	r6
  pio_get_interrupt_status(but_1);
  401012:	4638      	mov	r0, r7
  401014:	4d21      	ldr	r5, [pc, #132]	; (40109c <but_init+0x140>)
  401016:	47a8      	blx	r5
  
  pio_enable_interrupt(but_2, but_IDX_MASK_2);
  401018:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
  40101c:	4620      	mov	r0, r4
  40101e:	47b0      	blx	r6
  pio_get_interrupt_status(but_2);
  401020:	4620      	mov	r0, r4
  401022:	47a8      	blx	r5
  
  pio_enable_interrupt(but_3, but_IDX_MASK_3);
  401024:	2104      	movs	r1, #4
  401026:	4620      	mov	r0, r4
  401028:	47b0      	blx	r6
  pio_get_interrupt_status(but_3);
  40102a:	4620      	mov	r0, r4
  40102c:	47a8      	blx	r5
  
  pio_enable_interrupt(but_4, but_IDX_MASK_4);
  40102e:	2110      	movs	r1, #16
  401030:	4620      	mov	r0, r4
  401032:	47b0      	blx	r6
  pio_get_interrupt_status(but_4);
  401034:	4620      	mov	r0, r4
  401036:	47a8      	blx	r5
  
  pio_enable_interrupt(but_5, but_IDX_MASK_5);
  401038:	2108      	movs	r1, #8
  40103a:	4620      	mov	r0, r4
  40103c:	47b0      	blx	r6
  pio_get_interrupt_status(but_5);
  40103e:	4620      	mov	r0, r4
  401040:	47a8      	blx	r5
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401042:	4b17      	ldr	r3, [pc, #92]	; (4010a0 <but_init+0x144>)
  401044:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  401048:	601a      	str	r2, [r3, #0]
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  40104a:	2280      	movs	r2, #128	; 0x80
  40104c:	f883 2310 	strb.w	r2, [r3, #784]	; 0x310
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401050:	f44f 6180 	mov.w	r1, #1024	; 0x400
  401054:	6019      	str	r1, [r3, #0]
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  401056:	f883 230a 	strb.w	r2, [r3, #778]	; 0x30a
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40105a:	6019      	str	r1, [r3, #0]
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  40105c:	f883 230a 	strb.w	r2, [r3, #778]	; 0x30a
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401060:	6019      	str	r1, [r3, #0]
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  401062:	f883 230a 	strb.w	r2, [r3, #778]	; 0x30a
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401066:	6019      	str	r1, [r3, #0]
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  401068:	f883 230a 	strb.w	r2, [r3, #778]	; 0x30a
  
  NVIC_EnableIRQ(but_ID_5);
  NVIC_SetPriority(but_ID_5, 4);
  

}
  40106c:	b003      	add	sp, #12
  40106e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401070:	004008c1 	.word	0x004008c1
  401074:	004005ad 	.word	0x004005ad
  401078:	400e1400 	.word	0x400e1400
  40107c:	00400cc9 	.word	0x00400cc9
  401080:	004006cd 	.word	0x004006cd
  401084:	400e0e00 	.word	0x400e0e00
  401088:	00400cf9 	.word	0x00400cf9
  40108c:	00400d29 	.word	0x00400d29
  401090:	00400d55 	.word	0x00400d55
  401094:	00400d81 	.word	0x00400d81
  401098:	0040066f 	.word	0x0040066f
  40109c:	00400673 	.word	0x00400673
  4010a0:	e000e100 	.word	0xe000e100

004010a4 <SysTick_Handler>:

/**
 * \brief SysTick IRQ handler.
 */
void SysTick_Handler(void)
{
  4010a4:	b508      	push	{r3, lr}
	uint32_t status;
	uint32_t dac_val;
	
	status = dacc_get_interrupt_status(DACC_BASE);
  4010a6:	481b      	ldr	r0, [pc, #108]	; (401114 <SysTick_Handler+0x70>)
  4010a8:	4b1b      	ldr	r3, [pc, #108]	; (401118 <SysTick_Handler+0x74>)
  4010aa:	4798      	blx	r3

	/* If ready for new data */

# if (DACC_CHANNEL == 0)
	if ((status & DACC_ISR_TXRDY0) == DACC_ISR_TXRDY0) {
  4010ac:	f010 0f01 	tst.w	r0, #1
  4010b0:	d021      	beq.n	4010f6 <SysTick_Handler+0x52>
#elif (DACC_CHANNEL == )1
	if ((status & DACC_ISR_TXRDY1) == DACC_ISR_TXRDY1) {
#endif

		g_ul_index_sample++;
  4010b2:	4a1a      	ldr	r2, [pc, #104]	; (40111c <SysTick_Handler+0x78>)
  4010b4:	6813      	ldr	r3, [r2, #0]
  4010b6:	3301      	adds	r3, #1
  4010b8:	6013      	str	r3, [r2, #0]
		if (g_ul_index_sample >= SAMPLES) {
  4010ba:	2b63      	cmp	r3, #99	; 0x63
  4010bc:	d91c      	bls.n	4010f8 <SysTick_Handler+0x54>
			g_ul_index_sample = 0;
  4010be:	2200      	movs	r2, #0
  4010c0:	4b16      	ldr	r3, [pc, #88]	; (40111c <SysTick_Handler+0x78>)
  4010c2:	601a      	str	r2, [r3, #0]
		}
		dac_val = g_uc_wave_sel ?
  4010c4:	4b16      	ldr	r3, [pc, #88]	; (401120 <SysTick_Handler+0x7c>)
				((g_ul_index_sample > SAMPLES / 2) ? 0 : MAX_AMPLITUDE)
				: wave_to_dacc(gc_us_sine_data[g_ul_index_sample],
  4010c6:	781b      	ldrb	r3, [r3, #0]
  4010c8:	bb03      	cbnz	r3, 40110c <SysTick_Handler+0x68>
  4010ca:	4b14      	ldr	r3, [pc, #80]	; (40111c <SysTick_Handler+0x78>)
  4010cc:	681a      	ldr	r2, [r3, #0]
  4010ce:	4b15      	ldr	r3, [pc, #84]	; (401124 <SysTick_Handler+0x80>)
  4010d0:	f933 1012 	ldrsh.w	r1, [r3, r2, lsl #1]
  4010d4:	4b14      	ldr	r3, [pc, #80]	; (401128 <SysTick_Handler+0x84>)
  4010d6:	681b      	ldr	r3, [r3, #0]
  4010d8:	fb03 f301 	mul.w	r3, r3, r1
  4010dc:	4913      	ldr	r1, [pc, #76]	; (40112c <SysTick_Handler+0x88>)
  4010de:	fb81 2103 	smull	r2, r1, r1, r3
  4010e2:	18ca      	adds	r2, r1, r3
  4010e4:	17d9      	asrs	r1, r3, #31
  4010e6:	ebc1 21e2 	rsb	r1, r1, r2, asr #11
  4010ea:	f201 71ff 	addw	r1, r1, #2047	; 0x7ff
					 g_l_amplitude,
					 MAX_DIGITAL * 2, MAX_AMPLITUDE);
#if !(SAMV70 || SAMV71 || SAME70 || SAMS70)
		dacc_write_conversion_data(DACC_BASE, dac_val);
#else
		dacc_write_conversion_data(DACC_BASE, dac_val, DACC_CHANNEL);
  4010ee:	2200      	movs	r2, #0
  4010f0:	4808      	ldr	r0, [pc, #32]	; (401114 <SysTick_Handler+0x70>)
  4010f2:	4b0f      	ldr	r3, [pc, #60]	; (401130 <SysTick_Handler+0x8c>)
  4010f4:	4798      	blx	r3
  4010f6:	bd08      	pop	{r3, pc}
		dac_val = g_uc_wave_sel ?
  4010f8:	4a09      	ldr	r2, [pc, #36]	; (401120 <SysTick_Handler+0x7c>)
				: wave_to_dacc(gc_us_sine_data[g_ul_index_sample],
  4010fa:	7812      	ldrb	r2, [r2, #0]
  4010fc:	2a00      	cmp	r2, #0
  4010fe:	d0e4      	beq.n	4010ca <SysTick_Handler+0x26>
  401100:	2b32      	cmp	r3, #50	; 0x32
  401102:	f640 71ff 	movw	r1, #4095	; 0xfff
  401106:	bf88      	it	hi
  401108:	2100      	movhi	r1, #0
  40110a:	e7f0      	b.n	4010ee <SysTick_Handler+0x4a>
  40110c:	f640 71ff 	movw	r1, #4095	; 0xfff
  401110:	e7ed      	b.n	4010ee <SysTick_Handler+0x4a>
  401112:	bf00      	nop
  401114:	40040000 	.word	0x40040000
  401118:	00400479 	.word	0x00400479
  40111c:	20400a70 	.word	0x20400a70
  401120:	20400a68 	.word	0x20400a68
  401124:	004043b8 	.word	0x004043b8
  401128:	20400a64 	.word	0x20400a64
  40112c:	80100201 	.word	0x80100201
  401130:	0040047d 	.word	0x0040047d

00401134 <main>:
 *  \brief DAC Sinewave application entry point.
 *
 *  \return Unused (ANSI-C compatibility).
 */
int main(void)
{
  401134:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401138:	b086      	sub	sp, #24
	uint8_t uc_key;
	uint32_t ul_freq, ul_amp;
	


	but_init(1);
  40113a:	2001      	movs	r0, #1
  40113c:	4b61      	ldr	r3, [pc, #388]	; (4012c4 <main+0x190>)
  40113e:	4798      	blx	r3

	/* Initialize the system */
	sysclk_init();
  401140:	4b61      	ldr	r3, [pc, #388]	; (4012c8 <main+0x194>)
  401142:	4798      	blx	r3
	board_init();
  401144:	4b61      	ldr	r3, [pc, #388]	; (4012cc <main+0x198>)
  401146:	4798      	blx	r3
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  401148:	200e      	movs	r0, #14
  40114a:	4f61      	ldr	r7, [pc, #388]	; (4012d0 <main+0x19c>)
  40114c:	47b8      	blx	r7
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  40114e:	4d61      	ldr	r5, [pc, #388]	; (4012d4 <main+0x1a0>)
  401150:	4b61      	ldr	r3, [pc, #388]	; (4012d8 <main+0x1a4>)
  401152:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  401154:	4a61      	ldr	r2, [pc, #388]	; (4012dc <main+0x1a8>)
  401156:	4b62      	ldr	r3, [pc, #392]	; (4012e0 <main+0x1ac>)
  401158:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  40115a:	4a62      	ldr	r2, [pc, #392]	; (4012e4 <main+0x1b0>)
  40115c:	4b62      	ldr	r3, [pc, #392]	; (4012e8 <main+0x1b4>)
  40115e:	601a      	str	r2, [r3, #0]
	usart_settings.baudrate = opt->baudrate;
  401160:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  401164:	9300      	str	r3, [sp, #0]
	usart_settings.char_length = opt->charlength;
  401166:	23c0      	movs	r3, #192	; 0xc0
  401168:	9301      	str	r3, [sp, #4]
	usart_settings.parity_type = opt->paritytype;
  40116a:	f44f 6300 	mov.w	r3, #2048	; 0x800
  40116e:	9302      	str	r3, [sp, #8]
	usart_settings.stop_bits= opt->stopbits;
  401170:	2400      	movs	r4, #0
  401172:	9403      	str	r4, [sp, #12]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  401174:	9404      	str	r4, [sp, #16]
  401176:	200e      	movs	r0, #14
  401178:	47b8      	blx	r7
		usart_init_rs232(p_usart, &usart_settings,
  40117a:	4a5c      	ldr	r2, [pc, #368]	; (4012ec <main+0x1b8>)
  40117c:	4669      	mov	r1, sp
  40117e:	4628      	mov	r0, r5
  401180:	4b5b      	ldr	r3, [pc, #364]	; (4012f0 <main+0x1bc>)
  401182:	4798      	blx	r3
		usart_enable_tx(p_usart);
  401184:	4628      	mov	r0, r5
  401186:	4b5b      	ldr	r3, [pc, #364]	; (4012f4 <main+0x1c0>)
  401188:	4798      	blx	r3
		usart_enable_rx(p_usart);
  40118a:	4628      	mov	r0, r5
  40118c:	4b5a      	ldr	r3, [pc, #360]	; (4012f8 <main+0x1c4>)
  40118e:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  401190:	4e5a      	ldr	r6, [pc, #360]	; (4012fc <main+0x1c8>)
  401192:	6833      	ldr	r3, [r6, #0]
  401194:	4621      	mov	r1, r4
  401196:	6898      	ldr	r0, [r3, #8]
  401198:	4d59      	ldr	r5, [pc, #356]	; (401300 <main+0x1cc>)
  40119a:	47a8      	blx	r5
	setbuf(stdin, NULL);
  40119c:	6833      	ldr	r3, [r6, #0]
  40119e:	4621      	mov	r1, r4
  4011a0:	6858      	ldr	r0, [r3, #4]
  4011a2:	47a8      	blx	r5

	/* Initialize debug console */
	configure_console();

	/* Output example information */
	puts(STRING_HEADER);
  4011a4:	4857      	ldr	r0, [pc, #348]	; (401304 <main+0x1d0>)
  4011a6:	4e58      	ldr	r6, [pc, #352]	; (401308 <main+0x1d4>)
  4011a8:	47b0      	blx	r6
  4011aa:	201e      	movs	r0, #30
  4011ac:	47b8      	blx	r7
#else
sysclk_enable_peripheral_clock(DACC_ID);
#endif

	/* Reset DACC registers */
	dacc_reset(DACC_BASE);
  4011ae:	4d57      	ldr	r5, [pc, #348]	; (40130c <main+0x1d8>)
  4011b0:	4628      	mov	r0, r5
  4011b2:	4b57      	ldr	r3, [pc, #348]	; (401310 <main+0x1dc>)
  4011b4:	4798      	blx	r3

	/* Half word transfer mode */
	dacc_set_transfer_mode(DACC_BASE, 0);
  4011b6:	4621      	mov	r1, r4
  4011b8:	4628      	mov	r0, r5
  4011ba:	4b56      	ldr	r3, [pc, #344]	; (401314 <main+0x1e0>)
  4011bc:	4798      	blx	r3
	 * startup time   - 0x10 (1024 dacc clocks)
	 */


	/* Enable output channel DACC_CHANNEL */
	dacc_enable_channel(DACC_BASE, DACC_CHANNEL);
  4011be:	4621      	mov	r1, r4
  4011c0:	4628      	mov	r0, r5
  4011c2:	4b55      	ldr	r3, [pc, #340]	; (401318 <main+0x1e4>)
  4011c4:	4798      	blx	r3

	/* Set up analog current */
	dacc_set_analog_control(DACC_BASE, DACC_ANALOG_CONTROL);
  4011c6:	210a      	movs	r1, #10
  4011c8:	4628      	mov	r0, r5
  4011ca:	4b54      	ldr	r3, [pc, #336]	; (40131c <main+0x1e8>)
  4011cc:	4798      	blx	r3
#endif /* (SAM3N) */

	g_l_amplitude = MAX_AMPLITUDE / 2;
  4011ce:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 401370 <main+0x23c>
  4011d2:	f240 73ff 	movw	r3, #2047	; 0x7ff
  4011d6:	f8c8 3000 	str.w	r3, [r8]
	g_ul_frequency = DEFAULT_FREQUENCY;
  4011da:	4f51      	ldr	r7, [pc, #324]	; (401320 <main+0x1ec>)
  4011dc:	2550      	movs	r5, #80	; 0x50
  4011de:	603d      	str	r5, [r7, #0]
	puts("======== Menu Choices for this example ========\r");
  4011e0:	4850      	ldr	r0, [pc, #320]	; (401324 <main+0x1f0>)
  4011e2:	47b0      	blx	r6
	printf("-- 0: Set frequency(%dHz-%dkHz).\n\r",
  4011e4:	2203      	movs	r2, #3
  4011e6:	4629      	mov	r1, r5
  4011e8:	484f      	ldr	r0, [pc, #316]	; (401328 <main+0x1f4>)
  4011ea:	4d50      	ldr	r5, [pc, #320]	; (40132c <main+0x1f8>)
  4011ec:	47a8      	blx	r5
	printf("-- 1: Set amplitude(%d-%d).\n\r", MIN_AMPLITUDE, MAX_AMPLITUDE);
  4011ee:	f640 72ff 	movw	r2, #4095	; 0xfff
  4011f2:	2164      	movs	r1, #100	; 0x64
  4011f4:	484e      	ldr	r0, [pc, #312]	; (401330 <main+0x1fc>)
  4011f6:	47a8      	blx	r5
	puts("-- i: Display present frequency and amplitude.\n\r"
  4011f8:	484e      	ldr	r0, [pc, #312]	; (401334 <main+0x200>)
  4011fa:	47b0      	blx	r6
	printf("-- DACC channel:\t%d\n\r", DACC_CHANNEL);
  4011fc:	4621      	mov	r1, r4
  4011fe:	484e      	ldr	r0, [pc, #312]	; (401338 <main+0x204>)
  401200:	47a8      	blx	r5
	printf("-- Amplitude   :\t%ld\n\r", (long)g_l_amplitude);
  401202:	f8d8 1000 	ldr.w	r1, [r8]
  401206:	484d      	ldr	r0, [pc, #308]	; (40133c <main+0x208>)
  401208:	47a8      	blx	r5
	printf("-- Frequency   :\t%lu\n\r", (unsigned long)g_ul_frequency);
  40120a:	6839      	ldr	r1, [r7, #0]
  40120c:	484c      	ldr	r0, [pc, #304]	; (401340 <main+0x20c>)
  40120e:	47a8      	blx	r5
	printf("-- Wave        :\t%s\n\r", g_uc_wave_sel ? "SQUARE" : "SINE");
  401210:	4b4c      	ldr	r3, [pc, #304]	; (401344 <main+0x210>)
  401212:	7819      	ldrb	r1, [r3, #0]
  401214:	4b4c      	ldr	r3, [pc, #304]	; (401348 <main+0x214>)
  401216:	4a4d      	ldr	r2, [pc, #308]	; (40134c <main+0x218>)
  401218:	42a1      	cmp	r1, r4
  40121a:	bf14      	ite	ne
  40121c:	4611      	movne	r1, r2
  40121e:	4619      	moveq	r1, r3
  401220:	484b      	ldr	r0, [pc, #300]	; (401350 <main+0x21c>)
  401222:	47a8      	blx	r5
	puts("===============================================\r");
  401224:	484b      	ldr	r0, [pc, #300]	; (401354 <main+0x220>)
  401226:	47b0      	blx	r6
	display_menu();

	while (1) {
		
/*		usart_serial_getchar((Usart *)CONSOLE_UART, &uc_key);*/
		if(b1 == 1){
  401228:	f8df e148 	ldr.w	lr, [pc, #328]	; 401374 <main+0x240>
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  40122c:	4b4a      	ldr	r3, [pc, #296]	; (401358 <main+0x224>)
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  40122e:	484b      	ldr	r0, [pc, #300]	; (40135c <main+0x228>)
  401230:	21e0      	movs	r1, #224	; 0xe0
			ul_freq = NOTE_C5*SAMPLES;
			SysTick_Config(sysclk_get_cpu_hz() / (ul_freq ));
			
		}
		
		if(b2 == 1){
  401232:	4f4b      	ldr	r7, [pc, #300]	; (401360 <main+0x22c>)
			ul_freq = NOTE_E5;
			SysTick_Config(sysclk_get_cpu_hz() / (ul_freq * SAMPLES));
			
		}
		
		if(b3 == 1 ){
  401234:	4e4b      	ldr	r6, [pc, #300]	; (401364 <main+0x230>)
  401236:	e03f      	b.n	4012b8 <main+0x184>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  401238:	f8c3 c004 	str.w	ip, [r3, #4]
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  40123c:	f880 1023 	strb.w	r1, [r0, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
  401240:	2200      	movs	r2, #0
  401242:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
  401244:	2207      	movs	r2, #7
  401246:	601a      	str	r2, [r3, #0]
  401248:	e01a      	b.n	401280 <main+0x14c>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  40124a:	f241 12c7 	movw	r2, #4551	; 0x11c7
  40124e:	605a      	str	r2, [r3, #4]
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  401250:	f880 1023 	strb.w	r1, [r0, #35]	; 0x23
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
  401254:	2200      	movs	r2, #0
  401256:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
  401258:	2207      	movs	r2, #7
  40125a:	601a      	str	r2, [r3, #0]
  40125c:	e013      	b.n	401286 <main+0x152>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  40125e:	f640 62f1 	movw	r2, #3825	; 0xef1
  401262:	605a      	str	r2, [r3, #4]
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  401264:	f880 1023 	strb.w	r1, [r0, #35]	; 0x23
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
  401268:	2200      	movs	r2, #0
  40126a:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
  40126c:	2207      	movs	r2, #7
  40126e:	601a      	str	r2, [r3, #0]
  401270:	e00c      	b.n	40128c <main+0x158>
		if(b4 == 1 ){

			SysTick_Config(sysclk_get_cpu_hz() / (NOTE_A5 * SAMPLES));
		}
		
		if(b5 == 1 ){
  401272:	6822      	ldr	r2, [r4, #0]
  401274:	2a01      	cmp	r2, #1
  401276:	d016      	beq.n	4012a6 <main+0x172>
		if(b1 == 1){
  401278:	f8de 2000 	ldr.w	r2, [lr]
  40127c:	2a01      	cmp	r2, #1
  40127e:	d0db      	beq.n	401238 <main+0x104>
		if(b2 == 1){
  401280:	683a      	ldr	r2, [r7, #0]
  401282:	2a01      	cmp	r2, #1
  401284:	d0e1      	beq.n	40124a <main+0x116>
		if(b3 == 1 ){
  401286:	6832      	ldr	r2, [r6, #0]
  401288:	2a01      	cmp	r2, #1
  40128a:	d0e8      	beq.n	40125e <main+0x12a>
		if(b4 == 1 ){
  40128c:	682a      	ldr	r2, [r5, #0]
  40128e:	2a01      	cmp	r2, #1
  401290:	d1ef      	bne.n	401272 <main+0x13e>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  401292:	f44f 6255 	mov.w	r2, #3408	; 0xd50
  401296:	605a      	str	r2, [r3, #4]
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  401298:	f880 1023 	strb.w	r1, [r0, #35]	; 0x23
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
  40129c:	2200      	movs	r2, #0
  40129e:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
  4012a0:	2207      	movs	r2, #7
  4012a2:	601a      	str	r2, [r3, #0]
  4012a4:	e7e5      	b.n	401272 <main+0x13e>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  4012a6:	f640 32db 	movw	r2, #3035	; 0xbdb
  4012aa:	605a      	str	r2, [r3, #4]
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  4012ac:	f880 1023 	strb.w	r1, [r0, #35]	; 0x23
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
  4012b0:	2200      	movs	r2, #0
  4012b2:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
  4012b4:	2207      	movs	r2, #7
  4012b6:	601a      	str	r2, [r3, #0]
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  4012b8:	f241 6c67 	movw	ip, #5735	; 0x1667
  4012bc:	4d2a      	ldr	r5, [pc, #168]	; (401368 <main+0x234>)
		if(b5 == 1 ){
  4012be:	4c2b      	ldr	r4, [pc, #172]	; (40136c <main+0x238>)
  4012c0:	e7da      	b.n	401278 <main+0x144>
  4012c2:	bf00      	nop
  4012c4:	00400f5d 	.word	0x00400f5d
  4012c8:	004001d5 	.word	0x004001d5
  4012cc:	004002d1 	.word	0x004002d1
  4012d0:	004008c1 	.word	0x004008c1
  4012d4:	40028000 	.word	0x40028000
  4012d8:	20400ab0 	.word	0x20400ab0
  4012dc:	00400e89 	.word	0x00400e89
  4012e0:	20400aac 	.word	0x20400aac
  4012e4:	00400dad 	.word	0x00400dad
  4012e8:	20400aa8 	.word	0x20400aa8
  4012ec:	08f0d180 	.word	0x08f0d180
  4012f0:	00400989 	.word	0x00400989
  4012f4:	004009dd 	.word	0x004009dd
  4012f8:	004009e3 	.word	0x004009e3
  4012fc:	20400008 	.word	0x20400008
  401300:	00401539 	.word	0x00401539
  401304:	00404490 	.word	0x00404490
  401308:	00401529 	.word	0x00401529
  40130c:	40040000 	.word	0x40040000
  401310:	00400465 	.word	0x00400465
  401314:	0040046b 	.word	0x0040046b
  401318:	00400487 	.word	0x00400487
  40131c:	0040049b 	.word	0x0040049b
  401320:	20400a6c 	.word	0x20400a6c
  401324:	004044e8 	.word	0x004044e8
  401328:	0040451c 	.word	0x0040451c
  40132c:	004013c9 	.word	0x004013c9
  401330:	00404540 	.word	0x00404540
  401334:	00404560 	.word	0x00404560
  401338:	00404610 	.word	0x00404610
  40133c:	00404628 	.word	0x00404628
  401340:	00404640 	.word	0x00404640
  401344:	20400a68 	.word	0x20400a68
  401348:	00404488 	.word	0x00404488
  40134c:	00404480 	.word	0x00404480
  401350:	00404658 	.word	0x00404658
  401354:	00404670 	.word	0x00404670
  401358:	e000e010 	.word	0xe000e010
  40135c:	e000ed00 	.word	0xe000ed00
  401360:	20400a54 	.word	0x20400a54
  401364:	20400a58 	.word	0x20400a58
  401368:	20400a5c 	.word	0x20400a5c
  40136c:	20400a60 	.word	0x20400a60
  401370:	20400a64 	.word	0x20400a64
  401374:	20400a50 	.word	0x20400a50

00401378 <__libc_init_array>:
  401378:	b570      	push	{r4, r5, r6, lr}
  40137a:	4e0f      	ldr	r6, [pc, #60]	; (4013b8 <__libc_init_array+0x40>)
  40137c:	4d0f      	ldr	r5, [pc, #60]	; (4013bc <__libc_init_array+0x44>)
  40137e:	1b76      	subs	r6, r6, r5
  401380:	10b6      	asrs	r6, r6, #2
  401382:	bf18      	it	ne
  401384:	2400      	movne	r4, #0
  401386:	d005      	beq.n	401394 <__libc_init_array+0x1c>
  401388:	3401      	adds	r4, #1
  40138a:	f855 3b04 	ldr.w	r3, [r5], #4
  40138e:	4798      	blx	r3
  401390:	42a6      	cmp	r6, r4
  401392:	d1f9      	bne.n	401388 <__libc_init_array+0x10>
  401394:	4e0a      	ldr	r6, [pc, #40]	; (4013c0 <__libc_init_array+0x48>)
  401396:	4d0b      	ldr	r5, [pc, #44]	; (4013c4 <__libc_init_array+0x4c>)
  401398:	1b76      	subs	r6, r6, r5
  40139a:	f003 fa39 	bl	404810 <_init>
  40139e:	10b6      	asrs	r6, r6, #2
  4013a0:	bf18      	it	ne
  4013a2:	2400      	movne	r4, #0
  4013a4:	d006      	beq.n	4013b4 <__libc_init_array+0x3c>
  4013a6:	3401      	adds	r4, #1
  4013a8:	f855 3b04 	ldr.w	r3, [r5], #4
  4013ac:	4798      	blx	r3
  4013ae:	42a6      	cmp	r6, r4
  4013b0:	d1f9      	bne.n	4013a6 <__libc_init_array+0x2e>
  4013b2:	bd70      	pop	{r4, r5, r6, pc}
  4013b4:	bd70      	pop	{r4, r5, r6, pc}
  4013b6:	bf00      	nop
  4013b8:	0040481c 	.word	0x0040481c
  4013bc:	0040481c 	.word	0x0040481c
  4013c0:	00404824 	.word	0x00404824
  4013c4:	0040481c 	.word	0x0040481c

004013c8 <iprintf>:
  4013c8:	b40f      	push	{r0, r1, r2, r3}
  4013ca:	b500      	push	{lr}
  4013cc:	4907      	ldr	r1, [pc, #28]	; (4013ec <iprintf+0x24>)
  4013ce:	b083      	sub	sp, #12
  4013d0:	ab04      	add	r3, sp, #16
  4013d2:	6808      	ldr	r0, [r1, #0]
  4013d4:	f853 2b04 	ldr.w	r2, [r3], #4
  4013d8:	6881      	ldr	r1, [r0, #8]
  4013da:	9301      	str	r3, [sp, #4]
  4013dc:	f000 fa3e 	bl	40185c <_vfiprintf_r>
  4013e0:	b003      	add	sp, #12
  4013e2:	f85d eb04 	ldr.w	lr, [sp], #4
  4013e6:	b004      	add	sp, #16
  4013e8:	4770      	bx	lr
  4013ea:	bf00      	nop
  4013ec:	20400008 	.word	0x20400008

004013f0 <memset>:
  4013f0:	b470      	push	{r4, r5, r6}
  4013f2:	0786      	lsls	r6, r0, #30
  4013f4:	d046      	beq.n	401484 <memset+0x94>
  4013f6:	1e54      	subs	r4, r2, #1
  4013f8:	2a00      	cmp	r2, #0
  4013fa:	d041      	beq.n	401480 <memset+0x90>
  4013fc:	b2ca      	uxtb	r2, r1
  4013fe:	4603      	mov	r3, r0
  401400:	e002      	b.n	401408 <memset+0x18>
  401402:	f114 34ff 	adds.w	r4, r4, #4294967295
  401406:	d33b      	bcc.n	401480 <memset+0x90>
  401408:	f803 2b01 	strb.w	r2, [r3], #1
  40140c:	079d      	lsls	r5, r3, #30
  40140e:	d1f8      	bne.n	401402 <memset+0x12>
  401410:	2c03      	cmp	r4, #3
  401412:	d92e      	bls.n	401472 <memset+0x82>
  401414:	b2cd      	uxtb	r5, r1
  401416:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  40141a:	2c0f      	cmp	r4, #15
  40141c:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  401420:	d919      	bls.n	401456 <memset+0x66>
  401422:	f103 0210 	add.w	r2, r3, #16
  401426:	4626      	mov	r6, r4
  401428:	3e10      	subs	r6, #16
  40142a:	2e0f      	cmp	r6, #15
  40142c:	f842 5c10 	str.w	r5, [r2, #-16]
  401430:	f842 5c0c 	str.w	r5, [r2, #-12]
  401434:	f842 5c08 	str.w	r5, [r2, #-8]
  401438:	f842 5c04 	str.w	r5, [r2, #-4]
  40143c:	f102 0210 	add.w	r2, r2, #16
  401440:	d8f2      	bhi.n	401428 <memset+0x38>
  401442:	f1a4 0210 	sub.w	r2, r4, #16
  401446:	f022 020f 	bic.w	r2, r2, #15
  40144a:	f004 040f 	and.w	r4, r4, #15
  40144e:	3210      	adds	r2, #16
  401450:	2c03      	cmp	r4, #3
  401452:	4413      	add	r3, r2
  401454:	d90d      	bls.n	401472 <memset+0x82>
  401456:	461e      	mov	r6, r3
  401458:	4622      	mov	r2, r4
  40145a:	3a04      	subs	r2, #4
  40145c:	2a03      	cmp	r2, #3
  40145e:	f846 5b04 	str.w	r5, [r6], #4
  401462:	d8fa      	bhi.n	40145a <memset+0x6a>
  401464:	1f22      	subs	r2, r4, #4
  401466:	f022 0203 	bic.w	r2, r2, #3
  40146a:	3204      	adds	r2, #4
  40146c:	4413      	add	r3, r2
  40146e:	f004 0403 	and.w	r4, r4, #3
  401472:	b12c      	cbz	r4, 401480 <memset+0x90>
  401474:	b2c9      	uxtb	r1, r1
  401476:	441c      	add	r4, r3
  401478:	f803 1b01 	strb.w	r1, [r3], #1
  40147c:	429c      	cmp	r4, r3
  40147e:	d1fb      	bne.n	401478 <memset+0x88>
  401480:	bc70      	pop	{r4, r5, r6}
  401482:	4770      	bx	lr
  401484:	4614      	mov	r4, r2
  401486:	4603      	mov	r3, r0
  401488:	e7c2      	b.n	401410 <memset+0x20>
  40148a:	bf00      	nop

0040148c <_puts_r>:
  40148c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40148e:	4605      	mov	r5, r0
  401490:	b089      	sub	sp, #36	; 0x24
  401492:	4608      	mov	r0, r1
  401494:	460c      	mov	r4, r1
  401496:	f000 f933 	bl	401700 <strlen>
  40149a:	6bab      	ldr	r3, [r5, #56]	; 0x38
  40149c:	4f21      	ldr	r7, [pc, #132]	; (401524 <_puts_r+0x98>)
  40149e:	9404      	str	r4, [sp, #16]
  4014a0:	2601      	movs	r6, #1
  4014a2:	1c44      	adds	r4, r0, #1
  4014a4:	a904      	add	r1, sp, #16
  4014a6:	2202      	movs	r2, #2
  4014a8:	9403      	str	r4, [sp, #12]
  4014aa:	9005      	str	r0, [sp, #20]
  4014ac:	68ac      	ldr	r4, [r5, #8]
  4014ae:	9706      	str	r7, [sp, #24]
  4014b0:	9607      	str	r6, [sp, #28]
  4014b2:	9101      	str	r1, [sp, #4]
  4014b4:	9202      	str	r2, [sp, #8]
  4014b6:	b353      	cbz	r3, 40150e <_puts_r+0x82>
  4014b8:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4014ba:	f013 0f01 	tst.w	r3, #1
  4014be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4014c2:	b29a      	uxth	r2, r3
  4014c4:	d101      	bne.n	4014ca <_puts_r+0x3e>
  4014c6:	0590      	lsls	r0, r2, #22
  4014c8:	d525      	bpl.n	401516 <_puts_r+0x8a>
  4014ca:	0491      	lsls	r1, r2, #18
  4014cc:	d406      	bmi.n	4014dc <_puts_r+0x50>
  4014ce:	6e62      	ldr	r2, [r4, #100]	; 0x64
  4014d0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  4014d4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  4014d8:	81a3      	strh	r3, [r4, #12]
  4014da:	6662      	str	r2, [r4, #100]	; 0x64
  4014dc:	4628      	mov	r0, r5
  4014de:	aa01      	add	r2, sp, #4
  4014e0:	4621      	mov	r1, r4
  4014e2:	f001 fbbd 	bl	402c60 <__sfvwrite_r>
  4014e6:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4014e8:	2800      	cmp	r0, #0
  4014ea:	bf0c      	ite	eq
  4014ec:	250a      	moveq	r5, #10
  4014ee:	f04f 35ff 	movne.w	r5, #4294967295
  4014f2:	07da      	lsls	r2, r3, #31
  4014f4:	d402      	bmi.n	4014fc <_puts_r+0x70>
  4014f6:	89a3      	ldrh	r3, [r4, #12]
  4014f8:	059b      	lsls	r3, r3, #22
  4014fa:	d502      	bpl.n	401502 <_puts_r+0x76>
  4014fc:	4628      	mov	r0, r5
  4014fe:	b009      	add	sp, #36	; 0x24
  401500:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401502:	6da0      	ldr	r0, [r4, #88]	; 0x58
  401504:	f001 fd62 	bl	402fcc <__retarget_lock_release_recursive>
  401508:	4628      	mov	r0, r5
  40150a:	b009      	add	sp, #36	; 0x24
  40150c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40150e:	4628      	mov	r0, r5
  401510:	f001 f99a 	bl	402848 <__sinit>
  401514:	e7d0      	b.n	4014b8 <_puts_r+0x2c>
  401516:	6da0      	ldr	r0, [r4, #88]	; 0x58
  401518:	f001 fd56 	bl	402fc8 <__retarget_lock_acquire_recursive>
  40151c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401520:	b29a      	uxth	r2, r3
  401522:	e7d2      	b.n	4014ca <_puts_r+0x3e>
  401524:	004046a8 	.word	0x004046a8

00401528 <puts>:
  401528:	4b02      	ldr	r3, [pc, #8]	; (401534 <puts+0xc>)
  40152a:	4601      	mov	r1, r0
  40152c:	6818      	ldr	r0, [r3, #0]
  40152e:	f7ff bfad 	b.w	40148c <_puts_r>
  401532:	bf00      	nop
  401534:	20400008 	.word	0x20400008

00401538 <setbuf>:
  401538:	2900      	cmp	r1, #0
  40153a:	bf0c      	ite	eq
  40153c:	2202      	moveq	r2, #2
  40153e:	2200      	movne	r2, #0
  401540:	f44f 6380 	mov.w	r3, #1024	; 0x400
  401544:	f000 b800 	b.w	401548 <setvbuf>

00401548 <setvbuf>:
  401548:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  40154c:	4c61      	ldr	r4, [pc, #388]	; (4016d4 <setvbuf+0x18c>)
  40154e:	6825      	ldr	r5, [r4, #0]
  401550:	b083      	sub	sp, #12
  401552:	4604      	mov	r4, r0
  401554:	460f      	mov	r7, r1
  401556:	4690      	mov	r8, r2
  401558:	461e      	mov	r6, r3
  40155a:	b115      	cbz	r5, 401562 <setvbuf+0x1a>
  40155c:	6bab      	ldr	r3, [r5, #56]	; 0x38
  40155e:	2b00      	cmp	r3, #0
  401560:	d064      	beq.n	40162c <setvbuf+0xe4>
  401562:	f1b8 0f02 	cmp.w	r8, #2
  401566:	d006      	beq.n	401576 <setvbuf+0x2e>
  401568:	f1b8 0f01 	cmp.w	r8, #1
  40156c:	f200 809f 	bhi.w	4016ae <setvbuf+0x166>
  401570:	2e00      	cmp	r6, #0
  401572:	f2c0 809c 	blt.w	4016ae <setvbuf+0x166>
  401576:	6e63      	ldr	r3, [r4, #100]	; 0x64
  401578:	07d8      	lsls	r0, r3, #31
  40157a:	d534      	bpl.n	4015e6 <setvbuf+0x9e>
  40157c:	4621      	mov	r1, r4
  40157e:	4628      	mov	r0, r5
  401580:	f001 f90a 	bl	402798 <_fflush_r>
  401584:	6b21      	ldr	r1, [r4, #48]	; 0x30
  401586:	b141      	cbz	r1, 40159a <setvbuf+0x52>
  401588:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40158c:	4299      	cmp	r1, r3
  40158e:	d002      	beq.n	401596 <setvbuf+0x4e>
  401590:	4628      	mov	r0, r5
  401592:	f001 fa7f 	bl	402a94 <_free_r>
  401596:	2300      	movs	r3, #0
  401598:	6323      	str	r3, [r4, #48]	; 0x30
  40159a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40159e:	2200      	movs	r2, #0
  4015a0:	61a2      	str	r2, [r4, #24]
  4015a2:	6062      	str	r2, [r4, #4]
  4015a4:	061a      	lsls	r2, r3, #24
  4015a6:	d43a      	bmi.n	40161e <setvbuf+0xd6>
  4015a8:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  4015ac:	f023 0303 	bic.w	r3, r3, #3
  4015b0:	f1b8 0f02 	cmp.w	r8, #2
  4015b4:	81a3      	strh	r3, [r4, #12]
  4015b6:	d01d      	beq.n	4015f4 <setvbuf+0xac>
  4015b8:	ab01      	add	r3, sp, #4
  4015ba:	466a      	mov	r2, sp
  4015bc:	4621      	mov	r1, r4
  4015be:	4628      	mov	r0, r5
  4015c0:	f001 fd06 	bl	402fd0 <__swhatbuf_r>
  4015c4:	89a3      	ldrh	r3, [r4, #12]
  4015c6:	4318      	orrs	r0, r3
  4015c8:	81a0      	strh	r0, [r4, #12]
  4015ca:	2e00      	cmp	r6, #0
  4015cc:	d132      	bne.n	401634 <setvbuf+0xec>
  4015ce:	9e00      	ldr	r6, [sp, #0]
  4015d0:	4630      	mov	r0, r6
  4015d2:	f001 fd75 	bl	4030c0 <malloc>
  4015d6:	4607      	mov	r7, r0
  4015d8:	2800      	cmp	r0, #0
  4015da:	d06b      	beq.n	4016b4 <setvbuf+0x16c>
  4015dc:	89a3      	ldrh	r3, [r4, #12]
  4015de:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4015e2:	81a3      	strh	r3, [r4, #12]
  4015e4:	e028      	b.n	401638 <setvbuf+0xf0>
  4015e6:	89a3      	ldrh	r3, [r4, #12]
  4015e8:	0599      	lsls	r1, r3, #22
  4015ea:	d4c7      	bmi.n	40157c <setvbuf+0x34>
  4015ec:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4015ee:	f001 fceb 	bl	402fc8 <__retarget_lock_acquire_recursive>
  4015f2:	e7c3      	b.n	40157c <setvbuf+0x34>
  4015f4:	2500      	movs	r5, #0
  4015f6:	6e61      	ldr	r1, [r4, #100]	; 0x64
  4015f8:	2600      	movs	r6, #0
  4015fa:	f104 0243 	add.w	r2, r4, #67	; 0x43
  4015fe:	f043 0302 	orr.w	r3, r3, #2
  401602:	2001      	movs	r0, #1
  401604:	60a6      	str	r6, [r4, #8]
  401606:	07ce      	lsls	r6, r1, #31
  401608:	81a3      	strh	r3, [r4, #12]
  40160a:	6022      	str	r2, [r4, #0]
  40160c:	6122      	str	r2, [r4, #16]
  40160e:	6160      	str	r0, [r4, #20]
  401610:	d401      	bmi.n	401616 <setvbuf+0xce>
  401612:	0598      	lsls	r0, r3, #22
  401614:	d53e      	bpl.n	401694 <setvbuf+0x14c>
  401616:	4628      	mov	r0, r5
  401618:	b003      	add	sp, #12
  40161a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40161e:	6921      	ldr	r1, [r4, #16]
  401620:	4628      	mov	r0, r5
  401622:	f001 fa37 	bl	402a94 <_free_r>
  401626:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40162a:	e7bd      	b.n	4015a8 <setvbuf+0x60>
  40162c:	4628      	mov	r0, r5
  40162e:	f001 f90b 	bl	402848 <__sinit>
  401632:	e796      	b.n	401562 <setvbuf+0x1a>
  401634:	2f00      	cmp	r7, #0
  401636:	d0cb      	beq.n	4015d0 <setvbuf+0x88>
  401638:	6bab      	ldr	r3, [r5, #56]	; 0x38
  40163a:	2b00      	cmp	r3, #0
  40163c:	d033      	beq.n	4016a6 <setvbuf+0x15e>
  40163e:	9b00      	ldr	r3, [sp, #0]
  401640:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  401644:	6027      	str	r7, [r4, #0]
  401646:	429e      	cmp	r6, r3
  401648:	bf1c      	itt	ne
  40164a:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  40164e:	81a2      	strhne	r2, [r4, #12]
  401650:	f1b8 0f01 	cmp.w	r8, #1
  401654:	bf04      	itt	eq
  401656:	f042 0201 	orreq.w	r2, r2, #1
  40165a:	81a2      	strheq	r2, [r4, #12]
  40165c:	b292      	uxth	r2, r2
  40165e:	f012 0308 	ands.w	r3, r2, #8
  401662:	6127      	str	r7, [r4, #16]
  401664:	6166      	str	r6, [r4, #20]
  401666:	d00e      	beq.n	401686 <setvbuf+0x13e>
  401668:	07d1      	lsls	r1, r2, #31
  40166a:	d51a      	bpl.n	4016a2 <setvbuf+0x15a>
  40166c:	6e65      	ldr	r5, [r4, #100]	; 0x64
  40166e:	4276      	negs	r6, r6
  401670:	2300      	movs	r3, #0
  401672:	f015 0501 	ands.w	r5, r5, #1
  401676:	61a6      	str	r6, [r4, #24]
  401678:	60a3      	str	r3, [r4, #8]
  40167a:	d009      	beq.n	401690 <setvbuf+0x148>
  40167c:	2500      	movs	r5, #0
  40167e:	4628      	mov	r0, r5
  401680:	b003      	add	sp, #12
  401682:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401686:	60a3      	str	r3, [r4, #8]
  401688:	6e65      	ldr	r5, [r4, #100]	; 0x64
  40168a:	f015 0501 	ands.w	r5, r5, #1
  40168e:	d1f5      	bne.n	40167c <setvbuf+0x134>
  401690:	0593      	lsls	r3, r2, #22
  401692:	d4c0      	bmi.n	401616 <setvbuf+0xce>
  401694:	6da0      	ldr	r0, [r4, #88]	; 0x58
  401696:	f001 fc99 	bl	402fcc <__retarget_lock_release_recursive>
  40169a:	4628      	mov	r0, r5
  40169c:	b003      	add	sp, #12
  40169e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4016a2:	60a6      	str	r6, [r4, #8]
  4016a4:	e7f0      	b.n	401688 <setvbuf+0x140>
  4016a6:	4628      	mov	r0, r5
  4016a8:	f001 f8ce 	bl	402848 <__sinit>
  4016ac:	e7c7      	b.n	40163e <setvbuf+0xf6>
  4016ae:	f04f 35ff 	mov.w	r5, #4294967295
  4016b2:	e7b0      	b.n	401616 <setvbuf+0xce>
  4016b4:	f8dd 9000 	ldr.w	r9, [sp]
  4016b8:	45b1      	cmp	r9, r6
  4016ba:	d004      	beq.n	4016c6 <setvbuf+0x17e>
  4016bc:	4648      	mov	r0, r9
  4016be:	f001 fcff 	bl	4030c0 <malloc>
  4016c2:	4607      	mov	r7, r0
  4016c4:	b920      	cbnz	r0, 4016d0 <setvbuf+0x188>
  4016c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4016ca:	f04f 35ff 	mov.w	r5, #4294967295
  4016ce:	e792      	b.n	4015f6 <setvbuf+0xae>
  4016d0:	464e      	mov	r6, r9
  4016d2:	e783      	b.n	4015dc <setvbuf+0x94>
  4016d4:	20400008 	.word	0x20400008
	...

00401700 <strlen>:
  401700:	f890 f000 	pld	[r0]
  401704:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  401708:	f020 0107 	bic.w	r1, r0, #7
  40170c:	f06f 0c00 	mvn.w	ip, #0
  401710:	f010 0407 	ands.w	r4, r0, #7
  401714:	f891 f020 	pld	[r1, #32]
  401718:	f040 8049 	bne.w	4017ae <strlen+0xae>
  40171c:	f04f 0400 	mov.w	r4, #0
  401720:	f06f 0007 	mvn.w	r0, #7
  401724:	e9d1 2300 	ldrd	r2, r3, [r1]
  401728:	f891 f040 	pld	[r1, #64]	; 0x40
  40172c:	f100 0008 	add.w	r0, r0, #8
  401730:	fa82 f24c 	uadd8	r2, r2, ip
  401734:	faa4 f28c 	sel	r2, r4, ip
  401738:	fa83 f34c 	uadd8	r3, r3, ip
  40173c:	faa2 f38c 	sel	r3, r2, ip
  401740:	bb4b      	cbnz	r3, 401796 <strlen+0x96>
  401742:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  401746:	fa82 f24c 	uadd8	r2, r2, ip
  40174a:	f100 0008 	add.w	r0, r0, #8
  40174e:	faa4 f28c 	sel	r2, r4, ip
  401752:	fa83 f34c 	uadd8	r3, r3, ip
  401756:	faa2 f38c 	sel	r3, r2, ip
  40175a:	b9e3      	cbnz	r3, 401796 <strlen+0x96>
  40175c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  401760:	fa82 f24c 	uadd8	r2, r2, ip
  401764:	f100 0008 	add.w	r0, r0, #8
  401768:	faa4 f28c 	sel	r2, r4, ip
  40176c:	fa83 f34c 	uadd8	r3, r3, ip
  401770:	faa2 f38c 	sel	r3, r2, ip
  401774:	b97b      	cbnz	r3, 401796 <strlen+0x96>
  401776:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  40177a:	f101 0120 	add.w	r1, r1, #32
  40177e:	fa82 f24c 	uadd8	r2, r2, ip
  401782:	f100 0008 	add.w	r0, r0, #8
  401786:	faa4 f28c 	sel	r2, r4, ip
  40178a:	fa83 f34c 	uadd8	r3, r3, ip
  40178e:	faa2 f38c 	sel	r3, r2, ip
  401792:	2b00      	cmp	r3, #0
  401794:	d0c6      	beq.n	401724 <strlen+0x24>
  401796:	2a00      	cmp	r2, #0
  401798:	bf04      	itt	eq
  40179a:	3004      	addeq	r0, #4
  40179c:	461a      	moveq	r2, r3
  40179e:	ba12      	rev	r2, r2
  4017a0:	fab2 f282 	clz	r2, r2
  4017a4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  4017a8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4017ac:	4770      	bx	lr
  4017ae:	e9d1 2300 	ldrd	r2, r3, [r1]
  4017b2:	f004 0503 	and.w	r5, r4, #3
  4017b6:	f1c4 0000 	rsb	r0, r4, #0
  4017ba:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  4017be:	f014 0f04 	tst.w	r4, #4
  4017c2:	f891 f040 	pld	[r1, #64]	; 0x40
  4017c6:	fa0c f505 	lsl.w	r5, ip, r5
  4017ca:	ea62 0205 	orn	r2, r2, r5
  4017ce:	bf1c      	itt	ne
  4017d0:	ea63 0305 	ornne	r3, r3, r5
  4017d4:	4662      	movne	r2, ip
  4017d6:	f04f 0400 	mov.w	r4, #0
  4017da:	e7a9      	b.n	401730 <strlen+0x30>

004017dc <__sprint_r.part.0>:
  4017dc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4017e0:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  4017e2:	049c      	lsls	r4, r3, #18
  4017e4:	4693      	mov	fp, r2
  4017e6:	d52f      	bpl.n	401848 <__sprint_r.part.0+0x6c>
  4017e8:	6893      	ldr	r3, [r2, #8]
  4017ea:	6812      	ldr	r2, [r2, #0]
  4017ec:	b353      	cbz	r3, 401844 <__sprint_r.part.0+0x68>
  4017ee:	460e      	mov	r6, r1
  4017f0:	4607      	mov	r7, r0
  4017f2:	f102 0908 	add.w	r9, r2, #8
  4017f6:	e919 0420 	ldmdb	r9, {r5, sl}
  4017fa:	ea5f 089a 	movs.w	r8, sl, lsr #2
  4017fe:	d017      	beq.n	401830 <__sprint_r.part.0+0x54>
  401800:	3d04      	subs	r5, #4
  401802:	2400      	movs	r4, #0
  401804:	e001      	b.n	40180a <__sprint_r.part.0+0x2e>
  401806:	45a0      	cmp	r8, r4
  401808:	d010      	beq.n	40182c <__sprint_r.part.0+0x50>
  40180a:	4632      	mov	r2, r6
  40180c:	f855 1f04 	ldr.w	r1, [r5, #4]!
  401810:	4638      	mov	r0, r7
  401812:	f001 f8bb 	bl	40298c <_fputwc_r>
  401816:	1c43      	adds	r3, r0, #1
  401818:	f104 0401 	add.w	r4, r4, #1
  40181c:	d1f3      	bne.n	401806 <__sprint_r.part.0+0x2a>
  40181e:	2300      	movs	r3, #0
  401820:	f8cb 3008 	str.w	r3, [fp, #8]
  401824:	f8cb 3004 	str.w	r3, [fp, #4]
  401828:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40182c:	f8db 3008 	ldr.w	r3, [fp, #8]
  401830:	f02a 0a03 	bic.w	sl, sl, #3
  401834:	eba3 030a 	sub.w	r3, r3, sl
  401838:	f8cb 3008 	str.w	r3, [fp, #8]
  40183c:	f109 0908 	add.w	r9, r9, #8
  401840:	2b00      	cmp	r3, #0
  401842:	d1d8      	bne.n	4017f6 <__sprint_r.part.0+0x1a>
  401844:	2000      	movs	r0, #0
  401846:	e7ea      	b.n	40181e <__sprint_r.part.0+0x42>
  401848:	f001 fa0a 	bl	402c60 <__sfvwrite_r>
  40184c:	2300      	movs	r3, #0
  40184e:	f8cb 3008 	str.w	r3, [fp, #8]
  401852:	f8cb 3004 	str.w	r3, [fp, #4]
  401856:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40185a:	bf00      	nop

0040185c <_vfiprintf_r>:
  40185c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401860:	b0ad      	sub	sp, #180	; 0xb4
  401862:	461d      	mov	r5, r3
  401864:	468b      	mov	fp, r1
  401866:	4690      	mov	r8, r2
  401868:	9307      	str	r3, [sp, #28]
  40186a:	9006      	str	r0, [sp, #24]
  40186c:	b118      	cbz	r0, 401876 <_vfiprintf_r+0x1a>
  40186e:	6b83      	ldr	r3, [r0, #56]	; 0x38
  401870:	2b00      	cmp	r3, #0
  401872:	f000 80f3 	beq.w	401a5c <_vfiprintf_r+0x200>
  401876:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  40187a:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  40187e:	07df      	lsls	r7, r3, #31
  401880:	b281      	uxth	r1, r0
  401882:	d402      	bmi.n	40188a <_vfiprintf_r+0x2e>
  401884:	058e      	lsls	r6, r1, #22
  401886:	f140 80fc 	bpl.w	401a82 <_vfiprintf_r+0x226>
  40188a:	048c      	lsls	r4, r1, #18
  40188c:	d40a      	bmi.n	4018a4 <_vfiprintf_r+0x48>
  40188e:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  401892:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
  401896:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  40189a:	f8ab 100c 	strh.w	r1, [fp, #12]
  40189e:	f8cb 3064 	str.w	r3, [fp, #100]	; 0x64
  4018a2:	b289      	uxth	r1, r1
  4018a4:	0708      	lsls	r0, r1, #28
  4018a6:	f140 80b3 	bpl.w	401a10 <_vfiprintf_r+0x1b4>
  4018aa:	f8db 3010 	ldr.w	r3, [fp, #16]
  4018ae:	2b00      	cmp	r3, #0
  4018b0:	f000 80ae 	beq.w	401a10 <_vfiprintf_r+0x1b4>
  4018b4:	f001 031a 	and.w	r3, r1, #26
  4018b8:	2b0a      	cmp	r3, #10
  4018ba:	f000 80b5 	beq.w	401a28 <_vfiprintf_r+0x1cc>
  4018be:	2300      	movs	r3, #0
  4018c0:	f10d 0970 	add.w	r9, sp, #112	; 0x70
  4018c4:	930b      	str	r3, [sp, #44]	; 0x2c
  4018c6:	9311      	str	r3, [sp, #68]	; 0x44
  4018c8:	9310      	str	r3, [sp, #64]	; 0x40
  4018ca:	9303      	str	r3, [sp, #12]
  4018cc:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  4018d0:	46ca      	mov	sl, r9
  4018d2:	f8cd b010 	str.w	fp, [sp, #16]
  4018d6:	f898 3000 	ldrb.w	r3, [r8]
  4018da:	4644      	mov	r4, r8
  4018dc:	b1fb      	cbz	r3, 40191e <_vfiprintf_r+0xc2>
  4018de:	2b25      	cmp	r3, #37	; 0x25
  4018e0:	d102      	bne.n	4018e8 <_vfiprintf_r+0x8c>
  4018e2:	e01c      	b.n	40191e <_vfiprintf_r+0xc2>
  4018e4:	2b25      	cmp	r3, #37	; 0x25
  4018e6:	d003      	beq.n	4018f0 <_vfiprintf_r+0x94>
  4018e8:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  4018ec:	2b00      	cmp	r3, #0
  4018ee:	d1f9      	bne.n	4018e4 <_vfiprintf_r+0x88>
  4018f0:	eba4 0508 	sub.w	r5, r4, r8
  4018f4:	b19d      	cbz	r5, 40191e <_vfiprintf_r+0xc2>
  4018f6:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4018f8:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4018fa:	f8ca 8000 	str.w	r8, [sl]
  4018fe:	3301      	adds	r3, #1
  401900:	442a      	add	r2, r5
  401902:	2b07      	cmp	r3, #7
  401904:	f8ca 5004 	str.w	r5, [sl, #4]
  401908:	9211      	str	r2, [sp, #68]	; 0x44
  40190a:	9310      	str	r3, [sp, #64]	; 0x40
  40190c:	dd7a      	ble.n	401a04 <_vfiprintf_r+0x1a8>
  40190e:	2a00      	cmp	r2, #0
  401910:	f040 84b0 	bne.w	402274 <_vfiprintf_r+0xa18>
  401914:	9b03      	ldr	r3, [sp, #12]
  401916:	9210      	str	r2, [sp, #64]	; 0x40
  401918:	442b      	add	r3, r5
  40191a:	46ca      	mov	sl, r9
  40191c:	9303      	str	r3, [sp, #12]
  40191e:	7823      	ldrb	r3, [r4, #0]
  401920:	2b00      	cmp	r3, #0
  401922:	f000 83e0 	beq.w	4020e6 <_vfiprintf_r+0x88a>
  401926:	2000      	movs	r0, #0
  401928:	f04f 0300 	mov.w	r3, #0
  40192c:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  401930:	f104 0801 	add.w	r8, r4, #1
  401934:	7862      	ldrb	r2, [r4, #1]
  401936:	4605      	mov	r5, r0
  401938:	4606      	mov	r6, r0
  40193a:	4603      	mov	r3, r0
  40193c:	f04f 34ff 	mov.w	r4, #4294967295
  401940:	f108 0801 	add.w	r8, r8, #1
  401944:	f1a2 0120 	sub.w	r1, r2, #32
  401948:	2958      	cmp	r1, #88	; 0x58
  40194a:	f200 82de 	bhi.w	401f0a <_vfiprintf_r+0x6ae>
  40194e:	e8df f011 	tbh	[pc, r1, lsl #1]
  401952:	0221      	.short	0x0221
  401954:	02dc02dc 	.word	0x02dc02dc
  401958:	02dc0229 	.word	0x02dc0229
  40195c:	02dc02dc 	.word	0x02dc02dc
  401960:	02dc02dc 	.word	0x02dc02dc
  401964:	028902dc 	.word	0x028902dc
  401968:	02dc0295 	.word	0x02dc0295
  40196c:	02bd00a2 	.word	0x02bd00a2
  401970:	019f02dc 	.word	0x019f02dc
  401974:	01a401a4 	.word	0x01a401a4
  401978:	01a401a4 	.word	0x01a401a4
  40197c:	01a401a4 	.word	0x01a401a4
  401980:	01a401a4 	.word	0x01a401a4
  401984:	02dc01a4 	.word	0x02dc01a4
  401988:	02dc02dc 	.word	0x02dc02dc
  40198c:	02dc02dc 	.word	0x02dc02dc
  401990:	02dc02dc 	.word	0x02dc02dc
  401994:	02dc02dc 	.word	0x02dc02dc
  401998:	01b202dc 	.word	0x01b202dc
  40199c:	02dc02dc 	.word	0x02dc02dc
  4019a0:	02dc02dc 	.word	0x02dc02dc
  4019a4:	02dc02dc 	.word	0x02dc02dc
  4019a8:	02dc02dc 	.word	0x02dc02dc
  4019ac:	02dc02dc 	.word	0x02dc02dc
  4019b0:	02dc0197 	.word	0x02dc0197
  4019b4:	02dc02dc 	.word	0x02dc02dc
  4019b8:	02dc02dc 	.word	0x02dc02dc
  4019bc:	02dc019b 	.word	0x02dc019b
  4019c0:	025302dc 	.word	0x025302dc
  4019c4:	02dc02dc 	.word	0x02dc02dc
  4019c8:	02dc02dc 	.word	0x02dc02dc
  4019cc:	02dc02dc 	.word	0x02dc02dc
  4019d0:	02dc02dc 	.word	0x02dc02dc
  4019d4:	02dc02dc 	.word	0x02dc02dc
  4019d8:	021b025a 	.word	0x021b025a
  4019dc:	02dc02dc 	.word	0x02dc02dc
  4019e0:	026e02dc 	.word	0x026e02dc
  4019e4:	02dc021b 	.word	0x02dc021b
  4019e8:	027302dc 	.word	0x027302dc
  4019ec:	01f502dc 	.word	0x01f502dc
  4019f0:	02090182 	.word	0x02090182
  4019f4:	02dc02d7 	.word	0x02dc02d7
  4019f8:	02dc029a 	.word	0x02dc029a
  4019fc:	02dc00a7 	.word	0x02dc00a7
  401a00:	022e02dc 	.word	0x022e02dc
  401a04:	f10a 0a08 	add.w	sl, sl, #8
  401a08:	9b03      	ldr	r3, [sp, #12]
  401a0a:	442b      	add	r3, r5
  401a0c:	9303      	str	r3, [sp, #12]
  401a0e:	e786      	b.n	40191e <_vfiprintf_r+0xc2>
  401a10:	4659      	mov	r1, fp
  401a12:	9806      	ldr	r0, [sp, #24]
  401a14:	f000 fdac 	bl	402570 <__swsetup_r>
  401a18:	bb18      	cbnz	r0, 401a62 <_vfiprintf_r+0x206>
  401a1a:	f8bb 100c 	ldrh.w	r1, [fp, #12]
  401a1e:	f001 031a 	and.w	r3, r1, #26
  401a22:	2b0a      	cmp	r3, #10
  401a24:	f47f af4b 	bne.w	4018be <_vfiprintf_r+0x62>
  401a28:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  401a2c:	2b00      	cmp	r3, #0
  401a2e:	f6ff af46 	blt.w	4018be <_vfiprintf_r+0x62>
  401a32:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  401a36:	07db      	lsls	r3, r3, #31
  401a38:	d405      	bmi.n	401a46 <_vfiprintf_r+0x1ea>
  401a3a:	058f      	lsls	r7, r1, #22
  401a3c:	d403      	bmi.n	401a46 <_vfiprintf_r+0x1ea>
  401a3e:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  401a42:	f001 fac3 	bl	402fcc <__retarget_lock_release_recursive>
  401a46:	462b      	mov	r3, r5
  401a48:	4642      	mov	r2, r8
  401a4a:	4659      	mov	r1, fp
  401a4c:	9806      	ldr	r0, [sp, #24]
  401a4e:	f000 fd4d 	bl	4024ec <__sbprintf>
  401a52:	9003      	str	r0, [sp, #12]
  401a54:	9803      	ldr	r0, [sp, #12]
  401a56:	b02d      	add	sp, #180	; 0xb4
  401a58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401a5c:	f000 fef4 	bl	402848 <__sinit>
  401a60:	e709      	b.n	401876 <_vfiprintf_r+0x1a>
  401a62:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  401a66:	07d9      	lsls	r1, r3, #31
  401a68:	d404      	bmi.n	401a74 <_vfiprintf_r+0x218>
  401a6a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  401a6e:	059a      	lsls	r2, r3, #22
  401a70:	f140 84aa 	bpl.w	4023c8 <_vfiprintf_r+0xb6c>
  401a74:	f04f 33ff 	mov.w	r3, #4294967295
  401a78:	9303      	str	r3, [sp, #12]
  401a7a:	9803      	ldr	r0, [sp, #12]
  401a7c:	b02d      	add	sp, #180	; 0xb4
  401a7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401a82:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  401a86:	f001 fa9f 	bl	402fc8 <__retarget_lock_acquire_recursive>
  401a8a:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  401a8e:	b281      	uxth	r1, r0
  401a90:	e6fb      	b.n	40188a <_vfiprintf_r+0x2e>
  401a92:	4276      	negs	r6, r6
  401a94:	9207      	str	r2, [sp, #28]
  401a96:	f043 0304 	orr.w	r3, r3, #4
  401a9a:	f898 2000 	ldrb.w	r2, [r8]
  401a9e:	e74f      	b.n	401940 <_vfiprintf_r+0xe4>
  401aa0:	9608      	str	r6, [sp, #32]
  401aa2:	069e      	lsls	r6, r3, #26
  401aa4:	f100 8450 	bmi.w	402348 <_vfiprintf_r+0xaec>
  401aa8:	9907      	ldr	r1, [sp, #28]
  401aaa:	06dd      	lsls	r5, r3, #27
  401aac:	460a      	mov	r2, r1
  401aae:	f100 83ef 	bmi.w	402290 <_vfiprintf_r+0xa34>
  401ab2:	0658      	lsls	r0, r3, #25
  401ab4:	f140 83ec 	bpl.w	402290 <_vfiprintf_r+0xa34>
  401ab8:	880e      	ldrh	r6, [r1, #0]
  401aba:	3104      	adds	r1, #4
  401abc:	2700      	movs	r7, #0
  401abe:	2201      	movs	r2, #1
  401ac0:	9107      	str	r1, [sp, #28]
  401ac2:	f04f 0100 	mov.w	r1, #0
  401ac6:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  401aca:	2500      	movs	r5, #0
  401acc:	1c61      	adds	r1, r4, #1
  401ace:	f000 8116 	beq.w	401cfe <_vfiprintf_r+0x4a2>
  401ad2:	f023 0180 	bic.w	r1, r3, #128	; 0x80
  401ad6:	9102      	str	r1, [sp, #8]
  401ad8:	ea56 0107 	orrs.w	r1, r6, r7
  401adc:	f040 8114 	bne.w	401d08 <_vfiprintf_r+0x4ac>
  401ae0:	2c00      	cmp	r4, #0
  401ae2:	f040 835c 	bne.w	40219e <_vfiprintf_r+0x942>
  401ae6:	2a00      	cmp	r2, #0
  401ae8:	f040 83b7 	bne.w	40225a <_vfiprintf_r+0x9fe>
  401aec:	f013 0301 	ands.w	r3, r3, #1
  401af0:	9305      	str	r3, [sp, #20]
  401af2:	f000 8457 	beq.w	4023a4 <_vfiprintf_r+0xb48>
  401af6:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  401afa:	2330      	movs	r3, #48	; 0x30
  401afc:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  401b00:	9b05      	ldr	r3, [sp, #20]
  401b02:	42a3      	cmp	r3, r4
  401b04:	bfb8      	it	lt
  401b06:	4623      	movlt	r3, r4
  401b08:	9301      	str	r3, [sp, #4]
  401b0a:	b10d      	cbz	r5, 401b10 <_vfiprintf_r+0x2b4>
  401b0c:	3301      	adds	r3, #1
  401b0e:	9301      	str	r3, [sp, #4]
  401b10:	9b02      	ldr	r3, [sp, #8]
  401b12:	f013 0302 	ands.w	r3, r3, #2
  401b16:	9309      	str	r3, [sp, #36]	; 0x24
  401b18:	d002      	beq.n	401b20 <_vfiprintf_r+0x2c4>
  401b1a:	9b01      	ldr	r3, [sp, #4]
  401b1c:	3302      	adds	r3, #2
  401b1e:	9301      	str	r3, [sp, #4]
  401b20:	9b02      	ldr	r3, [sp, #8]
  401b22:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  401b26:	930a      	str	r3, [sp, #40]	; 0x28
  401b28:	f040 8217 	bne.w	401f5a <_vfiprintf_r+0x6fe>
  401b2c:	9b08      	ldr	r3, [sp, #32]
  401b2e:	9a01      	ldr	r2, [sp, #4]
  401b30:	1a9d      	subs	r5, r3, r2
  401b32:	2d00      	cmp	r5, #0
  401b34:	f340 8211 	ble.w	401f5a <_vfiprintf_r+0x6fe>
  401b38:	2d10      	cmp	r5, #16
  401b3a:	f340 8490 	ble.w	40245e <_vfiprintf_r+0xc02>
  401b3e:	9b10      	ldr	r3, [sp, #64]	; 0x40
  401b40:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401b42:	4ec4      	ldr	r6, [pc, #784]	; (401e54 <_vfiprintf_r+0x5f8>)
  401b44:	46d6      	mov	lr, sl
  401b46:	2710      	movs	r7, #16
  401b48:	46a2      	mov	sl, r4
  401b4a:	4619      	mov	r1, r3
  401b4c:	9c06      	ldr	r4, [sp, #24]
  401b4e:	e007      	b.n	401b60 <_vfiprintf_r+0x304>
  401b50:	f101 0c02 	add.w	ip, r1, #2
  401b54:	f10e 0e08 	add.w	lr, lr, #8
  401b58:	4601      	mov	r1, r0
  401b5a:	3d10      	subs	r5, #16
  401b5c:	2d10      	cmp	r5, #16
  401b5e:	dd11      	ble.n	401b84 <_vfiprintf_r+0x328>
  401b60:	1c48      	adds	r0, r1, #1
  401b62:	3210      	adds	r2, #16
  401b64:	2807      	cmp	r0, #7
  401b66:	9211      	str	r2, [sp, #68]	; 0x44
  401b68:	e88e 00c0 	stmia.w	lr, {r6, r7}
  401b6c:	9010      	str	r0, [sp, #64]	; 0x40
  401b6e:	ddef      	ble.n	401b50 <_vfiprintf_r+0x2f4>
  401b70:	2a00      	cmp	r2, #0
  401b72:	f040 81e4 	bne.w	401f3e <_vfiprintf_r+0x6e2>
  401b76:	3d10      	subs	r5, #16
  401b78:	2d10      	cmp	r5, #16
  401b7a:	4611      	mov	r1, r2
  401b7c:	f04f 0c01 	mov.w	ip, #1
  401b80:	46ce      	mov	lr, r9
  401b82:	dced      	bgt.n	401b60 <_vfiprintf_r+0x304>
  401b84:	4654      	mov	r4, sl
  401b86:	4661      	mov	r1, ip
  401b88:	46f2      	mov	sl, lr
  401b8a:	442a      	add	r2, r5
  401b8c:	2907      	cmp	r1, #7
  401b8e:	9211      	str	r2, [sp, #68]	; 0x44
  401b90:	f8ca 6000 	str.w	r6, [sl]
  401b94:	f8ca 5004 	str.w	r5, [sl, #4]
  401b98:	9110      	str	r1, [sp, #64]	; 0x40
  401b9a:	f300 82ec 	bgt.w	402176 <_vfiprintf_r+0x91a>
  401b9e:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  401ba2:	f10a 0a08 	add.w	sl, sl, #8
  401ba6:	1c48      	adds	r0, r1, #1
  401ba8:	2d00      	cmp	r5, #0
  401baa:	f040 81de 	bne.w	401f6a <_vfiprintf_r+0x70e>
  401bae:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401bb0:	2b00      	cmp	r3, #0
  401bb2:	f000 81f8 	beq.w	401fa6 <_vfiprintf_r+0x74a>
  401bb6:	3202      	adds	r2, #2
  401bb8:	a90e      	add	r1, sp, #56	; 0x38
  401bba:	2302      	movs	r3, #2
  401bbc:	2807      	cmp	r0, #7
  401bbe:	9211      	str	r2, [sp, #68]	; 0x44
  401bc0:	9010      	str	r0, [sp, #64]	; 0x40
  401bc2:	e88a 000a 	stmia.w	sl, {r1, r3}
  401bc6:	f340 81ea 	ble.w	401f9e <_vfiprintf_r+0x742>
  401bca:	2a00      	cmp	r2, #0
  401bcc:	f040 838c 	bne.w	4022e8 <_vfiprintf_r+0xa8c>
  401bd0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  401bd2:	2b80      	cmp	r3, #128	; 0x80
  401bd4:	f04f 0001 	mov.w	r0, #1
  401bd8:	4611      	mov	r1, r2
  401bda:	46ca      	mov	sl, r9
  401bdc:	f040 81e7 	bne.w	401fae <_vfiprintf_r+0x752>
  401be0:	9b08      	ldr	r3, [sp, #32]
  401be2:	9d01      	ldr	r5, [sp, #4]
  401be4:	1b5e      	subs	r6, r3, r5
  401be6:	2e00      	cmp	r6, #0
  401be8:	f340 81e1 	ble.w	401fae <_vfiprintf_r+0x752>
  401bec:	2e10      	cmp	r6, #16
  401bee:	4d9a      	ldr	r5, [pc, #616]	; (401e58 <_vfiprintf_r+0x5fc>)
  401bf0:	f340 8450 	ble.w	402494 <_vfiprintf_r+0xc38>
  401bf4:	46d4      	mov	ip, sl
  401bf6:	2710      	movs	r7, #16
  401bf8:	46a2      	mov	sl, r4
  401bfa:	9c06      	ldr	r4, [sp, #24]
  401bfc:	e007      	b.n	401c0e <_vfiprintf_r+0x3b2>
  401bfe:	f101 0e02 	add.w	lr, r1, #2
  401c02:	f10c 0c08 	add.w	ip, ip, #8
  401c06:	4601      	mov	r1, r0
  401c08:	3e10      	subs	r6, #16
  401c0a:	2e10      	cmp	r6, #16
  401c0c:	dd11      	ble.n	401c32 <_vfiprintf_r+0x3d6>
  401c0e:	1c48      	adds	r0, r1, #1
  401c10:	3210      	adds	r2, #16
  401c12:	2807      	cmp	r0, #7
  401c14:	9211      	str	r2, [sp, #68]	; 0x44
  401c16:	e88c 00a0 	stmia.w	ip, {r5, r7}
  401c1a:	9010      	str	r0, [sp, #64]	; 0x40
  401c1c:	ddef      	ble.n	401bfe <_vfiprintf_r+0x3a2>
  401c1e:	2a00      	cmp	r2, #0
  401c20:	f040 829d 	bne.w	40215e <_vfiprintf_r+0x902>
  401c24:	3e10      	subs	r6, #16
  401c26:	2e10      	cmp	r6, #16
  401c28:	f04f 0e01 	mov.w	lr, #1
  401c2c:	4611      	mov	r1, r2
  401c2e:	46cc      	mov	ip, r9
  401c30:	dced      	bgt.n	401c0e <_vfiprintf_r+0x3b2>
  401c32:	4654      	mov	r4, sl
  401c34:	46e2      	mov	sl, ip
  401c36:	4432      	add	r2, r6
  401c38:	f1be 0f07 	cmp.w	lr, #7
  401c3c:	9211      	str	r2, [sp, #68]	; 0x44
  401c3e:	e88a 0060 	stmia.w	sl, {r5, r6}
  401c42:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  401c46:	f300 8369 	bgt.w	40231c <_vfiprintf_r+0xac0>
  401c4a:	f10a 0a08 	add.w	sl, sl, #8
  401c4e:	f10e 0001 	add.w	r0, lr, #1
  401c52:	4671      	mov	r1, lr
  401c54:	e1ab      	b.n	401fae <_vfiprintf_r+0x752>
  401c56:	9608      	str	r6, [sp, #32]
  401c58:	f013 0220 	ands.w	r2, r3, #32
  401c5c:	f040 838c 	bne.w	402378 <_vfiprintf_r+0xb1c>
  401c60:	f013 0110 	ands.w	r1, r3, #16
  401c64:	f040 831a 	bne.w	40229c <_vfiprintf_r+0xa40>
  401c68:	f013 0240 	ands.w	r2, r3, #64	; 0x40
  401c6c:	f000 8316 	beq.w	40229c <_vfiprintf_r+0xa40>
  401c70:	9807      	ldr	r0, [sp, #28]
  401c72:	460a      	mov	r2, r1
  401c74:	4601      	mov	r1, r0
  401c76:	3104      	adds	r1, #4
  401c78:	8806      	ldrh	r6, [r0, #0]
  401c7a:	9107      	str	r1, [sp, #28]
  401c7c:	2700      	movs	r7, #0
  401c7e:	e720      	b.n	401ac2 <_vfiprintf_r+0x266>
  401c80:	9608      	str	r6, [sp, #32]
  401c82:	f043 0310 	orr.w	r3, r3, #16
  401c86:	e7e7      	b.n	401c58 <_vfiprintf_r+0x3fc>
  401c88:	9608      	str	r6, [sp, #32]
  401c8a:	f043 0310 	orr.w	r3, r3, #16
  401c8e:	e708      	b.n	401aa2 <_vfiprintf_r+0x246>
  401c90:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  401c94:	f898 2000 	ldrb.w	r2, [r8]
  401c98:	e652      	b.n	401940 <_vfiprintf_r+0xe4>
  401c9a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  401c9e:	2600      	movs	r6, #0
  401ca0:	f818 2b01 	ldrb.w	r2, [r8], #1
  401ca4:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  401ca8:	eb01 0646 	add.w	r6, r1, r6, lsl #1
  401cac:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  401cb0:	2909      	cmp	r1, #9
  401cb2:	d9f5      	bls.n	401ca0 <_vfiprintf_r+0x444>
  401cb4:	e646      	b.n	401944 <_vfiprintf_r+0xe8>
  401cb6:	9608      	str	r6, [sp, #32]
  401cb8:	2800      	cmp	r0, #0
  401cba:	f040 8408 	bne.w	4024ce <_vfiprintf_r+0xc72>
  401cbe:	f043 0310 	orr.w	r3, r3, #16
  401cc2:	069e      	lsls	r6, r3, #26
  401cc4:	f100 834c 	bmi.w	402360 <_vfiprintf_r+0xb04>
  401cc8:	06dd      	lsls	r5, r3, #27
  401cca:	f100 82f3 	bmi.w	4022b4 <_vfiprintf_r+0xa58>
  401cce:	0658      	lsls	r0, r3, #25
  401cd0:	f140 82f0 	bpl.w	4022b4 <_vfiprintf_r+0xa58>
  401cd4:	9d07      	ldr	r5, [sp, #28]
  401cd6:	f9b5 6000 	ldrsh.w	r6, [r5]
  401cda:	462a      	mov	r2, r5
  401cdc:	17f7      	asrs	r7, r6, #31
  401cde:	3204      	adds	r2, #4
  401ce0:	4630      	mov	r0, r6
  401ce2:	4639      	mov	r1, r7
  401ce4:	9207      	str	r2, [sp, #28]
  401ce6:	2800      	cmp	r0, #0
  401ce8:	f171 0200 	sbcs.w	r2, r1, #0
  401cec:	f2c0 835d 	blt.w	4023aa <_vfiprintf_r+0xb4e>
  401cf0:	1c61      	adds	r1, r4, #1
  401cf2:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  401cf6:	f04f 0201 	mov.w	r2, #1
  401cfa:	f47f aeea 	bne.w	401ad2 <_vfiprintf_r+0x276>
  401cfe:	ea56 0107 	orrs.w	r1, r6, r7
  401d02:	f000 824d 	beq.w	4021a0 <_vfiprintf_r+0x944>
  401d06:	9302      	str	r3, [sp, #8]
  401d08:	2a01      	cmp	r2, #1
  401d0a:	f000 828c 	beq.w	402226 <_vfiprintf_r+0x9ca>
  401d0e:	2a02      	cmp	r2, #2
  401d10:	f040 825c 	bne.w	4021cc <_vfiprintf_r+0x970>
  401d14:	980b      	ldr	r0, [sp, #44]	; 0x2c
  401d16:	46cb      	mov	fp, r9
  401d18:	0933      	lsrs	r3, r6, #4
  401d1a:	f006 010f 	and.w	r1, r6, #15
  401d1e:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  401d22:	093a      	lsrs	r2, r7, #4
  401d24:	461e      	mov	r6, r3
  401d26:	4617      	mov	r7, r2
  401d28:	5c43      	ldrb	r3, [r0, r1]
  401d2a:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  401d2e:	ea56 0307 	orrs.w	r3, r6, r7
  401d32:	d1f1      	bne.n	401d18 <_vfiprintf_r+0x4bc>
  401d34:	eba9 030b 	sub.w	r3, r9, fp
  401d38:	9305      	str	r3, [sp, #20]
  401d3a:	e6e1      	b.n	401b00 <_vfiprintf_r+0x2a4>
  401d3c:	2800      	cmp	r0, #0
  401d3e:	f040 83c0 	bne.w	4024c2 <_vfiprintf_r+0xc66>
  401d42:	0699      	lsls	r1, r3, #26
  401d44:	f100 8367 	bmi.w	402416 <_vfiprintf_r+0xbba>
  401d48:	06da      	lsls	r2, r3, #27
  401d4a:	f100 80f1 	bmi.w	401f30 <_vfiprintf_r+0x6d4>
  401d4e:	065b      	lsls	r3, r3, #25
  401d50:	f140 80ee 	bpl.w	401f30 <_vfiprintf_r+0x6d4>
  401d54:	9a07      	ldr	r2, [sp, #28]
  401d56:	6813      	ldr	r3, [r2, #0]
  401d58:	3204      	adds	r2, #4
  401d5a:	9207      	str	r2, [sp, #28]
  401d5c:	f8bd 200c 	ldrh.w	r2, [sp, #12]
  401d60:	801a      	strh	r2, [r3, #0]
  401d62:	e5b8      	b.n	4018d6 <_vfiprintf_r+0x7a>
  401d64:	9807      	ldr	r0, [sp, #28]
  401d66:	4a3d      	ldr	r2, [pc, #244]	; (401e5c <_vfiprintf_r+0x600>)
  401d68:	9608      	str	r6, [sp, #32]
  401d6a:	920b      	str	r2, [sp, #44]	; 0x2c
  401d6c:	6806      	ldr	r6, [r0, #0]
  401d6e:	2278      	movs	r2, #120	; 0x78
  401d70:	2130      	movs	r1, #48	; 0x30
  401d72:	3004      	adds	r0, #4
  401d74:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  401d78:	f043 0302 	orr.w	r3, r3, #2
  401d7c:	9007      	str	r0, [sp, #28]
  401d7e:	2700      	movs	r7, #0
  401d80:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  401d84:	2202      	movs	r2, #2
  401d86:	e69c      	b.n	401ac2 <_vfiprintf_r+0x266>
  401d88:	9608      	str	r6, [sp, #32]
  401d8a:	2800      	cmp	r0, #0
  401d8c:	d099      	beq.n	401cc2 <_vfiprintf_r+0x466>
  401d8e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  401d92:	e796      	b.n	401cc2 <_vfiprintf_r+0x466>
  401d94:	f898 2000 	ldrb.w	r2, [r8]
  401d98:	2d00      	cmp	r5, #0
  401d9a:	f47f add1 	bne.w	401940 <_vfiprintf_r+0xe4>
  401d9e:	2001      	movs	r0, #1
  401da0:	2520      	movs	r5, #32
  401da2:	e5cd      	b.n	401940 <_vfiprintf_r+0xe4>
  401da4:	f043 0301 	orr.w	r3, r3, #1
  401da8:	f898 2000 	ldrb.w	r2, [r8]
  401dac:	e5c8      	b.n	401940 <_vfiprintf_r+0xe4>
  401dae:	9608      	str	r6, [sp, #32]
  401db0:	2800      	cmp	r0, #0
  401db2:	f040 8393 	bne.w	4024dc <_vfiprintf_r+0xc80>
  401db6:	4929      	ldr	r1, [pc, #164]	; (401e5c <_vfiprintf_r+0x600>)
  401db8:	910b      	str	r1, [sp, #44]	; 0x2c
  401dba:	069f      	lsls	r7, r3, #26
  401dbc:	f100 82e8 	bmi.w	402390 <_vfiprintf_r+0xb34>
  401dc0:	9807      	ldr	r0, [sp, #28]
  401dc2:	06de      	lsls	r6, r3, #27
  401dc4:	4601      	mov	r1, r0
  401dc6:	f100 8270 	bmi.w	4022aa <_vfiprintf_r+0xa4e>
  401dca:	065d      	lsls	r5, r3, #25
  401dcc:	f140 826d 	bpl.w	4022aa <_vfiprintf_r+0xa4e>
  401dd0:	3104      	adds	r1, #4
  401dd2:	8806      	ldrh	r6, [r0, #0]
  401dd4:	9107      	str	r1, [sp, #28]
  401dd6:	2700      	movs	r7, #0
  401dd8:	07d8      	lsls	r0, r3, #31
  401dda:	f140 8222 	bpl.w	402222 <_vfiprintf_r+0x9c6>
  401dde:	ea56 0107 	orrs.w	r1, r6, r7
  401de2:	f000 821e 	beq.w	402222 <_vfiprintf_r+0x9c6>
  401de6:	2130      	movs	r1, #48	; 0x30
  401de8:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  401dec:	f043 0302 	orr.w	r3, r3, #2
  401df0:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  401df4:	2202      	movs	r2, #2
  401df6:	e664      	b.n	401ac2 <_vfiprintf_r+0x266>
  401df8:	9608      	str	r6, [sp, #32]
  401dfa:	2800      	cmp	r0, #0
  401dfc:	f040 836b 	bne.w	4024d6 <_vfiprintf_r+0xc7a>
  401e00:	4917      	ldr	r1, [pc, #92]	; (401e60 <_vfiprintf_r+0x604>)
  401e02:	910b      	str	r1, [sp, #44]	; 0x2c
  401e04:	e7d9      	b.n	401dba <_vfiprintf_r+0x55e>
  401e06:	9907      	ldr	r1, [sp, #28]
  401e08:	9608      	str	r6, [sp, #32]
  401e0a:	680a      	ldr	r2, [r1, #0]
  401e0c:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  401e10:	f04f 0000 	mov.w	r0, #0
  401e14:	460a      	mov	r2, r1
  401e16:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
  401e1a:	3204      	adds	r2, #4
  401e1c:	2001      	movs	r0, #1
  401e1e:	9001      	str	r0, [sp, #4]
  401e20:	9207      	str	r2, [sp, #28]
  401e22:	9005      	str	r0, [sp, #20]
  401e24:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  401e28:	9302      	str	r3, [sp, #8]
  401e2a:	2400      	movs	r4, #0
  401e2c:	e670      	b.n	401b10 <_vfiprintf_r+0x2b4>
  401e2e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  401e32:	f898 2000 	ldrb.w	r2, [r8]
  401e36:	e583      	b.n	401940 <_vfiprintf_r+0xe4>
  401e38:	f898 2000 	ldrb.w	r2, [r8]
  401e3c:	2a6c      	cmp	r2, #108	; 0x6c
  401e3e:	bf03      	ittte	eq
  401e40:	f898 2001 	ldrbeq.w	r2, [r8, #1]
  401e44:	f043 0320 	orreq.w	r3, r3, #32
  401e48:	f108 0801 	addeq.w	r8, r8, #1
  401e4c:	f043 0310 	orrne.w	r3, r3, #16
  401e50:	e576      	b.n	401940 <_vfiprintf_r+0xe4>
  401e52:	bf00      	nop
  401e54:	004046dc 	.word	0x004046dc
  401e58:	004046ec 	.word	0x004046ec
  401e5c:	004046c0 	.word	0x004046c0
  401e60:	004046ac 	.word	0x004046ac
  401e64:	9907      	ldr	r1, [sp, #28]
  401e66:	680e      	ldr	r6, [r1, #0]
  401e68:	460a      	mov	r2, r1
  401e6a:	2e00      	cmp	r6, #0
  401e6c:	f102 0204 	add.w	r2, r2, #4
  401e70:	f6ff ae0f 	blt.w	401a92 <_vfiprintf_r+0x236>
  401e74:	9207      	str	r2, [sp, #28]
  401e76:	f898 2000 	ldrb.w	r2, [r8]
  401e7a:	e561      	b.n	401940 <_vfiprintf_r+0xe4>
  401e7c:	f898 2000 	ldrb.w	r2, [r8]
  401e80:	2001      	movs	r0, #1
  401e82:	252b      	movs	r5, #43	; 0x2b
  401e84:	e55c      	b.n	401940 <_vfiprintf_r+0xe4>
  401e86:	9907      	ldr	r1, [sp, #28]
  401e88:	9608      	str	r6, [sp, #32]
  401e8a:	f8d1 b000 	ldr.w	fp, [r1]
  401e8e:	f04f 0200 	mov.w	r2, #0
  401e92:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  401e96:	1d0e      	adds	r6, r1, #4
  401e98:	f1bb 0f00 	cmp.w	fp, #0
  401e9c:	f000 82e5 	beq.w	40246a <_vfiprintf_r+0xc0e>
  401ea0:	1c67      	adds	r7, r4, #1
  401ea2:	f000 82c4 	beq.w	40242e <_vfiprintf_r+0xbd2>
  401ea6:	4622      	mov	r2, r4
  401ea8:	2100      	movs	r1, #0
  401eaa:	4658      	mov	r0, fp
  401eac:	9301      	str	r3, [sp, #4]
  401eae:	f001 fbd7 	bl	403660 <memchr>
  401eb2:	9b01      	ldr	r3, [sp, #4]
  401eb4:	2800      	cmp	r0, #0
  401eb6:	f000 82e5 	beq.w	402484 <_vfiprintf_r+0xc28>
  401eba:	eba0 020b 	sub.w	r2, r0, fp
  401ebe:	9205      	str	r2, [sp, #20]
  401ec0:	9607      	str	r6, [sp, #28]
  401ec2:	9302      	str	r3, [sp, #8]
  401ec4:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  401ec8:	2400      	movs	r4, #0
  401eca:	e619      	b.n	401b00 <_vfiprintf_r+0x2a4>
  401ecc:	f898 2000 	ldrb.w	r2, [r8]
  401ed0:	2a2a      	cmp	r2, #42	; 0x2a
  401ed2:	f108 0701 	add.w	r7, r8, #1
  401ed6:	f000 82e9 	beq.w	4024ac <_vfiprintf_r+0xc50>
  401eda:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  401ede:	2909      	cmp	r1, #9
  401ee0:	46b8      	mov	r8, r7
  401ee2:	f04f 0400 	mov.w	r4, #0
  401ee6:	f63f ad2d 	bhi.w	401944 <_vfiprintf_r+0xe8>
  401eea:	f818 2b01 	ldrb.w	r2, [r8], #1
  401eee:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  401ef2:	eb01 0444 	add.w	r4, r1, r4, lsl #1
  401ef6:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  401efa:	2909      	cmp	r1, #9
  401efc:	d9f5      	bls.n	401eea <_vfiprintf_r+0x68e>
  401efe:	e521      	b.n	401944 <_vfiprintf_r+0xe8>
  401f00:	f043 0320 	orr.w	r3, r3, #32
  401f04:	f898 2000 	ldrb.w	r2, [r8]
  401f08:	e51a      	b.n	401940 <_vfiprintf_r+0xe4>
  401f0a:	9608      	str	r6, [sp, #32]
  401f0c:	2800      	cmp	r0, #0
  401f0e:	f040 82db 	bne.w	4024c8 <_vfiprintf_r+0xc6c>
  401f12:	2a00      	cmp	r2, #0
  401f14:	f000 80e7 	beq.w	4020e6 <_vfiprintf_r+0x88a>
  401f18:	2101      	movs	r1, #1
  401f1a:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  401f1e:	f04f 0200 	mov.w	r2, #0
  401f22:	9101      	str	r1, [sp, #4]
  401f24:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  401f28:	9105      	str	r1, [sp, #20]
  401f2a:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  401f2e:	e77b      	b.n	401e28 <_vfiprintf_r+0x5cc>
  401f30:	9a07      	ldr	r2, [sp, #28]
  401f32:	6813      	ldr	r3, [r2, #0]
  401f34:	3204      	adds	r2, #4
  401f36:	9207      	str	r2, [sp, #28]
  401f38:	9a03      	ldr	r2, [sp, #12]
  401f3a:	601a      	str	r2, [r3, #0]
  401f3c:	e4cb      	b.n	4018d6 <_vfiprintf_r+0x7a>
  401f3e:	aa0f      	add	r2, sp, #60	; 0x3c
  401f40:	9904      	ldr	r1, [sp, #16]
  401f42:	4620      	mov	r0, r4
  401f44:	f7ff fc4a 	bl	4017dc <__sprint_r.part.0>
  401f48:	2800      	cmp	r0, #0
  401f4a:	f040 8139 	bne.w	4021c0 <_vfiprintf_r+0x964>
  401f4e:	9910      	ldr	r1, [sp, #64]	; 0x40
  401f50:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401f52:	f101 0c01 	add.w	ip, r1, #1
  401f56:	46ce      	mov	lr, r9
  401f58:	e5ff      	b.n	401b5a <_vfiprintf_r+0x2fe>
  401f5a:	9910      	ldr	r1, [sp, #64]	; 0x40
  401f5c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401f5e:	1c48      	adds	r0, r1, #1
  401f60:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  401f64:	2d00      	cmp	r5, #0
  401f66:	f43f ae22 	beq.w	401bae <_vfiprintf_r+0x352>
  401f6a:	3201      	adds	r2, #1
  401f6c:	f10d 0537 	add.w	r5, sp, #55	; 0x37
  401f70:	2101      	movs	r1, #1
  401f72:	2807      	cmp	r0, #7
  401f74:	9211      	str	r2, [sp, #68]	; 0x44
  401f76:	9010      	str	r0, [sp, #64]	; 0x40
  401f78:	f8ca 5000 	str.w	r5, [sl]
  401f7c:	f8ca 1004 	str.w	r1, [sl, #4]
  401f80:	f340 8108 	ble.w	402194 <_vfiprintf_r+0x938>
  401f84:	2a00      	cmp	r2, #0
  401f86:	f040 81bc 	bne.w	402302 <_vfiprintf_r+0xaa6>
  401f8a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401f8c:	2b00      	cmp	r3, #0
  401f8e:	f43f ae1f 	beq.w	401bd0 <_vfiprintf_r+0x374>
  401f92:	ab0e      	add	r3, sp, #56	; 0x38
  401f94:	2202      	movs	r2, #2
  401f96:	4608      	mov	r0, r1
  401f98:	931c      	str	r3, [sp, #112]	; 0x70
  401f9a:	921d      	str	r2, [sp, #116]	; 0x74
  401f9c:	46ca      	mov	sl, r9
  401f9e:	4601      	mov	r1, r0
  401fa0:	f10a 0a08 	add.w	sl, sl, #8
  401fa4:	3001      	adds	r0, #1
  401fa6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  401fa8:	2b80      	cmp	r3, #128	; 0x80
  401faa:	f43f ae19 	beq.w	401be0 <_vfiprintf_r+0x384>
  401fae:	9b05      	ldr	r3, [sp, #20]
  401fb0:	1ae4      	subs	r4, r4, r3
  401fb2:	2c00      	cmp	r4, #0
  401fb4:	dd2e      	ble.n	402014 <_vfiprintf_r+0x7b8>
  401fb6:	2c10      	cmp	r4, #16
  401fb8:	4db3      	ldr	r5, [pc, #716]	; (402288 <_vfiprintf_r+0xa2c>)
  401fba:	dd1e      	ble.n	401ffa <_vfiprintf_r+0x79e>
  401fbc:	46d6      	mov	lr, sl
  401fbe:	2610      	movs	r6, #16
  401fc0:	9f06      	ldr	r7, [sp, #24]
  401fc2:	f8dd a010 	ldr.w	sl, [sp, #16]
  401fc6:	e006      	b.n	401fd6 <_vfiprintf_r+0x77a>
  401fc8:	1c88      	adds	r0, r1, #2
  401fca:	f10e 0e08 	add.w	lr, lr, #8
  401fce:	4619      	mov	r1, r3
  401fd0:	3c10      	subs	r4, #16
  401fd2:	2c10      	cmp	r4, #16
  401fd4:	dd10      	ble.n	401ff8 <_vfiprintf_r+0x79c>
  401fd6:	1c4b      	adds	r3, r1, #1
  401fd8:	3210      	adds	r2, #16
  401fda:	2b07      	cmp	r3, #7
  401fdc:	9211      	str	r2, [sp, #68]	; 0x44
  401fde:	e88e 0060 	stmia.w	lr, {r5, r6}
  401fe2:	9310      	str	r3, [sp, #64]	; 0x40
  401fe4:	ddf0      	ble.n	401fc8 <_vfiprintf_r+0x76c>
  401fe6:	2a00      	cmp	r2, #0
  401fe8:	d165      	bne.n	4020b6 <_vfiprintf_r+0x85a>
  401fea:	3c10      	subs	r4, #16
  401fec:	2c10      	cmp	r4, #16
  401fee:	f04f 0001 	mov.w	r0, #1
  401ff2:	4611      	mov	r1, r2
  401ff4:	46ce      	mov	lr, r9
  401ff6:	dcee      	bgt.n	401fd6 <_vfiprintf_r+0x77a>
  401ff8:	46f2      	mov	sl, lr
  401ffa:	4422      	add	r2, r4
  401ffc:	2807      	cmp	r0, #7
  401ffe:	9211      	str	r2, [sp, #68]	; 0x44
  402000:	f8ca 5000 	str.w	r5, [sl]
  402004:	f8ca 4004 	str.w	r4, [sl, #4]
  402008:	9010      	str	r0, [sp, #64]	; 0x40
  40200a:	f300 8085 	bgt.w	402118 <_vfiprintf_r+0x8bc>
  40200e:	f10a 0a08 	add.w	sl, sl, #8
  402012:	3001      	adds	r0, #1
  402014:	9905      	ldr	r1, [sp, #20]
  402016:	f8ca b000 	str.w	fp, [sl]
  40201a:	440a      	add	r2, r1
  40201c:	2807      	cmp	r0, #7
  40201e:	9211      	str	r2, [sp, #68]	; 0x44
  402020:	f8ca 1004 	str.w	r1, [sl, #4]
  402024:	9010      	str	r0, [sp, #64]	; 0x40
  402026:	f340 8082 	ble.w	40212e <_vfiprintf_r+0x8d2>
  40202a:	2a00      	cmp	r2, #0
  40202c:	f040 8118 	bne.w	402260 <_vfiprintf_r+0xa04>
  402030:	9b02      	ldr	r3, [sp, #8]
  402032:	9210      	str	r2, [sp, #64]	; 0x40
  402034:	0758      	lsls	r0, r3, #29
  402036:	d535      	bpl.n	4020a4 <_vfiprintf_r+0x848>
  402038:	9b08      	ldr	r3, [sp, #32]
  40203a:	9901      	ldr	r1, [sp, #4]
  40203c:	1a5c      	subs	r4, r3, r1
  40203e:	2c00      	cmp	r4, #0
  402040:	f340 80e7 	ble.w	402212 <_vfiprintf_r+0x9b6>
  402044:	46ca      	mov	sl, r9
  402046:	2c10      	cmp	r4, #16
  402048:	f340 8218 	ble.w	40247c <_vfiprintf_r+0xc20>
  40204c:	9910      	ldr	r1, [sp, #64]	; 0x40
  40204e:	4e8f      	ldr	r6, [pc, #572]	; (40228c <_vfiprintf_r+0xa30>)
  402050:	9f06      	ldr	r7, [sp, #24]
  402052:	f8dd b010 	ldr.w	fp, [sp, #16]
  402056:	2510      	movs	r5, #16
  402058:	e006      	b.n	402068 <_vfiprintf_r+0x80c>
  40205a:	1c88      	adds	r0, r1, #2
  40205c:	f10a 0a08 	add.w	sl, sl, #8
  402060:	4619      	mov	r1, r3
  402062:	3c10      	subs	r4, #16
  402064:	2c10      	cmp	r4, #16
  402066:	dd11      	ble.n	40208c <_vfiprintf_r+0x830>
  402068:	1c4b      	adds	r3, r1, #1
  40206a:	3210      	adds	r2, #16
  40206c:	2b07      	cmp	r3, #7
  40206e:	9211      	str	r2, [sp, #68]	; 0x44
  402070:	f8ca 6000 	str.w	r6, [sl]
  402074:	f8ca 5004 	str.w	r5, [sl, #4]
  402078:	9310      	str	r3, [sp, #64]	; 0x40
  40207a:	ddee      	ble.n	40205a <_vfiprintf_r+0x7fe>
  40207c:	bb42      	cbnz	r2, 4020d0 <_vfiprintf_r+0x874>
  40207e:	3c10      	subs	r4, #16
  402080:	2c10      	cmp	r4, #16
  402082:	f04f 0001 	mov.w	r0, #1
  402086:	4611      	mov	r1, r2
  402088:	46ca      	mov	sl, r9
  40208a:	dced      	bgt.n	402068 <_vfiprintf_r+0x80c>
  40208c:	4422      	add	r2, r4
  40208e:	2807      	cmp	r0, #7
  402090:	9211      	str	r2, [sp, #68]	; 0x44
  402092:	f8ca 6000 	str.w	r6, [sl]
  402096:	f8ca 4004 	str.w	r4, [sl, #4]
  40209a:	9010      	str	r0, [sp, #64]	; 0x40
  40209c:	dd51      	ble.n	402142 <_vfiprintf_r+0x8e6>
  40209e:	2a00      	cmp	r2, #0
  4020a0:	f040 819b 	bne.w	4023da <_vfiprintf_r+0xb7e>
  4020a4:	9b03      	ldr	r3, [sp, #12]
  4020a6:	9a08      	ldr	r2, [sp, #32]
  4020a8:	9901      	ldr	r1, [sp, #4]
  4020aa:	428a      	cmp	r2, r1
  4020ac:	bfac      	ite	ge
  4020ae:	189b      	addge	r3, r3, r2
  4020b0:	185b      	addlt	r3, r3, r1
  4020b2:	9303      	str	r3, [sp, #12]
  4020b4:	e04e      	b.n	402154 <_vfiprintf_r+0x8f8>
  4020b6:	aa0f      	add	r2, sp, #60	; 0x3c
  4020b8:	4651      	mov	r1, sl
  4020ba:	4638      	mov	r0, r7
  4020bc:	f7ff fb8e 	bl	4017dc <__sprint_r.part.0>
  4020c0:	2800      	cmp	r0, #0
  4020c2:	f040 813f 	bne.w	402344 <_vfiprintf_r+0xae8>
  4020c6:	9910      	ldr	r1, [sp, #64]	; 0x40
  4020c8:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4020ca:	1c48      	adds	r0, r1, #1
  4020cc:	46ce      	mov	lr, r9
  4020ce:	e77f      	b.n	401fd0 <_vfiprintf_r+0x774>
  4020d0:	aa0f      	add	r2, sp, #60	; 0x3c
  4020d2:	4659      	mov	r1, fp
  4020d4:	4638      	mov	r0, r7
  4020d6:	f7ff fb81 	bl	4017dc <__sprint_r.part.0>
  4020da:	b960      	cbnz	r0, 4020f6 <_vfiprintf_r+0x89a>
  4020dc:	9910      	ldr	r1, [sp, #64]	; 0x40
  4020de:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4020e0:	1c48      	adds	r0, r1, #1
  4020e2:	46ca      	mov	sl, r9
  4020e4:	e7bd      	b.n	402062 <_vfiprintf_r+0x806>
  4020e6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4020e8:	f8dd b010 	ldr.w	fp, [sp, #16]
  4020ec:	2b00      	cmp	r3, #0
  4020ee:	f040 81d4 	bne.w	40249a <_vfiprintf_r+0xc3e>
  4020f2:	2300      	movs	r3, #0
  4020f4:	9310      	str	r3, [sp, #64]	; 0x40
  4020f6:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  4020fa:	f013 0f01 	tst.w	r3, #1
  4020fe:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  402102:	d102      	bne.n	40210a <_vfiprintf_r+0x8ae>
  402104:	059a      	lsls	r2, r3, #22
  402106:	f140 80de 	bpl.w	4022c6 <_vfiprintf_r+0xa6a>
  40210a:	065b      	lsls	r3, r3, #25
  40210c:	f53f acb2 	bmi.w	401a74 <_vfiprintf_r+0x218>
  402110:	9803      	ldr	r0, [sp, #12]
  402112:	b02d      	add	sp, #180	; 0xb4
  402114:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402118:	2a00      	cmp	r2, #0
  40211a:	f040 8106 	bne.w	40232a <_vfiprintf_r+0xace>
  40211e:	9a05      	ldr	r2, [sp, #20]
  402120:	921d      	str	r2, [sp, #116]	; 0x74
  402122:	2301      	movs	r3, #1
  402124:	9211      	str	r2, [sp, #68]	; 0x44
  402126:	f8cd b070 	str.w	fp, [sp, #112]	; 0x70
  40212a:	9310      	str	r3, [sp, #64]	; 0x40
  40212c:	46ca      	mov	sl, r9
  40212e:	f10a 0a08 	add.w	sl, sl, #8
  402132:	9b02      	ldr	r3, [sp, #8]
  402134:	0759      	lsls	r1, r3, #29
  402136:	d504      	bpl.n	402142 <_vfiprintf_r+0x8e6>
  402138:	9b08      	ldr	r3, [sp, #32]
  40213a:	9901      	ldr	r1, [sp, #4]
  40213c:	1a5c      	subs	r4, r3, r1
  40213e:	2c00      	cmp	r4, #0
  402140:	dc81      	bgt.n	402046 <_vfiprintf_r+0x7ea>
  402142:	9b03      	ldr	r3, [sp, #12]
  402144:	9908      	ldr	r1, [sp, #32]
  402146:	9801      	ldr	r0, [sp, #4]
  402148:	4281      	cmp	r1, r0
  40214a:	bfac      	ite	ge
  40214c:	185b      	addge	r3, r3, r1
  40214e:	181b      	addlt	r3, r3, r0
  402150:	9303      	str	r3, [sp, #12]
  402152:	bb72      	cbnz	r2, 4021b2 <_vfiprintf_r+0x956>
  402154:	2300      	movs	r3, #0
  402156:	9310      	str	r3, [sp, #64]	; 0x40
  402158:	46ca      	mov	sl, r9
  40215a:	f7ff bbbc 	b.w	4018d6 <_vfiprintf_r+0x7a>
  40215e:	aa0f      	add	r2, sp, #60	; 0x3c
  402160:	9904      	ldr	r1, [sp, #16]
  402162:	4620      	mov	r0, r4
  402164:	f7ff fb3a 	bl	4017dc <__sprint_r.part.0>
  402168:	bb50      	cbnz	r0, 4021c0 <_vfiprintf_r+0x964>
  40216a:	9910      	ldr	r1, [sp, #64]	; 0x40
  40216c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40216e:	f101 0e01 	add.w	lr, r1, #1
  402172:	46cc      	mov	ip, r9
  402174:	e548      	b.n	401c08 <_vfiprintf_r+0x3ac>
  402176:	2a00      	cmp	r2, #0
  402178:	f040 8140 	bne.w	4023fc <_vfiprintf_r+0xba0>
  40217c:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
  402180:	2900      	cmp	r1, #0
  402182:	f000 811b 	beq.w	4023bc <_vfiprintf_r+0xb60>
  402186:	2201      	movs	r2, #1
  402188:	f10d 0137 	add.w	r1, sp, #55	; 0x37
  40218c:	4610      	mov	r0, r2
  40218e:	921d      	str	r2, [sp, #116]	; 0x74
  402190:	911c      	str	r1, [sp, #112]	; 0x70
  402192:	46ca      	mov	sl, r9
  402194:	4601      	mov	r1, r0
  402196:	f10a 0a08 	add.w	sl, sl, #8
  40219a:	3001      	adds	r0, #1
  40219c:	e507      	b.n	401bae <_vfiprintf_r+0x352>
  40219e:	9b02      	ldr	r3, [sp, #8]
  4021a0:	2a01      	cmp	r2, #1
  4021a2:	f000 8098 	beq.w	4022d6 <_vfiprintf_r+0xa7a>
  4021a6:	2a02      	cmp	r2, #2
  4021a8:	d10d      	bne.n	4021c6 <_vfiprintf_r+0x96a>
  4021aa:	9302      	str	r3, [sp, #8]
  4021ac:	2600      	movs	r6, #0
  4021ae:	2700      	movs	r7, #0
  4021b0:	e5b0      	b.n	401d14 <_vfiprintf_r+0x4b8>
  4021b2:	aa0f      	add	r2, sp, #60	; 0x3c
  4021b4:	9904      	ldr	r1, [sp, #16]
  4021b6:	9806      	ldr	r0, [sp, #24]
  4021b8:	f7ff fb10 	bl	4017dc <__sprint_r.part.0>
  4021bc:	2800      	cmp	r0, #0
  4021be:	d0c9      	beq.n	402154 <_vfiprintf_r+0x8f8>
  4021c0:	f8dd b010 	ldr.w	fp, [sp, #16]
  4021c4:	e797      	b.n	4020f6 <_vfiprintf_r+0x89a>
  4021c6:	9302      	str	r3, [sp, #8]
  4021c8:	2600      	movs	r6, #0
  4021ca:	2700      	movs	r7, #0
  4021cc:	4649      	mov	r1, r9
  4021ce:	e000      	b.n	4021d2 <_vfiprintf_r+0x976>
  4021d0:	4659      	mov	r1, fp
  4021d2:	08f2      	lsrs	r2, r6, #3
  4021d4:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  4021d8:	08f8      	lsrs	r0, r7, #3
  4021da:	f006 0307 	and.w	r3, r6, #7
  4021de:	4607      	mov	r7, r0
  4021e0:	4616      	mov	r6, r2
  4021e2:	3330      	adds	r3, #48	; 0x30
  4021e4:	ea56 0207 	orrs.w	r2, r6, r7
  4021e8:	f801 3c01 	strb.w	r3, [r1, #-1]
  4021ec:	f101 3bff 	add.w	fp, r1, #4294967295
  4021f0:	d1ee      	bne.n	4021d0 <_vfiprintf_r+0x974>
  4021f2:	9a02      	ldr	r2, [sp, #8]
  4021f4:	07d6      	lsls	r6, r2, #31
  4021f6:	f57f ad9d 	bpl.w	401d34 <_vfiprintf_r+0x4d8>
  4021fa:	2b30      	cmp	r3, #48	; 0x30
  4021fc:	f43f ad9a 	beq.w	401d34 <_vfiprintf_r+0x4d8>
  402200:	3902      	subs	r1, #2
  402202:	2330      	movs	r3, #48	; 0x30
  402204:	f80b 3c01 	strb.w	r3, [fp, #-1]
  402208:	eba9 0301 	sub.w	r3, r9, r1
  40220c:	9305      	str	r3, [sp, #20]
  40220e:	468b      	mov	fp, r1
  402210:	e476      	b.n	401b00 <_vfiprintf_r+0x2a4>
  402212:	9b03      	ldr	r3, [sp, #12]
  402214:	9a08      	ldr	r2, [sp, #32]
  402216:	428a      	cmp	r2, r1
  402218:	bfac      	ite	ge
  40221a:	189b      	addge	r3, r3, r2
  40221c:	185b      	addlt	r3, r3, r1
  40221e:	9303      	str	r3, [sp, #12]
  402220:	e798      	b.n	402154 <_vfiprintf_r+0x8f8>
  402222:	2202      	movs	r2, #2
  402224:	e44d      	b.n	401ac2 <_vfiprintf_r+0x266>
  402226:	2f00      	cmp	r7, #0
  402228:	bf08      	it	eq
  40222a:	2e0a      	cmpeq	r6, #10
  40222c:	d352      	bcc.n	4022d4 <_vfiprintf_r+0xa78>
  40222e:	46cb      	mov	fp, r9
  402230:	4630      	mov	r0, r6
  402232:	4639      	mov	r1, r7
  402234:	220a      	movs	r2, #10
  402236:	2300      	movs	r3, #0
  402238:	f001 ff36 	bl	4040a8 <__aeabi_uldivmod>
  40223c:	3230      	adds	r2, #48	; 0x30
  40223e:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  402242:	4630      	mov	r0, r6
  402244:	4639      	mov	r1, r7
  402246:	2300      	movs	r3, #0
  402248:	220a      	movs	r2, #10
  40224a:	f001 ff2d 	bl	4040a8 <__aeabi_uldivmod>
  40224e:	4606      	mov	r6, r0
  402250:	460f      	mov	r7, r1
  402252:	ea56 0307 	orrs.w	r3, r6, r7
  402256:	d1eb      	bne.n	402230 <_vfiprintf_r+0x9d4>
  402258:	e56c      	b.n	401d34 <_vfiprintf_r+0x4d8>
  40225a:	9405      	str	r4, [sp, #20]
  40225c:	46cb      	mov	fp, r9
  40225e:	e44f      	b.n	401b00 <_vfiprintf_r+0x2a4>
  402260:	aa0f      	add	r2, sp, #60	; 0x3c
  402262:	9904      	ldr	r1, [sp, #16]
  402264:	9806      	ldr	r0, [sp, #24]
  402266:	f7ff fab9 	bl	4017dc <__sprint_r.part.0>
  40226a:	2800      	cmp	r0, #0
  40226c:	d1a8      	bne.n	4021c0 <_vfiprintf_r+0x964>
  40226e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402270:	46ca      	mov	sl, r9
  402272:	e75e      	b.n	402132 <_vfiprintf_r+0x8d6>
  402274:	aa0f      	add	r2, sp, #60	; 0x3c
  402276:	9904      	ldr	r1, [sp, #16]
  402278:	9806      	ldr	r0, [sp, #24]
  40227a:	f7ff faaf 	bl	4017dc <__sprint_r.part.0>
  40227e:	2800      	cmp	r0, #0
  402280:	d19e      	bne.n	4021c0 <_vfiprintf_r+0x964>
  402282:	46ca      	mov	sl, r9
  402284:	f7ff bbc0 	b.w	401a08 <_vfiprintf_r+0x1ac>
  402288:	004046ec 	.word	0x004046ec
  40228c:	004046dc 	.word	0x004046dc
  402290:	3104      	adds	r1, #4
  402292:	6816      	ldr	r6, [r2, #0]
  402294:	9107      	str	r1, [sp, #28]
  402296:	2201      	movs	r2, #1
  402298:	2700      	movs	r7, #0
  40229a:	e412      	b.n	401ac2 <_vfiprintf_r+0x266>
  40229c:	9807      	ldr	r0, [sp, #28]
  40229e:	4601      	mov	r1, r0
  4022a0:	3104      	adds	r1, #4
  4022a2:	6806      	ldr	r6, [r0, #0]
  4022a4:	9107      	str	r1, [sp, #28]
  4022a6:	2700      	movs	r7, #0
  4022a8:	e40b      	b.n	401ac2 <_vfiprintf_r+0x266>
  4022aa:	680e      	ldr	r6, [r1, #0]
  4022ac:	3104      	adds	r1, #4
  4022ae:	9107      	str	r1, [sp, #28]
  4022b0:	2700      	movs	r7, #0
  4022b2:	e591      	b.n	401dd8 <_vfiprintf_r+0x57c>
  4022b4:	9907      	ldr	r1, [sp, #28]
  4022b6:	680e      	ldr	r6, [r1, #0]
  4022b8:	460a      	mov	r2, r1
  4022ba:	17f7      	asrs	r7, r6, #31
  4022bc:	3204      	adds	r2, #4
  4022be:	9207      	str	r2, [sp, #28]
  4022c0:	4630      	mov	r0, r6
  4022c2:	4639      	mov	r1, r7
  4022c4:	e50f      	b.n	401ce6 <_vfiprintf_r+0x48a>
  4022c6:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  4022ca:	f000 fe7f 	bl	402fcc <__retarget_lock_release_recursive>
  4022ce:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  4022d2:	e71a      	b.n	40210a <_vfiprintf_r+0x8ae>
  4022d4:	9b02      	ldr	r3, [sp, #8]
  4022d6:	9302      	str	r3, [sp, #8]
  4022d8:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  4022dc:	3630      	adds	r6, #48	; 0x30
  4022de:	2301      	movs	r3, #1
  4022e0:	f80b 6d41 	strb.w	r6, [fp, #-65]!
  4022e4:	9305      	str	r3, [sp, #20]
  4022e6:	e40b      	b.n	401b00 <_vfiprintf_r+0x2a4>
  4022e8:	aa0f      	add	r2, sp, #60	; 0x3c
  4022ea:	9904      	ldr	r1, [sp, #16]
  4022ec:	9806      	ldr	r0, [sp, #24]
  4022ee:	f7ff fa75 	bl	4017dc <__sprint_r.part.0>
  4022f2:	2800      	cmp	r0, #0
  4022f4:	f47f af64 	bne.w	4021c0 <_vfiprintf_r+0x964>
  4022f8:	9910      	ldr	r1, [sp, #64]	; 0x40
  4022fa:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4022fc:	1c48      	adds	r0, r1, #1
  4022fe:	46ca      	mov	sl, r9
  402300:	e651      	b.n	401fa6 <_vfiprintf_r+0x74a>
  402302:	aa0f      	add	r2, sp, #60	; 0x3c
  402304:	9904      	ldr	r1, [sp, #16]
  402306:	9806      	ldr	r0, [sp, #24]
  402308:	f7ff fa68 	bl	4017dc <__sprint_r.part.0>
  40230c:	2800      	cmp	r0, #0
  40230e:	f47f af57 	bne.w	4021c0 <_vfiprintf_r+0x964>
  402312:	9910      	ldr	r1, [sp, #64]	; 0x40
  402314:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402316:	1c48      	adds	r0, r1, #1
  402318:	46ca      	mov	sl, r9
  40231a:	e448      	b.n	401bae <_vfiprintf_r+0x352>
  40231c:	2a00      	cmp	r2, #0
  40231e:	f040 8091 	bne.w	402444 <_vfiprintf_r+0xbe8>
  402322:	2001      	movs	r0, #1
  402324:	4611      	mov	r1, r2
  402326:	46ca      	mov	sl, r9
  402328:	e641      	b.n	401fae <_vfiprintf_r+0x752>
  40232a:	aa0f      	add	r2, sp, #60	; 0x3c
  40232c:	9904      	ldr	r1, [sp, #16]
  40232e:	9806      	ldr	r0, [sp, #24]
  402330:	f7ff fa54 	bl	4017dc <__sprint_r.part.0>
  402334:	2800      	cmp	r0, #0
  402336:	f47f af43 	bne.w	4021c0 <_vfiprintf_r+0x964>
  40233a:	9810      	ldr	r0, [sp, #64]	; 0x40
  40233c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40233e:	3001      	adds	r0, #1
  402340:	46ca      	mov	sl, r9
  402342:	e667      	b.n	402014 <_vfiprintf_r+0x7b8>
  402344:	46d3      	mov	fp, sl
  402346:	e6d6      	b.n	4020f6 <_vfiprintf_r+0x89a>
  402348:	9e07      	ldr	r6, [sp, #28]
  40234a:	3607      	adds	r6, #7
  40234c:	f026 0207 	bic.w	r2, r6, #7
  402350:	f102 0108 	add.w	r1, r2, #8
  402354:	e9d2 6700 	ldrd	r6, r7, [r2]
  402358:	9107      	str	r1, [sp, #28]
  40235a:	2201      	movs	r2, #1
  40235c:	f7ff bbb1 	b.w	401ac2 <_vfiprintf_r+0x266>
  402360:	9e07      	ldr	r6, [sp, #28]
  402362:	3607      	adds	r6, #7
  402364:	f026 0607 	bic.w	r6, r6, #7
  402368:	e9d6 0100 	ldrd	r0, r1, [r6]
  40236c:	f106 0208 	add.w	r2, r6, #8
  402370:	9207      	str	r2, [sp, #28]
  402372:	4606      	mov	r6, r0
  402374:	460f      	mov	r7, r1
  402376:	e4b6      	b.n	401ce6 <_vfiprintf_r+0x48a>
  402378:	9e07      	ldr	r6, [sp, #28]
  40237a:	3607      	adds	r6, #7
  40237c:	f026 0207 	bic.w	r2, r6, #7
  402380:	f102 0108 	add.w	r1, r2, #8
  402384:	e9d2 6700 	ldrd	r6, r7, [r2]
  402388:	9107      	str	r1, [sp, #28]
  40238a:	2200      	movs	r2, #0
  40238c:	f7ff bb99 	b.w	401ac2 <_vfiprintf_r+0x266>
  402390:	9e07      	ldr	r6, [sp, #28]
  402392:	3607      	adds	r6, #7
  402394:	f026 0107 	bic.w	r1, r6, #7
  402398:	f101 0008 	add.w	r0, r1, #8
  40239c:	9007      	str	r0, [sp, #28]
  40239e:	e9d1 6700 	ldrd	r6, r7, [r1]
  4023a2:	e519      	b.n	401dd8 <_vfiprintf_r+0x57c>
  4023a4:	46cb      	mov	fp, r9
  4023a6:	f7ff bbab 	b.w	401b00 <_vfiprintf_r+0x2a4>
  4023aa:	252d      	movs	r5, #45	; 0x2d
  4023ac:	4276      	negs	r6, r6
  4023ae:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  4023b2:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4023b6:	2201      	movs	r2, #1
  4023b8:	f7ff bb88 	b.w	401acc <_vfiprintf_r+0x270>
  4023bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4023be:	b9b3      	cbnz	r3, 4023ee <_vfiprintf_r+0xb92>
  4023c0:	4611      	mov	r1, r2
  4023c2:	2001      	movs	r0, #1
  4023c4:	46ca      	mov	sl, r9
  4023c6:	e5f2      	b.n	401fae <_vfiprintf_r+0x752>
  4023c8:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  4023cc:	f000 fdfe 	bl	402fcc <__retarget_lock_release_recursive>
  4023d0:	f04f 33ff 	mov.w	r3, #4294967295
  4023d4:	9303      	str	r3, [sp, #12]
  4023d6:	f7ff bb50 	b.w	401a7a <_vfiprintf_r+0x21e>
  4023da:	aa0f      	add	r2, sp, #60	; 0x3c
  4023dc:	9904      	ldr	r1, [sp, #16]
  4023de:	9806      	ldr	r0, [sp, #24]
  4023e0:	f7ff f9fc 	bl	4017dc <__sprint_r.part.0>
  4023e4:	2800      	cmp	r0, #0
  4023e6:	f47f aeeb 	bne.w	4021c0 <_vfiprintf_r+0x964>
  4023ea:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4023ec:	e6a9      	b.n	402142 <_vfiprintf_r+0x8e6>
  4023ee:	ab0e      	add	r3, sp, #56	; 0x38
  4023f0:	2202      	movs	r2, #2
  4023f2:	931c      	str	r3, [sp, #112]	; 0x70
  4023f4:	921d      	str	r2, [sp, #116]	; 0x74
  4023f6:	2001      	movs	r0, #1
  4023f8:	46ca      	mov	sl, r9
  4023fa:	e5d0      	b.n	401f9e <_vfiprintf_r+0x742>
  4023fc:	aa0f      	add	r2, sp, #60	; 0x3c
  4023fe:	9904      	ldr	r1, [sp, #16]
  402400:	9806      	ldr	r0, [sp, #24]
  402402:	f7ff f9eb 	bl	4017dc <__sprint_r.part.0>
  402406:	2800      	cmp	r0, #0
  402408:	f47f aeda 	bne.w	4021c0 <_vfiprintf_r+0x964>
  40240c:	9910      	ldr	r1, [sp, #64]	; 0x40
  40240e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402410:	1c48      	adds	r0, r1, #1
  402412:	46ca      	mov	sl, r9
  402414:	e5a4      	b.n	401f60 <_vfiprintf_r+0x704>
  402416:	9a07      	ldr	r2, [sp, #28]
  402418:	9903      	ldr	r1, [sp, #12]
  40241a:	6813      	ldr	r3, [r2, #0]
  40241c:	17cd      	asrs	r5, r1, #31
  40241e:	4608      	mov	r0, r1
  402420:	3204      	adds	r2, #4
  402422:	4629      	mov	r1, r5
  402424:	9207      	str	r2, [sp, #28]
  402426:	e9c3 0100 	strd	r0, r1, [r3]
  40242a:	f7ff ba54 	b.w	4018d6 <_vfiprintf_r+0x7a>
  40242e:	4658      	mov	r0, fp
  402430:	9607      	str	r6, [sp, #28]
  402432:	9302      	str	r3, [sp, #8]
  402434:	f7ff f964 	bl	401700 <strlen>
  402438:	2400      	movs	r4, #0
  40243a:	9005      	str	r0, [sp, #20]
  40243c:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  402440:	f7ff bb5e 	b.w	401b00 <_vfiprintf_r+0x2a4>
  402444:	aa0f      	add	r2, sp, #60	; 0x3c
  402446:	9904      	ldr	r1, [sp, #16]
  402448:	9806      	ldr	r0, [sp, #24]
  40244a:	f7ff f9c7 	bl	4017dc <__sprint_r.part.0>
  40244e:	2800      	cmp	r0, #0
  402450:	f47f aeb6 	bne.w	4021c0 <_vfiprintf_r+0x964>
  402454:	9910      	ldr	r1, [sp, #64]	; 0x40
  402456:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402458:	1c48      	adds	r0, r1, #1
  40245a:	46ca      	mov	sl, r9
  40245c:	e5a7      	b.n	401fae <_vfiprintf_r+0x752>
  40245e:	9910      	ldr	r1, [sp, #64]	; 0x40
  402460:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402462:	4e20      	ldr	r6, [pc, #128]	; (4024e4 <_vfiprintf_r+0xc88>)
  402464:	3101      	adds	r1, #1
  402466:	f7ff bb90 	b.w	401b8a <_vfiprintf_r+0x32e>
  40246a:	2c06      	cmp	r4, #6
  40246c:	bf28      	it	cs
  40246e:	2406      	movcs	r4, #6
  402470:	9405      	str	r4, [sp, #20]
  402472:	9607      	str	r6, [sp, #28]
  402474:	9401      	str	r4, [sp, #4]
  402476:	f8df b070 	ldr.w	fp, [pc, #112]	; 4024e8 <_vfiprintf_r+0xc8c>
  40247a:	e4d5      	b.n	401e28 <_vfiprintf_r+0x5cc>
  40247c:	9810      	ldr	r0, [sp, #64]	; 0x40
  40247e:	4e19      	ldr	r6, [pc, #100]	; (4024e4 <_vfiprintf_r+0xc88>)
  402480:	3001      	adds	r0, #1
  402482:	e603      	b.n	40208c <_vfiprintf_r+0x830>
  402484:	9405      	str	r4, [sp, #20]
  402486:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  40248a:	9607      	str	r6, [sp, #28]
  40248c:	9302      	str	r3, [sp, #8]
  40248e:	4604      	mov	r4, r0
  402490:	f7ff bb36 	b.w	401b00 <_vfiprintf_r+0x2a4>
  402494:	4686      	mov	lr, r0
  402496:	f7ff bbce 	b.w	401c36 <_vfiprintf_r+0x3da>
  40249a:	9806      	ldr	r0, [sp, #24]
  40249c:	aa0f      	add	r2, sp, #60	; 0x3c
  40249e:	4659      	mov	r1, fp
  4024a0:	f7ff f99c 	bl	4017dc <__sprint_r.part.0>
  4024a4:	2800      	cmp	r0, #0
  4024a6:	f43f ae24 	beq.w	4020f2 <_vfiprintf_r+0x896>
  4024aa:	e624      	b.n	4020f6 <_vfiprintf_r+0x89a>
  4024ac:	9907      	ldr	r1, [sp, #28]
  4024ae:	f898 2001 	ldrb.w	r2, [r8, #1]
  4024b2:	680c      	ldr	r4, [r1, #0]
  4024b4:	3104      	adds	r1, #4
  4024b6:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
  4024ba:	46b8      	mov	r8, r7
  4024bc:	9107      	str	r1, [sp, #28]
  4024be:	f7ff ba3f 	b.w	401940 <_vfiprintf_r+0xe4>
  4024c2:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4024c6:	e43c      	b.n	401d42 <_vfiprintf_r+0x4e6>
  4024c8:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4024cc:	e521      	b.n	401f12 <_vfiprintf_r+0x6b6>
  4024ce:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4024d2:	f7ff bbf4 	b.w	401cbe <_vfiprintf_r+0x462>
  4024d6:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4024da:	e491      	b.n	401e00 <_vfiprintf_r+0x5a4>
  4024dc:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4024e0:	e469      	b.n	401db6 <_vfiprintf_r+0x55a>
  4024e2:	bf00      	nop
  4024e4:	004046dc 	.word	0x004046dc
  4024e8:	004046d4 	.word	0x004046d4

004024ec <__sbprintf>:
  4024ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4024f0:	460c      	mov	r4, r1
  4024f2:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  4024f6:	8989      	ldrh	r1, [r1, #12]
  4024f8:	6e66      	ldr	r6, [r4, #100]	; 0x64
  4024fa:	89e5      	ldrh	r5, [r4, #14]
  4024fc:	9619      	str	r6, [sp, #100]	; 0x64
  4024fe:	f021 0102 	bic.w	r1, r1, #2
  402502:	4606      	mov	r6, r0
  402504:	69e0      	ldr	r0, [r4, #28]
  402506:	f8ad 100c 	strh.w	r1, [sp, #12]
  40250a:	4617      	mov	r7, r2
  40250c:	f44f 6180 	mov.w	r1, #1024	; 0x400
  402510:	6a62      	ldr	r2, [r4, #36]	; 0x24
  402512:	f8ad 500e 	strh.w	r5, [sp, #14]
  402516:	4698      	mov	r8, r3
  402518:	ad1a      	add	r5, sp, #104	; 0x68
  40251a:	2300      	movs	r3, #0
  40251c:	9007      	str	r0, [sp, #28]
  40251e:	a816      	add	r0, sp, #88	; 0x58
  402520:	9209      	str	r2, [sp, #36]	; 0x24
  402522:	9306      	str	r3, [sp, #24]
  402524:	9500      	str	r5, [sp, #0]
  402526:	9504      	str	r5, [sp, #16]
  402528:	9102      	str	r1, [sp, #8]
  40252a:	9105      	str	r1, [sp, #20]
  40252c:	f000 fd48 	bl	402fc0 <__retarget_lock_init_recursive>
  402530:	4643      	mov	r3, r8
  402532:	463a      	mov	r2, r7
  402534:	4669      	mov	r1, sp
  402536:	4630      	mov	r0, r6
  402538:	f7ff f990 	bl	40185c <_vfiprintf_r>
  40253c:	1e05      	subs	r5, r0, #0
  40253e:	db07      	blt.n	402550 <__sbprintf+0x64>
  402540:	4630      	mov	r0, r6
  402542:	4669      	mov	r1, sp
  402544:	f000 f928 	bl	402798 <_fflush_r>
  402548:	2800      	cmp	r0, #0
  40254a:	bf18      	it	ne
  40254c:	f04f 35ff 	movne.w	r5, #4294967295
  402550:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  402554:	065b      	lsls	r3, r3, #25
  402556:	d503      	bpl.n	402560 <__sbprintf+0x74>
  402558:	89a3      	ldrh	r3, [r4, #12]
  40255a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40255e:	81a3      	strh	r3, [r4, #12]
  402560:	9816      	ldr	r0, [sp, #88]	; 0x58
  402562:	f000 fd2f 	bl	402fc4 <__retarget_lock_close_recursive>
  402566:	4628      	mov	r0, r5
  402568:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  40256c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00402570 <__swsetup_r>:
  402570:	b538      	push	{r3, r4, r5, lr}
  402572:	4b30      	ldr	r3, [pc, #192]	; (402634 <__swsetup_r+0xc4>)
  402574:	681b      	ldr	r3, [r3, #0]
  402576:	4605      	mov	r5, r0
  402578:	460c      	mov	r4, r1
  40257a:	b113      	cbz	r3, 402582 <__swsetup_r+0x12>
  40257c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  40257e:	2a00      	cmp	r2, #0
  402580:	d038      	beq.n	4025f4 <__swsetup_r+0x84>
  402582:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  402586:	b293      	uxth	r3, r2
  402588:	0718      	lsls	r0, r3, #28
  40258a:	d50c      	bpl.n	4025a6 <__swsetup_r+0x36>
  40258c:	6920      	ldr	r0, [r4, #16]
  40258e:	b1a8      	cbz	r0, 4025bc <__swsetup_r+0x4c>
  402590:	f013 0201 	ands.w	r2, r3, #1
  402594:	d01e      	beq.n	4025d4 <__swsetup_r+0x64>
  402596:	6963      	ldr	r3, [r4, #20]
  402598:	2200      	movs	r2, #0
  40259a:	425b      	negs	r3, r3
  40259c:	61a3      	str	r3, [r4, #24]
  40259e:	60a2      	str	r2, [r4, #8]
  4025a0:	b1f0      	cbz	r0, 4025e0 <__swsetup_r+0x70>
  4025a2:	2000      	movs	r0, #0
  4025a4:	bd38      	pop	{r3, r4, r5, pc}
  4025a6:	06d9      	lsls	r1, r3, #27
  4025a8:	d53c      	bpl.n	402624 <__swsetup_r+0xb4>
  4025aa:	0758      	lsls	r0, r3, #29
  4025ac:	d426      	bmi.n	4025fc <__swsetup_r+0x8c>
  4025ae:	6920      	ldr	r0, [r4, #16]
  4025b0:	f042 0308 	orr.w	r3, r2, #8
  4025b4:	81a3      	strh	r3, [r4, #12]
  4025b6:	b29b      	uxth	r3, r3
  4025b8:	2800      	cmp	r0, #0
  4025ba:	d1e9      	bne.n	402590 <__swsetup_r+0x20>
  4025bc:	f403 7220 	and.w	r2, r3, #640	; 0x280
  4025c0:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  4025c4:	d0e4      	beq.n	402590 <__swsetup_r+0x20>
  4025c6:	4628      	mov	r0, r5
  4025c8:	4621      	mov	r1, r4
  4025ca:	f000 fd2f 	bl	40302c <__smakebuf_r>
  4025ce:	89a3      	ldrh	r3, [r4, #12]
  4025d0:	6920      	ldr	r0, [r4, #16]
  4025d2:	e7dd      	b.n	402590 <__swsetup_r+0x20>
  4025d4:	0799      	lsls	r1, r3, #30
  4025d6:	bf58      	it	pl
  4025d8:	6962      	ldrpl	r2, [r4, #20]
  4025da:	60a2      	str	r2, [r4, #8]
  4025dc:	2800      	cmp	r0, #0
  4025de:	d1e0      	bne.n	4025a2 <__swsetup_r+0x32>
  4025e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4025e4:	061a      	lsls	r2, r3, #24
  4025e6:	d5dd      	bpl.n	4025a4 <__swsetup_r+0x34>
  4025e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4025ec:	81a3      	strh	r3, [r4, #12]
  4025ee:	f04f 30ff 	mov.w	r0, #4294967295
  4025f2:	bd38      	pop	{r3, r4, r5, pc}
  4025f4:	4618      	mov	r0, r3
  4025f6:	f000 f927 	bl	402848 <__sinit>
  4025fa:	e7c2      	b.n	402582 <__swsetup_r+0x12>
  4025fc:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4025fe:	b151      	cbz	r1, 402616 <__swsetup_r+0xa6>
  402600:	f104 0340 	add.w	r3, r4, #64	; 0x40
  402604:	4299      	cmp	r1, r3
  402606:	d004      	beq.n	402612 <__swsetup_r+0xa2>
  402608:	4628      	mov	r0, r5
  40260a:	f000 fa43 	bl	402a94 <_free_r>
  40260e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  402612:	2300      	movs	r3, #0
  402614:	6323      	str	r3, [r4, #48]	; 0x30
  402616:	2300      	movs	r3, #0
  402618:	6920      	ldr	r0, [r4, #16]
  40261a:	6063      	str	r3, [r4, #4]
  40261c:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  402620:	6020      	str	r0, [r4, #0]
  402622:	e7c5      	b.n	4025b0 <__swsetup_r+0x40>
  402624:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  402628:	2309      	movs	r3, #9
  40262a:	602b      	str	r3, [r5, #0]
  40262c:	f04f 30ff 	mov.w	r0, #4294967295
  402630:	81a2      	strh	r2, [r4, #12]
  402632:	bd38      	pop	{r3, r4, r5, pc}
  402634:	20400008 	.word	0x20400008

00402638 <register_fini>:
  402638:	4b02      	ldr	r3, [pc, #8]	; (402644 <register_fini+0xc>)
  40263a:	b113      	cbz	r3, 402642 <register_fini+0xa>
  40263c:	4802      	ldr	r0, [pc, #8]	; (402648 <register_fini+0x10>)
  40263e:	f000 b805 	b.w	40264c <atexit>
  402642:	4770      	bx	lr
  402644:	00000000 	.word	0x00000000
  402648:	004028b9 	.word	0x004028b9

0040264c <atexit>:
  40264c:	2300      	movs	r3, #0
  40264e:	4601      	mov	r1, r0
  402650:	461a      	mov	r2, r3
  402652:	4618      	mov	r0, r3
  402654:	f001 bc00 	b.w	403e58 <__register_exitproc>

00402658 <__sflush_r>:
  402658:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  40265c:	b29a      	uxth	r2, r3
  40265e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402662:	460d      	mov	r5, r1
  402664:	0711      	lsls	r1, r2, #28
  402666:	4680      	mov	r8, r0
  402668:	d43a      	bmi.n	4026e0 <__sflush_r+0x88>
  40266a:	686a      	ldr	r2, [r5, #4]
  40266c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  402670:	2a00      	cmp	r2, #0
  402672:	81ab      	strh	r3, [r5, #12]
  402674:	dd6f      	ble.n	402756 <__sflush_r+0xfe>
  402676:	6aac      	ldr	r4, [r5, #40]	; 0x28
  402678:	2c00      	cmp	r4, #0
  40267a:	d049      	beq.n	402710 <__sflush_r+0xb8>
  40267c:	2200      	movs	r2, #0
  40267e:	b29b      	uxth	r3, r3
  402680:	f8d8 6000 	ldr.w	r6, [r8]
  402684:	f8c8 2000 	str.w	r2, [r8]
  402688:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  40268c:	d067      	beq.n	40275e <__sflush_r+0x106>
  40268e:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  402690:	075f      	lsls	r7, r3, #29
  402692:	d505      	bpl.n	4026a0 <__sflush_r+0x48>
  402694:	6869      	ldr	r1, [r5, #4]
  402696:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  402698:	1a52      	subs	r2, r2, r1
  40269a:	b10b      	cbz	r3, 4026a0 <__sflush_r+0x48>
  40269c:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  40269e:	1ad2      	subs	r2, r2, r3
  4026a0:	2300      	movs	r3, #0
  4026a2:	69e9      	ldr	r1, [r5, #28]
  4026a4:	4640      	mov	r0, r8
  4026a6:	47a0      	blx	r4
  4026a8:	1c44      	adds	r4, r0, #1
  4026aa:	d03c      	beq.n	402726 <__sflush_r+0xce>
  4026ac:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  4026b0:	692a      	ldr	r2, [r5, #16]
  4026b2:	602a      	str	r2, [r5, #0]
  4026b4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  4026b8:	2200      	movs	r2, #0
  4026ba:	81ab      	strh	r3, [r5, #12]
  4026bc:	04db      	lsls	r3, r3, #19
  4026be:	606a      	str	r2, [r5, #4]
  4026c0:	d447      	bmi.n	402752 <__sflush_r+0xfa>
  4026c2:	6b29      	ldr	r1, [r5, #48]	; 0x30
  4026c4:	f8c8 6000 	str.w	r6, [r8]
  4026c8:	b311      	cbz	r1, 402710 <__sflush_r+0xb8>
  4026ca:	f105 0340 	add.w	r3, r5, #64	; 0x40
  4026ce:	4299      	cmp	r1, r3
  4026d0:	d002      	beq.n	4026d8 <__sflush_r+0x80>
  4026d2:	4640      	mov	r0, r8
  4026d4:	f000 f9de 	bl	402a94 <_free_r>
  4026d8:	2000      	movs	r0, #0
  4026da:	6328      	str	r0, [r5, #48]	; 0x30
  4026dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4026e0:	692e      	ldr	r6, [r5, #16]
  4026e2:	b1ae      	cbz	r6, 402710 <__sflush_r+0xb8>
  4026e4:	682c      	ldr	r4, [r5, #0]
  4026e6:	602e      	str	r6, [r5, #0]
  4026e8:	0791      	lsls	r1, r2, #30
  4026ea:	bf0c      	ite	eq
  4026ec:	696b      	ldreq	r3, [r5, #20]
  4026ee:	2300      	movne	r3, #0
  4026f0:	1ba4      	subs	r4, r4, r6
  4026f2:	60ab      	str	r3, [r5, #8]
  4026f4:	e00a      	b.n	40270c <__sflush_r+0xb4>
  4026f6:	4623      	mov	r3, r4
  4026f8:	4632      	mov	r2, r6
  4026fa:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  4026fc:	69e9      	ldr	r1, [r5, #28]
  4026fe:	4640      	mov	r0, r8
  402700:	47b8      	blx	r7
  402702:	2800      	cmp	r0, #0
  402704:	eba4 0400 	sub.w	r4, r4, r0
  402708:	4406      	add	r6, r0
  40270a:	dd04      	ble.n	402716 <__sflush_r+0xbe>
  40270c:	2c00      	cmp	r4, #0
  40270e:	dcf2      	bgt.n	4026f6 <__sflush_r+0x9e>
  402710:	2000      	movs	r0, #0
  402712:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402716:	89ab      	ldrh	r3, [r5, #12]
  402718:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40271c:	81ab      	strh	r3, [r5, #12]
  40271e:	f04f 30ff 	mov.w	r0, #4294967295
  402722:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402726:	f8d8 4000 	ldr.w	r4, [r8]
  40272a:	2c1d      	cmp	r4, #29
  40272c:	d8f3      	bhi.n	402716 <__sflush_r+0xbe>
  40272e:	4b19      	ldr	r3, [pc, #100]	; (402794 <__sflush_r+0x13c>)
  402730:	40e3      	lsrs	r3, r4
  402732:	43db      	mvns	r3, r3
  402734:	f013 0301 	ands.w	r3, r3, #1
  402738:	d1ed      	bne.n	402716 <__sflush_r+0xbe>
  40273a:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  40273e:	606b      	str	r3, [r5, #4]
  402740:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  402744:	6929      	ldr	r1, [r5, #16]
  402746:	81ab      	strh	r3, [r5, #12]
  402748:	04da      	lsls	r2, r3, #19
  40274a:	6029      	str	r1, [r5, #0]
  40274c:	d5b9      	bpl.n	4026c2 <__sflush_r+0x6a>
  40274e:	2c00      	cmp	r4, #0
  402750:	d1b7      	bne.n	4026c2 <__sflush_r+0x6a>
  402752:	6528      	str	r0, [r5, #80]	; 0x50
  402754:	e7b5      	b.n	4026c2 <__sflush_r+0x6a>
  402756:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  402758:	2a00      	cmp	r2, #0
  40275a:	dc8c      	bgt.n	402676 <__sflush_r+0x1e>
  40275c:	e7d8      	b.n	402710 <__sflush_r+0xb8>
  40275e:	2301      	movs	r3, #1
  402760:	69e9      	ldr	r1, [r5, #28]
  402762:	4640      	mov	r0, r8
  402764:	47a0      	blx	r4
  402766:	1c43      	adds	r3, r0, #1
  402768:	4602      	mov	r2, r0
  40276a:	d002      	beq.n	402772 <__sflush_r+0x11a>
  40276c:	89ab      	ldrh	r3, [r5, #12]
  40276e:	6aac      	ldr	r4, [r5, #40]	; 0x28
  402770:	e78e      	b.n	402690 <__sflush_r+0x38>
  402772:	f8d8 3000 	ldr.w	r3, [r8]
  402776:	2b00      	cmp	r3, #0
  402778:	d0f8      	beq.n	40276c <__sflush_r+0x114>
  40277a:	2b1d      	cmp	r3, #29
  40277c:	d001      	beq.n	402782 <__sflush_r+0x12a>
  40277e:	2b16      	cmp	r3, #22
  402780:	d102      	bne.n	402788 <__sflush_r+0x130>
  402782:	f8c8 6000 	str.w	r6, [r8]
  402786:	e7c3      	b.n	402710 <__sflush_r+0xb8>
  402788:	89ab      	ldrh	r3, [r5, #12]
  40278a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40278e:	81ab      	strh	r3, [r5, #12]
  402790:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402794:	20400001 	.word	0x20400001

00402798 <_fflush_r>:
  402798:	b538      	push	{r3, r4, r5, lr}
  40279a:	460d      	mov	r5, r1
  40279c:	4604      	mov	r4, r0
  40279e:	b108      	cbz	r0, 4027a4 <_fflush_r+0xc>
  4027a0:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4027a2:	b1bb      	cbz	r3, 4027d4 <_fflush_r+0x3c>
  4027a4:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  4027a8:	b188      	cbz	r0, 4027ce <_fflush_r+0x36>
  4027aa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  4027ac:	07db      	lsls	r3, r3, #31
  4027ae:	d401      	bmi.n	4027b4 <_fflush_r+0x1c>
  4027b0:	0581      	lsls	r1, r0, #22
  4027b2:	d517      	bpl.n	4027e4 <_fflush_r+0x4c>
  4027b4:	4620      	mov	r0, r4
  4027b6:	4629      	mov	r1, r5
  4027b8:	f7ff ff4e 	bl	402658 <__sflush_r>
  4027bc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  4027be:	07da      	lsls	r2, r3, #31
  4027c0:	4604      	mov	r4, r0
  4027c2:	d402      	bmi.n	4027ca <_fflush_r+0x32>
  4027c4:	89ab      	ldrh	r3, [r5, #12]
  4027c6:	059b      	lsls	r3, r3, #22
  4027c8:	d507      	bpl.n	4027da <_fflush_r+0x42>
  4027ca:	4620      	mov	r0, r4
  4027cc:	bd38      	pop	{r3, r4, r5, pc}
  4027ce:	4604      	mov	r4, r0
  4027d0:	4620      	mov	r0, r4
  4027d2:	bd38      	pop	{r3, r4, r5, pc}
  4027d4:	f000 f838 	bl	402848 <__sinit>
  4027d8:	e7e4      	b.n	4027a4 <_fflush_r+0xc>
  4027da:	6da8      	ldr	r0, [r5, #88]	; 0x58
  4027dc:	f000 fbf6 	bl	402fcc <__retarget_lock_release_recursive>
  4027e0:	4620      	mov	r0, r4
  4027e2:	bd38      	pop	{r3, r4, r5, pc}
  4027e4:	6da8      	ldr	r0, [r5, #88]	; 0x58
  4027e6:	f000 fbef 	bl	402fc8 <__retarget_lock_acquire_recursive>
  4027ea:	e7e3      	b.n	4027b4 <_fflush_r+0x1c>

004027ec <_cleanup_r>:
  4027ec:	4901      	ldr	r1, [pc, #4]	; (4027f4 <_cleanup_r+0x8>)
  4027ee:	f000 bbaf 	b.w	402f50 <_fwalk_reent>
  4027f2:	bf00      	nop
  4027f4:	00403f41 	.word	0x00403f41

004027f8 <std.isra.0>:
  4027f8:	b510      	push	{r4, lr}
  4027fa:	2300      	movs	r3, #0
  4027fc:	4604      	mov	r4, r0
  4027fe:	8181      	strh	r1, [r0, #12]
  402800:	81c2      	strh	r2, [r0, #14]
  402802:	6003      	str	r3, [r0, #0]
  402804:	6043      	str	r3, [r0, #4]
  402806:	6083      	str	r3, [r0, #8]
  402808:	6643      	str	r3, [r0, #100]	; 0x64
  40280a:	6103      	str	r3, [r0, #16]
  40280c:	6143      	str	r3, [r0, #20]
  40280e:	6183      	str	r3, [r0, #24]
  402810:	4619      	mov	r1, r3
  402812:	2208      	movs	r2, #8
  402814:	305c      	adds	r0, #92	; 0x5c
  402816:	f7fe fdeb 	bl	4013f0 <memset>
  40281a:	4807      	ldr	r0, [pc, #28]	; (402838 <std.isra.0+0x40>)
  40281c:	4907      	ldr	r1, [pc, #28]	; (40283c <std.isra.0+0x44>)
  40281e:	4a08      	ldr	r2, [pc, #32]	; (402840 <std.isra.0+0x48>)
  402820:	4b08      	ldr	r3, [pc, #32]	; (402844 <std.isra.0+0x4c>)
  402822:	6220      	str	r0, [r4, #32]
  402824:	61e4      	str	r4, [r4, #28]
  402826:	6261      	str	r1, [r4, #36]	; 0x24
  402828:	62a2      	str	r2, [r4, #40]	; 0x28
  40282a:	62e3      	str	r3, [r4, #44]	; 0x2c
  40282c:	f104 0058 	add.w	r0, r4, #88	; 0x58
  402830:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  402834:	f000 bbc4 	b.w	402fc0 <__retarget_lock_init_recursive>
  402838:	00403c85 	.word	0x00403c85
  40283c:	00403ca9 	.word	0x00403ca9
  402840:	00403ce5 	.word	0x00403ce5
  402844:	00403d05 	.word	0x00403d05

00402848 <__sinit>:
  402848:	b510      	push	{r4, lr}
  40284a:	4604      	mov	r4, r0
  40284c:	4812      	ldr	r0, [pc, #72]	; (402898 <__sinit+0x50>)
  40284e:	f000 fbbb 	bl	402fc8 <__retarget_lock_acquire_recursive>
  402852:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  402854:	b9d2      	cbnz	r2, 40288c <__sinit+0x44>
  402856:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  40285a:	4810      	ldr	r0, [pc, #64]	; (40289c <__sinit+0x54>)
  40285c:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  402860:	2103      	movs	r1, #3
  402862:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  402866:	63e0      	str	r0, [r4, #60]	; 0x3c
  402868:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  40286c:	6860      	ldr	r0, [r4, #4]
  40286e:	2104      	movs	r1, #4
  402870:	f7ff ffc2 	bl	4027f8 <std.isra.0>
  402874:	2201      	movs	r2, #1
  402876:	2109      	movs	r1, #9
  402878:	68a0      	ldr	r0, [r4, #8]
  40287a:	f7ff ffbd 	bl	4027f8 <std.isra.0>
  40287e:	2202      	movs	r2, #2
  402880:	2112      	movs	r1, #18
  402882:	68e0      	ldr	r0, [r4, #12]
  402884:	f7ff ffb8 	bl	4027f8 <std.isra.0>
  402888:	2301      	movs	r3, #1
  40288a:	63a3      	str	r3, [r4, #56]	; 0x38
  40288c:	4802      	ldr	r0, [pc, #8]	; (402898 <__sinit+0x50>)
  40288e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  402892:	f000 bb9b 	b.w	402fcc <__retarget_lock_release_recursive>
  402896:	bf00      	nop
  402898:	20400ac0 	.word	0x20400ac0
  40289c:	004027ed 	.word	0x004027ed

004028a0 <__sfp_lock_acquire>:
  4028a0:	4801      	ldr	r0, [pc, #4]	; (4028a8 <__sfp_lock_acquire+0x8>)
  4028a2:	f000 bb91 	b.w	402fc8 <__retarget_lock_acquire_recursive>
  4028a6:	bf00      	nop
  4028a8:	20400ad4 	.word	0x20400ad4

004028ac <__sfp_lock_release>:
  4028ac:	4801      	ldr	r0, [pc, #4]	; (4028b4 <__sfp_lock_release+0x8>)
  4028ae:	f000 bb8d 	b.w	402fcc <__retarget_lock_release_recursive>
  4028b2:	bf00      	nop
  4028b4:	20400ad4 	.word	0x20400ad4

004028b8 <__libc_fini_array>:
  4028b8:	b538      	push	{r3, r4, r5, lr}
  4028ba:	4c0a      	ldr	r4, [pc, #40]	; (4028e4 <__libc_fini_array+0x2c>)
  4028bc:	4d0a      	ldr	r5, [pc, #40]	; (4028e8 <__libc_fini_array+0x30>)
  4028be:	1b64      	subs	r4, r4, r5
  4028c0:	10a4      	asrs	r4, r4, #2
  4028c2:	d00a      	beq.n	4028da <__libc_fini_array+0x22>
  4028c4:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  4028c8:	3b01      	subs	r3, #1
  4028ca:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  4028ce:	3c01      	subs	r4, #1
  4028d0:	f855 3904 	ldr.w	r3, [r5], #-4
  4028d4:	4798      	blx	r3
  4028d6:	2c00      	cmp	r4, #0
  4028d8:	d1f9      	bne.n	4028ce <__libc_fini_array+0x16>
  4028da:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4028de:	f001 bfa1 	b.w	404824 <_fini>
  4028e2:	bf00      	nop
  4028e4:	00404834 	.word	0x00404834
  4028e8:	00404830 	.word	0x00404830

004028ec <__fputwc>:
  4028ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4028f0:	b082      	sub	sp, #8
  4028f2:	4680      	mov	r8, r0
  4028f4:	4689      	mov	r9, r1
  4028f6:	4614      	mov	r4, r2
  4028f8:	f000 fb54 	bl	402fa4 <__locale_mb_cur_max>
  4028fc:	2801      	cmp	r0, #1
  4028fe:	d036      	beq.n	40296e <__fputwc+0x82>
  402900:	464a      	mov	r2, r9
  402902:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  402906:	a901      	add	r1, sp, #4
  402908:	4640      	mov	r0, r8
  40290a:	f001 fa57 	bl	403dbc <_wcrtomb_r>
  40290e:	1c42      	adds	r2, r0, #1
  402910:	4606      	mov	r6, r0
  402912:	d025      	beq.n	402960 <__fputwc+0x74>
  402914:	b3a8      	cbz	r0, 402982 <__fputwc+0x96>
  402916:	f89d e004 	ldrb.w	lr, [sp, #4]
  40291a:	2500      	movs	r5, #0
  40291c:	f10d 0a04 	add.w	sl, sp, #4
  402920:	e009      	b.n	402936 <__fputwc+0x4a>
  402922:	6823      	ldr	r3, [r4, #0]
  402924:	1c5a      	adds	r2, r3, #1
  402926:	6022      	str	r2, [r4, #0]
  402928:	f883 e000 	strb.w	lr, [r3]
  40292c:	3501      	adds	r5, #1
  40292e:	42b5      	cmp	r5, r6
  402930:	d227      	bcs.n	402982 <__fputwc+0x96>
  402932:	f815 e00a 	ldrb.w	lr, [r5, sl]
  402936:	68a3      	ldr	r3, [r4, #8]
  402938:	3b01      	subs	r3, #1
  40293a:	2b00      	cmp	r3, #0
  40293c:	60a3      	str	r3, [r4, #8]
  40293e:	daf0      	bge.n	402922 <__fputwc+0x36>
  402940:	69a7      	ldr	r7, [r4, #24]
  402942:	42bb      	cmp	r3, r7
  402944:	4671      	mov	r1, lr
  402946:	4622      	mov	r2, r4
  402948:	4640      	mov	r0, r8
  40294a:	db02      	blt.n	402952 <__fputwc+0x66>
  40294c:	f1be 0f0a 	cmp.w	lr, #10
  402950:	d1e7      	bne.n	402922 <__fputwc+0x36>
  402952:	f001 f9db 	bl	403d0c <__swbuf_r>
  402956:	1c43      	adds	r3, r0, #1
  402958:	d1e8      	bne.n	40292c <__fputwc+0x40>
  40295a:	b002      	add	sp, #8
  40295c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402960:	89a3      	ldrh	r3, [r4, #12]
  402962:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402966:	81a3      	strh	r3, [r4, #12]
  402968:	b002      	add	sp, #8
  40296a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40296e:	f109 33ff 	add.w	r3, r9, #4294967295
  402972:	2bfe      	cmp	r3, #254	; 0xfe
  402974:	d8c4      	bhi.n	402900 <__fputwc+0x14>
  402976:	fa5f fe89 	uxtb.w	lr, r9
  40297a:	4606      	mov	r6, r0
  40297c:	f88d e004 	strb.w	lr, [sp, #4]
  402980:	e7cb      	b.n	40291a <__fputwc+0x2e>
  402982:	4648      	mov	r0, r9
  402984:	b002      	add	sp, #8
  402986:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40298a:	bf00      	nop

0040298c <_fputwc_r>:
  40298c:	b530      	push	{r4, r5, lr}
  40298e:	6e53      	ldr	r3, [r2, #100]	; 0x64
  402990:	f013 0f01 	tst.w	r3, #1
  402994:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  402998:	4614      	mov	r4, r2
  40299a:	b083      	sub	sp, #12
  40299c:	4605      	mov	r5, r0
  40299e:	b29a      	uxth	r2, r3
  4029a0:	d101      	bne.n	4029a6 <_fputwc_r+0x1a>
  4029a2:	0590      	lsls	r0, r2, #22
  4029a4:	d51c      	bpl.n	4029e0 <_fputwc_r+0x54>
  4029a6:	0490      	lsls	r0, r2, #18
  4029a8:	d406      	bmi.n	4029b8 <_fputwc_r+0x2c>
  4029aa:	6e62      	ldr	r2, [r4, #100]	; 0x64
  4029ac:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  4029b0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  4029b4:	81a3      	strh	r3, [r4, #12]
  4029b6:	6662      	str	r2, [r4, #100]	; 0x64
  4029b8:	4628      	mov	r0, r5
  4029ba:	4622      	mov	r2, r4
  4029bc:	f7ff ff96 	bl	4028ec <__fputwc>
  4029c0:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4029c2:	07da      	lsls	r2, r3, #31
  4029c4:	4605      	mov	r5, r0
  4029c6:	d402      	bmi.n	4029ce <_fputwc_r+0x42>
  4029c8:	89a3      	ldrh	r3, [r4, #12]
  4029ca:	059b      	lsls	r3, r3, #22
  4029cc:	d502      	bpl.n	4029d4 <_fputwc_r+0x48>
  4029ce:	4628      	mov	r0, r5
  4029d0:	b003      	add	sp, #12
  4029d2:	bd30      	pop	{r4, r5, pc}
  4029d4:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4029d6:	f000 faf9 	bl	402fcc <__retarget_lock_release_recursive>
  4029da:	4628      	mov	r0, r5
  4029dc:	b003      	add	sp, #12
  4029de:	bd30      	pop	{r4, r5, pc}
  4029e0:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4029e2:	9101      	str	r1, [sp, #4]
  4029e4:	f000 faf0 	bl	402fc8 <__retarget_lock_acquire_recursive>
  4029e8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4029ec:	9901      	ldr	r1, [sp, #4]
  4029ee:	b29a      	uxth	r2, r3
  4029f0:	e7d9      	b.n	4029a6 <_fputwc_r+0x1a>
  4029f2:	bf00      	nop

004029f4 <_malloc_trim_r>:
  4029f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4029f6:	4f24      	ldr	r7, [pc, #144]	; (402a88 <_malloc_trim_r+0x94>)
  4029f8:	460c      	mov	r4, r1
  4029fa:	4606      	mov	r6, r0
  4029fc:	f000 ff7e 	bl	4038fc <__malloc_lock>
  402a00:	68bb      	ldr	r3, [r7, #8]
  402a02:	685d      	ldr	r5, [r3, #4]
  402a04:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  402a08:	310f      	adds	r1, #15
  402a0a:	f025 0503 	bic.w	r5, r5, #3
  402a0e:	4429      	add	r1, r5
  402a10:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  402a14:	f021 010f 	bic.w	r1, r1, #15
  402a18:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  402a1c:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  402a20:	db07      	blt.n	402a32 <_malloc_trim_r+0x3e>
  402a22:	2100      	movs	r1, #0
  402a24:	4630      	mov	r0, r6
  402a26:	f001 f91b 	bl	403c60 <_sbrk_r>
  402a2a:	68bb      	ldr	r3, [r7, #8]
  402a2c:	442b      	add	r3, r5
  402a2e:	4298      	cmp	r0, r3
  402a30:	d004      	beq.n	402a3c <_malloc_trim_r+0x48>
  402a32:	4630      	mov	r0, r6
  402a34:	f000 ff68 	bl	403908 <__malloc_unlock>
  402a38:	2000      	movs	r0, #0
  402a3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402a3c:	4261      	negs	r1, r4
  402a3e:	4630      	mov	r0, r6
  402a40:	f001 f90e 	bl	403c60 <_sbrk_r>
  402a44:	3001      	adds	r0, #1
  402a46:	d00d      	beq.n	402a64 <_malloc_trim_r+0x70>
  402a48:	4b10      	ldr	r3, [pc, #64]	; (402a8c <_malloc_trim_r+0x98>)
  402a4a:	68ba      	ldr	r2, [r7, #8]
  402a4c:	6819      	ldr	r1, [r3, #0]
  402a4e:	1b2d      	subs	r5, r5, r4
  402a50:	f045 0501 	orr.w	r5, r5, #1
  402a54:	4630      	mov	r0, r6
  402a56:	1b09      	subs	r1, r1, r4
  402a58:	6055      	str	r5, [r2, #4]
  402a5a:	6019      	str	r1, [r3, #0]
  402a5c:	f000 ff54 	bl	403908 <__malloc_unlock>
  402a60:	2001      	movs	r0, #1
  402a62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402a64:	2100      	movs	r1, #0
  402a66:	4630      	mov	r0, r6
  402a68:	f001 f8fa 	bl	403c60 <_sbrk_r>
  402a6c:	68ba      	ldr	r2, [r7, #8]
  402a6e:	1a83      	subs	r3, r0, r2
  402a70:	2b0f      	cmp	r3, #15
  402a72:	ddde      	ble.n	402a32 <_malloc_trim_r+0x3e>
  402a74:	4c06      	ldr	r4, [pc, #24]	; (402a90 <_malloc_trim_r+0x9c>)
  402a76:	4905      	ldr	r1, [pc, #20]	; (402a8c <_malloc_trim_r+0x98>)
  402a78:	6824      	ldr	r4, [r4, #0]
  402a7a:	f043 0301 	orr.w	r3, r3, #1
  402a7e:	1b00      	subs	r0, r0, r4
  402a80:	6053      	str	r3, [r2, #4]
  402a82:	6008      	str	r0, [r1, #0]
  402a84:	e7d5      	b.n	402a32 <_malloc_trim_r+0x3e>
  402a86:	bf00      	nop
  402a88:	204005a8 	.word	0x204005a8
  402a8c:	20400a74 	.word	0x20400a74
  402a90:	204009b0 	.word	0x204009b0

00402a94 <_free_r>:
  402a94:	2900      	cmp	r1, #0
  402a96:	d044      	beq.n	402b22 <_free_r+0x8e>
  402a98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402a9c:	460d      	mov	r5, r1
  402a9e:	4680      	mov	r8, r0
  402aa0:	f000 ff2c 	bl	4038fc <__malloc_lock>
  402aa4:	f855 7c04 	ldr.w	r7, [r5, #-4]
  402aa8:	4969      	ldr	r1, [pc, #420]	; (402c50 <_free_r+0x1bc>)
  402aaa:	f027 0301 	bic.w	r3, r7, #1
  402aae:	f1a5 0408 	sub.w	r4, r5, #8
  402ab2:	18e2      	adds	r2, r4, r3
  402ab4:	688e      	ldr	r6, [r1, #8]
  402ab6:	6850      	ldr	r0, [r2, #4]
  402ab8:	42b2      	cmp	r2, r6
  402aba:	f020 0003 	bic.w	r0, r0, #3
  402abe:	d05e      	beq.n	402b7e <_free_r+0xea>
  402ac0:	07fe      	lsls	r6, r7, #31
  402ac2:	6050      	str	r0, [r2, #4]
  402ac4:	d40b      	bmi.n	402ade <_free_r+0x4a>
  402ac6:	f855 7c08 	ldr.w	r7, [r5, #-8]
  402aca:	1be4      	subs	r4, r4, r7
  402acc:	f101 0e08 	add.w	lr, r1, #8
  402ad0:	68a5      	ldr	r5, [r4, #8]
  402ad2:	4575      	cmp	r5, lr
  402ad4:	443b      	add	r3, r7
  402ad6:	d06d      	beq.n	402bb4 <_free_r+0x120>
  402ad8:	68e7      	ldr	r7, [r4, #12]
  402ada:	60ef      	str	r7, [r5, #12]
  402adc:	60bd      	str	r5, [r7, #8]
  402ade:	1815      	adds	r5, r2, r0
  402ae0:	686d      	ldr	r5, [r5, #4]
  402ae2:	07ed      	lsls	r5, r5, #31
  402ae4:	d53e      	bpl.n	402b64 <_free_r+0xd0>
  402ae6:	f043 0201 	orr.w	r2, r3, #1
  402aea:	6062      	str	r2, [r4, #4]
  402aec:	50e3      	str	r3, [r4, r3]
  402aee:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  402af2:	d217      	bcs.n	402b24 <_free_r+0x90>
  402af4:	08db      	lsrs	r3, r3, #3
  402af6:	1c58      	adds	r0, r3, #1
  402af8:	109a      	asrs	r2, r3, #2
  402afa:	684d      	ldr	r5, [r1, #4]
  402afc:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  402b00:	60a7      	str	r7, [r4, #8]
  402b02:	2301      	movs	r3, #1
  402b04:	4093      	lsls	r3, r2
  402b06:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  402b0a:	432b      	orrs	r3, r5
  402b0c:	3a08      	subs	r2, #8
  402b0e:	60e2      	str	r2, [r4, #12]
  402b10:	604b      	str	r3, [r1, #4]
  402b12:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  402b16:	60fc      	str	r4, [r7, #12]
  402b18:	4640      	mov	r0, r8
  402b1a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  402b1e:	f000 bef3 	b.w	403908 <__malloc_unlock>
  402b22:	4770      	bx	lr
  402b24:	0a5a      	lsrs	r2, r3, #9
  402b26:	2a04      	cmp	r2, #4
  402b28:	d852      	bhi.n	402bd0 <_free_r+0x13c>
  402b2a:	099a      	lsrs	r2, r3, #6
  402b2c:	f102 0739 	add.w	r7, r2, #57	; 0x39
  402b30:	00ff      	lsls	r7, r7, #3
  402b32:	f102 0538 	add.w	r5, r2, #56	; 0x38
  402b36:	19c8      	adds	r0, r1, r7
  402b38:	59ca      	ldr	r2, [r1, r7]
  402b3a:	3808      	subs	r0, #8
  402b3c:	4290      	cmp	r0, r2
  402b3e:	d04f      	beq.n	402be0 <_free_r+0x14c>
  402b40:	6851      	ldr	r1, [r2, #4]
  402b42:	f021 0103 	bic.w	r1, r1, #3
  402b46:	428b      	cmp	r3, r1
  402b48:	d232      	bcs.n	402bb0 <_free_r+0x11c>
  402b4a:	6892      	ldr	r2, [r2, #8]
  402b4c:	4290      	cmp	r0, r2
  402b4e:	d1f7      	bne.n	402b40 <_free_r+0xac>
  402b50:	68c3      	ldr	r3, [r0, #12]
  402b52:	60a0      	str	r0, [r4, #8]
  402b54:	60e3      	str	r3, [r4, #12]
  402b56:	609c      	str	r4, [r3, #8]
  402b58:	60c4      	str	r4, [r0, #12]
  402b5a:	4640      	mov	r0, r8
  402b5c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  402b60:	f000 bed2 	b.w	403908 <__malloc_unlock>
  402b64:	6895      	ldr	r5, [r2, #8]
  402b66:	4f3b      	ldr	r7, [pc, #236]	; (402c54 <_free_r+0x1c0>)
  402b68:	42bd      	cmp	r5, r7
  402b6a:	4403      	add	r3, r0
  402b6c:	d040      	beq.n	402bf0 <_free_r+0x15c>
  402b6e:	68d0      	ldr	r0, [r2, #12]
  402b70:	60e8      	str	r0, [r5, #12]
  402b72:	f043 0201 	orr.w	r2, r3, #1
  402b76:	6085      	str	r5, [r0, #8]
  402b78:	6062      	str	r2, [r4, #4]
  402b7a:	50e3      	str	r3, [r4, r3]
  402b7c:	e7b7      	b.n	402aee <_free_r+0x5a>
  402b7e:	07ff      	lsls	r7, r7, #31
  402b80:	4403      	add	r3, r0
  402b82:	d407      	bmi.n	402b94 <_free_r+0x100>
  402b84:	f855 2c08 	ldr.w	r2, [r5, #-8]
  402b88:	1aa4      	subs	r4, r4, r2
  402b8a:	4413      	add	r3, r2
  402b8c:	68a0      	ldr	r0, [r4, #8]
  402b8e:	68e2      	ldr	r2, [r4, #12]
  402b90:	60c2      	str	r2, [r0, #12]
  402b92:	6090      	str	r0, [r2, #8]
  402b94:	4a30      	ldr	r2, [pc, #192]	; (402c58 <_free_r+0x1c4>)
  402b96:	6812      	ldr	r2, [r2, #0]
  402b98:	f043 0001 	orr.w	r0, r3, #1
  402b9c:	4293      	cmp	r3, r2
  402b9e:	6060      	str	r0, [r4, #4]
  402ba0:	608c      	str	r4, [r1, #8]
  402ba2:	d3b9      	bcc.n	402b18 <_free_r+0x84>
  402ba4:	4b2d      	ldr	r3, [pc, #180]	; (402c5c <_free_r+0x1c8>)
  402ba6:	4640      	mov	r0, r8
  402ba8:	6819      	ldr	r1, [r3, #0]
  402baa:	f7ff ff23 	bl	4029f4 <_malloc_trim_r>
  402bae:	e7b3      	b.n	402b18 <_free_r+0x84>
  402bb0:	4610      	mov	r0, r2
  402bb2:	e7cd      	b.n	402b50 <_free_r+0xbc>
  402bb4:	1811      	adds	r1, r2, r0
  402bb6:	6849      	ldr	r1, [r1, #4]
  402bb8:	07c9      	lsls	r1, r1, #31
  402bba:	d444      	bmi.n	402c46 <_free_r+0x1b2>
  402bbc:	6891      	ldr	r1, [r2, #8]
  402bbe:	68d2      	ldr	r2, [r2, #12]
  402bc0:	60ca      	str	r2, [r1, #12]
  402bc2:	4403      	add	r3, r0
  402bc4:	f043 0001 	orr.w	r0, r3, #1
  402bc8:	6091      	str	r1, [r2, #8]
  402bca:	6060      	str	r0, [r4, #4]
  402bcc:	50e3      	str	r3, [r4, r3]
  402bce:	e7a3      	b.n	402b18 <_free_r+0x84>
  402bd0:	2a14      	cmp	r2, #20
  402bd2:	d816      	bhi.n	402c02 <_free_r+0x16e>
  402bd4:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  402bd8:	00ff      	lsls	r7, r7, #3
  402bda:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  402bde:	e7aa      	b.n	402b36 <_free_r+0xa2>
  402be0:	10aa      	asrs	r2, r5, #2
  402be2:	2301      	movs	r3, #1
  402be4:	684d      	ldr	r5, [r1, #4]
  402be6:	4093      	lsls	r3, r2
  402be8:	432b      	orrs	r3, r5
  402bea:	604b      	str	r3, [r1, #4]
  402bec:	4603      	mov	r3, r0
  402bee:	e7b0      	b.n	402b52 <_free_r+0xbe>
  402bf0:	f043 0201 	orr.w	r2, r3, #1
  402bf4:	614c      	str	r4, [r1, #20]
  402bf6:	610c      	str	r4, [r1, #16]
  402bf8:	60e5      	str	r5, [r4, #12]
  402bfa:	60a5      	str	r5, [r4, #8]
  402bfc:	6062      	str	r2, [r4, #4]
  402bfe:	50e3      	str	r3, [r4, r3]
  402c00:	e78a      	b.n	402b18 <_free_r+0x84>
  402c02:	2a54      	cmp	r2, #84	; 0x54
  402c04:	d806      	bhi.n	402c14 <_free_r+0x180>
  402c06:	0b1a      	lsrs	r2, r3, #12
  402c08:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  402c0c:	00ff      	lsls	r7, r7, #3
  402c0e:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  402c12:	e790      	b.n	402b36 <_free_r+0xa2>
  402c14:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  402c18:	d806      	bhi.n	402c28 <_free_r+0x194>
  402c1a:	0bda      	lsrs	r2, r3, #15
  402c1c:	f102 0778 	add.w	r7, r2, #120	; 0x78
  402c20:	00ff      	lsls	r7, r7, #3
  402c22:	f102 0577 	add.w	r5, r2, #119	; 0x77
  402c26:	e786      	b.n	402b36 <_free_r+0xa2>
  402c28:	f240 5054 	movw	r0, #1364	; 0x554
  402c2c:	4282      	cmp	r2, r0
  402c2e:	d806      	bhi.n	402c3e <_free_r+0x1aa>
  402c30:	0c9a      	lsrs	r2, r3, #18
  402c32:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  402c36:	00ff      	lsls	r7, r7, #3
  402c38:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  402c3c:	e77b      	b.n	402b36 <_free_r+0xa2>
  402c3e:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  402c42:	257e      	movs	r5, #126	; 0x7e
  402c44:	e777      	b.n	402b36 <_free_r+0xa2>
  402c46:	f043 0101 	orr.w	r1, r3, #1
  402c4a:	6061      	str	r1, [r4, #4]
  402c4c:	6013      	str	r3, [r2, #0]
  402c4e:	e763      	b.n	402b18 <_free_r+0x84>
  402c50:	204005a8 	.word	0x204005a8
  402c54:	204005b0 	.word	0x204005b0
  402c58:	204009b4 	.word	0x204009b4
  402c5c:	20400aa4 	.word	0x20400aa4

00402c60 <__sfvwrite_r>:
  402c60:	6893      	ldr	r3, [r2, #8]
  402c62:	2b00      	cmp	r3, #0
  402c64:	d073      	beq.n	402d4e <__sfvwrite_r+0xee>
  402c66:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402c6a:	898b      	ldrh	r3, [r1, #12]
  402c6c:	b083      	sub	sp, #12
  402c6e:	460c      	mov	r4, r1
  402c70:	0719      	lsls	r1, r3, #28
  402c72:	9000      	str	r0, [sp, #0]
  402c74:	4616      	mov	r6, r2
  402c76:	d526      	bpl.n	402cc6 <__sfvwrite_r+0x66>
  402c78:	6922      	ldr	r2, [r4, #16]
  402c7a:	b322      	cbz	r2, 402cc6 <__sfvwrite_r+0x66>
  402c7c:	f013 0002 	ands.w	r0, r3, #2
  402c80:	6835      	ldr	r5, [r6, #0]
  402c82:	d02c      	beq.n	402cde <__sfvwrite_r+0x7e>
  402c84:	f04f 0900 	mov.w	r9, #0
  402c88:	4fb0      	ldr	r7, [pc, #704]	; (402f4c <__sfvwrite_r+0x2ec>)
  402c8a:	46c8      	mov	r8, r9
  402c8c:	46b2      	mov	sl, r6
  402c8e:	45b8      	cmp	r8, r7
  402c90:	4643      	mov	r3, r8
  402c92:	464a      	mov	r2, r9
  402c94:	bf28      	it	cs
  402c96:	463b      	movcs	r3, r7
  402c98:	9800      	ldr	r0, [sp, #0]
  402c9a:	f1b8 0f00 	cmp.w	r8, #0
  402c9e:	d050      	beq.n	402d42 <__sfvwrite_r+0xe2>
  402ca0:	69e1      	ldr	r1, [r4, #28]
  402ca2:	6a66      	ldr	r6, [r4, #36]	; 0x24
  402ca4:	47b0      	blx	r6
  402ca6:	2800      	cmp	r0, #0
  402ca8:	dd58      	ble.n	402d5c <__sfvwrite_r+0xfc>
  402caa:	f8da 3008 	ldr.w	r3, [sl, #8]
  402cae:	1a1b      	subs	r3, r3, r0
  402cb0:	4481      	add	r9, r0
  402cb2:	eba8 0800 	sub.w	r8, r8, r0
  402cb6:	f8ca 3008 	str.w	r3, [sl, #8]
  402cba:	2b00      	cmp	r3, #0
  402cbc:	d1e7      	bne.n	402c8e <__sfvwrite_r+0x2e>
  402cbe:	2000      	movs	r0, #0
  402cc0:	b003      	add	sp, #12
  402cc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402cc6:	4621      	mov	r1, r4
  402cc8:	9800      	ldr	r0, [sp, #0]
  402cca:	f7ff fc51 	bl	402570 <__swsetup_r>
  402cce:	2800      	cmp	r0, #0
  402cd0:	f040 8133 	bne.w	402f3a <__sfvwrite_r+0x2da>
  402cd4:	89a3      	ldrh	r3, [r4, #12]
  402cd6:	6835      	ldr	r5, [r6, #0]
  402cd8:	f013 0002 	ands.w	r0, r3, #2
  402cdc:	d1d2      	bne.n	402c84 <__sfvwrite_r+0x24>
  402cde:	f013 0901 	ands.w	r9, r3, #1
  402ce2:	d145      	bne.n	402d70 <__sfvwrite_r+0x110>
  402ce4:	464f      	mov	r7, r9
  402ce6:	9601      	str	r6, [sp, #4]
  402ce8:	b337      	cbz	r7, 402d38 <__sfvwrite_r+0xd8>
  402cea:	059a      	lsls	r2, r3, #22
  402cec:	f8d4 8008 	ldr.w	r8, [r4, #8]
  402cf0:	f140 8083 	bpl.w	402dfa <__sfvwrite_r+0x19a>
  402cf4:	4547      	cmp	r7, r8
  402cf6:	46c3      	mov	fp, r8
  402cf8:	f0c0 80ab 	bcc.w	402e52 <__sfvwrite_r+0x1f2>
  402cfc:	f413 6f90 	tst.w	r3, #1152	; 0x480
  402d00:	f040 80ac 	bne.w	402e5c <__sfvwrite_r+0x1fc>
  402d04:	6820      	ldr	r0, [r4, #0]
  402d06:	46ba      	mov	sl, r7
  402d08:	465a      	mov	r2, fp
  402d0a:	4649      	mov	r1, r9
  402d0c:	f000 fd92 	bl	403834 <memmove>
  402d10:	68a2      	ldr	r2, [r4, #8]
  402d12:	6823      	ldr	r3, [r4, #0]
  402d14:	eba2 0208 	sub.w	r2, r2, r8
  402d18:	445b      	add	r3, fp
  402d1a:	60a2      	str	r2, [r4, #8]
  402d1c:	6023      	str	r3, [r4, #0]
  402d1e:	9a01      	ldr	r2, [sp, #4]
  402d20:	6893      	ldr	r3, [r2, #8]
  402d22:	eba3 030a 	sub.w	r3, r3, sl
  402d26:	44d1      	add	r9, sl
  402d28:	eba7 070a 	sub.w	r7, r7, sl
  402d2c:	6093      	str	r3, [r2, #8]
  402d2e:	2b00      	cmp	r3, #0
  402d30:	d0c5      	beq.n	402cbe <__sfvwrite_r+0x5e>
  402d32:	89a3      	ldrh	r3, [r4, #12]
  402d34:	2f00      	cmp	r7, #0
  402d36:	d1d8      	bne.n	402cea <__sfvwrite_r+0x8a>
  402d38:	f8d5 9000 	ldr.w	r9, [r5]
  402d3c:	686f      	ldr	r7, [r5, #4]
  402d3e:	3508      	adds	r5, #8
  402d40:	e7d2      	b.n	402ce8 <__sfvwrite_r+0x88>
  402d42:	f8d5 9000 	ldr.w	r9, [r5]
  402d46:	f8d5 8004 	ldr.w	r8, [r5, #4]
  402d4a:	3508      	adds	r5, #8
  402d4c:	e79f      	b.n	402c8e <__sfvwrite_r+0x2e>
  402d4e:	2000      	movs	r0, #0
  402d50:	4770      	bx	lr
  402d52:	4621      	mov	r1, r4
  402d54:	9800      	ldr	r0, [sp, #0]
  402d56:	f7ff fd1f 	bl	402798 <_fflush_r>
  402d5a:	b370      	cbz	r0, 402dba <__sfvwrite_r+0x15a>
  402d5c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402d60:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402d64:	f04f 30ff 	mov.w	r0, #4294967295
  402d68:	81a3      	strh	r3, [r4, #12]
  402d6a:	b003      	add	sp, #12
  402d6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402d70:	4681      	mov	r9, r0
  402d72:	4633      	mov	r3, r6
  402d74:	464e      	mov	r6, r9
  402d76:	46a8      	mov	r8, r5
  402d78:	469a      	mov	sl, r3
  402d7a:	464d      	mov	r5, r9
  402d7c:	b34e      	cbz	r6, 402dd2 <__sfvwrite_r+0x172>
  402d7e:	b380      	cbz	r0, 402de2 <__sfvwrite_r+0x182>
  402d80:	6820      	ldr	r0, [r4, #0]
  402d82:	6923      	ldr	r3, [r4, #16]
  402d84:	6962      	ldr	r2, [r4, #20]
  402d86:	45b1      	cmp	r9, r6
  402d88:	46cb      	mov	fp, r9
  402d8a:	bf28      	it	cs
  402d8c:	46b3      	movcs	fp, r6
  402d8e:	4298      	cmp	r0, r3
  402d90:	465f      	mov	r7, fp
  402d92:	d904      	bls.n	402d9e <__sfvwrite_r+0x13e>
  402d94:	68a3      	ldr	r3, [r4, #8]
  402d96:	4413      	add	r3, r2
  402d98:	459b      	cmp	fp, r3
  402d9a:	f300 80a6 	bgt.w	402eea <__sfvwrite_r+0x28a>
  402d9e:	4593      	cmp	fp, r2
  402da0:	db4b      	blt.n	402e3a <__sfvwrite_r+0x1da>
  402da2:	4613      	mov	r3, r2
  402da4:	6a67      	ldr	r7, [r4, #36]	; 0x24
  402da6:	69e1      	ldr	r1, [r4, #28]
  402da8:	9800      	ldr	r0, [sp, #0]
  402daa:	462a      	mov	r2, r5
  402dac:	47b8      	blx	r7
  402dae:	1e07      	subs	r7, r0, #0
  402db0:	ddd4      	ble.n	402d5c <__sfvwrite_r+0xfc>
  402db2:	ebb9 0907 	subs.w	r9, r9, r7
  402db6:	d0cc      	beq.n	402d52 <__sfvwrite_r+0xf2>
  402db8:	2001      	movs	r0, #1
  402dba:	f8da 3008 	ldr.w	r3, [sl, #8]
  402dbe:	1bdb      	subs	r3, r3, r7
  402dc0:	443d      	add	r5, r7
  402dc2:	1bf6      	subs	r6, r6, r7
  402dc4:	f8ca 3008 	str.w	r3, [sl, #8]
  402dc8:	2b00      	cmp	r3, #0
  402dca:	f43f af78 	beq.w	402cbe <__sfvwrite_r+0x5e>
  402dce:	2e00      	cmp	r6, #0
  402dd0:	d1d5      	bne.n	402d7e <__sfvwrite_r+0x11e>
  402dd2:	f108 0308 	add.w	r3, r8, #8
  402dd6:	e913 0060 	ldmdb	r3, {r5, r6}
  402dda:	4698      	mov	r8, r3
  402ddc:	3308      	adds	r3, #8
  402dde:	2e00      	cmp	r6, #0
  402de0:	d0f9      	beq.n	402dd6 <__sfvwrite_r+0x176>
  402de2:	4632      	mov	r2, r6
  402de4:	210a      	movs	r1, #10
  402de6:	4628      	mov	r0, r5
  402de8:	f000 fc3a 	bl	403660 <memchr>
  402dec:	2800      	cmp	r0, #0
  402dee:	f000 80a1 	beq.w	402f34 <__sfvwrite_r+0x2d4>
  402df2:	3001      	adds	r0, #1
  402df4:	eba0 0905 	sub.w	r9, r0, r5
  402df8:	e7c2      	b.n	402d80 <__sfvwrite_r+0x120>
  402dfa:	6820      	ldr	r0, [r4, #0]
  402dfc:	6923      	ldr	r3, [r4, #16]
  402dfe:	4298      	cmp	r0, r3
  402e00:	d802      	bhi.n	402e08 <__sfvwrite_r+0x1a8>
  402e02:	6963      	ldr	r3, [r4, #20]
  402e04:	429f      	cmp	r7, r3
  402e06:	d25d      	bcs.n	402ec4 <__sfvwrite_r+0x264>
  402e08:	45b8      	cmp	r8, r7
  402e0a:	bf28      	it	cs
  402e0c:	46b8      	movcs	r8, r7
  402e0e:	4642      	mov	r2, r8
  402e10:	4649      	mov	r1, r9
  402e12:	f000 fd0f 	bl	403834 <memmove>
  402e16:	68a3      	ldr	r3, [r4, #8]
  402e18:	6822      	ldr	r2, [r4, #0]
  402e1a:	eba3 0308 	sub.w	r3, r3, r8
  402e1e:	4442      	add	r2, r8
  402e20:	60a3      	str	r3, [r4, #8]
  402e22:	6022      	str	r2, [r4, #0]
  402e24:	b10b      	cbz	r3, 402e2a <__sfvwrite_r+0x1ca>
  402e26:	46c2      	mov	sl, r8
  402e28:	e779      	b.n	402d1e <__sfvwrite_r+0xbe>
  402e2a:	4621      	mov	r1, r4
  402e2c:	9800      	ldr	r0, [sp, #0]
  402e2e:	f7ff fcb3 	bl	402798 <_fflush_r>
  402e32:	2800      	cmp	r0, #0
  402e34:	d192      	bne.n	402d5c <__sfvwrite_r+0xfc>
  402e36:	46c2      	mov	sl, r8
  402e38:	e771      	b.n	402d1e <__sfvwrite_r+0xbe>
  402e3a:	465a      	mov	r2, fp
  402e3c:	4629      	mov	r1, r5
  402e3e:	f000 fcf9 	bl	403834 <memmove>
  402e42:	68a2      	ldr	r2, [r4, #8]
  402e44:	6823      	ldr	r3, [r4, #0]
  402e46:	eba2 020b 	sub.w	r2, r2, fp
  402e4a:	445b      	add	r3, fp
  402e4c:	60a2      	str	r2, [r4, #8]
  402e4e:	6023      	str	r3, [r4, #0]
  402e50:	e7af      	b.n	402db2 <__sfvwrite_r+0x152>
  402e52:	6820      	ldr	r0, [r4, #0]
  402e54:	46b8      	mov	r8, r7
  402e56:	46ba      	mov	sl, r7
  402e58:	46bb      	mov	fp, r7
  402e5a:	e755      	b.n	402d08 <__sfvwrite_r+0xa8>
  402e5c:	6962      	ldr	r2, [r4, #20]
  402e5e:	6820      	ldr	r0, [r4, #0]
  402e60:	6921      	ldr	r1, [r4, #16]
  402e62:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  402e66:	eba0 0a01 	sub.w	sl, r0, r1
  402e6a:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  402e6e:	f10a 0001 	add.w	r0, sl, #1
  402e72:	ea4f 0868 	mov.w	r8, r8, asr #1
  402e76:	4438      	add	r0, r7
  402e78:	4540      	cmp	r0, r8
  402e7a:	4642      	mov	r2, r8
  402e7c:	bf84      	itt	hi
  402e7e:	4680      	movhi	r8, r0
  402e80:	4642      	movhi	r2, r8
  402e82:	055b      	lsls	r3, r3, #21
  402e84:	d544      	bpl.n	402f10 <__sfvwrite_r+0x2b0>
  402e86:	4611      	mov	r1, r2
  402e88:	9800      	ldr	r0, [sp, #0]
  402e8a:	f000 f921 	bl	4030d0 <_malloc_r>
  402e8e:	4683      	mov	fp, r0
  402e90:	2800      	cmp	r0, #0
  402e92:	d055      	beq.n	402f40 <__sfvwrite_r+0x2e0>
  402e94:	4652      	mov	r2, sl
  402e96:	6921      	ldr	r1, [r4, #16]
  402e98:	f000 fc32 	bl	403700 <memcpy>
  402e9c:	89a3      	ldrh	r3, [r4, #12]
  402e9e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  402ea2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  402ea6:	81a3      	strh	r3, [r4, #12]
  402ea8:	eb0b 000a 	add.w	r0, fp, sl
  402eac:	eba8 030a 	sub.w	r3, r8, sl
  402eb0:	f8c4 b010 	str.w	fp, [r4, #16]
  402eb4:	f8c4 8014 	str.w	r8, [r4, #20]
  402eb8:	6020      	str	r0, [r4, #0]
  402eba:	60a3      	str	r3, [r4, #8]
  402ebc:	46b8      	mov	r8, r7
  402ebe:	46ba      	mov	sl, r7
  402ec0:	46bb      	mov	fp, r7
  402ec2:	e721      	b.n	402d08 <__sfvwrite_r+0xa8>
  402ec4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  402ec8:	42b9      	cmp	r1, r7
  402eca:	bf28      	it	cs
  402ecc:	4639      	movcs	r1, r7
  402ece:	464a      	mov	r2, r9
  402ed0:	fb91 f1f3 	sdiv	r1, r1, r3
  402ed4:	9800      	ldr	r0, [sp, #0]
  402ed6:	6a66      	ldr	r6, [r4, #36]	; 0x24
  402ed8:	fb03 f301 	mul.w	r3, r3, r1
  402edc:	69e1      	ldr	r1, [r4, #28]
  402ede:	47b0      	blx	r6
  402ee0:	f1b0 0a00 	subs.w	sl, r0, #0
  402ee4:	f73f af1b 	bgt.w	402d1e <__sfvwrite_r+0xbe>
  402ee8:	e738      	b.n	402d5c <__sfvwrite_r+0xfc>
  402eea:	461a      	mov	r2, r3
  402eec:	4629      	mov	r1, r5
  402eee:	9301      	str	r3, [sp, #4]
  402ef0:	f000 fca0 	bl	403834 <memmove>
  402ef4:	6822      	ldr	r2, [r4, #0]
  402ef6:	9b01      	ldr	r3, [sp, #4]
  402ef8:	9800      	ldr	r0, [sp, #0]
  402efa:	441a      	add	r2, r3
  402efc:	6022      	str	r2, [r4, #0]
  402efe:	4621      	mov	r1, r4
  402f00:	f7ff fc4a 	bl	402798 <_fflush_r>
  402f04:	9b01      	ldr	r3, [sp, #4]
  402f06:	2800      	cmp	r0, #0
  402f08:	f47f af28 	bne.w	402d5c <__sfvwrite_r+0xfc>
  402f0c:	461f      	mov	r7, r3
  402f0e:	e750      	b.n	402db2 <__sfvwrite_r+0x152>
  402f10:	9800      	ldr	r0, [sp, #0]
  402f12:	f000 fcff 	bl	403914 <_realloc_r>
  402f16:	4683      	mov	fp, r0
  402f18:	2800      	cmp	r0, #0
  402f1a:	d1c5      	bne.n	402ea8 <__sfvwrite_r+0x248>
  402f1c:	9d00      	ldr	r5, [sp, #0]
  402f1e:	6921      	ldr	r1, [r4, #16]
  402f20:	4628      	mov	r0, r5
  402f22:	f7ff fdb7 	bl	402a94 <_free_r>
  402f26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402f2a:	220c      	movs	r2, #12
  402f2c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  402f30:	602a      	str	r2, [r5, #0]
  402f32:	e715      	b.n	402d60 <__sfvwrite_r+0x100>
  402f34:	f106 0901 	add.w	r9, r6, #1
  402f38:	e722      	b.n	402d80 <__sfvwrite_r+0x120>
  402f3a:	f04f 30ff 	mov.w	r0, #4294967295
  402f3e:	e6bf      	b.n	402cc0 <__sfvwrite_r+0x60>
  402f40:	9a00      	ldr	r2, [sp, #0]
  402f42:	230c      	movs	r3, #12
  402f44:	6013      	str	r3, [r2, #0]
  402f46:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402f4a:	e709      	b.n	402d60 <__sfvwrite_r+0x100>
  402f4c:	7ffffc00 	.word	0x7ffffc00

00402f50 <_fwalk_reent>:
  402f50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  402f54:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  402f58:	d01f      	beq.n	402f9a <_fwalk_reent+0x4a>
  402f5a:	4688      	mov	r8, r1
  402f5c:	4606      	mov	r6, r0
  402f5e:	f04f 0900 	mov.w	r9, #0
  402f62:	687d      	ldr	r5, [r7, #4]
  402f64:	68bc      	ldr	r4, [r7, #8]
  402f66:	3d01      	subs	r5, #1
  402f68:	d411      	bmi.n	402f8e <_fwalk_reent+0x3e>
  402f6a:	89a3      	ldrh	r3, [r4, #12]
  402f6c:	2b01      	cmp	r3, #1
  402f6e:	f105 35ff 	add.w	r5, r5, #4294967295
  402f72:	d908      	bls.n	402f86 <_fwalk_reent+0x36>
  402f74:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  402f78:	3301      	adds	r3, #1
  402f7a:	4621      	mov	r1, r4
  402f7c:	4630      	mov	r0, r6
  402f7e:	d002      	beq.n	402f86 <_fwalk_reent+0x36>
  402f80:	47c0      	blx	r8
  402f82:	ea49 0900 	orr.w	r9, r9, r0
  402f86:	1c6b      	adds	r3, r5, #1
  402f88:	f104 0468 	add.w	r4, r4, #104	; 0x68
  402f8c:	d1ed      	bne.n	402f6a <_fwalk_reent+0x1a>
  402f8e:	683f      	ldr	r7, [r7, #0]
  402f90:	2f00      	cmp	r7, #0
  402f92:	d1e6      	bne.n	402f62 <_fwalk_reent+0x12>
  402f94:	4648      	mov	r0, r9
  402f96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402f9a:	46b9      	mov	r9, r7
  402f9c:	4648      	mov	r0, r9
  402f9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402fa2:	bf00      	nop

00402fa4 <__locale_mb_cur_max>:
  402fa4:	4b04      	ldr	r3, [pc, #16]	; (402fb8 <__locale_mb_cur_max+0x14>)
  402fa6:	4a05      	ldr	r2, [pc, #20]	; (402fbc <__locale_mb_cur_max+0x18>)
  402fa8:	681b      	ldr	r3, [r3, #0]
  402faa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  402fac:	2b00      	cmp	r3, #0
  402fae:	bf08      	it	eq
  402fb0:	4613      	moveq	r3, r2
  402fb2:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  402fb6:	4770      	bx	lr
  402fb8:	20400008 	.word	0x20400008
  402fbc:	2040043c 	.word	0x2040043c

00402fc0 <__retarget_lock_init_recursive>:
  402fc0:	4770      	bx	lr
  402fc2:	bf00      	nop

00402fc4 <__retarget_lock_close_recursive>:
  402fc4:	4770      	bx	lr
  402fc6:	bf00      	nop

00402fc8 <__retarget_lock_acquire_recursive>:
  402fc8:	4770      	bx	lr
  402fca:	bf00      	nop

00402fcc <__retarget_lock_release_recursive>:
  402fcc:	4770      	bx	lr
  402fce:	bf00      	nop

00402fd0 <__swhatbuf_r>:
  402fd0:	b570      	push	{r4, r5, r6, lr}
  402fd2:	460c      	mov	r4, r1
  402fd4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  402fd8:	2900      	cmp	r1, #0
  402fda:	b090      	sub	sp, #64	; 0x40
  402fdc:	4615      	mov	r5, r2
  402fde:	461e      	mov	r6, r3
  402fe0:	db14      	blt.n	40300c <__swhatbuf_r+0x3c>
  402fe2:	aa01      	add	r2, sp, #4
  402fe4:	f001 f80e 	bl	404004 <_fstat_r>
  402fe8:	2800      	cmp	r0, #0
  402fea:	db0f      	blt.n	40300c <__swhatbuf_r+0x3c>
  402fec:	9a02      	ldr	r2, [sp, #8]
  402fee:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  402ff2:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  402ff6:	fab2 f282 	clz	r2, r2
  402ffa:	0952      	lsrs	r2, r2, #5
  402ffc:	f44f 6380 	mov.w	r3, #1024	; 0x400
  403000:	f44f 6000 	mov.w	r0, #2048	; 0x800
  403004:	6032      	str	r2, [r6, #0]
  403006:	602b      	str	r3, [r5, #0]
  403008:	b010      	add	sp, #64	; 0x40
  40300a:	bd70      	pop	{r4, r5, r6, pc}
  40300c:	89a2      	ldrh	r2, [r4, #12]
  40300e:	2300      	movs	r3, #0
  403010:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  403014:	6033      	str	r3, [r6, #0]
  403016:	d004      	beq.n	403022 <__swhatbuf_r+0x52>
  403018:	2240      	movs	r2, #64	; 0x40
  40301a:	4618      	mov	r0, r3
  40301c:	602a      	str	r2, [r5, #0]
  40301e:	b010      	add	sp, #64	; 0x40
  403020:	bd70      	pop	{r4, r5, r6, pc}
  403022:	f44f 6380 	mov.w	r3, #1024	; 0x400
  403026:	602b      	str	r3, [r5, #0]
  403028:	b010      	add	sp, #64	; 0x40
  40302a:	bd70      	pop	{r4, r5, r6, pc}

0040302c <__smakebuf_r>:
  40302c:	898a      	ldrh	r2, [r1, #12]
  40302e:	0792      	lsls	r2, r2, #30
  403030:	460b      	mov	r3, r1
  403032:	d506      	bpl.n	403042 <__smakebuf_r+0x16>
  403034:	f101 0243 	add.w	r2, r1, #67	; 0x43
  403038:	2101      	movs	r1, #1
  40303a:	601a      	str	r2, [r3, #0]
  40303c:	611a      	str	r2, [r3, #16]
  40303e:	6159      	str	r1, [r3, #20]
  403040:	4770      	bx	lr
  403042:	b5f0      	push	{r4, r5, r6, r7, lr}
  403044:	b083      	sub	sp, #12
  403046:	ab01      	add	r3, sp, #4
  403048:	466a      	mov	r2, sp
  40304a:	460c      	mov	r4, r1
  40304c:	4606      	mov	r6, r0
  40304e:	f7ff ffbf 	bl	402fd0 <__swhatbuf_r>
  403052:	9900      	ldr	r1, [sp, #0]
  403054:	4605      	mov	r5, r0
  403056:	4630      	mov	r0, r6
  403058:	f000 f83a 	bl	4030d0 <_malloc_r>
  40305c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403060:	b1d8      	cbz	r0, 40309a <__smakebuf_r+0x6e>
  403062:	9a01      	ldr	r2, [sp, #4]
  403064:	4f15      	ldr	r7, [pc, #84]	; (4030bc <__smakebuf_r+0x90>)
  403066:	9900      	ldr	r1, [sp, #0]
  403068:	63f7      	str	r7, [r6, #60]	; 0x3c
  40306a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40306e:	81a3      	strh	r3, [r4, #12]
  403070:	6020      	str	r0, [r4, #0]
  403072:	6120      	str	r0, [r4, #16]
  403074:	6161      	str	r1, [r4, #20]
  403076:	b91a      	cbnz	r2, 403080 <__smakebuf_r+0x54>
  403078:	432b      	orrs	r3, r5
  40307a:	81a3      	strh	r3, [r4, #12]
  40307c:	b003      	add	sp, #12
  40307e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403080:	4630      	mov	r0, r6
  403082:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  403086:	f000 ffd1 	bl	40402c <_isatty_r>
  40308a:	b1a0      	cbz	r0, 4030b6 <__smakebuf_r+0x8a>
  40308c:	89a3      	ldrh	r3, [r4, #12]
  40308e:	f023 0303 	bic.w	r3, r3, #3
  403092:	f043 0301 	orr.w	r3, r3, #1
  403096:	b21b      	sxth	r3, r3
  403098:	e7ee      	b.n	403078 <__smakebuf_r+0x4c>
  40309a:	059a      	lsls	r2, r3, #22
  40309c:	d4ee      	bmi.n	40307c <__smakebuf_r+0x50>
  40309e:	f023 0303 	bic.w	r3, r3, #3
  4030a2:	f104 0243 	add.w	r2, r4, #67	; 0x43
  4030a6:	f043 0302 	orr.w	r3, r3, #2
  4030aa:	2101      	movs	r1, #1
  4030ac:	81a3      	strh	r3, [r4, #12]
  4030ae:	6022      	str	r2, [r4, #0]
  4030b0:	6122      	str	r2, [r4, #16]
  4030b2:	6161      	str	r1, [r4, #20]
  4030b4:	e7e2      	b.n	40307c <__smakebuf_r+0x50>
  4030b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4030ba:	e7dd      	b.n	403078 <__smakebuf_r+0x4c>
  4030bc:	004027ed 	.word	0x004027ed

004030c0 <malloc>:
  4030c0:	4b02      	ldr	r3, [pc, #8]	; (4030cc <malloc+0xc>)
  4030c2:	4601      	mov	r1, r0
  4030c4:	6818      	ldr	r0, [r3, #0]
  4030c6:	f000 b803 	b.w	4030d0 <_malloc_r>
  4030ca:	bf00      	nop
  4030cc:	20400008 	.word	0x20400008

004030d0 <_malloc_r>:
  4030d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4030d4:	f101 060b 	add.w	r6, r1, #11
  4030d8:	2e16      	cmp	r6, #22
  4030da:	b083      	sub	sp, #12
  4030dc:	4605      	mov	r5, r0
  4030de:	f240 809e 	bls.w	40321e <_malloc_r+0x14e>
  4030e2:	f036 0607 	bics.w	r6, r6, #7
  4030e6:	f100 80bd 	bmi.w	403264 <_malloc_r+0x194>
  4030ea:	42b1      	cmp	r1, r6
  4030ec:	f200 80ba 	bhi.w	403264 <_malloc_r+0x194>
  4030f0:	f000 fc04 	bl	4038fc <__malloc_lock>
  4030f4:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  4030f8:	f0c0 8293 	bcc.w	403622 <_malloc_r+0x552>
  4030fc:	0a73      	lsrs	r3, r6, #9
  4030fe:	f000 80b8 	beq.w	403272 <_malloc_r+0x1a2>
  403102:	2b04      	cmp	r3, #4
  403104:	f200 8179 	bhi.w	4033fa <_malloc_r+0x32a>
  403108:	09b3      	lsrs	r3, r6, #6
  40310a:	f103 0039 	add.w	r0, r3, #57	; 0x39
  40310e:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  403112:	00c3      	lsls	r3, r0, #3
  403114:	4fbf      	ldr	r7, [pc, #764]	; (403414 <_malloc_r+0x344>)
  403116:	443b      	add	r3, r7
  403118:	f1a3 0108 	sub.w	r1, r3, #8
  40311c:	685c      	ldr	r4, [r3, #4]
  40311e:	42a1      	cmp	r1, r4
  403120:	d106      	bne.n	403130 <_malloc_r+0x60>
  403122:	e00c      	b.n	40313e <_malloc_r+0x6e>
  403124:	2a00      	cmp	r2, #0
  403126:	f280 80aa 	bge.w	40327e <_malloc_r+0x1ae>
  40312a:	68e4      	ldr	r4, [r4, #12]
  40312c:	42a1      	cmp	r1, r4
  40312e:	d006      	beq.n	40313e <_malloc_r+0x6e>
  403130:	6863      	ldr	r3, [r4, #4]
  403132:	f023 0303 	bic.w	r3, r3, #3
  403136:	1b9a      	subs	r2, r3, r6
  403138:	2a0f      	cmp	r2, #15
  40313a:	ddf3      	ble.n	403124 <_malloc_r+0x54>
  40313c:	4670      	mov	r0, lr
  40313e:	693c      	ldr	r4, [r7, #16]
  403140:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 403428 <_malloc_r+0x358>
  403144:	4574      	cmp	r4, lr
  403146:	f000 81ab 	beq.w	4034a0 <_malloc_r+0x3d0>
  40314a:	6863      	ldr	r3, [r4, #4]
  40314c:	f023 0303 	bic.w	r3, r3, #3
  403150:	1b9a      	subs	r2, r3, r6
  403152:	2a0f      	cmp	r2, #15
  403154:	f300 8190 	bgt.w	403478 <_malloc_r+0x3a8>
  403158:	2a00      	cmp	r2, #0
  40315a:	f8c7 e014 	str.w	lr, [r7, #20]
  40315e:	f8c7 e010 	str.w	lr, [r7, #16]
  403162:	f280 809d 	bge.w	4032a0 <_malloc_r+0x1d0>
  403166:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40316a:	f080 8161 	bcs.w	403430 <_malloc_r+0x360>
  40316e:	08db      	lsrs	r3, r3, #3
  403170:	f103 0c01 	add.w	ip, r3, #1
  403174:	1099      	asrs	r1, r3, #2
  403176:	687a      	ldr	r2, [r7, #4]
  403178:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  40317c:	f8c4 8008 	str.w	r8, [r4, #8]
  403180:	2301      	movs	r3, #1
  403182:	408b      	lsls	r3, r1
  403184:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  403188:	4313      	orrs	r3, r2
  40318a:	3908      	subs	r1, #8
  40318c:	60e1      	str	r1, [r4, #12]
  40318e:	607b      	str	r3, [r7, #4]
  403190:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  403194:	f8c8 400c 	str.w	r4, [r8, #12]
  403198:	1082      	asrs	r2, r0, #2
  40319a:	2401      	movs	r4, #1
  40319c:	4094      	lsls	r4, r2
  40319e:	429c      	cmp	r4, r3
  4031a0:	f200 808b 	bhi.w	4032ba <_malloc_r+0x1ea>
  4031a4:	421c      	tst	r4, r3
  4031a6:	d106      	bne.n	4031b6 <_malloc_r+0xe6>
  4031a8:	f020 0003 	bic.w	r0, r0, #3
  4031ac:	0064      	lsls	r4, r4, #1
  4031ae:	421c      	tst	r4, r3
  4031b0:	f100 0004 	add.w	r0, r0, #4
  4031b4:	d0fa      	beq.n	4031ac <_malloc_r+0xdc>
  4031b6:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  4031ba:	46cc      	mov	ip, r9
  4031bc:	4680      	mov	r8, r0
  4031be:	f8dc 300c 	ldr.w	r3, [ip, #12]
  4031c2:	459c      	cmp	ip, r3
  4031c4:	d107      	bne.n	4031d6 <_malloc_r+0x106>
  4031c6:	e16d      	b.n	4034a4 <_malloc_r+0x3d4>
  4031c8:	2a00      	cmp	r2, #0
  4031ca:	f280 817b 	bge.w	4034c4 <_malloc_r+0x3f4>
  4031ce:	68db      	ldr	r3, [r3, #12]
  4031d0:	459c      	cmp	ip, r3
  4031d2:	f000 8167 	beq.w	4034a4 <_malloc_r+0x3d4>
  4031d6:	6859      	ldr	r1, [r3, #4]
  4031d8:	f021 0103 	bic.w	r1, r1, #3
  4031dc:	1b8a      	subs	r2, r1, r6
  4031de:	2a0f      	cmp	r2, #15
  4031e0:	ddf2      	ble.n	4031c8 <_malloc_r+0xf8>
  4031e2:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  4031e6:	f8d3 8008 	ldr.w	r8, [r3, #8]
  4031ea:	9300      	str	r3, [sp, #0]
  4031ec:	199c      	adds	r4, r3, r6
  4031ee:	4628      	mov	r0, r5
  4031f0:	f046 0601 	orr.w	r6, r6, #1
  4031f4:	f042 0501 	orr.w	r5, r2, #1
  4031f8:	605e      	str	r6, [r3, #4]
  4031fa:	f8c8 c00c 	str.w	ip, [r8, #12]
  4031fe:	f8cc 8008 	str.w	r8, [ip, #8]
  403202:	617c      	str	r4, [r7, #20]
  403204:	613c      	str	r4, [r7, #16]
  403206:	f8c4 e00c 	str.w	lr, [r4, #12]
  40320a:	f8c4 e008 	str.w	lr, [r4, #8]
  40320e:	6065      	str	r5, [r4, #4]
  403210:	505a      	str	r2, [r3, r1]
  403212:	f000 fb79 	bl	403908 <__malloc_unlock>
  403216:	9b00      	ldr	r3, [sp, #0]
  403218:	f103 0408 	add.w	r4, r3, #8
  40321c:	e01e      	b.n	40325c <_malloc_r+0x18c>
  40321e:	2910      	cmp	r1, #16
  403220:	d820      	bhi.n	403264 <_malloc_r+0x194>
  403222:	f000 fb6b 	bl	4038fc <__malloc_lock>
  403226:	2610      	movs	r6, #16
  403228:	2318      	movs	r3, #24
  40322a:	2002      	movs	r0, #2
  40322c:	4f79      	ldr	r7, [pc, #484]	; (403414 <_malloc_r+0x344>)
  40322e:	443b      	add	r3, r7
  403230:	f1a3 0208 	sub.w	r2, r3, #8
  403234:	685c      	ldr	r4, [r3, #4]
  403236:	4294      	cmp	r4, r2
  403238:	f000 813d 	beq.w	4034b6 <_malloc_r+0x3e6>
  40323c:	6863      	ldr	r3, [r4, #4]
  40323e:	68e1      	ldr	r1, [r4, #12]
  403240:	68a6      	ldr	r6, [r4, #8]
  403242:	f023 0303 	bic.w	r3, r3, #3
  403246:	4423      	add	r3, r4
  403248:	4628      	mov	r0, r5
  40324a:	685a      	ldr	r2, [r3, #4]
  40324c:	60f1      	str	r1, [r6, #12]
  40324e:	f042 0201 	orr.w	r2, r2, #1
  403252:	608e      	str	r6, [r1, #8]
  403254:	605a      	str	r2, [r3, #4]
  403256:	f000 fb57 	bl	403908 <__malloc_unlock>
  40325a:	3408      	adds	r4, #8
  40325c:	4620      	mov	r0, r4
  40325e:	b003      	add	sp, #12
  403260:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403264:	2400      	movs	r4, #0
  403266:	230c      	movs	r3, #12
  403268:	4620      	mov	r0, r4
  40326a:	602b      	str	r3, [r5, #0]
  40326c:	b003      	add	sp, #12
  40326e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403272:	2040      	movs	r0, #64	; 0x40
  403274:	f44f 7300 	mov.w	r3, #512	; 0x200
  403278:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  40327c:	e74a      	b.n	403114 <_malloc_r+0x44>
  40327e:	4423      	add	r3, r4
  403280:	68e1      	ldr	r1, [r4, #12]
  403282:	685a      	ldr	r2, [r3, #4]
  403284:	68a6      	ldr	r6, [r4, #8]
  403286:	f042 0201 	orr.w	r2, r2, #1
  40328a:	60f1      	str	r1, [r6, #12]
  40328c:	4628      	mov	r0, r5
  40328e:	608e      	str	r6, [r1, #8]
  403290:	605a      	str	r2, [r3, #4]
  403292:	f000 fb39 	bl	403908 <__malloc_unlock>
  403296:	3408      	adds	r4, #8
  403298:	4620      	mov	r0, r4
  40329a:	b003      	add	sp, #12
  40329c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4032a0:	4423      	add	r3, r4
  4032a2:	4628      	mov	r0, r5
  4032a4:	685a      	ldr	r2, [r3, #4]
  4032a6:	f042 0201 	orr.w	r2, r2, #1
  4032aa:	605a      	str	r2, [r3, #4]
  4032ac:	f000 fb2c 	bl	403908 <__malloc_unlock>
  4032b0:	3408      	adds	r4, #8
  4032b2:	4620      	mov	r0, r4
  4032b4:	b003      	add	sp, #12
  4032b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4032ba:	68bc      	ldr	r4, [r7, #8]
  4032bc:	6863      	ldr	r3, [r4, #4]
  4032be:	f023 0803 	bic.w	r8, r3, #3
  4032c2:	45b0      	cmp	r8, r6
  4032c4:	d304      	bcc.n	4032d0 <_malloc_r+0x200>
  4032c6:	eba8 0306 	sub.w	r3, r8, r6
  4032ca:	2b0f      	cmp	r3, #15
  4032cc:	f300 8085 	bgt.w	4033da <_malloc_r+0x30a>
  4032d0:	f8df 9158 	ldr.w	r9, [pc, #344]	; 40342c <_malloc_r+0x35c>
  4032d4:	4b50      	ldr	r3, [pc, #320]	; (403418 <_malloc_r+0x348>)
  4032d6:	f8d9 2000 	ldr.w	r2, [r9]
  4032da:	681b      	ldr	r3, [r3, #0]
  4032dc:	3201      	adds	r2, #1
  4032de:	4433      	add	r3, r6
  4032e0:	eb04 0a08 	add.w	sl, r4, r8
  4032e4:	f000 8155 	beq.w	403592 <_malloc_r+0x4c2>
  4032e8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  4032ec:	330f      	adds	r3, #15
  4032ee:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  4032f2:	f02b 0b0f 	bic.w	fp, fp, #15
  4032f6:	4659      	mov	r1, fp
  4032f8:	4628      	mov	r0, r5
  4032fa:	f000 fcb1 	bl	403c60 <_sbrk_r>
  4032fe:	1c41      	adds	r1, r0, #1
  403300:	4602      	mov	r2, r0
  403302:	f000 80fc 	beq.w	4034fe <_malloc_r+0x42e>
  403306:	4582      	cmp	sl, r0
  403308:	f200 80f7 	bhi.w	4034fa <_malloc_r+0x42a>
  40330c:	4b43      	ldr	r3, [pc, #268]	; (40341c <_malloc_r+0x34c>)
  40330e:	6819      	ldr	r1, [r3, #0]
  403310:	4459      	add	r1, fp
  403312:	6019      	str	r1, [r3, #0]
  403314:	f000 814d 	beq.w	4035b2 <_malloc_r+0x4e2>
  403318:	f8d9 0000 	ldr.w	r0, [r9]
  40331c:	3001      	adds	r0, #1
  40331e:	bf1b      	ittet	ne
  403320:	eba2 0a0a 	subne.w	sl, r2, sl
  403324:	4451      	addne	r1, sl
  403326:	f8c9 2000 	streq.w	r2, [r9]
  40332a:	6019      	strne	r1, [r3, #0]
  40332c:	f012 0107 	ands.w	r1, r2, #7
  403330:	f000 8115 	beq.w	40355e <_malloc_r+0x48e>
  403334:	f1c1 0008 	rsb	r0, r1, #8
  403338:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  40333c:	4402      	add	r2, r0
  40333e:	3108      	adds	r1, #8
  403340:	eb02 090b 	add.w	r9, r2, fp
  403344:	f3c9 090b 	ubfx	r9, r9, #0, #12
  403348:	eba1 0909 	sub.w	r9, r1, r9
  40334c:	4649      	mov	r1, r9
  40334e:	4628      	mov	r0, r5
  403350:	9301      	str	r3, [sp, #4]
  403352:	9200      	str	r2, [sp, #0]
  403354:	f000 fc84 	bl	403c60 <_sbrk_r>
  403358:	1c43      	adds	r3, r0, #1
  40335a:	e89d 000c 	ldmia.w	sp, {r2, r3}
  40335e:	f000 8143 	beq.w	4035e8 <_malloc_r+0x518>
  403362:	1a80      	subs	r0, r0, r2
  403364:	4448      	add	r0, r9
  403366:	f040 0001 	orr.w	r0, r0, #1
  40336a:	6819      	ldr	r1, [r3, #0]
  40336c:	60ba      	str	r2, [r7, #8]
  40336e:	4449      	add	r1, r9
  403370:	42bc      	cmp	r4, r7
  403372:	6050      	str	r0, [r2, #4]
  403374:	6019      	str	r1, [r3, #0]
  403376:	d017      	beq.n	4033a8 <_malloc_r+0x2d8>
  403378:	f1b8 0f0f 	cmp.w	r8, #15
  40337c:	f240 80fb 	bls.w	403576 <_malloc_r+0x4a6>
  403380:	6860      	ldr	r0, [r4, #4]
  403382:	f1a8 020c 	sub.w	r2, r8, #12
  403386:	f022 0207 	bic.w	r2, r2, #7
  40338a:	eb04 0e02 	add.w	lr, r4, r2
  40338e:	f000 0001 	and.w	r0, r0, #1
  403392:	f04f 0c05 	mov.w	ip, #5
  403396:	4310      	orrs	r0, r2
  403398:	2a0f      	cmp	r2, #15
  40339a:	6060      	str	r0, [r4, #4]
  40339c:	f8ce c004 	str.w	ip, [lr, #4]
  4033a0:	f8ce c008 	str.w	ip, [lr, #8]
  4033a4:	f200 8117 	bhi.w	4035d6 <_malloc_r+0x506>
  4033a8:	4b1d      	ldr	r3, [pc, #116]	; (403420 <_malloc_r+0x350>)
  4033aa:	68bc      	ldr	r4, [r7, #8]
  4033ac:	681a      	ldr	r2, [r3, #0]
  4033ae:	4291      	cmp	r1, r2
  4033b0:	bf88      	it	hi
  4033b2:	6019      	strhi	r1, [r3, #0]
  4033b4:	4b1b      	ldr	r3, [pc, #108]	; (403424 <_malloc_r+0x354>)
  4033b6:	681a      	ldr	r2, [r3, #0]
  4033b8:	4291      	cmp	r1, r2
  4033ba:	6862      	ldr	r2, [r4, #4]
  4033bc:	bf88      	it	hi
  4033be:	6019      	strhi	r1, [r3, #0]
  4033c0:	f022 0203 	bic.w	r2, r2, #3
  4033c4:	4296      	cmp	r6, r2
  4033c6:	eba2 0306 	sub.w	r3, r2, r6
  4033ca:	d801      	bhi.n	4033d0 <_malloc_r+0x300>
  4033cc:	2b0f      	cmp	r3, #15
  4033ce:	dc04      	bgt.n	4033da <_malloc_r+0x30a>
  4033d0:	4628      	mov	r0, r5
  4033d2:	f000 fa99 	bl	403908 <__malloc_unlock>
  4033d6:	2400      	movs	r4, #0
  4033d8:	e740      	b.n	40325c <_malloc_r+0x18c>
  4033da:	19a2      	adds	r2, r4, r6
  4033dc:	f043 0301 	orr.w	r3, r3, #1
  4033e0:	f046 0601 	orr.w	r6, r6, #1
  4033e4:	6066      	str	r6, [r4, #4]
  4033e6:	4628      	mov	r0, r5
  4033e8:	60ba      	str	r2, [r7, #8]
  4033ea:	6053      	str	r3, [r2, #4]
  4033ec:	f000 fa8c 	bl	403908 <__malloc_unlock>
  4033f0:	3408      	adds	r4, #8
  4033f2:	4620      	mov	r0, r4
  4033f4:	b003      	add	sp, #12
  4033f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4033fa:	2b14      	cmp	r3, #20
  4033fc:	d971      	bls.n	4034e2 <_malloc_r+0x412>
  4033fe:	2b54      	cmp	r3, #84	; 0x54
  403400:	f200 80a3 	bhi.w	40354a <_malloc_r+0x47a>
  403404:	0b33      	lsrs	r3, r6, #12
  403406:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  40340a:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  40340e:	00c3      	lsls	r3, r0, #3
  403410:	e680      	b.n	403114 <_malloc_r+0x44>
  403412:	bf00      	nop
  403414:	204005a8 	.word	0x204005a8
  403418:	20400aa4 	.word	0x20400aa4
  40341c:	20400a74 	.word	0x20400a74
  403420:	20400a9c 	.word	0x20400a9c
  403424:	20400aa0 	.word	0x20400aa0
  403428:	204005b0 	.word	0x204005b0
  40342c:	204009b0 	.word	0x204009b0
  403430:	0a5a      	lsrs	r2, r3, #9
  403432:	2a04      	cmp	r2, #4
  403434:	d95b      	bls.n	4034ee <_malloc_r+0x41e>
  403436:	2a14      	cmp	r2, #20
  403438:	f200 80ae 	bhi.w	403598 <_malloc_r+0x4c8>
  40343c:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  403440:	00c9      	lsls	r1, r1, #3
  403442:	325b      	adds	r2, #91	; 0x5b
  403444:	eb07 0c01 	add.w	ip, r7, r1
  403448:	5879      	ldr	r1, [r7, r1]
  40344a:	f1ac 0c08 	sub.w	ip, ip, #8
  40344e:	458c      	cmp	ip, r1
  403450:	f000 8088 	beq.w	403564 <_malloc_r+0x494>
  403454:	684a      	ldr	r2, [r1, #4]
  403456:	f022 0203 	bic.w	r2, r2, #3
  40345a:	4293      	cmp	r3, r2
  40345c:	d273      	bcs.n	403546 <_malloc_r+0x476>
  40345e:	6889      	ldr	r1, [r1, #8]
  403460:	458c      	cmp	ip, r1
  403462:	d1f7      	bne.n	403454 <_malloc_r+0x384>
  403464:	f8dc 200c 	ldr.w	r2, [ip, #12]
  403468:	687b      	ldr	r3, [r7, #4]
  40346a:	60e2      	str	r2, [r4, #12]
  40346c:	f8c4 c008 	str.w	ip, [r4, #8]
  403470:	6094      	str	r4, [r2, #8]
  403472:	f8cc 400c 	str.w	r4, [ip, #12]
  403476:	e68f      	b.n	403198 <_malloc_r+0xc8>
  403478:	19a1      	adds	r1, r4, r6
  40347a:	f046 0c01 	orr.w	ip, r6, #1
  40347e:	f042 0601 	orr.w	r6, r2, #1
  403482:	f8c4 c004 	str.w	ip, [r4, #4]
  403486:	4628      	mov	r0, r5
  403488:	6179      	str	r1, [r7, #20]
  40348a:	6139      	str	r1, [r7, #16]
  40348c:	f8c1 e00c 	str.w	lr, [r1, #12]
  403490:	f8c1 e008 	str.w	lr, [r1, #8]
  403494:	604e      	str	r6, [r1, #4]
  403496:	50e2      	str	r2, [r4, r3]
  403498:	f000 fa36 	bl	403908 <__malloc_unlock>
  40349c:	3408      	adds	r4, #8
  40349e:	e6dd      	b.n	40325c <_malloc_r+0x18c>
  4034a0:	687b      	ldr	r3, [r7, #4]
  4034a2:	e679      	b.n	403198 <_malloc_r+0xc8>
  4034a4:	f108 0801 	add.w	r8, r8, #1
  4034a8:	f018 0f03 	tst.w	r8, #3
  4034ac:	f10c 0c08 	add.w	ip, ip, #8
  4034b0:	f47f ae85 	bne.w	4031be <_malloc_r+0xee>
  4034b4:	e02d      	b.n	403512 <_malloc_r+0x442>
  4034b6:	68dc      	ldr	r4, [r3, #12]
  4034b8:	42a3      	cmp	r3, r4
  4034ba:	bf08      	it	eq
  4034bc:	3002      	addeq	r0, #2
  4034be:	f43f ae3e 	beq.w	40313e <_malloc_r+0x6e>
  4034c2:	e6bb      	b.n	40323c <_malloc_r+0x16c>
  4034c4:	4419      	add	r1, r3
  4034c6:	461c      	mov	r4, r3
  4034c8:	684a      	ldr	r2, [r1, #4]
  4034ca:	68db      	ldr	r3, [r3, #12]
  4034cc:	f854 6f08 	ldr.w	r6, [r4, #8]!
  4034d0:	f042 0201 	orr.w	r2, r2, #1
  4034d4:	604a      	str	r2, [r1, #4]
  4034d6:	4628      	mov	r0, r5
  4034d8:	60f3      	str	r3, [r6, #12]
  4034da:	609e      	str	r6, [r3, #8]
  4034dc:	f000 fa14 	bl	403908 <__malloc_unlock>
  4034e0:	e6bc      	b.n	40325c <_malloc_r+0x18c>
  4034e2:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  4034e6:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  4034ea:	00c3      	lsls	r3, r0, #3
  4034ec:	e612      	b.n	403114 <_malloc_r+0x44>
  4034ee:	099a      	lsrs	r2, r3, #6
  4034f0:	f102 0139 	add.w	r1, r2, #57	; 0x39
  4034f4:	00c9      	lsls	r1, r1, #3
  4034f6:	3238      	adds	r2, #56	; 0x38
  4034f8:	e7a4      	b.n	403444 <_malloc_r+0x374>
  4034fa:	42bc      	cmp	r4, r7
  4034fc:	d054      	beq.n	4035a8 <_malloc_r+0x4d8>
  4034fe:	68bc      	ldr	r4, [r7, #8]
  403500:	6862      	ldr	r2, [r4, #4]
  403502:	f022 0203 	bic.w	r2, r2, #3
  403506:	e75d      	b.n	4033c4 <_malloc_r+0x2f4>
  403508:	f859 3908 	ldr.w	r3, [r9], #-8
  40350c:	4599      	cmp	r9, r3
  40350e:	f040 8086 	bne.w	40361e <_malloc_r+0x54e>
  403512:	f010 0f03 	tst.w	r0, #3
  403516:	f100 30ff 	add.w	r0, r0, #4294967295
  40351a:	d1f5      	bne.n	403508 <_malloc_r+0x438>
  40351c:	687b      	ldr	r3, [r7, #4]
  40351e:	ea23 0304 	bic.w	r3, r3, r4
  403522:	607b      	str	r3, [r7, #4]
  403524:	0064      	lsls	r4, r4, #1
  403526:	429c      	cmp	r4, r3
  403528:	f63f aec7 	bhi.w	4032ba <_malloc_r+0x1ea>
  40352c:	2c00      	cmp	r4, #0
  40352e:	f43f aec4 	beq.w	4032ba <_malloc_r+0x1ea>
  403532:	421c      	tst	r4, r3
  403534:	4640      	mov	r0, r8
  403536:	f47f ae3e 	bne.w	4031b6 <_malloc_r+0xe6>
  40353a:	0064      	lsls	r4, r4, #1
  40353c:	421c      	tst	r4, r3
  40353e:	f100 0004 	add.w	r0, r0, #4
  403542:	d0fa      	beq.n	40353a <_malloc_r+0x46a>
  403544:	e637      	b.n	4031b6 <_malloc_r+0xe6>
  403546:	468c      	mov	ip, r1
  403548:	e78c      	b.n	403464 <_malloc_r+0x394>
  40354a:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  40354e:	d815      	bhi.n	40357c <_malloc_r+0x4ac>
  403550:	0bf3      	lsrs	r3, r6, #15
  403552:	f103 0078 	add.w	r0, r3, #120	; 0x78
  403556:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  40355a:	00c3      	lsls	r3, r0, #3
  40355c:	e5da      	b.n	403114 <_malloc_r+0x44>
  40355e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  403562:	e6ed      	b.n	403340 <_malloc_r+0x270>
  403564:	687b      	ldr	r3, [r7, #4]
  403566:	1092      	asrs	r2, r2, #2
  403568:	2101      	movs	r1, #1
  40356a:	fa01 f202 	lsl.w	r2, r1, r2
  40356e:	4313      	orrs	r3, r2
  403570:	607b      	str	r3, [r7, #4]
  403572:	4662      	mov	r2, ip
  403574:	e779      	b.n	40346a <_malloc_r+0x39a>
  403576:	2301      	movs	r3, #1
  403578:	6053      	str	r3, [r2, #4]
  40357a:	e729      	b.n	4033d0 <_malloc_r+0x300>
  40357c:	f240 5254 	movw	r2, #1364	; 0x554
  403580:	4293      	cmp	r3, r2
  403582:	d822      	bhi.n	4035ca <_malloc_r+0x4fa>
  403584:	0cb3      	lsrs	r3, r6, #18
  403586:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  40358a:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  40358e:	00c3      	lsls	r3, r0, #3
  403590:	e5c0      	b.n	403114 <_malloc_r+0x44>
  403592:	f103 0b10 	add.w	fp, r3, #16
  403596:	e6ae      	b.n	4032f6 <_malloc_r+0x226>
  403598:	2a54      	cmp	r2, #84	; 0x54
  40359a:	d829      	bhi.n	4035f0 <_malloc_r+0x520>
  40359c:	0b1a      	lsrs	r2, r3, #12
  40359e:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  4035a2:	00c9      	lsls	r1, r1, #3
  4035a4:	326e      	adds	r2, #110	; 0x6e
  4035a6:	e74d      	b.n	403444 <_malloc_r+0x374>
  4035a8:	4b20      	ldr	r3, [pc, #128]	; (40362c <_malloc_r+0x55c>)
  4035aa:	6819      	ldr	r1, [r3, #0]
  4035ac:	4459      	add	r1, fp
  4035ae:	6019      	str	r1, [r3, #0]
  4035b0:	e6b2      	b.n	403318 <_malloc_r+0x248>
  4035b2:	f3ca 000b 	ubfx	r0, sl, #0, #12
  4035b6:	2800      	cmp	r0, #0
  4035b8:	f47f aeae 	bne.w	403318 <_malloc_r+0x248>
  4035bc:	eb08 030b 	add.w	r3, r8, fp
  4035c0:	68ba      	ldr	r2, [r7, #8]
  4035c2:	f043 0301 	orr.w	r3, r3, #1
  4035c6:	6053      	str	r3, [r2, #4]
  4035c8:	e6ee      	b.n	4033a8 <_malloc_r+0x2d8>
  4035ca:	207f      	movs	r0, #127	; 0x7f
  4035cc:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  4035d0:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  4035d4:	e59e      	b.n	403114 <_malloc_r+0x44>
  4035d6:	f104 0108 	add.w	r1, r4, #8
  4035da:	4628      	mov	r0, r5
  4035dc:	9300      	str	r3, [sp, #0]
  4035de:	f7ff fa59 	bl	402a94 <_free_r>
  4035e2:	9b00      	ldr	r3, [sp, #0]
  4035e4:	6819      	ldr	r1, [r3, #0]
  4035e6:	e6df      	b.n	4033a8 <_malloc_r+0x2d8>
  4035e8:	2001      	movs	r0, #1
  4035ea:	f04f 0900 	mov.w	r9, #0
  4035ee:	e6bc      	b.n	40336a <_malloc_r+0x29a>
  4035f0:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4035f4:	d805      	bhi.n	403602 <_malloc_r+0x532>
  4035f6:	0bda      	lsrs	r2, r3, #15
  4035f8:	f102 0178 	add.w	r1, r2, #120	; 0x78
  4035fc:	00c9      	lsls	r1, r1, #3
  4035fe:	3277      	adds	r2, #119	; 0x77
  403600:	e720      	b.n	403444 <_malloc_r+0x374>
  403602:	f240 5154 	movw	r1, #1364	; 0x554
  403606:	428a      	cmp	r2, r1
  403608:	d805      	bhi.n	403616 <_malloc_r+0x546>
  40360a:	0c9a      	lsrs	r2, r3, #18
  40360c:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  403610:	00c9      	lsls	r1, r1, #3
  403612:	327c      	adds	r2, #124	; 0x7c
  403614:	e716      	b.n	403444 <_malloc_r+0x374>
  403616:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  40361a:	227e      	movs	r2, #126	; 0x7e
  40361c:	e712      	b.n	403444 <_malloc_r+0x374>
  40361e:	687b      	ldr	r3, [r7, #4]
  403620:	e780      	b.n	403524 <_malloc_r+0x454>
  403622:	08f0      	lsrs	r0, r6, #3
  403624:	f106 0308 	add.w	r3, r6, #8
  403628:	e600      	b.n	40322c <_malloc_r+0x15c>
  40362a:	bf00      	nop
  40362c:	20400a74 	.word	0x20400a74

00403630 <__ascii_mbtowc>:
  403630:	b082      	sub	sp, #8
  403632:	b149      	cbz	r1, 403648 <__ascii_mbtowc+0x18>
  403634:	b15a      	cbz	r2, 40364e <__ascii_mbtowc+0x1e>
  403636:	b16b      	cbz	r3, 403654 <__ascii_mbtowc+0x24>
  403638:	7813      	ldrb	r3, [r2, #0]
  40363a:	600b      	str	r3, [r1, #0]
  40363c:	7812      	ldrb	r2, [r2, #0]
  40363e:	1c10      	adds	r0, r2, #0
  403640:	bf18      	it	ne
  403642:	2001      	movne	r0, #1
  403644:	b002      	add	sp, #8
  403646:	4770      	bx	lr
  403648:	a901      	add	r1, sp, #4
  40364a:	2a00      	cmp	r2, #0
  40364c:	d1f3      	bne.n	403636 <__ascii_mbtowc+0x6>
  40364e:	4610      	mov	r0, r2
  403650:	b002      	add	sp, #8
  403652:	4770      	bx	lr
  403654:	f06f 0001 	mvn.w	r0, #1
  403658:	e7f4      	b.n	403644 <__ascii_mbtowc+0x14>
  40365a:	bf00      	nop
  40365c:	0000      	movs	r0, r0
	...

00403660 <memchr>:
  403660:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  403664:	2a10      	cmp	r2, #16
  403666:	db2b      	blt.n	4036c0 <memchr+0x60>
  403668:	f010 0f07 	tst.w	r0, #7
  40366c:	d008      	beq.n	403680 <memchr+0x20>
  40366e:	f810 3b01 	ldrb.w	r3, [r0], #1
  403672:	3a01      	subs	r2, #1
  403674:	428b      	cmp	r3, r1
  403676:	d02d      	beq.n	4036d4 <memchr+0x74>
  403678:	f010 0f07 	tst.w	r0, #7
  40367c:	b342      	cbz	r2, 4036d0 <memchr+0x70>
  40367e:	d1f6      	bne.n	40366e <memchr+0xe>
  403680:	b4f0      	push	{r4, r5, r6, r7}
  403682:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  403686:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40368a:	f022 0407 	bic.w	r4, r2, #7
  40368e:	f07f 0700 	mvns.w	r7, #0
  403692:	2300      	movs	r3, #0
  403694:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  403698:	3c08      	subs	r4, #8
  40369a:	ea85 0501 	eor.w	r5, r5, r1
  40369e:	ea86 0601 	eor.w	r6, r6, r1
  4036a2:	fa85 f547 	uadd8	r5, r5, r7
  4036a6:	faa3 f587 	sel	r5, r3, r7
  4036aa:	fa86 f647 	uadd8	r6, r6, r7
  4036ae:	faa5 f687 	sel	r6, r5, r7
  4036b2:	b98e      	cbnz	r6, 4036d8 <memchr+0x78>
  4036b4:	d1ee      	bne.n	403694 <memchr+0x34>
  4036b6:	bcf0      	pop	{r4, r5, r6, r7}
  4036b8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4036bc:	f002 0207 	and.w	r2, r2, #7
  4036c0:	b132      	cbz	r2, 4036d0 <memchr+0x70>
  4036c2:	f810 3b01 	ldrb.w	r3, [r0], #1
  4036c6:	3a01      	subs	r2, #1
  4036c8:	ea83 0301 	eor.w	r3, r3, r1
  4036cc:	b113      	cbz	r3, 4036d4 <memchr+0x74>
  4036ce:	d1f8      	bne.n	4036c2 <memchr+0x62>
  4036d0:	2000      	movs	r0, #0
  4036d2:	4770      	bx	lr
  4036d4:	3801      	subs	r0, #1
  4036d6:	4770      	bx	lr
  4036d8:	2d00      	cmp	r5, #0
  4036da:	bf06      	itte	eq
  4036dc:	4635      	moveq	r5, r6
  4036de:	3803      	subeq	r0, #3
  4036e0:	3807      	subne	r0, #7
  4036e2:	f015 0f01 	tst.w	r5, #1
  4036e6:	d107      	bne.n	4036f8 <memchr+0x98>
  4036e8:	3001      	adds	r0, #1
  4036ea:	f415 7f80 	tst.w	r5, #256	; 0x100
  4036ee:	bf02      	ittt	eq
  4036f0:	3001      	addeq	r0, #1
  4036f2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  4036f6:	3001      	addeq	r0, #1
  4036f8:	bcf0      	pop	{r4, r5, r6, r7}
  4036fa:	3801      	subs	r0, #1
  4036fc:	4770      	bx	lr
  4036fe:	bf00      	nop

00403700 <memcpy>:
  403700:	4684      	mov	ip, r0
  403702:	ea41 0300 	orr.w	r3, r1, r0
  403706:	f013 0303 	ands.w	r3, r3, #3
  40370a:	d16d      	bne.n	4037e8 <memcpy+0xe8>
  40370c:	3a40      	subs	r2, #64	; 0x40
  40370e:	d341      	bcc.n	403794 <memcpy+0x94>
  403710:	f851 3b04 	ldr.w	r3, [r1], #4
  403714:	f840 3b04 	str.w	r3, [r0], #4
  403718:	f851 3b04 	ldr.w	r3, [r1], #4
  40371c:	f840 3b04 	str.w	r3, [r0], #4
  403720:	f851 3b04 	ldr.w	r3, [r1], #4
  403724:	f840 3b04 	str.w	r3, [r0], #4
  403728:	f851 3b04 	ldr.w	r3, [r1], #4
  40372c:	f840 3b04 	str.w	r3, [r0], #4
  403730:	f851 3b04 	ldr.w	r3, [r1], #4
  403734:	f840 3b04 	str.w	r3, [r0], #4
  403738:	f851 3b04 	ldr.w	r3, [r1], #4
  40373c:	f840 3b04 	str.w	r3, [r0], #4
  403740:	f851 3b04 	ldr.w	r3, [r1], #4
  403744:	f840 3b04 	str.w	r3, [r0], #4
  403748:	f851 3b04 	ldr.w	r3, [r1], #4
  40374c:	f840 3b04 	str.w	r3, [r0], #4
  403750:	f851 3b04 	ldr.w	r3, [r1], #4
  403754:	f840 3b04 	str.w	r3, [r0], #4
  403758:	f851 3b04 	ldr.w	r3, [r1], #4
  40375c:	f840 3b04 	str.w	r3, [r0], #4
  403760:	f851 3b04 	ldr.w	r3, [r1], #4
  403764:	f840 3b04 	str.w	r3, [r0], #4
  403768:	f851 3b04 	ldr.w	r3, [r1], #4
  40376c:	f840 3b04 	str.w	r3, [r0], #4
  403770:	f851 3b04 	ldr.w	r3, [r1], #4
  403774:	f840 3b04 	str.w	r3, [r0], #4
  403778:	f851 3b04 	ldr.w	r3, [r1], #4
  40377c:	f840 3b04 	str.w	r3, [r0], #4
  403780:	f851 3b04 	ldr.w	r3, [r1], #4
  403784:	f840 3b04 	str.w	r3, [r0], #4
  403788:	f851 3b04 	ldr.w	r3, [r1], #4
  40378c:	f840 3b04 	str.w	r3, [r0], #4
  403790:	3a40      	subs	r2, #64	; 0x40
  403792:	d2bd      	bcs.n	403710 <memcpy+0x10>
  403794:	3230      	adds	r2, #48	; 0x30
  403796:	d311      	bcc.n	4037bc <memcpy+0xbc>
  403798:	f851 3b04 	ldr.w	r3, [r1], #4
  40379c:	f840 3b04 	str.w	r3, [r0], #4
  4037a0:	f851 3b04 	ldr.w	r3, [r1], #4
  4037a4:	f840 3b04 	str.w	r3, [r0], #4
  4037a8:	f851 3b04 	ldr.w	r3, [r1], #4
  4037ac:	f840 3b04 	str.w	r3, [r0], #4
  4037b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4037b4:	f840 3b04 	str.w	r3, [r0], #4
  4037b8:	3a10      	subs	r2, #16
  4037ba:	d2ed      	bcs.n	403798 <memcpy+0x98>
  4037bc:	320c      	adds	r2, #12
  4037be:	d305      	bcc.n	4037cc <memcpy+0xcc>
  4037c0:	f851 3b04 	ldr.w	r3, [r1], #4
  4037c4:	f840 3b04 	str.w	r3, [r0], #4
  4037c8:	3a04      	subs	r2, #4
  4037ca:	d2f9      	bcs.n	4037c0 <memcpy+0xc0>
  4037cc:	3204      	adds	r2, #4
  4037ce:	d008      	beq.n	4037e2 <memcpy+0xe2>
  4037d0:	07d2      	lsls	r2, r2, #31
  4037d2:	bf1c      	itt	ne
  4037d4:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4037d8:	f800 3b01 	strbne.w	r3, [r0], #1
  4037dc:	d301      	bcc.n	4037e2 <memcpy+0xe2>
  4037de:	880b      	ldrh	r3, [r1, #0]
  4037e0:	8003      	strh	r3, [r0, #0]
  4037e2:	4660      	mov	r0, ip
  4037e4:	4770      	bx	lr
  4037e6:	bf00      	nop
  4037e8:	2a08      	cmp	r2, #8
  4037ea:	d313      	bcc.n	403814 <memcpy+0x114>
  4037ec:	078b      	lsls	r3, r1, #30
  4037ee:	d08d      	beq.n	40370c <memcpy+0xc>
  4037f0:	f010 0303 	ands.w	r3, r0, #3
  4037f4:	d08a      	beq.n	40370c <memcpy+0xc>
  4037f6:	f1c3 0304 	rsb	r3, r3, #4
  4037fa:	1ad2      	subs	r2, r2, r3
  4037fc:	07db      	lsls	r3, r3, #31
  4037fe:	bf1c      	itt	ne
  403800:	f811 3b01 	ldrbne.w	r3, [r1], #1
  403804:	f800 3b01 	strbne.w	r3, [r0], #1
  403808:	d380      	bcc.n	40370c <memcpy+0xc>
  40380a:	f831 3b02 	ldrh.w	r3, [r1], #2
  40380e:	f820 3b02 	strh.w	r3, [r0], #2
  403812:	e77b      	b.n	40370c <memcpy+0xc>
  403814:	3a04      	subs	r2, #4
  403816:	d3d9      	bcc.n	4037cc <memcpy+0xcc>
  403818:	3a01      	subs	r2, #1
  40381a:	f811 3b01 	ldrb.w	r3, [r1], #1
  40381e:	f800 3b01 	strb.w	r3, [r0], #1
  403822:	d2f9      	bcs.n	403818 <memcpy+0x118>
  403824:	780b      	ldrb	r3, [r1, #0]
  403826:	7003      	strb	r3, [r0, #0]
  403828:	784b      	ldrb	r3, [r1, #1]
  40382a:	7043      	strb	r3, [r0, #1]
  40382c:	788b      	ldrb	r3, [r1, #2]
  40382e:	7083      	strb	r3, [r0, #2]
  403830:	4660      	mov	r0, ip
  403832:	4770      	bx	lr

00403834 <memmove>:
  403834:	4288      	cmp	r0, r1
  403836:	b5f0      	push	{r4, r5, r6, r7, lr}
  403838:	d90d      	bls.n	403856 <memmove+0x22>
  40383a:	188b      	adds	r3, r1, r2
  40383c:	4298      	cmp	r0, r3
  40383e:	d20a      	bcs.n	403856 <memmove+0x22>
  403840:	1884      	adds	r4, r0, r2
  403842:	2a00      	cmp	r2, #0
  403844:	d051      	beq.n	4038ea <memmove+0xb6>
  403846:	4622      	mov	r2, r4
  403848:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  40384c:	f802 4d01 	strb.w	r4, [r2, #-1]!
  403850:	4299      	cmp	r1, r3
  403852:	d1f9      	bne.n	403848 <memmove+0x14>
  403854:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403856:	2a0f      	cmp	r2, #15
  403858:	d948      	bls.n	4038ec <memmove+0xb8>
  40385a:	ea41 0300 	orr.w	r3, r1, r0
  40385e:	079b      	lsls	r3, r3, #30
  403860:	d146      	bne.n	4038f0 <memmove+0xbc>
  403862:	f100 0410 	add.w	r4, r0, #16
  403866:	f101 0310 	add.w	r3, r1, #16
  40386a:	4615      	mov	r5, r2
  40386c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  403870:	f844 6c10 	str.w	r6, [r4, #-16]
  403874:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  403878:	f844 6c0c 	str.w	r6, [r4, #-12]
  40387c:	f853 6c08 	ldr.w	r6, [r3, #-8]
  403880:	f844 6c08 	str.w	r6, [r4, #-8]
  403884:	3d10      	subs	r5, #16
  403886:	f853 6c04 	ldr.w	r6, [r3, #-4]
  40388a:	f844 6c04 	str.w	r6, [r4, #-4]
  40388e:	2d0f      	cmp	r5, #15
  403890:	f103 0310 	add.w	r3, r3, #16
  403894:	f104 0410 	add.w	r4, r4, #16
  403898:	d8e8      	bhi.n	40386c <memmove+0x38>
  40389a:	f1a2 0310 	sub.w	r3, r2, #16
  40389e:	f023 030f 	bic.w	r3, r3, #15
  4038a2:	f002 0e0f 	and.w	lr, r2, #15
  4038a6:	3310      	adds	r3, #16
  4038a8:	f1be 0f03 	cmp.w	lr, #3
  4038ac:	4419      	add	r1, r3
  4038ae:	4403      	add	r3, r0
  4038b0:	d921      	bls.n	4038f6 <memmove+0xc2>
  4038b2:	1f1e      	subs	r6, r3, #4
  4038b4:	460d      	mov	r5, r1
  4038b6:	4674      	mov	r4, lr
  4038b8:	3c04      	subs	r4, #4
  4038ba:	f855 7b04 	ldr.w	r7, [r5], #4
  4038be:	f846 7f04 	str.w	r7, [r6, #4]!
  4038c2:	2c03      	cmp	r4, #3
  4038c4:	d8f8      	bhi.n	4038b8 <memmove+0x84>
  4038c6:	f1ae 0404 	sub.w	r4, lr, #4
  4038ca:	f024 0403 	bic.w	r4, r4, #3
  4038ce:	3404      	adds	r4, #4
  4038d0:	4421      	add	r1, r4
  4038d2:	4423      	add	r3, r4
  4038d4:	f002 0203 	and.w	r2, r2, #3
  4038d8:	b162      	cbz	r2, 4038f4 <memmove+0xc0>
  4038da:	3b01      	subs	r3, #1
  4038dc:	440a      	add	r2, r1
  4038de:	f811 4b01 	ldrb.w	r4, [r1], #1
  4038e2:	f803 4f01 	strb.w	r4, [r3, #1]!
  4038e6:	428a      	cmp	r2, r1
  4038e8:	d1f9      	bne.n	4038de <memmove+0xaa>
  4038ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4038ec:	4603      	mov	r3, r0
  4038ee:	e7f3      	b.n	4038d8 <memmove+0xa4>
  4038f0:	4603      	mov	r3, r0
  4038f2:	e7f2      	b.n	4038da <memmove+0xa6>
  4038f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4038f6:	4672      	mov	r2, lr
  4038f8:	e7ee      	b.n	4038d8 <memmove+0xa4>
  4038fa:	bf00      	nop

004038fc <__malloc_lock>:
  4038fc:	4801      	ldr	r0, [pc, #4]	; (403904 <__malloc_lock+0x8>)
  4038fe:	f7ff bb63 	b.w	402fc8 <__retarget_lock_acquire_recursive>
  403902:	bf00      	nop
  403904:	20400ac4 	.word	0x20400ac4

00403908 <__malloc_unlock>:
  403908:	4801      	ldr	r0, [pc, #4]	; (403910 <__malloc_unlock+0x8>)
  40390a:	f7ff bb5f 	b.w	402fcc <__retarget_lock_release_recursive>
  40390e:	bf00      	nop
  403910:	20400ac4 	.word	0x20400ac4

00403914 <_realloc_r>:
  403914:	2900      	cmp	r1, #0
  403916:	f000 8095 	beq.w	403a44 <_realloc_r+0x130>
  40391a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40391e:	460d      	mov	r5, r1
  403920:	4616      	mov	r6, r2
  403922:	b083      	sub	sp, #12
  403924:	4680      	mov	r8, r0
  403926:	f106 070b 	add.w	r7, r6, #11
  40392a:	f7ff ffe7 	bl	4038fc <__malloc_lock>
  40392e:	f855 ec04 	ldr.w	lr, [r5, #-4]
  403932:	2f16      	cmp	r7, #22
  403934:	f02e 0403 	bic.w	r4, lr, #3
  403938:	f1a5 0908 	sub.w	r9, r5, #8
  40393c:	d83c      	bhi.n	4039b8 <_realloc_r+0xa4>
  40393e:	2210      	movs	r2, #16
  403940:	4617      	mov	r7, r2
  403942:	42be      	cmp	r6, r7
  403944:	d83d      	bhi.n	4039c2 <_realloc_r+0xae>
  403946:	4294      	cmp	r4, r2
  403948:	da43      	bge.n	4039d2 <_realloc_r+0xbe>
  40394a:	4bc4      	ldr	r3, [pc, #784]	; (403c5c <_realloc_r+0x348>)
  40394c:	6899      	ldr	r1, [r3, #8]
  40394e:	eb09 0004 	add.w	r0, r9, r4
  403952:	4288      	cmp	r0, r1
  403954:	f000 80b4 	beq.w	403ac0 <_realloc_r+0x1ac>
  403958:	6843      	ldr	r3, [r0, #4]
  40395a:	f023 0101 	bic.w	r1, r3, #1
  40395e:	4401      	add	r1, r0
  403960:	6849      	ldr	r1, [r1, #4]
  403962:	07c9      	lsls	r1, r1, #31
  403964:	d54c      	bpl.n	403a00 <_realloc_r+0xec>
  403966:	f01e 0f01 	tst.w	lr, #1
  40396a:	f000 809b 	beq.w	403aa4 <_realloc_r+0x190>
  40396e:	4631      	mov	r1, r6
  403970:	4640      	mov	r0, r8
  403972:	f7ff fbad 	bl	4030d0 <_malloc_r>
  403976:	4606      	mov	r6, r0
  403978:	2800      	cmp	r0, #0
  40397a:	d03a      	beq.n	4039f2 <_realloc_r+0xde>
  40397c:	f855 3c04 	ldr.w	r3, [r5, #-4]
  403980:	f023 0301 	bic.w	r3, r3, #1
  403984:	444b      	add	r3, r9
  403986:	f1a0 0208 	sub.w	r2, r0, #8
  40398a:	429a      	cmp	r2, r3
  40398c:	f000 8121 	beq.w	403bd2 <_realloc_r+0x2be>
  403990:	1f22      	subs	r2, r4, #4
  403992:	2a24      	cmp	r2, #36	; 0x24
  403994:	f200 8107 	bhi.w	403ba6 <_realloc_r+0x292>
  403998:	2a13      	cmp	r2, #19
  40399a:	f200 80db 	bhi.w	403b54 <_realloc_r+0x240>
  40399e:	4603      	mov	r3, r0
  4039a0:	462a      	mov	r2, r5
  4039a2:	6811      	ldr	r1, [r2, #0]
  4039a4:	6019      	str	r1, [r3, #0]
  4039a6:	6851      	ldr	r1, [r2, #4]
  4039a8:	6059      	str	r1, [r3, #4]
  4039aa:	6892      	ldr	r2, [r2, #8]
  4039ac:	609a      	str	r2, [r3, #8]
  4039ae:	4629      	mov	r1, r5
  4039b0:	4640      	mov	r0, r8
  4039b2:	f7ff f86f 	bl	402a94 <_free_r>
  4039b6:	e01c      	b.n	4039f2 <_realloc_r+0xde>
  4039b8:	f027 0707 	bic.w	r7, r7, #7
  4039bc:	2f00      	cmp	r7, #0
  4039be:	463a      	mov	r2, r7
  4039c0:	dabf      	bge.n	403942 <_realloc_r+0x2e>
  4039c2:	2600      	movs	r6, #0
  4039c4:	230c      	movs	r3, #12
  4039c6:	4630      	mov	r0, r6
  4039c8:	f8c8 3000 	str.w	r3, [r8]
  4039cc:	b003      	add	sp, #12
  4039ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4039d2:	462e      	mov	r6, r5
  4039d4:	1be3      	subs	r3, r4, r7
  4039d6:	2b0f      	cmp	r3, #15
  4039d8:	d81e      	bhi.n	403a18 <_realloc_r+0x104>
  4039da:	f8d9 3004 	ldr.w	r3, [r9, #4]
  4039de:	f003 0301 	and.w	r3, r3, #1
  4039e2:	4323      	orrs	r3, r4
  4039e4:	444c      	add	r4, r9
  4039e6:	f8c9 3004 	str.w	r3, [r9, #4]
  4039ea:	6863      	ldr	r3, [r4, #4]
  4039ec:	f043 0301 	orr.w	r3, r3, #1
  4039f0:	6063      	str	r3, [r4, #4]
  4039f2:	4640      	mov	r0, r8
  4039f4:	f7ff ff88 	bl	403908 <__malloc_unlock>
  4039f8:	4630      	mov	r0, r6
  4039fa:	b003      	add	sp, #12
  4039fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403a00:	f023 0303 	bic.w	r3, r3, #3
  403a04:	18e1      	adds	r1, r4, r3
  403a06:	4291      	cmp	r1, r2
  403a08:	db1f      	blt.n	403a4a <_realloc_r+0x136>
  403a0a:	68c3      	ldr	r3, [r0, #12]
  403a0c:	6882      	ldr	r2, [r0, #8]
  403a0e:	462e      	mov	r6, r5
  403a10:	60d3      	str	r3, [r2, #12]
  403a12:	460c      	mov	r4, r1
  403a14:	609a      	str	r2, [r3, #8]
  403a16:	e7dd      	b.n	4039d4 <_realloc_r+0xc0>
  403a18:	f8d9 2004 	ldr.w	r2, [r9, #4]
  403a1c:	eb09 0107 	add.w	r1, r9, r7
  403a20:	f002 0201 	and.w	r2, r2, #1
  403a24:	444c      	add	r4, r9
  403a26:	f043 0301 	orr.w	r3, r3, #1
  403a2a:	4317      	orrs	r7, r2
  403a2c:	f8c9 7004 	str.w	r7, [r9, #4]
  403a30:	604b      	str	r3, [r1, #4]
  403a32:	6863      	ldr	r3, [r4, #4]
  403a34:	f043 0301 	orr.w	r3, r3, #1
  403a38:	3108      	adds	r1, #8
  403a3a:	6063      	str	r3, [r4, #4]
  403a3c:	4640      	mov	r0, r8
  403a3e:	f7ff f829 	bl	402a94 <_free_r>
  403a42:	e7d6      	b.n	4039f2 <_realloc_r+0xde>
  403a44:	4611      	mov	r1, r2
  403a46:	f7ff bb43 	b.w	4030d0 <_malloc_r>
  403a4a:	f01e 0f01 	tst.w	lr, #1
  403a4e:	d18e      	bne.n	40396e <_realloc_r+0x5a>
  403a50:	f855 1c08 	ldr.w	r1, [r5, #-8]
  403a54:	eba9 0a01 	sub.w	sl, r9, r1
  403a58:	f8da 1004 	ldr.w	r1, [sl, #4]
  403a5c:	f021 0103 	bic.w	r1, r1, #3
  403a60:	440b      	add	r3, r1
  403a62:	4423      	add	r3, r4
  403a64:	4293      	cmp	r3, r2
  403a66:	db25      	blt.n	403ab4 <_realloc_r+0x1a0>
  403a68:	68c2      	ldr	r2, [r0, #12]
  403a6a:	6881      	ldr	r1, [r0, #8]
  403a6c:	4656      	mov	r6, sl
  403a6e:	60ca      	str	r2, [r1, #12]
  403a70:	6091      	str	r1, [r2, #8]
  403a72:	f8da 100c 	ldr.w	r1, [sl, #12]
  403a76:	f856 0f08 	ldr.w	r0, [r6, #8]!
  403a7a:	1f22      	subs	r2, r4, #4
  403a7c:	2a24      	cmp	r2, #36	; 0x24
  403a7e:	60c1      	str	r1, [r0, #12]
  403a80:	6088      	str	r0, [r1, #8]
  403a82:	f200 8094 	bhi.w	403bae <_realloc_r+0x29a>
  403a86:	2a13      	cmp	r2, #19
  403a88:	d96f      	bls.n	403b6a <_realloc_r+0x256>
  403a8a:	6829      	ldr	r1, [r5, #0]
  403a8c:	f8ca 1008 	str.w	r1, [sl, #8]
  403a90:	6869      	ldr	r1, [r5, #4]
  403a92:	f8ca 100c 	str.w	r1, [sl, #12]
  403a96:	2a1b      	cmp	r2, #27
  403a98:	f200 80a2 	bhi.w	403be0 <_realloc_r+0x2cc>
  403a9c:	3508      	adds	r5, #8
  403a9e:	f10a 0210 	add.w	r2, sl, #16
  403aa2:	e063      	b.n	403b6c <_realloc_r+0x258>
  403aa4:	f855 3c08 	ldr.w	r3, [r5, #-8]
  403aa8:	eba9 0a03 	sub.w	sl, r9, r3
  403aac:	f8da 1004 	ldr.w	r1, [sl, #4]
  403ab0:	f021 0103 	bic.w	r1, r1, #3
  403ab4:	1863      	adds	r3, r4, r1
  403ab6:	4293      	cmp	r3, r2
  403ab8:	f6ff af59 	blt.w	40396e <_realloc_r+0x5a>
  403abc:	4656      	mov	r6, sl
  403abe:	e7d8      	b.n	403a72 <_realloc_r+0x15e>
  403ac0:	6841      	ldr	r1, [r0, #4]
  403ac2:	f021 0b03 	bic.w	fp, r1, #3
  403ac6:	44a3      	add	fp, r4
  403ac8:	f107 0010 	add.w	r0, r7, #16
  403acc:	4583      	cmp	fp, r0
  403ace:	da56      	bge.n	403b7e <_realloc_r+0x26a>
  403ad0:	f01e 0f01 	tst.w	lr, #1
  403ad4:	f47f af4b 	bne.w	40396e <_realloc_r+0x5a>
  403ad8:	f855 1c08 	ldr.w	r1, [r5, #-8]
  403adc:	eba9 0a01 	sub.w	sl, r9, r1
  403ae0:	f8da 1004 	ldr.w	r1, [sl, #4]
  403ae4:	f021 0103 	bic.w	r1, r1, #3
  403ae8:	448b      	add	fp, r1
  403aea:	4558      	cmp	r0, fp
  403aec:	dce2      	bgt.n	403ab4 <_realloc_r+0x1a0>
  403aee:	4656      	mov	r6, sl
  403af0:	f8da 100c 	ldr.w	r1, [sl, #12]
  403af4:	f856 0f08 	ldr.w	r0, [r6, #8]!
  403af8:	1f22      	subs	r2, r4, #4
  403afa:	2a24      	cmp	r2, #36	; 0x24
  403afc:	60c1      	str	r1, [r0, #12]
  403afe:	6088      	str	r0, [r1, #8]
  403b00:	f200 808f 	bhi.w	403c22 <_realloc_r+0x30e>
  403b04:	2a13      	cmp	r2, #19
  403b06:	f240 808a 	bls.w	403c1e <_realloc_r+0x30a>
  403b0a:	6829      	ldr	r1, [r5, #0]
  403b0c:	f8ca 1008 	str.w	r1, [sl, #8]
  403b10:	6869      	ldr	r1, [r5, #4]
  403b12:	f8ca 100c 	str.w	r1, [sl, #12]
  403b16:	2a1b      	cmp	r2, #27
  403b18:	f200 808a 	bhi.w	403c30 <_realloc_r+0x31c>
  403b1c:	3508      	adds	r5, #8
  403b1e:	f10a 0210 	add.w	r2, sl, #16
  403b22:	6829      	ldr	r1, [r5, #0]
  403b24:	6011      	str	r1, [r2, #0]
  403b26:	6869      	ldr	r1, [r5, #4]
  403b28:	6051      	str	r1, [r2, #4]
  403b2a:	68a9      	ldr	r1, [r5, #8]
  403b2c:	6091      	str	r1, [r2, #8]
  403b2e:	eb0a 0107 	add.w	r1, sl, r7
  403b32:	ebab 0207 	sub.w	r2, fp, r7
  403b36:	f042 0201 	orr.w	r2, r2, #1
  403b3a:	6099      	str	r1, [r3, #8]
  403b3c:	604a      	str	r2, [r1, #4]
  403b3e:	f8da 3004 	ldr.w	r3, [sl, #4]
  403b42:	f003 0301 	and.w	r3, r3, #1
  403b46:	431f      	orrs	r7, r3
  403b48:	4640      	mov	r0, r8
  403b4a:	f8ca 7004 	str.w	r7, [sl, #4]
  403b4e:	f7ff fedb 	bl	403908 <__malloc_unlock>
  403b52:	e751      	b.n	4039f8 <_realloc_r+0xe4>
  403b54:	682b      	ldr	r3, [r5, #0]
  403b56:	6003      	str	r3, [r0, #0]
  403b58:	686b      	ldr	r3, [r5, #4]
  403b5a:	6043      	str	r3, [r0, #4]
  403b5c:	2a1b      	cmp	r2, #27
  403b5e:	d82d      	bhi.n	403bbc <_realloc_r+0x2a8>
  403b60:	f100 0308 	add.w	r3, r0, #8
  403b64:	f105 0208 	add.w	r2, r5, #8
  403b68:	e71b      	b.n	4039a2 <_realloc_r+0x8e>
  403b6a:	4632      	mov	r2, r6
  403b6c:	6829      	ldr	r1, [r5, #0]
  403b6e:	6011      	str	r1, [r2, #0]
  403b70:	6869      	ldr	r1, [r5, #4]
  403b72:	6051      	str	r1, [r2, #4]
  403b74:	68a9      	ldr	r1, [r5, #8]
  403b76:	6091      	str	r1, [r2, #8]
  403b78:	461c      	mov	r4, r3
  403b7a:	46d1      	mov	r9, sl
  403b7c:	e72a      	b.n	4039d4 <_realloc_r+0xc0>
  403b7e:	eb09 0107 	add.w	r1, r9, r7
  403b82:	ebab 0b07 	sub.w	fp, fp, r7
  403b86:	f04b 0201 	orr.w	r2, fp, #1
  403b8a:	6099      	str	r1, [r3, #8]
  403b8c:	604a      	str	r2, [r1, #4]
  403b8e:	f855 3c04 	ldr.w	r3, [r5, #-4]
  403b92:	f003 0301 	and.w	r3, r3, #1
  403b96:	431f      	orrs	r7, r3
  403b98:	4640      	mov	r0, r8
  403b9a:	f845 7c04 	str.w	r7, [r5, #-4]
  403b9e:	f7ff feb3 	bl	403908 <__malloc_unlock>
  403ba2:	462e      	mov	r6, r5
  403ba4:	e728      	b.n	4039f8 <_realloc_r+0xe4>
  403ba6:	4629      	mov	r1, r5
  403ba8:	f7ff fe44 	bl	403834 <memmove>
  403bac:	e6ff      	b.n	4039ae <_realloc_r+0x9a>
  403bae:	4629      	mov	r1, r5
  403bb0:	4630      	mov	r0, r6
  403bb2:	461c      	mov	r4, r3
  403bb4:	46d1      	mov	r9, sl
  403bb6:	f7ff fe3d 	bl	403834 <memmove>
  403bba:	e70b      	b.n	4039d4 <_realloc_r+0xc0>
  403bbc:	68ab      	ldr	r3, [r5, #8]
  403bbe:	6083      	str	r3, [r0, #8]
  403bc0:	68eb      	ldr	r3, [r5, #12]
  403bc2:	60c3      	str	r3, [r0, #12]
  403bc4:	2a24      	cmp	r2, #36	; 0x24
  403bc6:	d017      	beq.n	403bf8 <_realloc_r+0x2e4>
  403bc8:	f100 0310 	add.w	r3, r0, #16
  403bcc:	f105 0210 	add.w	r2, r5, #16
  403bd0:	e6e7      	b.n	4039a2 <_realloc_r+0x8e>
  403bd2:	f850 3c04 	ldr.w	r3, [r0, #-4]
  403bd6:	f023 0303 	bic.w	r3, r3, #3
  403bda:	441c      	add	r4, r3
  403bdc:	462e      	mov	r6, r5
  403bde:	e6f9      	b.n	4039d4 <_realloc_r+0xc0>
  403be0:	68a9      	ldr	r1, [r5, #8]
  403be2:	f8ca 1010 	str.w	r1, [sl, #16]
  403be6:	68e9      	ldr	r1, [r5, #12]
  403be8:	f8ca 1014 	str.w	r1, [sl, #20]
  403bec:	2a24      	cmp	r2, #36	; 0x24
  403bee:	d00c      	beq.n	403c0a <_realloc_r+0x2f6>
  403bf0:	3510      	adds	r5, #16
  403bf2:	f10a 0218 	add.w	r2, sl, #24
  403bf6:	e7b9      	b.n	403b6c <_realloc_r+0x258>
  403bf8:	692b      	ldr	r3, [r5, #16]
  403bfa:	6103      	str	r3, [r0, #16]
  403bfc:	696b      	ldr	r3, [r5, #20]
  403bfe:	6143      	str	r3, [r0, #20]
  403c00:	f105 0218 	add.w	r2, r5, #24
  403c04:	f100 0318 	add.w	r3, r0, #24
  403c08:	e6cb      	b.n	4039a2 <_realloc_r+0x8e>
  403c0a:	692a      	ldr	r2, [r5, #16]
  403c0c:	f8ca 2018 	str.w	r2, [sl, #24]
  403c10:	696a      	ldr	r2, [r5, #20]
  403c12:	f8ca 201c 	str.w	r2, [sl, #28]
  403c16:	3518      	adds	r5, #24
  403c18:	f10a 0220 	add.w	r2, sl, #32
  403c1c:	e7a6      	b.n	403b6c <_realloc_r+0x258>
  403c1e:	4632      	mov	r2, r6
  403c20:	e77f      	b.n	403b22 <_realloc_r+0x20e>
  403c22:	4629      	mov	r1, r5
  403c24:	4630      	mov	r0, r6
  403c26:	9301      	str	r3, [sp, #4]
  403c28:	f7ff fe04 	bl	403834 <memmove>
  403c2c:	9b01      	ldr	r3, [sp, #4]
  403c2e:	e77e      	b.n	403b2e <_realloc_r+0x21a>
  403c30:	68a9      	ldr	r1, [r5, #8]
  403c32:	f8ca 1010 	str.w	r1, [sl, #16]
  403c36:	68e9      	ldr	r1, [r5, #12]
  403c38:	f8ca 1014 	str.w	r1, [sl, #20]
  403c3c:	2a24      	cmp	r2, #36	; 0x24
  403c3e:	d003      	beq.n	403c48 <_realloc_r+0x334>
  403c40:	3510      	adds	r5, #16
  403c42:	f10a 0218 	add.w	r2, sl, #24
  403c46:	e76c      	b.n	403b22 <_realloc_r+0x20e>
  403c48:	692a      	ldr	r2, [r5, #16]
  403c4a:	f8ca 2018 	str.w	r2, [sl, #24]
  403c4e:	696a      	ldr	r2, [r5, #20]
  403c50:	f8ca 201c 	str.w	r2, [sl, #28]
  403c54:	3518      	adds	r5, #24
  403c56:	f10a 0220 	add.w	r2, sl, #32
  403c5a:	e762      	b.n	403b22 <_realloc_r+0x20e>
  403c5c:	204005a8 	.word	0x204005a8

00403c60 <_sbrk_r>:
  403c60:	b538      	push	{r3, r4, r5, lr}
  403c62:	4c07      	ldr	r4, [pc, #28]	; (403c80 <_sbrk_r+0x20>)
  403c64:	2300      	movs	r3, #0
  403c66:	4605      	mov	r5, r0
  403c68:	4608      	mov	r0, r1
  403c6a:	6023      	str	r3, [r4, #0]
  403c6c:	f7fd f804 	bl	400c78 <_sbrk>
  403c70:	1c43      	adds	r3, r0, #1
  403c72:	d000      	beq.n	403c76 <_sbrk_r+0x16>
  403c74:	bd38      	pop	{r3, r4, r5, pc}
  403c76:	6823      	ldr	r3, [r4, #0]
  403c78:	2b00      	cmp	r3, #0
  403c7a:	d0fb      	beq.n	403c74 <_sbrk_r+0x14>
  403c7c:	602b      	str	r3, [r5, #0]
  403c7e:	bd38      	pop	{r3, r4, r5, pc}
  403c80:	20400ad8 	.word	0x20400ad8

00403c84 <__sread>:
  403c84:	b510      	push	{r4, lr}
  403c86:	460c      	mov	r4, r1
  403c88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403c8c:	f000 f9f6 	bl	40407c <_read_r>
  403c90:	2800      	cmp	r0, #0
  403c92:	db03      	blt.n	403c9c <__sread+0x18>
  403c94:	6d23      	ldr	r3, [r4, #80]	; 0x50
  403c96:	4403      	add	r3, r0
  403c98:	6523      	str	r3, [r4, #80]	; 0x50
  403c9a:	bd10      	pop	{r4, pc}
  403c9c:	89a3      	ldrh	r3, [r4, #12]
  403c9e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  403ca2:	81a3      	strh	r3, [r4, #12]
  403ca4:	bd10      	pop	{r4, pc}
  403ca6:	bf00      	nop

00403ca8 <__swrite>:
  403ca8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403cac:	4616      	mov	r6, r2
  403cae:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  403cb2:	461f      	mov	r7, r3
  403cb4:	05d3      	lsls	r3, r2, #23
  403cb6:	460c      	mov	r4, r1
  403cb8:	4605      	mov	r5, r0
  403cba:	d507      	bpl.n	403ccc <__swrite+0x24>
  403cbc:	2200      	movs	r2, #0
  403cbe:	2302      	movs	r3, #2
  403cc0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403cc4:	f000 f9c4 	bl	404050 <_lseek_r>
  403cc8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403ccc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  403cd0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  403cd4:	81a2      	strh	r2, [r4, #12]
  403cd6:	463b      	mov	r3, r7
  403cd8:	4632      	mov	r2, r6
  403cda:	4628      	mov	r0, r5
  403cdc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  403ce0:	f000 b8a4 	b.w	403e2c <_write_r>

00403ce4 <__sseek>:
  403ce4:	b510      	push	{r4, lr}
  403ce6:	460c      	mov	r4, r1
  403ce8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403cec:	f000 f9b0 	bl	404050 <_lseek_r>
  403cf0:	89a3      	ldrh	r3, [r4, #12]
  403cf2:	1c42      	adds	r2, r0, #1
  403cf4:	bf0e      	itee	eq
  403cf6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  403cfa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  403cfe:	6520      	strne	r0, [r4, #80]	; 0x50
  403d00:	81a3      	strh	r3, [r4, #12]
  403d02:	bd10      	pop	{r4, pc}

00403d04 <__sclose>:
  403d04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403d08:	f000 b908 	b.w	403f1c <_close_r>

00403d0c <__swbuf_r>:
  403d0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  403d0e:	460d      	mov	r5, r1
  403d10:	4614      	mov	r4, r2
  403d12:	4606      	mov	r6, r0
  403d14:	b110      	cbz	r0, 403d1c <__swbuf_r+0x10>
  403d16:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403d18:	2b00      	cmp	r3, #0
  403d1a:	d04b      	beq.n	403db4 <__swbuf_r+0xa8>
  403d1c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403d20:	69a3      	ldr	r3, [r4, #24]
  403d22:	60a3      	str	r3, [r4, #8]
  403d24:	b291      	uxth	r1, r2
  403d26:	0708      	lsls	r0, r1, #28
  403d28:	d539      	bpl.n	403d9e <__swbuf_r+0x92>
  403d2a:	6923      	ldr	r3, [r4, #16]
  403d2c:	2b00      	cmp	r3, #0
  403d2e:	d036      	beq.n	403d9e <__swbuf_r+0x92>
  403d30:	b2ed      	uxtb	r5, r5
  403d32:	0489      	lsls	r1, r1, #18
  403d34:	462f      	mov	r7, r5
  403d36:	d515      	bpl.n	403d64 <__swbuf_r+0x58>
  403d38:	6822      	ldr	r2, [r4, #0]
  403d3a:	6961      	ldr	r1, [r4, #20]
  403d3c:	1ad3      	subs	r3, r2, r3
  403d3e:	428b      	cmp	r3, r1
  403d40:	da1c      	bge.n	403d7c <__swbuf_r+0x70>
  403d42:	3301      	adds	r3, #1
  403d44:	68a1      	ldr	r1, [r4, #8]
  403d46:	1c50      	adds	r0, r2, #1
  403d48:	3901      	subs	r1, #1
  403d4a:	60a1      	str	r1, [r4, #8]
  403d4c:	6020      	str	r0, [r4, #0]
  403d4e:	7015      	strb	r5, [r2, #0]
  403d50:	6962      	ldr	r2, [r4, #20]
  403d52:	429a      	cmp	r2, r3
  403d54:	d01a      	beq.n	403d8c <__swbuf_r+0x80>
  403d56:	89a3      	ldrh	r3, [r4, #12]
  403d58:	07db      	lsls	r3, r3, #31
  403d5a:	d501      	bpl.n	403d60 <__swbuf_r+0x54>
  403d5c:	2d0a      	cmp	r5, #10
  403d5e:	d015      	beq.n	403d8c <__swbuf_r+0x80>
  403d60:	4638      	mov	r0, r7
  403d62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403d64:	6e61      	ldr	r1, [r4, #100]	; 0x64
  403d66:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  403d6a:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  403d6e:	81a2      	strh	r2, [r4, #12]
  403d70:	6822      	ldr	r2, [r4, #0]
  403d72:	6661      	str	r1, [r4, #100]	; 0x64
  403d74:	6961      	ldr	r1, [r4, #20]
  403d76:	1ad3      	subs	r3, r2, r3
  403d78:	428b      	cmp	r3, r1
  403d7a:	dbe2      	blt.n	403d42 <__swbuf_r+0x36>
  403d7c:	4621      	mov	r1, r4
  403d7e:	4630      	mov	r0, r6
  403d80:	f7fe fd0a 	bl	402798 <_fflush_r>
  403d84:	b940      	cbnz	r0, 403d98 <__swbuf_r+0x8c>
  403d86:	6822      	ldr	r2, [r4, #0]
  403d88:	2301      	movs	r3, #1
  403d8a:	e7db      	b.n	403d44 <__swbuf_r+0x38>
  403d8c:	4621      	mov	r1, r4
  403d8e:	4630      	mov	r0, r6
  403d90:	f7fe fd02 	bl	402798 <_fflush_r>
  403d94:	2800      	cmp	r0, #0
  403d96:	d0e3      	beq.n	403d60 <__swbuf_r+0x54>
  403d98:	f04f 37ff 	mov.w	r7, #4294967295
  403d9c:	e7e0      	b.n	403d60 <__swbuf_r+0x54>
  403d9e:	4621      	mov	r1, r4
  403da0:	4630      	mov	r0, r6
  403da2:	f7fe fbe5 	bl	402570 <__swsetup_r>
  403da6:	2800      	cmp	r0, #0
  403da8:	d1f6      	bne.n	403d98 <__swbuf_r+0x8c>
  403daa:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403dae:	6923      	ldr	r3, [r4, #16]
  403db0:	b291      	uxth	r1, r2
  403db2:	e7bd      	b.n	403d30 <__swbuf_r+0x24>
  403db4:	f7fe fd48 	bl	402848 <__sinit>
  403db8:	e7b0      	b.n	403d1c <__swbuf_r+0x10>
  403dba:	bf00      	nop

00403dbc <_wcrtomb_r>:
  403dbc:	b5f0      	push	{r4, r5, r6, r7, lr}
  403dbe:	4606      	mov	r6, r0
  403dc0:	b085      	sub	sp, #20
  403dc2:	461f      	mov	r7, r3
  403dc4:	b189      	cbz	r1, 403dea <_wcrtomb_r+0x2e>
  403dc6:	4c10      	ldr	r4, [pc, #64]	; (403e08 <_wcrtomb_r+0x4c>)
  403dc8:	4d10      	ldr	r5, [pc, #64]	; (403e0c <_wcrtomb_r+0x50>)
  403dca:	6824      	ldr	r4, [r4, #0]
  403dcc:	6b64      	ldr	r4, [r4, #52]	; 0x34
  403dce:	2c00      	cmp	r4, #0
  403dd0:	bf08      	it	eq
  403dd2:	462c      	moveq	r4, r5
  403dd4:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  403dd8:	47a0      	blx	r4
  403dda:	1c43      	adds	r3, r0, #1
  403ddc:	d103      	bne.n	403de6 <_wcrtomb_r+0x2a>
  403dde:	2200      	movs	r2, #0
  403de0:	238a      	movs	r3, #138	; 0x8a
  403de2:	603a      	str	r2, [r7, #0]
  403de4:	6033      	str	r3, [r6, #0]
  403de6:	b005      	add	sp, #20
  403de8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403dea:	460c      	mov	r4, r1
  403dec:	4906      	ldr	r1, [pc, #24]	; (403e08 <_wcrtomb_r+0x4c>)
  403dee:	4a07      	ldr	r2, [pc, #28]	; (403e0c <_wcrtomb_r+0x50>)
  403df0:	6809      	ldr	r1, [r1, #0]
  403df2:	6b49      	ldr	r1, [r1, #52]	; 0x34
  403df4:	2900      	cmp	r1, #0
  403df6:	bf08      	it	eq
  403df8:	4611      	moveq	r1, r2
  403dfa:	4622      	mov	r2, r4
  403dfc:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  403e00:	a901      	add	r1, sp, #4
  403e02:	47a0      	blx	r4
  403e04:	e7e9      	b.n	403dda <_wcrtomb_r+0x1e>
  403e06:	bf00      	nop
  403e08:	20400008 	.word	0x20400008
  403e0c:	2040043c 	.word	0x2040043c

00403e10 <__ascii_wctomb>:
  403e10:	b121      	cbz	r1, 403e1c <__ascii_wctomb+0xc>
  403e12:	2aff      	cmp	r2, #255	; 0xff
  403e14:	d804      	bhi.n	403e20 <__ascii_wctomb+0x10>
  403e16:	700a      	strb	r2, [r1, #0]
  403e18:	2001      	movs	r0, #1
  403e1a:	4770      	bx	lr
  403e1c:	4608      	mov	r0, r1
  403e1e:	4770      	bx	lr
  403e20:	238a      	movs	r3, #138	; 0x8a
  403e22:	6003      	str	r3, [r0, #0]
  403e24:	f04f 30ff 	mov.w	r0, #4294967295
  403e28:	4770      	bx	lr
  403e2a:	bf00      	nop

00403e2c <_write_r>:
  403e2c:	b570      	push	{r4, r5, r6, lr}
  403e2e:	460d      	mov	r5, r1
  403e30:	4c08      	ldr	r4, [pc, #32]	; (403e54 <_write_r+0x28>)
  403e32:	4611      	mov	r1, r2
  403e34:	4606      	mov	r6, r0
  403e36:	461a      	mov	r2, r3
  403e38:	4628      	mov	r0, r5
  403e3a:	2300      	movs	r3, #0
  403e3c:	6023      	str	r3, [r4, #0]
  403e3e:	f7fc fa1f 	bl	400280 <_write>
  403e42:	1c43      	adds	r3, r0, #1
  403e44:	d000      	beq.n	403e48 <_write_r+0x1c>
  403e46:	bd70      	pop	{r4, r5, r6, pc}
  403e48:	6823      	ldr	r3, [r4, #0]
  403e4a:	2b00      	cmp	r3, #0
  403e4c:	d0fb      	beq.n	403e46 <_write_r+0x1a>
  403e4e:	6033      	str	r3, [r6, #0]
  403e50:	bd70      	pop	{r4, r5, r6, pc}
  403e52:	bf00      	nop
  403e54:	20400ad8 	.word	0x20400ad8

00403e58 <__register_exitproc>:
  403e58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  403e5c:	4d2c      	ldr	r5, [pc, #176]	; (403f10 <__register_exitproc+0xb8>)
  403e5e:	4606      	mov	r6, r0
  403e60:	6828      	ldr	r0, [r5, #0]
  403e62:	4698      	mov	r8, r3
  403e64:	460f      	mov	r7, r1
  403e66:	4691      	mov	r9, r2
  403e68:	f7ff f8ae 	bl	402fc8 <__retarget_lock_acquire_recursive>
  403e6c:	4b29      	ldr	r3, [pc, #164]	; (403f14 <__register_exitproc+0xbc>)
  403e6e:	681c      	ldr	r4, [r3, #0]
  403e70:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  403e74:	2b00      	cmp	r3, #0
  403e76:	d03e      	beq.n	403ef6 <__register_exitproc+0x9e>
  403e78:	685a      	ldr	r2, [r3, #4]
  403e7a:	2a1f      	cmp	r2, #31
  403e7c:	dc1c      	bgt.n	403eb8 <__register_exitproc+0x60>
  403e7e:	f102 0e01 	add.w	lr, r2, #1
  403e82:	b176      	cbz	r6, 403ea2 <__register_exitproc+0x4a>
  403e84:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  403e88:	2401      	movs	r4, #1
  403e8a:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  403e8e:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  403e92:	4094      	lsls	r4, r2
  403e94:	4320      	orrs	r0, r4
  403e96:	2e02      	cmp	r6, #2
  403e98:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  403e9c:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  403ea0:	d023      	beq.n	403eea <__register_exitproc+0x92>
  403ea2:	3202      	adds	r2, #2
  403ea4:	f8c3 e004 	str.w	lr, [r3, #4]
  403ea8:	6828      	ldr	r0, [r5, #0]
  403eaa:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  403eae:	f7ff f88d 	bl	402fcc <__retarget_lock_release_recursive>
  403eb2:	2000      	movs	r0, #0
  403eb4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403eb8:	4b17      	ldr	r3, [pc, #92]	; (403f18 <__register_exitproc+0xc0>)
  403eba:	b30b      	cbz	r3, 403f00 <__register_exitproc+0xa8>
  403ebc:	f44f 70c8 	mov.w	r0, #400	; 0x190
  403ec0:	f7ff f8fe 	bl	4030c0 <malloc>
  403ec4:	4603      	mov	r3, r0
  403ec6:	b1d8      	cbz	r0, 403f00 <__register_exitproc+0xa8>
  403ec8:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  403ecc:	6002      	str	r2, [r0, #0]
  403ece:	2100      	movs	r1, #0
  403ed0:	6041      	str	r1, [r0, #4]
  403ed2:	460a      	mov	r2, r1
  403ed4:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  403ed8:	f04f 0e01 	mov.w	lr, #1
  403edc:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  403ee0:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  403ee4:	2e00      	cmp	r6, #0
  403ee6:	d0dc      	beq.n	403ea2 <__register_exitproc+0x4a>
  403ee8:	e7cc      	b.n	403e84 <__register_exitproc+0x2c>
  403eea:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  403eee:	430c      	orrs	r4, r1
  403ef0:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  403ef4:	e7d5      	b.n	403ea2 <__register_exitproc+0x4a>
  403ef6:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  403efa:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  403efe:	e7bb      	b.n	403e78 <__register_exitproc+0x20>
  403f00:	6828      	ldr	r0, [r5, #0]
  403f02:	f7ff f863 	bl	402fcc <__retarget_lock_release_recursive>
  403f06:	f04f 30ff 	mov.w	r0, #4294967295
  403f0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403f0e:	bf00      	nop
  403f10:	20400438 	.word	0x20400438
  403f14:	004046a4 	.word	0x004046a4
  403f18:	004030c1 	.word	0x004030c1

00403f1c <_close_r>:
  403f1c:	b538      	push	{r3, r4, r5, lr}
  403f1e:	4c07      	ldr	r4, [pc, #28]	; (403f3c <_close_r+0x20>)
  403f20:	2300      	movs	r3, #0
  403f22:	4605      	mov	r5, r0
  403f24:	4608      	mov	r0, r1
  403f26:	6023      	str	r3, [r4, #0]
  403f28:	f7fc fec2 	bl	400cb0 <_close>
  403f2c:	1c43      	adds	r3, r0, #1
  403f2e:	d000      	beq.n	403f32 <_close_r+0x16>
  403f30:	bd38      	pop	{r3, r4, r5, pc}
  403f32:	6823      	ldr	r3, [r4, #0]
  403f34:	2b00      	cmp	r3, #0
  403f36:	d0fb      	beq.n	403f30 <_close_r+0x14>
  403f38:	602b      	str	r3, [r5, #0]
  403f3a:	bd38      	pop	{r3, r4, r5, pc}
  403f3c:	20400ad8 	.word	0x20400ad8

00403f40 <_fclose_r>:
  403f40:	b570      	push	{r4, r5, r6, lr}
  403f42:	b159      	cbz	r1, 403f5c <_fclose_r+0x1c>
  403f44:	4605      	mov	r5, r0
  403f46:	460c      	mov	r4, r1
  403f48:	b110      	cbz	r0, 403f50 <_fclose_r+0x10>
  403f4a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403f4c:	2b00      	cmp	r3, #0
  403f4e:	d03c      	beq.n	403fca <_fclose_r+0x8a>
  403f50:	6e63      	ldr	r3, [r4, #100]	; 0x64
  403f52:	07d8      	lsls	r0, r3, #31
  403f54:	d505      	bpl.n	403f62 <_fclose_r+0x22>
  403f56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403f5a:	b92b      	cbnz	r3, 403f68 <_fclose_r+0x28>
  403f5c:	2600      	movs	r6, #0
  403f5e:	4630      	mov	r0, r6
  403f60:	bd70      	pop	{r4, r5, r6, pc}
  403f62:	89a3      	ldrh	r3, [r4, #12]
  403f64:	0599      	lsls	r1, r3, #22
  403f66:	d53c      	bpl.n	403fe2 <_fclose_r+0xa2>
  403f68:	4621      	mov	r1, r4
  403f6a:	4628      	mov	r0, r5
  403f6c:	f7fe fb74 	bl	402658 <__sflush_r>
  403f70:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  403f72:	4606      	mov	r6, r0
  403f74:	b133      	cbz	r3, 403f84 <_fclose_r+0x44>
  403f76:	69e1      	ldr	r1, [r4, #28]
  403f78:	4628      	mov	r0, r5
  403f7a:	4798      	blx	r3
  403f7c:	2800      	cmp	r0, #0
  403f7e:	bfb8      	it	lt
  403f80:	f04f 36ff 	movlt.w	r6, #4294967295
  403f84:	89a3      	ldrh	r3, [r4, #12]
  403f86:	061a      	lsls	r2, r3, #24
  403f88:	d422      	bmi.n	403fd0 <_fclose_r+0x90>
  403f8a:	6b21      	ldr	r1, [r4, #48]	; 0x30
  403f8c:	b141      	cbz	r1, 403fa0 <_fclose_r+0x60>
  403f8e:	f104 0340 	add.w	r3, r4, #64	; 0x40
  403f92:	4299      	cmp	r1, r3
  403f94:	d002      	beq.n	403f9c <_fclose_r+0x5c>
  403f96:	4628      	mov	r0, r5
  403f98:	f7fe fd7c 	bl	402a94 <_free_r>
  403f9c:	2300      	movs	r3, #0
  403f9e:	6323      	str	r3, [r4, #48]	; 0x30
  403fa0:	6c61      	ldr	r1, [r4, #68]	; 0x44
  403fa2:	b121      	cbz	r1, 403fae <_fclose_r+0x6e>
  403fa4:	4628      	mov	r0, r5
  403fa6:	f7fe fd75 	bl	402a94 <_free_r>
  403faa:	2300      	movs	r3, #0
  403fac:	6463      	str	r3, [r4, #68]	; 0x44
  403fae:	f7fe fc77 	bl	4028a0 <__sfp_lock_acquire>
  403fb2:	6e63      	ldr	r3, [r4, #100]	; 0x64
  403fb4:	2200      	movs	r2, #0
  403fb6:	07db      	lsls	r3, r3, #31
  403fb8:	81a2      	strh	r2, [r4, #12]
  403fba:	d50e      	bpl.n	403fda <_fclose_r+0x9a>
  403fbc:	6da0      	ldr	r0, [r4, #88]	; 0x58
  403fbe:	f7ff f801 	bl	402fc4 <__retarget_lock_close_recursive>
  403fc2:	f7fe fc73 	bl	4028ac <__sfp_lock_release>
  403fc6:	4630      	mov	r0, r6
  403fc8:	bd70      	pop	{r4, r5, r6, pc}
  403fca:	f7fe fc3d 	bl	402848 <__sinit>
  403fce:	e7bf      	b.n	403f50 <_fclose_r+0x10>
  403fd0:	6921      	ldr	r1, [r4, #16]
  403fd2:	4628      	mov	r0, r5
  403fd4:	f7fe fd5e 	bl	402a94 <_free_r>
  403fd8:	e7d7      	b.n	403f8a <_fclose_r+0x4a>
  403fda:	6da0      	ldr	r0, [r4, #88]	; 0x58
  403fdc:	f7fe fff6 	bl	402fcc <__retarget_lock_release_recursive>
  403fe0:	e7ec      	b.n	403fbc <_fclose_r+0x7c>
  403fe2:	6da0      	ldr	r0, [r4, #88]	; 0x58
  403fe4:	f7fe fff0 	bl	402fc8 <__retarget_lock_acquire_recursive>
  403fe8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403fec:	2b00      	cmp	r3, #0
  403fee:	d1bb      	bne.n	403f68 <_fclose_r+0x28>
  403ff0:	6e66      	ldr	r6, [r4, #100]	; 0x64
  403ff2:	f016 0601 	ands.w	r6, r6, #1
  403ff6:	d1b1      	bne.n	403f5c <_fclose_r+0x1c>
  403ff8:	6da0      	ldr	r0, [r4, #88]	; 0x58
  403ffa:	f7fe ffe7 	bl	402fcc <__retarget_lock_release_recursive>
  403ffe:	4630      	mov	r0, r6
  404000:	bd70      	pop	{r4, r5, r6, pc}
  404002:	bf00      	nop

00404004 <_fstat_r>:
  404004:	b538      	push	{r3, r4, r5, lr}
  404006:	460b      	mov	r3, r1
  404008:	4c07      	ldr	r4, [pc, #28]	; (404028 <_fstat_r+0x24>)
  40400a:	4605      	mov	r5, r0
  40400c:	4611      	mov	r1, r2
  40400e:	4618      	mov	r0, r3
  404010:	2300      	movs	r3, #0
  404012:	6023      	str	r3, [r4, #0]
  404014:	f7fc fe4f 	bl	400cb6 <_fstat>
  404018:	1c43      	adds	r3, r0, #1
  40401a:	d000      	beq.n	40401e <_fstat_r+0x1a>
  40401c:	bd38      	pop	{r3, r4, r5, pc}
  40401e:	6823      	ldr	r3, [r4, #0]
  404020:	2b00      	cmp	r3, #0
  404022:	d0fb      	beq.n	40401c <_fstat_r+0x18>
  404024:	602b      	str	r3, [r5, #0]
  404026:	bd38      	pop	{r3, r4, r5, pc}
  404028:	20400ad8 	.word	0x20400ad8

0040402c <_isatty_r>:
  40402c:	b538      	push	{r3, r4, r5, lr}
  40402e:	4c07      	ldr	r4, [pc, #28]	; (40404c <_isatty_r+0x20>)
  404030:	2300      	movs	r3, #0
  404032:	4605      	mov	r5, r0
  404034:	4608      	mov	r0, r1
  404036:	6023      	str	r3, [r4, #0]
  404038:	f7fc fe42 	bl	400cc0 <_isatty>
  40403c:	1c43      	adds	r3, r0, #1
  40403e:	d000      	beq.n	404042 <_isatty_r+0x16>
  404040:	bd38      	pop	{r3, r4, r5, pc}
  404042:	6823      	ldr	r3, [r4, #0]
  404044:	2b00      	cmp	r3, #0
  404046:	d0fb      	beq.n	404040 <_isatty_r+0x14>
  404048:	602b      	str	r3, [r5, #0]
  40404a:	bd38      	pop	{r3, r4, r5, pc}
  40404c:	20400ad8 	.word	0x20400ad8

00404050 <_lseek_r>:
  404050:	b570      	push	{r4, r5, r6, lr}
  404052:	460d      	mov	r5, r1
  404054:	4c08      	ldr	r4, [pc, #32]	; (404078 <_lseek_r+0x28>)
  404056:	4611      	mov	r1, r2
  404058:	4606      	mov	r6, r0
  40405a:	461a      	mov	r2, r3
  40405c:	4628      	mov	r0, r5
  40405e:	2300      	movs	r3, #0
  404060:	6023      	str	r3, [r4, #0]
  404062:	f7fc fe2f 	bl	400cc4 <_lseek>
  404066:	1c43      	adds	r3, r0, #1
  404068:	d000      	beq.n	40406c <_lseek_r+0x1c>
  40406a:	bd70      	pop	{r4, r5, r6, pc}
  40406c:	6823      	ldr	r3, [r4, #0]
  40406e:	2b00      	cmp	r3, #0
  404070:	d0fb      	beq.n	40406a <_lseek_r+0x1a>
  404072:	6033      	str	r3, [r6, #0]
  404074:	bd70      	pop	{r4, r5, r6, pc}
  404076:	bf00      	nop
  404078:	20400ad8 	.word	0x20400ad8

0040407c <_read_r>:
  40407c:	b570      	push	{r4, r5, r6, lr}
  40407e:	460d      	mov	r5, r1
  404080:	4c08      	ldr	r4, [pc, #32]	; (4040a4 <_read_r+0x28>)
  404082:	4611      	mov	r1, r2
  404084:	4606      	mov	r6, r0
  404086:	461a      	mov	r2, r3
  404088:	4628      	mov	r0, r5
  40408a:	2300      	movs	r3, #0
  40408c:	6023      	str	r3, [r4, #0]
  40408e:	f7fc f8d9 	bl	400244 <_read>
  404092:	1c43      	adds	r3, r0, #1
  404094:	d000      	beq.n	404098 <_read_r+0x1c>
  404096:	bd70      	pop	{r4, r5, r6, pc}
  404098:	6823      	ldr	r3, [r4, #0]
  40409a:	2b00      	cmp	r3, #0
  40409c:	d0fb      	beq.n	404096 <_read_r+0x1a>
  40409e:	6033      	str	r3, [r6, #0]
  4040a0:	bd70      	pop	{r4, r5, r6, pc}
  4040a2:	bf00      	nop
  4040a4:	20400ad8 	.word	0x20400ad8

004040a8 <__aeabi_uldivmod>:
  4040a8:	b953      	cbnz	r3, 4040c0 <__aeabi_uldivmod+0x18>
  4040aa:	b94a      	cbnz	r2, 4040c0 <__aeabi_uldivmod+0x18>
  4040ac:	2900      	cmp	r1, #0
  4040ae:	bf08      	it	eq
  4040b0:	2800      	cmpeq	r0, #0
  4040b2:	bf1c      	itt	ne
  4040b4:	f04f 31ff 	movne.w	r1, #4294967295
  4040b8:	f04f 30ff 	movne.w	r0, #4294967295
  4040bc:	f000 b97a 	b.w	4043b4 <__aeabi_idiv0>
  4040c0:	f1ad 0c08 	sub.w	ip, sp, #8
  4040c4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  4040c8:	f000 f806 	bl	4040d8 <__udivmoddi4>
  4040cc:	f8dd e004 	ldr.w	lr, [sp, #4]
  4040d0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4040d4:	b004      	add	sp, #16
  4040d6:	4770      	bx	lr

004040d8 <__udivmoddi4>:
  4040d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4040dc:	468c      	mov	ip, r1
  4040de:	460d      	mov	r5, r1
  4040e0:	4604      	mov	r4, r0
  4040e2:	9e08      	ldr	r6, [sp, #32]
  4040e4:	2b00      	cmp	r3, #0
  4040e6:	d151      	bne.n	40418c <__udivmoddi4+0xb4>
  4040e8:	428a      	cmp	r2, r1
  4040ea:	4617      	mov	r7, r2
  4040ec:	d96d      	bls.n	4041ca <__udivmoddi4+0xf2>
  4040ee:	fab2 fe82 	clz	lr, r2
  4040f2:	f1be 0f00 	cmp.w	lr, #0
  4040f6:	d00b      	beq.n	404110 <__udivmoddi4+0x38>
  4040f8:	f1ce 0c20 	rsb	ip, lr, #32
  4040fc:	fa01 f50e 	lsl.w	r5, r1, lr
  404100:	fa20 fc0c 	lsr.w	ip, r0, ip
  404104:	fa02 f70e 	lsl.w	r7, r2, lr
  404108:	ea4c 0c05 	orr.w	ip, ip, r5
  40410c:	fa00 f40e 	lsl.w	r4, r0, lr
  404110:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  404114:	0c25      	lsrs	r5, r4, #16
  404116:	fbbc f8fa 	udiv	r8, ip, sl
  40411a:	fa1f f987 	uxth.w	r9, r7
  40411e:	fb0a cc18 	mls	ip, sl, r8, ip
  404122:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  404126:	fb08 f309 	mul.w	r3, r8, r9
  40412a:	42ab      	cmp	r3, r5
  40412c:	d90a      	bls.n	404144 <__udivmoddi4+0x6c>
  40412e:	19ed      	adds	r5, r5, r7
  404130:	f108 32ff 	add.w	r2, r8, #4294967295
  404134:	f080 8123 	bcs.w	40437e <__udivmoddi4+0x2a6>
  404138:	42ab      	cmp	r3, r5
  40413a:	f240 8120 	bls.w	40437e <__udivmoddi4+0x2a6>
  40413e:	f1a8 0802 	sub.w	r8, r8, #2
  404142:	443d      	add	r5, r7
  404144:	1aed      	subs	r5, r5, r3
  404146:	b2a4      	uxth	r4, r4
  404148:	fbb5 f0fa 	udiv	r0, r5, sl
  40414c:	fb0a 5510 	mls	r5, sl, r0, r5
  404150:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  404154:	fb00 f909 	mul.w	r9, r0, r9
  404158:	45a1      	cmp	r9, r4
  40415a:	d909      	bls.n	404170 <__udivmoddi4+0x98>
  40415c:	19e4      	adds	r4, r4, r7
  40415e:	f100 33ff 	add.w	r3, r0, #4294967295
  404162:	f080 810a 	bcs.w	40437a <__udivmoddi4+0x2a2>
  404166:	45a1      	cmp	r9, r4
  404168:	f240 8107 	bls.w	40437a <__udivmoddi4+0x2a2>
  40416c:	3802      	subs	r0, #2
  40416e:	443c      	add	r4, r7
  404170:	eba4 0409 	sub.w	r4, r4, r9
  404174:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  404178:	2100      	movs	r1, #0
  40417a:	2e00      	cmp	r6, #0
  40417c:	d061      	beq.n	404242 <__udivmoddi4+0x16a>
  40417e:	fa24 f40e 	lsr.w	r4, r4, lr
  404182:	2300      	movs	r3, #0
  404184:	6034      	str	r4, [r6, #0]
  404186:	6073      	str	r3, [r6, #4]
  404188:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40418c:	428b      	cmp	r3, r1
  40418e:	d907      	bls.n	4041a0 <__udivmoddi4+0xc8>
  404190:	2e00      	cmp	r6, #0
  404192:	d054      	beq.n	40423e <__udivmoddi4+0x166>
  404194:	2100      	movs	r1, #0
  404196:	e886 0021 	stmia.w	r6, {r0, r5}
  40419a:	4608      	mov	r0, r1
  40419c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4041a0:	fab3 f183 	clz	r1, r3
  4041a4:	2900      	cmp	r1, #0
  4041a6:	f040 808e 	bne.w	4042c6 <__udivmoddi4+0x1ee>
  4041aa:	42ab      	cmp	r3, r5
  4041ac:	d302      	bcc.n	4041b4 <__udivmoddi4+0xdc>
  4041ae:	4282      	cmp	r2, r0
  4041b0:	f200 80fa 	bhi.w	4043a8 <__udivmoddi4+0x2d0>
  4041b4:	1a84      	subs	r4, r0, r2
  4041b6:	eb65 0503 	sbc.w	r5, r5, r3
  4041ba:	2001      	movs	r0, #1
  4041bc:	46ac      	mov	ip, r5
  4041be:	2e00      	cmp	r6, #0
  4041c0:	d03f      	beq.n	404242 <__udivmoddi4+0x16a>
  4041c2:	e886 1010 	stmia.w	r6, {r4, ip}
  4041c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4041ca:	b912      	cbnz	r2, 4041d2 <__udivmoddi4+0xfa>
  4041cc:	2701      	movs	r7, #1
  4041ce:	fbb7 f7f2 	udiv	r7, r7, r2
  4041d2:	fab7 fe87 	clz	lr, r7
  4041d6:	f1be 0f00 	cmp.w	lr, #0
  4041da:	d134      	bne.n	404246 <__udivmoddi4+0x16e>
  4041dc:	1beb      	subs	r3, r5, r7
  4041de:	0c3a      	lsrs	r2, r7, #16
  4041e0:	fa1f fc87 	uxth.w	ip, r7
  4041e4:	2101      	movs	r1, #1
  4041e6:	fbb3 f8f2 	udiv	r8, r3, r2
  4041ea:	0c25      	lsrs	r5, r4, #16
  4041ec:	fb02 3318 	mls	r3, r2, r8, r3
  4041f0:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  4041f4:	fb0c f308 	mul.w	r3, ip, r8
  4041f8:	42ab      	cmp	r3, r5
  4041fa:	d907      	bls.n	40420c <__udivmoddi4+0x134>
  4041fc:	19ed      	adds	r5, r5, r7
  4041fe:	f108 30ff 	add.w	r0, r8, #4294967295
  404202:	d202      	bcs.n	40420a <__udivmoddi4+0x132>
  404204:	42ab      	cmp	r3, r5
  404206:	f200 80d1 	bhi.w	4043ac <__udivmoddi4+0x2d4>
  40420a:	4680      	mov	r8, r0
  40420c:	1aed      	subs	r5, r5, r3
  40420e:	b2a3      	uxth	r3, r4
  404210:	fbb5 f0f2 	udiv	r0, r5, r2
  404214:	fb02 5510 	mls	r5, r2, r0, r5
  404218:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  40421c:	fb0c fc00 	mul.w	ip, ip, r0
  404220:	45a4      	cmp	ip, r4
  404222:	d907      	bls.n	404234 <__udivmoddi4+0x15c>
  404224:	19e4      	adds	r4, r4, r7
  404226:	f100 33ff 	add.w	r3, r0, #4294967295
  40422a:	d202      	bcs.n	404232 <__udivmoddi4+0x15a>
  40422c:	45a4      	cmp	ip, r4
  40422e:	f200 80b8 	bhi.w	4043a2 <__udivmoddi4+0x2ca>
  404232:	4618      	mov	r0, r3
  404234:	eba4 040c 	sub.w	r4, r4, ip
  404238:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  40423c:	e79d      	b.n	40417a <__udivmoddi4+0xa2>
  40423e:	4631      	mov	r1, r6
  404240:	4630      	mov	r0, r6
  404242:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404246:	f1ce 0420 	rsb	r4, lr, #32
  40424a:	fa05 f30e 	lsl.w	r3, r5, lr
  40424e:	fa07 f70e 	lsl.w	r7, r7, lr
  404252:	fa20 f804 	lsr.w	r8, r0, r4
  404256:	0c3a      	lsrs	r2, r7, #16
  404258:	fa25 f404 	lsr.w	r4, r5, r4
  40425c:	ea48 0803 	orr.w	r8, r8, r3
  404260:	fbb4 f1f2 	udiv	r1, r4, r2
  404264:	ea4f 4518 	mov.w	r5, r8, lsr #16
  404268:	fb02 4411 	mls	r4, r2, r1, r4
  40426c:	fa1f fc87 	uxth.w	ip, r7
  404270:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  404274:	fb01 f30c 	mul.w	r3, r1, ip
  404278:	42ab      	cmp	r3, r5
  40427a:	fa00 f40e 	lsl.w	r4, r0, lr
  40427e:	d909      	bls.n	404294 <__udivmoddi4+0x1bc>
  404280:	19ed      	adds	r5, r5, r7
  404282:	f101 30ff 	add.w	r0, r1, #4294967295
  404286:	f080 808a 	bcs.w	40439e <__udivmoddi4+0x2c6>
  40428a:	42ab      	cmp	r3, r5
  40428c:	f240 8087 	bls.w	40439e <__udivmoddi4+0x2c6>
  404290:	3902      	subs	r1, #2
  404292:	443d      	add	r5, r7
  404294:	1aeb      	subs	r3, r5, r3
  404296:	fa1f f588 	uxth.w	r5, r8
  40429a:	fbb3 f0f2 	udiv	r0, r3, r2
  40429e:	fb02 3310 	mls	r3, r2, r0, r3
  4042a2:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  4042a6:	fb00 f30c 	mul.w	r3, r0, ip
  4042aa:	42ab      	cmp	r3, r5
  4042ac:	d907      	bls.n	4042be <__udivmoddi4+0x1e6>
  4042ae:	19ed      	adds	r5, r5, r7
  4042b0:	f100 38ff 	add.w	r8, r0, #4294967295
  4042b4:	d26f      	bcs.n	404396 <__udivmoddi4+0x2be>
  4042b6:	42ab      	cmp	r3, r5
  4042b8:	d96d      	bls.n	404396 <__udivmoddi4+0x2be>
  4042ba:	3802      	subs	r0, #2
  4042bc:	443d      	add	r5, r7
  4042be:	1aeb      	subs	r3, r5, r3
  4042c0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  4042c4:	e78f      	b.n	4041e6 <__udivmoddi4+0x10e>
  4042c6:	f1c1 0720 	rsb	r7, r1, #32
  4042ca:	fa22 f807 	lsr.w	r8, r2, r7
  4042ce:	408b      	lsls	r3, r1
  4042d0:	fa05 f401 	lsl.w	r4, r5, r1
  4042d4:	ea48 0303 	orr.w	r3, r8, r3
  4042d8:	fa20 fe07 	lsr.w	lr, r0, r7
  4042dc:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  4042e0:	40fd      	lsrs	r5, r7
  4042e2:	ea4e 0e04 	orr.w	lr, lr, r4
  4042e6:	fbb5 f9fc 	udiv	r9, r5, ip
  4042ea:	ea4f 441e 	mov.w	r4, lr, lsr #16
  4042ee:	fb0c 5519 	mls	r5, ip, r9, r5
  4042f2:	fa1f f883 	uxth.w	r8, r3
  4042f6:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  4042fa:	fb09 f408 	mul.w	r4, r9, r8
  4042fe:	42ac      	cmp	r4, r5
  404300:	fa02 f201 	lsl.w	r2, r2, r1
  404304:	fa00 fa01 	lsl.w	sl, r0, r1
  404308:	d908      	bls.n	40431c <__udivmoddi4+0x244>
  40430a:	18ed      	adds	r5, r5, r3
  40430c:	f109 30ff 	add.w	r0, r9, #4294967295
  404310:	d243      	bcs.n	40439a <__udivmoddi4+0x2c2>
  404312:	42ac      	cmp	r4, r5
  404314:	d941      	bls.n	40439a <__udivmoddi4+0x2c2>
  404316:	f1a9 0902 	sub.w	r9, r9, #2
  40431a:	441d      	add	r5, r3
  40431c:	1b2d      	subs	r5, r5, r4
  40431e:	fa1f fe8e 	uxth.w	lr, lr
  404322:	fbb5 f0fc 	udiv	r0, r5, ip
  404326:	fb0c 5510 	mls	r5, ip, r0, r5
  40432a:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  40432e:	fb00 f808 	mul.w	r8, r0, r8
  404332:	45a0      	cmp	r8, r4
  404334:	d907      	bls.n	404346 <__udivmoddi4+0x26e>
  404336:	18e4      	adds	r4, r4, r3
  404338:	f100 35ff 	add.w	r5, r0, #4294967295
  40433c:	d229      	bcs.n	404392 <__udivmoddi4+0x2ba>
  40433e:	45a0      	cmp	r8, r4
  404340:	d927      	bls.n	404392 <__udivmoddi4+0x2ba>
  404342:	3802      	subs	r0, #2
  404344:	441c      	add	r4, r3
  404346:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  40434a:	eba4 0408 	sub.w	r4, r4, r8
  40434e:	fba0 8902 	umull	r8, r9, r0, r2
  404352:	454c      	cmp	r4, r9
  404354:	46c6      	mov	lr, r8
  404356:	464d      	mov	r5, r9
  404358:	d315      	bcc.n	404386 <__udivmoddi4+0x2ae>
  40435a:	d012      	beq.n	404382 <__udivmoddi4+0x2aa>
  40435c:	b156      	cbz	r6, 404374 <__udivmoddi4+0x29c>
  40435e:	ebba 030e 	subs.w	r3, sl, lr
  404362:	eb64 0405 	sbc.w	r4, r4, r5
  404366:	fa04 f707 	lsl.w	r7, r4, r7
  40436a:	40cb      	lsrs	r3, r1
  40436c:	431f      	orrs	r7, r3
  40436e:	40cc      	lsrs	r4, r1
  404370:	6037      	str	r7, [r6, #0]
  404372:	6074      	str	r4, [r6, #4]
  404374:	2100      	movs	r1, #0
  404376:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40437a:	4618      	mov	r0, r3
  40437c:	e6f8      	b.n	404170 <__udivmoddi4+0x98>
  40437e:	4690      	mov	r8, r2
  404380:	e6e0      	b.n	404144 <__udivmoddi4+0x6c>
  404382:	45c2      	cmp	sl, r8
  404384:	d2ea      	bcs.n	40435c <__udivmoddi4+0x284>
  404386:	ebb8 0e02 	subs.w	lr, r8, r2
  40438a:	eb69 0503 	sbc.w	r5, r9, r3
  40438e:	3801      	subs	r0, #1
  404390:	e7e4      	b.n	40435c <__udivmoddi4+0x284>
  404392:	4628      	mov	r0, r5
  404394:	e7d7      	b.n	404346 <__udivmoddi4+0x26e>
  404396:	4640      	mov	r0, r8
  404398:	e791      	b.n	4042be <__udivmoddi4+0x1e6>
  40439a:	4681      	mov	r9, r0
  40439c:	e7be      	b.n	40431c <__udivmoddi4+0x244>
  40439e:	4601      	mov	r1, r0
  4043a0:	e778      	b.n	404294 <__udivmoddi4+0x1bc>
  4043a2:	3802      	subs	r0, #2
  4043a4:	443c      	add	r4, r7
  4043a6:	e745      	b.n	404234 <__udivmoddi4+0x15c>
  4043a8:	4608      	mov	r0, r1
  4043aa:	e708      	b.n	4041be <__udivmoddi4+0xe6>
  4043ac:	f1a8 0802 	sub.w	r8, r8, #2
  4043b0:	443d      	add	r5, r7
  4043b2:	e72b      	b.n	40420c <__udivmoddi4+0x134>

004043b4 <__aeabi_idiv0>:
  4043b4:	4770      	bx	lr
  4043b6:	bf00      	nop

004043b8 <gc_us_sine_data>:
  4043b8:	0000 0080 0100 017f 01fd 0278 02f1 0367     ..........x...g.
  4043c8:	03da 0449 04b3 0519 0579 05d4 0629 0678     ..I.....y...).x.
  4043d8:	06c0 0702 073c 076f 079b 07bf 07db 07ef     ....<.o.........
  4043e8:	07fb 07ff 07fb 07ef 07db 07bf 079b 076f     ..............o.
  4043f8:	073c 0702 06c0 0678 0629 05d4 0579 0519     <.....x.)...y...
  404408:	04b3 0449 03da 0367 02f1 0278 01fd 017f     ..I...g...x.....
  404418:	0100 0080 0000 ff80 ff00 fe81 fe03 fd88     ................
  404428:	fd0f fc99 fc26 fbb7 fb4d fae7 fa87 fa2c     ....&...M.....,.
  404438:	f9d7 f988 f940 f8fe f8c4 f891 f865 f841     ....@.......e.A.
  404448:	f825 f811 f805 f801 f805 f811 f825 f841     %...........%.A.
  404458:	f865 f891 f8c4 f8fe f940 f988 f9d7 fa2c     e.......@.....,.
  404468:	fa87 fae7 fb4d fbb7 fc26 fc99 fd0f fd88     ....M...&.......
  404478:	fe03 fe81 ff00 ff80 5153 4155 4552 0000     ........SQUARE..
  404488:	4953 454e 0000 0000 2d2d 4420 4341 5320     SINE....-- DAC S
  404498:	6e69 7765 7661 2065 7845 6d61 6c70 2065     inewave Example 
  4044a8:	2d2d 0a0d 2d2d 5320 4d41 3745 2d30 5058     --..-- SAME70-XP
  4044b8:	444c 2d20 0d2d 2d0a 202d 6f43 706d 6c69     LD --..-- Compil
  4044c8:	6465 203a 6553 2070 3831 3220 3230 2033     ed: Sep 18 2023 
  4044d8:	3631 353a 3a31 3431 2d20 0d2d 0000 0000     16:51:14 --.....
  4044e8:	3d3d 3d3d 3d3d 3d3d 4d20 6e65 2075 6843     ======== Menu Ch
  4044f8:	696f 6563 2073 6f66 2072 6874 7369 6520     oices for this e
  404508:	6178 706d 656c 3d20 3d3d 3d3d 3d3d 0d3d     xample ========.
  404518:	0000 0000 2d2d 3020 203a 6553 2074 7266     ....-- 0: Set fr
  404528:	7165 6575 636e 2879 6425 7a48 252d 6b64     equency(%dHz-%dk
  404538:	7a48 2e29 0d0a 0000 2d2d 3120 203a 6553     Hz).....-- 1: Se
  404548:	2074 6d61 6c70 7469 6475 2865 6425 252d     t amplitude(%d-%
  404558:	2964 0a2e 000d 0000 2d2d 6920 203a 6944     d)......-- i: Di
  404568:	7073 616c 2079 7270 7365 6e65 2074 7266     splay present fr
  404578:	7165 6575 636e 2079 6e61 2064 6d61 6c70     equency and ampl
  404588:	7469 6475 2e65 0d0a 2d2d 7720 203a 7753     itude...-- w: Sw
  404598:	7469 6863 7420 206f 7566 6c6c 6120 706d     itch to full amp
  4045a8:	696c 7574 6564 7320 7571 7261 2065 6177     litude square wa
  4045b8:	6576 6f20 2072 6162 6b63 0a2e 2d0d 202d     ve or back...-- 
  4045c8:	3a6d 4420 7369 6c70 7961 7420 6968 2073     m: Display this 
  4045d8:	656d 756e 0a2e 2d0d 2d2d 2d2d 2d2d 2d2d     menu...---------
  4045e8:	2d2d 202d 7543 7272 6e65 2074 6f63 666e     --- Current conf
  4045f8:	6769 7275 7461 6f69 206e 2d2d 2d2d 2d2d     iguration ------
  404608:	2d2d 2d2d 2d2d 000d 2d2d 4420 4341 2043     ------..-- DACC 
  404618:	6863 6e61 656e 3a6c 2509 0a64 000d 0000     channel:.%d.....
  404628:	2d2d 4120 706d 696c 7574 6564 2020 3a20     -- Amplitude   :
  404638:	2509 646c 0d0a 0000 2d2d 4620 6572 7571     .%ld....-- Frequ
  404648:	6e65 7963 2020 3a20 2509 756c 0d0a 0000     ency   :.%lu....
  404658:	2d2d 5720 7661 2065 2020 2020 2020 3a20     -- Wave        :
  404668:	2509 0a73 000d 0000 3d3d 3d3d 3d3d 3d3d     .%s.....========
  404678:	3d3d 3d3d 3d3d 3d3d 3d3d 3d3d 3d3d 3d3d     ================
  404688:	3d3d 3d3d 3d3d 3d3d 3d3d 3d3d 3d3d 3d3d     ================
  404698:	3d3d 3d3d 3d3d 0d3d 0000 0000               =======.....

004046a4 <_global_impure_ptr>:
  4046a4:	0010 2040 000a 0000 3130 3332 3534 3736     ..@ ....01234567
  4046b4:	3938 4241 4443 4645 0000 0000 3130 3332     89ABCDEF....0123
  4046c4:	3534 3736 3938 6261 6463 6665 0000 0000     456789abcdef....
  4046d4:	6e28 6c75 296c 0000                         (null)..

004046dc <blanks.7217>:
  4046dc:	2020 2020 2020 2020 2020 2020 2020 2020                     

004046ec <zeroes.7218>:
  4046ec:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  4046fc:	0043 0000 4f50 4953 0058 0000 002e 0000     C...POSIX.......

0040470c <_ctype_>:
  40470c:	2000 2020 2020 2020 2020 2828 2828 2028     .         ((((( 
  40471c:	2020 2020 2020 2020 2020 2020 2020 2020                     
  40472c:	8820 1010 1010 1010 1010 1010 1010 1010      ...............
  40473c:	0410 0404 0404 0404 0404 1004 1010 1010     ................
  40474c:	1010 4141 4141 4141 0101 0101 0101 0101     ..AAAAAA........
  40475c:	0101 0101 0101 0101 0101 0101 1010 1010     ................
  40476c:	1010 4242 4242 4242 0202 0202 0202 0202     ..BBBBBB........
  40477c:	0202 0202 0202 0202 0202 0202 1010 1010     ................
  40478c:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
	...

00404810 <_init>:
  404810:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404812:	bf00      	nop
  404814:	bcf8      	pop	{r3, r4, r5, r6, r7}
  404816:	bc08      	pop	{r3}
  404818:	469e      	mov	lr, r3
  40481a:	4770      	bx	lr

0040481c <__init_array_start>:
  40481c:	00402639 	.word	0x00402639

00404820 <__frame_dummy_init_array_entry>:
  404820:	0040018d                                ..@.

00404824 <_fini>:
  404824:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404826:	bf00      	nop
  404828:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40482a:	bc08      	pop	{r3}
  40482c:	469e      	mov	lr, r3
  40482e:	4770      	bx	lr

00404830 <__fini_array_start>:
  404830:	00400169 	.word	0x00400169
