$date
	Thu Sep 29 17:22:01 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1fs
$end
$scope module test $end
$var wire 1 ! fire $end
$var wire 1 " clk $end
$var reg 4 # data [3:0] $end
$var reg 1 $ en $end
$var reg 1 % end_evnt $end
$var reg 1 & reset_n $end
$var reg 1 ' start_evnt $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
0&
0%
0$
b0 #
0"
x!
$end
#10000000
1'
1$
1"
#15000000
0"
#20000000
0!
0'
1"
#25000000
0"
#30000000
b1000 #
1"
#35000000
0"
#40000000
1%
1"
#45000000
0"
#50000000
0%
1"
#55000000
0"
#60000000
1&
1"
#65000000
0"
#70000000
1"
#75000000
0"
#80000000
b101 #
1"
#85000000
0"
#90000000
1"
#95000000
0"
#100000000
1'
1"
#105000000
0"
#110000000
1"
#115000000
0"
#120000000
0'
1"
#125000000
0"
#130000000
1!
b1010 #
1"
#135000000
0"
#140000000
0!
1"
#145000000
0"
#150000000
1!
b1000 #
1"
#155000000
0"
#160000000
0!
1"
#165000000
0"
#170000000
1%
1"
#175000000
0"
#180000000
1'
0%
1"
#185000000
0"
#190000000
0'
1"
#195000000
0"
#200000000
1!
b111x #
1"
#205000000
0"
#210000000
0!
1"
#215000000
0"
#220000000
1%
1"
#225000000
0"
#230000000
1'
0%
1"
#235000000
0"
#240000000
0'
1"
#245000000
0"
#250000000
b11z0 #
1"
#255000000
0"
#260000000
1"
#265000000
0"
#270000000
1%
1"
#275000000
0"
#280000000
0%
1"
#285000000
0"
#290000000
1"
#295000000
0"
#300000000
1"
#305000000
0"
#310000000
1"
