
---------- Begin Simulation Statistics ----------
final_tick                               1147019283000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 696622                       # Simulator instruction rate (inst/s)
host_mem_usage                                4563424                       # Number of bytes of host memory used
host_op_rate                                  1059638                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1866.15                       # Real time elapsed on the host
host_tick_rate                               45582694                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1300000002                       # Number of instructions simulated
sim_ops                                    1977442352                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.085064                       # Number of seconds simulated
sim_ticks                                 85064094000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        86598                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        173303                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect        68929                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     12493482                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits      8193039                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups      8223227                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses        30188                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      12652043                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS         82431                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted         6656                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       402614376                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      200086706                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts        68938                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         12093471                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     27173973                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts      3609304                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    250000000                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    378875931                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    169614327                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     2.233750                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.947069                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0     70320295     41.46%     41.46% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     42192639     24.88%     66.33% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2      2447233      1.44%     67.78% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     11773996      6.94%     74.72% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      8501213      5.01%     79.73% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      1523319      0.90%     80.63% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      2318006      1.37%     82.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      3363653      1.98%     83.98% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     27173973     16.02%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    169614327                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts           936085                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls        63846                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       378159233                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           107274542                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass        75958      0.02%      0.02% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    232487732     61.36%     61.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult       101440      0.03%     61.41% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0      0.00%     61.41% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd        38646      0.01%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu        50612      0.01%     61.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     61.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt        58968      0.02%     61.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc       173446      0.05%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd       129236      0.03%     61.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp           37      0.00%     61.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt       193257      0.05%     61.58% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv        25397      0.01%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult        13100      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    107077157     28.26%     89.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     38252946     10.10%     99.95% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead       197385      0.05%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite          614      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    378875931                       # Class of committed instruction
system.switch_cpus_1.commit.refs            145528102                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         250000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           378875931                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.680513                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.680513                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    109760609                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts    383514389                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       10376471                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles        32559603                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles        72194                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     17358269                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         107799602                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses                1378                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          38316233                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses               11460                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches          12652043                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        19543886                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           150477459                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes         9555                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles           10                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts            253555356                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles           88                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles           56                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles        144388                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.074368                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     19577350                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      8275470                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.490378                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    170127157                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.263898                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.314476                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      107812958     63.37%     63.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1        4239428      2.49%     65.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2        2371146      1.39%     67.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3        4914953      2.89%     70.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        7923995      4.66%     74.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        1193037      0.70%     75.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        1758526      1.03%     76.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        6093255      3.58%     80.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       33819859     19.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    170127157                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads         1890952                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes         947804                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                  1031                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts        88417                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       12196543                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           2.240057                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          146159562                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         38316216                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles        813828                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    107924003                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts          420                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts          626                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     38393683                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    382485096                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    107843346                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       137334                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    381096776                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        21117                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     16651584                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles        72194                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     16692151                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked        11010                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      7022889                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses         1545                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation         3557                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads           25                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads       649436                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores       140114                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         3557                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        57068                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        31349                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       640220328                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           380908645                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.497819                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       318713641                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             2.238951                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            380955917                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      773995440                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     329384369                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.469480                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.469480                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass        90207      0.02%      0.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    233975912     61.37%     61.40% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult       103449      0.03%     61.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            0      0.00%     61.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd        49881      0.01%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt          125      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu        66445      0.02%     61.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     61.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt        61686      0.02%     61.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc       183165      0.05%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd       199295      0.05%     61.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp           40      0.00%     61.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt       227311      0.06%     61.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv        32911      0.01%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult        15541      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    107606282     28.23%     89.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     38318625     10.05%     99.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead       302229      0.08%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite         1007      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    381234111                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses       1206803                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads      2404204                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses      1170140                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes      1780807                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           1950212                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.005116                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu        204099     10.47%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            5      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            1      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd         2872      0.15%     10.61% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt         6629      0.34%     10.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      1734943     88.96%     99.91% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite         1573      0.08%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead           75      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite           15      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    381887313                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads    932214281                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    379738505                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes    384316845                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        382483851                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       381234111                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded         1245                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined      3609084                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        72895                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved         1245                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined      5932345                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    170127157                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     2.240877                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.170264                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0     58307489     34.27%     34.27% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     15285986      8.99%     43.26% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     26312215     15.47%     58.72% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     22216677     13.06%     71.78% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     19192179     11.28%     83.06% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     12362913      7.27%     90.33% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6      9400115      5.53%     95.86% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7      4706971      2.77%     98.62% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      2342612      1.38%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    170127157                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 2.240864                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          19543896                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                  26                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads      5224210                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      6364053                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    107924003                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     38393683                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     170753173                       # number of misc regfile reads
system.switch_cpus_1.numCycles              170128188                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles      19274513                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    527844130                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents      2080601                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       17737837                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     32015954                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      1618340                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   1356257027                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    383046302                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands    533363201                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles        42498797                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     50494771                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles        72194                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles     90543806                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps        5518947                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups      2313171                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups    777238659                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       101290151                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads          524925589                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes         765487834                       # The number of ROB writes
system.switch_cpus_1.timesIdled                    21                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests           24                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1500528                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1467                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2997215                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1467                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      1326537                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops        20301                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests      2651790                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops          20301                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                729                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        86199                       # Transaction distribution
system.membus.trans_dist::CleanEvict              394                       # Transaction distribution
system.membus.trans_dist::ReadExReq             85981                       # Transaction distribution
system.membus.trans_dist::ReadExResp            85981                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           729                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       260013                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       260013                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 260013                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     11066176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     11066176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11066176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             86710                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   86710    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               86710                       # Request fanout histogram
system.membus.reqLayer2.occupancy           542679000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy          472399500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1147019283000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1147019283000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1147019283000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1147019283000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1147019283000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1147019283000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1147019283000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            774179                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1448547                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           96                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          790574                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            3841                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           3841                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           722508                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          722508                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        774179                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          288                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4497455                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4497743                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        12288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    142269632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              142281920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          742530                       # Total snoops (count)
system.tol2bus.snoopTraffic                  46219200                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2243058                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000665                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.025774                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2241567     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1491      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2243058                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2225075500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2246807000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            144499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1147019283000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst           14                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data       171396                       # number of demand (read+write) hits
system.l2.demand_hits::total                   171410                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst           14                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data       171396                       # number of overall hits
system.l2.overall_hits::total                  171410                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst           82                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      1325195                       # number of demand (read+write) misses
system.l2.demand_misses::total                1325277                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst           82                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      1325195                       # number of overall misses
system.l2.overall_misses::total               1325277                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst      8116000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data  44560194500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      44568310500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst      8116000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data  44560194500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     44568310500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst           96                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      1496591                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1496687                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst           96                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      1496591                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1496687                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.854167                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.885476                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.885474                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.854167                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.885476                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.885474                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 98975.609756                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 33625.386830                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 33629.430300                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 98975.609756                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 33625.386830                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 33629.430300                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              722147                       # number of writebacks
system.l2.writebacks::total                    722147                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst           82                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      1325195                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1325277                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst           82                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      1325195                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1325277                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst      7296000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data  31308244500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  31315540500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst      7296000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data  31308244500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  31315540500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.854167                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.885476                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.885474                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.854167                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.885476                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.885474                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 88975.609756                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 23625.386830                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 23629.430300                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 88975.609756                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 23625.386830                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 23629.430300                       # average overall mshr miss latency
system.l2.replacements                         722229                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       726372                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           726372                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       726372                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       726372                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           96                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               96                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           96                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           96                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       603038                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        603038                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data         2594                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2594                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data         1247                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1247                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data         3841                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             3841                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.324655                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.324655                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data         1247                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1247                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data     20693500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     20693500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.324655                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.324655                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16594.627105                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16594.627105                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data         1632                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1632                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       720876                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              720876                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  27271329000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   27271329000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       722508                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            722508                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.997741                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.997741                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 37830.818338                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 37830.818338                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       720876                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         720876                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  20062569000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  20062569000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.997741                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.997741                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 27830.818338                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 27830.818338                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst           14                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.data       169764                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             169778                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst           82                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data       604319                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           604401                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst      8116000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data  17288865500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  17296981500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst           96                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data       774083                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         774179                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.854167                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.780690                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.780699                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 98975.609756                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 28608.839868                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 28618.386634                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst           82                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data       604319                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       604401                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst      7296000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data  11245675500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  11252971500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.854167                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.780690                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.780699                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 88975.609756                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 18608.839868                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 18618.386634                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1147019283000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4095.346415                       # Cycle average of tags in use
system.l2.tags.total_refs                     1777198                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    730563                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.432642                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4095.346415                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.999840                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999840                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4094                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          528                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3480                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           34                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999512                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  24703996                       # Number of tag accesses
system.l2.tags.data_accesses                 24703996                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1147019283000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.inst            8                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_1.data      1238559                       # number of demand (read+write) hits
system.l3.demand_hits::total                  1238567                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.inst            8                       # number of overall hits
system.l3.overall_hits::.switch_cpus_1.data      1238559                       # number of overall hits
system.l3.overall_hits::total                 1238567                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst           74                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data        86636                       # number of demand (read+write) misses
system.l3.demand_misses::total                  86710                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst           74                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data        86636                       # number of overall misses
system.l3.overall_misses::total                 86710                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst      6699500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data   7735951000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       7742650500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst      6699500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data   7735951000                       # number of overall miss cycles
system.l3.overall_miss_latency::total      7742650500                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst           82                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      1325195                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1325277                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst           82                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      1325195                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1325277                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst     0.902439                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.065376                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.065428                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst     0.902439                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.065376                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.065428                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 90533.783784                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 89292.568909                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 89293.628186                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 90533.783784                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 89292.568909                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 89293.628186                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks               86199                       # number of writebacks
system.l3.writebacks::total                     86199                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst           74                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data        86636                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             86710                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst           74                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data        86636                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            86710                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst      5811500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data   6696319000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   6702130500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst      5811500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data   6696319000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   6702130500                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst     0.902439                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.065376                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.065428                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst     0.902439                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.065376                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.065428                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 78533.783784                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 77292.568909                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 77293.628186                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 78533.783784                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 77292.568909                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 77293.628186                       # average overall mshr miss latency
system.l3.replacements                         106766                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks       722146                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           722146                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks       722146                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       722146                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks          100                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           100                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data         1247                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                 1247                       # number of UpgradeReq hits
system.l3.UpgradeReq_accesses::.switch_cpus_1.data         1247                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total             1247                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_hits::.switch_cpus_1.data       634895                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                634895                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data        85981                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               85981                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data   7676527000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    7676527000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data       720876                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            720876                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.119273                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.119273                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 89281.666880                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 89281.666880                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data        85981                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          85981                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data   6644755000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   6644755000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.119273                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.119273                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 77281.666880                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 77281.666880                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.inst            8                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::.switch_cpus_1.data       603664                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total             603672                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst           74                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data          655                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total              729                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst      6699500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data     59424000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total     66123500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst           82                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data       604319                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total         604401                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.902439                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.001084                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.001206                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 90533.783784                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 90723.664122                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 90704.389575                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst           74                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data          655                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total          729                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst      5811500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data     51564000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total     57375500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.902439                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.001084                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.001206                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 78533.783784                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 78723.664122                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 78704.389575                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1147019283000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                    10232690                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    139534                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                     73.334743                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks    1560.222399                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data     15954.059021                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data  4348.327398                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst    13.965765                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 10891.425417                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.047614                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.486879                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.132700                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000426                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.332380                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          821                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2         5685                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3         2226                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        23957                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  42535406                       # Number of tag accesses
system.l3.tags.data_accesses                 42535406                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1147019283000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp            604401                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       808345                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict          623687                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq            1247                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp           1247                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           720876                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          720876                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq        604401                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      3978314                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    131035072                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          106766                       # Total snoops (count)
system.tol3bus.snoopTraffic                   5516736                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          1433290                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.014164                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.118166                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                1412989     98.58%     98.58% # Request fanout histogram
system.tol3bus.snoop_fanout::1                  20301      1.42%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            1433290                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         2048041000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        1988539000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             2.3                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1147019283000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst         4736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data      5544704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5549440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst         4736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          4736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      5516736                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5516736                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst           74                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data        86636                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               86710                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        86199                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              86199                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst        55676                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data     65182661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              65238337                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst        55676                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            55676                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       64853874                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             64853874                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       64853874                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst        55676                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data     65182661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            130092210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     86172.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples        74.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples     83956.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.021081037500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5000                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5000                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              272882                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              81292                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       86710                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      86199                       # Number of write requests accepted
system.mem_ctrls.readBursts                     86710                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    86199                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2680                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    27                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              3427                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4499                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5565                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5034                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6306                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              6482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              6360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              6121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4405                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3521                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5652                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5394                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4531                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5789                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.24                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1580153500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  420150000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3155716000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     18804.64                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37554.64                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    41707                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   69414                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 49.63                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.55                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 86710                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                86199                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   83779                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     233                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        59046                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    184.420282                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   115.921847                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   219.774286                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        37263     63.11%     63.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         6881     11.65%     74.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5454      9.24%     84.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3428      5.81%     89.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1800      3.05%     92.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1316      2.23%     95.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1139      1.93%     97.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          939      1.59%     98.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          826      1.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        59046                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.803400                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      9.454916                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1767     35.34%     35.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          3105     62.10%     97.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47            96      1.92%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            16      0.32%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             4      0.08%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             4      0.08%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            1      0.02%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            1      0.02%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            1      0.02%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            2      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::304-319            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5000                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.228600                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.192318                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.124364                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2126     42.52%     42.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               33      0.66%     43.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2489     49.78%     92.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              305      6.10%     99.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               33      0.66%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                8      0.16%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                5      0.10%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5000                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5377920                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  171520                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5513152                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5549440                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5516736                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        63.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        64.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     65.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     64.85                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.49                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.51                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   85080060000                       # Total gap between requests
system.mem_ctrls.avgGap                     492051.08                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst         4736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data      5373184                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      5513152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 55675.664987391741                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 63166299.049749471247                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 64811740.662282250822                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst           74                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data        86636                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        86199                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst      2763250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data   3152952750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2050055929250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     37341.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     36393.10                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  23782827.29                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    65.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            206538780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            109770375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           285193020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          217052820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6714327360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       8060202420                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      25877073120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        41470157895                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        487.516600                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  67038085000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2840240000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  15185769000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            215092500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            114309195                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           314781180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          232613640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6714327360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       8060700030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      25876654080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        41528477985                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        488.202202                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  67014053750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2840240000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  15209800250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1147019283000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1382793970                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     69165822                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     19543758                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1471503550                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1382793970                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     69165822                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     19543758                       # number of overall hits
system.cpu.icache.overall_hits::total      1471503550                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1944                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst          127                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2071                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1944                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst          127                       # number of overall misses
system.cpu.icache.overall_misses::total          2071                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst     10820000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10820000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst     10820000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10820000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1382795914                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     69165822                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     19543885                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1471505621                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1382795914                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     69165822                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     19543885                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1471505621                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 85196.850394                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5224.529213                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 85196.850394                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5224.529213                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          105                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    52.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1528                       # number of writebacks
system.cpu.icache.writebacks::total              1528                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst           31                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           31                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst           31                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           31                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst           96                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           96                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst           96                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           96                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst      8409000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      8409000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst      8409000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      8409000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000005                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000005                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 87593.750000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 87593.750000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 87593.750000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 87593.750000                       # average overall mshr miss latency
system.cpu.icache.replacements                   1528                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1382793970                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     69165822                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     19543758                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1471503550                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1944                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst          127                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2071                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst     10820000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10820000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1382795914                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     69165822                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     19543885                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1471505621                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 85196.850394                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5224.529213                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst           31                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           31                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst           96                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           96                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst      8409000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      8409000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 87593.750000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 87593.750000                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1147019283000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.980843                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1471505590                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2040                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          721326.269608                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   507.676810                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     4.304034                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991556                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.008406                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999963                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          511                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        5886024524                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       5886024524                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1147019283000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1147019283000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1147019283000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1147019283000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1147019283000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1147019283000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1147019283000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    572830860                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     28810504                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    136593412                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        738234776                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    572830860                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     28810504                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    136593412                       # number of overall hits
system.cpu.dcache.overall_hits::total       738234776                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6158969                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       314528                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      2435840                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8909337                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6158969                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       314528                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      2435840                       # number of overall misses
system.cpu.dcache.overall_misses::total       8909337                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  11150369000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data  65170642868                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  76321011868                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  11150369000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data  65170642868                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  76321011868                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    578989829                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     29125032                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    139029252                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    747144113                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    578989829                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     29125032                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    139029252                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    747144113                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010637                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.010799                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.017520                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011925                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010637                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.010799                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.017520                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011925                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 35451.117230                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 26754.894766                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  8566.407564                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 35451.117230                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 26754.894766                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  8566.407564                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       222574                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            3                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             12821                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    17.360112                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets            3                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      3765207                       # number of writebacks
system.cpu.dcache.writebacks::total           3765207                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data       936246                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       936246                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data       936246                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       936246                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       314528                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      1499594                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1814122                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       314528                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      1499594                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1814122                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  10835841000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data  48701700368                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  59537541368                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  10835841000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data  48701700368                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  59537541368                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.010799                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.010786                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002428                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.010799                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.010786                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002428                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 34451.117230                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 32476.590576                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 32818.929139                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 34451.117230                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 32476.590576                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 32818.929139                       # average overall mshr miss latency
system.cpu.dcache.replacements                7949707                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    423154037                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     21302592                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data     99066203                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       543522832                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3266661                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       167807                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      1709491                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       5143959                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   4444991500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data  35992547500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  40437539000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    426420698                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     21470399                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    100775694                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    548666791                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007661                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.007816                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.016963                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009375                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 26488.713224                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 21054.540504                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  7861.170550                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data       935408                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       935408                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       167807                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data       774083                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       941890                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   4277184500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data  20249954000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  24527138500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.007816                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.007681                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001717                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 25488.713224                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 26159.926003                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26040.342821                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    149676823                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      7507912                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     37527209                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      194711944                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2892308                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       146721                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data       726349                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3765378                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   6705377500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  29178095368                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  35883472868                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    152569131                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      7654633                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     38253558                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    198477322                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.018957                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.019168                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.018988                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.018971                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 45701.552607                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 40170.903199                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  9529.846105                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data          838                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          838                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       146721                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data       725511                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       872232                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   6558656500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  28451746368                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  35010402868                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.019168                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.018966                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004395                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 44701.552607                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 39216.147471                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 40138.865426                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1147019283000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.993591                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           746209205                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           7950219                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             93.860207                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   425.964847                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    48.094034                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data    37.934710                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.831963                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.093934                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.074091                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999987                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          101                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          393                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2996526671                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2996526671                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1147019283000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 952815049000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 194204234000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
