// Seed: 836037713
module module_0 #(
    parameter id_2 = 32'd82,
    parameter id_3 = 32'd40
) (
    id_1,
    _id_2,
    _id_3,
    id_4
);
  input wire id_4;
  input wire _id_3;
  inout wire _id_2;
  output wire id_1;
  wire id_5, id_6[!  id_2 : id_3], id_7;
endmodule
module module_1 #(
    parameter id_1 = 32'd68,
    parameter id_3 = 32'd31
) (
    input uwire id_0,
    input tri0  _id_1
);
  parameter id_3 = 1;
  logic id_4;
  ;
  logic id_5;
  ;
  logic [id_1 : id_3] id_6;
  ;
  module_0 modCall_1 (
      id_5,
      id_3,
      id_3,
      id_5
  );
endmodule
