#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x12779b010 .scope module, "cpu_run_tb" "cpu_run_tb" 2 3;
 .timescale -9 -12;
P_0x1277ae260 .param/l "ADDR_SIZE" 1 2 7, +C4<00000000000000000000000000000101>;
P_0x1277ae2a0 .param/l "END_PC" 1 2 9, +C4<00000000000000000000000000010110>;
P_0x1277ae2e0 .param/l "PC_BITS" 1 2 8, +C4<00000000000000000000000000010100>;
P_0x1277ae320 .param/l "REG_NUM" 1 2 6, +C4<00000000000000000000000000100000>;
P_0x1277ae360 .param/l "XLEN" 1 2 5, +C4<00000000000000000000000000100000>;
v0x1277ee090_0 .var "clk", 0 0;
v0x1277ee120_0 .var "curr_inst", 31 0;
v0x1277ee1b0_0 .var/i "cycles", 31 0;
v0x1277ee240_0 .var/i "i", 31 0;
v0x1277ee2d0_0 .var "rst", 0 0;
S_0x12779ad00 .scope module, "dut" "cpu" 2 19, 3 3 0, S_0x12779b010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
P_0x12777cd50 .param/l "ADDR_SIZE" 0 3 6, +C4<00000000000000000000000000000101>;
P_0x12777cd90 .param/l "PC_BITS" 0 3 7, +C4<00000000000000000000000000010100>;
P_0x12777cdd0 .param/l "REG_NUM" 0 3 5, +C4<00000000000000000000000000100000>;
P_0x12777ce10 .param/l "RESET_PC" 0 3 9, C4<00000000000000000000000000000000>;
P_0x12777ce50 .param/l "VPC_BITS" 0 3 8, +C4<00000000000000000000000000100000>;
P_0x12777ce90 .param/l "XLEN" 0 3 4, +C4<00000000000000000000000000100000>;
v0x1277e9cf0_0 .net "D_BP_taken", 0 0, L_0x1277f04d0;  1 drivers
v0x1277e9d80_0 .net "D_BP_target_pc", 31 0, L_0x1277f0540;  1 drivers
v0x1277e9e10_0 .net "D_a", 31 0, L_0x1277f89b0;  1 drivers
v0x1277e9ee0_0 .net "D_a2", 31 0, L_0x1277f86a0;  1 drivers
v0x1277e9fb0_0 .net "D_addi", 0 0, L_0x1277f23f0;  1 drivers
v0x1277ea0c0_0 .net "D_alu_op", 3 0, L_0x1277f4320;  1 drivers
v0x1277ea190_0 .net "D_b", 31 0, L_0x1277f8d50;  1 drivers
v0x1277ea260_0 .net "D_b2", 31 0, L_0x1277e36a0;  1 drivers
v0x1277ea330_0 .net "D_brn", 0 0, L_0x1277f2300;  1 drivers
v0x1277ea440_0 .net "D_byt", 0 0, L_0x1277f1c30;  1 drivers
v0x1277ea4d0_0 .net "D_imd", 10 0, L_0x1277f0a70;  1 drivers
v0x1277ea560_0 .net "D_inst", 31 0, v0x1277de580_0;  1 drivers
v0x1277ea630_0 .net "D_jlx", 0 0, L_0x1277f1d60;  1 drivers
v0x1277ea6c0_0 .net "D_jmp", 0 0, L_0x1277f1860;  1 drivers
v0x1277ea790_0 .net "D_ld", 0 0, L_0x1277f18d0;  1 drivers
v0x1277ea820_0 .net "D_mul", 0 0, L_0x1277f1e10;  1 drivers
v0x1277ea8b0_0 .net "D_opc", 5 0, L_0x1277f05b0;  1 drivers
v0x1277eaa40_0 .net "D_pc", 31 0, v0x1277de620_0;  1 drivers
v0x1277eaad0_0 .net "D_ra", 4 0, L_0x1277f0710;  1 drivers
v0x1277eab60_0 .net "D_rb", 4 0, L_0x1277f0830;  1 drivers
v0x1277eabf0_0 .net "D_rd", 4 0, L_0x1277f0950;  1 drivers
v0x1277eac80_0 .net "D_str", 0 0, L_0x1277f1b10;  1 drivers
v0x1277ead10_0 .net "D_we", 0 0, L_0x1277f1cd0;  1 drivers
v0x1277eada0_0 .net "Dc_mem_addr", 15 0, v0x1277d4f60_0;  1 drivers
v0x1277eae30_0 .net "Dc_mem_req", 0 0, v0x1277d5000_0;  1 drivers
v0x1277eaf00_0 .net "Dc_wb_addr", 15 0, v0x1277d5090_0;  1 drivers
v0x1277eafd0_0 .net "Dc_wb_we", 0 0, v0x1277d5120_0;  1 drivers
v0x1277eb060_0 .net "Dc_wb_wline", 127 0, v0x1277d51f0_0;  1 drivers
v0x1277eb130_0 .net "EX_BP_taken", 0 0, L_0x1277f9790;  1 drivers
v0x1277eb200_0 .net "EX_BP_target_pc", 31 0, L_0x1277f9c40;  1 drivers
v0x1277eb2d0_0 .net "EX_D_bp", 1 0, L_0x1277f6fe0;  1 drivers
v0x1277eb3a0_0 .net "EX_a", 31 0, L_0x1277f92f0;  1 drivers
v0x1277eb430_0 .net "EX_a2", 31 0, L_0x1277f93e0;  1 drivers
v0x1277ea940_0 .net "EX_alu_op", 3 0, L_0x1277f9630;  1 drivers
v0x1277eb6c0_0 .net "EX_alu_out", 31 0, v0x1277cec90_0;  1 drivers
v0x1277eb750_0 .net "EX_b", 31 0, L_0x1277f94d0;  1 drivers
v0x1277eb820_0 .net "EX_b2", 31 0, L_0x1277f9540;  1 drivers
v0x1277eb8b0_0 .net "EX_brn", 0 0, L_0x1277f96a0;  1 drivers
v0x1277eb940_0 .net "EX_byt", 0 0, L_0x1277f99a0;  1 drivers
v0x1277eba10_0 .net "EX_jlx", 0 0, v0x1277d3ed0_0;  1 drivers
v0x1277ebaa0_0 .net "EX_ld", 0 0, v0x1277d3f70_0;  1 drivers
v0x1277ebb30_0 .net "EX_mul", 0 0, v0x1277d4010_0;  1 drivers
v0x1277ebc00_0 .net "EX_pc", 31 0, L_0x1277f9cb0;  1 drivers
v0x1277ebcd0_0 .net "EX_rd", 4 0, v0x1277d4160_0;  1 drivers
v0x1277ebd60_0 .net "EX_str", 0 0, L_0x1277f9930;  1 drivers
v0x1277ebe30_0 .net "EX_taken", 0 0, v0x1277cefa0_0;  1 drivers
v0x1277ebec0_0 .net "EX_true_taken", 0 0, v0x1277cf040_0;  1 drivers
v0x1277ebf90_0 .net "EX_we", 0 0, v0x1277d42b0_0;  1 drivers
v0x1277ec020_0 .net "F_BP_taken", 0 0, L_0x1277eed60;  1 drivers
v0x1277ec0f0_0 .net "F_BP_target_pc", 31 0, L_0x1277ef0d0;  1 drivers
L_0x130040010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1277ec180_0 .net "F_admin", 0 0, L_0x130040010;  1 drivers
v0x1277ec210_0 .net "F_inst", 31 0, v0x1277def60_0;  1 drivers
v0x1277ec2e0_0 .net "F_mem_inst", 127 0, v0x1277e9240_0;  1 drivers
v0x1277ec3b0_0 .net "F_mem_valid", 0 0, v0x1277e92f0_0;  1 drivers
v0x1277ec480_0 .net "F_pc", 19 0, L_0x1277fad20;  1 drivers
v0x1277ec550_0 .net "F_pc_va", 31 0, v0x1277e3ac0_0;  1 drivers
v0x1277ec660_0 .net "F_ptw_pa", 7 0, v0x1277e46a0_0;  1 drivers
v0x1277ec6f0_0 .net "F_ptw_valid", 0 0, v0x1277e48f0_0;  1 drivers
v0x1277ec780_0 .net "F_stall", 0 0, v0x1277df1e0_0;  1 drivers
v0x1277ec850_0 .net "Ic_mem_addr", 15 0, v0x1277df2b0_0;  1 drivers
v0x1277ec920_0 .net "Ic_mem_req", 0 0, v0x1277df340_0;  1 drivers
v0x1277ec9f0_0 .net "Itlb_pa_request", 0 0, L_0x1277efe40;  1 drivers
v0x1277ecac0_0 .net "Itlb_stall", 0 0, L_0x1277ef9d0;  1 drivers
v0x1277ecb50_0 .net "Itlb_va", 19 0, L_0x1277efef0;  1 drivers
v0x1277ecbe0_0 .net "MEM_D_bp", 1 0, L_0x1277f71c0;  1 drivers
v0x1277eb500_0 .net "MEM_a2", 31 0, L_0x1277f9f10;  1 drivers
v0x1277eb590_0 .net "MEM_alu_out", 31 0, v0x1277dcbc0_0;  1 drivers
v0x1277ecc70_0 .net "MEM_b2", 31 0, L_0x1277f9e80;  1 drivers
v0x1277ecd00_0 .net "MEM_byt", 0 0, L_0x1277fa250;  1 drivers
v0x1277ecdd0_0 .net "MEM_data_line", 127 0, v0x1277e9660_0;  1 drivers
v0x1277ecea0_0 .net "MEM_data_mem", 31 0, v0x1277d5590_0;  1 drivers
v0x1277ecf30_0 .net "MEM_jlx", 0 0, v0x1277dcd90_0;  1 drivers
v0x1277ecfc0_0 .net "MEM_ld", 0 0, v0x1277dce30_0;  1 drivers
v0x1277ed090_0 .net "MEM_mem_valid", 0 0, v0x1277e9710_0;  1 drivers
v0x1277ed160_0 .net "MEM_pc", 31 0, L_0x1277fa310;  1 drivers
v0x1277ed230_0 .net "MEM_rd", 4 0, v0x1277dcf80_0;  1 drivers
v0x1277ed2c0_0 .net "MEM_stall", 0 0, v0x1277d5780_0;  1 drivers
v0x1277ed350_0 .net "MEM_str", 0 0, v0x1277dd030_0;  1 drivers
v0x1277ed420_0 .net "MEM_taken", 0 0, L_0x1277f9e10;  1 drivers
v0x1277ed4b0_0 .net "MEM_we", 0 0, v0x1277dd2c0_0;  1 drivers
v0x1277ed540_0 .net "Ptw_mem_addr", 19 0, v0x1277e4bf0_0;  1 drivers
v0x1277ed610_0 .net "Ptw_mem_rdata", 31 0, v0x1277d5960_0;  1 drivers
v0x1277ed6e0_0 .net "Ptw_mem_req", 0 0, v0x1277e4d30_0;  1 drivers
v0x1277ed7b0_0 .net "Ptw_mem_valid", 0 0, v0x1277d5b90_0;  1 drivers
v0x1277ed880_0 .net "WB_D_bp", 1 0, L_0x1277f72a0;  1 drivers
v0x1277ed950_0 .net "WB_data_mem", 31 0, v0x1277e2fd0_0;  1 drivers
v0x1277eda20_0 .net "WB_jlx", 0 0, v0x1277e3060_0;  1 drivers
v0x1277edab0_0 .net "WB_pc", 31 0, L_0x1277fabd0;  1 drivers
v0x1277edb80_0 .net "WB_rd", 4 0, v0x1277e3180_0;  1 drivers
v0x1277edc10_0 .net "WB_we", 0 0, v0x1277e3230_0;  1 drivers
v0x1277edca0_0 .net "clk", 0 0, v0x1277ee090_0;  1 drivers
v0x1277edd30_0 .net "rst", 0 0, v0x1277ee2d0_0;  1 drivers
v0x1277eddc0_0 .net "stall_D", 0 0, L_0x1277f6c70;  1 drivers
S_0x1277c08f0 .scope module, "u_Hazard_unit" "Hazard_unit" 3 303, 4 1 0, S_0x12779ad00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "D_rd";
    .port_info 3 /INPUT 5 "D_ra";
    .port_info 4 /INPUT 5 "D_rb";
    .port_info 5 /INPUT 32 "EX_alu_out";
    .port_info 6 /INPUT 5 "EX_rd";
    .port_info 7 /INPUT 1 "EX_we";
    .port_info 8 /INPUT 1 "EX_ld";
    .port_info 9 /INPUT 1 "EX_mul";
    .port_info 10 /INPUT 1 "EX_jlx";
    .port_info 11 /INPUT 5 "MEM_rd";
    .port_info 12 /INPUT 1 "MEM_we";
    .port_info 13 /INPUT 1 "MEM_jlx";
    .port_info 14 /INPUT 5 "WB_rd";
    .port_info 15 /INPUT 1 "WB_we";
    .port_info 16 /INPUT 1 "WB_jlx";
    .port_info 17 /OUTPUT 1 "stall_D";
    .port_info 18 /OUTPUT 2 "EX_D_bp";
    .port_info 19 /OUTPUT 2 "MEM_D_bp";
    .port_info 20 /OUTPUT 2 "WB_D_bp";
P_0x12773f6b0 .param/l "ADDR_SIZE" 0 4 3, +C4<00000000000000000000000000000101>;
P_0x12773f6f0 .param/l "MUL_STALLS" 0 4 4, +C4<00000000000000000000000000000100>;
P_0x12773f730 .param/l "XLEN" 0 4 2, +C4<00000000000000000000000000100000>;
L_0x1277f4460 .functor AND 1, v0x1277d4010_0, L_0x1277f43c0, C4<1>, C4<1>;
L_0x1277f4750 .functor AND 1, v0x1277d42b0_0, L_0x1277f4630, C4<1>, C4<1>;
L_0x1277f4a00 .functor AND 1, v0x1277d3ed0_0, L_0x1277f48e0, C4<1>, C4<1>;
L_0x1277f4af0 .functor OR 1, L_0x1277f4750, L_0x1277f4a00, C4<0>, C4<0>;
L_0x1277f4c80 .functor AND 1, v0x1277d42b0_0, L_0x1277f4be0, C4<1>, C4<1>;
L_0x1277f4f70 .functor AND 1, v0x1277d3ed0_0, L_0x1277f4e50, C4<1>, C4<1>;
L_0x1277f5020 .functor OR 1, L_0x1277f4c80, L_0x1277f4f70, C4<0>, C4<0>;
L_0x1277f52c0 .functor AND 1, v0x1277dd2c0_0, L_0x1277f5150, C4<1>, C4<1>;
L_0x1277f5650 .functor AND 1, v0x1277dcd90_0, L_0x1277f5550, C4<1>, C4<1>;
L_0x1277f5740 .functor OR 1, L_0x1277f52c0, L_0x1277f5650, C4<0>, C4<0>;
L_0x1277f5850 .functor AND 1, v0x1277dd2c0_0, L_0x1277f57b0, C4<1>, C4<1>;
L_0x1277f5be0 .functor AND 1, v0x1277dcd90_0, L_0x1277f5b00, C4<1>, C4<1>;
L_0x1277f5c90 .functor OR 1, L_0x1277f5850, L_0x1277f5be0, C4<0>, C4<0>;
L_0x1277f5f30 .functor AND 1, v0x1277e3230_0, L_0x1277f5e10, C4<1>, C4<1>;
L_0x1277f6290 .functor AND 1, v0x1277e3060_0, L_0x1277f60c0, C4<1>, C4<1>;
L_0x1277f5da0 .functor OR 1, L_0x1277f5f30, L_0x1277f6290, C4<0>, C4<0>;
L_0x1277f64c0 .functor AND 1, v0x1277e3230_0, L_0x1277f6420, C4<1>, C4<1>;
L_0x1277f6820 .functor AND 1, v0x1277e3060_0, L_0x1277f6780, C4<1>, C4<1>;
L_0x1277f68d0 .functor OR 1, L_0x1277f64c0, L_0x1277f6820, C4<0>, C4<0>;
L_0x1277f6a60 .functor OR 1, L_0x1277f4af0, L_0x1277f5020, C4<0>, C4<0>;
L_0x1277f6ad0 .functor AND 1, v0x1277d3f70_0, L_0x1277f6a60, C4<1>, C4<1>;
L_0x1277f6c70 .functor OR 1, L_0x1277f6ad0, L_0x1277f4510, C4<0>, C4<0>;
L_0x1277f6e70 .functor AND 1, L_0x1277f4af0, L_0x1277f6d20, C4<1>, C4<1>;
L_0x1277f6bc0 .functor AND 1, L_0x1277f5020, L_0x1277f66e0, C4<1>, C4<1>;
v0x1277754c0_0 .net "D_ra", 4 0, L_0x1277f0710;  alias, 1 drivers
v0x12776b880_0 .net "D_rb", 4 0, L_0x1277f0830;  alias, 1 drivers
v0x12776b910_0 .net "D_rd", 4 0, L_0x1277f0950;  alias, 1 drivers
v0x12776b9a0_0 .net "EX_D_bp", 1 0, L_0x1277f6fe0;  alias, 1 drivers
v0x12776ba30_0 .net "EX_alu_out", 31 0, v0x1277cec90_0;  alias, 1 drivers
v0x12776bb00_0 .net "EX_jlx", 0 0, v0x1277d3ed0_0;  alias, 1 drivers
v0x127726b70_0 .net "EX_ld", 0 0, v0x1277d3f70_0;  alias, 1 drivers
v0x127726c10_0 .net "EX_mul", 0 0, v0x1277d4010_0;  alias, 1 drivers
v0x127726cb0_0 .net "EX_rd", 4 0, v0x1277d4160_0;  alias, 1 drivers
v0x127726dc0_0 .net "EX_we", 0 0, v0x1277d42b0_0;  alias, 1 drivers
v0x12771d750_0 .net "MEM_D_bp", 1 0, L_0x1277f71c0;  alias, 1 drivers
v0x12771d7f0_0 .net "MEM_jlx", 0 0, v0x1277dcd90_0;  alias, 1 drivers
v0x12771d890_0 .net "MEM_rd", 4 0, v0x1277dcf80_0;  alias, 1 drivers
v0x12771d940_0 .net "MEM_we", 0 0, v0x1277dd2c0_0;  alias, 1 drivers
v0x1277cb710_0 .net "WB_D_bp", 1 0, L_0x1277f72a0;  alias, 1 drivers
v0x1277cb7a0_0 .net "WB_jlx", 0 0, v0x1277e3060_0;  alias, 1 drivers
v0x1277cb830_0 .net "WB_rd", 4 0, v0x1277e3180_0;  alias, 1 drivers
v0x1277cb9c0_0 .net "WB_we", 0 0, v0x1277e3230_0;  alias, 1 drivers
L_0x130040b98 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x1277cba50_0 .net/2u *"_ivl_0", 2 0, L_0x130040b98;  1 drivers
v0x1277cbae0_0 .net *"_ivl_10", 0 0, L_0x1277f4630;  1 drivers
v0x1277cbb70_0 .net *"_ivl_100", 0 0, L_0x1277f6780;  1 drivers
v0x1277cbc00_0 .net *"_ivl_103", 0 0, L_0x1277f6820;  1 drivers
v0x1277cbc90_0 .net *"_ivl_107", 0 0, L_0x1277f6a60;  1 drivers
v0x1277cbd20_0 .net *"_ivl_109", 0 0, L_0x1277f6ad0;  1 drivers
v0x1277cbdc0_0 .net *"_ivl_113", 0 0, L_0x1277f6d20;  1 drivers
v0x1277cbe60_0 .net *"_ivl_115", 0 0, L_0x1277f6e70;  1 drivers
v0x1277cbf00_0 .net *"_ivl_117", 0 0, L_0x1277f66e0;  1 drivers
v0x1277cbfa0_0 .net *"_ivl_119", 0 0, L_0x1277f6bc0;  1 drivers
v0x1277cc040_0 .net *"_ivl_13", 0 0, L_0x1277f4750;  1 drivers
v0x1277cc0e0_0 .net *"_ivl_14", 31 0, L_0x1277f4840;  1 drivers
L_0x130040c28 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1277cc190_0 .net *"_ivl_17", 26 0, L_0x130040c28;  1 drivers
L_0x130040c70 .functor BUFT 1, C4<00000000000000000000000000011111>, C4<0>, C4<0>, C4<0>;
v0x1277cc240_0 .net/2u *"_ivl_18", 31 0, L_0x130040c70;  1 drivers
v0x1277cc2f0_0 .net *"_ivl_2", 0 0, L_0x1277f43c0;  1 drivers
v0x1277cb8d0_0 .net *"_ivl_20", 0 0, L_0x1277f48e0;  1 drivers
v0x1277cc580_0 .net *"_ivl_23", 0 0, L_0x1277f4a00;  1 drivers
v0x1277cc610_0 .net *"_ivl_26", 0 0, L_0x1277f4be0;  1 drivers
v0x1277cc6a0_0 .net *"_ivl_29", 0 0, L_0x1277f4c80;  1 drivers
v0x1277cc730_0 .net *"_ivl_30", 31 0, L_0x1277f4d30;  1 drivers
L_0x130040cb8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1277cc7c0_0 .net *"_ivl_33", 26 0, L_0x130040cb8;  1 drivers
L_0x130040d00 .functor BUFT 1, C4<00000000000000000000000000011111>, C4<0>, C4<0>, C4<0>;
v0x1277cc870_0 .net/2u *"_ivl_34", 31 0, L_0x130040d00;  1 drivers
v0x1277cc920_0 .net *"_ivl_36", 0 0, L_0x1277f4e50;  1 drivers
v0x1277cc9c0_0 .net *"_ivl_39", 0 0, L_0x1277f4f70;  1 drivers
v0x1277cca60_0 .net *"_ivl_42", 0 0, L_0x1277f5150;  1 drivers
v0x1277ccb00_0 .net *"_ivl_45", 0 0, L_0x1277f52c0;  1 drivers
v0x1277ccba0_0 .net *"_ivl_46", 31 0, L_0x1277f53b0;  1 drivers
L_0x130040d48 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1277ccc50_0 .net *"_ivl_49", 26 0, L_0x130040d48;  1 drivers
L_0x130040d90 .functor BUFT 1, C4<00000000000000000000000000011111>, C4<0>, C4<0>, C4<0>;
v0x1277ccd00_0 .net/2u *"_ivl_50", 31 0, L_0x130040d90;  1 drivers
v0x1277ccdb0_0 .net *"_ivl_52", 0 0, L_0x1277f5550;  1 drivers
v0x1277cce50_0 .net *"_ivl_55", 0 0, L_0x1277f5650;  1 drivers
v0x1277ccef0_0 .net *"_ivl_58", 0 0, L_0x1277f57b0;  1 drivers
L_0x130040be0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x1277ccf90_0 .net/2u *"_ivl_6", 2 0, L_0x130040be0;  1 drivers
v0x1277cd040_0 .net *"_ivl_61", 0 0, L_0x1277f5850;  1 drivers
v0x1277cd0e0_0 .net *"_ivl_62", 31 0, L_0x1277f5960;  1 drivers
L_0x130040dd8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1277cd190_0 .net *"_ivl_65", 26 0, L_0x130040dd8;  1 drivers
L_0x130040e20 .functor BUFT 1, C4<00000000000000000000000000011111>, C4<0>, C4<0>, C4<0>;
v0x1277cd240_0 .net/2u *"_ivl_66", 31 0, L_0x130040e20;  1 drivers
v0x1277cd2f0_0 .net *"_ivl_68", 0 0, L_0x1277f5b00;  1 drivers
v0x1277cd390_0 .net *"_ivl_71", 0 0, L_0x1277f5be0;  1 drivers
v0x1277cd430_0 .net *"_ivl_74", 0 0, L_0x1277f5e10;  1 drivers
v0x1277cd4d0_0 .net *"_ivl_77", 0 0, L_0x1277f5f30;  1 drivers
v0x1277cd570_0 .net *"_ivl_78", 31 0, L_0x1277f6020;  1 drivers
L_0x130040e68 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1277cd620_0 .net *"_ivl_81", 26 0, L_0x130040e68;  1 drivers
L_0x130040eb0 .functor BUFT 1, C4<00000000000000000000000000011111>, C4<0>, C4<0>, C4<0>;
v0x1277cd6d0_0 .net/2u *"_ivl_82", 31 0, L_0x130040eb0;  1 drivers
v0x1277cd780_0 .net *"_ivl_84", 0 0, L_0x1277f60c0;  1 drivers
v0x1277cd820_0 .net *"_ivl_87", 0 0, L_0x1277f6290;  1 drivers
v0x1277cd8c0_0 .net *"_ivl_90", 0 0, L_0x1277f6420;  1 drivers
v0x1277cc390_0 .net *"_ivl_93", 0 0, L_0x1277f64c0;  1 drivers
v0x1277cc430_0 .net *"_ivl_94", 31 0, L_0x1277f6620;  1 drivers
L_0x130040ef8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1277cc4e0_0 .net *"_ivl_97", 26 0, L_0x130040ef8;  1 drivers
L_0x130040f40 .functor BUFT 1, C4<00000000000000000000000000011111>, C4<0>, C4<0>, C4<0>;
v0x1277cd960_0 .net/2u *"_ivl_98", 31 0, L_0x130040f40;  1 drivers
v0x1277cda10_0 .net "clk", 0 0, v0x1277ee090_0;  alias, 1 drivers
v0x1277cdab0_0 .net "ex_hit_ra", 0 0, L_0x1277f4af0;  1 drivers
v0x1277cdb50_0 .net "ex_hit_rb", 0 0, L_0x1277f5020;  1 drivers
v0x1277cdbf0_0 .net "mem_hit_ra", 0 0, L_0x1277f5740;  1 drivers
v0x1277cdc90_0 .net "mem_hit_rb", 0 0, L_0x1277f5c90;  1 drivers
v0x1277cdd30_0 .var "mul_cnt", 2 0;
v0x1277cdde0_0 .net "mul_stall", 0 0, L_0x1277f4510;  1 drivers
v0x1277cde80_0 .net "mul_start", 0 0, L_0x1277f4460;  1 drivers
v0x1277cdf20_0 .net "rst", 0 0, v0x1277ee2d0_0;  alias, 1 drivers
v0x1277cdfc0_0 .net "stall_D", 0 0, L_0x1277f6c70;  alias, 1 drivers
v0x1277ce060_0 .net "wb_hit_ra", 0 0, L_0x1277f5da0;  1 drivers
v0x1277ce100_0 .net "wb_hit_rb", 0 0, L_0x1277f68d0;  1 drivers
E_0x127741a40 .event posedge, v0x1277cda10_0;
L_0x1277f43c0 .cmp/eq 3, v0x1277cdd30_0, L_0x130040b98;
L_0x1277f4510 .cmp/ne 3, v0x1277cdd30_0, L_0x130040be0;
L_0x1277f4630 .cmp/eq 5, v0x1277d4160_0, L_0x1277f0710;
L_0x1277f4840 .concat [ 5 27 0 0], L_0x1277f0710, L_0x130040c28;
L_0x1277f48e0 .cmp/eq 32, L_0x1277f4840, L_0x130040c70;
L_0x1277f4be0 .cmp/eq 5, v0x1277d4160_0, L_0x1277f0830;
L_0x1277f4d30 .concat [ 5 27 0 0], L_0x1277f0830, L_0x130040cb8;
L_0x1277f4e50 .cmp/eq 32, L_0x1277f4d30, L_0x130040d00;
L_0x1277f5150 .cmp/eq 5, v0x1277dcf80_0, L_0x1277f0710;
L_0x1277f53b0 .concat [ 5 27 0 0], L_0x1277f0710, L_0x130040d48;
L_0x1277f5550 .cmp/eq 32, L_0x1277f53b0, L_0x130040d90;
L_0x1277f57b0 .cmp/eq 5, v0x1277dcf80_0, L_0x1277f0830;
L_0x1277f5960 .concat [ 5 27 0 0], L_0x1277f0830, L_0x130040dd8;
L_0x1277f5b00 .cmp/eq 32, L_0x1277f5960, L_0x130040e20;
L_0x1277f5e10 .cmp/eq 5, v0x1277e3180_0, L_0x1277f0710;
L_0x1277f6020 .concat [ 5 27 0 0], L_0x1277f0710, L_0x130040e68;
L_0x1277f60c0 .cmp/eq 32, L_0x1277f6020, L_0x130040eb0;
L_0x1277f6420 .cmp/eq 5, v0x1277e3180_0, L_0x1277f0830;
L_0x1277f6620 .concat [ 5 27 0 0], L_0x1277f0830, L_0x130040ef8;
L_0x1277f6780 .cmp/eq 32, L_0x1277f6620, L_0x130040f40;
L_0x1277f6d20 .reduce/nor v0x1277d3f70_0;
L_0x1277f66e0 .reduce/nor v0x1277d3f70_0;
L_0x1277f6fe0 .concat [ 1 1 0 0], L_0x1277f6bc0, L_0x1277f6e70;
L_0x1277f71c0 .concat [ 1 1 0 0], L_0x1277f5c90, L_0x1277f5740;
L_0x1277f72a0 .concat [ 1 1 0 0], L_0x1277f68d0, L_0x1277f5da0;
S_0x1277ce3a0 .scope module, "u_alu" "alu" 3 444, 5 1 0, S_0x12779ad00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "EX_a";
    .port_info 1 /INPUT 32 "EX_a2";
    .port_info 2 /INPUT 32 "EX_b";
    .port_info 3 /INPUT 32 "EX_b2";
    .port_info 4 /INPUT 4 "EX_alu_op";
    .port_info 5 /INPUT 1 "EX_brn";
    .port_info 6 /INPUT 1 "EX_BP_taken";
    .port_info 7 /INPUT 32 "EX_BP_target_pc";
    .port_info 8 /OUTPUT 32 "EX_alu_out";
    .port_info 9 /OUTPUT 1 "EX_taken";
    .port_info 10 /OUTPUT 1 "EX_true_taken";
P_0x1277ce510 .param/l "PC_BITS" 0 5 3, +C4<00000000000000000000000000010100>;
P_0x1277ce550 .param/l "SHW" 1 5 21, +C4<00000000000000000000000000000101>;
P_0x1277ce590 .param/l "VPC_BITS" 0 5 4, +C4<00000000000000000000000000100000>;
P_0x1277ce5d0 .param/l "XLEN" 0 5 2, +C4<00000000000000000000000000100000>;
v0x1277ce960_0 .net "EX_BP_taken", 0 0, L_0x1277f9790;  alias, 1 drivers
v0x1277cea00_0 .net "EX_BP_target_pc", 31 0, L_0x1277f9c40;  alias, 1 drivers
v0x1277ceaa0_0 .net "EX_a", 31 0, L_0x1277f92f0;  alias, 1 drivers
v0x1277ceb30_0 .net "EX_a2", 31 0, L_0x1277f93e0;  alias, 1 drivers
v0x1277cebc0_0 .net "EX_alu_op", 3 0, L_0x1277f9630;  alias, 1 drivers
v0x1277cec90_0 .var "EX_alu_out", 31 0;
v0x1277ced30_0 .net "EX_b", 31 0, L_0x1277f94d0;  alias, 1 drivers
v0x1277cedd0_0 .net "EX_b2", 31 0, L_0x1277f9540;  alias, 1 drivers
v0x1277cee80_0 .net "EX_brn", 0 0, L_0x1277f96a0;  alias, 1 drivers
v0x1277cefa0_0 .var "EX_taken", 0 0;
v0x1277cf040_0 .var "EX_true_taken", 0 0;
v0x1277cf0e0_0 .var "next_pc", 31 0;
E_0x1277ce8c0/0 .event anyedge, v0x1277cee80_0, v0x1277cebc0_0, v0x1277ceb30_0, v0x1277cedd0_0;
E_0x1277ce8c0/1 .event anyedge, v0x1277cf040_0, v0x1277ceaa0_0, v0x1277ced30_0, v0x1277cf0e0_0;
E_0x1277ce8c0/2 .event anyedge, v0x1277ce960_0, v0x1277cea00_0, v0x12776ba30_0;
E_0x1277ce8c0 .event/or E_0x1277ce8c0/0, E_0x1277ce8c0/1, E_0x1277ce8c0/2;
S_0x1277cf2a0 .scope module, "u_branch_buffer" "branch_buffer" 3 169, 6 1 0, S_0x12779ad00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "F_pc_va";
    .port_info 3 /INPUT 1 "EX_brn";
    .port_info 4 /INPUT 32 "EX_pc";
    .port_info 5 /INPUT 32 "EX_alu_out";
    .port_info 6 /INPUT 1 "EX_true_taken";
    .port_info 7 /INPUT 1 "F_stall";
    .port_info 8 /INPUT 1 "MEM_stall";
    .port_info 9 /INPUT 1 "Itlb_stall";
    .port_info 10 /OUTPUT 32 "F_BP_target_pc";
    .port_info 11 /OUTPUT 1 "F_BP_taken";
P_0x1277cf460 .param/l "DEPTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x1277cf4a0 .param/l "INDX" 0 6 4, +C4<00000000000000000000000000000011>;
P_0x1277cf4e0 .param/l "PC_BITS" 0 6 2, +C4<00000000000000000000000000100000>;
L_0x1277ee7c0 .functor AND 1, L_0x1277ee680, L_0x1277ee720, C4<1>, C4<1>;
L_0x1277ee9d0 .functor AND 1, L_0x1277ee7c0, L_0x1277ee8b0, C4<1>, C4<1>;
L_0x1277eed60 .functor BUFZ 1, L_0x1277ee560, C4<0>, C4<0>, C4<0>;
L_0x1277eee10 .functor AND 1, v0x1277d0f70_0, L_0x1277ee560, C4<1>, C4<1>;
v0x1277cfb70_0 .net "EX_alu_out", 31 0, v0x1277cec90_0;  alias, 1 drivers
v0x1277cfc60_0 .net "EX_brn", 0 0, L_0x1277f96a0;  alias, 1 drivers
v0x1277cfcf0_0 .net "EX_pc", 31 0, L_0x1277f92f0;  alias, 1 drivers
v0x1277cfd80_0 .net "EX_true_taken", 0 0, v0x1277cf040_0;  alias, 1 drivers
v0x1277cfe10_0 .net "F_BP_taken", 0 0, L_0x1277eed60;  alias, 1 drivers
v0x1277cfee0_0 .net "F_BP_target_pc", 31 0, L_0x1277ef0d0;  alias, 1 drivers
v0x1277cff70_0 .net "F_pc_va", 31 0, v0x1277e3ac0_0;  alias, 1 drivers
v0x1277d0000_0 .net "F_stall", 0 0, v0x1277df1e0_0;  alias, 1 drivers
v0x1277d00a0_0 .net "Itlb_stall", 0 0, L_0x1277ef9d0;  alias, 1 drivers
v0x1277d01b0_0 .net "MEM_stall", 0 0, v0x1277d5780_0;  alias, 1 drivers
v0x1277d0240_0 .net *"_ivl_0", 0 0, L_0x1277ee3a0;  1 drivers
v0x1277d02f0_0 .net *"_ivl_11", 0 0, L_0x1277ee680;  1 drivers
v0x1277d0390_0 .net *"_ivl_13", 0 0, L_0x1277ee720;  1 drivers
v0x1277d0430_0 .net *"_ivl_15", 0 0, L_0x1277ee7c0;  1 drivers
v0x1277d04d0_0 .net *"_ivl_17", 0 0, L_0x1277ee8b0;  1 drivers
v0x1277d0570_0 .net *"_ivl_19", 0 0, L_0x1277ee9d0;  1 drivers
v0x1277d0610_0 .net *"_ivl_2", 4 0, L_0x1277ee440;  1 drivers
L_0x1300400e8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x1277d07a0_0 .net/2u *"_ivl_20", 31 0, L_0x1300400e8;  1 drivers
L_0x130040130 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1277d0830_0 .net/2u *"_ivl_22", 31 0, L_0x130040130;  1 drivers
v0x1277d08e0_0 .net *"_ivl_24", 31 0, L_0x1277eeac0;  1 drivers
v0x1277d0990_0 .net *"_ivl_31", 0 0, L_0x1277eee10;  1 drivers
v0x1277d0a30_0 .net *"_ivl_32", 31 0, L_0x1277eeec0;  1 drivers
v0x1277d0ae0_0 .net *"_ivl_34", 4 0, L_0x1277eefb0;  1 drivers
L_0x130040178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1277d0b90_0 .net *"_ivl_37", 1 0, L_0x130040178;  1 drivers
L_0x130040058 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1277d0c40_0 .net *"_ivl_5", 1 0, L_0x130040058;  1 drivers
L_0x1300400a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1277d0cf0_0 .net/2u *"_ivl_6", 0 0, L_0x1300400a0;  1 drivers
v0x1277d0da0_0 .net "clk", 0 0, v0x1277ee090_0;  alias, 1 drivers
v0x1277d0e50_0 .var "ex_hit", 0 0;
v0x1277d0ee0_0 .var "ex_hit_idx", 2 0;
v0x1277d0f70_0 .var "f_hit", 0 0;
v0x1277d1000_0 .var "f_hit_idx", 2 0;
v0x1277d1090_0 .var/i "i", 31 0;
v0x1277d1120 .array "pc_buf", 7 0, 31 0;
v0x1277d13b0_0 .net "rst", 0 0, v0x1277ee2d0_0;  alias, 1 drivers
v0x1277d1440_0 .net "seq_pc", 31 0, L_0x1277eec60;  1 drivers
v0x1277d14d0 .array "taken_buf", 7 0, 0 0;
v0x1277d1560_0 .net "taken_on_hit", 0 0, L_0x1277ee560;  1 drivers
v0x1277d15f0 .array "target_buf", 7 0, 31 0;
v0x1277d1120_0 .array/port v0x1277d1120, 0;
v0x1277d1120_1 .array/port v0x1277d1120, 1;
v0x1277d1120_2 .array/port v0x1277d1120, 2;
E_0x1277cf7c0/0 .event anyedge, v0x1277d0e50_0, v0x1277d1120_0, v0x1277d1120_1, v0x1277d1120_2;
v0x1277d1120_3 .array/port v0x1277d1120, 3;
v0x1277d1120_4 .array/port v0x1277d1120, 4;
v0x1277d1120_5 .array/port v0x1277d1120, 5;
v0x1277d1120_6 .array/port v0x1277d1120, 6;
E_0x1277cf7c0/1 .event anyedge, v0x1277d1120_3, v0x1277d1120_4, v0x1277d1120_5, v0x1277d1120_6;
v0x1277d1120_7 .array/port v0x1277d1120, 7;
E_0x1277cf7c0/2 .event anyedge, v0x1277d1120_7, v0x1277ceaa0_0;
E_0x1277cf7c0 .event/or E_0x1277cf7c0/0, E_0x1277cf7c0/1, E_0x1277cf7c0/2;
E_0x1277cf850/0 .event anyedge, v0x1277d0f70_0, v0x1277d1120_0, v0x1277d1120_1, v0x1277d1120_2;
E_0x1277cf850/1 .event anyedge, v0x1277d1120_3, v0x1277d1120_4, v0x1277d1120_5, v0x1277d1120_6;
E_0x1277cf850/2 .event anyedge, v0x1277d1120_7, v0x1277cff70_0;
E_0x1277cf850 .event/or E_0x1277cf850/0, E_0x1277cf850/1, E_0x1277cf850/2;
L_0x1277ee3a0 .array/port v0x1277d14d0, L_0x1277ee440;
L_0x1277ee440 .concat [ 3 2 0 0], v0x1277d1000_0, L_0x130040058;
L_0x1277ee560 .functor MUXZ 1, L_0x1300400a0, L_0x1277ee3a0, v0x1277d0f70_0, C4<>;
L_0x1277ee680 .reduce/nor v0x1277df1e0_0;
L_0x1277ee720 .reduce/nor v0x1277d5780_0;
L_0x1277ee8b0 .reduce/nor L_0x1277ef9d0;
L_0x1277eeac0 .functor MUXZ 32, L_0x130040130, L_0x1300400e8, L_0x1277ee9d0, C4<>;
L_0x1277eec60 .arith/sum 32, v0x1277e3ac0_0, L_0x1277eeac0;
L_0x1277eeec0 .array/port v0x1277d15f0, L_0x1277eefb0;
L_0x1277eefb0 .concat [ 3 2 0 0], v0x1277d1000_0, L_0x130040178;
L_0x1277ef0d0 .functor MUXZ 32, L_0x1277eec60, L_0x1277eeec0, L_0x1277eee10, C4<>;
S_0x1277cf8e0 .scope autotask, "fifo_insert_new" "fifo_insert_new" 6 76, 6 76 0, S_0x1277cf2a0;
 .timescale -9 -12;
v0x1277cfab0_0 .var/i "k", 31 0;
TD_cpu_run_tb.dut.u_branch_buffer.fifo_insert_new ;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x1277cfab0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x1277cfab0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x1277cfab0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x1277d1120, 4;
    %ix/getv/s 3, v0x1277cfab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1277d1120, 0, 4;
    %load/vec4 v0x1277cfab0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x1277d15f0, 4;
    %ix/getv/s 3, v0x1277cfab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1277d15f0, 0, 4;
    %load/vec4 v0x1277cfab0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x1277d14d0, 4;
    %ix/getv/s 3, v0x1277cfab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1277d14d0, 0, 4;
    %load/vec4 v0x1277cfab0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1277cfab0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v0x1277cfcf0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1277d1120, 0, 4;
    %load/vec4 v0x1277cfb70_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1277d15f0, 0, 4;
    %load/vec4 v0x1277cfd80_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1277d14d0, 0, 4;
    %end;
S_0x1277d17b0 .scope module, "u_d_to_ex_reg" "d_to_ex_reg" 3 391, 7 1 0, S_0x12779ad00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "D_a";
    .port_info 3 /INPUT 32 "D_a2";
    .port_info 4 /INPUT 32 "D_b";
    .port_info 5 /INPUT 32 "D_b2";
    .port_info 6 /INPUT 4 "D_alu_op";
    .port_info 7 /INPUT 1 "D_brn";
    .port_info 8 /INPUT 5 "D_rd";
    .port_info 9 /INPUT 1 "D_ld";
    .port_info 10 /INPUT 1 "D_str";
    .port_info 11 /INPUT 1 "D_byt";
    .port_info 12 /INPUT 1 "D_we";
    .port_info 13 /INPUT 1 "D_mul";
    .port_info 14 /INPUT 1 "D_jlx";
    .port_info 15 /INPUT 32 "D_pc";
    .port_info 16 /INPUT 1 "D_BP_taken";
    .port_info 17 /INPUT 32 "D_BP_target_pc";
    .port_info 18 /INPUT 1 "stall_D";
    .port_info 19 /INPUT 1 "MEM_stall";
    .port_info 20 /INPUT 1 "EX_taken";
    .port_info 21 /OUTPUT 32 "EX_a";
    .port_info 22 /OUTPUT 32 "EX_a2";
    .port_info 23 /OUTPUT 32 "EX_b";
    .port_info 24 /OUTPUT 32 "EX_b2";
    .port_info 25 /OUTPUT 4 "EX_alu_op";
    .port_info 26 /OUTPUT 5 "EX_rd";
    .port_info 27 /OUTPUT 1 "EX_ld";
    .port_info 28 /OUTPUT 1 "EX_str";
    .port_info 29 /OUTPUT 1 "EX_byt";
    .port_info 30 /OUTPUT 1 "EX_we";
    .port_info 31 /OUTPUT 1 "EX_brn";
    .port_info 32 /OUTPUT 1 "EX_BP_taken";
    .port_info 33 /OUTPUT 32 "EX_BP_target_pc";
    .port_info 34 /OUTPUT 1 "EX_mul";
    .port_info 35 /OUTPUT 32 "EX_pc";
    .port_info 36 /OUTPUT 1 "EX_jlx";
P_0x1277d1970 .param/l "PC_BITS" 0 7 3, +C4<00000000000000000000000000010100>;
P_0x1277d19b0 .param/l "VPC_BITS" 0 7 4, +C4<00000000000000000000000000100000>;
P_0x1277d19f0 .param/l "XLEN" 0 7 2, +C4<00000000000000000000000000100000>;
L_0x1277f92f0 .functor BUFZ 32, v0x1277d39c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1277f93e0 .functor BUFZ 32, v0x1277d3930_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1277f94d0 .functor BUFZ 32, v0x1277d3b90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1277f9540 .functor BUFZ 32, v0x1277d3ae0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1277f9630 .functor BUFZ 4, v0x1277d3a50_0, C4<0000>, C4<0000>, C4<0000>;
L_0x1277f96a0 .functor BUFZ 1, v0x1277d3d90_0, C4<0>, C4<0>, C4<0>;
L_0x1277f9790 .functor BUFZ 1, v0x1277d3c40_0, C4<0>, C4<0>, C4<0>;
L_0x1277f9930 .functor BUFZ 1, v0x1277d4210_0, C4<0>, C4<0>, C4<0>;
L_0x1277f99a0 .functor BUFZ 1, v0x1277d3e30_0, C4<0>, C4<0>, C4<0>;
L_0x1277f9c40 .functor BUFZ 32, v0x1277d3ce0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1277f9cb0 .functor BUFZ 32, v0x1277d40b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1277d2020_0 .net "D_BP_taken", 0 0, L_0x1277f04d0;  alias, 1 drivers
v0x1277d20d0_0 .net "D_BP_target_pc", 31 0, L_0x1277f0540;  alias, 1 drivers
v0x1277d2170_0 .net "D_a", 31 0, L_0x1277f89b0;  alias, 1 drivers
v0x1277d2200_0 .net "D_a2", 31 0, L_0x1277f86a0;  alias, 1 drivers
v0x1277d2290_0 .net "D_alu_op", 3 0, L_0x1277f4320;  alias, 1 drivers
v0x1277d2360_0 .net "D_b", 31 0, L_0x1277f8d50;  alias, 1 drivers
v0x1277d2410_0 .net "D_b2", 31 0, L_0x1277e36a0;  alias, 1 drivers
v0x1277d24c0_0 .net "D_brn", 0 0, L_0x1277f2300;  alias, 1 drivers
v0x1277d2560_0 .net "D_byt", 0 0, L_0x1277f1c30;  alias, 1 drivers
v0x1277d2670_0 .net "D_jlx", 0 0, L_0x1277f1d60;  alias, 1 drivers
v0x1277d2700_0 .net "D_ld", 0 0, L_0x1277f18d0;  alias, 1 drivers
v0x1277d27a0_0 .net "D_mul", 0 0, L_0x1277f1e10;  alias, 1 drivers
v0x1277d2840_0 .net "D_pc", 31 0, v0x1277de620_0;  alias, 1 drivers
v0x1277d28f0_0 .net "D_rd", 4 0, L_0x1277f0950;  alias, 1 drivers
v0x1277d29b0_0 .net "D_str", 0 0, L_0x1277f1b10;  alias, 1 drivers
v0x1277d2a40_0 .net "D_we", 0 0, L_0x1277f1cd0;  alias, 1 drivers
v0x1277d2ad0_0 .net "EX_BP_taken", 0 0, L_0x1277f9790;  alias, 1 drivers
v0x1277d2c60_0 .net "EX_BP_target_pc", 31 0, L_0x1277f9c40;  alias, 1 drivers
v0x1277d2cf0_0 .net "EX_a", 31 0, L_0x1277f92f0;  alias, 1 drivers
v0x1277d2d80_0 .net "EX_a2", 31 0, L_0x1277f93e0;  alias, 1 drivers
v0x1277d2e10_0 .net "EX_alu_op", 3 0, L_0x1277f9630;  alias, 1 drivers
v0x1277d2ea0_0 .net "EX_b", 31 0, L_0x1277f94d0;  alias, 1 drivers
v0x1277d2f50_0 .net "EX_b2", 31 0, L_0x1277f9540;  alias, 1 drivers
v0x1277d3000_0 .net "EX_brn", 0 0, L_0x1277f96a0;  alias, 1 drivers
v0x1277d30d0_0 .net "EX_byt", 0 0, L_0x1277f99a0;  alias, 1 drivers
v0x1277d3160_0 .net "EX_jlx", 0 0, v0x1277d3ed0_0;  alias, 1 drivers
v0x1277d31f0_0 .net "EX_ld", 0 0, v0x1277d3f70_0;  alias, 1 drivers
v0x1277d32a0_0 .net "EX_mul", 0 0, v0x1277d4010_0;  alias, 1 drivers
v0x1277d3350_0 .net "EX_pc", 31 0, L_0x1277f9cb0;  alias, 1 drivers
v0x1277d33e0_0 .net "EX_rd", 4 0, v0x1277d4160_0;  alias, 1 drivers
v0x1277d3490_0 .net "EX_str", 0 0, L_0x1277f9930;  alias, 1 drivers
v0x1277d3520_0 .net "EX_taken", 0 0, v0x1277cefa0_0;  alias, 1 drivers
v0x1277d35d0_0 .net "EX_we", 0 0, v0x1277d42b0_0;  alias, 1 drivers
v0x1277d2b80_0 .net "MEM_stall", 0 0, v0x1277d5780_0;  alias, 1 drivers
v0x1277d3860_0 .net "clk", 0 0, v0x1277ee090_0;  alias, 1 drivers
v0x1277d3930_0 .var "ex_a2_r", 31 0;
v0x1277d39c0_0 .var "ex_a_r", 31 0;
v0x1277d3a50_0 .var "ex_alu_op_r", 3 0;
v0x1277d3ae0_0 .var "ex_b2_r", 31 0;
v0x1277d3b90_0 .var "ex_b_r", 31 0;
v0x1277d3c40_0 .var "ex_bp_taken_r", 0 0;
v0x1277d3ce0_0 .var "ex_bp_target_pc_r", 31 0;
v0x1277d3d90_0 .var "ex_brn_r", 0 0;
v0x1277d3e30_0 .var "ex_byt_r", 0 0;
v0x1277d3ed0_0 .var "ex_jlx_r", 0 0;
v0x1277d3f70_0 .var "ex_ld_r", 0 0;
v0x1277d4010_0 .var "ex_mul_r", 0 0;
v0x1277d40b0_0 .var "ex_pc_r", 31 0;
v0x1277d4160_0 .var "ex_rd_r", 4 0;
v0x1277d4210_0 .var "ex_str_r", 0 0;
v0x1277d42b0_0 .var "ex_we_r", 0 0;
v0x1277d4350_0 .net "rst", 0 0, v0x1277ee2d0_0;  alias, 1 drivers
v0x1277d4420_0 .net "stall_D", 0 0, L_0x1277f6c70;  alias, 1 drivers
S_0x1277d4800 .scope module, "u_dcache" "dcache" 3 503, 8 1 0, S_0x12779ad00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "MEM_ld";
    .port_info 3 /INPUT 1 "MEM_str";
    .port_info 4 /INPUT 1 "MEM_byt";
    .port_info 5 /INPUT 32 "MEM_alu_out";
    .port_info 6 /INPUT 32 "MEM_b2";
    .port_info 7 /OUTPUT 32 "MEM_data_mem";
    .port_info 8 /OUTPUT 1 "MEM_stall";
    .port_info 9 /OUTPUT 1 "Dc_mem_req";
    .port_info 10 /OUTPUT 16 "Dc_mem_addr";
    .port_info 11 /INPUT 128 "MEM_data_line";
    .port_info 12 /INPUT 1 "MEM_mem_valid";
    .port_info 13 /OUTPUT 1 "Dc_wb_we";
    .port_info 14 /OUTPUT 16 "Dc_wb_addr";
    .port_info 15 /OUTPUT 128 "Dc_wb_wline";
    .port_info 16 /INPUT 1 "Ptw_req";
    .port_info 17 /INPUT 20 "Ptw_addr";
    .port_info 18 /OUTPUT 32 "Ptw_rdata";
    .port_info 19 /OUTPUT 1 "Ptw_valid";
    .port_info 20 /OUTPUT 1 "Dc_busy";
P_0x1277d1c00 .param/l "LINE_BITS" 0 8 3, +C4<00000000000000000000000000010000>;
P_0x1277d1c40 .param/l "XLEN" 0 8 2, +C4<00000000000000000000000000100000>;
L_0x1277fa770 .functor OR 1, v0x1277dce30_0, v0x1277dd030_0, C4<0>, C4<0>;
L_0x1277fa920 .functor OR 1, v0x1277d5780_0, v0x1277d65b0_0, C4<0>, C4<0>;
v0x1277d4eb0_0 .net "Dc_busy", 0 0, L_0x1277fa920;  1 drivers
v0x1277d4f60_0 .var "Dc_mem_addr", 15 0;
v0x1277d5000_0 .var "Dc_mem_req", 0 0;
v0x1277d5090_0 .var "Dc_wb_addr", 15 0;
v0x1277d5120_0 .var "Dc_wb_we", 0 0;
v0x1277d51f0_0 .var "Dc_wb_wline", 127 0;
v0x1277d5280_0 .net "MEM_alu_out", 31 0, v0x1277dcbc0_0;  alias, 1 drivers
v0x1277d5330_0 .net "MEM_b2", 31 0, L_0x1277f9e80;  alias, 1 drivers
v0x1277d53e0_0 .net "MEM_byt", 0 0, L_0x1277fa250;  alias, 1 drivers
v0x1277d54f0_0 .net "MEM_data_line", 127 0, v0x1277e9660_0;  alias, 1 drivers
v0x1277d5590_0 .var "MEM_data_mem", 31 0;
v0x1277d5640_0 .net "MEM_ld", 0 0, v0x1277dce30_0;  alias, 1 drivers
v0x1277d56e0_0 .net "MEM_mem_valid", 0 0, v0x1277e9710_0;  alias, 1 drivers
v0x1277d5780_0 .var "MEM_stall", 0 0;
v0x1277d5810_0 .net "MEM_str", 0 0, v0x1277dd030_0;  alias, 1 drivers
v0x1277d58b0_0 .net "Ptw_addr", 19 0, v0x1277e4bf0_0;  alias, 1 drivers
v0x1277d5960_0 .var "Ptw_rdata", 31 0;
v0x1277d5af0_0 .net "Ptw_req", 0 0, v0x1277e4d30_0;  alias, 1 drivers
v0x1277d5b90_0 .var "Ptw_valid", 0 0;
v0x1277d5c30_0 .net "addr_byte", 1 0, L_0x1277fa630;  1 drivers
v0x1277d5ce0_0 .net "addr_line", 15 0, L_0x1277fa470;  1 drivers
v0x1277d5d90_0 .net "addr_word", 1 0, L_0x1277fa590;  1 drivers
v0x1277d5e40_0 .net "clk", 0 0, v0x1277ee090_0;  alias, 1 drivers
v0x1277d5ed0 .array "data", 15 0, 31 0;
v0x1277d6070 .array "dirty", 3 0, 0 0;
v0x1277d6100_0 .var "fifo_ptr", 1 0;
v0x1277d61b0_0 .var "hit", 0 0;
v0x1277d6250_0 .var "hit_idx", 1 0;
v0x1277d6300_0 .var/i "i", 31 0;
v0x1277d63b0_0 .var "miss_line", 15 0;
v0x1277d6460_0 .net "op_active", 0 0, L_0x1277fa770;  1 drivers
v0x1277d6500_0 .var "ptw_addr_q", 19 0;
v0x1277d65b0_0 .var "ptw_busy", 0 0;
v0x1277d5a00_0 .net "ptw_line", 15 0, L_0x1277fa6d0;  1 drivers
v0x1277d6840_0 .net "rst", 0 0, v0x1277ee2d0_0;  alias, 1 drivers
v0x1277d68d0 .array "tag", 3 0, 15 0;
v0x1277d6990_0 .var "tmp_load_word", 31 0;
v0x1277d6a40_0 .var "tmp_store_word", 31 0;
v0x1277d6af0 .array "valid", 3 0, 0 0;
E_0x1277d4d20/0 .event anyedge, v0x1277d5280_0, v0x1277d5ce0_0, v0x1277d6460_0, v0x1277d56e0_0;
v0x1277d6af0_0 .array/port v0x1277d6af0, 0;
v0x1277d6af0_1 .array/port v0x1277d6af0, 1;
v0x1277d6af0_2 .array/port v0x1277d6af0, 2;
v0x1277d6af0_3 .array/port v0x1277d6af0, 3;
E_0x1277d4d20/1 .event anyedge, v0x1277d6af0_0, v0x1277d6af0_1, v0x1277d6af0_2, v0x1277d6af0_3;
v0x1277d68d0_0 .array/port v0x1277d68d0, 0;
v0x1277d68d0_1 .array/port v0x1277d68d0, 1;
v0x1277d68d0_2 .array/port v0x1277d68d0, 2;
v0x1277d68d0_3 .array/port v0x1277d68d0, 3;
E_0x1277d4d20/2 .event anyedge, v0x1277d68d0_0, v0x1277d68d0_1, v0x1277d68d0_2, v0x1277d68d0_3;
E_0x1277d4d20/3 .event anyedge, v0x1277d5640_0, v0x1277d61b0_0, v0x1277d6250_0, v0x1277d5d90_0;
v0x1277d5ed0_0 .array/port v0x1277d5ed0, 0;
v0x1277d5ed0_1 .array/port v0x1277d5ed0, 1;
v0x1277d5ed0_2 .array/port v0x1277d5ed0, 2;
v0x1277d5ed0_3 .array/port v0x1277d5ed0, 3;
E_0x1277d4d20/4 .event anyedge, v0x1277d5ed0_0, v0x1277d5ed0_1, v0x1277d5ed0_2, v0x1277d5ed0_3;
v0x1277d5ed0_4 .array/port v0x1277d5ed0, 4;
v0x1277d5ed0_5 .array/port v0x1277d5ed0, 5;
v0x1277d5ed0_6 .array/port v0x1277d5ed0, 6;
v0x1277d5ed0_7 .array/port v0x1277d5ed0, 7;
E_0x1277d4d20/5 .event anyedge, v0x1277d5ed0_4, v0x1277d5ed0_5, v0x1277d5ed0_6, v0x1277d5ed0_7;
v0x1277d5ed0_8 .array/port v0x1277d5ed0, 8;
v0x1277d5ed0_9 .array/port v0x1277d5ed0, 9;
v0x1277d5ed0_10 .array/port v0x1277d5ed0, 10;
v0x1277d5ed0_11 .array/port v0x1277d5ed0, 11;
E_0x1277d4d20/6 .event anyedge, v0x1277d5ed0_8, v0x1277d5ed0_9, v0x1277d5ed0_10, v0x1277d5ed0_11;
v0x1277d5ed0_12 .array/port v0x1277d5ed0, 12;
v0x1277d5ed0_13 .array/port v0x1277d5ed0, 13;
v0x1277d5ed0_14 .array/port v0x1277d5ed0, 14;
v0x1277d5ed0_15 .array/port v0x1277d5ed0, 15;
E_0x1277d4d20/7 .event anyedge, v0x1277d5ed0_12, v0x1277d5ed0_13, v0x1277d5ed0_14, v0x1277d5ed0_15;
E_0x1277d4d20/8 .event anyedge, v0x1277d53e0_0, v0x1277d5c30_0, v0x1277d6990_0, v0x1277d5810_0;
E_0x1277d4d20/9 .event anyedge, v0x1277d65b0_0, v0x1277d5af0_0, v0x1277d5a00_0;
E_0x1277d4d20 .event/or E_0x1277d4d20/0, E_0x1277d4d20/1, E_0x1277d4d20/2, E_0x1277d4d20/3, E_0x1277d4d20/4, E_0x1277d4d20/5, E_0x1277d4d20/6, E_0x1277d4d20/7, E_0x1277d4d20/8, E_0x1277d4d20/9;
L_0x1277fa470 .part v0x1277dcbc0_0, 4, 16;
L_0x1277fa590 .part v0x1277dcbc0_0, 2, 2;
L_0x1277fa630 .part v0x1277dcbc0_0, 0, 2;
L_0x1277fa6d0 .part v0x1277e4bf0_0, 4, 16;
S_0x1277d6de0 .scope module, "u_decode" "decode" 3 277, 9 1 0, S_0x12779ad00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "D_inst";
    .port_info 2 /OUTPUT 6 "D_opc";
    .port_info 3 /OUTPUT 5 "D_ra";
    .port_info 4 /OUTPUT 5 "D_rb";
    .port_info 5 /OUTPUT 5 "D_rd";
    .port_info 6 /OUTPUT 11 "D_imd";
    .port_info 7 /OUTPUT 1 "D_we";
    .port_info 8 /OUTPUT 4 "D_alu_op";
    .port_info 9 /OUTPUT 1 "D_ld";
    .port_info 10 /OUTPUT 1 "D_str";
    .port_info 11 /OUTPUT 1 "D_byt";
    .port_info 12 /OUTPUT 1 "D_brn";
    .port_info 13 /OUTPUT 1 "D_jmp";
    .port_info 14 /OUTPUT 1 "D_jlx";
    .port_info 15 /OUTPUT 1 "D_addi";
    .port_info 16 /OUTPUT 1 "D_mul";
P_0x148008e00 .param/l "OPC_ADD" 1 9 34, C4<000000>;
P_0x148008e40 .param/l "OPC_ADDI" 1 9 42, C4<001000>;
P_0x148008e80 .param/l "OPC_AND" 1 9 36, C4<000010>;
P_0x148008ec0 .param/l "OPC_CTRL" 1 9 56, C4<001101>;
P_0x148008f00 .param/l "OPC_GT" 1 9 49, C4<001010>;
P_0x148008f40 .param/l "OPC_LOAD" 1 9 52, C4<01011>;
P_0x148008f80 .param/l "OPC_LT" 1 9 48, C4<001001>;
P_0x148008fc0 .param/l "OPC_MUL" 1 9 58, C4<001110>;
P_0x148009000 .param/l "OPC_NOT" 1 9 39, C4<000101>;
P_0x148009040 .param/l "OPC_OR" 1 9 37, C4<000011>;
P_0x148009080 .param/l "OPC_SHL" 1 9 40, C4<000110>;
P_0x1480090c0 .param/l "OPC_SHR" 1 9 41, C4<000111>;
P_0x148009100 .param/l "OPC_STORE" 1 9 53, C4<01100>;
P_0x148009140 .param/l "OPC_SUB" 1 9 35, C4<000001>;
P_0x148009180 .param/l "OPC_XOR" 1 9 38, C4<000100>;
P_0x1480091c0 .param/l "RD_BEQ" 1 9 61, C4<00001>;
P_0x148009200 .param/l "RD_BGT" 1 9 63, C4<00011>;
P_0x148009240 .param/l "RD_BLT" 1 9 62, C4<00010>;
P_0x148009280 .param/l "RD_JMP" 1 9 60, C4<0000>;
P_0x1480092c0 .param/l "XLEN" 0 9 1, +C4<00000000000000000000000000100000>;
L_0x1277f0df0 .functor AND 1, L_0x1277f0c10, L_0x1277f0d50, C4<1>, C4<1>;
L_0x1277f1010 .functor AND 1, L_0x1277f0c10, L_0x1277f0ee0, C4<1>, C4<1>;
L_0x1277f11a0 .functor AND 1, L_0x1277f0c10, L_0x1277f10a0, C4<1>, C4<1>;
L_0x1277f14d0 .functor AND 1, L_0x1277f0c10, L_0x1277f12d0, C4<1>, C4<1>;
L_0x1277f15e0 .functor AND 1, L_0x1277f0df0, L_0x1277f1540, C4<1>, C4<1>;
L_0x1277f1860 .functor BUFZ 1, L_0x1277f0df0, C4<0>, C4<0>, C4<0>;
L_0x1277f1d60 .functor BUFZ 1, L_0x1277f15e0, C4<0>, C4<0>, C4<0>;
L_0x1277f17e0 .functor OR 1, L_0x1277f1fb0, L_0x1277f18d0, C4<0>, C4<0>;
L_0x1277f1cd0 .functor OR 1, L_0x1277f17e0, L_0x1277f1e10, C4<0>, C4<0>;
L_0x1277f2300 .functor BUFZ 1, L_0x1277f0c10, C4<0>, C4<0>, C4<0>;
L_0x1277f3100 .functor OR 1, L_0x1277f1eb0, L_0x1277f11a0, C4<0>, C4<0>;
L_0x1277f3210 .functor OR 1, L_0x1277f3170, L_0x1277f14d0, C4<0>, C4<0>;
v0x1277d7800_0 .net "D_addi", 0 0, L_0x1277f23f0;  alias, 1 drivers
v0x1277d78a0_0 .net "D_alu_op", 3 0, L_0x1277f4320;  alias, 1 drivers
v0x1277d7940_0 .net "D_brn", 0 0, L_0x1277f2300;  alias, 1 drivers
v0x1277d79d0_0 .net "D_byt", 0 0, L_0x1277f1c30;  alias, 1 drivers
v0x1277d7a60_0 .net "D_imd", 10 0, L_0x1277f0a70;  alias, 1 drivers
v0x1277d7b30_0 .net "D_inst", 31 0, v0x1277de580_0;  alias, 1 drivers
v0x1277d7bc0_0 .net "D_jlx", 0 0, L_0x1277f1d60;  alias, 1 drivers
v0x1277d7c50_0 .net "D_jmp", 0 0, L_0x1277f1860;  alias, 1 drivers
v0x1277d7ce0_0 .net "D_ld", 0 0, L_0x1277f18d0;  alias, 1 drivers
v0x1277d7e10_0 .net "D_mul", 0 0, L_0x1277f1e10;  alias, 1 drivers
v0x1277d7ea0_0 .net "D_opc", 5 0, L_0x1277f05b0;  alias, 1 drivers
v0x1277d7f30_0 .net "D_ra", 4 0, L_0x1277f0710;  alias, 1 drivers
v0x1277d7fe0_0 .net "D_rb", 4 0, L_0x1277f0830;  alias, 1 drivers
v0x1277d8090_0 .net "D_rd", 4 0, L_0x1277f0950;  alias, 1 drivers
v0x1277d8160_0 .net "D_str", 0 0, L_0x1277f1b10;  alias, 1 drivers
v0x1277d81f0_0 .net "D_we", 0 0, L_0x1277f1cd0;  alias, 1 drivers
L_0x130040250 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0x1277d82a0_0 .net/2u *"_ivl_10", 5 0, L_0x130040250;  1 drivers
v0x1277d8430_0 .net *"_ivl_100", 0 0, L_0x1277f2780;  1 drivers
L_0x130040718 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x1277d84c0_0 .net/2u *"_ivl_102", 3 0, L_0x130040718;  1 drivers
L_0x130040760 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x1277d8570_0 .net/2u *"_ivl_104", 5 0, L_0x130040760;  1 drivers
v0x1277d8620_0 .net *"_ivl_106", 0 0, L_0x1277f2820;  1 drivers
L_0x1300407a8 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x1277d86c0_0 .net/2u *"_ivl_108", 3 0, L_0x1300407a8;  1 drivers
L_0x1300407f0 .functor BUFT 1, C4<000101>, C4<0>, C4<0>, C4<0>;
v0x1277d8770_0 .net/2u *"_ivl_110", 5 0, L_0x1300407f0;  1 drivers
v0x1277d8820_0 .net *"_ivl_112", 0 0, L_0x1277f26e0;  1 drivers
L_0x130040838 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x1277d88c0_0 .net/2u *"_ivl_114", 3 0, L_0x130040838;  1 drivers
L_0x130040880 .functor BUFT 1, C4<000110>, C4<0>, C4<0>, C4<0>;
v0x1277d8970_0 .net/2u *"_ivl_116", 5 0, L_0x130040880;  1 drivers
v0x1277d8a20_0 .net *"_ivl_118", 0 0, L_0x1277f2a70;  1 drivers
L_0x1300408c8 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x1277d8ac0_0 .net/2u *"_ivl_120", 3 0, L_0x1300408c8;  1 drivers
L_0x130040910 .functor BUFT 1, C4<000111>, C4<0>, C4<0>, C4<0>;
v0x1277d8b70_0 .net/2u *"_ivl_122", 5 0, L_0x130040910;  1 drivers
v0x1277d8c20_0 .net *"_ivl_124", 0 0, L_0x1277f20b0;  1 drivers
L_0x130040958 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0x1277d8cc0_0 .net/2u *"_ivl_126", 3 0, L_0x130040958;  1 drivers
L_0x1300409a0 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x1277d8d70_0 .net/2u *"_ivl_128", 3 0, L_0x1300409a0;  1 drivers
L_0x1300409e8 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x1277d8e20_0 .net/2u *"_ivl_130", 5 0, L_0x1300409e8;  1 drivers
v0x1277d8350_0 .net *"_ivl_132", 0 0, L_0x1277f1eb0;  1 drivers
v0x1277d90b0_0 .net *"_ivl_135", 0 0, L_0x1277f3100;  1 drivers
L_0x130040a30 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x1277d9140_0 .net/2u *"_ivl_136", 3 0, L_0x130040a30;  1 drivers
L_0x130040a78 .functor BUFT 1, C4<001010>, C4<0>, C4<0>, C4<0>;
v0x1277d91d0_0 .net/2u *"_ivl_138", 5 0, L_0x130040a78;  1 drivers
v0x1277d9270_0 .net *"_ivl_140", 0 0, L_0x1277f3170;  1 drivers
v0x1277d9310_0 .net *"_ivl_143", 0 0, L_0x1277f3210;  1 drivers
L_0x130040ac0 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v0x1277d93b0_0 .net/2u *"_ivl_144", 3 0, L_0x130040ac0;  1 drivers
L_0x130040b08 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x1277d9460_0 .net/2u *"_ivl_146", 3 0, L_0x130040b08;  1 drivers
L_0x130040b50 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x1277d9510_0 .net/2u *"_ivl_148", 3 0, L_0x130040b50;  1 drivers
v0x1277d95c0_0 .net *"_ivl_15", 3 0, L_0x1277f0cb0;  1 drivers
v0x1277d9670_0 .net *"_ivl_150", 3 0, L_0x1277f3340;  1 drivers
v0x1277d9720_0 .net *"_ivl_152", 3 0, L_0x1277f3500;  1 drivers
v0x1277d97d0_0 .net *"_ivl_154", 3 0, L_0x1277f3620;  1 drivers
v0x1277d9880_0 .net *"_ivl_156", 3 0, L_0x1277f3780;  1 drivers
v0x1277d9930_0 .net *"_ivl_158", 3 0, L_0x1277f38e0;  1 drivers
L_0x130040298 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x1277d99e0_0 .net/2u *"_ivl_16", 3 0, L_0x130040298;  1 drivers
v0x1277d9a90_0 .net *"_ivl_160", 3 0, L_0x1277f3a40;  1 drivers
v0x1277d9b40_0 .net *"_ivl_162", 3 0, L_0x1277f3ba0;  1 drivers
v0x1277d9bf0_0 .net *"_ivl_164", 3 0, L_0x1277f3460;  1 drivers
v0x1277d9ca0_0 .net *"_ivl_166", 3 0, L_0x1277f3e30;  1 drivers
v0x1277d9d50_0 .net *"_ivl_168", 3 0, L_0x1277f4010;  1 drivers
v0x1277d9e00_0 .net *"_ivl_170", 3 0, L_0x1277f4130;  1 drivers
v0x1277d9eb0_0 .net *"_ivl_18", 0 0, L_0x1277f0d50;  1 drivers
L_0x1300402e0 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x1277d9f50_0 .net/2u *"_ivl_22", 4 0, L_0x1300402e0;  1 drivers
v0x1277da000_0 .net *"_ivl_24", 0 0, L_0x1277f0ee0;  1 drivers
L_0x130040328 .functor BUFT 1, C4<00010>, C4<0>, C4<0>, C4<0>;
v0x1277da0a0_0 .net/2u *"_ivl_28", 4 0, L_0x130040328;  1 drivers
v0x1277da150_0 .net *"_ivl_30", 0 0, L_0x1277f10a0;  1 drivers
L_0x130040370 .functor BUFT 1, C4<00011>, C4<0>, C4<0>, C4<0>;
v0x1277da1f0_0 .net/2u *"_ivl_34", 4 0, L_0x130040370;  1 drivers
v0x1277da2a0_0 .net *"_ivl_36", 0 0, L_0x1277f12d0;  1 drivers
v0x1277da340_0 .net *"_ivl_41", 0 0, L_0x1277f1540;  1 drivers
v0x1277da3f0_0 .net *"_ivl_45", 4 0, L_0x1277f1740;  1 drivers
L_0x1300403b8 .functor BUFT 1, C4<01011>, C4<0>, C4<0>, C4<0>;
v0x1277da4a0_0 .net/2u *"_ivl_46", 4 0, L_0x1300403b8;  1 drivers
v0x1277d8ed0_0 .net *"_ivl_51", 4 0, L_0x1277f19f0;  1 drivers
L_0x130040400 .functor BUFT 1, C4<01100>, C4<0>, C4<0>, C4<0>;
v0x1277d8f80_0 .net/2u *"_ivl_52", 4 0, L_0x130040400;  1 drivers
L_0x130040448 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0x1277da530_0 .net/2u *"_ivl_62", 5 0, L_0x130040448;  1 drivers
L_0x130040490 .functor BUFT 1, C4<001010>, C4<0>, C4<0>, C4<0>;
v0x1277da5c0_0 .net/2u *"_ivl_66", 5 0, L_0x130040490;  1 drivers
v0x1277da650_0 .net *"_ivl_68", 0 0, L_0x1277f1fb0;  1 drivers
v0x1277da6e0_0 .net *"_ivl_71", 0 0, L_0x1277f17e0;  1 drivers
L_0x1300404d8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x1277da770_0 .net/2u *"_ivl_76", 5 0, L_0x1300404d8;  1 drivers
L_0x130040520 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x1277da800_0 .net/2u *"_ivl_80", 5 0, L_0x130040520;  1 drivers
v0x1277da8b0_0 .net *"_ivl_82", 0 0, L_0x1277f2490;  1 drivers
L_0x130040568 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x1277da950_0 .net/2u *"_ivl_84", 3 0, L_0x130040568;  1 drivers
L_0x1300405b0 .functor BUFT 1, C4<000001>, C4<0>, C4<0>, C4<0>;
v0x1277daa00_0 .net/2u *"_ivl_86", 5 0, L_0x1300405b0;  1 drivers
v0x1277daab0_0 .net *"_ivl_88", 0 0, L_0x1277f2150;  1 drivers
L_0x1300405f8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x1277dab50_0 .net/2u *"_ivl_90", 3 0, L_0x1300405f8;  1 drivers
L_0x130040640 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0x1277dac00_0 .net/2u *"_ivl_92", 5 0, L_0x130040640;  1 drivers
v0x1277dacb0_0 .net *"_ivl_94", 0 0, L_0x1277f25e0;  1 drivers
L_0x130040688 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x1277dad50_0 .net/2u *"_ivl_96", 3 0, L_0x130040688;  1 drivers
L_0x1300406d0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0x1277dae00_0 .net/2u *"_ivl_98", 5 0, L_0x1300406d0;  1 drivers
v0x1277daeb0_0 .net "clk", 0 0, v0x1277ee090_0;  alias, 1 drivers
v0x1277daf40_0 .net "is_beq", 0 0, L_0x1277f1010;  1 drivers
v0x1277dafe0_0 .net "is_bgt", 0 0, L_0x1277f14d0;  1 drivers
v0x1277db080_0 .net "is_blt", 0 0, L_0x1277f11a0;  1 drivers
v0x1277db120_0 .net "is_ctrl", 0 0, L_0x1277f0c10;  1 drivers
v0x1277db1c0_0 .net "is_jlx", 0 0, L_0x1277f15e0;  1 drivers
v0x1277db260_0 .net "is_jmp", 0 0, L_0x1277f0df0;  1 drivers
L_0x1277f05b0 .part v0x1277de580_0, 26, 6;
L_0x1277f0710 .part v0x1277de580_0, 21, 5;
L_0x1277f0830 .part v0x1277de580_0, 16, 5;
L_0x1277f0950 .part v0x1277de580_0, 11, 5;
L_0x1277f0a70 .part v0x1277de580_0, 0, 11;
L_0x1277f0c10 .cmp/eq 6, L_0x1277f05b0, L_0x130040250;
L_0x1277f0cb0 .part L_0x1277f0950, 0, 4;
L_0x1277f0d50 .cmp/eq 4, L_0x1277f0cb0, L_0x130040298;
L_0x1277f0ee0 .cmp/eq 5, L_0x1277f0950, L_0x1300402e0;
L_0x1277f10a0 .cmp/eq 5, L_0x1277f0950, L_0x130040328;
L_0x1277f12d0 .cmp/eq 5, L_0x1277f0950, L_0x130040370;
L_0x1277f1540 .part L_0x1277f0950, 4, 1;
L_0x1277f1740 .part L_0x1277f05b0, 0, 5;
L_0x1277f18d0 .cmp/eq 5, L_0x1277f1740, L_0x1300403b8;
L_0x1277f19f0 .part L_0x1277f05b0, 0, 5;
L_0x1277f1b10 .cmp/eq 5, L_0x1277f19f0, L_0x130040400;
L_0x1277f1c30 .part L_0x1277f05b0, 5, 1;
L_0x1277f1e10 .cmp/eq 6, L_0x1277f05b0, L_0x130040448;
L_0x1277f1fb0 .cmp/ge 6, L_0x130040490, L_0x1277f05b0;
L_0x1277f23f0 .cmp/eq 6, L_0x1277f05b0, L_0x1300404d8;
L_0x1277f2490 .cmp/eq 6, L_0x1277f05b0, L_0x130040520;
L_0x1277f2150 .cmp/eq 6, L_0x1277f05b0, L_0x1300405b0;
L_0x1277f25e0 .cmp/eq 6, L_0x1277f05b0, L_0x130040640;
L_0x1277f2780 .cmp/eq 6, L_0x1277f05b0, L_0x1300406d0;
L_0x1277f2820 .cmp/eq 6, L_0x1277f05b0, L_0x130040760;
L_0x1277f26e0 .cmp/eq 6, L_0x1277f05b0, L_0x1300407f0;
L_0x1277f2a70 .cmp/eq 6, L_0x1277f05b0, L_0x130040880;
L_0x1277f20b0 .cmp/eq 6, L_0x1277f05b0, L_0x130040910;
L_0x1277f1eb0 .cmp/eq 6, L_0x1277f05b0, L_0x1300409e8;
L_0x1277f3170 .cmp/eq 6, L_0x1277f05b0, L_0x130040a78;
L_0x1277f3340 .functor MUXZ 4, L_0x130040b50, L_0x130040b08, L_0x1277f1e10, C4<>;
L_0x1277f3500 .functor MUXZ 4, L_0x1277f3340, L_0x130040ac0, L_0x1277f3210, C4<>;
L_0x1277f3620 .functor MUXZ 4, L_0x1277f3500, L_0x130040a30, L_0x1277f3100, C4<>;
L_0x1277f3780 .functor MUXZ 4, L_0x1277f3620, L_0x1300409a0, L_0x1277f1010, C4<>;
L_0x1277f38e0 .functor MUXZ 4, L_0x1277f3780, L_0x130040958, L_0x1277f20b0, C4<>;
L_0x1277f3a40 .functor MUXZ 4, L_0x1277f38e0, L_0x1300408c8, L_0x1277f2a70, C4<>;
L_0x1277f3ba0 .functor MUXZ 4, L_0x1277f3a40, L_0x130040838, L_0x1277f26e0, C4<>;
L_0x1277f3460 .functor MUXZ 4, L_0x1277f3ba0, L_0x1300407a8, L_0x1277f2820, C4<>;
L_0x1277f3e30 .functor MUXZ 4, L_0x1277f3460, L_0x130040718, L_0x1277f2780, C4<>;
L_0x1277f4010 .functor MUXZ 4, L_0x1277f3e30, L_0x130040688, L_0x1277f25e0, C4<>;
L_0x1277f4130 .functor MUXZ 4, L_0x1277f4010, L_0x1300405f8, L_0x1277f2150, C4<>;
L_0x1277f4320 .functor MUXZ 4, L_0x1277f4130, L_0x130040568, L_0x1277f2490, C4<>;
S_0x1277db4a0 .scope module, "u_ex_to_mem_reg" "ex_to_mem_reg" 3 465, 10 1 0, S_0x12779ad00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_alu_out";
    .port_info 3 /INPUT 1 "EX_taken";
    .port_info 4 /INPUT 32 "EX_b2";
    .port_info 5 /INPUT 32 "EX_a2";
    .port_info 6 /INPUT 5 "EX_rd";
    .port_info 7 /INPUT 1 "EX_we";
    .port_info 8 /INPUT 1 "EX_ld";
    .port_info 9 /INPUT 1 "EX_str";
    .port_info 10 /INPUT 1 "EX_byt";
    .port_info 11 /INPUT 1 "MEM_stall";
    .port_info 12 /INPUT 32 "EX_pc";
    .port_info 13 /INPUT 1 "EX_jlx";
    .port_info 14 /OUTPUT 32 "MEM_alu_out";
    .port_info 15 /OUTPUT 1 "MEM_taken";
    .port_info 16 /OUTPUT 32 "MEM_b2";
    .port_info 17 /OUTPUT 32 "MEM_a2";
    .port_info 18 /OUTPUT 5 "MEM_rd";
    .port_info 19 /OUTPUT 1 "MEM_we";
    .port_info 20 /OUTPUT 1 "MEM_ld";
    .port_info 21 /OUTPUT 1 "MEM_str";
    .port_info 22 /OUTPUT 1 "MEM_byt";
    .port_info 23 /OUTPUT 32 "MEM_pc";
    .port_info 24 /OUTPUT 1 "MEM_jlx";
P_0x1277db660 .param/l "PC_BITS" 0 10 3, +C4<00000000000000000000000000010100>;
P_0x1277db6a0 .param/l "XLEN" 0 10 2, +C4<00000000000000000000000000100000>;
L_0x1277f9e10 .functor BUFZ 1, v0x1277dc630_0, C4<0>, C4<0>, C4<0>;
L_0x1277f9e80 .functor BUFZ 32, v0x1277dcc50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1277f9f10 .functor BUFZ 32, v0x1277dcb30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1277fa250 .functor BUFZ 1, v0x1277dccf0_0, C4<0>, C4<0>, C4<0>;
L_0x1277fa310 .functor BUFZ 32, v0x1277dced0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1277dbab0_0 .net "EX_a2", 31 0, L_0x1277f93e0;  alias, 1 drivers
v0x1277dbb80_0 .net "EX_alu_out", 31 0, v0x1277cec90_0;  alias, 1 drivers
v0x1277dbc10_0 .net "EX_b2", 31 0, L_0x1277f9540;  alias, 1 drivers
v0x1277dbca0_0 .net "EX_byt", 0 0, L_0x1277f99a0;  alias, 1 drivers
v0x1277dbd30_0 .net "EX_jlx", 0 0, v0x1277d3ed0_0;  alias, 1 drivers
v0x1277dbe00_0 .net "EX_ld", 0 0, v0x1277d3f70_0;  alias, 1 drivers
v0x1277dbed0_0 .net "EX_pc", 31 0, L_0x1277f9cb0;  alias, 1 drivers
v0x1277dbf60_0 .net "EX_rd", 4 0, v0x1277d4160_0;  alias, 1 drivers
v0x1277dc030_0 .net "EX_str", 0 0, L_0x1277f9930;  alias, 1 drivers
v0x1277dc140_0 .net "EX_taken", 0 0, v0x1277cefa0_0;  alias, 1 drivers
v0x1277dc1d0_0 .net "EX_we", 0 0, v0x1277d42b0_0;  alias, 1 drivers
v0x1277dc2a0_0 .net "MEM_a2", 31 0, L_0x1277f9f10;  alias, 1 drivers
v0x1277dc330_0 .net "MEM_alu_out", 31 0, v0x1277dcbc0_0;  alias, 1 drivers
v0x1277dc3c0_0 .net "MEM_b2", 31 0, L_0x1277f9e80;  alias, 1 drivers
v0x1277dc450_0 .net "MEM_byt", 0 0, L_0x1277fa250;  alias, 1 drivers
v0x1277dc4e0_0 .net "MEM_jlx", 0 0, v0x1277dcd90_0;  alias, 1 drivers
v0x1277dc590_0 .net "MEM_ld", 0 0, v0x1277dce30_0;  alias, 1 drivers
v0x1277dc740_0 .net "MEM_pc", 31 0, L_0x1277fa310;  alias, 1 drivers
v0x1277dc7d0_0 .net "MEM_rd", 4 0, v0x1277dcf80_0;  alias, 1 drivers
v0x1277dc860_0 .net "MEM_stall", 0 0, v0x1277d5780_0;  alias, 1 drivers
v0x1277dc8f0_0 .net "MEM_str", 0 0, v0x1277dd030_0;  alias, 1 drivers
v0x1277dc980_0 .net "MEM_taken", 0 0, L_0x1277f9e10;  alias, 1 drivers
v0x1277dca10_0 .net "MEM_we", 0 0, v0x1277dd2c0_0;  alias, 1 drivers
v0x1277dcaa0_0 .net "clk", 0 0, v0x1277ee090_0;  alias, 1 drivers
v0x1277dcb30_0 .var "mem_a2_r", 31 0;
v0x1277dcbc0_0 .var "mem_alu_out_r", 31 0;
v0x1277dcc50_0 .var "mem_b2_r", 31 0;
v0x1277dccf0_0 .var "mem_byt_r", 0 0;
v0x1277dcd90_0 .var "mem_jlx_r", 0 0;
v0x1277dce30_0 .var "mem_ld_r", 0 0;
v0x1277dced0_0 .var "mem_pc_r", 31 0;
v0x1277dcf80_0 .var "mem_rd_r", 4 0;
v0x1277dd030_0 .var "mem_str_r", 0 0;
v0x1277dc630_0 .var "mem_taken_r", 0 0;
v0x1277dd2c0_0 .var "mem_we_r", 0 0;
v0x1277dd350_0 .net "rst", 0 0, v0x1277ee2d0_0;  alias, 1 drivers
S_0x1277dd680 .scope module, "u_f2d" "f_to_d_reg" 3 255, 11 1 0, S_0x12779ad00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "F_pc";
    .port_info 3 /INPUT 32 "F_inst";
    .port_info 4 /INPUT 1 "F_BP_taken";
    .port_info 5 /INPUT 1 "stall_D";
    .port_info 6 /INPUT 1 "MEM_stall";
    .port_info 7 /INPUT 1 "Itlb_stall";
    .port_info 8 /INPUT 1 "EX_taken";
    .port_info 9 /INPUT 32 "F_BP_target_pc";
    .port_info 10 /OUTPUT 32 "D_pc";
    .port_info 11 /OUTPUT 32 "D_inst";
    .port_info 12 /OUTPUT 1 "D_BP_taken";
    .port_info 13 /OUTPUT 32 "D_BP_target_pc";
P_0x1277dd840 .param/l "NOP" 1 11 30, C4<00100000000000000000000000000000>;
P_0x1277dd880 .param/l "PC_BITS" 0 11 3, +C4<00000000000000000000000000010100>;
P_0x1277dd8c0 .param/l "VPC_BITS" 0 11 4, +C4<00000000000000000000000000100000>;
P_0x1277dd900 .param/l "XLEN" 0 11 2, +C4<00000000000000000000000000100000>;
L_0x1277f04d0 .functor BUFZ 1, v0x1277de460_0, C4<0>, C4<0>, C4<0>;
L_0x1277f0540 .functor BUFZ 32, v0x1277de4f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1277ddc00_0 .net "D_BP_taken", 0 0, L_0x1277f04d0;  alias, 1 drivers
v0x1277ddcb0_0 .net "D_BP_target_pc", 31 0, L_0x1277f0540;  alias, 1 drivers
v0x1277ddd40_0 .net "D_inst", 31 0, v0x1277de580_0;  alias, 1 drivers
v0x1277dddd0_0 .net "D_pc", 31 0, v0x1277de620_0;  alias, 1 drivers
v0x1277dde60_0 .net "EX_taken", 0 0, v0x1277cefa0_0;  alias, 1 drivers
v0x1277ddf30_0 .net "F_BP_taken", 0 0, L_0x1277eed60;  alias, 1 drivers
v0x1277ddfc0_0 .net "F_BP_target_pc", 31 0, L_0x1277ef0d0;  alias, 1 drivers
v0x1277de070_0 .net "F_inst", 31 0, v0x1277def60_0;  alias, 1 drivers
v0x1277de100_0 .net "F_pc", 31 0, v0x1277e3ac0_0;  alias, 1 drivers
v0x1277de230_0 .net "Itlb_stall", 0 0, L_0x1277ef9d0;  alias, 1 drivers
v0x1277de2c0_0 .net "MEM_stall", 0 0, v0x1277d5780_0;  alias, 1 drivers
v0x1277de3d0_0 .net "clk", 0 0, v0x1277ee090_0;  alias, 1 drivers
v0x1277de460_0 .var "d_bp_taken", 0 0;
v0x1277de4f0_0 .var "d_bp_target_pc", 31 0;
v0x1277de580_0 .var "d_inst", 31 0;
v0x1277de620_0 .var "d_pc", 31 0;
v0x1277de6d0_0 .net "rst", 0 0, v0x1277ee2d0_0;  alias, 1 drivers
v0x1277de860_0 .net "stall_D", 0 0, L_0x1277f6c70;  alias, 1 drivers
S_0x1277de9c0 .scope module, "u_icache" "icache" 3 232, 12 1 0, S_0x12779ad00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 20 "F_pc";
    .port_info 3 /INPUT 128 "F_mem_inst";
    .port_info 4 /INPUT 1 "F_mem_valid";
    .port_info 5 /OUTPUT 1 "Ic_mem_req";
    .port_info 6 /OUTPUT 16 "Ic_mem_addr";
    .port_info 7 /OUTPUT 32 "F_inst";
    .port_info 8 /OUTPUT 1 "F_stall";
P_0x1277dec00 .param/l "LINE_BITS" 0 12 3, +C4<00000000000000000000000000010000>;
P_0x1277dec40 .param/l "PC_BITS" 0 12 2, +C4<00000000000000000000000000010100>;
v0x1277def60_0 .var "F_inst", 31 0;
v0x1277df030_0 .net "F_mem_inst", 127 0, v0x1277e9240_0;  alias, 1 drivers
v0x1277df0c0_0 .net "F_mem_valid", 0 0, v0x1277e92f0_0;  alias, 1 drivers
v0x1277df150_0 .net "F_pc", 19 0, L_0x1277fad20;  alias, 1 drivers
v0x1277df1e0_0 .var "F_stall", 0 0;
v0x1277df2b0_0 .var "Ic_mem_addr", 15 0;
v0x1277df340_0 .var "Ic_mem_req", 0 0;
v0x1277df3d0_0 .net "clk", 0 0, v0x1277ee090_0;  alias, 1 drivers
v0x1277df460 .array "data", 15 0, 31 0;
v0x1277df6f0_0 .var "fifo_ptr", 1 0;
v0x1277df7a0_0 .var "hit", 0 0;
v0x1277df840_0 .var "hit_idx", 1 0;
v0x1277df8f0_0 .var/i "i", 31 0;
v0x1277df9a0_0 .var "miss_line", 15 0;
v0x1277dfa50_0 .net "pc_line", 15 0, L_0x1277f01b0;  1 drivers
v0x1277dfb00_0 .net "pc_word", 1 0, L_0x1277f0250;  1 drivers
v0x1277dfbb0_0 .net "rst", 0 0, v0x1277ee2d0_0;  alias, 1 drivers
v0x1277dfd40 .array "tag", 3 0, 15 0;
v0x1277dfe00 .array "valid", 3 0, 0 0;
v0x1277dfe00_0 .array/port v0x1277dfe00, 0;
v0x1277dfe00_1 .array/port v0x1277dfe00, 1;
E_0x1277dee30/0 .event anyedge, v0x1277dfa50_0, v0x1277df0c0_0, v0x1277dfe00_0, v0x1277dfe00_1;
v0x1277dfe00_2 .array/port v0x1277dfe00, 2;
v0x1277dfe00_3 .array/port v0x1277dfe00, 3;
v0x1277dfd40_0 .array/port v0x1277dfd40, 0;
v0x1277dfd40_1 .array/port v0x1277dfd40, 1;
E_0x1277dee30/1 .event anyedge, v0x1277dfe00_2, v0x1277dfe00_3, v0x1277dfd40_0, v0x1277dfd40_1;
v0x1277dfd40_2 .array/port v0x1277dfd40, 2;
v0x1277dfd40_3 .array/port v0x1277dfd40, 3;
E_0x1277dee30/2 .event anyedge, v0x1277dfd40_2, v0x1277dfd40_3, v0x1277df7a0_0, v0x1277df840_0;
v0x1277df460_0 .array/port v0x1277df460, 0;
v0x1277df460_1 .array/port v0x1277df460, 1;
v0x1277df460_2 .array/port v0x1277df460, 2;
E_0x1277dee30/3 .event anyedge, v0x1277dfb00_0, v0x1277df460_0, v0x1277df460_1, v0x1277df460_2;
v0x1277df460_3 .array/port v0x1277df460, 3;
v0x1277df460_4 .array/port v0x1277df460, 4;
v0x1277df460_5 .array/port v0x1277df460, 5;
v0x1277df460_6 .array/port v0x1277df460, 6;
E_0x1277dee30/4 .event anyedge, v0x1277df460_3, v0x1277df460_4, v0x1277df460_5, v0x1277df460_6;
v0x1277df460_7 .array/port v0x1277df460, 7;
v0x1277df460_8 .array/port v0x1277df460, 8;
v0x1277df460_9 .array/port v0x1277df460, 9;
v0x1277df460_10 .array/port v0x1277df460, 10;
E_0x1277dee30/5 .event anyedge, v0x1277df460_7, v0x1277df460_8, v0x1277df460_9, v0x1277df460_10;
v0x1277df460_11 .array/port v0x1277df460, 11;
v0x1277df460_12 .array/port v0x1277df460, 12;
v0x1277df460_13 .array/port v0x1277df460, 13;
v0x1277df460_14 .array/port v0x1277df460, 14;
E_0x1277dee30/6 .event anyedge, v0x1277df460_11, v0x1277df460_12, v0x1277df460_13, v0x1277df460_14;
v0x1277df460_15 .array/port v0x1277df460, 15;
E_0x1277dee30/7 .event anyedge, v0x1277df460_15;
E_0x1277dee30 .event/or E_0x1277dee30/0, E_0x1277dee30/1, E_0x1277dee30/2, E_0x1277dee30/3, E_0x1277dee30/4, E_0x1277dee30/5, E_0x1277dee30/6, E_0x1277dee30/7;
L_0x1277f01b0 .part L_0x1277fad20, 4, 16;
L_0x1277f0250 .part L_0x1277fad20, 2, 2;
S_0x1277dffd0 .scope module, "u_itlb" "itlb" 3 185, 13 1 0, S_0x12779ad00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "va_in";
    .port_info 3 /INPUT 1 "F_admin";
    .port_info 4 /INPUT 1 "F_ptw_valid";
    .port_info 5 /INPUT 8 "F_ptw_pa";
    .port_info 6 /OUTPUT 20 "F_pc";
    .port_info 7 /OUTPUT 1 "Itlb_stall";
    .port_info 8 /OUTPUT 1 "Itlb_pa_request";
    .port_info 9 /OUTPUT 20 "Itlb_va";
P_0x1277e0140 .param/l "NUM_ENTRIES" 0 13 7, +C4<00000000000000000000000000010000>;
P_0x1277e0180 .param/l "PAGE_OFFSET_WIDTH" 0 13 4, +C4<00000000000000000000000000001100>;
P_0x1277e01c0 .param/l "PC_BITS" 0 13 3, +C4<00000000000000000000000000010100>;
P_0x1277e0200 .param/l "PPN_WIDTH" 0 13 6, +C4<000000000000000000000000000001000>;
P_0x1277e0240 .param/l "VA_WIDTH" 0 13 2, +C4<00000000000000000000000000100000>;
P_0x1277e0280 .param/l "VPN_WIDTH" 0 13 5, +C4<000000000000000000000000000010100>;
L_0x1277ef9d0 .functor AND 1, L_0x1277ef810, L_0x1277ef8f0, C4<1>, C4<1>;
L_0x1277efcd0 .functor AND 1, L_0x1277efac0, L_0x1277efc30, C4<1>, C4<1>;
L_0x1277efe40 .functor AND 1, L_0x1277efcd0, L_0x1277efd40, C4<1>, C4<1>;
L_0x1277fad20 .functor BUFT 20, L_0x1277ef730, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
v0x1277e0560_0 .net "F_admin", 0 0, L_0x130040010;  alias, 1 drivers
v0x1277e0850_0 .net "F_pc", 19 0, L_0x1277fad20;  alias, 1 drivers
v0x1277e08e0_0 .net "F_ptw_pa", 7 0, v0x1277e46a0_0;  alias, 1 drivers
v0x1277e0990_0 .net "F_ptw_valid", 0 0, v0x1277e48f0_0;  alias, 1 drivers
v0x1277e0a20_0 .net "Itlb_pa_request", 0 0, L_0x1277efe40;  alias, 1 drivers
v0x1277e0b00_0 .net "Itlb_stall", 0 0, L_0x1277ef9d0;  alias, 1 drivers
v0x1277e0bd0_0 .net "Itlb_va", 19 0, L_0x1277efef0;  alias, 1 drivers
v0x1277e0c60_0 .net *"_ivl_10", 19 0, L_0x1277ef690;  1 drivers
L_0x130040208 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1277e0d10_0 .net/2u *"_ivl_12", 19 0, L_0x130040208;  1 drivers
v0x1277e0e20_0 .net *"_ivl_14", 19 0, L_0x1277ef730;  1 drivers
v0x1277e0ed0_0 .net *"_ivl_19", 0 0, L_0x1277ef810;  1 drivers
v0x1277e0f70_0 .net *"_ivl_21", 0 0, L_0x1277ef8f0;  1 drivers
v0x1277e1010_0 .net *"_ivl_25", 0 0, L_0x1277efac0;  1 drivers
v0x1277e10b0_0 .net *"_ivl_27", 0 0, L_0x1277efc30;  1 drivers
v0x1277e1150_0 .net *"_ivl_29", 0 0, L_0x1277efcd0;  1 drivers
v0x1277e11f0_0 .net *"_ivl_3", 7 0, L_0x1277ef330;  1 drivers
v0x1277e12a0_0 .net *"_ivl_31", 0 0, L_0x1277efd40;  1 drivers
v0x1277e1430_0 .net *"_ivl_4", 19 0, L_0x1277ef3d0;  1 drivers
L_0x1300401c0 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x1277e14c0_0 .net *"_ivl_7", 11 0, L_0x1300401c0;  1 drivers
v0x1277e1560_0 .net *"_ivl_9", 11 0, L_0x1277ef4f0;  1 drivers
v0x1277e1610_0 .net "clk", 0 0, v0x1277ee090_0;  alias, 1 drivers
v0x1277e17a0_0 .var "fifo_ptr", 3 0;
v0x1277e1830_0 .var "hit", 0 0;
v0x1277e18c0_0 .var "hit_ppn", 7 0;
v0x1277e1950_0 .var/i "i", 31 0;
v0x1277e19e0_0 .var "miss_vpn", 19 0;
v0x1277e1a80 .array "ppn_buf", 15 0, 7 0;
v0x1277e1c20_0 .net "rst", 0 0, v0x1277ee2d0_0;  alias, 1 drivers
v0x1277e1cb0_0 .net "va_in", 31 0, v0x1277e3ac0_0;  alias, 1 drivers
v0x1277e1d90_0 .net "va_vpn", 19 0, L_0x1277ef290;  1 drivers
v0x1277e1e40_0 .var "valid", 15 0;
v0x1277e1ef0 .array "vpn_buf", 15 0, 19 0;
E_0x1277e06e0/0 .event anyedge, v0x1277e0560_0, v0x1277e0990_0, v0x1277e1830_0, v0x1277e1e40_0;
v0x1277e1ef0_0 .array/port v0x1277e1ef0, 0;
v0x1277e1ef0_1 .array/port v0x1277e1ef0, 1;
v0x1277e1ef0_2 .array/port v0x1277e1ef0, 2;
v0x1277e1ef0_3 .array/port v0x1277e1ef0, 3;
E_0x1277e06e0/1 .event anyedge, v0x1277e1ef0_0, v0x1277e1ef0_1, v0x1277e1ef0_2, v0x1277e1ef0_3;
v0x1277e1ef0_4 .array/port v0x1277e1ef0, 4;
v0x1277e1ef0_5 .array/port v0x1277e1ef0, 5;
v0x1277e1ef0_6 .array/port v0x1277e1ef0, 6;
v0x1277e1ef0_7 .array/port v0x1277e1ef0, 7;
E_0x1277e06e0/2 .event anyedge, v0x1277e1ef0_4, v0x1277e1ef0_5, v0x1277e1ef0_6, v0x1277e1ef0_7;
v0x1277e1ef0_8 .array/port v0x1277e1ef0, 8;
v0x1277e1ef0_9 .array/port v0x1277e1ef0, 9;
v0x1277e1ef0_10 .array/port v0x1277e1ef0, 10;
v0x1277e1ef0_11 .array/port v0x1277e1ef0, 11;
E_0x1277e06e0/3 .event anyedge, v0x1277e1ef0_8, v0x1277e1ef0_9, v0x1277e1ef0_10, v0x1277e1ef0_11;
v0x1277e1ef0_12 .array/port v0x1277e1ef0, 12;
v0x1277e1ef0_13 .array/port v0x1277e1ef0, 13;
v0x1277e1ef0_14 .array/port v0x1277e1ef0, 14;
v0x1277e1ef0_15 .array/port v0x1277e1ef0, 15;
E_0x1277e06e0/4 .event anyedge, v0x1277e1ef0_12, v0x1277e1ef0_13, v0x1277e1ef0_14, v0x1277e1ef0_15;
v0x1277e1a80_0 .array/port v0x1277e1a80, 0;
v0x1277e1a80_1 .array/port v0x1277e1a80, 1;
v0x1277e1a80_2 .array/port v0x1277e1a80, 2;
E_0x1277e06e0/5 .event anyedge, v0x1277e1d90_0, v0x1277e1a80_0, v0x1277e1a80_1, v0x1277e1a80_2;
v0x1277e1a80_3 .array/port v0x1277e1a80, 3;
v0x1277e1a80_4 .array/port v0x1277e1a80, 4;
v0x1277e1a80_5 .array/port v0x1277e1a80, 5;
v0x1277e1a80_6 .array/port v0x1277e1a80, 6;
E_0x1277e06e0/6 .event anyedge, v0x1277e1a80_3, v0x1277e1a80_4, v0x1277e1a80_5, v0x1277e1a80_6;
v0x1277e1a80_7 .array/port v0x1277e1a80, 7;
v0x1277e1a80_8 .array/port v0x1277e1a80, 8;
v0x1277e1a80_9 .array/port v0x1277e1a80, 9;
v0x1277e1a80_10 .array/port v0x1277e1a80, 10;
E_0x1277e06e0/7 .event anyedge, v0x1277e1a80_7, v0x1277e1a80_8, v0x1277e1a80_9, v0x1277e1a80_10;
v0x1277e1a80_11 .array/port v0x1277e1a80, 11;
v0x1277e1a80_12 .array/port v0x1277e1a80, 12;
v0x1277e1a80_13 .array/port v0x1277e1a80, 13;
v0x1277e1a80_14 .array/port v0x1277e1a80, 14;
E_0x1277e06e0/8 .event anyedge, v0x1277e1a80_11, v0x1277e1a80_12, v0x1277e1a80_13, v0x1277e1a80_14;
v0x1277e1a80_15 .array/port v0x1277e1a80, 15;
E_0x1277e06e0/9 .event anyedge, v0x1277e1a80_15;
E_0x1277e06e0 .event/or E_0x1277e06e0/0, E_0x1277e06e0/1, E_0x1277e06e0/2, E_0x1277e06e0/3, E_0x1277e06e0/4, E_0x1277e06e0/5, E_0x1277e06e0/6, E_0x1277e06e0/7, E_0x1277e06e0/8, E_0x1277e06e0/9;
L_0x1277ef290 .part v0x1277e3ac0_0, 12, 20;
L_0x1277ef330 .part v0x1277e3ac0_0, 0, 8;
L_0x1277ef3d0 .concat [ 8 12 0 0], L_0x1277ef330, L_0x1300401c0;
L_0x1277ef4f0 .part v0x1277e3ac0_0, 0, 12;
L_0x1277ef690 .concat [ 12 8 0 0], L_0x1277ef4f0, v0x1277e18c0_0;
L_0x1277ef730 .functor MUXZ 20, L_0x130040208, L_0x1277ef690, v0x1277e1830_0, C4<>;
L_0x1277ef810 .reduce/nor L_0x130040010;
L_0x1277ef8f0 .reduce/nor v0x1277e1830_0;
L_0x1277efac0 .reduce/nor L_0x130040010;
L_0x1277efc30 .reduce/nor v0x1277e1830_0;
L_0x1277efd40 .reduce/nor v0x1277e48f0_0;
L_0x1277efef0 .part v0x1277e3ac0_0, 12, 20;
S_0x1277e2200 .scope module, "u_mem_to_wb_reg" "mem_to_wb_reg" 3 571, 14 1 0, S_0x12779ad00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "MEM_data_mem";
    .port_info 3 /INPUT 5 "MEM_rd";
    .port_info 4 /INPUT 1 "MEM_we";
    .port_info 5 /INPUT 32 "MEM_pc";
    .port_info 6 /INPUT 1 "MEM_jlx";
    .port_info 7 /OUTPUT 32 "WB_data_mem";
    .port_info 8 /OUTPUT 5 "WB_rd";
    .port_info 9 /OUTPUT 1 "WB_we";
    .port_info 10 /OUTPUT 32 "WB_pc";
    .port_info 11 /OUTPUT 1 "WB_jlx";
P_0x1277e2370 .param/l "PC_BITS" 0 14 3, +C4<00000000000000000000000000010100>;
P_0x1277e23b0 .param/l "XLEN" 0 14 2, +C4<00000000000000000000000000100000>;
L_0x1277fabd0 .functor BUFZ 32, v0x1277e30f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1277e2690_0 .net "MEM_data_mem", 31 0, v0x1277d5590_0;  alias, 1 drivers
v0x1277e2760_0 .net "MEM_jlx", 0 0, v0x1277dcd90_0;  alias, 1 drivers
v0x1277e27f0_0 .net "MEM_pc", 31 0, L_0x1277fa310;  alias, 1 drivers
v0x1277e2880_0 .net "MEM_rd", 4 0, v0x1277dcf80_0;  alias, 1 drivers
v0x1277e2950_0 .net "MEM_we", 0 0, v0x1277dd2c0_0;  alias, 1 drivers
v0x1277e2a60_0 .net "WB_data_mem", 31 0, v0x1277e2fd0_0;  alias, 1 drivers
v0x1277e2af0_0 .net "WB_jlx", 0 0, v0x1277e3060_0;  alias, 1 drivers
v0x1277e2b80_0 .net "WB_pc", 31 0, L_0x1277fabd0;  alias, 1 drivers
v0x1277e2c10_0 .net "WB_rd", 4 0, v0x1277e3180_0;  alias, 1 drivers
v0x1277e2d20_0 .net "WB_we", 0 0, v0x1277e3230_0;  alias, 1 drivers
v0x1277e2db0_0 .net "clk", 0 0, v0x1277ee090_0;  alias, 1 drivers
v0x1277e2e40_0 .net "rst", 0 0, v0x1277ee2d0_0;  alias, 1 drivers
v0x1277e2fd0_0 .var "wb_data_mem_r", 31 0;
v0x1277e3060_0 .var "wb_jlx_r", 0 0;
v0x1277e30f0_0 .var "wb_pc_r", 31 0;
v0x1277e3180_0 .var "wb_rd_r", 4 0;
v0x1277e3230_0 .var "wb_we_r", 0 0;
S_0x1277e3470 .scope module, "u_pc" "pc" 3 154, 15 4 0, S_0x12779ad00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "EX_taken";
    .port_info 3 /INPUT 32 "EX_alt_pc";
    .port_info 4 /INPUT 1 "stall_D";
    .port_info 5 /INPUT 32 "F_BP_target_pc";
    .port_info 6 /OUTPUT 32 "F_pc_va";
P_0x1277e35e0 .param/l "PCLEN" 0 15 5, +C4<00000000000000000000000000100000>;
P_0x1277e3620 .param/l "RESET_PC" 0 15 6, C4<00000000000000000000000000000000>;
v0x1277e3860_0 .net "EX_alt_pc", 31 0, v0x1277cec90_0;  alias, 1 drivers
v0x1277e3910_0 .net "EX_taken", 0 0, v0x1277cefa0_0;  alias, 1 drivers
v0x1277e3a30_0 .net "F_BP_target_pc", 31 0, L_0x1277ef0d0;  alias, 1 drivers
v0x1277e3ac0_0 .var "F_pc_va", 31 0;
v0x1277e3b50_0 .net "clk", 0 0, v0x1277ee090_0;  alias, 1 drivers
v0x1277e3c20_0 .net "rst", 0 0, v0x1277ee2d0_0;  alias, 1 drivers
v0x1277e3cb0_0 .net "stall_D", 0 0, L_0x1277f6c70;  alias, 1 drivers
E_0x1277e3810 .event posedge, v0x1277cdf20_0, v0x1277cda10_0;
S_0x1277e3db0 .scope module, "u_ptw" "ptw_2level" 3 205, 16 1 0, S_0x12779ad00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "Itlb_pa_request";
    .port_info 3 /INPUT 20 "Itlb_va";
    .port_info 4 /OUTPUT 1 "F_ptw_valid";
    .port_info 5 /OUTPUT 8 "F_ptw_pa";
    .port_info 6 /OUTPUT 1 "Ptw_mem_req";
    .port_info 7 /OUTPUT 20 "Ptw_mem_addr";
    .port_info 8 /INPUT 32 "Ptw_mem_rdata";
    .port_info 9 /INPUT 1 "Ptw_mem_valid";
    .port_info 10 /INPUT 1 "MEM_stall";
P_0x1277e3f70 .param/l "PAGE_OFFSET_WIDTH" 0 16 4, +C4<00000000000000000000000000001100>;
P_0x1277e3fb0 .param/l "PC_BITS" 0 16 3, +C4<00000000000000000000000000010100>;
P_0x1277e3ff0 .param/l "PPN_WIDTH" 0 16 6, +C4<000000000000000000000000000001000>;
P_0x1277e4030 .param/l "ROOT_PPN" 1 16 34, C4<00001001>;
P_0x1277e4070 .param/l "S_IDLE" 1 16 55, C4<000>;
P_0x1277e40b0 .param/l "S_L1_REQ" 1 16 56, C4<001>;
P_0x1277e40f0 .param/l "S_L1_WAIT" 1 16 57, C4<010>;
P_0x1277e4130 .param/l "S_L2_REQ" 1 16 58, C4<011>;
P_0x1277e4170 .param/l "S_L2_WAIT" 1 16 59, C4<100>;
P_0x1277e41b0 .param/l "S_RESP" 1 16 60, C4<101>;
P_0x1277e41f0 .param/l "VA_WIDTH" 0 16 2, +C4<00000000000000000000000000100000>;
P_0x1277e4230 .param/l "VPN_WIDTH" 0 16 5, +C4<000000000000000000000000000010100>;
v0x1277e46a0_0 .var "F_ptw_pa", 7 0;
v0x1277e48f0_0 .var "F_ptw_valid", 0 0;
v0x1277e49a0_0 .net "Itlb_pa_request", 0 0, L_0x1277efe40;  alias, 1 drivers
v0x1277e4a70_0 .net "Itlb_va", 19 0, L_0x1277efef0;  alias, 1 drivers
v0x1277e4b20_0 .net "MEM_stall", 0 0, v0x1277d5780_0;  alias, 1 drivers
v0x1277e4bf0_0 .var "Ptw_mem_addr", 19 0;
v0x1277e4c80_0 .net "Ptw_mem_rdata", 31 0, v0x1277d5960_0;  alias, 1 drivers
v0x1277e4d30_0 .var "Ptw_mem_req", 0 0;
v0x1277e4de0_0 .net "Ptw_mem_valid", 0 0, v0x1277d5b90_0;  alias, 1 drivers
v0x1277e4f10_0 .net "clk", 0 0, v0x1277ee090_0;  alias, 1 drivers
v0x1277e4fa0_0 .var "l1_ppn_q", 7 0;
v0x1277e5030_0 .var "l2_ppn_q", 7 0;
v0x1277e50c0_0 .var "next_state", 2 0;
v0x1277e5150_0 .net "pte_ppn", 7 0, L_0x1277f0110;  1 drivers
v0x1277e51e0_0 .net "rst", 0 0, v0x1277ee2d0_0;  alias, 1 drivers
v0x1277e5270_0 .var "state", 2 0;
v0x1277e5300_0 .net "vpn0", 9 0, L_0x1277f0030;  1 drivers
v0x1277e54b0_0 .net "vpn1", 9 0, L_0x1277eff90;  1 drivers
v0x1277e5560_0 .var "vpn_q", 19 0;
E_0x1277e4870 .event anyedge, v0x1277e5270_0, v0x1277e0a20_0, v0x1277d01b0_0, v0x1277d5b90_0;
L_0x1277eff90 .part v0x1277e5560_0, 10, 10;
L_0x1277f0030 .part v0x1277e5560_0, 0, 10;
L_0x1277f0110 .part v0x1277d5960_0, 12, 8;
S_0x1277e5720 .scope module, "u_regfile" "regfile" 3 348, 17 1 0, S_0x12779ad00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "D_ra";
    .port_info 2 /INPUT 5 "D_rb";
    .port_info 3 /INPUT 11 "D_imd";
    .port_info 4 /INPUT 32 "D_pc";
    .port_info 5 /INPUT 1 "D_ld";
    .port_info 6 /INPUT 1 "D_str";
    .port_info 7 /INPUT 1 "D_brn";
    .port_info 8 /INPUT 1 "D_jmp";
    .port_info 9 /INPUT 1 "D_addi";
    .port_info 10 /INPUT 2 "EX_D_bp";
    .port_info 11 /INPUT 2 "MEM_D_bp";
    .port_info 12 /INPUT 2 "WB_D_bp";
    .port_info 13 /INPUT 32 "EX_alu_out";
    .port_info 14 /INPUT 32 "MEM_data_mem";
    .port_info 15 /INPUT 1 "WB_we";
    .port_info 16 /INPUT 5 "WB_rd";
    .port_info 17 /INPUT 32 "WB_data_mem";
    .port_info 18 /INPUT 32 "WB_pc";
    .port_info 19 /INPUT 1 "WB_jlx";
    .port_info 20 /OUTPUT 32 "D_a";
    .port_info 21 /OUTPUT 32 "D_b";
    .port_info 22 /OUTPUT 32 "D_a2";
    .port_info 23 /OUTPUT 32 "D_b2";
P_0x1277e5890 .param/l "ADDR_SIZE" 0 17 4, +C4<00000000000000000000000000000101>;
P_0x1277e58d0 .param/l "PC_BITS" 0 17 5, +C4<00000000000000000000000000010100>;
P_0x1277e5910 .param/l "REG_NUM" 0 17 3, +C4<00000000000000000000000000100000>;
P_0x1277e5950 .param/l "VPC_BITS" 0 17 6, +C4<00000000000000000000000000100000>;
P_0x1277e5990 .param/l "XLEN" 0 17 2, +C4<00000000000000000000000000100000>;
L_0x1277f7570 .functor BUFZ 32, L_0x1277f7450, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1277f77e0 .functor BUFZ 32, L_0x1277f7620, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1277f86a0 .functor BUFZ 32, L_0x1277f7eb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1277e36a0 .functor BUFZ 32, L_0x1277f8480, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1277f8940 .functor AND 1, L_0x1277f2300, L_0x1277f8790, C4<1>, C4<1>;
L_0x1277f8400 .functor OR 1, L_0x1277f1b10, L_0x1277f18d0, C4<0>, C4<0>;
L_0x1277f8a50 .functor OR 1, L_0x1277f8400, L_0x1277f23f0, C4<0>, C4<0>;
L_0x1277f8b80 .functor OR 1, L_0x1277f8a50, L_0x1277f2300, C4<0>, C4<0>;
v0x1277e5eb0_0 .net "D_a", 31 0, L_0x1277f89b0;  alias, 1 drivers
v0x1277e5f70_0 .net "D_a2", 31 0, L_0x1277f86a0;  alias, 1 drivers
v0x1277e6000_0 .net "D_addi", 0 0, L_0x1277f23f0;  alias, 1 drivers
v0x1277e6090_0 .net "D_b", 31 0, L_0x1277f8d50;  alias, 1 drivers
v0x1277e6120_0 .net "D_b2", 31 0, L_0x1277e36a0;  alias, 1 drivers
v0x1277e61f0_0 .net "D_brn", 0 0, L_0x1277f2300;  alias, 1 drivers
v0x1277e62c0_0 .net "D_imd", 10 0, L_0x1277f0a70;  alias, 1 drivers
v0x1277e6350_0 .net "D_jmp", 0 0, L_0x1277f1860;  alias, 1 drivers
v0x1277e6400_0 .net "D_ld", 0 0, L_0x1277f18d0;  alias, 1 drivers
v0x1277e6510_0 .net "D_pc", 31 0, v0x1277de620_0;  alias, 1 drivers
v0x1277e65e0_0 .net "D_ra", 4 0, L_0x1277f0710;  alias, 1 drivers
v0x1277e66b0_0 .net "D_rb", 4 0, L_0x1277f0830;  alias, 1 drivers
v0x1277e6780_0 .net "D_str", 0 0, L_0x1277f1b10;  alias, 1 drivers
v0x1277e6850_0 .net "EX_D_bp", 1 0, L_0x1277f6fe0;  alias, 1 drivers
v0x1277e68e0_0 .net "EX_alu_out", 31 0, v0x1277cec90_0;  alias, 1 drivers
v0x1277e6970_0 .net "MEM_D_bp", 1 0, L_0x1277f71c0;  alias, 1 drivers
v0x1277e6a00_0 .net "MEM_data_mem", 31 0, v0x1277d5590_0;  alias, 1 drivers
v0x1277e6bd0_0 .net "WB_D_bp", 1 0, L_0x1277f72a0;  alias, 1 drivers
v0x1277e6c60_0 .net "WB_data_mem", 31 0, v0x1277e2fd0_0;  alias, 1 drivers
v0x1277e6cf0_0 .net "WB_jlx", 0 0, v0x1277e3060_0;  alias, 1 drivers
v0x1277e6d80_0 .net "WB_pc", 31 0, L_0x1277fabd0;  alias, 1 drivers
v0x1277e6e10_0 .net "WB_rd", 4 0, v0x1277e3180_0;  alias, 1 drivers
v0x1277e6ea0_0 .net "WB_we", 0 0, v0x1277e3230_0;  alias, 1 drivers
v0x1277e6f70_0 .net *"_ivl_0", 31 0, L_0x1277f7450;  1 drivers
v0x1277e7000_0 .net *"_ivl_10", 6 0, L_0x1277f76c0;  1 drivers
L_0x130040fd0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1277e7090_0 .net *"_ivl_13", 1 0, L_0x130040fd0;  1 drivers
v0x1277e7140_0 .net *"_ivl_17", 0 0, L_0x1277f7890;  1 drivers
v0x1277e71f0_0 .net *"_ivl_19", 0 0, L_0x1277f79e0;  1 drivers
v0x1277e72a0_0 .net *"_ivl_2", 6 0, L_0x1277f7100;  1 drivers
v0x1277e7350_0 .net *"_ivl_21", 0 0, L_0x1277f7b00;  1 drivers
v0x1277e7400_0 .net *"_ivl_22", 31 0, L_0x1277f7c20;  1 drivers
v0x1277e74b0_0 .net *"_ivl_24", 31 0, L_0x1277f7d00;  1 drivers
v0x1277e7560_0 .net *"_ivl_29", 0 0, L_0x1277f7f50;  1 drivers
v0x1277e6ab0_0 .net *"_ivl_31", 0 0, L_0x1277f8050;  1 drivers
v0x1277e77f0_0 .net *"_ivl_33", 0 0, L_0x1277f80f0;  1 drivers
v0x1277e7880_0 .net *"_ivl_34", 31 0, L_0x1277f8200;  1 drivers
v0x1277e7920_0 .net *"_ivl_36", 31 0, L_0x1277f8360;  1 drivers
v0x1277e79d0_0 .net *"_ivl_45", 0 0, L_0x1277f8790;  1 drivers
v0x1277e7a70_0 .net *"_ivl_46", 0 0, L_0x1277f8940;  1 drivers
L_0x130040f88 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1277e7b20_0 .net *"_ivl_5", 1 0, L_0x130040f88;  1 drivers
v0x1277e7bd0_0 .net *"_ivl_51", 0 0, L_0x1277f8400;  1 drivers
v0x1277e7c70_0 .net *"_ivl_53", 0 0, L_0x1277f8a50;  1 drivers
v0x1277e7d10_0 .net *"_ivl_55", 0 0, L_0x1277f8b80;  1 drivers
v0x1277e7db0_0 .net *"_ivl_57", 0 0, L_0x1277f8c30;  1 drivers
v0x1277e7e60_0 .net *"_ivl_58", 20 0, L_0x1277f8df0;  1 drivers
v0x1277e7f10_0 .net *"_ivl_60", 31 0, L_0x1277f8f40;  1 drivers
v0x1277e7fc0_0 .net *"_ivl_8", 31 0, L_0x1277f7620;  1 drivers
v0x1277e8070_0 .net "clk", 0 0, v0x1277ee090_0;  alias, 1 drivers
v0x1277e8100_0 .var/i "i", 31 0;
v0x1277e81b0_0 .net "ra_fwd", 31 0, L_0x1277f7eb0;  1 drivers
v0x1277e8260_0 .net "ra_raw", 31 0, L_0x1277f7570;  1 drivers
v0x1277e8310_0 .net "rb_fwd", 31 0, L_0x1277f8480;  1 drivers
v0x1277e83c0_0 .net "rb_raw", 31 0, L_0x1277f77e0;  1 drivers
v0x1277e8470 .array "regs", 31 0, 31 0;
L_0x1277f7450 .array/port v0x1277e8470, L_0x1277f7100;
L_0x1277f7100 .concat [ 5 2 0 0], L_0x1277f0710, L_0x130040f88;
L_0x1277f7620 .array/port v0x1277e8470, L_0x1277f76c0;
L_0x1277f76c0 .concat [ 5 2 0 0], L_0x1277f0830, L_0x130040fd0;
L_0x1277f7890 .part L_0x1277f6fe0, 1, 1;
L_0x1277f79e0 .part L_0x1277f71c0, 1, 1;
L_0x1277f7b00 .part L_0x1277f72a0, 1, 1;
L_0x1277f7c20 .functor MUXZ 32, L_0x1277f7570, v0x1277e2fd0_0, L_0x1277f7b00, C4<>;
L_0x1277f7d00 .functor MUXZ 32, L_0x1277f7c20, v0x1277d5590_0, L_0x1277f79e0, C4<>;
L_0x1277f7eb0 .functor MUXZ 32, L_0x1277f7d00, v0x1277cec90_0, L_0x1277f7890, C4<>;
L_0x1277f7f50 .part L_0x1277f6fe0, 0, 1;
L_0x1277f8050 .part L_0x1277f71c0, 0, 1;
L_0x1277f80f0 .part L_0x1277f72a0, 0, 1;
L_0x1277f8200 .functor MUXZ 32, L_0x1277f77e0, v0x1277e2fd0_0, L_0x1277f80f0, C4<>;
L_0x1277f8360 .functor MUXZ 32, L_0x1277f8200, v0x1277d5590_0, L_0x1277f8050, C4<>;
L_0x1277f8480 .functor MUXZ 32, L_0x1277f8360, v0x1277cec90_0, L_0x1277f7f50, C4<>;
L_0x1277f8790 .reduce/nor L_0x1277f1860;
L_0x1277f89b0 .functor MUXZ 32, L_0x1277f7eb0, v0x1277de620_0, L_0x1277f8940, C4<>;
L_0x1277f8c30 .part L_0x1277f0a70, 10, 1;
LS_0x1277f8df0_0_0 .concat [ 1 1 1 1], L_0x1277f8c30, L_0x1277f8c30, L_0x1277f8c30, L_0x1277f8c30;
LS_0x1277f8df0_0_4 .concat [ 1 1 1 1], L_0x1277f8c30, L_0x1277f8c30, L_0x1277f8c30, L_0x1277f8c30;
LS_0x1277f8df0_0_8 .concat [ 1 1 1 1], L_0x1277f8c30, L_0x1277f8c30, L_0x1277f8c30, L_0x1277f8c30;
LS_0x1277f8df0_0_12 .concat [ 1 1 1 1], L_0x1277f8c30, L_0x1277f8c30, L_0x1277f8c30, L_0x1277f8c30;
LS_0x1277f8df0_0_16 .concat [ 1 1 1 1], L_0x1277f8c30, L_0x1277f8c30, L_0x1277f8c30, L_0x1277f8c30;
LS_0x1277f8df0_0_20 .concat [ 1 0 0 0], L_0x1277f8c30;
LS_0x1277f8df0_1_0 .concat [ 4 4 4 4], LS_0x1277f8df0_0_0, LS_0x1277f8df0_0_4, LS_0x1277f8df0_0_8, LS_0x1277f8df0_0_12;
LS_0x1277f8df0_1_4 .concat [ 4 1 0 0], LS_0x1277f8df0_0_16, LS_0x1277f8df0_0_20;
L_0x1277f8df0 .concat [ 16 5 0 0], LS_0x1277f8df0_1_0, LS_0x1277f8df0_1_4;
L_0x1277f8f40 .concat [ 11 21 0 0], L_0x1277f0a70, L_0x1277f8df0;
L_0x1277f8d50 .functor MUXZ 32, L_0x1277f8480, L_0x1277f8f40, L_0x1277f8b80, C4<>;
S_0x1277e8750 .scope module, "u_unified_mem" "unified_mem" 3 542, 18 1 0, S_0x12779ad00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "Ic_mem_req";
    .port_info 3 /INPUT 16 "Ic_mem_addr";
    .port_info 4 /OUTPUT 128 "F_mem_inst";
    .port_info 5 /OUTPUT 1 "F_mem_valid";
    .port_info 6 /INPUT 1 "Dc_mem_req";
    .port_info 7 /INPUT 16 "Dc_mem_addr";
    .port_info 8 /OUTPUT 128 "MEM_data_line";
    .port_info 9 /OUTPUT 1 "MEM_mem_valid";
    .port_info 10 /INPUT 1 "Dc_wb_we";
    .port_info 11 /INPUT 16 "Dc_wb_addr";
    .port_info 12 /INPUT 128 "Dc_wb_wline";
P_0x1277e8910 .param/l "LATENCY" 0 18 3, +C4<00000000000000000000000000000011>;
P_0x1277e8950 .param/l "LINE_BITS" 0 18 4, +C4<00000000000000000000000000010000>;
P_0x1277e8990 .param/l "NUM_LINES" 1 18 31, +C4<000000000000000000000000000000010000000000000000>;
P_0x1277e89d0 .param/l "WORDS_PER_LINE" 0 18 5, +C4<00000000000000000000000000000100>;
P_0x1277e8a10 .param/l "XLEN" 0 18 2, +C4<00000000000000000000000000100000>;
v0x1277e8dc0_0 .var "D_counter", 1 0;
v0x1277e8e50_0 .var "D_saved_line", 15 0;
v0x1277e8ef0_0 .net "Dc_mem_addr", 15 0, v0x1277d4f60_0;  alias, 1 drivers
v0x1277e8f80_0 .net "Dc_mem_req", 0 0, v0x1277d5000_0;  alias, 1 drivers
v0x1277e9010_0 .net "Dc_wb_addr", 15 0, v0x1277d5090_0;  alias, 1 drivers
v0x1277e90e0_0 .net "Dc_wb_we", 0 0, v0x1277d5120_0;  alias, 1 drivers
v0x1277e9190_0 .net "Dc_wb_wline", 127 0, v0x1277d51f0_0;  alias, 1 drivers
v0x1277e9240_0 .var "F_mem_inst", 127 0;
v0x1277e92f0_0 .var "F_mem_valid", 0 0;
v0x1277e9420_0 .var "I_counter", 1 0;
v0x1277e94b0_0 .var "I_saved_line", 15 0;
v0x1277e9540_0 .net "Ic_mem_addr", 15 0, v0x1277df2b0_0;  alias, 1 drivers
v0x1277e95d0_0 .net "Ic_mem_req", 0 0, v0x1277df340_0;  alias, 1 drivers
v0x1277e9660_0 .var "MEM_data_line", 127 0;
v0x1277e9710_0 .var "MEM_mem_valid", 0 0;
v0x1277e97c0_0 .net "clk", 0 0, v0x1277ee090_0;  alias, 1 drivers
v0x1277e9850_0 .var/i "i", 31 0;
v0x1277e99e0_0 .var/i "j", 31 0;
v0x1277e9a80 .array "line", 262143 0, 31 0;
v0x1277e9b20_0 .net "rst", 0 0, v0x1277ee2d0_0;  alias, 1 drivers
S_0x1277eded0 .scope begin, "run_loop" "run_loop" 2 45, 2 45 0, S_0x12779b010;
 .timescale -9 -12;
    .scope S_0x1277e3470;
T_1 ;
    %wait E_0x1277e3810;
    %load/vec4 v0x1277e3c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1277e3ac0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x1277e3910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x1277e3860_0;
    %assign/vec4 v0x1277e3ac0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x1277e3cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x1277e3ac0_0;
    %assign/vec4 v0x1277e3ac0_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x1277e3a30_0;
    %assign/vec4 v0x1277e3ac0_0, 0;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1277cf2a0;
T_2 ;
    %wait E_0x1277cf850;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1277d0f70_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1277d1000_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1277d1090_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x1277d1090_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_2.1, 5;
    %load/vec4 v0x1277d0f70_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %ix/getv/s 4, v0x1277d1090_0;
    %load/vec4a v0x1277d1120, 4;
    %load/vec4 v0x1277cff70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1277d0f70_0, 0, 1;
    %load/vec4 v0x1277d1090_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x1277d1000_0, 0, 3;
T_2.2 ;
    %load/vec4 v0x1277d1090_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1277d1090_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x1277cf2a0;
T_3 ;
    %wait E_0x1277cf7c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1277d0e50_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1277d0ee0_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1277d1090_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x1277d1090_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_3.1, 5;
    %load/vec4 v0x1277d0e50_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.4, 9;
    %ix/getv/s 4, v0x1277d1090_0;
    %load/vec4a v0x1277d1120, 4;
    %load/vec4 v0x1277cfcf0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1277d0e50_0, 0, 1;
    %load/vec4 v0x1277d1090_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x1277d0ee0_0, 0, 3;
T_3.2 ;
    %load/vec4 v0x1277d1090_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1277d1090_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x1277cf2a0;
T_4 ;
    %wait E_0x127741a40;
    %load/vec4 v0x1277d13b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1277d1090_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x1277d1090_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x1277d1090_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1277d1120, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x1277d1090_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1277d15f0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x1277d1090_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1277d14d0, 0, 4;
    %load/vec4 v0x1277d1090_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1277d1090_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x1277cfc60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x1277d0e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %load/vec4 v0x1277cfd80_0;
    %load/vec4 v0x1277d0ee0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1277d14d0, 0, 4;
    %load/vec4 v0x1277cfb70_0;
    %load/vec4 v0x1277d0ee0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1277d15f0, 0, 4;
    %jmp T_4.7;
T_4.6 ;
    %alloc S_0x1277cf8e0;
    %fork TD_cpu_run_tb.dut.u_branch_buffer.fifo_insert_new, S_0x1277cf8e0;
    %join;
    %free S_0x1277cf8e0;
T_4.7 ;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1277dffd0;
T_5 ;
    %wait E_0x1277e06e0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1277e1830_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1277e18c0_0, 0, 8;
    %load/vec4 v0x1277e0560_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0x1277e0990_0;
    %nor/r;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1277e1950_0, 0, 32;
T_5.3 ;
    %load/vec4 v0x1277e1950_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.4, 5;
    %load/vec4 v0x1277e1830_0;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_5.8, 10;
    %load/vec4 v0x1277e1e40_0;
    %load/vec4 v0x1277e1950_0;
    %part/s 1;
    %and;
T_5.8;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %ix/getv/s 4, v0x1277e1950_0;
    %load/vec4a v0x1277e1ef0, 4;
    %load/vec4 v0x1277e1d90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1277e1830_0, 0, 1;
    %ix/getv/s 4, v0x1277e1950_0;
    %load/vec4a v0x1277e1a80, 4;
    %store/vec4 v0x1277e18c0_0, 0, 8;
T_5.5 ;
    %load/vec4 v0x1277e1950_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1277e1950_0, 0, 32;
    %jmp T_5.3;
T_5.4 ;
T_5.0 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x1277dffd0;
T_6 ;
    %wait E_0x127741a40;
    %load/vec4 v0x1277e1c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1277e1950_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x1277e1950_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x1277e1950_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1277e1ef0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x1277e1950_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1277e1a80, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x1277e1950_0;
    %assign/vec4/off/d v0x1277e1e40_0, 4, 5;
    %load/vec4 v0x1277e1950_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1277e1950_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1277e17a0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x1277e19e0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x1277e0a20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.6, 9;
    %load/vec4 v0x1277e1830_0;
    %nor/r;
    %and;
T_6.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x1277e1d90_0;
    %assign/vec4 v0x1277e19e0_0, 0;
T_6.4 ;
    %load/vec4 v0x1277e0990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.7, 8;
    %load/vec4 v0x1277e19e0_0;
    %load/vec4 v0x1277e17a0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1277e1ef0, 0, 4;
    %load/vec4 v0x1277e08e0_0;
    %load/vec4 v0x1277e17a0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1277e1a80, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x1277e17a0_0;
    %assign/vec4/off/d v0x1277e1e40_0, 4, 5;
    %load/vec4 v0x1277e17a0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x1277e17a0_0, 0;
T_6.7 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1277e3db0;
T_7 ;
    %wait E_0x127741a40;
    %load/vec4 v0x1277e51e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1277e5270_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x1277e5560_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1277e4fa0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1277e5030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1277e48f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1277e46a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1277e4d30_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x1277e4bf0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x1277e50c0_0;
    %assign/vec4 v0x1277e5270_0, 0;
    %load/vec4 v0x1277e5270_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1277e48f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1277e4d30_0, 0;
    %jmp T_7.9;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1277e48f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1277e4d30_0, 0;
    %load/vec4 v0x1277e49a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.10, 8;
    %load/vec4 v0x1277e4a70_0;
    %assign/vec4 v0x1277e5560_0, 0;
T_7.10 ;
    %jmp T_7.9;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1277e48f0_0, 0;
    %load/vec4 v0x1277e4b20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.12, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1277e4d30_0, 0;
    %pushi/vec4 9, 0, 8;
    %load/vec4 v0x1277e54b0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x1277e4bf0_0, 0;
    %jmp T_7.13;
T_7.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1277e4d30_0, 0;
T_7.13 ;
    %jmp T_7.9;
T_7.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1277e4d30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1277e48f0_0, 0;
    %load/vec4 v0x1277e4de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.14, 8;
    %load/vec4 v0x1277e5150_0;
    %assign/vec4 v0x1277e4fa0_0, 0;
T_7.14 ;
    %jmp T_7.9;
T_7.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1277e48f0_0, 0;
    %load/vec4 v0x1277e4b20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.16, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1277e4d30_0, 0;
    %load/vec4 v0x1277e4fa0_0;
    %load/vec4 v0x1277e5300_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x1277e4bf0_0, 0;
    %jmp T_7.17;
T_7.16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1277e4d30_0, 0;
T_7.17 ;
    %jmp T_7.9;
T_7.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1277e4d30_0, 0;
    %load/vec4 v0x1277e4de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.18, 8;
    %load/vec4 v0x1277e5150_0;
    %assign/vec4 v0x1277e5030_0, 0;
    %load/vec4 v0x1277e5150_0;
    %assign/vec4 v0x1277e46a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1277e48f0_0, 0;
    %jmp T_7.19;
T_7.18 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1277e48f0_0, 0;
T_7.19 ;
    %jmp T_7.9;
T_7.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1277e48f0_0, 0;
    %jmp T_7.9;
T_7.9 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1277e3db0;
T_8 ;
    %wait E_0x1277e4870;
    %load/vec4 v0x1277e5270_0;
    %store/vec4 v0x1277e50c0_0, 0, 3;
    %load/vec4 v0x1277e5270_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1277e50c0_0, 0, 3;
    %jmp T_8.7;
T_8.0 ;
    %load/vec4 v0x1277e49a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1277e50c0_0, 0, 3;
T_8.8 ;
    %jmp T_8.7;
T_8.1 ;
    %load/vec4 v0x1277e4b20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1277e50c0_0, 0, 3;
T_8.10 ;
    %jmp T_8.7;
T_8.2 ;
    %load/vec4 v0x1277e4de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.12, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1277e50c0_0, 0, 3;
T_8.12 ;
    %jmp T_8.7;
T_8.3 ;
    %load/vec4 v0x1277e4b20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.14, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x1277e50c0_0, 0, 3;
T_8.14 ;
    %jmp T_8.7;
T_8.4 ;
    %load/vec4 v0x1277e4de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.16, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x1277e50c0_0, 0, 3;
T_8.16 ;
    %jmp T_8.7;
T_8.5 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1277e50c0_0, 0, 3;
    %jmp T_8.7;
T_8.7 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x1277de9c0;
T_9 ;
    %wait E_0x127741a40;
    %load/vec4 v0x1277dfbb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1277df8f0_0, 0, 32;
T_9.2 ;
    %load/vec4 v0x1277df8f0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_9.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x1277df8f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1277dfe00, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x1277df8f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1277dfd40, 0, 4;
    %load/vec4 v0x1277df8f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1277df8f0_0, 0, 32;
    %jmp T_9.2;
T_9.3 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1277df6f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1277df9a0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x1277df340_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.6, 9;
    %load/vec4 v0x1277df7a0_0;
    %nor/r;
    %and;
T_9.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x1277dfa50_0;
    %assign/vec4 v0x1277df9a0_0, 0;
T_9.4 ;
    %load/vec4 v0x1277df0c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.7, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x1277df6f0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1277dfe00, 0, 4;
    %load/vec4 v0x1277df9a0_0;
    %load/vec4 v0x1277df6f0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1277dfd40, 0, 4;
    %load/vec4 v0x1277df030_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x1277df6f0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1277df460, 0, 4;
    %load/vec4 v0x1277df030_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x1277df6f0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1277df460, 0, 4;
    %load/vec4 v0x1277df030_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x1277df6f0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %pushi/vec4 2, 0, 3;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1277df460, 0, 4;
    %load/vec4 v0x1277df030_0;
    %parti/s 32, 96, 8;
    %load/vec4 v0x1277df6f0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %pushi/vec4 3, 0, 3;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1277df460, 0, 4;
    %load/vec4 v0x1277df6f0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x1277df6f0_0, 0;
T_9.7 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x1277de9c0;
T_10 ;
    %wait E_0x1277dee30;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1277df7a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1277df840_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1277df1e0_0, 0, 1;
    %pushi/vec4 536870912, 0, 32;
    %store/vec4 v0x1277def60_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1277df340_0, 0, 1;
    %load/vec4 v0x1277dfa50_0;
    %store/vec4 v0x1277df2b0_0, 0, 16;
    %load/vec4 v0x1277df0c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1277df8f0_0, 0, 32;
T_10.2 ;
    %load/vec4 v0x1277df8f0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_10.3, 5;
    %ix/getv/s 4, v0x1277df8f0_0;
    %load/vec4a v0x1277dfe00, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.6, 9;
    %ix/getv/s 4, v0x1277df8f0_0;
    %load/vec4a v0x1277dfd40, 4;
    %load/vec4 v0x1277dfa50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1277df7a0_0, 0, 1;
    %load/vec4 v0x1277df8f0_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x1277df840_0, 0, 2;
T_10.4 ;
    %load/vec4 v0x1277df8f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1277df8f0_0, 0, 32;
    %jmp T_10.2;
T_10.3 ;
T_10.0 ;
    %load/vec4 v0x1277df7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.7, 8;
    %load/vec4 v0x1277df840_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x1277dfb00_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x1277df460, 4;
    %store/vec4 v0x1277def60_0, 0, 32;
    %jmp T_10.8;
T_10.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1277df1e0_0, 0, 1;
    %load/vec4 v0x1277df0c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.9, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_10.10, 8;
T_10.9 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_10.10, 8;
 ; End of false expr.
    %blend;
T_10.10;
    %store/vec4 v0x1277df340_0, 0, 1;
    %load/vec4 v0x1277dfa50_0;
    %store/vec4 v0x1277df2b0_0, 0, 16;
T_10.8 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x1277dd680;
T_11 ;
    %wait E_0x127741a40;
    %load/vec4 v0x1277de6d0_0;
    %flag_set/vec4 8;
    %jmp/1 T_11.2, 8;
    %load/vec4 v0x1277de230_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_11.2;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1277de620_0, 0;
    %pushi/vec4 536870912, 0, 32;
    %assign/vec4 v0x1277de580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1277de460_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1277de4f0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x1277de860_0;
    %nor/r;
    %load/vec4 v0x1277de2c0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.3, 8;
    %load/vec4 v0x1277de100_0;
    %assign/vec4 v0x1277de620_0, 0;
    %load/vec4 v0x1277de070_0;
    %assign/vec4 v0x1277de580_0, 0;
    %load/vec4 v0x1277ddf30_0;
    %assign/vec4 v0x1277de460_0, 0;
    %load/vec4 v0x1277ddfc0_0;
    %assign/vec4 v0x1277de4f0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x1277c08f0;
T_12 ;
    %wait E_0x127741a40;
    %load/vec4 v0x1277cdf20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1277cdd30_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x1277cde80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x1277cdd30_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x1277cdd30_0;
    %cmpi/ne 0, 0, 3;
    %jmp/0xz  T_12.4, 4;
    %load/vec4 v0x1277cdd30_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x1277cdd30_0, 0;
T_12.4 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x1277e5720;
T_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1277e8100_0, 0, 32;
T_13.0 ;
    %load/vec4 v0x1277e8100_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_13.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x1277e8100_0;
    %store/vec4a v0x1277e8470, 4, 0;
    %load/vec4 v0x1277e8100_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1277e8100_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %end;
    .thread T_13;
    .scope S_0x1277e5720;
T_14 ;
    %wait E_0x127741a40;
    %load/vec4 v0x1277e6ea0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.2, 9;
    %load/vec4 v0x1277e6e10_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_14.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x1277e6c60_0;
    %load/vec4 v0x1277e6e10_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1277e8470, 0, 4;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x1277e6cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.3, 8;
    %load/vec4 v0x1277e6d80_0;
    %addi 4, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1277e8470, 0, 4;
T_14.3 ;
T_14.1 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1277e8470, 0, 4;
    %jmp T_14;
    .thread T_14;
    .scope S_0x1277d17b0;
T_15 ;
    %wait E_0x127741a40;
    %load/vec4 v0x1277d4350_0;
    %flag_set/vec4 8;
    %jmp/1 T_15.3, 8;
    %load/vec4 v0x1277d4420_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_15.3;
    %jmp/1 T_15.2, 8;
    %load/vec4 v0x1277d3520_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_15.2;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1277d39c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1277d3930_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1277d3b90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1277d3ae0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1277d3a50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1277d3d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1277d3c40_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1277d4160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1277d3f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1277d4210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1277d3e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1277d42b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1277d4010_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1277d3ce0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1277d40b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1277d3ed0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x1277d2b80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x1277d2170_0;
    %assign/vec4 v0x1277d39c0_0, 0;
    %load/vec4 v0x1277d2200_0;
    %assign/vec4 v0x1277d3930_0, 0;
    %load/vec4 v0x1277d2360_0;
    %assign/vec4 v0x1277d3b90_0, 0;
    %load/vec4 v0x1277d2410_0;
    %assign/vec4 v0x1277d3ae0_0, 0;
    %load/vec4 v0x1277d2290_0;
    %assign/vec4 v0x1277d3a50_0, 0;
    %load/vec4 v0x1277d24c0_0;
    %assign/vec4 v0x1277d3d90_0, 0;
    %load/vec4 v0x1277d2020_0;
    %assign/vec4 v0x1277d3c40_0, 0;
    %load/vec4 v0x1277d28f0_0;
    %assign/vec4 v0x1277d4160_0, 0;
    %load/vec4 v0x1277d2700_0;
    %assign/vec4 v0x1277d3f70_0, 0;
    %load/vec4 v0x1277d29b0_0;
    %assign/vec4 v0x1277d4210_0, 0;
    %load/vec4 v0x1277d2560_0;
    %assign/vec4 v0x1277d3e30_0, 0;
    %load/vec4 v0x1277d2a40_0;
    %assign/vec4 v0x1277d42b0_0, 0;
    %load/vec4 v0x1277d27a0_0;
    %assign/vec4 v0x1277d4010_0, 0;
    %load/vec4 v0x1277d20d0_0;
    %assign/vec4 v0x1277d3ce0_0, 0;
    %load/vec4 v0x1277d2840_0;
    %assign/vec4 v0x1277d40b0_0, 0;
    %load/vec4 v0x1277d2670_0;
    %assign/vec4 v0x1277d3ed0_0, 0;
T_15.4 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x1277ce3a0;
T_16 ;
    %wait E_0x1277ce8c0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1277cec90_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1277cefa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1277cf040_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1277cf0e0_0, 0, 32;
    %load/vec4 v0x1277cee80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x1277cebc0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1277cf040_0, 0, 1;
    %jmp T_16.6;
T_16.2 ;
    %load/vec4 v0x1277ceb30_0;
    %load/vec4 v0x1277cedd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x1277cf040_0, 0, 1;
    %jmp T_16.6;
T_16.3 ;
    %load/vec4 v0x1277ceb30_0;
    %load/vec4 v0x1277cedd0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x1277cf040_0, 0, 1;
    %jmp T_16.6;
T_16.4 ;
    %load/vec4 v0x1277cedd0_0;
    %load/vec4 v0x1277ceb30_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x1277cf040_0, 0, 1;
    %jmp T_16.6;
T_16.6 ;
    %pop/vec4 1;
    %load/vec4 v0x1277cf040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.7, 8;
    %load/vec4 v0x1277ceaa0_0;
    %load/vec4 v0x1277ced30_0;
    %add;
    %store/vec4 v0x1277cf0e0_0, 0, 32;
    %jmp T_16.8;
T_16.7 ;
    %load/vec4 v0x1277ceaa0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x1277cf0e0_0, 0, 32;
T_16.8 ;
    %load/vec4 v0x1277cf0e0_0;
    %store/vec4 v0x1277cec90_0, 0, 32;
    %load/vec4 v0x1277ce960_0;
    %load/vec4 v0x1277cf040_0;
    %xor;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_16.9, 8;
    %load/vec4 v0x1277cea00_0;
    %load/vec4 v0x1277cec90_0;
    %xor;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %or;
T_16.9;
    %store/vec4 v0x1277cefa0_0, 0, 1;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x1277cebc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_16.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_16.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_16.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_16.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_16.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_16.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_16.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_16.17, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_16.18, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_16.19, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_16.20, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_16.21, 6;
    %load/vec4 v0x1277ceaa0_0;
    %load/vec4 v0x1277ced30_0;
    %add;
    %store/vec4 v0x1277cec90_0, 0, 32;
    %jmp T_16.23;
T_16.10 ;
    %load/vec4 v0x1277ceaa0_0;
    %load/vec4 v0x1277ced30_0;
    %add;
    %store/vec4 v0x1277cec90_0, 0, 32;
    %jmp T_16.23;
T_16.11 ;
    %load/vec4 v0x1277ceaa0_0;
    %load/vec4 v0x1277ced30_0;
    %sub;
    %store/vec4 v0x1277cec90_0, 0, 32;
    %jmp T_16.23;
T_16.12 ;
    %load/vec4 v0x1277ceaa0_0;
    %load/vec4 v0x1277ced30_0;
    %and;
    %store/vec4 v0x1277cec90_0, 0, 32;
    %jmp T_16.23;
T_16.13 ;
    %load/vec4 v0x1277ceaa0_0;
    %load/vec4 v0x1277ced30_0;
    %or;
    %store/vec4 v0x1277cec90_0, 0, 32;
    %jmp T_16.23;
T_16.14 ;
    %load/vec4 v0x1277ceaa0_0;
    %load/vec4 v0x1277ced30_0;
    %xor;
    %store/vec4 v0x1277cec90_0, 0, 32;
    %jmp T_16.23;
T_16.15 ;
    %load/vec4 v0x1277ceaa0_0;
    %inv;
    %store/vec4 v0x1277cec90_0, 0, 32;
    %jmp T_16.23;
T_16.16 ;
    %load/vec4 v0x1277ceaa0_0;
    %load/vec4 v0x1277ced30_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x1277cec90_0, 0, 32;
    %jmp T_16.23;
T_16.17 ;
    %load/vec4 v0x1277ceaa0_0;
    %load/vec4 v0x1277ced30_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x1277cec90_0, 0, 32;
    %jmp T_16.23;
T_16.18 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x1277ceaa0_0;
    %load/vec4 v0x1277ced30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1277cec90_0, 0, 32;
    %jmp T_16.23;
T_16.19 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x1277ceaa0_0;
    %load/vec4 v0x1277ced30_0;
    %cmp/u;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1277cec90_0, 0, 32;
    %jmp T_16.23;
T_16.20 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x1277ced30_0;
    %load/vec4 v0x1277ceaa0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1277cec90_0, 0, 32;
    %jmp T_16.23;
T_16.21 ;
    %load/vec4 v0x1277ceaa0_0;
    %load/vec4 v0x1277ced30_0;
    %mul;
    %store/vec4 v0x1277cec90_0, 0, 32;
    %jmp T_16.23;
T_16.23 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1277cefa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1277cf040_0, 0, 1;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x1277db4a0;
T_17 ;
    %wait E_0x127741a40;
    %load/vec4 v0x1277dd350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1277dcbc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1277dc630_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1277dcc50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1277dcb30_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1277dcf80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1277dd2c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1277dce30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1277dd030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1277dccf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1277dced0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1277dcd90_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x1277dc860_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x1277dbb80_0;
    %assign/vec4 v0x1277dcbc0_0, 0;
    %load/vec4 v0x1277dc140_0;
    %assign/vec4 v0x1277dc630_0, 0;
    %load/vec4 v0x1277dbc10_0;
    %assign/vec4 v0x1277dcc50_0, 0;
    %load/vec4 v0x1277dbab0_0;
    %assign/vec4 v0x1277dcb30_0, 0;
    %load/vec4 v0x1277dbf60_0;
    %assign/vec4 v0x1277dcf80_0, 0;
    %load/vec4 v0x1277dc1d0_0;
    %assign/vec4 v0x1277dd2c0_0, 0;
    %load/vec4 v0x1277dbe00_0;
    %assign/vec4 v0x1277dce30_0, 0;
    %load/vec4 v0x1277dc030_0;
    %assign/vec4 v0x1277dd030_0, 0;
    %load/vec4 v0x1277dbca0_0;
    %assign/vec4 v0x1277dccf0_0, 0;
    %load/vec4 v0x1277dbed0_0;
    %assign/vec4 v0x1277dced0_0, 0;
    %load/vec4 v0x1277dbd30_0;
    %assign/vec4 v0x1277dcd90_0, 0;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x1277d4800;
T_18 ;
    %wait E_0x127741a40;
    %load/vec4 v0x1277d6840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1277d6300_0, 0, 32;
T_18.2 ;
    %load/vec4 v0x1277d6300_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_18.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x1277d6300_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1277d6af0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x1277d6300_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1277d6070, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x1277d6300_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1277d68d0, 0, 4;
    %load/vec4 v0x1277d6300_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1277d6300_0, 0, 32;
    %jmp T_18.2;
T_18.3 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1277d6100_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1277d63b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1277d5120_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1277d5090_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x1277d51f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1277d65b0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x1277d6500_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1277d5960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1277d5b90_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1277d5120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1277d5b90_0, 0;
    %load/vec4 v0x1277d5000_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_18.7, 10;
    %load/vec4 v0x1277d61b0_0;
    %nor/r;
    %and;
T_18.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.6, 9;
    %load/vec4 v0x1277d6460_0;
    %and;
T_18.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x1277d5ce0_0;
    %assign/vec4 v0x1277d63b0_0, 0;
T_18.4 ;
    %load/vec4 v0x1277d65b0_0;
    %nor/r;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_18.12, 11;
    %load/vec4 v0x1277d6460_0;
    %nor/r;
    %and;
T_18.12;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_18.11, 10;
    %load/vec4 v0x1277d56e0_0;
    %nor/r;
    %and;
T_18.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.10, 9;
    %load/vec4 v0x1277d5af0_0;
    %and;
T_18.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1277d65b0_0, 0;
    %load/vec4 v0x1277d58b0_0;
    %assign/vec4 v0x1277d6500_0, 0;
T_18.8 ;
    %load/vec4 v0x1277d56e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.13, 8;
    %load/vec4 v0x1277d65b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.15, 8;
    %load/vec4 v0x1277d6500_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_18.17, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_18.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_18.19, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_18.20, 6;
    %jmp T_18.21;
T_18.17 ;
    %load/vec4 v0x1277d54f0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x1277d5960_0, 0;
    %jmp T_18.21;
T_18.18 ;
    %load/vec4 v0x1277d54f0_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x1277d5960_0, 0;
    %jmp T_18.21;
T_18.19 ;
    %load/vec4 v0x1277d54f0_0;
    %parti/s 32, 64, 8;
    %assign/vec4 v0x1277d5960_0, 0;
    %jmp T_18.21;
T_18.20 ;
    %load/vec4 v0x1277d54f0_0;
    %parti/s 32, 96, 8;
    %assign/vec4 v0x1277d5960_0, 0;
    %jmp T_18.21;
T_18.21 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1277d5b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1277d65b0_0, 0;
    %jmp T_18.16;
T_18.15 ;
    %load/vec4 v0x1277d6100_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x1277d6af0, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.24, 9;
    %load/vec4 v0x1277d6100_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x1277d6070, 4;
    %and;
T_18.24;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.22, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1277d5120_0, 0;
    %load/vec4 v0x1277d6100_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x1277d68d0, 4;
    %assign/vec4 v0x1277d5090_0, 0;
    %load/vec4 v0x1277d6100_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %ix/vec4 4;
    %load/vec4a v0x1277d5ed0, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1277d51f0_0, 4, 5;
    %load/vec4 v0x1277d6100_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x1277d5ed0, 4;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1277d51f0_0, 4, 5;
    %load/vec4 v0x1277d6100_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %pushi/vec4 2, 0, 3;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x1277d5ed0, 4;
    %ix/load 4, 64, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1277d51f0_0, 4, 5;
    %load/vec4 v0x1277d6100_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %pushi/vec4 3, 0, 3;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x1277d5ed0, 4;
    %ix/load 4, 96, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1277d51f0_0, 4, 5;
T_18.22 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x1277d6100_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1277d6af0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x1277d6100_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1277d6070, 0, 4;
    %load/vec4 v0x1277d63b0_0;
    %load/vec4 v0x1277d6100_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1277d68d0, 0, 4;
    %load/vec4 v0x1277d54f0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x1277d6100_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1277d5ed0, 0, 4;
    %load/vec4 v0x1277d54f0_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x1277d6100_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1277d5ed0, 0, 4;
    %load/vec4 v0x1277d54f0_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x1277d6100_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %pushi/vec4 2, 0, 3;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1277d5ed0, 0, 4;
    %load/vec4 v0x1277d54f0_0;
    %parti/s 32, 96, 8;
    %load/vec4 v0x1277d6100_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %pushi/vec4 3, 0, 3;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1277d5ed0, 0, 4;
    %load/vec4 v0x1277d6100_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x1277d6100_0, 0;
T_18.16 ;
T_18.13 ;
    %load/vec4 v0x1277d5810_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.27, 9;
    %load/vec4 v0x1277d61b0_0;
    %and;
T_18.27;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.25, 8;
    %load/vec4 v0x1277d53e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.28, 8;
    %load/vec4 v0x1277d6250_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x1277d5d90_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x1277d5ed0, 4;
    %store/vec4 v0x1277d6a40_0, 0, 32;
    %load/vec4 v0x1277d5c30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_18.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_18.31, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_18.32, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_18.33, 6;
    %jmp T_18.34;
T_18.30 ;
    %load/vec4 v0x1277d5330_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1277d6a40_0, 4, 8;
    %jmp T_18.34;
T_18.31 ;
    %load/vec4 v0x1277d5330_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1277d6a40_0, 4, 8;
    %jmp T_18.34;
T_18.32 ;
    %load/vec4 v0x1277d5330_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1277d6a40_0, 4, 8;
    %jmp T_18.34;
T_18.33 ;
    %load/vec4 v0x1277d5330_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1277d6a40_0, 4, 8;
    %jmp T_18.34;
T_18.34 ;
    %pop/vec4 1;
    %load/vec4 v0x1277d6a40_0;
    %load/vec4 v0x1277d6250_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x1277d5d90_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1277d5ed0, 0, 4;
    %jmp T_18.29;
T_18.28 ;
    %load/vec4 v0x1277d5330_0;
    %load/vec4 v0x1277d6250_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x1277d5d90_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1277d5ed0, 0, 4;
T_18.29 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x1277d6250_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1277d6070, 0, 4;
T_18.25 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x1277d4800;
T_19 ;
    %wait E_0x1277d4d20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1277d61b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1277d6250_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1277d5780_0, 0, 1;
    %load/vec4 v0x1277d5280_0;
    %store/vec4 v0x1277d5590_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1277d5000_0, 0, 1;
    %load/vec4 v0x1277d5ce0_0;
    %store/vec4 v0x1277d4f60_0, 0, 16;
    %load/vec4 v0x1277d6460_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.2, 9;
    %load/vec4 v0x1277d56e0_0;
    %nor/r;
    %and;
T_19.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1277d6300_0, 0, 32;
T_19.3 ;
    %load/vec4 v0x1277d6300_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_19.4, 5;
    %ix/getv/s 4, v0x1277d6300_0;
    %load/vec4a v0x1277d6af0, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.7, 9;
    %ix/getv/s 4, v0x1277d6300_0;
    %load/vec4a v0x1277d68d0, 4;
    %load/vec4 v0x1277d5ce0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_19.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.5, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1277d61b0_0, 0, 1;
    %load/vec4 v0x1277d6300_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x1277d6250_0, 0, 2;
T_19.5 ;
    %load/vec4 v0x1277d6300_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1277d6300_0, 0, 32;
    %jmp T_19.3;
T_19.4 ;
T_19.0 ;
    %load/vec4 v0x1277d5640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.8, 8;
    %load/vec4 v0x1277d61b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.10, 8;
    %load/vec4 v0x1277d6250_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x1277d5d90_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x1277d5ed0, 4;
    %store/vec4 v0x1277d6990_0, 0, 32;
    %load/vec4 v0x1277d53e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.12, 8;
    %load/vec4 v0x1277d5c30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_19.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_19.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_19.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_19.17, 6;
    %jmp T_19.18;
T_19.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x1277d6990_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1277d5590_0, 0, 32;
    %jmp T_19.18;
T_19.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x1277d6990_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1277d5590_0, 0, 32;
    %jmp T_19.18;
T_19.16 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x1277d6990_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1277d5590_0, 0, 32;
    %jmp T_19.18;
T_19.17 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x1277d6990_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1277d5590_0, 0, 32;
    %jmp T_19.18;
T_19.18 ;
    %pop/vec4 1;
    %jmp T_19.13;
T_19.12 ;
    %load/vec4 v0x1277d6990_0;
    %store/vec4 v0x1277d5590_0, 0, 32;
T_19.13 ;
    %jmp T_19.11;
T_19.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1277d5780_0, 0, 1;
    %load/vec4 v0x1277d56e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_19.19, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_19.20, 8;
T_19.19 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_19.20, 8;
 ; End of false expr.
    %blend;
T_19.20;
    %store/vec4 v0x1277d5000_0, 0, 1;
    %load/vec4 v0x1277d5ce0_0;
    %store/vec4 v0x1277d4f60_0, 0, 16;
T_19.11 ;
T_19.8 ;
    %load/vec4 v0x1277d5810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.21, 8;
    %load/vec4 v0x1277d61b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.23, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1277d5780_0, 0, 1;
    %load/vec4 v0x1277d56e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_19.25, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_19.26, 8;
T_19.25 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_19.26, 8;
 ; End of false expr.
    %blend;
T_19.26;
    %store/vec4 v0x1277d5000_0, 0, 1;
    %load/vec4 v0x1277d5ce0_0;
    %store/vec4 v0x1277d4f60_0, 0, 16;
T_19.23 ;
T_19.21 ;
    %load/vec4 v0x1277d6460_0;
    %nor/r;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_19.31, 11;
    %load/vec4 v0x1277d56e0_0;
    %nor/r;
    %and;
T_19.31;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_19.30, 10;
    %load/vec4 v0x1277d65b0_0;
    %nor/r;
    %and;
T_19.30;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.29, 9;
    %load/vec4 v0x1277d5af0_0;
    %and;
T_19.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.27, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1277d5000_0, 0, 1;
    %load/vec4 v0x1277d5a00_0;
    %store/vec4 v0x1277d4f60_0, 0, 16;
T_19.27 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x1277e8750;
T_20 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1277e9850_0, 0, 32;
T_20.0 ;
    %load/vec4 v0x1277e9850_0;
    %pad/s 48;
    %cmpi/s 65536, 0, 48;
    %jmp/0xz T_20.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1277e99e0_0, 0, 32;
T_20.2 ;
    %load/vec4 v0x1277e99e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_20.3, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x1277e9850_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x1277e99e0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x1277e9a80, 4, 0;
    %load/vec4 v0x1277e99e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1277e99e0_0, 0, 32;
    %jmp T_20.2;
T_20.3 ;
    %load/vec4 v0x1277e9850_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1277e9850_0, 0, 32;
    %jmp T_20.0;
T_20.1 ;
    %vpi_call 18 53 "$readmemh", "program.hex", v0x1277e9a80 {0 0 0};
    %end;
    .thread T_20;
    .scope S_0x1277e8750;
T_21 ;
    %wait E_0x127741a40;
    %load/vec4 v0x1277e9b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1277e92f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1277e9420_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1277e92f0_0, 0;
    %load/vec4 v0x1277e95d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_21.4, 9;
    %load/vec4 v0x1277e9420_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_21.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x1277e9540_0;
    %assign/vec4 v0x1277e94b0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x1277e9420_0, 0;
T_21.2 ;
    %load/vec4 v0x1277e9420_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_21.5, 4;
    %load/vec4 v0x1277e9420_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x1277e9420_0, 0;
    %load/vec4 v0x1277e9420_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_21.7, 4;
    %load/vec4 v0x1277e94b0_0;
    %pad/u 21;
    %pad/u 23;
    %muli 4, 0, 23;
    %ix/vec4 4;
    %load/vec4a v0x1277e9a80, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1277e9240_0, 4, 5;
    %load/vec4 v0x1277e94b0_0;
    %pad/u 21;
    %pad/u 23;
    %muli 4, 0, 23;
    %pad/u 24;
    %pushi/vec4 1, 0, 2;
    %pad/s 24;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x1277e9a80, 4;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1277e9240_0, 4, 5;
    %load/vec4 v0x1277e94b0_0;
    %pad/u 21;
    %pad/u 23;
    %muli 4, 0, 23;
    %pad/u 24;
    %pushi/vec4 2, 0, 3;
    %pad/s 24;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x1277e9a80, 4;
    %ix/load 4, 64, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1277e9240_0, 4, 5;
    %load/vec4 v0x1277e94b0_0;
    %pad/u 21;
    %pad/u 23;
    %muli 4, 0, 23;
    %pad/u 24;
    %pushi/vec4 3, 0, 3;
    %pad/s 24;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x1277e9a80, 4;
    %ix/load 4, 96, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1277e9240_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1277e92f0_0, 0;
T_21.7 ;
T_21.5 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x1277e8750;
T_22 ;
    %wait E_0x127741a40;
    %load/vec4 v0x1277e9b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1277e9710_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1277e8dc0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1277e9710_0, 0;
    %load/vec4 v0x1277e8f80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.4, 9;
    %load/vec4 v0x1277e8dc0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_22.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x1277e8ef0_0;
    %assign/vec4 v0x1277e8e50_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x1277e8dc0_0, 0;
T_22.2 ;
    %load/vec4 v0x1277e8dc0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_22.5, 4;
    %load/vec4 v0x1277e8dc0_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x1277e8dc0_0, 0;
    %load/vec4 v0x1277e8dc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_22.7, 4;
    %load/vec4 v0x1277e8e50_0;
    %pad/u 21;
    %pad/u 23;
    %muli 4, 0, 23;
    %ix/vec4 4;
    %load/vec4a v0x1277e9a80, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1277e9660_0, 4, 5;
    %load/vec4 v0x1277e8e50_0;
    %pad/u 21;
    %pad/u 23;
    %muli 4, 0, 23;
    %pad/u 24;
    %pushi/vec4 1, 0, 2;
    %pad/s 24;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x1277e9a80, 4;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1277e9660_0, 4, 5;
    %load/vec4 v0x1277e8e50_0;
    %pad/u 21;
    %pad/u 23;
    %muli 4, 0, 23;
    %pad/u 24;
    %pushi/vec4 2, 0, 3;
    %pad/s 24;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x1277e9a80, 4;
    %ix/load 4, 64, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1277e9660_0, 4, 5;
    %load/vec4 v0x1277e8e50_0;
    %pad/u 21;
    %pad/u 23;
    %muli 4, 0, 23;
    %pad/u 24;
    %pushi/vec4 3, 0, 3;
    %pad/s 24;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x1277e9a80, 4;
    %ix/load 4, 96, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1277e9660_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1277e9710_0, 0;
T_22.7 ;
T_22.5 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x1277e8750;
T_23 ;
    %wait E_0x127741a40;
    %load/vec4 v0x1277e90e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x1277e9190_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x1277e9010_0;
    %pad/u 21;
    %pad/u 23;
    %muli 4, 0, 23;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1277e9a80, 0, 4;
    %load/vec4 v0x1277e9190_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x1277e9010_0;
    %pad/u 21;
    %pad/u 23;
    %muli 4, 0, 23;
    %pad/u 24;
    %pushi/vec4 1, 0, 2;
    %pad/s 24;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1277e9a80, 0, 4;
    %load/vec4 v0x1277e9190_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x1277e9010_0;
    %pad/u 21;
    %pad/u 23;
    %muli 4, 0, 23;
    %pad/u 24;
    %pushi/vec4 2, 0, 3;
    %pad/s 24;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1277e9a80, 0, 4;
    %load/vec4 v0x1277e9190_0;
    %parti/s 32, 96, 8;
    %load/vec4 v0x1277e9010_0;
    %pad/u 21;
    %pad/u 23;
    %muli 4, 0, 23;
    %pad/u 24;
    %pushi/vec4 3, 0, 3;
    %pad/s 24;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1277e9a80, 0, 4;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x1277e2200;
T_24 ;
    %wait E_0x127741a40;
    %load/vec4 v0x1277e2e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1277e2fd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1277e3180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1277e3230_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1277e30f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1277e3060_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x1277e2690_0;
    %assign/vec4 v0x1277e2fd0_0, 0;
    %load/vec4 v0x1277e2880_0;
    %assign/vec4 v0x1277e3180_0, 0;
    %load/vec4 v0x1277e2950_0;
    %assign/vec4 v0x1277e3230_0, 0;
    %load/vec4 v0x1277e27f0_0;
    %assign/vec4 v0x1277e30f0_0, 0;
    %load/vec4 v0x1277e2760_0;
    %assign/vec4 v0x1277e3060_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x12779b010;
T_25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1277ee090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1277ee2d0_0, 0, 1;
    %end;
    .thread T_25;
    .scope S_0x12779b010;
T_26 ;
    %delay 5000, 0;
    %load/vec4 v0x1277ee090_0;
    %inv;
    %store/vec4 v0x1277ee090_0, 0, 1;
    %jmp T_26;
    .thread T_26;
    .scope S_0x12779b010;
T_27 ;
    %vpi_call 2 27 "$dumpfile", "cpu_run_tb.vcd" {0 0 0};
    %vpi_call 2 28 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x12779b010 {0 0 0};
    %end;
    .thread T_27;
    .scope S_0x12779b010;
T_28 ;
    %vpi_call 2 36 "$display", "===========================================" {0 0 0};
    %vpi_call 2 37 "$display", "CPU RUN TB (Verilog-2005): start @ PC=0, stop at first NOP" {0 0 0};
    %vpi_call 2 38 "$display", "===========================================" {0 0 0};
    %pushi/vec4 3, 0, 32;
T_28.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_28.1, 5;
    %jmp/1 T_28.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x127741a40;
    %jmp T_28.0;
T_28.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1277ee2d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1277ee1b0_0, 0, 32;
    %fork t_1, S_0x1277eded0;
    %jmp t_0;
    .scope S_0x1277eded0;
t_1 ;
T_28.2 ;
    %wait E_0x127741a40;
    %load/vec4 v0x1277ee1b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1277ee1b0_0, 0, 32;
    %load/vec4 v0x1277ec210_0;
    %store/vec4 v0x1277ee120_0, 0, 32;
    %load/vec4 v0x1277ee1b0_0;
    %cmpi/s 100, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_28.3, 5;
    %vpi_call 2 54 "$display", "C%0d | F_pc_va=%0d F_inst=0x%08h | F_pc=%0d | F_admin=%0b -> Itlb_stall=%0d | F_ptw_pa=%0d | F_ptw_valid=%0b EX_alu_out=%0d", v0x1277ee1b0_0, v0x1277ec550_0, v0x1277ee120_0, v0x1277ec480_0, v0x1277ec180_0, v0x1277ecac0_0, v0x1277ec660_0, v0x1277ec6f0_0, v0x1277eb6c0_0 {0 0 0};
T_28.3 ;
    %load/vec4 v0x1277ee120_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_28.5, 4;
    %pushi/vec4 5, 0, 32;
T_28.7 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_28.8, 5;
    %jmp/1 T_28.8, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x127741a40;
    %jmp T_28.7;
T_28.8 ;
    %pop/vec4 1;
    %vpi_call 2 69 "$display", "---- End of program reached at PC=%0d after %0d cycles ----", v0x1277ec480_0, v0x1277ee1b0_0 {0 0 0};
    %disable S_0x1277eded0;
T_28.5 ;
    %load/vec4 v0x1277ee1b0_0;
    %cmpi/s 2000, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_28.9, 5;
    %vpi_call 2 75 "$display", "** TIMEOUT: exceeded cycle limit, stopping." {0 0 0};
    %disable S_0x1277eded0;
T_28.9 ;
    %jmp T_28.2;
    %end;
    .scope S_0x12779b010;
t_0 %join;
    %vpi_call 2 81 "$display", "\012==== REGISTER FILE DUMP ====" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1277ee240_0, 0, 32;
T_28.11 ;
    %load/vec4 v0x1277ee240_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_28.12, 5;
    %vpi_call 2 83 "$display", "x%0d = 0x%08h (%0d)", v0x1277ee240_0, &A<v0x1277e8470, v0x1277ee240_0 >, &A<v0x1277e8470, v0x1277ee240_0 > {0 0 0};
    %load/vec4 v0x1277ee240_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1277ee240_0, 0, 32;
    %jmp T_28.11;
T_28.12 ;
    %vpi_call 2 85 "$display", "============================\012" {0 0 0};
    %vpi_call 2 87 "$display", "\012==== MEMORY LINES (0..3) ====" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1277ee240_0, 0, 32;
T_28.13 ;
    %load/vec4 v0x1277ee240_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_28.14, 5;
    %load/vec4 v0x1277ee240_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %ix/vec4/s 4;
    %load/vec4a v0x1277e9a80, 4;
    %load/vec4 v0x1277ee240_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 1, 0, 2;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x1277e9a80, 4;
    %load/vec4 v0x1277ee240_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 2, 0, 3;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x1277e9a80, 4;
    %load/vec4 v0x1277ee240_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 3, 0, 3;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x1277e9a80, 4;
    %vpi_call 2 89 "$display", "Line %0d: %08h  %08h  %08h  %08h", v0x1277ee240_0, S<3,vec4,u32>, S<2,vec4,u32>, S<1,vec4,u32>, S<0,vec4,u32> {4 0 0};
    %load/vec4 v0x1277ee240_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1277ee240_0, 0, 32;
    %jmp T_28.13;
T_28.14 ;
    %vpi_call 2 100 "$display", "\012==== BACKING DATA MEMORY (u_data_mem) ====" {0 0 0};
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x1277ee240_0, 0, 32;
T_28.15 ;
    %load/vec4 v0x1277ee240_0;
    %cmpi/s 24, 0, 32;
    %jmp/0xz T_28.16, 5;
    %load/vec4 v0x1277ee240_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %ix/vec4/s 4;
    %load/vec4a v0x1277e9a80, 4;
    %load/vec4 v0x1277ee240_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 1, 0, 2;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x1277e9a80, 4;
    %load/vec4 v0x1277ee240_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 2, 0, 3;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x1277e9a80, 4;
    %load/vec4 v0x1277ee240_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 3, 0, 3;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x1277e9a80, 4;
    %vpi_call 2 102 "$display", "Line %0d: %08d %08d %08d %08d", v0x1277ee240_0, S<3,vec4,u32>, S<2,vec4,u32>, S<1,vec4,u32>, S<0,vec4,u32> {4 0 0};
    %load/vec4 v0x1277ee240_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1277ee240_0, 0, 32;
    %jmp T_28.15;
T_28.16 ;
    %vpi_call 2 114 "$display", "\012==== D-CACHE CONTENT ====" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1277ee240_0, 0, 32;
T_28.17 ;
    %load/vec4 v0x1277ee240_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_28.18, 5;
    %vpi_call 2 116 "$display", "Entry %0d | valid=%0b dirty=%0b tag=%0d", v0x1277ee240_0, &A<v0x1277d6af0, v0x1277ee240_0 >, &A<v0x1277d6070, v0x1277ee240_0 >, &A<v0x1277d68d0, v0x1277ee240_0 > {0 0 0};
    %load/vec4 v0x1277ee240_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %ix/vec4/s 4;
    %load/vec4a v0x1277d5ed0, 4;
    %load/vec4 v0x1277ee240_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 1, 0, 2;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x1277d5ed0, 4;
    %load/vec4 v0x1277ee240_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 2, 0, 3;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x1277d5ed0, 4;
    %load/vec4 v0x1277ee240_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 3, 0, 3;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x1277d5ed0, 4;
    %vpi_call 2 122 "$display", "    DATA: %08h %08h %08h %08h", S<3,vec4,u32>, S<2,vec4,u32>, S<1,vec4,u32>, S<0,vec4,u32> {4 0 0};
    %load/vec4 v0x1277ee240_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1277ee240_0, 0, 32;
    %jmp T_28.17;
T_28.18 ;
    %vpi_call 2 129 "$display", "==========================================" {0 0 0};
    %vpi_call 2 130 "$display", "               END OF TEST" {0 0 0};
    %vpi_call 2 131 "$display", "==========================================" {0 0 0};
    %vpi_call 2 133 "$finish" {0 0 0};
    %end;
    .thread T_28;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "tb_cpu.v";
    "cpu.v";
    "Extras/Hazard_unit.v";
    "Stages/alu.v";
    "Extras/Branch_Predictor.v";
    "pipeline_brakes/decode.v";
    "Extras/Caches/Dcache.v";
    "Stages/decode.v";
    "pipeline_brakes/execute.v";
    "pipeline_brakes/fetch.v";
    "Extras/Caches/Icache.v";
    "Extras/tlbs/itlb.v";
    "pipeline_brakes/memory.v";
    "pc.v";
    "Extras/tlbs/ptw_new.v";
    "Memory/regfile.v";
    "Memory/joined_mem.v";
