// Seed: 1567203370
module module_0 (
    input tri id_0,
    output wire id_1,
    output uwire id_2,
    output wand id_3,
    output tri0 id_4,
    input wand id_5,
    output supply0 id_6,
    output uwire id_7
);
  wire id_9;
  ;
endmodule
module module_1 (
    output uwire id_0,
    inout supply1 id_1,
    output wire id_2,
    input supply0 id_3,
    input wire id_4,
    input supply0 id_5
);
  parameter id_7 = 1;
  nand primCall (id_1, id_4, id_5, id_3, id_7);
  module_0 modCall_1 (
      id_3,
      id_1,
      id_0,
      id_2,
      id_2,
      id_3,
      id_1,
      id_1
  );
endmodule
module module_2 (
    output supply1 id_0,
    input wor id_1,
    input supply1 id_2,
    output wand id_3,
    inout tri1 id_4,
    output uwire id_5,
    output wand id_6,
    input tri0 id_7,
    input wor id_8,
    input supply0 id_9,
    input wire id_10,
    output supply0 id_11
);
  logic id_13;
  assign id_5 = -1;
  module_0 modCall_1 (
      id_8,
      id_5,
      id_6,
      id_5,
      id_11,
      id_9,
      id_4,
      id_6
  );
  assign modCall_1.id_5 = 0;
endmodule
