// Seed: 3321970674
module module_0 (
    input supply1 id_0,
    input tri id_1,
    input tri id_2,
    output tri1 id_3
);
  id_5 :
  assert property (@(posedge 1) 1)
  else $display(id_2);
  always_ff @(posedge 1 or posedge 1) id_5 = id_5 == 1'h0;
endmodule
module module_1 (
    output wire id_0,
    input uwire id_1,
    output uwire id_2,
    input uwire id_3,
    output uwire id_4,
    output supply0 id_5,
    input wand id_6,
    output tri id_7,
    output logic id_8,
    output tri id_9,
    output wire id_10,
    input wand id_11,
    input wand id_12,
    input uwire module_1,
    input wand id_14,
    output tri0 id_15,
    input supply1 id_16,
    input wor id_17,
    inout wand id_18
    , id_49,
    input tri1 id_19,
    input wire id_20,
    output uwire id_21,
    output supply0 id_22,
    input tri0 id_23,
    input supply0 id_24,
    inout tri1 id_25,
    input wire id_26,
    input tri1 id_27,
    input wire id_28,
    input wand id_29,
    output tri1 id_30,
    input wor id_31,
    input tri id_32,
    output supply1 id_33,
    output tri1 id_34,
    output wire id_35,
    input tri1 id_36,
    input uwire id_37,
    input uwire id_38,
    output wand id_39,
    input tri0 id_40,
    output wand id_41,
    output uwire id_42,
    input uwire id_43,
    output wor id_44,
    output tri id_45,
    input wor id_46,
    output supply0 id_47
);
  initial id_8 = #1 1;
  module_0(
      id_40, id_11, id_36, id_33
  );
endmodule
