<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3744" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3744{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3744{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3744{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3744{left:69px;bottom:716px;letter-spacing:-0.09px;}
#t5_3744{left:154px;bottom:716px;letter-spacing:-0.1px;word-spacing:0.02px;}
#t6_3744{left:69px;bottom:691px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t7_3744{left:69px;bottom:675px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t8_3744{left:69px;bottom:650px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#t9_3744{left:69px;bottom:633px;letter-spacing:-0.14px;word-spacing:-1.04px;}
#ta_3744{left:69px;bottom:617px;letter-spacing:-0.14px;}
#tb_3744{left:69px;bottom:592px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tc_3744{left:69px;bottom:575px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#td_3744{left:69px;bottom:559px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#te_3744{left:69px;bottom:534px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#tf_3744{left:69px;bottom:517px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#tg_3744{left:69px;bottom:501px;letter-spacing:-0.23px;word-spacing:-0.42px;}
#th_3744{left:69px;bottom:451px;letter-spacing:-0.1px;}
#ti_3744{left:154px;bottom:451px;letter-spacing:-0.1px;}
#tj_3744{left:69px;bottom:426px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tk_3744{left:69px;bottom:410px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tl_3744{left:69px;bottom:393px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#tm_3744{left:69px;bottom:368px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tn_3744{left:69px;bottom:352px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#to_3744{left:69px;bottom:335px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#tp_3744{left:69px;bottom:310px;letter-spacing:-0.14px;word-spacing:-1.35px;}
#tq_3744{left:69px;bottom:293px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tr_3744{left:69px;bottom:244px;letter-spacing:-0.09px;}
#ts_3744{left:155px;bottom:244px;letter-spacing:-0.1px;word-spacing:0.02px;}
#tt_3744{left:69px;bottom:219px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tu_3744{left:69px;bottom:203px;letter-spacing:-0.15px;word-spacing:-1.09px;}
#tv_3744{left:69px;bottom:186px;letter-spacing:-0.2px;word-spacing:-0.31px;}
#tw_3744{left:166px;bottom:763px;letter-spacing:0.1px;word-spacing:0.04px;}
#tx_3744{left:267px;bottom:763px;letter-spacing:0.14px;}
#ty_3744{left:264px;bottom:1066px;letter-spacing:-0.25px;}
#tz_3744{left:194px;bottom:956px;letter-spacing:-0.17px;word-spacing:-0.03px;}
#t10_3744{left:194px;bottom:941px;letter-spacing:-0.17px;word-spacing:-0.03px;}
#t11_3744{left:195px;bottom:927px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t12_3744{left:194px;bottom:913px;letter-spacing:-0.16px;}
#t13_3744{left:668px;bottom:1065px;letter-spacing:5.28px;}
#t14_3744{left:194px;bottom:899px;letter-spacing:-0.16px;}
#t15_3744{left:468px;bottom:1064px;letter-spacing:-0.61px;}
#t16_3744{left:455px;bottom:1064px;letter-spacing:-0.61px;}
#t17_3744{left:442px;bottom:1064px;letter-spacing:-0.61px;}
#t18_3744{left:429px;bottom:1064px;letter-spacing:-0.61px;}
#t19_3744{left:416px;bottom:1064px;letter-spacing:-0.61px;}
#t1a_3744{left:259px;bottom:798px;letter-spacing:0.11px;}
#t1b_3744{left:251px;bottom:1066px;letter-spacing:-0.25px;}
#t1c_3744{left:196px;bottom:994px;letter-spacing:-0.18px;}
#t1d_3744{left:196px;bottom:982px;letter-spacing:-0.17px;}
#t1e_3744{left:586px;bottom:1065px;letter-spacing:4.81px;}
#t1f_3744{left:613px;bottom:1065px;letter-spacing:5.98px;}
#t1g_3744{left:640px;bottom:1065px;letter-spacing:4.81px;}
#t1h_3744{left:194px;bottom:886px;letter-spacing:-0.16px;}
#t1i_3744{left:194px;bottom:872px;letter-spacing:-0.16px;}
#t1j_3744{left:194px;bottom:858px;letter-spacing:-0.18px;}
#t1k_3744{left:194px;bottom:843px;letter-spacing:-0.18px;}
#t1l_3744{left:194px;bottom:832px;letter-spacing:-0.18px;}
#t1m_3744{left:194px;bottom:818px;letter-spacing:-0.18px;}
#t1n_3744{left:369px;bottom:799px;letter-spacing:0.08px;word-spacing:0.03px;}
#t1o_3744{left:195px;bottom:969px;letter-spacing:-0.16px;}

.s1_3744{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3744{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3744{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3744{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3744{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3744{font-size:11px;font-family:Arial_b5v;color:#000;}
.s7_3744{font-size:12px;font-family:Arial_b5v;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3744" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3744Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3744" style="-webkit-user-select: none;"><object width="935" height="1210" data="3744/3744.svg" type="image/svg+xml" id="pdf3744" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3744" class="t s1_3744">20-36 </span><span id="t2_3744" class="t s1_3744">Vol. 3B </span>
<span id="t3_3744" class="t s2_3744">PERFORMANCE MONITORING </span>
<span id="t4_3744" class="t s3_3744">20.3.4.2 </span><span id="t5_3744" class="t s3_3744">Counter Coalescence </span>
<span id="t6_3744" class="t s4_3744">In processors based on Sandy Bridge microarchitecture, each processor core implements eight general-purpose </span>
<span id="t7_3744" class="t s4_3744">counters. CPUID.0AH:EAX[15:8] will report the number of counters visible to software. </span>
<span id="t8_3744" class="t s4_3744">If a processor core is shared by two logical processors, each logical processors can access up to four counters </span>
<span id="t9_3744" class="t s4_3744">(IA32_PMC0-IA32_PMC3). This is the same as in the prior generation for processors based on Nehalem microarchi- </span>
<span id="ta_3744" class="t s4_3744">tecture. </span>
<span id="tb_3744" class="t s4_3744">If a processor core is not shared by two logical processors, up to eight general-purpose counters are visible. If </span>
<span id="tc_3744" class="t s4_3744">CPUID.0AH:EAX[15:8] reports 8 counters, then IA32_PMC4-IA32_PMC7 would occupy MSR addresses 0C5H </span>
<span id="td_3744" class="t s4_3744">through 0C8H. Each counter is accompanied by an event select MSR (IA32_PERFEVTSEL4-IA32_PERFEVTSEL7). </span>
<span id="te_3744" class="t s4_3744">If CPUID.0AH:EAX[15:8] report 4, access to IA32_PMC4-IA32_PMC7, IA32_PMC4-IA32_PMC7 will cause #GP. </span>
<span id="tf_3744" class="t s4_3744">Writing 1â€™s to bit position 7:4 of IA32_PERF_GLOBAL_CTRL, IA32_PERF_GLOBAL_STATUS, or IA32_PERF_- </span>
<span id="tg_3744" class="t s4_3744">GLOBAL_OVF_CTL will also cause #GP. </span>
<span id="th_3744" class="t s3_3744">20.3.4.3 </span><span id="ti_3744" class="t s3_3744">Full Width Writes to Performance Counters </span>
<span id="tj_3744" class="t s4_3744">Processors based on Sandy Bridge microarchitecture support full-width writes to the general-purpose counters, </span>
<span id="tk_3744" class="t s4_3744">IA32_PMCx. Support of full-width writes are enumerated by IA32_PERF_CAPABILITIES.FW_WRITES[13] (see </span>
<span id="tl_3744" class="t s4_3744">Section 20.2.4). </span>
<span id="tm_3744" class="t s4_3744">The default behavior of IA32_PMCx is unchanged, i.e., WRMSR to IA32_PMCx results in a sign-extended 32-bit </span>
<span id="tn_3744" class="t s4_3744">value of the input EAX written into IA32_PMCx. Full-width writes must issue WRMSR to a dedicated alias MSR </span>
<span id="to_3744" class="t s4_3744">address for each IA32_PMCx. </span>
<span id="tp_3744" class="t s4_3744">Software must check the presence of full-width write capability and the presence of the alias address IA32_A_PMCx </span>
<span id="tq_3744" class="t s4_3744">by testing IA32_PERF_CAPABILITIES[13]. </span>
<span id="tr_3744" class="t s3_3744">20.3.4.4 </span><span id="ts_3744" class="t s3_3744">PEBS Support in Sandy Bridge Microarchitecture </span>
<span id="tt_3744" class="t s4_3744">Processors based on Sandy Bridge microarchitecture support PEBS, similar to those offered in prior generation, </span>
<span id="tu_3744" class="t s4_3744">with several enhanced features. The key components and differences of PEBS facility relative to Westmere microar- </span>
<span id="tv_3744" class="t s4_3744">chitecture is summarized in Table 20-11. </span>
<span id="tw_3744" class="t s5_3744">Figure 20-28. </span><span id="tx_3744" class="t s5_3744">IA32_PERF_GLOBAL_OVF_CTRL MSR in Sandy Bridge Microarchitecture </span>
<span id="ty_3744" class="t s6_3744">62 </span>
<span id="tz_3744" class="t s6_3744">FIXED_CTR2 ClrOverflow </span>
<span id="t10_3744" class="t s6_3744">FIXED_CTR1 ClrOverflow </span>
<span id="t11_3744" class="t s6_3744">FIXED_CTR0 ClrOverflow </span>
<span id="t12_3744" class="t s6_3744">PMC7_ClrOvf (if PMC7 present) </span>
<span id="t13_3744" class="t s6_3744">210 </span>
<span id="t14_3744" class="t s6_3744">PMC6_ClrOvf (if PMC6 present) </span>
<span id="t15_3744" class="t s6_3744">31 </span><span id="t16_3744" class="t s6_3744">32 </span><span id="t17_3744" class="t s6_3744">33 </span><span id="t18_3744" class="t s6_3744">34 </span><span id="t19_3744" class="t s6_3744">35 </span>
<span id="t1a_3744" class="t s7_3744">Reserved </span>
<span id="t1b_3744" class="t s6_3744">63 </span>
<span id="t1c_3744" class="t s6_3744">ClrCondChgd </span>
<span id="t1d_3744" class="t s6_3744">ClrOvfDSBuffer </span>
<span id="t1e_3744" class="t s6_3744">87 </span><span id="t1f_3744" class="t s6_3744">65 </span><span id="t1g_3744" class="t s6_3744">43 </span>
<span id="t1h_3744" class="t s6_3744">PMC5_ClrOvf (if PMC5 present) </span>
<span id="t1i_3744" class="t s6_3744">PMC4_ClrOvf (if PMC4 present) </span>
<span id="t1j_3744" class="t s6_3744">PMC3_ClrOvf </span>
<span id="t1k_3744" class="t s6_3744">PMC2_ClrOvf </span>
<span id="t1l_3744" class="t s6_3744">PMC1_ClrOvf </span>
<span id="t1m_3744" class="t s6_3744">PMC0_ClrOvf </span>
<span id="t1n_3744" class="t s7_3744">Valid if CPUID.0AH:EAX[15:8] = 8; else reserved </span>
<span id="t1o_3744" class="t s6_3744">ClrOvfUncore </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
